#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Sep  5 17:36:28 2025
# Process ID         : 60997
# Current directory  : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/xdma_0_synth_1
# Command line       : vivado -log xdma_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xdma_0.tcl
# Log file           : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/xdma_0_synth_1/xdma_0.vds
# Journal file       : /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/xdma_0_synth_1/vivado.jou
# Running On         : lampranthus
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics
# CPU Frequency      : 3942.843 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16052 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20347 MB
# Available Virtual  : 11542 MB
#-----------------------------------------------------------
source xdma_0.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: xdma_0
Command: synth_design -top xdma_0 -part xc7vx690tffg1761-3 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Synthesis license expires in 23 day(s)
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 61260
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2311.645 ; gain = 420.797 ; free physical = 2743 ; free virtual = 6462
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'RdDeQ', assumed default net type 'wire' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:179]
INFO: [Synth 8-11241] undeclared symbol 'cfg_config_space_enable', assumed default net type 'wire' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4308]
INFO: [Synth 8-11241] undeclared symbol 'cfg_hot_reset_in', assumed default net type 'wire' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4309]
INFO: [Synth 8-11241] undeclared symbol 'usr_irq_fail', assumed default net type 'wire' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4795]
INFO: [Synth 8-6157] synthesizing module 'xdma_0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/synth/xdma_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_core_top' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:60]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rq_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rq_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_rq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cc_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cc_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_cc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_rc_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 75 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_rc_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_rc_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_axis_cq_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter USER_WIDTH bound to: 85 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_axis_cq_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_axis_cq_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_output_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_output_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_misc_output_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_misc_input_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_misc_input_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_misc_input_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_gic_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_gic_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_gic_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_output_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_output_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_fabric_output_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_fabric_input_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_fabric_input_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_fabric_input_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_4Bx2048_4Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_4Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_16Bx2048_4Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_16Bx2048_4Bwe_ram_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_2Bx2048_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_2Bx2048_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_8Bx2048_4Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_8Bx2048_4Bwe_ram_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpli_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpli_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpli_if.svh:4]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_in_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_in_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_dsc_in_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_dsc_out_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_dsc_out_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_dsc_out_if.svh:5]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx512_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx512_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx2048_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx2048_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx2048_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx2048_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx1024_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx1024_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx1024_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx1024_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_64Bx256_32Bwe_ram_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_64Bx256_32Bwe_ram_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'dma_pcie_mi_dsc_cpld_if' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6155] done synthesizing module 'dma_pcie_mi_dsc_cpld_if' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/dma_pcie_mi_dsc_cpld_if.svh:3]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFOAsync' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFOAsync' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFOAsync__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFOAsync__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFOHead' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFOHead' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFO' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFO' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFOAsync__parameterized1' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFOAsync__parameterized1' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:571]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFOHead__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFOHead__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFO__parameterized0' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFO__parameterized0' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFOHead__parameterized1' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFOHead__parameterized1' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFOHead__parameterized2' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFOHead__parameterized2' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFOHead__parameterized3' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFOHead__parameterized3' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:739]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFO__parameterized1' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFO__parameterized1' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFO__parameterized2' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFO__parameterized2' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFOHead2' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:927]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFOHead2' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:927]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFO__parameterized3' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFO__parameterized3' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xdma_v4_1_31_GenericFIFO__parameterized4' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6155] done synthesizing module 'xdma_v4_1_31_GenericFIFO__parameterized4' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/verilog/axidma_fifo.vh:279]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:516]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie3_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_3_0_7vx' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_3_0_7vx.v:116]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_top' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_init_ctrl_7vx' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_init_ctrl_7vx.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_init_ctrl_7vx' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_init_ctrl_7vx.v:66]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_tlp_tph_tbl_7vx' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_tlp_tph_tbl_7vx.v:65]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_tlp_tph_tbl_7vx' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_tlp_tph_tbl_7vx.v:65]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_7vx' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_7vx.v:76]
INFO: [Synth 8-6157] synthesizing module 'PCIE_3_0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:114152]
INFO: [Synth 8-6155] done synthesizing module 'PCIE_3_0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:114152]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx.v:73]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_rep' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_rep.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_rep_8k' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_rep_8k.v:67]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:143634]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_rep_8k' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_rep_8k.v:67]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_rep' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_rep.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_req' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_req.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_8k' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:142586]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:142586]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_8k' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_8k.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_req' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_req.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_cpl' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_cpl.v:68]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_16k' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_16k.v:69]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:142586]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:142586]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_16k' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_16k.v:69]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx_cpl' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx_cpl.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_bram_7vx' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_bram_7vx.v:73]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_7vx' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_7vx.v:76]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_force_adapt' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_force_adapt.v:83]
INFO: [Synth 8-155] case statement is not full and has no default [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_force_adapt.v:234]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_force_adapt' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_force_adapt.v:83]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_pipe_pipeline' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_pipeline.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_pipe_lane' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_lane.v:65]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_pipe_lane' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_lane.v:65]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pcie_pipe_misc' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_misc.v:65]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_pipe_misc' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_misc.v:65]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_pipe_pipeline' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_pipe_pipeline.v:67]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_top' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_gt_top' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_top.v:85]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pipe_wrapper' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_wrapper.v:158]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pipe_clock' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'BUFGCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2738]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCTRL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2738]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_clock' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_clock.v:66]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_qpll_reset' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_qpll_reset.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_qpll_reset' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_qpll_reset.v:66]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pipe_eq' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_eq.v:67]
INFO: [Synth 8-226] default block is never used [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_eq.v:401]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_rxeq_scan' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_rxeq_scan' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxeq_scan.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_eq' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_eq.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_gt_common' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v:57]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_qpll_drp' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_qpll_drp.v:64]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_qpll_drp' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_qpll_drp.v:64]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_qpll_wrapper' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_qpll_wrapper.v:60]
INFO: [Synth 8-6157] synthesizing module 'GTHE2_COMMON' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:46267]
INFO: [Synth 8-6155] done synthesizing module 'GTHE2_COMMON' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:46267]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_qpll_wrapper' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_qpll_wrapper.v:60]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_gt_common' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v:57]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pipe_user' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_user.v:67]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_user' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_user.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pipe_rate' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_rate.v:67]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_rate' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_rate.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pipe_sync' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_sync.v:72]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_sync' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_sync.v:72]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_pipe_drp' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_drp.v:67]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_drp' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_drp.v:67]
INFO: [Synth 8-6157] synthesizing module 'xdma_0_pcie3_ip_gt_wrapper' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_wrapper.v:68]
INFO: [Synth 8-6157] synthesizing module 'GTHE2_CHANNEL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:45433]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'GTHE2_CHANNEL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:45433]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_gtx_cpllpd_ovrd' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtx_cpllpd_ovrd.v:55]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_gt_wrapper' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_wrapper.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_reset' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_reset.v:67]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pipe_wrapper' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_wrapper.v:158]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_gt_top' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_top.v:85]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip_pcie_3_0_7vx' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie_3_0_7vx.v:116]
WARNING: [Synth 8-7071] port 'free_run_clock' of module 'xdma_0_pcie3_ip_pcie_3_0_7vx' is unconnected for instance 'inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie3_ip.v:828]
WARNING: [Synth 8-7023] instance 'inst' of module 'xdma_0_pcie3_ip_pcie_3_0_7vx' has 295 connections declared, but only 294 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie3_ip.v:828]
INFO: [Synth 8-6155] done synthesizing module 'xdma_0_pcie3_ip' (0#1) [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie3_ip.v:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'mmcm_lock' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4966]
WARNING: [Synth 8-7071] port 'user_app_rdy' of module 'xdma_0_pcie3_ip' is unconnected for instance 'pcie3_ip_i' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4966]
WARNING: [Synth 8-7023] instance 'pcie3_ip_i' of module 'xdma_0_pcie3_ip' has 131 connections declared, but only 129 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4966]
WARNING: [Synth 8-7071] port 'pipe_tx0_rcvr_det' of module 'xdma_0_core_top' is unconnected for instance 'inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/synth/xdma_0.sv:629]
WARNING: [Synth 8-7071] port 'pipe_clk' of module 'xdma_0_core_top' is unconnected for instance 'inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/synth/xdma_0.sv:629]
WARNING: [Synth 8-7071] port 'sys_clk_bufg' of module 'xdma_0_core_top' is unconnected for instance 'inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/synth/xdma_0.sv:629]
WARNING: [Synth 8-7071] port 'pipe_tx0_powerdown' of module 'xdma_0_core_top' is unconnected for instance 'inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/synth/xdma_0.sv:629]
WARNING: [Synth 8-7071] port 'cfg_fc_vc_sel' of module 'xdma_0_core_top' is unconnected for instance 'inst' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/synth/xdma_0.sv:629]
WARNING: [Synth 8-7023] instance 'inst' of module 'xdma_0_core_top' has 1300 connections declared, but only 1295 given [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/synth/xdma_0.sv:629]
WARNING: [Synth 8-4767] Trying to implement RAM 'rdreqRunBufAddrq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "rdreqRunBufAddrq_ff_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'rdreqIdq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "rdreqIdq_ff_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element wlengthback_ff_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element wrreqChnlIdq_ff_reg was removed. 
WARNING: [Synth 8-4767] Trying to implement RAM 'brespLastq_ff_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "brespLastq_ff_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_dadr_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element rrq_did_nn1_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_awcacheq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arcacheissueq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_reqidq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_arlenpendq_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element m_axi_barq_reg was removed. 
WARNING: [Synth 8-4767] Trying to implement RAM 'MemArray_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "MemArray_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_even_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tag_rrq_usr_ofst_mem_odd_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element pclk_sel_slave_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_clock.v:674]
WARNING: [Synth 8-6014] Unused sequential element resetovrd_disble.reset_cnt_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_user.v:384]
WARNING: [Synth 8-6014] Unused sequential element rxsync_fsm_disable.rxsync_done_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element reg_clock_locked_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_top.v:1045]
WARNING: [Synth 8-6014] Unused sequential element sys_rst_lock_reg_reg was removed.  [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4051]
WARNING: [Synth 8-3848] Net gt_drp_clk in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2408]
WARNING: [Synth 8-3848] Net cfg_interrupt_msix_enable_int in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3805]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_1 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2541]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_1 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2542]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_2 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2548]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_2 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2549]
WARNING: [Synth 8-3848] Net m_axis_h2c_tuser_3 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2555]
WARNING: [Synth 8-3848] Net m_axis_h2c_tkeep_3 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2556]
WARNING: [Synth 8-3848] Net c2h_sts_0 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2699]
WARNING: [Synth 8-3848] Net h2c_sts_0 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2700]
WARNING: [Synth 8-3848] Net c2h_sts_1 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2703]
WARNING: [Synth 8-3848] Net h2c_sts_1 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2704]
WARNING: [Synth 8-3848] Net c2h_sts_2 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2707]
WARNING: [Synth 8-3848] Net h2c_sts_2 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2708]
WARNING: [Synth 8-3848] Net c2h_sts_3 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2711]
WARNING: [Synth 8-3848] Net h2c_sts_3 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2712]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_0 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2337]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_0 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2338]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_1 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2339]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_1 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2340]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_2 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2341]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_2 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2342]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_128_3 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2343]
WARNING: [Synth 8-3848] Net pipe_debug_debug_out_ext_16_3 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2344]
WARNING: [Synth 8-3848] Net pipe_debug_inject_tx_status in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2345]
WARNING: [Synth 8-3848] Net pipe_debug_inject_rx_status in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2346]
WARNING: [Synth 8-3848] Net pipe_rxprbserr in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2947]
WARNING: [Synth 8-3848] Net pipe_rst_fsm in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2949]
WARNING: [Synth 8-3848] Net pipe_qrst_fsm in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2950]
WARNING: [Synth 8-3848] Net pipe_rate_fsm in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2951]
WARNING: [Synth 8-3848] Net pipe_sync_fsm_tx in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2952]
WARNING: [Synth 8-3848] Net pipe_sync_fsm_rx in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2953]
WARNING: [Synth 8-3848] Net pipe_drp_fsm in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2954]
WARNING: [Synth 8-3848] Net pipe_rst_idle in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2955]
WARNING: [Synth 8-3848] Net pipe_qrst_idle in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2956]
WARNING: [Synth 8-3848] Net pipe_rate_idle in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2957]
WARNING: [Synth 8-3848] Net pipe_eyescandataerror in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2958]
WARNING: [Synth 8-3848] Net pipe_rxstatus in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2959]
WARNING: [Synth 8-3848] Net pipe_dmonitorout in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2960]
WARNING: [Synth 8-3848] Net pipe_cpll_lock in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2961]
WARNING: [Synth 8-3848] Net pipe_qpll_lock in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2962]
WARNING: [Synth 8-3848] Net pipe_rxpmaresetdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2963]
WARNING: [Synth 8-3848] Net pipe_rxbufstatus in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2964]
WARNING: [Synth 8-3848] Net pipe_txphaligndone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2965]
WARNING: [Synth 8-3848] Net pipe_txphinitdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2966]
WARNING: [Synth 8-3848] Net pipe_txdlysresetdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2967]
WARNING: [Synth 8-3848] Net pipe_rxphaligndone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2968]
WARNING: [Synth 8-3848] Net pipe_rxdlysresetdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2969]
WARNING: [Synth 8-3848] Net pipe_rxsyncdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2970]
WARNING: [Synth 8-3848] Net pipe_rxdisperr in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2971]
WARNING: [Synth 8-3848] Net pipe_rxnotintable in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2972]
WARNING: [Synth 8-3848] Net pipe_rxcommadet in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2973]
WARNING: [Synth 8-3848] Net gt_ch_drp_rdy in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2974]
WARNING: [Synth 8-3848] Net pipe_debug_0 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2975]
WARNING: [Synth 8-3848] Net pipe_debug_1 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2976]
WARNING: [Synth 8-3848] Net pipe_debug_2 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2977]
WARNING: [Synth 8-3848] Net pipe_debug_3 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2978]
WARNING: [Synth 8-3848] Net pipe_debug_4 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2979]
WARNING: [Synth 8-3848] Net pipe_debug_5 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2980]
WARNING: [Synth 8-3848] Net pipe_debug_6 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2981]
WARNING: [Synth 8-3848] Net pipe_debug_7 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2982]
WARNING: [Synth 8-3848] Net pipe_debug_8 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2983]
WARNING: [Synth 8-3848] Net pipe_debug_9 in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2984]
WARNING: [Synth 8-3848] Net pipe_debug in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:2985]
WARNING: [Synth 8-3848] Net gt_txelecidle in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3000]
WARNING: [Synth 8-3848] Net gt_txresetdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3001]
WARNING: [Synth 8-3848] Net gt_rxresetdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3002]
WARNING: [Synth 8-3848] Net gt_rxpmaresetdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3003]
WARNING: [Synth 8-3848] Net gt_txphaligndone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3004]
WARNING: [Synth 8-3848] Net gt_txphinitdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3005]
WARNING: [Synth 8-3848] Net gt_txdlysresetdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3006]
WARNING: [Synth 8-3848] Net gt_rxphaligndone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3007]
WARNING: [Synth 8-3848] Net gt_rxdlysresetdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3008]
WARNING: [Synth 8-3848] Net gt_rxsyncdone in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3009]
WARNING: [Synth 8-3848] Net gt_eyescandataerror in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3010]
WARNING: [Synth 8-3848] Net gt_rxprbserr in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3011]
WARNING: [Synth 8-3848] Net gt_dmonitorout in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3012]
WARNING: [Synth 8-3848] Net gt_rxcommadet in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3013]
WARNING: [Synth 8-3848] Net gt_phystatus in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3014]
WARNING: [Synth 8-3848] Net gt_rxvalid in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3015]
WARNING: [Synth 8-3848] Net gt_rxcdrlock in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3016]
WARNING: [Synth 8-3848] Net gt_pcierateidle in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3017]
WARNING: [Synth 8-3848] Net gt_pcieuserratestart in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3018]
WARNING: [Synth 8-3848] Net gt_gtpowergood in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3019]
WARNING: [Synth 8-3848] Net gt_cplllock in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3020]
WARNING: [Synth 8-3848] Net gt_rxoutclk in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3021]
WARNING: [Synth 8-3848] Net gt_rxrecclkout in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3022]
WARNING: [Synth 8-3848] Net gt_qpll1lock in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3023]
WARNING: [Synth 8-3848] Net gt_rxstatus in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3024]
WARNING: [Synth 8-3848] Net gt_rxbufstatus in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3025]
WARNING: [Synth 8-3848] Net gt_bufgtdiv in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3026]
WARNING: [Synth 8-3848] Net phy_txeq_ctrl in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3027]
WARNING: [Synth 8-3848] Net phy_txeq_preset in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3028]
WARNING: [Synth 8-3848] Net phy_rst_fsm in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3029]
WARNING: [Synth 8-3848] Net phy_txeq_fsm in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3030]
WARNING: [Synth 8-3848] Net phy_rxeq_fsm in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3031]
WARNING: [Synth 8-3848] Net phy_rst_idle in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3032]
WARNING: [Synth 8-3848] Net phy_rrst_n in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3033]
WARNING: [Synth 8-3848] Net phy_prst_n in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3034]
WARNING: [Synth 8-3848] Net int_pclk_out_slave in module/entity xdma_0_core_top does not have driver. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3079]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port CLK_CLK in module xdma_0_pcie3_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[7] in module xdma_0_pcie3_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[6] in module xdma_0_pcie3_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[5] in module xdma_0_pcie3_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[4] in module xdma_0_pcie3_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[3] in module xdma_0_pcie3_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[2] in module xdma_0_pcie3_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[1] in module xdma_0_pcie3_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_RXOUTCLK_IN[0] in module xdma_0_pcie3_ip_pipe_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_PCLK_IN in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXUSRCLK_IN in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[7] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[6] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[5] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[4] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[3] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[2] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[1] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_RXOUTCLK_IN[0] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_DCLK_IN in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK1_IN in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_USERCLK2_IN in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_OOBCLK_IN in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_MMCM_LOCK_IN in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[11] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[10] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[9] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[8] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[7] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[6] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[5] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[4] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[3] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[2] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[1] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_CRSCODE[0] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[17] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[16] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[15] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[14] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[13] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[12] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[11] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[10] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[9] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[8] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[7] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[6] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[5] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[4] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[3] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[2] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[1] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_FSM[0] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[1] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_DONE[0] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[1] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_DRP_RESET[0] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[1] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLLOCK[0] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[1] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTCLK[0] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[1] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port QPLL_QPLLOUTREFCLK[0] in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIPE_JTAG_EN in module xdma_0_pcie3_ip_pipe_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx_reset in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[5] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[4] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[3] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[2] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[1] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_ltssm_state[0] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_rdy in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[15] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[14] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[13] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[12] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[11] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[10] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[9] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[8] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[7] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[6] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[5] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[4] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[3] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[2] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[1] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port drp_do[0] in module xdma_0_pcie3_ip_gt_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_clk in module xdma_0_pcie3_ip_pcie_pipe_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module xdma_0_pcie3_ip_pcie_pipe_lane is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_clk in module xdma_0_pcie3_ip_pcie_pipe_misc is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module xdma_0_pcie3_ip_pcie_pipe_misc is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_clk in module xdma_0_pcie3_ip_pcie_force_adapt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_current_speed[1] in module xdma_0_pcie3_ip_pcie_force_adapt is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_current_speed[0] in module xdma_0_pcie3_ip_pcie_force_adapt is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx0_rate[0] in module xdma_0_pcie3_ip_pcie_force_adapt is either unconnected or has no load
WARNING: [Synth 8-7129] Port pipe_tx0_eqcontrol[1] in module xdma_0_pcie3_ip_pcie_force_adapt is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_i in module xdma_0_pcie3_ip_pcie_bram_7vx_16k is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset_i in module xdma_0_pcie3_ip_pcie_bram_7vx_8k is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2806.316 ; gain = 915.469 ; free physical = 1981 ; free virtual = 5711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2806.316 ; gain = 915.469 ; free physical = 1983 ; free virtual = 5720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2806.316 ; gain = 915.469 ; free physical = 1983 ; free virtual = 5720
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2806.316 ; gain = 0.000 ; free physical = 2026 ; free virtual = 5758
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/synth/xdma_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/synth/xdma_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'inst/pcie3_ip_i/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc:128]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc] for cell 'inst/pcie3_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/source/xdma_0_pcie3_7vx_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/xdma_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/xdma_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/xdma_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xdma_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xdma_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3105.691 ; gain = 0.000 ; free physical = 1801 ; free virtual = 5533
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3121.582 ; gain = 3.969 ; free physical = 1802 ; free virtual = 5535
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 3121.582 ; gain = 1230.734 ; free physical = 274 ; free virtual = 4005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 3129.586 ; gain = 1238.738 ; free physical = 274 ; free virtual = 4005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst/pcie3_ip_i/inst. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/synth/xdma_0_ooc.xdc, line 62).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie3_ip_i/inst. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/xdma_0_synth_1/dont_touch.xdc, line 21).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/xdma_0_synth_1/dont_touch.xdc, line 27).
Applied set_property KEEP_HIERARCHY = SOFT for inst/pcie3_ip_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_h2c_bram.H2C_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT0_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT1_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT2_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\gen_c2h_bram.C2H_DAT3_FIFO /\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO /\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ram_top/MASTER_READ_BRAM/\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 3129.586 ; gain = 1238.738 ; free physical = 256 ; free virtual = 3987
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wrdatasm_cs_reg' in module 'xdma_v4_1_31_axi_mm_master_omulti_wr_v'
INFO: [Synth 8-802] inferred FSM for state register 'memreqsm_cs_reg' in module 'xdma_v4_1_31_axi_str_masterbr_wrrd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'cpldtlpSm_cs_reg' in module 'xdma_v4_1_31_axi_str_masterbr_rdtlp_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrlitesm_cs_reg' in module 'xdma_v4_1_31_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'wrdatasm_cs_reg' in module 'xdma_v4_1_31_axi_mm_master_wr_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'rdliteSM_cs_reg' in module 'xdma_v4_1_31_axi_mm_master_rd_br_v'
INFO: [Synth 8-802] inferred FSM for state register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_31_vul_tar'
INFO: [Synth 8-802] inferred FSM for state register 'msix_init_state_reg' in module 'xdma_v4_1_31_udma_msix'
INFO: [Synth 8-802] inferred FSM for state register 'intr_issue_state_reg' in module 'xdma_v4_1_31_pcie_userapp_tgt_intr_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'clk_sm_cur_reg' in module 'xdma_v4_1_31_vul_irq'
INFO: [Synth 8-802] inferred FSM for state register 'reg_state_reg' in module 'xdma_0_pcie3_ip_pcie_init_ctrl_7vx'
INFO: [Synth 8-802] inferred FSM for state register 'eq_state_reg' in module 'xdma_0_pcie3_ip_pcie_force_adapt'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie3_ip_qpll_reset'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie3_ip_rxeq_scan'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'xdma_0_pcie3_ip_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'xdma_0_pcie3_ip_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie3_ip_qpll_drp'
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'xdma_0_pcie3_ip_pipe_sync'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie3_ip_pipe_drp'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'xdma_0_pcie3_ip_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WDATASM_START |                               00 |                               00
            WDATASM_IDLE |                               01 |                               01
        WDATASM_DATAXFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrdatasm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_31_axi_mm_master_omulti_wr_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WRRD_IDLE |                              000 |                              000
             WRRD_MEMREQ |                              001 |                              001
          WRRD_MEMREQ2ND |                              010 |                              010
          WRRD_MEMWRDATA |                              011 |                              100
           WRRD_MEMRDREQ |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'memreqsm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_31_axi_str_masterbr_wrrd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MCPL_START |                               00 |                               00
          MCPL_CRTDATBT1 |                               01 |                               01
          MCPL_CRTDATBT2 |                               10 |                               10
           MCPL_DATAXFER |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpldtlpSm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_31_axi_str_masterbr_rdtlp_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WDATASM_START |                               00 |                               00
            WDATASM_IDLE |                               01 |                               01
        WDATASM_DATAXFER |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrdatasm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_31_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           WRLITESM_IDLE |                               00 |                               00
    WRLITESM_PCIETLPINFO |                               01 |                               01
         WRLITESM_WRDATA |                               10 |                               10
         WRLITESM_WAITWR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrlitesm_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_31_axi_mm_master_wr_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RDLITE_IDLE |                               00 |                               00
      RDLITE_PCIETLPINFO |                               01 |                               01
        RDLITE_WAITRDCPL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdliteSM_cs_reg' using encoding 'sequential' in module 'xdma_v4_1_31_axi_mm_master_rd_br_v'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              sm_mr_idle |                             0001 |                             0001
                sm_mr_ld |                             0010 |                             0010
              sm_mr_wait |                             0100 |                             0100
               sm_mr_cpl |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tar_sm_mr_cur_reg' in module 'xdma_v4_1_31_vul_tar'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        S_INTR_ISSUE_RST |                        000000001 |                             0000
       S_INTR_ISSUE_IDLE |                        000000010 |                             0001
      S_INTR_ISSUE_ADDRL |                        000000100 |                             0010
      S_INTR_ISSUE_ADDRH |                        000001000 |                             0011
       S_INTR_ISSUE_DATA |                        000010000 |                             0100
     S_INTR_ISSUE_VECCON |                        000100000 |                             0101
        S_INTR_ISSUE_VLD |                        001000000 |                             0110
       S_INTR_ISSUE_SEND |                        010000000 |                             0111
       S_INTR_ISSUE_WAIT |                        100000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'intr_issue_state_reg' using encoding 'one-hot' in module 'xdma_v4_1_31_pcie_userapp_tgt_intr_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                              000 | 00000000000000000000000000000000
                  sm_arb |                              001 | 00000000000000000000000000000001
                  sm_vec |                              010 | 00000000000000000000000000000010
              sm_irq_set |                              011 | 00000000000000000000000000000011
                  sm_irq |                              100 | 00000000000000000000000000000100
              sm_irq_clr |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'clk_sm_cur_reg' using encoding 'sequential' in module 'xdma_v4_1_31_vul_irq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                         00000001 |                              000
STATE_MGMT_RESET_DEASSERT |                         00000010 |                              001
   STATE_MC_TRANSFER_REQ |                         00000100 |                              010
  STATE_INPUT_UPDATE_REQ |                         00001000 |                              011
           STATE_PHY_RDY |                         00010000 |                              100
    STATE_RESET_DEASSERT |                         00100000 |                              101
 STATE_MGMT_RESET_ASSERT |                         01000000 |                              111
STATE_INPUT_UPDATE_REQ_REDO |                         10000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_state_reg' using encoding 'one-hot' in module 'xdma_0_pcie3_ip_pcie_init_ctrl_7vx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 EQ_IDLE |                             0001 |                             0001
                EQ_ADAPT |                             0010 |                             0010
                 EQ_WAIT |                             1000 |                             1000
               EQ_RX_TEK |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'eq_state_reg' in module 'xdma_0_pcie3_ip_pcie_force_adapt'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           FSM_WAIT_LOCK |                     000000000010 |                     000000000010
           FSM_MMCM_LOCK |                     000000000100 |                     000000000100
       FSM_DRP_START_NOM |                     000000001000 |                     000000001000
        FSM_DRP_DONE_NOM |                     000000010000 |                     000000010000
            FSM_QPLLLOCK |                     000000100000 |                     000000100000
        FSM_QPLL_PDRESET |                     010000000000 |                     010000000000
             FSM_QPLL_PD |                     100000000000 |                     100000000000
                FSM_IDLE |                     000000000001 |                     000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'xdma_0_pcie3_ip_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'xdma_0_pcie3_ip_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_TXEQ_IDLE |                              001 |                           000001
         FSM_TXEQ_PRESET |                              010 |                           000010
        FSM_TXEQ_TXCOEFF |                              011 |                           000100
          FSM_TXEQ_REMAP |                              100 |                           001000
          FSM_TXEQ_QUERY |                              101 |                           010000
           FSM_TXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'sequential' in module 'xdma_0_pcie3_ip_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_RXEQ_IDLE |                          0000010 |                           000001
         FSM_RXEQ_PRESET |                          0000100 |                           000010
        FSM_RXEQ_TXCOEFF |                          0001000 |                           000100
             FSM_RXEQ_LF |                          0010000 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                          0100000 |                           010000
           FSM_RXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'one-hot' in module 'xdma_0_pcie3_ip_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                        000000001 |                        000000001
                FSM_LOAD |                        000000010 |                        000000010
                FSM_READ |                        000000100 |                        000000100
                FSM_RRDY |                        000001000 |                        000001000
               FSM_WRITE |                        000010000 |                        000010000
                FSM_WRDY |                        000100000 |                        000100000
                FSM_DONE |                        001000000 |                        001000000
           FSM_QPLLRESET |                        010000000 |                        010000000
            FSM_QPLLLOCK |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'xdma_0_pcie3_ip_qpll_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'xdma_0_pcie3_ip_pipe_sync'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                FSM_IDLE |                          0000001 |                          0000001
                FSM_LOAD |                          0000010 |                          0000010
                FSM_READ |                          0000100 |                          0000100
                FSM_RRDY |                          0001000 |                          0001000
               FSM_WRITE |                          0010000 |                          0010000
                FSM_WRDY |                          0100000 |                          0100000
                FSM_DONE |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'xdma_0_pcie3_ip_pipe_drp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                00000000000000010 |                            00001
           FSM_CPLLRESET |                00000000000000001 |                            00010
            FSM_CPLLLOCK |                00000000100000000 |                            00101
                 FSM_DRP |                01000000000000000 |                            00110
       FSM_DRP_X16_START |                00000000001000000 |                            00011
        FSM_DRP_X16_DONE |                00000000010000000 |                            00100
             FSM_GTRESET |                00010000000000000 |                            00111
    FSM_RXPMARESETDONE_1 |                00100000000000000 |                            01000
    FSM_RXPMARESETDONE_2 |                10000000000000000 |                            01001
       FSM_DRP_X20_START |                00001000000000000 |                            01010
        FSM_DRP_X20_DONE |                00000100000000000 |                            01011
           FSM_MMCM_LOCK |                00000000000100000 |                            01100
           FSM_RESETDONE |                00000000000010000 |                            01101
             FSM_CPLL_PD |                00000000000000100 |                            01110
        FSM_TXSYNC_START |                00000000000001000 |                            01111
         FSM_TXSYNC_DONE |                00000001000000000 |                            10000
                FSM_IDLE |                00000010000000000 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'xdma_0_pcie3_ip_pipe_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:12 ; elapsed = 00:01:10 . Memory (MB): peak = 3133.672 ; gain = 1242.824 ; free physical = 1497 ; free virtual = 3958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   2 Input   40 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 22    
	   3 Input   32 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 6     
	   2 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 8     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 9     
	   3 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 6     
	   4 Input   10 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 34    
	   3 Input   10 Bit       Adders := 2     
	   6 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 25    
	   3 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 23    
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 17    
	   3 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 57    
	   2 Input    4 Bit       Adders := 58    
	   5 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 83    
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 67    
	   2 Input    1 Bit       Adders := 17    
+---XORs : 
	   2 Input      5 Bit         XORs := 3     
	   2 Input      3 Bit         XORs := 3     
	   2 Input      2 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 4     
+---XORs : 
	                8 Bit    Wide XORs := 32    
+---Registers : 
	              512 Bit    Registers := 7     
	              480 Bit    Registers := 1     
	              331 Bit    Registers := 5     
	              325 Bit    Registers := 2     
	              288 Bit    Registers := 2     
	              256 Bit    Registers := 24    
	              159 Bit    Registers := 2     
	              144 Bit    Registers := 32    
	              137 Bit    Registers := 3     
	              128 Bit    Registers := 11    
	              122 Bit    Registers := 2     
	              121 Bit    Registers := 3     
	              113 Bit    Registers := 2     
	              112 Bit    Registers := 2     
	              103 Bit    Registers := 1     
	               96 Bit    Registers := 9     
	               80 Bit    Registers := 8     
	               64 Bit    Registers := 43    
	               59 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 104   
	               28 Bit    Registers := 7     
	               25 Bit    Registers := 6     
	               23 Bit    Registers := 8     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 66    
	               16 Bit    Registers := 48    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 32    
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 41    
	                9 Bit    Registers := 34    
	                8 Bit    Registers := 128   
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 123   
	                5 Bit    Registers := 96    
	                4 Bit    Registers := 189   
	                3 Bit    Registers := 169   
	                2 Bit    Registers := 249   
	                1 Bit    Registers := 2063  
+---RAMs : 
	             256K Bit	(1024 X 256 bit)          RAMs := 1     
	             165K Bit	(512 X 331 bit)          RAMs := 1     
	             144K Bit	(512 X 288 bit)          RAMs := 2     
	              80K Bit	(1024 X 80 bit)          RAMs := 1     
	              72K Bit	(512 X 144 bit)          RAMs := 16    
	              64K Bit	(256 X 256 bit)          RAMs := 1     
	              20K Bit	(256 X 80 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 5     
	              16K Bit	(64 X 256 bit)          RAMs := 2     
	               8K Bit	(512 X 16 bit)          RAMs := 1     
	               5K Bit	(64 X 80 bit)          RAMs := 2     
	               4K Bit	(128 X 32 bit)          RAMs := 1     
	               2K Bit	(32 X 64 bit)          RAMs := 1     
	               2K Bit	(8 X 288 bit)          RAMs := 1     
	             1024 Bit	(16 X 64 bit)          RAMs := 3     
	              576 Bit	(32 X 18 bit)          RAMs := 2     
	              576 Bit	(64 X 9 bit)          RAMs := 1     
	              416 Bit	(32 X 13 bit)          RAMs := 1     
	              320 Bit	(32 X 10 bit)          RAMs := 1     
	              208 Bit	(16 X 13 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 2     
	              160 Bit	(32 X 5 bit)          RAMs := 2     
	              128 Bit	(16 X 8 bit)          RAMs := 2     
	              120 Bit	(15 X 8 bit)          RAMs := 1     
	               80 Bit	(16 X 5 bit)          RAMs := 2     
	               80 Bit	(8 X 10 bit)          RAMs := 1     
	               64 Bit	(16 X 4 bit)          RAMs := 2     
	               48 Bit	(16 X 3 bit)          RAMs := 2     
	               32 Bit	(16 X 2 bit)          RAMs := 1     
	               15 Bit	(15 X 1 bit)          RAMs := 2     
	                4 Bit	(2 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 24    
	   2 Input  480 Bit        Muxes := 6     
	   4 Input  480 Bit        Muxes := 1     
	   2 Input  331 Bit        Muxes := 4     
	   4 Input  331 Bit        Muxes := 1     
	   2 Input  325 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 14    
	   4 Input  256 Bit        Muxes := 4     
	   2 Input  159 Bit        Muxes := 2     
	   2 Input  137 Bit        Muxes := 32    
	   2 Input  128 Bit        Muxes := 13    
	   4 Input  128 Bit        Muxes := 1     
	   2 Input  122 Bit        Muxes := 2     
	   2 Input  121 Bit        Muxes := 3     
	   2 Input  113 Bit        Muxes := 2     
	   2 Input  112 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 4     
	   4 Input   96 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 70    
	   4 Input   64 Bit        Muxes := 2     
	   9 Input   64 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 14    
	   4 Input   52 Bit        Muxes := 12    
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 99    
	   8 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 8     
	   5 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 4     
	   9 Input   32 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 22    
	   2 Input   23 Bit        Muxes := 8     
	   5 Input   23 Bit        Muxes := 8     
	   2 Input   19 Bit        Muxes := 8     
	   7 Input   19 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 26    
	   7 Input   18 Bit        Muxes := 16    
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 14    
	   2 Input   16 Bit        Muxes := 44    
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 23    
	   4 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 19    
	   2 Input   13 Bit        Muxes := 33    
	   2 Input   12 Bit        Muxes := 25    
	  13 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   4 Input   11 Bit        Muxes := 2     
	   5 Input   11 Bit        Muxes := 1     
	   7 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 78    
	   4 Input   10 Bit        Muxes := 3     
	   7 Input   10 Bit        Muxes := 1     
	   9 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 44    
	   9 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 4     
	  10 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 119   
	   3 Input    8 Bit        Muxes := 14    
	   4 Input    8 Bit        Muxes := 10    
	   5 Input    8 Bit        Muxes := 6     
	   9 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 143   
	   3 Input    7 Bit        Muxes := 5     
	   7 Input    7 Bit        Muxes := 16    
	   4 Input    7 Bit        Muxes := 8     
	   8 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 55    
	   4 Input    6 Bit        Muxes := 5     
	   7 Input    6 Bit        Muxes := 24    
	   8 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 267   
	   4 Input    5 Bit        Muxes := 8     
	   5 Input    5 Bit        Muxes := 9     
	   8 Input    5 Bit        Muxes := 8     
	  17 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 113   
	   3 Input    4 Bit        Muxes := 19    
	   4 Input    4 Bit        Muxes := 14    
	   5 Input    4 Bit        Muxes := 5     
	   6 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 201   
	   3 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 29    
	   5 Input    3 Bit        Muxes := 4     
	   9 Input    3 Bit        Muxes := 1     
	  21 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 24    
	  10 Input    3 Bit        Muxes := 2     
	  32 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 205   
	   3 Input    2 Bit        Muxes := 21    
	   5 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 9     
	  32 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 1111  
	   8 Input    1 Bit        Muxes := 33    
	   3 Input    1 Bit        Muxes := 33    
	   4 Input    1 Bit        Muxes := 90    
	  21 Input    1 Bit        Muxes := 2     
	  14 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 86    
	   7 Input    1 Bit        Muxes := 140   
	  18 Input    1 Bit        Muxes := 17    
	   9 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 9     
	  13 Input    1 Bit        Muxes := 6     
	  10 Input    1 Bit        Muxes := 6     
	  32 Input    1 Bit        Muxes := 152   
	  17 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ch_arb_ch_nn1_reg[0:0]' into 'ch_arb_ch_nn1_reg[0:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:16430]
INFO: [Synth 8-4471] merging register 'rrq_head_adr_nn1_reg[63:0]' into 'rrq_head_adr_nn1_reg[63:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:16137]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/cfg_mrs_nn1_reg[5]' (FD) to 'dsc_eng.DSC/cfg_mrs_nn1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/cfg_mrs_nn2_reg[5]' (FD) to 'dsc_eng.DSC/cfg_mrs_nn2_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\cfg_mrs_nn1_reg[6] )
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/cfg_mrs_nn2_reg[6]' (FD) to 'dsc_eng.DSC/cfg_mrs_nn1_reg[6]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rrq_adr_nn1_reg[1][4]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rrq_adr_nn1_reg[1][3]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rrq_adr_nn1_reg[1][2]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rrq_adr_nn1_reg[1][1]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rrq_adr_nn1_reg[1][0]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_adr_nxt_nn1_reg[0][4]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_adr_nxt_nn1_reg[0][3]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_adr_nxt_nn1_reg[0][2]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_adr_nxt_nn1_reg[0][1]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_adr_nxt_nn1_reg[0][0]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_adr_nxt_nn1_reg[1][4]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_adr_nxt_nn1_reg[1][3]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_adr_nxt_nn1_reg[1][2]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_adr_nxt_nn1_reg[1][1]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_adr_nxt_nn1_reg[1][0]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rrq_adr_nn1_reg[0][4]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rrq_adr_nn1_reg[0][3]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rrq_adr_nn1_reg[0][2]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rrq_adr_nn1_reg[0][1]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rrq_adr_nn1_reg[0][0]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rrq_head_adr_nn1_reg[1]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rrq_head_adr_nn1_reg[0]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rrq_head_adr_nn1_reg[2]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[4]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rrq_head_adr_nn1_reg[3]' (FDR) to 'dsc_eng.DSC/rrq_head_adr_nn1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\rrq_head_adr_nn1_reg[4] )
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[6]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[0]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[0]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[1]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[2]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[2]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[3]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[3]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[4]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[4]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[5]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_msk_nn1_reg[5]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[0]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_errc_101_reg[0]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_errc_101_reg[1]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_errc_101_reg[2]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_errc_101_reg[3]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\rrq_arb_pri_nn1_reg[0] )
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[0]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[0]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[1]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[1]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[2]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[2]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg_rep[3]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_301_reg[3]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[0]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[1]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[2]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[2]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[3]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[3]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[4]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[4]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[5]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[5]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_msk_nn1_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\cfg_mpl_msk_nn1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\rrq_dsc_bt_adj_902_reg[1] )
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[0]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[0]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[1]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[1]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[2]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[2]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg_rep[3]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn2_reg[3]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_nn1_reg[1]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_nn1_reg[2]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_nn1_reg[3]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_nn1_reg[4]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_nn1_reg[5]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_nn1_reg[6]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mpl_nn1_reg[0]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_nn1_reg[1]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_nn1_reg[2]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_nn1_reg[3]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_nn1_reg[4]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_nn1_reg[5]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_nn1_reg[6]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/cfg_mrs_nn1_reg[0]' (FD) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_dbe_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[8]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[8]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[4]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[4]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[5]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[5]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[6]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[6]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[7]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[7]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[3]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[3]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[2]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[2]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[1]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[1]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_tl_nn1_reg[0]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_spc_tl_nn1_reg[0]'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/rcp_mgc_nn1_reg[1]' (FDR) to 'dsc_eng.DSC/rcp_vld_nn1_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn1_reg[6]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/ctl_run_nn2_reg'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[0]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[24]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[24]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[25]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[25]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[26]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[26]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[27]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[27]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[28]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[28]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[29]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[29]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[30]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[30]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /\reg_umsk_nn1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /dat_fifo_dbe_nn1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\ch_arb_pri_nn1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[511] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[510] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[509] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[508] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[507] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[506] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[505] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[503] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[502] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[501] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[500] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[499] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[498] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[495] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[479] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[475] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[474] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[470] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[463] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[462] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[461] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[460] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[459] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[458] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[457] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[455] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[454] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[453] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[452] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[451] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[450] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[449] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[447] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[446] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[445] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[444] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[443] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[442] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[441] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[439] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[438] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[437] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[436] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[435] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[433] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[429] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dsc_eng.DSC /\dsc_fifo_entry_size_reg[420] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rcp_faln_nn1_reg[1]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/chn_rcp_faln_nn1_reg[0]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/dsc_fifo_wp1_nn1_reg[0]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/dsc_fifo_wp1_nn1_reg[1]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/dsc_fifo_wp1_nn1_reg[2]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/dsc_fifo_wp1_nn1_reg[3]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/dsc_fifo_wp1_nn1_reg[4]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/dsc_fifo_wp1_nn1_reg[5]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/dsc_fifo_wp1_nn1_reg[6]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/dsc_fifo_wp1_nn1_reg[7]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-3886] merging instance 'dsc_eng.DSC/dsc_fifo_wp1_nn1_reg[8]' (FDR) to 'dsc_eng.DSC/dsc_fifo_wr1_nn1_reg'
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_120_120 from module xdma_v4_1_31_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_54_59 from module xdma_v4_1_31_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_48_53 from module xdma_v4_1_31_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_36_41 from module xdma_v4_1_31_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_0_5 from module xdma_v4_1_31_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_120_120 from module xdma_v4_1_31_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_36_41 from module xdma_v4_1_31_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_0_5 from module xdma_v4_1_31_GenericFIFOHead__parameterized1__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_0/MemArray_reg_0_3_30_35 from module xdma_v4_1_31_GenericFIFOHead__parameterized3__1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_0/MemArray_reg_0_3_24_29 from module xdma_v4_1_31_GenericFIFOHead__parameterized3__1 due to constant propagation
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_mrs_dst_nn1_reg[0]' (FDR) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dsc_radr_nn1_reg[0]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[22]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[45]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[23]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[45]'
INFO: [Synth 8-3886] merging instance 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[24]' (FDRE) to 'WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head_reg[45]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance dsc_eng.DSC/RRQ_FIFO/i_0/MemArray_reg_0_3_54_59 from module xdma_v4_1_31_GenericFIFOHead__parameterized1__2 due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_120_120 from module xdma_v4_1_31_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_36_41 from module xdma_v4_1_31_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_0_5 from module xdma_v4_1_31_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_0/MemArray_reg_0_3_30_35 from module xdma_v4_1_31_GenericFIFOHead__parameterized3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/i_0/MemArray_reg_0_3_24_29 from module xdma_v4_1_31_GenericFIFOHead__parameterized3 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/i_0/MemArray_reg_0_3_36_41 from module xdma_v4_1_31_GenericFIFOHead__parameterized1 due to constant propagation
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_501_reg[5:0]' into 'wtlp_aabyte_off_501_reg[5:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:13949]
INFO: [Synth 8-4471] merging register 'wtlp_aabyte_off_502_reg[5:0]' into 'wtlp_aabyte_off_502_reg[5:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:13950]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dw_tlp_0_eidx_reg[3:0]' into 'dw_tlp_0_eidx_reg[3:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:34314]
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_valid driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_status[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_status[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_status[0] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[31] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[30] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[29] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[28] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[27] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[26] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[25] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[24] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[23] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[22] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[21] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[20] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[19] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[18] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[17] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[16] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[15] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[14] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[13] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[12] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[11] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[10] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[9] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[8] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[7] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[6] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[5] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[4] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[3] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[2] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[1] driven by constant 0
WARNING: [Synth 8-3917] design xdma_v4_1_31_dma_pcie_rc has port rp_cpl_data[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "cplLenMid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addrmask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/i_12/i_0/m_axi_funcq_reg_0_15_6_7 from module extram__20 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/i_12/i_0/m_axi_funcq_reg_0_15_0_5 from module extram__20 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/i_3/m_axi_funcq_reg_0_1_6_7 from module xdma_v4_1_31_axi_mm_master_rd_br_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/i_3/m_axi_funcq_reg_0_1_0_5 from module xdma_v4_1_31_axi_mm_master_rd_br_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/__21/i_/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_6_7 from module xdma_v4_1_31_axi4mm_bridge_top due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/__21/i_/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfuncq_reg_0_7_0_5 from module xdma_v4_1_31_axi4mm_bridge_top due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/i_12/i_0/m_axi_funcq_reg_0_15_0_5 from module extram__20 due to constant propagation
WARNING: [Synth 8-3332] Sequential element (WB_DAT_FIFO/DataOut_reg[35]) is unused and will be removed from module xdma_v4_1_31_dma_wb_eng.
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_501_reg[5:0]' into 'wtlp_srcbyte_off_501_reg[5:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:31358]
INFO: [Synth 8-4471] merging register 'wtlp_srcbyte_off_502_reg[5:0]' into 'wtlp_srcbyte_off_502_reg[5:0]' [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/hdl/xdma_v4_1_vl_rfs.sv:31359]
WARNING: [Synth 8-6026] Ignoring keep related attribute (keep/mark_debug/dont_touch) applied on memory
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/i_18/i_0/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_282_287 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/i_18/i_0/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_276_281 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/i_18/i_0/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_270_275 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/i_18/i_0/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_264_269 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/i_18/i_0/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_258_263 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/i_9/axi4mm_axi_mm_master_rd/m_axi_arprotissueq_reg_0_15_0_2 from module xdma_v4_1_31_dma_aximm due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_8/m_axi_awprotq_reg_0_15_0_2 from module xdma_v4_1_31_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_2/wrrsp_ChnlIdq_reg_0_15_6_7 from module xdma_v4_1_31_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/i_18/i_0/axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg_0_7_282_287 from module extram__5 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_4/m_axi_ChnlIdq_reg_0_15_0_3 from module xdma_v4_1_31_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_2/wrrsp_ChnlIdq_reg_0_15_0_5 from module xdma_v4_1_31_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/i_2/wrrsp_ChnlIdq_reg_0_15_0_5 from module xdma_v4_1_31_axi_mm_master_omulti_wr_v due to constant propagation
INFO: [Synth 8-5544] ROM "qpll_drp_i/addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "qpll_drp_i/addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DSC_CRD_RCV_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM C2H_PCIE_DSC_CPLI_RAM/the_bram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM C2H_PCIE_DSC_CPLD_RAM/the_bram_reg to conserve power
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg[7]) is unused and will be removed from module xdma_0_pcie3_ip_pcie_3_0_7vx.
WARNING: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_sync__1.
WARNING: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__2.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__2.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_sync__2.
WARNING: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__3.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__3.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_sync__3.
WARNING: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__4.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__4.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_sync__4.
WARNING: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__5.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__5.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_sync__5.
WARNING: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__6.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__6.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_sync__6.
WARNING: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__7.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq__7.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_sync__7.
WARNING: [Synth 8-3332] Sequential element (rxeq_scan_i/FSM_onehot_fsm_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_fsm_rx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_eq.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_txsync_fsm.fsm_tx_reg[0]) is unused and will be removed from module xdma_0_pcie3_ip_pipe_sync.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 3145.598 ; gain = 1254.750 ; free physical = 261 ; free virtual = 2330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                     | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                     | rrq_wadr_nn1_reg                                               | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                     | rrq_dadr_nn1_reg                                               | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                     | rrq_wadr_nn1_reg                                               | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_31_dma_pcie_rc                                                                                                        | u_mem_rc/the_bram_reg                                          | 512 x 331(READ_FIRST)  | W |   | 512 x 331(WRITE_FIRST) |   | R | Port A and B     | 0      | 5      | 
|base/IRQ_INST                                                                                                                   | msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top                                                                                                                         | gen_sw_ctxt_ram[0].SW_CTXT_RAM/the_bram_reg                    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                                         | gen_sw_ctxt_ram[1].SW_CTXT_RAM/the_bram_reg                    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                                         | gen_sw_ctxt_ram[2].SW_CTXT_RAM/the_bram_reg                    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                                         | gen_sw_ctxt_ram[3].SW_CTXT_RAM/the_bram_reg                    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_h2c_bram.H2C_DAT1_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_h2c_bram.H2C_DAT1_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_h2c_bram.H2C_DAT2_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_h2c_bram.H2C_DAT2_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_h2c_bram.H2C_DAT3_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_h2c_bram.H2C_DAT3_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_c2h_bram.C2H_DAT1_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_c2h_bram.C2H_DAT1_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_c2h_bram.C2H_DAT2_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_c2h_bram.C2H_DAT2_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_c2h_bram.C2H_DAT3_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_c2h_bram.C2H_DAT3_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 288(READ_FIRST)  | W |   | 512 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_top                                                                                                                         | HW_CTXT_RAM/the_bram_reg                                       | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                                         | DSC_CRD_RCV_RAM/the_bram_reg                                   | 512 x 16(READ_FIRST)   | W |   | 512 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_top                                                                                                                         | H2C_PCIE_DSC_CPLI_RAM/the_bram_reg                             | 256 x 80(READ_FIRST)   | W |   | 256 x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|ram_top                                                                                                                         | H2C_PCIE_DSC_CPLD_RAM/the_bram_reg                             | 256 x 256(READ_FIRST)  | W |   | 256 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_top                                                                                                                         | C2H_PCIE_DSC_CPLI_RAM/the_bram_reg                             | 1 K x 80(READ_FIRST)   | W |   | 1 K x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|ram_top                                                                                                                         | C2H_PCIE_DSC_CPLD_RAM/the_bram_reg                             | 1 K x 256(READ_FIRST)  | W |   | 1 K x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|ram_top                                                                                                                         | H2C_AXI_DSC_CPLI_RAM/the_bram_reg                              | 64 x 80(READ_FIRST)    | W |   | 64 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|ram_top                                                                                                                         | H2C_AXI_DSC_CPLD_RAM/the_bram_reg                              | 64 x 256(READ_FIRST)   | W |   | 64 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|ram_top                                                                                                                         | C2H_AXI_DSC_CPLI_RAM/the_bram_reg                              | 64 x 80(READ_FIRST)    | W |   | 64 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|ram_top                                                                                                                         | C2H_AXI_DSC_CPLD_RAM/the_bram_reg                              | 64 x 256(READ_FIRST)   | W |   | 64 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|ram_top/\MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 288(READ_FIRST)  | W |   | 512 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                         | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\dsc_eng.DSC /RRQ_FIFO                                                              | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M x 21    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                               | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M x 27    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                               | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M x 19    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                               | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M x 21    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M x 2     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rcp_rcv_lba_101_reg                                                                   | Implied        | 16 x 5               | RAM32M x 1     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M x 3     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 5               | RAM32M x 1     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10  | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                               | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M x 27    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                               | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M x 19    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                               | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M x 21    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M x 2     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rcp_rcv_lba_101_reg                                                                   | Implied        | 32 x 5               | RAM32M x 1     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M x 3     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 5               | RAM32M x 1     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10  | 
|WTLP_DAT_FIFO                                                                       | MemArray_reg                                                                          | User Attribute | 8 x 288              | RAM32M x 48    | 
|WTLP_HDR_FIFO                                                                       | MemArray_reg                                                                          | User Attribute | 8 x 103              | RAM32M x 18    | 
|xdma_v4_1_31_dma_pcie_rq                                                            | wcp_chn_q_reg                                                                         | Implied        | 16 x 1               | RAM16X1D x 1   | 
|xdma_v4_1_31_dma_pcie_rq                                                            | wcp_eor_q_reg                                                                         | Implied        | 16 x 1               | RAM16X1D x 1   | 
|xdma_v4_1_31_dma_pcie_rq                                                            | wcp_rid_q_reg                                                                         | Implied        | 16 x 8               | RAM32M x 2     | 
|u_dma_rc_mem_pfch                                                                   | genblk_buf_dist_ram.pfch_dt_buf_reg                                                   | User Attribute | 4 x 331              | RAM32M x 56    | 
|xdma_v4_1_31_dma_pcie_rc                                                            | tag_rrq_chn_info_mem_odd_reg                                                          | Implied        | 32 x 18              | RAM32M x 3     | 
|xdma_v4_1_31_dma_pcie_rc                                                            | tag_rrq_chn_info_mem_even_reg                                                         | Implied        | 32 x 18              | RAM32M x 3     | 
|xdma_v4_1_31_dma_pcie_rc                                                            | tag_did_conti_val_reg                                                                 | Implied        | 64 x 9               | RAM64X1S x 9   | 
|inst/udma_wrapper                                                                   | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 113              | RAM32M x 19    | 
|inst/udma_wrapper                                                                   | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 122              | RAM32M x 21    | 
|inst/udma_wrapper                                                                   | TAG_FIFO_ODD/MemArray_reg                                                             | User Attribute | 32 x 5               | RAM32M x 1     | 
|inst/udma_wrapper                                                                   | TAG_FIFO_EVEN/MemArray_reg                                                            | User Attribute | 32 x 5               | RAM32M x 1     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                         | User Attribute | 4 x 33               | RAM32M x 6     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | WB_CHNL_FIFO/MemArray_reg                                                             | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | WB_DAT_FIFO/MemArray_reg                                                              | User Attribute | 4 x 32               | RAM32M x 6     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg        | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg   | Implied        | 8 x 12               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg     | Implied        | 8 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg | User Attribute | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg        | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg  | Implied        | 8 x 1                | RAM16X1D x 1   | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg      | Implied        | 8 x 16               | RAM32M x 3     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg        | Implied        | 8 x 8                | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg         | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg       | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_bardecq_reg                                                                     | Implied        | 16 x 2               | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenstq_reg                                                                  | Implied        | 16 x 8               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awfirstdwbestq_reg                                                              | Implied        | 16 x 4               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrstq_reg                                                                   | Implied        | 16 x 4               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrlststq_reg                                                                | Implied        | 16 x 4               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenq_reg                                                                    | Implied        | 16 x 10              | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awlastdwbestq_reg                                                               | Implied        | 16 x 4               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrq_reg                                                                     | Implied        | 16 x 64              | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awsizeq_reg                                                                     | Implied        | 16 x 3               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awprotq_reg                                                                     | Implied        | 16 x 3               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_bardecq_reg                                                                     | Implied        | 2 x 2                | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_araddrissueq_reg                                                                | User Attribute | 2 x 64               | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_ardwlenissueq_reg                                                               | User Attribute | 2 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arsizeissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arprotissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M x 1     | 
|base                                                                                | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                   | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                    | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                   | User Attribute | 4 x 36               | RAM32M x 6     | 
|base                                                                                | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                    | User Attribute | 4 x 36               | RAM32M x 6     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WPL_FIFO                       | MemArray_reg                                                                          | User Attribute | 16 x 35              | RAM32M x 6     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO                  | MemArray_reg                                                                          | User Attribute | 8 x 288              | RAM32M x 48    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awaddrq_reg                                                                     | User Attribute | 16 x 64              | RAM32M x 11    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awlenq_reg                                                                      | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awsizeq_reg                                                                     | User Attribute | 16 x 3               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_wlenq_reg                                                                       | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_waddrfirstq_reg                                                                 | User Attribute | 16 x 6               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_waddrlastq_reg                                                                  | User Attribute | 16 x 6               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm                                                         | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 122              | RAM32M x 21    | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg                                              | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg                                      | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                                        | User Attribute | 16 x 64              | RAM32M x 11    | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                                         | User Attribute | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg                                        | User Attribute | 16 x 3               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                                              | Implied        | 8 x 256              | RAM32M x 48    | 
|\dma_enable.aximm.dma_aximm                                                         | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 113              | RAM32M x 19    | 
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:45 ; elapsed = 00:02:08 . Memory (MB): peak = 3337.715 ; gain = 1446.867 ; free physical = 2462 ; free virtual = 4532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[8]) is unused and will be removed from module xdma_v4_1_31_vul_irq.
WARNING: [Synth 8-3332] Sequential element (msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[0]) is unused and will be removed from module xdma_v4_1_31_vul_irq.
WARNING: [Synth 8-3332] Sequential element (msix_internal_xdma.msix_ctl/FSM_onehot_intr_issue_state_reg[3]) is unused and will be removed from module xdma_v4_1_31_vul_irq.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:09 ; elapsed = 00:02:33 . Memory (MB): peak = 3548.934 ; gain = 1658.086 ; free physical = 994 ; free virtual = 3073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                     | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                     | rrq_wadr_nn1_reg                                               | 16 x 64(READ_FIRST)    | W |   | 16 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                                                                     | rrq_wadr_nn1_reg                                               | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|xdma_v4_1_31_dma_pcie_rc                                                                                                        | u_mem_rc/the_bram_reg                                          | 512 x 331(READ_FIRST)  | W |   | 512 x 331(WRITE_FIRST) |   | R | Port A and B     | 0      | 5      | 
|base/IRQ_INST                                                                                                                   | msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst /xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 144(READ_FIRST)  | W |   | 512 x 144(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|ram_top/\mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 288(READ_FIRST)  | W |   | 512 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|ram_top                                                                                                                         | C2H_PCIE_DSC_CPLD_RAM/the_bram_reg                             | 1 K x 256(READ_FIRST)  | W |   | 1 K x 256(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 
|ram_top/\MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg                               | 512 x 288(READ_FIRST)  | W |   | 512 x 288(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                         | RTL Object                                                                            | Inference      | Size (Depth x Width) | Primitives     | 
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\dsc_eng.DSC /RRQ_FIFO                                                              | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M x 21    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                               | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M x 27    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                               | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M x 19    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                               | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M x 21    | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_bt_len_nn1_reg                                                                    | Implied        | 16 x 10              | RAM32M x 2     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rcp_rcv_lba_101_reg                                                                   | Implied        | 16 x 5               | RAM32M x 1     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_len_nn1_reg                                                                       | Implied        | 16 x 13              | RAM32M x 3     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_wfba_nn1_reg                                                                      | Implied        | 16 x 5               | RAM32M x 1     | 
|\WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rcp_rcv_amt_101_reg                                                                   | Implied        | 16 x 10              | RAM16X1D x 10  | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /DSC_FIFO                               | MemArray_reg                                                                          | User Attribute | 8 x 159              | RAM32M x 27    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /WRQ_FIFO                               | MemArray_reg                                                                          | User Attribute | 4 x 112              | RAM32M x 19    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST /RRQ_FIFO                               | MemArray_reg                                                                          | User Attribute | 4 x 121              | RAM32M x 21    | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_bt_len_nn1_reg                                                                    | Implied        | 32 x 10              | RAM32M x 2     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rcp_rcv_lba_101_reg                                                                   | Implied        | 32 x 5               | RAM32M x 1     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_len_nn1_reg                                                                       | Implied        | 32 x 13              | RAM32M x 3     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rrq_wfba_nn1_reg                                                                      | Implied        | 32 x 5               | RAM32M x 1     | 
|\RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST                                         | rcp_rcv_amt_101_reg                                                                   | Implied        | 32 x 10              | RAM32X1D x 10  | 
|WTLP_DAT_FIFO                                                                       | MemArray_reg                                                                          | User Attribute | 8 x 288              | RAM32M x 48    | 
|WTLP_HDR_FIFO                                                                       | MemArray_reg                                                                          | User Attribute | 8 x 103              | RAM32M x 18    | 
|xdma_v4_1_31_dma_pcie_rq                                                            | wcp_chn_q_reg                                                                         | Implied        | 16 x 1               | RAM16X1D x 1   | 
|xdma_v4_1_31_dma_pcie_rq                                                            | wcp_eor_q_reg                                                                         | Implied        | 16 x 1               | RAM16X1D x 1   | 
|xdma_v4_1_31_dma_pcie_rq                                                            | wcp_rid_q_reg                                                                         | Implied        | 16 x 8               | RAM32M x 2     | 
|u_dma_rc_mem_pfch                                                                   | genblk_buf_dist_ram.pfch_dt_buf_reg                                                   | User Attribute | 4 x 331              | RAM32M x 56    | 
|xdma_v4_1_31_dma_pcie_rc                                                            | tag_rrq_chn_info_mem_odd_reg                                                          | Implied        | 32 x 18              | RAM32M x 3     | 
|xdma_v4_1_31_dma_pcie_rc                                                            | tag_rrq_chn_info_mem_even_reg                                                         | Implied        | 32 x 18              | RAM32M x 3     | 
|xdma_v4_1_31_dma_pcie_rc                                                            | tag_did_conti_val_reg                                                                 | Implied        | 64 x 9               | RAM64X1S x 9   | 
|inst/udma_wrapper                                                                   | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 113              | RAM32M x 19    | 
|inst/udma_wrapper                                                                   | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 122              | RAM32M x 21    | 
|inst/udma_wrapper                                                                   | TAG_FIFO_ODD/MemArray_reg                                                             | User Attribute | 32 x 5               | RAM32M x 1     | 
|inst/udma_wrapper                                                                   | TAG_FIFO_EVEN/MemArray_reg                                                            | User Attribute | 32 x 5               | RAM32M x 1     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg                                         | User Attribute | 4 x 33               | RAM32M x 6     | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | WB_CHNL_FIFO/MemArray_reg                                                             | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\dma_enable.wb_eng.dma_pcie_wb_eng                                                  | WB_DAT_FIFO/MemArray_reg                                                              | User Attribute | 4 x 32               | RAM32M x 6     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpfbeq_reg        | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpaddrretlq_reg   | Implied        | 8 x 12               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthq_reg     | Implied        | 8 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpstatuscodeq_reg | User Attribute | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplbeq_reg        | Implied        | 8 x 4                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplengthmsbq_reg  | Implied        | 8 x 1                | RAM16X1D x 1   | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpreqidq_reg      | Implied        | 8 x 16               | RAM32M x 3     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptagq_reg        | Implied        | 8 x 8                | RAM32M x 2     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlptcq_reg         | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst                                                              | axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlpattrq_reg       | Implied        | 8 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_bardecq_reg                                                                     | Implied        | 16 x 2               | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenstq_reg                                                                  | Implied        | 16 x 8               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awfirstdwbestq_reg                                                              | Implied        | 16 x 4               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrstq_reg                                                                   | Implied        | 16 x 4               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrlststq_reg                                                                | Implied        | 16 x 4               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awdwlenq_reg                                                                    | Implied        | 16 x 10              | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awlastdwbestq_reg                                                               | Implied        | 16 x 4               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awaddrq_reg                                                                     | Implied        | 16 x 64              | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awsizeq_reg                                                                     | Implied        | 16 x 3               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst  | m_axi_awprotq_reg                                                                     | Implied        | 16 x 3               | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_bardecq_reg                                                                     | Implied        | 2 x 2                | RAM16X1D x 4   | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_araddrissueq_reg                                                                | User Attribute | 2 x 64               | RAM32M x 11    | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_ardwlenissueq_reg                                                               | User Attribute | 2 x 10               | RAM32M x 2     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arsizeissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M x 1     | 
|axi4mm_bridge_top_inst/\axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd       | m_axi_arprotissueq_reg                                                                | User Attribute | 2 x 3                | RAM32M x 1     | 
|base                                                                                | usr_axilt_slv/REQ_FIFO/MemArray_reg                                                   | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                | cq_axilt_slv/REQ_FIFO/MemArray_reg                                                    | User Attribute | 4 x 41               | RAM32M x 7     | 
|base                                                                                | usr_axilt_slv/DAT_FIFO/MemArray_reg                                                   | User Attribute | 4 x 36               | RAM32M x 6     | 
|base                                                                                | cq_axilt_slv/DAT_FIFO/MemArray_reg                                                    | User Attribute | 4 x 36               | RAM32M x 6     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WPL_FIFO                       | MemArray_reg                                                                          | User Attribute | 16 x 35              | RAM32M x 6     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO                  | MemArray_reg                                                                          | User Attribute | 8 x 288              | RAM32M x 48    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awaddrq_reg                                                                     | User Attribute | 16 x 64              | RAM32M x 11    | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awlenq_reg                                                                      | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_awsizeq_reg                                                                     | User Attribute | 16 x 3               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_wlenq_reg                                                                       | Implied        | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_waddrfirstq_reg                                                                 | User Attribute | 16 x 6               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm /axi4mm_axi_mm_master_wr                                | m_axi_waddrlastq_reg                                                                  | User Attribute | 16 x 6               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm                                                         | axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 122              | RAM32M x 21    | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg                                              | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg                                      | User Attribute | 16 x 1               | RAM16X1D x 1   | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/m_axi_araddrissueq_reg                                        | User Attribute | 16 x 64              | RAM32M x 11    | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/m_axi_arlenissueq_reg                                         | User Attribute | 16 x 8               | RAM32M x 2     | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/m_axi_arsizeissueq_reg                                        | User Attribute | 16 x 3               | RAM32M x 1     | 
|\dma_enable.aximm.dma_aximm                                                         | axi4mm_axi_mm_master_rd/rdDataBuf_ff_reg                                              | Implied        | 8 x 256              | RAM32M x 48    | 
|\dma_enable.aximm.dma_aximm                                                         | axidma_wrq_arb/Fifowhead.fifoInfo/MemArray_reg                                        | User Attribute | 4 x 113              | RAM32M x 19    | 
+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_enable.vul_dmai_1/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_enable.vul_dmai_0/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_15_0_4 from module xdma_v4_1_31_vul_top__GB0_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_enable.vul_dmai_0/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_lba_101_reg_0_15_0_4 from module xdma_v4_1_31_vul_top__GB0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_enable.vul_dmai_0/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_4/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_24_29 from module xdma_v4_1_31_udma_top__GCB0_tempName due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_4/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_DAT_FIFO/MemArray_reg_0_3_24_29 from module xdma_v4_1_31_udma_top__GCB0_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_topi_4/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_282_287 from module xdma_v4_1_31_udma_top__GCB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_276_281 from module xdma_v4_1_31_udma_top__GCB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_270_275 from module xdma_v4_1_31_udma_top__GCB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_264_269 from module xdma_v4_1_31_udma_top__GCB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_258_263 from module xdma_v4_1_31_udma_top__GCB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.aximm.dma_aximm/axidma_rrq_arb/Fifowhead.fifoInfo/MemArray_reg_0_3_120_121 from module xdma_v4_1_31_udma_top__GCB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/WTLP_DAT_FIFO/MemArray_reg_0_7_282_287 from module xdma_v4_1_31_udma_top__GCB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg_0_15_0_0 from module xdma_v4_1_31_udma_top__GCB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/rrsp_ChnlIdq_reg_0_15_0_0 from module xdma_v4_1_31_udma_top__GCB1_tempName due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance inst/udma_wrapper/dma_topi_5/dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_rd/m_axi_archnlIdIssueq_reg_0_15_0_0 from module xdma_v4_1_31_udma_top__GCB1_tempName due to constant propagation
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:19 ; elapsed = 00:02:56 . Memory (MB): peak = 3560.859 ; gain = 1670.012 ; free physical = 165 ; free virtual = 1353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_wadr_nn1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_ram_gen[1].msix_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin sys_clk_ce_out_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin msix_enable_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_awuser_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axil_aruser_inferred:in0[8] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:28 ; elapsed = 00:03:06 . Memory (MB): peak = 3570.781 ; gain = 1679.934 ; free physical = 173 ; free virtual = 1373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:28 ; elapsed = 00:03:06 . Memory (MB): peak = 3570.781 ; gain = 1679.934 ; free physical = 173 ; free virtual = 1375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:35 ; elapsed = 00:03:12 . Memory (MB): peak = 3570.781 ; gain = 1679.934 ; free physical = 177 ; free virtual = 1379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:35 ; elapsed = 00:03:13 . Memory (MB): peak = 3570.781 ; gain = 1679.934 ; free physical = 178 ; free virtual = 1380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:37 ; elapsed = 00:03:15 . Memory (MB): peak = 3570.781 ; gain = 1679.934 ; free physical = 167 ; free virtual = 1370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:37 ; elapsed = 00:03:15 . Memory (MB): peak = 3570.781 ; gain = 1679.934 ; free physical = 167 ; free virtual = 1368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+--------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+--------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xdma_v4_1_31_udma_wrapper    | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_wpl_wen_503_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_v4_1_31_udma_wrapper    | dma_top/dma_enable.aximm.dma_aximm/axi4mm_axi_mm_master_wr/wtlp_hdr_ld_502_reg       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xdma_0_pcie3_ip_pcie_3_0_7vx | gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 8     | NO           | NO                 | YES               | 0      | 24      | 
|xdma_0_pcie3_ip_pcie_3_0_7vx | gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 8     | NO           | NO                 | YES               | 0      | 32      | 
+-----------------------------+--------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     4|
|2     |BUFGCTRL      |     1|
|3     |CARRY4        |   587|
|4     |GTHE2_CHANNEL |     8|
|5     |GTHE2_COMMON  |     2|
|6     |LUT1          |  1540|
|7     |LUT2          |  2669|
|8     |LUT3          |  5113|
|9     |LUT4          |  3417|
|10    |LUT5          |  5238|
|11    |LUT6          |  9799|
|12    |MMCME2_ADV    |     1|
|13    |MUXF7         |   317|
|14    |MUXF8         |    24|
|15    |PCIE_3        |     1|
|16    |RAM16X1D      |    20|
|17    |RAM32M        |   519|
|18    |RAM32X1D      |    18|
|19    |RAM64X1S      |     9|
|20    |RAMB18E1      |    12|
|22    |RAMB36E1      |    33|
|30    |SRL16E        |     2|
|31    |SRLC32E       |    56|
|32    |FDCE          |    42|
|33    |FDPE          |    34|
|34    |FDRE          | 22719|
|35    |FDSE          |   199|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:37 ; elapsed = 00:03:15 . Memory (MB): peak = 3570.781 ; gain = 1679.934 ; free physical = 167 ; free virtual = 1368
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39663 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:09 ; elapsed = 00:02:57 . Memory (MB): peak = 3574.695 ; gain = 1368.582 ; free physical = 7557 ; free virtual = 8760
Synthesis Optimization Complete : Time (s): cpu = 00:04:37 ; elapsed = 00:03:19 . Memory (MB): peak = 3574.695 ; gain = 1683.848 ; free physical = 7566 ; free virtual = 8754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3588.594 ; gain = 0.000 ; free physical = 7580 ; free virtual = 8769
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 1540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3697.523 ; gain = 0.000 ; free physical = 7522 ; free virtual = 8728
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 566 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 20 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 519 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

Synth Design complete | Checksum: af8f7223
INFO: [Common 17-83] Releasing license: Synthesis
589 Infos, 303 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:03 ; elapsed = 00:03:44 . Memory (MB): peak = 3697.523 ; gain = 2301.121 ; free physical = 7522 ; free virtual = 8728
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 9275.643; main = 2749.802; forked = 7213.109
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17719.852; main = 3697.527; forked = 14578.168
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3721.535 ; gain = 0.000 ; free physical = 7519 ; free virtual = 8728
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/xdma_0_synth_1/xdma_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xdma_0, cache-ID = cfb507c807be9284
INFO: [Coretcl 2-1174] Renamed 93 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3721.535 ; gain = 0.000 ; free physical = 7414 ; free virtual = 8685
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/DMA/fpga/fpga/xdma_0_ex/xdma_0_ex.runs/xdma_0_synth_1/xdma_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file xdma_0_utilization_synth.rpt -pb xdma_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  5 17:40:39 2025...
