// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package idma_reg64_1d_reg_pkg;

    localparam IDMA_REG64_1D_REG_TOP_DATA_WIDTH = 32;
    localparam IDMA_REG64_1D_REG_TOP_MIN_ADDR_WIDTH = 9;
    localparam IDMA_REG64_1D_REG_TOP_SIZE = 'h118;

    localparam SysAddrWidth = 'h40;
    localparam NumDims = 'h1;
    localparam Log2NumDims = 'h1;
    localparam NumProtBits = 'h3;

    typedef struct packed {
        logic [21:0] _reserved_31_10;
        logic [9:0] busy;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__status__external__fields__in_t;

    typedef struct {
        logic rd_ack;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__status__external__fields__in_t rd_data;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__status__external__in_t;

    typedef struct packed {
        logic [31:0] next_id;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__next_id__external__fields__in_t;

    typedef struct {
        logic rd_ack;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__next_id__external__fields__in_t rd_data;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__next_id__external__in_t;

    typedef struct packed {
        logic [31:0] done_id;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__done_id__external__fields__in_t;

    typedef struct {
        logic rd_ack;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__done_id__external__fields__in_t rd_data;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__done_id__external__in_t;

    typedef struct {
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__status__external__in_t status[16];
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__next_id__external__in_t next_id[16];
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__done_id__external__in_t done_id[16];
    } idma_reg__in_t;

    typedef struct {
        logic value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__decouple_aw__out_t;

    typedef struct {
        logic value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__decouple_rw__out_t;

    typedef struct {
        logic value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__src_reduce_len__out_t;

    typedef struct {
        logic value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__dst_reduce_len__out_t;

    typedef struct {
        logic [2:0] value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__src_max_llen__out_t;

    typedef struct {
        logic [2:0] value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__dst_max_llen__out_t;

    typedef struct {
        logic [1:0] value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__enable_nd__out_t;

    typedef struct {
        logic [2:0] value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__src_protocol__out_t;

    typedef struct {
        logic [2:0] value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__dst_protocol__out_t;

    typedef struct {
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__decouple_aw__out_t decouple_aw;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__decouple_rw__out_t decouple_rw;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__src_reduce_len__out_t src_reduce_len;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__dst_reduce_len__out_t dst_reduce_len;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__src_max_llen__out_t src_max_llen;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__dst_max_llen__out_t dst_max_llen;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__enable_nd__out_t enable_nd;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__src_protocol__out_t src_protocol;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__dst_protocol__out_t dst_protocol;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__status__external__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__next_id__external__out_t;

    typedef struct {
        logic req;
        logic req_is_wr;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__done_id__external__out_t;

    typedef struct {
        logic [31:0] value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__dst_addr__dst_addr__out_t;

    typedef struct {
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__dst_addr__dst_addr__out_t dst_addr;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__dst_addr__out_t;

    typedef struct {
        logic [31:0] value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__src_addr__src_addr__out_t;

    typedef struct {
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__src_addr__src_addr__out_t src_addr;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__src_addr__out_t;

    typedef struct {
        logic [31:0] value;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__length__length__out_t;

    typedef struct {
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__length__length__out_t length;
    } idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__length__out_t;

    typedef struct {
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__conf__out_t conf;
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__status__external__out_t status[16];
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__next_id__external__out_t next_id[16];
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__done_id__external__out_t done_id[16];
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__dst_addr__out_t dst_addr[2];
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__src_addr__out_t src_addr[2];
        idma_reg_SysAddrWidth_40_NumDims_1_Log2NumDims_1__length__out_t length[2];
    } idma_reg__out_t;
endpackage
