
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 0.06 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
options set Input/CompilerFlags {-DCATAPULT -DENCRYPTION}
x86_64
flow package require /SCVerify
-DCATAPULT -DENCRYPTION
solution options defaults
solution.v2
solution options set /Input/TargetPlatform x86_64
/Input/CompilerSettings/Type gcc /Input/CompilerSettings/Version 4.9.2 /Input/CompilerSettings/InstallPath /opt/mentorgraphics/Catapult_10.5c/Mgc_home /Input/CompilerSettings/Target GCC_x86_32 /Input/CompilerSettings/CppStandard c++98 /Input/CompilerSettings/CompilerVersion 4.9.2 /Input/CompilerSettings/Defines {__EMBEDDED_CXX__ vco_aol __null=0 __DBL_MIN_EXP__=(-1021) __UINT_LEAST16_MAX__=65535 __ATOMIC_ACQUIRE=2 __FLT_MIN__=1.17549435082228750797e-38F __GCC_IEC_559_COMPLEX=2 {__UINT_LEAST8_TYPE__=unsigned char} {__INTMAX_C(c)=c ## LL} __CHAR_BIT__=8 __UINT8_MAX__=255 __WINT_MAX__=4294967295U __ORDER_LITTLE_ENDIAN__=1234 __SIZE_MAX__=4294967295U __WCHAR_MAX__=2147483647L __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 __DBL_DENORM_MIN__=double(4.94065645841246544177e-324L) __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 __GCC_ATOMIC_CHAR_LOCK_FREE=2 __GCC_IEC_559=2 __FLT_EVAL_METHOD__=2 __unix__ __GCC_ATOMIC_CHAR32_T_LOCK_FREE=2 __UINT_FAST64_MAX__=18446744073709551615ULL __SIG_ATOMIC_TYPE__=int __DBL_MIN_10_EXP__=(-307) __FINITE_MATH_ONLY__=0 __GNUC_PATCHLEVEL__=2 __UINT_FAST8_MAX__=255 __DEC64_MAX_EXP__=385 __INT8_C(c)=c __UINT_LEAST64_MAX__=18446744073709551615ULL __SHRT_MAX__=32767 __LDBL_MAX__=1.18973149535723176502e+4932L __UINT_LEAST8_MAX__=255 __GCC_ATOMIC_BOOL_LOCK_FREE=2 {__UINTMAX_TYPE__=long long unsigned int} __linux __DEC32_EPSILON__=1E-6DF __unix __UINT32_MAX__=4294967295U __LDBL_MAX_EXP__=16384 __WINT_MIN__=0U __linux__ __SCHAR_MAX__=127 {__WCHAR_MIN__=(-__WCHAR_MAX__ - 1)} {__INT64_C(c)=c ## LL} __DBL_DIG__=15 __GCC_ATOMIC_POINTER_LOCK_FREE=2 __SIZEOF_INT__=4 __SIZEOF_POINTER__=4 __GCC_ATOMIC_CHAR16_T_LOCK_FREE=2 __USER_LABEL_PREFIX__= __STDC_HOSTED__ __LDBL_HAS_INFINITY__ __FLT_EPSILON__=1.19209289550781250000e-7F __GXX_WEAK__ __LDBL_MIN__=3.36210314311209350626e-4932L __DEC32_MAX__=9.999999E96DF __INT32_MAX__=2147483647 __SIZEOF_LONG__=4 __STDC_IEC_559__ __STDC_ISO_10646__=201103L __UINT16_C(c)=c __DECIMAL_DIG__=21 __gnu_linux__ __LDBL_HAS_QUIET_NAN__ __GNUC__=4 __GXX_RTTI __MMX__ __FLT_HAS_DENORM__ __SIZEOF_LONG_DOUBLE__=12 __BIGGEST_ALIGNMENT__=16 __DBL_MAX__=double(1.79769313486231570815e+308L) __INT_FAST32_MAX__=2147483647 __DBL_HAS_INFINITY__ __INT64_MAX__=9223372036854775807LL __DEC32_MIN_EXP__=(-94) __INT_FAST16_TYPE__=int __LDBL_HAS_DENORM__ __DEC128_MAX__=9.999999999999999999999999999999999E6144DL __INT_LEAST32_MAX__=2147483647 __DEC32_MIN__=1E-95DF __DEPRECATED __DBL_MAX_EXP__=1024 __DEC128_EPSILON__=1E-33DL __ATOMIC_HLE_RELEASE=131072 __PTRDIFF_MAX__=2147483647 __STDC_NO_THREADS__ __ATOMIC_HLE_ACQUIRE=65536 __GNUG__=4 __LONG_LONG_MAX__=9223372036854775807LL __SIZEOF_SIZE_T__=4 __SIZEOF_WINT_T__=4 __GXX_ABI_VERSION=1002 __FLT_MIN_EXP__=(-125) {__INT_FAST64_TYPE__=long long int} __DBL_MIN__=double(2.22507385850720138309e-308L) __FLT_MIN_10_EXP__=(-37) __DECIMAL_BID_FORMAT__ __DEC128_MIN__=1E-6143DL __REGISTER_PREFIX__= __UINT16_MAX__=65535 __DBL_HAS_DENORM__ {__UINT8_TYPE__=unsigned char} __NO_INLINE__ __i386 __FLT_MANT_DIG__=24 {__UINT64_C(c)=c ## ULL} _STDC_PREDEF_H __GCC_ATOMIC_INT_LOCK_FREE=2 __FLOAT_WORD_ORDER__=__ORDER_LITTLE_ENDIAN__ __STDC_IEC_559_COMPLEX__ __INT32_C(c)=c __DEC64_EPSILON__=1E-15DD __ORDER_PDP_ENDIAN__=3412 __DEC128_MIN_EXP__=(-6142) __code_model_32__ __INT_FAST32_TYPE__=int {__UINT_LEAST16_TYPE__=short unsigned int} unix __INT16_MAX__=32767 __i386__ __UINT64_MAX__=18446744073709551615ULL {__INT8_TYPE__=signed char} __ELF__ __FLT_RADIX__=2 {__INT_LEAST16_TYPE__=short int} __LDBL_EPSILON__=1.08420217248550443401e-19L {__UINTMAX_C(c)=c ## ULL} __k8 __SIG_ATOMIC_MAX__=2147483647 __GCC_ATOMIC_WCHAR_T_LOCK_FREE=2 __SIZEOF_PTRDIFF_T__=4 __DEC32_SUBNORMAL_MIN__=0.000001E-95DF __INT_FAST16_MAX__=2147483647 __UINT_FAST32_MAX__=4294967295U {__UINT_LEAST64_TYPE__=long long unsigned int} __FLT_HAS_QUIET_NAN__ __FLT_MAX_10_EXP__=38 __LONG_MAX__=2147483647L __DEC128_SUBNORMAL_MIN__=0.000000000000000000000000000000001E-6143DL __FLT_HAS_INFINITY__ {__UINT_FAST16_TYPE__=unsigned int} __DEC64_MAX__=9.999999999999999E384DD __PRAGMA_REDEFINE_EXTNAME __INT_LEAST16_MAX__=32767 __DEC64_MANT_DIG__=16 __UINT_LEAST32_MAX__=4294967295U __GCC_ATOMIC_LONG_LOCK_FREE=2 {__INT_LEAST64_TYPE__=long long int} {__INT16_TYPE__=short int} {__INT_LEAST8_TYPE__=signed char} __DEC32_MAX_EXP__=97 __INT_FAST8_MAX__=127 __INTPTR_MAX__=2147483647 linux __SSE2__ __EXCEPTIONS __LDBL_MANT_DIG__=64 __DBL_HAS_QUIET_NAN__ {__SIG_ATOMIC_MIN__=(-__SIG_ATOMIC_MAX__ - 1)} __k8__ __INTPTR_TYPE__=int {__UINT16_TYPE__=short unsigned int} __SIZEOF_FLOAT__=4 __UINTPTR_MAX__=4294967295U __DEC64_MIN_EXP__=(-382) __INT_FAST64_MAX__=9223372036854775807LL __GCC_ATOMIC_TEST_AND_SET_TRUEVAL __FLT_DIG__=6 {__UINT_FAST64_TYPE__=long long unsigned int} __INT_MAX__=2147483647 {__INT64_TYPE__=long long int} __FLT_MAX_EXP__=128 __DBL_MANT_DIG__=53 __INT_LEAST64_MAX__=9223372036854775807LL __DEC64_MIN__=1E-383DD {__WINT_TYPE__=unsigned int} {__UINT_LEAST32_TYPE__=unsigned int} __SIZEOF_SHORT__=2 __SSE__ __LDBL_MIN_EXP__=(-16381) __INT_LEAST8_MAX__=127 __LDBL_MAX_10_EXP__=4932 __ATOMIC_RELAXED=0 __DBL_EPSILON__=double(2.22044604925031308085e-16L) __UINT8_C(c)=c __INT_LEAST32_TYPE__=int __SIZEOF_WCHAR_T__=4 {__UINT64_TYPE__=long long unsigned int} {__INT_FAST8_TYPE__=signed char} __DBL_DECIMAL_DIG__=17 __FXSR__ __DEC_EVAL_METHOD__=2 __ORDER_BIG_ENDIAN__=4321 {__UINT32_C(c)=c ## U} __INTMAX_MAX__=9223372036854775807LL __BYTE_ORDER__=__ORDER_LITTLE_ENDIAN__ __FLT_DENORM_MIN__=1.40129846432481707092e-45F __INT8_MAX__=127 {__UINT_FAST32_TYPE__=unsigned int} {__CHAR32_TYPE__=unsigned int} __FLT_MAX__=3.40282346638528859812e+38F __INT32_TYPE__=int __SIZEOF_DOUBLE__=8 {__INTMAX_TYPE__=long long int} i386 __DEC128_MAX_EXP__=6145 __ATOMIC_CONSUME __GNUC_MINOR__=9 __UINTMAX_MAX__=18446744073709551615ULL __DEC32_MANT_DIG__=7 __DBL_MAX_10_EXP__=308 __LDBL_DENORM_MIN__=3.64519953188247460253e-4951L __INT16_C(c)=c __STDC__ __PTRDIFF_TYPE__=int __ATOMIC_SEQ_CST=5 {__UINT32_TYPE__=unsigned int} {__UINTPTR_TYPE__=unsigned int} __DEC64_SUBNORMAL_MIN__=0.000000000000001E-383DD __DEC128_MANT_DIG__=34 __LDBL_MIN_10_EXP__=(-4931) __SIZEOF_LONG_LONG__=8 __GCC_ATOMIC_LLONG_LOCK_FREE=2 __LDBL_DIG__=18 __FLT_DECIMAL_DIG__=9 __UINT_FAST16_MAX__=4294967295U __GNUC_GNU_INLINE__ __GCC_ATOMIC_SHORT_LOCK_FREE=2 {__UINT_FAST8_TYPE__=unsigned char} _GNU_SOURCE __ATOMIC_ACQ_REL=4 __ATOMIC_RELEASE=3} /Input/CompilerSettings/SearchPath {/opt/mentorgraphics/Catapult_10.5c/Mgc_home/shared/include /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/dcs_gcc/gcc-4.9.2/lib/gcc/x86_64-linux-gnu/4.9.2/../../../../include/c++/4.9.2 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/dcs_gcc/gcc-4.9.2/lib/gcc/x86_64-linux-gnu/4.9.2/../../../../include/c++/4.9.2/x86_64-linux-gnu/32 /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/dcs_gcc/gcc-4.9.2/lib/gcc/x86_64-linux-gnu/4.9.2/../../../../include/c++/4.9.2/backward /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/dcs_gcc/gcc-4.9.2/lib/gcc/x86_64-linux-gnu/4.9.2/include /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/dcs_gcc/gcc-4.9.2/lib/gcc/x86_64-linux-gnu/4.9.2/include-fixed /usr/local/include /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/dcs_gcc/gcc-4.9.2/lib/gcc/../../include /usr/include} /Input/CompilerSettings/LibPaths {}
solution file add ./fir_filter3.c -type C++
/INPUTFILES/2
10.4.1
/INPUTFILES/1
solution file add ./fir_filter2.c -type C++
directive set -PROTOTYPING_ENGINE oasys
/INPUTFILES/4
directive set -DESIGN_GOAL area
/PROTOTYPING_ENGINE oasys
/INPUTFILES/3
solution file add ./fir_filter_tb2.c -type C++ -exclude true 
solution file add ./fir_filter2.h -type C++
directive set -REGISTER_THRESHOLD 256
/MERGEABLE true
directive set -MEM_MAP_THRESHOLD 32
/REGISTER_THRESHOLD 256
directive set -SPECULATE true
/DESIGN_GOAL area
directive set -MERGEABLE true
/SPECULATE true
directive set -FSM_BINARY_ENCODING_THRESHOLD 64
/FSM_ENCODING none
directive set -REG_MAX_FANOUT 0
/FSM_BINARY_ENCODING_THRESHOLD 64
directive set -LOGIC_OPT false
/MEM_MAP_THRESHOLD 32
directive set -FSM_ENCODING none
/LOGIC_OPT false
directive set -REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
/SAFE_FSM false
directive set -ASSIGN_OVERHEAD 0
/REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
directive set -NO_X_ASSIGNMENTS true
/REG_MAX_FANOUT 0
directive set -SAFE_FSM false
/NO_X_ASSIGNMENTS true
directive set -UNROLL no
/REALLOC true
directive set -IO_MODE super
/UNROLL no
directive set -MUXPATH true
/ASSIGN_OVERHEAD 0
directive set -REALLOC true
/MUXPATH true
directive set -REGISTER_IDLE_SIGNAL false
/ARRAY_SIZE 1024
directive set -IDLE_SIGNAL {}
/REGISTER_IDLE_SIGNAL false
directive set -CHAN_IO_PROTOCOL use_library
/IO_MODE super
directive set -ARRAY_SIZE 1024
/CHAN_IO_PROTOCOL use_library
directive set -DONE_FLAG {}
/TRANSACTION_DONE_SIGNAL true
directive set -READY_FLAG {}
/DONE_FLAG {}
directive set -STALL_FLAG false
/IDLE_SIGNAL {}
directive set -TRANSACTION_DONE_SIGNAL true
/STALL_FLAG false
directive set -CLOCK_OVERHEAD 20.000000
/RESET_CLEARS_ALL_REGS use_library
directive set -OPT_CONST_MULTS 0
/CLOCK_OVERHEAD 20.000000
directive set -START_FLAG {}
/READY_FLAG {}
directive set -RESET_CLEARS_ALL_REGS use_library
/START_FLAG {}
/PROTOTYPE_ROM true
directive set -PROTOTYPE_ROM true
/ROM_THRESHOLD 64
directive set -ROM_THRESHOLD 64
/OPT_CONST_MULTS simple_one_adder
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)
/CHARACTERIZE_ROM false
directive set -CHARACTERIZE_ROM false
/CLUSTER_OPT_CONSTANT_INPUTS true
directive set -CLUSTER_OPT_CONSTANT_INPUTS true
/CLUSTER_RTL_SYN false
directive set -CLUSTER_RTL_SYN false
/CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
directive set -CLUSTER_ADDTREE_IN_WIDTH_THRESHOLD 0
/CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
directive set -CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
/PIPELINE_RAMP_UP true
directive set -PIPELINE_RAMP_UP true
solution design set fir2 -top
go new
/CLUSTER_FAST_MODE false
directive set -CLUSTER_FAST_MODE false
/CLUSTER_TYPE combinational
directive set -CLUSTER_TYPE combinational
go analyze
/DSP_EXTRACTION yes
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
directive set -REGISTER_SHARING_LIMIT 1
solution design set fir2 -top (HC-8)
directive set DSP_EXTRACTION yes
/REGISTER_SHARING_LIMIT 1
Source file analysis completed (CIN-68)
Moving session transcript to file "/home/dss545/small_projects/fir_filter/fir_filter/catapult.log"
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.h /home/dss545/small_projects/fir_filter/fir_filter/fir_filter3.c /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.c (CIN-69)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'fir2.v1': elapsed time 1.08 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
Optimizing block '/fir2' ... (CIN-4)
Inlining routine 'fir2' (CIN-14)
Loop '/fir2/core/for' iterated at most 10 times. (LOOP-2)
Design 'fir2' was read (SOL-1)
Generating synthesis internal form... (CIN-3)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Starting transformation 'compile' on solution 'fir2.v1' (SOL-8)
Synthesizing routine 'fir2' (CIN-13)
Found top design routine 'fir2' specified by directive (CIN-52)
# Info: CDesignChecker Shell script written to '/home/dss545/small_projects/fir_filter/fir_filter/auto_fir_filter2/fir2.v1/CDesignChecker/design_checker.sh'
go libraries
solution library add nangate-45nm_beh -- -rtlsyntool RTLCompiler -vendor Nangate -technology 045nm

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'fir2.v1': elapsed time 1.00 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Info: Starting transformation 'libraries' on solution 'fir2.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)

# Messages from "go assembly"

# Info: Completed transformation 'assembly' on solution 'fir2.v1': elapsed time 0.10 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
/CLOCKS {clk {-CLOCK_PERIOD 1.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 0.5 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 1.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 0.5 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'fir2.v1' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 29, Real ops = 9, Vars = 12 (SOL-21)
# Info: Completed transformation 'loops' on solution 'fir2.v1': elapsed time 0.04 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
# Info: Starting transformation 'loops' on solution 'fir2.v1' (SOL-8)
go architect
Loop '/fir2/core/main' is left rolled. (LOOP-4)
Loop '/fir2/core/for' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 99, Real ops = 45, Vars = 26 (SOL-21)
# Info: Completed transformation 'memories' on solution 'fir2.v1': elapsed time 0.42 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
I/O-Port Resource '/fir2/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
I/O-Port Resource '/fir2/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# Info: Starting transformation 'memories' on solution 'fir2.v1' (SOL-8)
# Info: Design complexity at end of 'cluster': Total ops = 99, Real ops = 45, Vars = 28 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'fir2.v1': elapsed time 0.37 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
Module for the CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' has been successfully synthesized (CLUSTER-9)
Reading solution library '/home/dss545/.catapult/Cache/10_5c_896140/Cluster/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
Reading solution library '/home/dss545/.catapult/Cache/10_5c_896140/Cluster/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
# Info: Starting transformation 'cluster' on solution 'fir2.v1' (SOL-8)
Module for the CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' has been successfully synthesized (CLUSTER-9)
Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/auto_fir_filter2/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/auto_fir_filter2/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
Module 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' (CLUSTER-8)
Module 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' (CLUSTER-8)
# Info: Completed transformation 'architect' on solution 'fir2.v1': elapsed time 0.16 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
# Warning: Extrapolation detected. Script '/home/dss545/small_projects/fir_filter/fir_filter/auto_fir_filter2/fir2.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Design complexity at end of 'architect': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Starting transformation 'architect' on solution 'fir2.v1' (SOL-8)
Design 'fir2' contains '46' real operations. (SOL-11)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'fir2.v1': elapsed time 0.43 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
Prescheduled SEQUENTIAL '/fir2/core' (total length 34 c-steps) (SCHD-8)
# Info: Final schedule of SEQUENTIAL '/fir2/core': Latency = 33, Area (Datapath, Register, Total) = 3291.33, 4577.25, 7868.58 (CRAAS-12)
At least one feasible schedule exists. (CRAAS-9)
Prescheduled LOOP '/fir2/core/for' (3 c-steps) (SCHD-7)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/fir2/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/fir2/core/main' (4 c-steps) (SCHD-7)
# Info: Starting transformation 'allocate' on solution 'fir2.v1' (SOL-8)
go allocate
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/fir2/core' (CRAAS-1)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Initial schedule of SEQUENTIAL '/fir2/core': Latency = 33, Area (Datapath, Register, Total) = 4924.16, 4577.25, 9501.41 (CRAAS-11)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 200, Real ops = 46, Vars = 60 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'fir2.v1': elapsed time 1.46 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
Report written to file 'cycle.rpt'
Global signal 'return:rsc.dat' added to design 'fir2' for component 'return:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'fir2.v1' (SOL-8)
Global signal 'x:rsc.dat' added to design 'fir2' for component 'x:rsci' (LIB-3)
go extract
Global signal 'return:rsc.triosy.lz' added to design 'fir2' for component 'return:rsc.triosy:obj' (LIB-3)
Performing concurrent resource allocation and scheduling on '/fir2/core' (CRAAS-1)
Global signal 'x:rsc.triosy.lz' added to design 'fir2' for component 'x:rsc.triosy:obj' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 211, Real ops = 112, Vars = 73 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'fir2.v1': elapsed time 0.84 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'fir2.v1' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 212, Real ops = 105, Vars = 196 (SOL-21)
# Info: Completed transformation 'instance' on solution 'fir2.v1': elapsed time 1.11 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'fir2.v1' (SOL-8)
# Info: Completed transformation 'extract' on solution 'fir2.v1': elapsed time 6.01 seconds, memory usage 1243120kB, peak memory usage 1243120kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 207, Real ops = 107, Vars = 72 (SOL-21)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
generate concat
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.vhdl_order.txt
Generating scverify_top.cpp ()
Netlist written to file 'rtl.vhdl' (NET-4)
Netlist written to file 'rtl.v' (NET-4)
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
order file name is: rtl.v_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: ./rtl.v
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
order file name is: rtl.v_order_sim.txt
Report written to file 'rtl.rpt'
Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/auto_fir_filter2/fir2.v1/concat_rtl.v
Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/auto_fir_filter2/fir2.v1/concat_rtl.vhdl
Add dependent file: ./rtl.vhdl
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Info: Starting transformation 'extract' on solution 'fir2.v1' (SOL-8)
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/auto_fir_filter2/fir2.v1/concat_sim_rtl.v
Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/auto_fir_filter2/fir2.v1/concat_sim_rtl.vhdl
Add dependent file: ./rtl.vhdl
Generating SCVerify testbench files
