// Seed: 140827423
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    inout tri id_0,
    input tri0 id_1,
    output uwire id_2,
    output supply0 id_3,
    input wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri id_8,
    output tri1 id_9,
    output tri1 id_10,
    input supply1 id_11,
    output wor id_12,
    input uwire id_13
    , id_18,
    input tri1 id_14,
    input tri id_15,
    input wor id_16
);
  wire id_19;
  module_0(
      id_19, id_19, id_19, id_18, id_18
  );
endmodule
