{
  "name": "fpga.md",
  "path": "docs/seq-lsi/fpga.md",
  "relative_path": "docs/seq-lsi/fpga.md",
  "layout": "circuitverse",
  "title": "FPGA",
  "nav_order": "l0s001",
  "cvib_level": "basic",
  "parent": "Sequential LSI",
  "has_children": false,
  "content": "<h1 class=\"no_toc\" id=\"field-programmable-gate-arrays\">Field-Programmable Gate Arrays</h1>\n\n<h2 class=\"no_toc text-delta\" id=\"table-of-contents\">Table of contents</h2>\n\n<ol id=\"markdown-toc\">\n  <li><a href=\"#introduction\" id=\"markdown-toc-introduction\">Introduction</a></li>\n  <li><a href=\"#interactive-fpga-example\" id=\"markdown-toc-interactive-fpga-example\">Interactive FPGA example</a></li>\n</ol>\n\n<h2 id=\"introduction\">Introduction</h2>\n\n<p>In 1985, a new programmable hardware architecture evolved from the PLDs , the <em>Field Programmable Gate Array</em> (FPGA) developed by Xilix Inc. See the IEEE Chip Hall of Fame entry on the <a href=\"https://spectrum.ieee.org/tech-history/silicon-revolution/chip-hall-of-fame-xilinx-xc2064-fpga\">Xilinx XC2064 FPGA</a> for some history about it.</p>\n\n<p>An FPGA chip contains several <em>logic cells</em> which can be arbitrarily interconnected according to the programmed configuration.</p>\n\n<p>Each logic cell holds a combinational element called Look-Up Table (LUT) and a D Flip-flop sequential element whose input is the LUT’s output. The output of the logic cell can be either the LUT output or the D Flip-Flop output, which can be selected by means of a MUX.</p>\n\n<p>By selecting the direct LUT output the cell acts as a “pure” combinational element. Otherwise, the cell acts as a synchronous sequential element.</p>\n\n<p>The LUT usually has a few input bits (3 to 6 bits) and 1 bit output. It is usually implemented using a MUX to select the programmed output for a specific input combination.</p>\n\n<p>FPGA also implement <em>input-output cells</em> (IO-cell) which also have a D Flip-flop which help synchronisation from</p>\n\n<p>Check the interactive circuit below for examples of the logic-cell, the LUT and the IO-cell.</p>\n\n<p>FPGAs allow a complex circuit design to be programmed and re-programmed on a single integrated circuit, much like programming a microprocessor, but provides a similar performance as if the circuit had been implemented with actual discrete components, unlike microprocessors which are several orders of magnitude slower than the equivalent FSM implemented using digital logic discrete components. In general, FSM designs implemented in FPGA are faster and use less power than the same FSM implemented in a microprocessor. However, the design process might be a bit harder since it requires the skills to design logic circuits and not just software programming skills.</p>\n\n<p>The hardware configuration or programming is usually described using standardised languages known as <em>hardware description languages</em> or HDL. Two of the most common languages are Verilog and VHDL.</p>\n\n<p>More information about FPGA can be found in the website <a href=\"https://www.fpga4fun.com/FPGAinfo1.html\">fpga4fun.com</a> by Jean P. Nicolle.</p>\n\n<p>FPGA are so versatile than even full microprocessors can be implemented in them, although it might not be as cost effective as using microprocessor integrated circuits.</p>\n\n<h2 id=\"interactive-fpga-example\">Interactive FPGA example</h2>\n\n<iframe width=\"100%\" height=\"400px\" src=\"https://circuitverse.org/simulator/embed/fpga\" id=\"projectPreview\" scrolling=\"no\" webkitallowfullscreen=\"\" mozallowfullscreen=\"\" allowfullscreen=\"\">\n</iframe>\n\n<ol class=\"quiz\">\n  <li>Configurable Logic Blocks are surrounded by a system of programmable interconnects is known as\n    <ol>\n      <li>fabric\n        <ul>\n          <li>chips</li>\n          <li>flip-flop</li>\n          <li>finite</li>\n        </ul>\n      </li>\n    </ol>\n  </li>\n  <li>What is the function of D flip flop in FPGA ?\n    <ol>\n      <li>Store output\n        <ul>\n          <li>Store input</li>\n          <li>Display output</li>\n          <li>None</li>\n        </ul>\n      </li>\n    </ol>\n  </li>\n  <li>FPGA was invented by <code class=\"language-plaintext highlighter-rouge\">__________</code> ?\n    <ol>\n      <li>Xilinx\n        <ul>\n          <li>Altera</li>\n          <li>Actel</li>\n          <li>Lattice</li>\n        </ul>\n      </li>\n    </ol>\n  </li>\n  <li>FPGAs are <code class=\"language-plaintext highlighter-rouge\">__________</code> devices.\n    <ol>\n      <li>Fine-grain\n        <ul>\n          <li>Coarse-grain</li>\n          <li>Rely-grain</li>\n          <li>None</li>\n        </ul>\n      </li>\n    </ol>\n  </li>\n</ol>\n",
  "dir": "/docs/seq-lsi/",
  "excerpt": null,
  "url": "/docs/seq-lsi/fpga.html",
  "raw_content": "# Field-Programmable Gate Arrays\n{: .no_toc}\n\n\n## Table of contents\n{: .no_toc .text-delta}\n\n1. TOC\n{:toc}\n\n\n## Introduction\n\nIn 1985, a new programmable hardware architecture evolved from the PLDs {% comment %}[PLDs]({% link docs/comb-lsi/plds.md %}){% endcomment %}, the *Field Programmable Gate Array* (FPGA) developed by Xilix Inc. See the IEEE Chip Hall of Fame entry on the [Xilinx XC2064 FPGA](https://spectrum.ieee.org/tech-history/silicon-revolution/chip-hall-of-fame-xilinx-xc2064-fpga) for some history about it.\n\nAn FPGA chip contains several *logic cells* which can be arbitrarily interconnected according to the programmed configuration.\n\nEach logic cell holds a combinational element called Look-Up Table (LUT) and a D Flip-flop sequential element whose input is the LUT's output. The output of the logic cell can be either the LUT output or the D Flip-Flop output, which can be selected by means of a MUX.\n\nBy selecting the direct LUT output the cell acts as a \"pure\" combinational element. Otherwise, the cell acts as a synchronous sequential element.\n\nThe LUT usually has a few input bits (3 to 6 bits) and 1 bit output. It is usually implemented using a MUX to select the programmed output for a specific input combination.\n\nFPGA also implement *input-output cells* (IO-cell) which also have a D Flip-flop which help synchronisation from\n\nCheck the interactive circuit below for examples of the logic-cell, the LUT and the IO-cell.\n\nFPGAs allow a complex circuit design to be programmed and re-programmed on a single integrated circuit, much like programming a microprocessor, but provides a similar performance as if the circuit had been implemented with actual discrete components, unlike microprocessors which are several orders of magnitude slower than the equivalent FSM implemented using digital logic discrete components. In general, FSM designs implemented in FPGA are faster and use less power than the same FSM implemented in a microprocessor. However, the design process might be a bit harder since it requires the skills to design logic circuits and not just software programming skills.\n\nThe hardware configuration or programming is usually described using standardised languages known as *hardware description languages* or HDL. Two of the most common languages are Verilog and VHDL.\n\nMore information about FPGA can be found in the website [fpga4fun.com](https://www.fpga4fun.com/FPGAinfo1.html) by Jean P. Nicolle.\n\nFPGA are so versatile than even full microprocessors can be implemented in them, although it might not be as cost effective as using microprocessor integrated circuits.\n\n\n## Interactive FPGA example\n\n<iframe width=\"100%\" height=\"400px\" \n\tsrc=\"https://circuitverse.org/simulator/embed/fpga\" \n\tid=\"projectPreview\" scrolling=\"no\"\n\twebkitAllowFullScreen mozAllowFullScreen allowFullScreen>\n</iframe>\n\n{:.quiz}\n\n1. Configurable Logic Blocks are surrounded by a system of programmable interconnects is known as\n   1. fabric\n   * chips\n   * flip-flop\n   * finite \n2. What is the function of D flip flop in FPGA ?\n   1. Store output\n   * Store input\n   * Display output\n   * None\n3. FPGA was invented by `__________` ?\n   1. Xilinx\n   * Altera\n   * Actel\n   * Lattice   \n4. FPGAs are `__________` devices.\n   1. Fine-grain\n   * Coarse-grain\n   * Rely-grain\n   * None \n",
  "front_matter": {
    "layout": "circuitverse",
    "title": "FPGA",
    "nav_order": "l0s001",
    "cvib_level": "basic",
    "parent": "Sequential LSI",
    "has_children": false
  },
  "front_matter_defaults": {
  },
  "http_url": "https://learn.circuitverse.org/docs/seq-lsi/fpga.html",
  "api_url": "https://learn.circuitverse.org/_api/pages/docs/seq-lsi/fpga.md"
}