
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v' to AST representation.
Generating RTLIL representation for module `\lstm_gate_18_10_32_1'.
Generating RTLIL representation for module `\shift_register_group_18_32_10'.
Generating RTLIL representation for module `\elementwise_add_core_18_18_32'.
Generating RTLIL representation for module `\elementwise_mult_core_18_18_10_32_1'.
Generating RTLIL representation for module `\shift_register_unit_18_18'.
Generating RTLIL representation for module `\sigmoid_core_18_18_10_32_1'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_18_1'.
Generating RTLIL representation for module `\fp_rounding_unit_1_37_10'.
Generating RTLIL representation for module `\abs_unit_18'.
Generating RTLIL representation for module `\dsp_signed_mac_18_13_23_32'.
Generating RTLIL representation for module `\fp_rounding_unit_1_32_11'.
Generating RTLIL representation for module `\shift_register_unit_1_3'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: shift_register_unit_1_3
root of   0 design levels: fp_rounding_unit_1_32_11
root of   0 design levels: dsp_signed_mac_18_13_23_32
root of   0 design levels: abs_unit_18         
root of   0 design levels: fp_rounding_unit_1_37_10
root of   0 design levels: dsp_signed_mult_18x18_unit_18_18_1
root of   1 design levels: sigmoid_core_18_18_10_32_1
root of   0 design levels: shift_register_unit_18_18
root of   1 design levels: elementwise_mult_core_18_18_10_32_1
root of   0 design levels: elementwise_add_core_18_18_32
root of   1 design levels: shift_register_group_18_32_10
root of   2 design levels: lstm_gate_18_10_32_1
Automatically selected lstm_gate_18_10_32_1 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \lstm_gate_18_10_32_1
Used module:     \sigmoid_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_32_11
Used module:         \abs_unit_18
Used module:         \shift_register_unit_1_3
Used module:         \dsp_signed_mac_18_13_23_32
Used module:     \elementwise_add_core_18_18_32
Used module:     \shift_register_group_18_32_10
Used module:         \shift_register_unit_18_18
Used module:     \elementwise_mult_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1

2.3. Analyzing design hierarchy..
Top module:  \lstm_gate_18_10_32_1
Used module:     \sigmoid_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_32_11
Used module:         \abs_unit_18
Used module:         \shift_register_unit_1_3
Used module:         \dsp_signed_mac_18_13_23_32
Used module:     \elementwise_add_core_18_18_32
Used module:     \shift_register_group_18_32_10
Used module:         \shift_register_unit_18_18
Used module:     \elementwise_mult_core_18_18_10_32_1
Used module:         \fp_rounding_unit_1_37_10
Used module:         \dsp_signed_mult_18x18_unit_18_18_1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3668$104 in module shift_register_unit_1_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3633$100 in module fp_rounding_unit_1_32_11.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3623$99 in module fp_rounding_unit_1_32_11.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3593$98 in module dsp_signed_mac_18_13_23_32.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3577$95 in module dsp_signed_mac_18_13_23_32.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3548$94 in module abs_unit_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3539$91 in module abs_unit_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3501$87 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3491$86 in module fp_rounding_unit_1_37_10.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3460$85 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3439$82 in module dsp_signed_mult_18x18_unit_18_18_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3397$79 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3390$77 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3339$74 in module sigmoid_core_18_18_10_32_1.
Marked 32 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3237$41 in module sigmoid_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38 in module shift_register_unit_18_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36 in module elementwise_mult_core_18_18_10_32_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2 in module elementwise_add_core_18_18_32.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 69 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3668$104'.
     1/3: $0\shift_registers_2[0:0]
     2/3: $0\shift_registers_1[0:0]
     3/3: $0\shift_registers_0[0:0]
Creating decoders for process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3633$100'.
     1/6: $0\out_reg[31:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[31:0]
     6/6: $0\floor[31:0]
Creating decoders for process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3623$99'.
     1/1: $1\rounded_result[31:0]
Creating decoders for process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3593$98'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3577$95'.
     1/4: $0\reg_res[31:0]
     2/4: $0\reg_az[22:0]
     3/4: $0\reg_ay[12:0]
     4/4: $0\reg_ax[17:0]
Creating decoders for process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3548$94'.
     1/2: $0\out_reg[17:0]
     2/2: $0\valid_reg[0:0]
Creating decoders for process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3539$91'.
     1/1: $1\abs_result[17:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3501$87'.
     1/6: $0\out_reg[36:0]
     2/6: $0\valid_reg[0:0]
     3/6: $0\floor_ceil_valid[0:0]
     4/6: $0\is_ceil[0:0]
     5/6: $0\ceil[36:0]
     6/6: $0\floor[36:0]
Creating decoders for process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3491$86'.
     1/1: $1\rounded_result[36:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3460$85'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3439$82'.
     1/6: $0\reg_resb[36:0]
     2/6: $0\reg_resa[36:0]
     3/6: $0\reg_by[17:0]
     4/6: $0\reg_bx[17:0]
     5/6: $0\reg_ay[17:0]
     6/6: $0\reg_ax[17:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3397$79'.
     1/5: $0\is_x_negative[0:0]
     2/5: $0\valid_y[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\y[17:0]
     5/5: $0\x[17:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3390$77'.
     1/1: $1\y_compute[31:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3339$74'.
     1/3: $0\mac_az[22:0]
     2/3: $0\mac_ay[12:0]
     3/3: $0\use_boundary_value[0:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3237$41'.
     1/2: $0\selected_b[12:0]
     2/2: $0\selected_k[12:0]
Creating decoders for process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
Creating decoders for process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
     1/18: $0\shift_registers_17[17:0]
     2/18: $0\shift_registers_16[17:0]
     3/18: $0\shift_registers_15[17:0]
     4/18: $0\shift_registers_14[17:0]
     5/18: $0\shift_registers_13[17:0]
     6/18: $0\shift_registers_12[17:0]
     7/18: $0\shift_registers_11[17:0]
     8/18: $0\shift_registers_10[17:0]
     9/18: $0\shift_registers_9[17:0]
    10/18: $0\shift_registers_8[17:0]
    11/18: $0\shift_registers_7[17:0]
    12/18: $0\shift_registers_6[17:0]
    13/18: $0\shift_registers_5[17:0]
    14/18: $0\shift_registers_4[17:0]
    15/18: $0\shift_registers_3[17:0]
    16/18: $0\shift_registers_2[17:0]
    17/18: $0\shift_registers_1[17:0]
    18/18: $0\shift_registers_0[17:0]
Creating decoders for process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
     1/65: $0\valid_A_B[0:0]
     2/65: $0\reg_B_31[17:0]
     3/65: $0\reg_A_31[17:0]
     4/65: $0\reg_B_30[17:0]
     5/65: $0\reg_A_30[17:0]
     6/65: $0\reg_B_29[17:0]
     7/65: $0\reg_A_29[17:0]
     8/65: $0\reg_B_28[17:0]
     9/65: $0\reg_A_28[17:0]
    10/65: $0\reg_B_27[17:0]
    11/65: $0\reg_A_27[17:0]
    12/65: $0\reg_B_26[17:0]
    13/65: $0\reg_A_26[17:0]
    14/65: $0\reg_B_25[17:0]
    15/65: $0\reg_A_25[17:0]
    16/65: $0\reg_B_24[17:0]
    17/65: $0\reg_A_24[17:0]
    18/65: $0\reg_B_23[17:0]
    19/65: $0\reg_A_23[17:0]
    20/65: $0\reg_B_22[17:0]
    21/65: $0\reg_A_22[17:0]
    22/65: $0\reg_B_21[17:0]
    23/65: $0\reg_A_21[17:0]
    24/65: $0\reg_B_20[17:0]
    25/65: $0\reg_A_20[17:0]
    26/65: $0\reg_B_19[17:0]
    27/65: $0\reg_A_19[17:0]
    28/65: $0\reg_B_18[17:0]
    29/65: $0\reg_A_18[17:0]
    30/65: $0\reg_B_17[17:0]
    31/65: $0\reg_A_17[17:0]
    32/65: $0\reg_B_16[17:0]
    33/65: $0\reg_A_16[17:0]
    34/65: $0\reg_B_15[17:0]
    35/65: $0\reg_A_15[17:0]
    36/65: $0\reg_B_14[17:0]
    37/65: $0\reg_A_14[17:0]
    38/65: $0\reg_B_13[17:0]
    39/65: $0\reg_A_13[17:0]
    40/65: $0\reg_B_12[17:0]
    41/65: $0\reg_A_12[17:0]
    42/65: $0\reg_B_11[17:0]
    43/65: $0\reg_A_11[17:0]
    44/65: $0\reg_B_10[17:0]
    45/65: $0\reg_A_10[17:0]
    46/65: $0\reg_B_9[17:0]
    47/65: $0\reg_A_9[17:0]
    48/65: $0\reg_B_8[17:0]
    49/65: $0\reg_A_8[17:0]
    50/65: $0\reg_B_7[17:0]
    51/65: $0\reg_A_7[17:0]
    52/65: $0\reg_B_6[17:0]
    53/65: $0\reg_A_6[17:0]
    54/65: $0\reg_B_5[17:0]
    55/65: $0\reg_A_5[17:0]
    56/65: $0\reg_B_4[17:0]
    57/65: $0\reg_A_4[17:0]
    58/65: $0\reg_B_3[17:0]
    59/65: $0\reg_A_3[17:0]
    60/65: $0\reg_B_2[17:0]
    61/65: $0\reg_A_2[17:0]
    62/65: $0\reg_B_1[17:0]
    63/65: $0\reg_A_1[17:0]
    64/65: $0\reg_B_0[17:0]
    65/65: $0\reg_A_0[17:0]
Creating decoders for process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
     1/98: $0\valid_C[0:0]
     2/98: $0\valid_A_B[0:0]
     3/98: $0\reg_C_31[17:0]
     4/98: $0\reg_B_31[17:0]
     5/98: $0\reg_A_31[17:0]
     6/98: $0\reg_C_30[17:0]
     7/98: $0\reg_B_30[17:0]
     8/98: $0\reg_A_30[17:0]
     9/98: $0\reg_C_29[17:0]
    10/98: $0\reg_B_29[17:0]
    11/98: $0\reg_A_29[17:0]
    12/98: $0\reg_C_28[17:0]
    13/98: $0\reg_B_28[17:0]
    14/98: $0\reg_A_28[17:0]
    15/98: $0\reg_C_27[17:0]
    16/98: $0\reg_B_27[17:0]
    17/98: $0\reg_A_27[17:0]
    18/98: $0\reg_C_26[17:0]
    19/98: $0\reg_B_26[17:0]
    20/98: $0\reg_A_26[17:0]
    21/98: $0\reg_C_25[17:0]
    22/98: $0\reg_B_25[17:0]
    23/98: $0\reg_A_25[17:0]
    24/98: $0\reg_C_24[17:0]
    25/98: $0\reg_B_24[17:0]
    26/98: $0\reg_A_24[17:0]
    27/98: $0\reg_C_23[17:0]
    28/98: $0\reg_B_23[17:0]
    29/98: $0\reg_A_23[17:0]
    30/98: $0\reg_C_22[17:0]
    31/98: $0\reg_B_22[17:0]
    32/98: $0\reg_A_22[17:0]
    33/98: $0\reg_C_21[17:0]
    34/98: $0\reg_B_21[17:0]
    35/98: $0\reg_A_21[17:0]
    36/98: $0\reg_C_20[17:0]
    37/98: $0\reg_B_20[17:0]
    38/98: $0\reg_A_20[17:0]
    39/98: $0\reg_C_19[17:0]
    40/98: $0\reg_B_19[17:0]
    41/98: $0\reg_A_19[17:0]
    42/98: $0\reg_C_18[17:0]
    43/98: $0\reg_B_18[17:0]
    44/98: $0\reg_A_18[17:0]
    45/98: $0\reg_C_17[17:0]
    46/98: $0\reg_B_17[17:0]
    47/98: $0\reg_A_17[17:0]
    48/98: $0\reg_C_16[17:0]
    49/98: $0\reg_B_16[17:0]
    50/98: $0\reg_A_16[17:0]
    51/98: $0\reg_C_15[17:0]
    52/98: $0\reg_B_15[17:0]
    53/98: $0\reg_A_15[17:0]
    54/98: $0\reg_C_14[17:0]
    55/98: $0\reg_B_14[17:0]
    56/98: $0\reg_A_14[17:0]
    57/98: $0\reg_C_13[17:0]
    58/98: $0\reg_B_13[17:0]
    59/98: $0\reg_A_13[17:0]
    60/98: $0\reg_C_12[17:0]
    61/98: $0\reg_B_12[17:0]
    62/98: $0\reg_A_12[17:0]
    63/98: $0\reg_C_11[17:0]
    64/98: $0\reg_B_11[17:0]
    65/98: $0\reg_A_11[17:0]
    66/98: $0\reg_C_10[17:0]
    67/98: $0\reg_B_10[17:0]
    68/98: $0\reg_A_10[17:0]
    69/98: $0\reg_C_9[17:0]
    70/98: $0\reg_B_9[17:0]
    71/98: $0\reg_A_9[17:0]
    72/98: $0\reg_C_8[17:0]
    73/98: $0\reg_B_8[17:0]
    74/98: $0\reg_A_8[17:0]
    75/98: $0\reg_C_7[17:0]
    76/98: $0\reg_B_7[17:0]
    77/98: $0\reg_A_7[17:0]
    78/98: $0\reg_C_6[17:0]
    79/98: $0\reg_B_6[17:0]
    80/98: $0\reg_A_6[17:0]
    81/98: $0\reg_C_5[17:0]
    82/98: $0\reg_B_5[17:0]
    83/98: $0\reg_A_5[17:0]
    84/98: $0\reg_C_4[17:0]
    85/98: $0\reg_B_4[17:0]
    86/98: $0\reg_A_4[17:0]
    87/98: $0\reg_C_3[17:0]
    88/98: $0\reg_B_3[17:0]
    89/98: $0\reg_A_3[17:0]
    90/98: $0\reg_C_2[17:0]
    91/98: $0\reg_B_2[17:0]
    92/98: $0\reg_A_2[17:0]
    93/98: $0\reg_C_1[17:0]
    94/98: $0\reg_B_1[17:0]
    95/98: $0\reg_A_1[17:0]
    96/98: $0\reg_C_0[17:0]
    97/98: $0\reg_B_0[17:0]
    98/98: $0\reg_A_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp_rounding_unit_1_32_11.\rounded_result' from process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3623$99'.
No latch inferred for signal `\abs_unit_18.\abs_result' from process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3539$91'.
No latch inferred for signal `\fp_rounding_unit_1_37_10.\rounded_result' from process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3491$86'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\enable' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3390$77'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\y_compute' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3390$77'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\use_boundary_value' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3339$74'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\mac_ay' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3339$74'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\mac_az' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3339$74'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\selected_k' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3237$41'.
No latch inferred for signal `\sigmoid_core_18_18_10_32_1.\selected_b' from process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3237$41'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\shift_register_unit_1_3.\shift_registers_0' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3668$104'.
  created $dff cell `$procdff$1408' with positive edge clock.
Creating register for signal `\shift_register_unit_1_3.\shift_registers_1' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3668$104'.
  created $dff cell `$procdff$1409' with positive edge clock.
Creating register for signal `\shift_register_unit_1_3.\shift_registers_2' using process `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3668$104'.
  created $dff cell `$procdff$1410' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\floor' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3633$100'.
  created $dff cell `$procdff$1411' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\ceil' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3633$100'.
  created $dff cell `$procdff$1412' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\is_ceil' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3633$100'.
  created $dff cell `$procdff$1413' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\floor_ceil_valid' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3633$100'.
  created $dff cell `$procdff$1414' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\valid_reg' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3633$100'.
  created $dff cell `$procdff$1415' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_32_11.\out_reg' using process `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3633$100'.
  created $dff cell `$procdff$1416' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\input_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3593$98'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\result_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3593$98'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\output_valid' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3593$98'.
  created $dff cell `$procdff$1419' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_ax' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3577$95'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_ay' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3577$95'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_az' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3577$95'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `\dsp_signed_mac_18_13_23_32.\reg_res' using process `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3577$95'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `\abs_unit_18.\valid_reg' using process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3548$94'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `\abs_unit_18.\out_reg' using process `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3548$94'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3501$87'.
  created $dff cell `$procdff$1426' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3501$87'.
  created $dff cell `$procdff$1427' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\is_ceil' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3501$87'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\floor_ceil_valid' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3501$87'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\valid_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3501$87'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `\fp_rounding_unit_1_37_10.\out_reg' using process `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3501$87'.
  created $dff cell `$procdff$1431' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3460$85'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3460$85'.
  created $dff cell `$procdff$1433' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3460$85'.
  created $dff cell `$procdff$1434' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ax' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3439$82'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_ay' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3439$82'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_bx' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3439$82'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_by' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3439$82'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3439$82'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_18_1.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3439$82'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\x' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3397$79'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\y' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3397$79'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\valid_x' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3397$79'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\valid_y' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3397$79'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\is_x_negative' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3397$79'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_0' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_0' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_1' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_1' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_2' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_2' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_3' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_3' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_4' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_4' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_5' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_5' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1457' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_6' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1458' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_6' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1459' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_7' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_7' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1461' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_8' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1462' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_8' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1463' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_9' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1464' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_9' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_10' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_10' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_11' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_11' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_12' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_12' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_13' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_13' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1473' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_14' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_14' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1475' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_15' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1476' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_15' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1477' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_16' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_16' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1479' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_17' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1480' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_17' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_18' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1482' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_18' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1483' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_19' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1484' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_19' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1485' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_20' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1486' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_20' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1487' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_21' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1488' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_21' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1489' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_22' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1490' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_22' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1491' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_23' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1492' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_23' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1493' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_24' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1494' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_24' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1495' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_25' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1496' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_25' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1497' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_26' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1498' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_26' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1499' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_27' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1500' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_27' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1501' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_28' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1502' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_28' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1503' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_29' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1504' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_29' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1505' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_30' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1506' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_30' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1507' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\k_list_31' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1508' with positive edge clock.
Creating register for signal `\sigmoid_core_18_18_10_32_1.\b_list_31' using process `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
  created $dff cell `$procdff$1509' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_0' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1510' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_1' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1511' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_2' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1512' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_3' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1513' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_4' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1514' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_5' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1515' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_6' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1516' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_7' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1517' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_8' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1518' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_9' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1519' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_10' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1520' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_11' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1521' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_12' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1522' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_13' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1523' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_14' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1524' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_15' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1525' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_16' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1526' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_17' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
  created $dff cell `$procdff$1527' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_0' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1528' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_0' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1529' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_1' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1530' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_1' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1531' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_2' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1532' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_2' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1533' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_3' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1534' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_3' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1535' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_4' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1536' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_4' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1537' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_5' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1538' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_5' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1539' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_6' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_6' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_7' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_7' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_8' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_8' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_9' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_9' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_10' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_10' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_11' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_11' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_12' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_12' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_13' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_13' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_14' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_14' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_15' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_15' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_16' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_16' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_17' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_17' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_18' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_18' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_19' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_19' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_20' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_20' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_21' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_21' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_22' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_22' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_23' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_23' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_24' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_24' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_25' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_25' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_26' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_26' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_27' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_27' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1583' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_28' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1584' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_28' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_29' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1586' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_29' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1587' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_30' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1588' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_30' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1589' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_A_31' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1590' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\reg_B_31' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1591' with positive edge clock.
Creating register for signal `\elementwise_mult_core_18_18_10_32_1.\valid_A_B' using process `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
  created $dff cell `$procdff$1592' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_0' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1593' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_0' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1594' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_0' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1595' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_1' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1596' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_1' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1597' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_1' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1598' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_2' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1599' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_2' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1600' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_2' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1601' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_3' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1602' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_3' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_3' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_4' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_4' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_4' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1607' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_5' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1608' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_5' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1609' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_5' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1610' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_6' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1611' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_6' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1612' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_6' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1613' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_7' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1614' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_7' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1615' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_7' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1616' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_8' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1617' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_8' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1618' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_8' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1619' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_9' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1620' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_9' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1621' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_9' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1622' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_10' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1623' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_10' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1624' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_10' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1625' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_11' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1626' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_11' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1627' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_11' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1628' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_12' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1629' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_12' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1630' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_12' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1631' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_13' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1632' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_13' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1633' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_13' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1634' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_14' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1635' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_14' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1636' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_14' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1637' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_15' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1638' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_15' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1639' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_15' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1640' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_16' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1641' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_16' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1642' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_16' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1643' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_17' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1644' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_17' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1645' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_17' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1646' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_18' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1647' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_18' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1648' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_18' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1649' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_19' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1650' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_19' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1651' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_19' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1652' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_20' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1653' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_20' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1654' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_20' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1655' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_21' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1656' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_21' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1657' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_21' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1658' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_22' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1659' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_22' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1660' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_22' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1661' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_23' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1662' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_23' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1663' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_23' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1664' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_24' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1665' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_24' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1666' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_24' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1667' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_25' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1668' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_25' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1669' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_25' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1670' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_26' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1671' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_26' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1672' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_26' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1673' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_27' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1674' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_27' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1675' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_27' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1676' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_28' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1677' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_28' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1678' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_28' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1679' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_29' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1680' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_29' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1681' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_29' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1682' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_30' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1683' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_30' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1684' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_30' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1685' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_A_31' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1686' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_B_31' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1687' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\reg_C_31' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1688' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\valid_A_B' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1689' with positive edge clock.
Creating register for signal `\elementwise_add_core_18_18_32.\valid_C' using process `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
  created $dff cell `$procdff$1690' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3668$104'.
Removing empty process `shift_register_unit_1_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3668$104'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3633$100'.
Removing empty process `fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3633$100'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3623$99'.
Removing empty process `fp_rounding_unit_1_32_11.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3623$99'.
Found and cleaned up 2 empty switches in `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3593$98'.
Removing empty process `dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3593$98'.
Found and cleaned up 1 empty switch in `\dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3577$95'.
Removing empty process `dsp_signed_mac_18_13_23_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3577$95'.
Found and cleaned up 2 empty switches in `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3548$94'.
Removing empty process `abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3548$94'.
Found and cleaned up 1 empty switch in `\abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3539$91'.
Removing empty process `abs_unit_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3539$91'.
Found and cleaned up 2 empty switches in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3501$87'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3501$87'.
Found and cleaned up 1 empty switch in `\fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3491$86'.
Removing empty process `fp_rounding_unit_1_37_10.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3491$86'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3460$85'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3460$85'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3439$82'.
Removing empty process `dsp_signed_mult_18x18_unit_18_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3439$82'.
Found and cleaned up 3 empty switches in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3397$79'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3397$79'.
Found and cleaned up 1 empty switch in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3390$77'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3390$77'.
Found and cleaned up 1 empty switch in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3339$74'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3339$74'.
Found and cleaned up 32 empty switches in `\sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3237$41'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3237$41'.
Removing empty process `sigmoid_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3150$39'.
Found and cleaned up 2 empty switches in `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
Removing empty process `shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3028$38'.
Found and cleaned up 2 empty switches in `\elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
Removing empty process `elementwise_mult_core_18_18_10_32_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:2828$36'.
Found and cleaned up 2 empty switches in `\elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
Removing empty process `elementwise_add_core_18_18_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1708$2'.
Cleaned up 61 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_1_3.
Optimizing module fp_rounding_unit_1_32_11.
<suppressed ~2 debug messages>
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module abs_unit_18.
<suppressed ~1 debug messages>
Optimizing module fp_rounding_unit_1_37_10.
<suppressed ~2 debug messages>
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module sigmoid_core_18_18_10_32_1.
<suppressed ~4 debug messages>
Optimizing module shift_register_unit_18_18.
Optimizing module elementwise_mult_core_18_18_10_32_1.
Optimizing module elementwise_add_core_18_18_32.
Optimizing module shift_register_group_18_32_10.
Optimizing module lstm_gate_18_10_32_1.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_1_3.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module abs_unit_18.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module sigmoid_core_18_18_10_32_1.
Optimizing module shift_register_unit_18_18.
Optimizing module elementwise_mult_core_18_18_10_32_1.
Optimizing module elementwise_add_core_18_18_32.
Optimizing module shift_register_group_18_32_10.
Optimizing module lstm_gate_18_10_32_1.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\shift_register_unit_18_18'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_32_1'.
Finding identical cells in module `\elementwise_add_core_18_18_32'.
Finding identical cells in module `\shift_register_group_18_32_10'.
Finding identical cells in module `\lstm_gate_18_10_32_1'.
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_register_unit_1_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_32_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mac_18_13_23_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \abs_unit_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$191: \in -> { 1'0 \in [16:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sigmoid_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$309.
    dead port 2/2 on $mux $procmux$309.
Running muxtree optimizer on module \shift_register_unit_18_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_mult_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \elementwise_add_core_18_18_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shift_register_group_18_32_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \lstm_gate_18_10_32_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 2 multiplexer ports.
<suppressed ~222 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_register_unit_1_3.
  Optimizing cells in module \fp_rounding_unit_1_32_11.
  Optimizing cells in module \dsp_signed_mac_18_13_23_32.
  Optimizing cells in module \abs_unit_18.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \sigmoid_core_18_18_10_32_1.
  Optimizing cells in module \shift_register_unit_18_18.
  Optimizing cells in module \elementwise_mult_core_18_18_10_32_1.
  Optimizing cells in module \elementwise_add_core_18_18_32.
  Optimizing cells in module \shift_register_group_18_32_10.
  Optimizing cells in module \lstm_gate_18_10_32_1.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
Finding identical cells in module `\shift_register_unit_18_18'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_32_1'.
Finding identical cells in module `\elementwise_add_core_18_18_32'.
Finding identical cells in module `\shift_register_group_18_32_10'.
Finding identical cells in module `\lstm_gate_18_10_32_1'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1408 ($dff) from module shift_register_unit_1_3 (D = $procmux$115_Y, Q = \shift_registers_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1691 ($sdff) from module shift_register_unit_1_3 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$1409 ($dff) from module shift_register_unit_1_3 (D = $procmux$110_Y, Q = \shift_registers_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1693 ($sdff) from module shift_register_unit_1_3 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$1410 ($dff) from module shift_register_unit_1_3 (D = $procmux$105_Y, Q = \shift_registers_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1695 ($sdff) from module shift_register_unit_1_3 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$1416 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$120_Y, Q = \out_reg, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1697 ($sdff) from module fp_rounding_unit_1_32_11 (D = $procmux$151_Y, Q = \out_reg).
Adding SRST signal on $procdff$1415 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$125_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1699 ($sdff) from module fp_rounding_unit_1_32_11 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$1411 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$145_Y, Q = \floor, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1701 ($sdff) from module fp_rounding_unit_1_32_11 (D = { 11'00000000000 \in [31:11] }, Q = \floor).
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1702 ($sdffe) from module fp_rounding_unit_1_32_11.
Adding SRST signal on $procdff$1412 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$140_Y, Q = \ceil, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$1704 ($sdff) from module fp_rounding_unit_1_32_11 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3644$103_Y, Q = \ceil).
Adding SRST signal on $procdff$1413 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$135_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1706 ($sdff) from module fp_rounding_unit_1_32_11 (D = \in [10], Q = \is_ceil).
Adding SRST signal on $procdff$1414 ($dff) from module fp_rounding_unit_1_32_11 (D = $procmux$130_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1708 ($sdff) from module fp_rounding_unit_1_32_11 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$1417 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$163_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1710 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1418 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$158_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1712 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1419 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $procmux$153_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1714 ($sdff) from module dsp_signed_mac_18_13_23_32 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1420 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \ax, Q = \reg_ax, rval = 18'000000000000000000).
Adding SRST signal on $procdff$1421 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \ay, Q = \reg_ay, rval = 13'0000000000000).
Adding SRST signal on $procdff$1422 ($dff) from module dsp_signed_mac_18_13_23_32 (D = \az, Q = \reg_az, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$1423 ($dff) from module dsp_signed_mac_18_13_23_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3587$97_Y, Q = \reg_res, rval = 0).
Adding SRST signal on $procdff$1425 ($dff) from module abs_unit_18 (D = $procmux$180_Y, Q = \out_reg, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1720 ($sdff) from module abs_unit_18 (D = $procmux$191_Y, Q = \out_reg).
Adding SRST signal on $procdff$1424 ($dff) from module abs_unit_18 (D = $procmux$185_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1722 ($sdff) from module abs_unit_18 (D = \i_valid, Q = \valid_reg).
Adding SRST signal on $procdff$1431 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$193_Y, Q = \out_reg, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1724 ($sdff) from module fp_rounding_unit_1_37_10 (D = $procmux$224_Y, Q = \out_reg).
Adding SRST signal on $procdff$1430 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$198_Y, Q = \valid_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1726 ($sdff) from module fp_rounding_unit_1_37_10 (D = \floor_ceil_valid, Q = \valid_reg).
Adding SRST signal on $procdff$1426 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$218_Y, Q = \floor, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1728 ($sdff) from module fp_rounding_unit_1_37_10 (D = { 10'0000000000 \in [36:10] }, Q = \floor).
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$1729 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$1729 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$1729 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$1729 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$1729 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 32 on $auto$ff.cc:262:slice$1729 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 33 on $auto$ff.cc:262:slice$1729 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 34 on $auto$ff.cc:262:slice$1729 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 35 on $auto$ff.cc:262:slice$1729 ($sdffe) from module fp_rounding_unit_1_37_10.
Setting constant 0-bit at position 36 on $auto$ff.cc:262:slice$1729 ($sdffe) from module fp_rounding_unit_1_37_10.
Adding SRST signal on $procdff$1427 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$213_Y, Q = \ceil, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1731 ($sdff) from module fp_rounding_unit_1_37_10 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3512$90_Y, Q = \ceil).
Adding SRST signal on $procdff$1428 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$208_Y, Q = \is_ceil, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1733 ($sdff) from module fp_rounding_unit_1_37_10 (D = \in [9], Q = \is_ceil).
Adding SRST signal on $procdff$1429 ($dff) from module fp_rounding_unit_1_37_10 (D = $procmux$203_Y, Q = \floor_ceil_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1735 ($sdff) from module fp_rounding_unit_1_37_10 (D = \i_valid, Q = \floor_ceil_valid).
Adding SRST signal on $procdff$1432 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$236_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1737 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$1433 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$231_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1739 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$1434 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$226_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1741 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \result_valid, Q = \output_valid).
Adding SRST signal on $procdff$1435 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$266_Y, Q = \reg_ax, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1743 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ax, Q = \reg_ax).
Adding SRST signal on $procdff$1436 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$261_Y, Q = \reg_ay, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1745 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \ay, Q = \reg_ay).
Adding SRST signal on $procdff$1437 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$256_Y, Q = \reg_bx, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1747 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \bx, Q = \reg_bx).
Adding SRST signal on $procdff$1438 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$251_Y, Q = \reg_by, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1749 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = \by, Q = \reg_by).
Adding SRST signal on $procdff$1439 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$246_Y, Q = \reg_resa, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1751 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3452$83_Y, Q = \reg_resa).
Adding SRST signal on $procdff$1440 ($dff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $procmux$241_Y, Q = \reg_resb, rval = 37'0000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1753 ($sdff) from module dsp_signed_mult_18x18_unit_18_18_1 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:3453$84_Y, Q = \reg_resb).
Setting constant 1-bit at position 0 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1509 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1503 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1507 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1502 ($dff) from module sigmoid_core_18_18_10_32_1.
Adding SRST signal on $procdff$1441 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$294_Y, Q = \x, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1755 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \i_x, Q = \x).
Adding SRST signal on $procdff$1442 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$289_Y, Q = \y, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1757 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \y_rounded [17:0], Q = \y).
Adding SRST signal on $procdff$1443 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$284_Y, Q = \valid_x, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1759 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \i_valid, Q = \valid_x).
Adding SRST signal on $procdff$1444 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$279_Y, Q = \valid_y, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1761 ($sdff) from module sigmoid_core_18_18_10_32_1 (D = \round_valid, Q = \valid_y).
Adding EN signal on $procdff$1445 ($dff) from module sigmoid_core_18_18_10_32_1 (D = $procmux$272_Y, Q = \is_x_negative).
Setting constant 1-bit at position 0 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1446 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1447 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1448 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1449 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1450 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1451 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1452 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1453 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1454 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1455 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1456 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1457 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1458 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1459 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1460 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1461 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1462 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1463 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1464 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1465 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1466 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1467 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1468 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1469 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1470 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1471 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1472 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1473 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1474 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1475 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1476 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1477 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1478 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1479 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1480 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1481 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1482 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1483 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1484 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1485 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1486 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1487 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1488 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1489 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1490 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1491 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1492 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1493 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1494 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1495 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1506 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 0 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1497 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 5 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 6 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 7 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 8 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 9 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 10 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1498 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 2 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1499 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 1 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 3 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 4 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1505 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 0 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 1 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 2 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 3 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 4 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 5 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 6 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 7 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 8 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 9 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 1-bit at position 10 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 11 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Setting constant 0-bit at position 12 on $procdff$1501 ($dff) from module sigmoid_core_18_18_10_32_1.
Adding SRST signal on $procdff$1510 ($dff) from module shift_register_unit_18_18 (D = $procmux$588_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1768 ($sdff) from module shift_register_unit_18_18 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$1511 ($dff) from module shift_register_unit_18_18 (D = $procmux$583_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1770 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$1512 ($dff) from module shift_register_unit_18_18 (D = $procmux$578_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1772 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$1513 ($dff) from module shift_register_unit_18_18 (D = $procmux$573_Y, Q = \shift_registers_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1774 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_2, Q = \shift_registers_3).
Adding SRST signal on $procdff$1514 ($dff) from module shift_register_unit_18_18 (D = $procmux$568_Y, Q = \shift_registers_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1776 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_3, Q = \shift_registers_4).
Adding SRST signal on $procdff$1515 ($dff) from module shift_register_unit_18_18 (D = $procmux$563_Y, Q = \shift_registers_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1778 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_4, Q = \shift_registers_5).
Adding SRST signal on $procdff$1516 ($dff) from module shift_register_unit_18_18 (D = $procmux$558_Y, Q = \shift_registers_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1780 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_5, Q = \shift_registers_6).
Adding SRST signal on $procdff$1517 ($dff) from module shift_register_unit_18_18 (D = $procmux$553_Y, Q = \shift_registers_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1782 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_6, Q = \shift_registers_7).
Adding SRST signal on $procdff$1518 ($dff) from module shift_register_unit_18_18 (D = $procmux$548_Y, Q = \shift_registers_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1784 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_7, Q = \shift_registers_8).
Adding SRST signal on $procdff$1519 ($dff) from module shift_register_unit_18_18 (D = $procmux$543_Y, Q = \shift_registers_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1786 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_8, Q = \shift_registers_9).
Adding SRST signal on $procdff$1520 ($dff) from module shift_register_unit_18_18 (D = $procmux$538_Y, Q = \shift_registers_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1788 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_9, Q = \shift_registers_10).
Adding SRST signal on $procdff$1521 ($dff) from module shift_register_unit_18_18 (D = $procmux$533_Y, Q = \shift_registers_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1790 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_10, Q = \shift_registers_11).
Adding SRST signal on $procdff$1522 ($dff) from module shift_register_unit_18_18 (D = $procmux$528_Y, Q = \shift_registers_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1792 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_11, Q = \shift_registers_12).
Adding SRST signal on $procdff$1523 ($dff) from module shift_register_unit_18_18 (D = $procmux$523_Y, Q = \shift_registers_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1794 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_12, Q = \shift_registers_13).
Adding SRST signal on $procdff$1524 ($dff) from module shift_register_unit_18_18 (D = $procmux$518_Y, Q = \shift_registers_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1796 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_13, Q = \shift_registers_14).
Adding SRST signal on $procdff$1525 ($dff) from module shift_register_unit_18_18 (D = $procmux$513_Y, Q = \shift_registers_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1798 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_14, Q = \shift_registers_15).
Adding SRST signal on $procdff$1526 ($dff) from module shift_register_unit_18_18 (D = $procmux$508_Y, Q = \shift_registers_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1800 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_15, Q = \shift_registers_16).
Adding SRST signal on $procdff$1527 ($dff) from module shift_register_unit_18_18 (D = $procmux$503_Y, Q = \shift_registers_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1802 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_16, Q = \shift_registers_17).
Adding SRST signal on $procdff$1528 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$913_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1804 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1529 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$908_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1806 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1530 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$903_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1808 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1531 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$898_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1810 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1532 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$893_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1812 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1533 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$888_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1814 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1534 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$883_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1816 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1535 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$878_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1818 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1536 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$873_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1820 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1537 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$868_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1822 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1538 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$863_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1824 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1539 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$858_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1826 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1540 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$853_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1828 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1541 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$848_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1830 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1542 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$843_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1832 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1543 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$838_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1834 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1544 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$833_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1836 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1545 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$828_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1838 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1546 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$823_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1840 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$1547 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$818_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1842 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$1548 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$813_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1844 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$1549 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$808_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1846 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$1550 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$803_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1848 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$1551 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$798_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1850 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$1552 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$793_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1852 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$1553 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$788_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1854 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$1554 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$783_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1856 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$1555 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$778_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1858 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$1556 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$773_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1860 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$1557 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$768_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1862 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$1558 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$763_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1864 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$1559 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$758_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1866 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$1560 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$753_Y, Q = \reg_A_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1868 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_16, Q = \reg_A_16).
Adding SRST signal on $procdff$1561 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$748_Y, Q = \reg_B_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1870 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_16, Q = \reg_B_16).
Adding SRST signal on $procdff$1562 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$743_Y, Q = \reg_A_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1872 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_17, Q = \reg_A_17).
Adding SRST signal on $procdff$1563 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$738_Y, Q = \reg_B_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1874 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_17, Q = \reg_B_17).
Adding SRST signal on $procdff$1564 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$733_Y, Q = \reg_A_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1876 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_18, Q = \reg_A_18).
Adding SRST signal on $procdff$1565 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$728_Y, Q = \reg_B_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1878 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_18, Q = \reg_B_18).
Adding SRST signal on $procdff$1566 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$723_Y, Q = \reg_A_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1880 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_19, Q = \reg_A_19).
Adding SRST signal on $procdff$1567 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$718_Y, Q = \reg_B_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1882 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_19, Q = \reg_B_19).
Adding SRST signal on $procdff$1568 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$713_Y, Q = \reg_A_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1884 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_20, Q = \reg_A_20).
Adding SRST signal on $procdff$1569 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$708_Y, Q = \reg_B_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1886 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_20, Q = \reg_B_20).
Adding SRST signal on $procdff$1570 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$703_Y, Q = \reg_A_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1888 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_21, Q = \reg_A_21).
Adding SRST signal on $procdff$1571 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$698_Y, Q = \reg_B_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1890 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_21, Q = \reg_B_21).
Adding SRST signal on $procdff$1572 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$693_Y, Q = \reg_A_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1892 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_22, Q = \reg_A_22).
Adding SRST signal on $procdff$1573 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$688_Y, Q = \reg_B_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1894 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_22, Q = \reg_B_22).
Adding SRST signal on $procdff$1574 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$683_Y, Q = \reg_A_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1896 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_23, Q = \reg_A_23).
Adding SRST signal on $procdff$1575 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$678_Y, Q = \reg_B_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1898 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_23, Q = \reg_B_23).
Adding SRST signal on $procdff$1576 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$673_Y, Q = \reg_A_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1900 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_24, Q = \reg_A_24).
Adding SRST signal on $procdff$1577 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$668_Y, Q = \reg_B_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1902 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_24, Q = \reg_B_24).
Adding SRST signal on $procdff$1578 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$663_Y, Q = \reg_A_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1904 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_25, Q = \reg_A_25).
Adding SRST signal on $procdff$1579 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$658_Y, Q = \reg_B_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1906 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_25, Q = \reg_B_25).
Adding SRST signal on $procdff$1580 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$653_Y, Q = \reg_A_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1908 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_26, Q = \reg_A_26).
Adding SRST signal on $procdff$1581 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$648_Y, Q = \reg_B_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1910 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_26, Q = \reg_B_26).
Adding SRST signal on $procdff$1582 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$643_Y, Q = \reg_A_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1912 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_27, Q = \reg_A_27).
Adding SRST signal on $procdff$1583 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$638_Y, Q = \reg_B_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1914 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_27, Q = \reg_B_27).
Adding SRST signal on $procdff$1584 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$633_Y, Q = \reg_A_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1916 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_28, Q = \reg_A_28).
Adding SRST signal on $procdff$1585 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$628_Y, Q = \reg_B_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1918 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_28, Q = \reg_B_28).
Adding SRST signal on $procdff$1586 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$623_Y, Q = \reg_A_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1920 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_29, Q = \reg_A_29).
Adding SRST signal on $procdff$1587 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$618_Y, Q = \reg_B_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1922 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_29, Q = \reg_B_29).
Adding SRST signal on $procdff$1588 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$613_Y, Q = \reg_A_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1924 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_30, Q = \reg_A_30).
Adding SRST signal on $procdff$1589 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$608_Y, Q = \reg_B_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1926 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_30, Q = \reg_B_30).
Adding SRST signal on $procdff$1590 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$603_Y, Q = \reg_A_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1928 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_A_31, Q = \reg_A_31).
Adding SRST signal on $procdff$1591 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$598_Y, Q = \reg_B_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1930 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_B_31, Q = \reg_B_31).
Adding SRST signal on $procdff$1592 ($dff) from module elementwise_mult_core_18_18_10_32_1 (D = $procmux$593_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1932 ($sdff) from module elementwise_mult_core_18_18_10_32_1 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1593 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1403_Y, Q = \reg_A_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1934 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_0, Q = \reg_A_0).
Adding SRST signal on $procdff$1594 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1398_Y, Q = \reg_B_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1936 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_0, Q = \reg_B_0).
Adding SRST signal on $procdff$1595 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1393_Y, Q = \reg_C_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1938 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1811$3_Y, Q = \reg_C_0).
Adding SRST signal on $procdff$1596 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1388_Y, Q = \reg_A_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1940 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_1, Q = \reg_A_1).
Adding SRST signal on $procdff$1597 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1383_Y, Q = \reg_B_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1942 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_1, Q = \reg_B_1).
Adding SRST signal on $procdff$1598 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1378_Y, Q = \reg_C_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1944 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1814$4_Y, Q = \reg_C_1).
Adding SRST signal on $procdff$1599 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1373_Y, Q = \reg_A_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1946 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_2, Q = \reg_A_2).
Adding SRST signal on $procdff$1600 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1368_Y, Q = \reg_B_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1948 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_2, Q = \reg_B_2).
Adding SRST signal on $procdff$1601 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1363_Y, Q = \reg_C_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1950 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1817$5_Y, Q = \reg_C_2).
Adding SRST signal on $procdff$1602 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1358_Y, Q = \reg_A_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1952 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_3, Q = \reg_A_3).
Adding SRST signal on $procdff$1603 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1353_Y, Q = \reg_B_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1954 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_3, Q = \reg_B_3).
Adding SRST signal on $procdff$1604 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1348_Y, Q = \reg_C_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1956 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1820$6_Y, Q = \reg_C_3).
Adding SRST signal on $procdff$1605 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1343_Y, Q = \reg_A_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1958 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_4, Q = \reg_A_4).
Adding SRST signal on $procdff$1606 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1338_Y, Q = \reg_B_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1960 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_4, Q = \reg_B_4).
Adding SRST signal on $procdff$1607 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1333_Y, Q = \reg_C_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1962 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1823$7_Y, Q = \reg_C_4).
Adding SRST signal on $procdff$1608 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1328_Y, Q = \reg_A_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1964 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_5, Q = \reg_A_5).
Adding SRST signal on $procdff$1609 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1323_Y, Q = \reg_B_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1966 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_5, Q = \reg_B_5).
Adding SRST signal on $procdff$1610 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1318_Y, Q = \reg_C_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1968 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1826$8_Y, Q = \reg_C_5).
Adding SRST signal on $procdff$1611 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1313_Y, Q = \reg_A_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1970 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_6, Q = \reg_A_6).
Adding SRST signal on $procdff$1612 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1308_Y, Q = \reg_B_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1972 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_6, Q = \reg_B_6).
Adding SRST signal on $procdff$1613 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1303_Y, Q = \reg_C_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1974 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1829$9_Y, Q = \reg_C_6).
Adding SRST signal on $procdff$1614 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1298_Y, Q = \reg_A_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1976 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_7, Q = \reg_A_7).
Adding SRST signal on $procdff$1615 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1293_Y, Q = \reg_B_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1978 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_7, Q = \reg_B_7).
Adding SRST signal on $procdff$1616 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1288_Y, Q = \reg_C_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1980 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1832$10_Y, Q = \reg_C_7).
Adding SRST signal on $procdff$1617 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1283_Y, Q = \reg_A_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1982 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_8, Q = \reg_A_8).
Adding SRST signal on $procdff$1618 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1278_Y, Q = \reg_B_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1984 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_8, Q = \reg_B_8).
Adding SRST signal on $procdff$1619 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1273_Y, Q = \reg_C_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1986 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1835$11_Y, Q = \reg_C_8).
Adding SRST signal on $procdff$1620 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1268_Y, Q = \reg_A_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1988 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_9, Q = \reg_A_9).
Adding SRST signal on $procdff$1621 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1263_Y, Q = \reg_B_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1990 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_9, Q = \reg_B_9).
Adding SRST signal on $procdff$1622 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1258_Y, Q = \reg_C_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1992 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1838$12_Y, Q = \reg_C_9).
Adding SRST signal on $procdff$1623 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1253_Y, Q = \reg_A_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1994 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_10, Q = \reg_A_10).
Adding SRST signal on $procdff$1624 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1248_Y, Q = \reg_B_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1996 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_10, Q = \reg_B_10).
Adding SRST signal on $procdff$1625 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1243_Y, Q = \reg_C_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$1998 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1841$13_Y, Q = \reg_C_10).
Adding SRST signal on $procdff$1626 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1238_Y, Q = \reg_A_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2000 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_11, Q = \reg_A_11).
Adding SRST signal on $procdff$1627 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1233_Y, Q = \reg_B_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2002 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_11, Q = \reg_B_11).
Adding SRST signal on $procdff$1628 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1228_Y, Q = \reg_C_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2004 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1844$14_Y, Q = \reg_C_11).
Adding SRST signal on $procdff$1629 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1223_Y, Q = \reg_A_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2006 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_12, Q = \reg_A_12).
Adding SRST signal on $procdff$1630 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1218_Y, Q = \reg_B_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2008 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_12, Q = \reg_B_12).
Adding SRST signal on $procdff$1631 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1213_Y, Q = \reg_C_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2010 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1847$15_Y, Q = \reg_C_12).
Adding SRST signal on $procdff$1632 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1208_Y, Q = \reg_A_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2012 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_13, Q = \reg_A_13).
Adding SRST signal on $procdff$1633 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1203_Y, Q = \reg_B_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2014 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_13, Q = \reg_B_13).
Adding SRST signal on $procdff$1634 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1198_Y, Q = \reg_C_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2016 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1850$16_Y, Q = \reg_C_13).
Adding SRST signal on $procdff$1635 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1193_Y, Q = \reg_A_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2018 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_14, Q = \reg_A_14).
Adding SRST signal on $procdff$1636 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1188_Y, Q = \reg_B_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2020 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_14, Q = \reg_B_14).
Adding SRST signal on $procdff$1637 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1183_Y, Q = \reg_C_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2022 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1853$17_Y, Q = \reg_C_14).
Adding SRST signal on $procdff$1638 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1178_Y, Q = \reg_A_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2024 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_15, Q = \reg_A_15).
Adding SRST signal on $procdff$1639 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1173_Y, Q = \reg_B_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2026 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_15, Q = \reg_B_15).
Adding SRST signal on $procdff$1640 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1168_Y, Q = \reg_C_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2028 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1856$18_Y, Q = \reg_C_15).
Adding SRST signal on $procdff$1641 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1163_Y, Q = \reg_A_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2030 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_16, Q = \reg_A_16).
Adding SRST signal on $procdff$1642 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1158_Y, Q = \reg_B_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2032 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_16, Q = \reg_B_16).
Adding SRST signal on $procdff$1643 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1153_Y, Q = \reg_C_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2034 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1859$19_Y, Q = \reg_C_16).
Adding SRST signal on $procdff$1644 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1148_Y, Q = \reg_A_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2036 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_17, Q = \reg_A_17).
Adding SRST signal on $procdff$1645 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1143_Y, Q = \reg_B_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2038 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_17, Q = \reg_B_17).
Adding SRST signal on $procdff$1646 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1138_Y, Q = \reg_C_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2040 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1862$20_Y, Q = \reg_C_17).
Adding SRST signal on $procdff$1647 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1133_Y, Q = \reg_A_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2042 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_18, Q = \reg_A_18).
Adding SRST signal on $procdff$1648 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1128_Y, Q = \reg_B_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2044 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_18, Q = \reg_B_18).
Adding SRST signal on $procdff$1649 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1123_Y, Q = \reg_C_18, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2046 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1865$21_Y, Q = \reg_C_18).
Adding SRST signal on $procdff$1650 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1118_Y, Q = \reg_A_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2048 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_19, Q = \reg_A_19).
Adding SRST signal on $procdff$1651 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1113_Y, Q = \reg_B_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2050 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_19, Q = \reg_B_19).
Adding SRST signal on $procdff$1652 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1108_Y, Q = \reg_C_19, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2052 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1868$22_Y, Q = \reg_C_19).
Adding SRST signal on $procdff$1653 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1103_Y, Q = \reg_A_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2054 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_20, Q = \reg_A_20).
Adding SRST signal on $procdff$1654 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1098_Y, Q = \reg_B_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2056 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_20, Q = \reg_B_20).
Adding SRST signal on $procdff$1655 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1093_Y, Q = \reg_C_20, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2058 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1871$23_Y, Q = \reg_C_20).
Adding SRST signal on $procdff$1656 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1088_Y, Q = \reg_A_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2060 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_21, Q = \reg_A_21).
Adding SRST signal on $procdff$1657 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1083_Y, Q = \reg_B_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2062 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_21, Q = \reg_B_21).
Adding SRST signal on $procdff$1658 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1078_Y, Q = \reg_C_21, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2064 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1874$24_Y, Q = \reg_C_21).
Adding SRST signal on $procdff$1659 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1073_Y, Q = \reg_A_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2066 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_22, Q = \reg_A_22).
Adding SRST signal on $procdff$1660 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1068_Y, Q = \reg_B_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2068 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_22, Q = \reg_B_22).
Adding SRST signal on $procdff$1661 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1063_Y, Q = \reg_C_22, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2070 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1877$25_Y, Q = \reg_C_22).
Adding SRST signal on $procdff$1662 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1058_Y, Q = \reg_A_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2072 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_23, Q = \reg_A_23).
Adding SRST signal on $procdff$1663 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1053_Y, Q = \reg_B_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2074 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_23, Q = \reg_B_23).
Adding SRST signal on $procdff$1664 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1048_Y, Q = \reg_C_23, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2076 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1880$26_Y, Q = \reg_C_23).
Adding SRST signal on $procdff$1665 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1043_Y, Q = \reg_A_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2078 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_24, Q = \reg_A_24).
Adding SRST signal on $procdff$1666 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1038_Y, Q = \reg_B_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2080 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_24, Q = \reg_B_24).
Adding SRST signal on $procdff$1667 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1033_Y, Q = \reg_C_24, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2082 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1883$27_Y, Q = \reg_C_24).
Adding SRST signal on $procdff$1668 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1028_Y, Q = \reg_A_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2084 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_25, Q = \reg_A_25).
Adding SRST signal on $procdff$1669 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1023_Y, Q = \reg_B_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2086 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_25, Q = \reg_B_25).
Adding SRST signal on $procdff$1670 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1018_Y, Q = \reg_C_25, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2088 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1886$28_Y, Q = \reg_C_25).
Adding SRST signal on $procdff$1671 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1013_Y, Q = \reg_A_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2090 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_26, Q = \reg_A_26).
Adding SRST signal on $procdff$1672 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1008_Y, Q = \reg_B_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2092 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_26, Q = \reg_B_26).
Adding SRST signal on $procdff$1673 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$1003_Y, Q = \reg_C_26, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2094 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1889$29_Y, Q = \reg_C_26).
Adding SRST signal on $procdff$1674 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$998_Y, Q = \reg_A_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2096 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_27, Q = \reg_A_27).
Adding SRST signal on $procdff$1675 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$993_Y, Q = \reg_B_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2098 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_27, Q = \reg_B_27).
Adding SRST signal on $procdff$1676 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$988_Y, Q = \reg_C_27, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2100 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1892$30_Y, Q = \reg_C_27).
Adding SRST signal on $procdff$1677 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$983_Y, Q = \reg_A_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2102 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_28, Q = \reg_A_28).
Adding SRST signal on $procdff$1678 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$978_Y, Q = \reg_B_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2104 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_28, Q = \reg_B_28).
Adding SRST signal on $procdff$1679 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$973_Y, Q = \reg_C_28, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2106 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1895$31_Y, Q = \reg_C_28).
Adding SRST signal on $procdff$1680 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$968_Y, Q = \reg_A_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2108 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_29, Q = \reg_A_29).
Adding SRST signal on $procdff$1681 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$963_Y, Q = \reg_B_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2110 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_29, Q = \reg_B_29).
Adding SRST signal on $procdff$1682 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$958_Y, Q = \reg_C_29, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2112 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1898$32_Y, Q = \reg_C_29).
Adding SRST signal on $procdff$1683 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$953_Y, Q = \reg_A_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2114 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_30, Q = \reg_A_30).
Adding SRST signal on $procdff$1684 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$948_Y, Q = \reg_B_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2116 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_30, Q = \reg_B_30).
Adding SRST signal on $procdff$1685 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$943_Y, Q = \reg_C_30, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2118 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1901$33_Y, Q = \reg_C_30).
Adding SRST signal on $procdff$1686 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$938_Y, Q = \reg_A_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2120 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_A_31, Q = \reg_A_31).
Adding SRST signal on $procdff$1687 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$933_Y, Q = \reg_B_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2122 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_B_31, Q = \reg_B_31).
Adding SRST signal on $procdff$1688 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$928_Y, Q = \reg_C_31, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2124 ($sdff) from module elementwise_add_core_18_18_32 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/lstm_gate_18_10_32_1.v:1904$34_Y, Q = \reg_C_31).
Adding SRST signal on $procdff$1689 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$923_Y, Q = \valid_A_B, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2126 ($sdff) from module elementwise_add_core_18_18_32 (D = \i_valid, Q = \valid_A_B).
Adding SRST signal on $procdff$1690 ($dff) from module elementwise_add_core_18_18_32 (D = $procmux$918_Y, Q = \valid_C, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2128 ($sdff) from module elementwise_add_core_18_18_32 (D = \valid_A_B, Q = \valid_C).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_register_unit_1_3..
Finding unused cells or wires in module \fp_rounding_unit_1_32_11..
Finding unused cells or wires in module \dsp_signed_mac_18_13_23_32..
Finding unused cells or wires in module \abs_unit_18..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \sigmoid_core_18_18_10_32_1..
Finding unused cells or wires in module \shift_register_unit_18_18..
Finding unused cells or wires in module \elementwise_mult_core_18_18_10_32_1..
Finding unused cells or wires in module \elementwise_add_core_18_18_32..
Finding unused cells or wires in module \shift_register_group_18_32_10..
Finding unused cells or wires in module \lstm_gate_18_10_32_1..
Removed 434 unused cells and 1294 unused wires.
<suppressed ~481 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module abs_unit_18.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_add_core_18_18_32.
Optimizing module elementwise_mult_core_18_18_10_32_1.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module lstm_gate_18_10_32_1.
Optimizing module shift_register_group_18_32_10.
Optimizing module shift_register_unit_18_18.
Optimizing module shift_register_unit_1_3.
Optimizing module sigmoid_core_18_18_10_32_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \abs_unit_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mac_18_13_23_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_add_core_18_18_32..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \elementwise_mult_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp_rounding_unit_1_32_11..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp_rounding_unit_1_37_10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \lstm_gate_18_10_32_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_group_18_32_10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_18_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_1_3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sigmoid_core_18_18_10_32_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \abs_unit_18.
  Optimizing cells in module \dsp_signed_mac_18_13_23_32.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_18_1.
  Optimizing cells in module \elementwise_add_core_18_18_32.
  Optimizing cells in module \elementwise_mult_core_18_18_10_32_1.
  Optimizing cells in module \fp_rounding_unit_1_32_11.
  Optimizing cells in module \fp_rounding_unit_1_37_10.
  Optimizing cells in module \lstm_gate_18_10_32_1.
  Optimizing cells in module \shift_register_group_18_32_10.
  Optimizing cells in module \shift_register_unit_18_18.
  Optimizing cells in module \shift_register_unit_1_3.
  Optimizing cells in module \sigmoid_core_18_18_10_32_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\abs_unit_18'.
Finding identical cells in module `\dsp_signed_mac_18_13_23_32'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_18_1'.
Finding identical cells in module `\elementwise_add_core_18_18_32'.
Finding identical cells in module `\elementwise_mult_core_18_18_10_32_1'.
Finding identical cells in module `\fp_rounding_unit_1_32_11'.
Finding identical cells in module `\fp_rounding_unit_1_37_10'.
Finding identical cells in module `\lstm_gate_18_10_32_1'.
Finding identical cells in module `\shift_register_group_18_32_10'.
Finding identical cells in module `\shift_register_unit_18_18'.
Finding identical cells in module `\shift_register_unit_1_3'.
Finding identical cells in module `\sigmoid_core_18_18_10_32_1'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \abs_unit_18..
Finding unused cells or wires in module \dsp_signed_mac_18_13_23_32..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_18_1..
Finding unused cells or wires in module \elementwise_add_core_18_18_32..
Finding unused cells or wires in module \elementwise_mult_core_18_18_10_32_1..
Finding unused cells or wires in module \fp_rounding_unit_1_32_11..
Finding unused cells or wires in module \fp_rounding_unit_1_37_10..
Finding unused cells or wires in module \lstm_gate_18_10_32_1..
Finding unused cells or wires in module \shift_register_group_18_32_10..
Finding unused cells or wires in module \shift_register_unit_18_18..
Finding unused cells or wires in module \shift_register_unit_1_3..
Finding unused cells or wires in module \sigmoid_core_18_18_10_32_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module abs_unit_18.
Optimizing module dsp_signed_mac_18_13_23_32.
Optimizing module dsp_signed_mult_18x18_unit_18_18_1.
Optimizing module elementwise_add_core_18_18_32.
Optimizing module elementwise_mult_core_18_18_10_32_1.
Optimizing module fp_rounding_unit_1_32_11.
Optimizing module fp_rounding_unit_1_37_10.
Optimizing module lstm_gate_18_10_32_1.
Optimizing module shift_register_group_18_32_10.
Optimizing module shift_register_unit_18_18.
Optimizing module shift_register_unit_1_3.
Optimizing module sigmoid_core_18_18_10_32_1.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== abs_unit_18 ===

   Number of wires:                 11
   Number of wire bits:             96
   Number of public wires:          10
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $mux                           18
     $neg                           18
     $sdffe                         19

=== dsp_signed_mac_18_13_23_32 ===

   Number of wires:                 18
   Number of wire bits:            244
   Number of public wires:          16
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                           32
     $mul                           32
     $sdff                          86
     $sdffe                          3

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul                           74
     $sdffe                        149

=== elementwise_add_core_18_18_32 ===

   Number of wires:                233
   Number of wire bits:           4041
   Number of public wires:         201
   Number of public wire bits:    3465
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     $add                          576
     $and                            1
     $sdffe                       1730

=== elementwise_mult_core_18_18_10_32_1 ===

   Number of wires:                329
   Number of wire bits:           5897
   Number of public wires:         329
   Number of public wire bits:    5897
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $sdffe                       1153

=== fp_rounding_unit_1_32_11 ===

   Number of wires:                 15
   Number of wire bits:            232
   Number of public wires:          14
   Number of public wire bits:     200
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           32
     $mux                           32
     $sdffe                         88

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add                           37
     $mux                           37
     $sdffe                        104

=== lstm_gate_18_10_32_1 ===

   Number of wires:                397
   Number of wire bits:           5837
   Number of public wires:         397
   Number of public wire bits:    5837
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $and                            1

=== shift_register_group_18_32_10 ===

   Number of wires:                 67
   Number of wire bits:           1155
   Number of public wires:          67
   Number of public wire bits:    1155
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32

=== shift_register_unit_18_18 ===

   Number of wires:                 23
   Number of wire bits:            363
   Number of public wires:          23
   Number of public wire bits:     363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $sdffe                        324

=== shift_register_unit_1_3 ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdffe                          3

=== sigmoid_core_18_18_10_32_1 ===

   Number of wires:                191
   Number of wire bits:           1991
   Number of public wires:          92
   Number of public wire bits:    1117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $and                            1
     $dffe                           1
     $eq                           155
     $ge                            32
     $logic_not                      5
     $mux                          901
     $not                            1
     $reduce_and                     2
     $sdffe                         38
     $sub                           32

=== design hierarchy ===

   lstm_gate_18_10_32_1              1
     elementwise_add_core_18_18_32      0
     elementwise_mult_core_18_18_10_32_1      0
       dsp_signed_mult_18x18_unit_18_18_1      0
       fp_rounding_unit_1_37_10      0
     shift_register_group_18_32_10      0
       shift_register_unit_18_18      0
     sigmoid_core_18_18_10_32_1      0
       abs_unit_18                   0
       dsp_signed_mac_18_13_23_32      0
       fp_rounding_unit_1_32_11      0
       shift_register_unit_1_3       0

   Number of wires:                397
   Number of wire bits:           5837
   Number of public wires:         397
   Number of public wire bits:    5837
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     $and                            1

End of script. Logfile hash: ee607013cf, CPU: user 0.66s system 0.02s, MEM: 27.68 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 22% 2x opt_clean (0 sec), 17% 2x read_verilog (0 sec), ...
