{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366870248230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 32-bit " "Running Quartus II 32-bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366870248231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 23:10:48 2013 " "Processing started: Wed Apr 24 23:10:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366870248231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366870248231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MonPro -c MonPro --analyze_file=D:/altera/12.1sp1/MonPro/monpro.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off MonPro -c MonPro --analyze_file=D:/altera/12.1sp1/MonPro/monpro.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366870248231 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1366870248514 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "WIDTH monpro.v(18) " "Verilog HDL Compiler Directive warning at monpro.v(18): text macro \"WIDTH\" is undefined" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 18 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0 -1 1366870248567 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "monpro.v(49) " "Verilog HDL information at monpro.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1366870248568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S0 s0 monpro.v(23) " "Verilog HDL Declaration information at monpro.v(23): object \"S0\" differs only in case from object \"s0\" in the same scope" {  } { { "monpro.v" "" { Text "D:/altera/12.1sp1/MonPro/monpro.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1366870248568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analyze Current File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366870248575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 23:10:48 2013 " "Processing ended: Wed Apr 24 23:10:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366870248575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366870248575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366870248575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366870248575 ""}
