{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7420, "design__instance__area": 108976, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 159, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 14, "power__internal__total": 0.009588394314050674, "power__switching__total": 0.00441831024363637, "power__leakage__total": 1.7986091052080155e-06, "power__total": 0.01400850247591734, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5697411592660493, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6125272684660348, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5841635118753344, "timing__setup__ws__corner:nom_tt_025C_5v00": 48.10323298064137, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.584163, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 20, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 159, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8233607362288765, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8915988200105271, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3065855434081117, "timing__setup__ws__corner:nom_ss_125C_4v50": 38.310582457432105, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.306586, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 51.288326, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 159, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4568733021220026, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.48762639750714953, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26380232078807186, "timing__setup__ws__corner:nom_ff_n40C_5v50": 52.466381169107066, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.263802, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 22, "design__max_fanout_violation__count": 159, "design__max_cap_violation__count": 17, "clock__skew__worst_hold": -0.45321811475465346, "clock__skew__worst_setup": 0.4803285682929843, "timing__hold__ws": 0.262143758564677, "timing__setup__ws": 37.66285168119412, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262144, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.911415, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 546.6 564.52", "design__core__bbox": "6.72 15.68 539.84 548.8", "design__io": 77, "design__die__area": 308567, "design__core__area": 284217, "design__instance__count__stdcell": 7420, "design__instance__area__stdcell": 108976, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.383427, "design__instance__utilization__stdcell": 0.383427, "design__instance__count__class:tie_cell": 2, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 206, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2458, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 272, "design__instance__count__class:tap_cell": 1863, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 29847302, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 29934.8, "design__instance__displacement__mean": 4.034, "design__instance__displacement__max": 67.2, "route__wirelength__estimated": 138256, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 265, "design__instance__count__class:clock_buffer": 138, "design__instance__count__class:clock_inverter": 62, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1746, "route__net": 3477, "route__net__special": 2, "route__drc_errors__iter:1": 761, "route__wirelength__iter:1": 167328, "route__drc_errors__iter:2": 116, "route__wirelength__iter:2": 166112, "route__drc_errors__iter:3": 101, "route__wirelength__iter:3": 165850, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 165746, "route__drc_errors": 0, "route__wirelength": 165746, "route__vias": 26189, "route__vias__singlecut": 26189, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1072.23, "design__instance__count__class:fill_cell": 11240, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 94, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 94, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 94, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 159, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5643341509385992, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6022228441938499, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5795967203566836, "timing__setup__ws__corner:min_tt_025C_5v00": 48.42043347771044, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.579597, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 94, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 14, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 159, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8139273929664483, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.874717878443676, "timing__hold__ws__corner:min_ss_125C_4v50": 1.2990242582627518, "timing__setup__ws__corner:min_ss_125C_4v50": 38.84240949933492, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.299024, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.59811, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 94, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 159, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.45321811475465346, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4803285682929843, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.262143758564677, "timing__setup__ws__corner:min_ff_n40C_5v50": 52.67683327525016, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.262144, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 94, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 159, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 16, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.57619688429222, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6247257332717974, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5874568775487252, "timing__setup__ws__corner:max_tt_025C_5v00": 47.72588503928913, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.587457, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 94, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 22, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 159, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 17, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8346359395412491, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9117091784027421, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3140056081807452, "timing__setup__ws__corner:max_ss_125C_4v50": 37.66285168119412, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.314006, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.911415, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 94, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 159, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 16, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4612294843269256, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4962660423068259, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2658286999099276, "timing__setup__ws__corner:max_ff_n40C_5v50": 52.21663604856516, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265829, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 94, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 94, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99973, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00026762, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000167549, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.98167e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000167549, "design_powergrid__voltage__worst": 0.000167549, "design_powergrid__voltage__worst__net:VDD": 4.99973, "design_powergrid__drop__worst": 0.00026762, "design_powergrid__drop__worst__net:VDD": 0.00026762, "design_powergrid__voltage__worst__net:VSS": 0.000167549, "design_powergrid__drop__worst__net:VSS": 0.000167549, "ir__voltage__worst": 5, "ir__drop__avg": 3.98e-05, "ir__drop__worst": 0.000268, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}