# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/34f8/hdl" --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/d0f7" --include "G:/Vivado/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../Test_dma.srcs/sources_1/new/Ext_Mod.v" \
"../../../../Test_dma.ip_user_files/bd/Test/ip/Test_xlconstant_0_0/sim/Test_xlconstant_0_0.v" \
"../../../../Test_dma.ip_user_files/bd/Test/ip/Test_Ext_Mod_0_0/sim/Test_Ext_Mod_0_0.v" \
"../../../../Test_dma.ip_user_files/bd/Test/ip/Test_xlconcat_0_0/sim/Test_xlconcat_0_0.v" \
"../../../../Test_dma.ip_user_files/bd/Test/sim/Test.v" \
"../../../../Test_dma.srcs/sources_1/bd/Test/hdl/Test_wrapper.v" \

sv xil_defaultlib  --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/34f8/hdl" --include "../../../../Test_dma.srcs/sources_1/bd/base/ipshared/d0f7" --include "G:/Vivado/Vivado/2020.2/data/xilinx_vip/include" \
"../../../../Test_dma.srcs/sim_1/new/Test_wrapper_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
