
Aerosentinel_Argus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018584  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000748  08018858  08018858  00019858  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08018fa0  08018fa0  00019fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08018fa8  08018fa8  00019fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08018fac  08018fac  00019fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000358  24000000  08018fb0  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000018a0  24000358  08019308  0001a358  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  24001bf8  08019308  0001abf8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001a358  2**0
                  CONTENTS, READONLY
 10 .debug_info   000338af  00000000  00000000  0001a386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000557f  00000000  00000000  0004dc35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000029c0  00000000  00000000  000531b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00002123  00000000  00000000  00055b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000be2f  00000000  00000000  00057c9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00036b76  00000000  00000000  00063aca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016ccef  00000000  00000000  0009a640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0020732f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000c98c  00000000  00000000  00207374  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000076  00000000  00000000  00213d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000358 	.word	0x24000358
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801883c 	.word	0x0801883c

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400035c 	.word	0x2400035c
 800030c:	0801883c 	.word	0x0801883c

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	@ 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_uldivmod>:
 8000738:	b953      	cbnz	r3, 8000750 <__aeabi_uldivmod+0x18>
 800073a:	b94a      	cbnz	r2, 8000750 <__aeabi_uldivmod+0x18>
 800073c:	2900      	cmp	r1, #0
 800073e:	bf08      	it	eq
 8000740:	2800      	cmpeq	r0, #0
 8000742:	bf1c      	itt	ne
 8000744:	f04f 31ff 	movne.w	r1, #4294967295
 8000748:	f04f 30ff 	movne.w	r0, #4294967295
 800074c:	f000 b9a2 	b.w	8000a94 <__aeabi_idiv0>
 8000750:	f1ad 0c08 	sub.w	ip, sp, #8
 8000754:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000758:	f000 f83e 	bl	80007d8 <__udivmoddi4>
 800075c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr

08000768 <__aeabi_d2lz>:
 8000768:	b508      	push	{r3, lr}
 800076a:	4602      	mov	r2, r0
 800076c:	460b      	mov	r3, r1
 800076e:	ec43 2b17 	vmov	d7, r2, r3
 8000772:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077a:	d403      	bmi.n	8000784 <__aeabi_d2lz+0x1c>
 800077c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000780:	f000 b80a 	b.w	8000798 <__aeabi_d2ulz>
 8000784:	eeb1 7b47 	vneg.f64	d7, d7
 8000788:	ec51 0b17 	vmov	r0, r1, d7
 800078c:	f000 f804 	bl	8000798 <__aeabi_d2ulz>
 8000790:	4240      	negs	r0, r0
 8000792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000796:	bd08      	pop	{r3, pc}

08000798 <__aeabi_d2ulz>:
 8000798:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007c8 <__aeabi_d2ulz+0x30>
 800079c:	ec41 0b17 	vmov	d7, r0, r1
 80007a0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007d0 <__aeabi_d2ulz+0x38>
 80007a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007a8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007ac:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007b0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007b8:	ee16 1a10 	vmov	r1, s12
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	00000000 	.word	0x00000000
 80007cc:	3df00000 	.word	0x3df00000
 80007d0:	00000000 	.word	0x00000000
 80007d4:	41f00000 	.word	0x41f00000

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9d08      	ldr	r5, [sp, #32]
 80007de:	460c      	mov	r4, r1
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d14e      	bne.n	8000882 <__udivmoddi4+0xaa>
 80007e4:	4694      	mov	ip, r2
 80007e6:	458c      	cmp	ip, r1
 80007e8:	4686      	mov	lr, r0
 80007ea:	fab2 f282 	clz	r2, r2
 80007ee:	d962      	bls.n	80008b6 <__udivmoddi4+0xde>
 80007f0:	b14a      	cbz	r2, 8000806 <__udivmoddi4+0x2e>
 80007f2:	f1c2 0320 	rsb	r3, r2, #32
 80007f6:	4091      	lsls	r1, r2
 80007f8:	fa20 f303 	lsr.w	r3, r0, r3
 80007fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000800:	4319      	orrs	r1, r3
 8000802:	fa00 fe02 	lsl.w	lr, r0, r2
 8000806:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800080a:	fa1f f68c 	uxth.w	r6, ip
 800080e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000812:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000816:	fb07 1114 	mls	r1, r7, r4, r1
 800081a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800081e:	fb04 f106 	mul.w	r1, r4, r6
 8000822:	4299      	cmp	r1, r3
 8000824:	d90a      	bls.n	800083c <__udivmoddi4+0x64>
 8000826:	eb1c 0303 	adds.w	r3, ip, r3
 800082a:	f104 30ff 	add.w	r0, r4, #4294967295
 800082e:	f080 8112 	bcs.w	8000a56 <__udivmoddi4+0x27e>
 8000832:	4299      	cmp	r1, r3
 8000834:	f240 810f 	bls.w	8000a56 <__udivmoddi4+0x27e>
 8000838:	3c02      	subs	r4, #2
 800083a:	4463      	add	r3, ip
 800083c:	1a59      	subs	r1, r3, r1
 800083e:	fa1f f38e 	uxth.w	r3, lr
 8000842:	fbb1 f0f7 	udiv	r0, r1, r7
 8000846:	fb07 1110 	mls	r1, r7, r0, r1
 800084a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800084e:	fb00 f606 	mul.w	r6, r0, r6
 8000852:	429e      	cmp	r6, r3
 8000854:	d90a      	bls.n	800086c <__udivmoddi4+0x94>
 8000856:	eb1c 0303 	adds.w	r3, ip, r3
 800085a:	f100 31ff 	add.w	r1, r0, #4294967295
 800085e:	f080 80fc 	bcs.w	8000a5a <__udivmoddi4+0x282>
 8000862:	429e      	cmp	r6, r3
 8000864:	f240 80f9 	bls.w	8000a5a <__udivmoddi4+0x282>
 8000868:	4463      	add	r3, ip
 800086a:	3802      	subs	r0, #2
 800086c:	1b9b      	subs	r3, r3, r6
 800086e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000872:	2100      	movs	r1, #0
 8000874:	b11d      	cbz	r5, 800087e <__udivmoddi4+0xa6>
 8000876:	40d3      	lsrs	r3, r2
 8000878:	2200      	movs	r2, #0
 800087a:	e9c5 3200 	strd	r3, r2, [r5]
 800087e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000882:	428b      	cmp	r3, r1
 8000884:	d905      	bls.n	8000892 <__udivmoddi4+0xba>
 8000886:	b10d      	cbz	r5, 800088c <__udivmoddi4+0xb4>
 8000888:	e9c5 0100 	strd	r0, r1, [r5]
 800088c:	2100      	movs	r1, #0
 800088e:	4608      	mov	r0, r1
 8000890:	e7f5      	b.n	800087e <__udivmoddi4+0xa6>
 8000892:	fab3 f183 	clz	r1, r3
 8000896:	2900      	cmp	r1, #0
 8000898:	d146      	bne.n	8000928 <__udivmoddi4+0x150>
 800089a:	42a3      	cmp	r3, r4
 800089c:	d302      	bcc.n	80008a4 <__udivmoddi4+0xcc>
 800089e:	4290      	cmp	r0, r2
 80008a0:	f0c0 80f0 	bcc.w	8000a84 <__udivmoddi4+0x2ac>
 80008a4:	1a86      	subs	r6, r0, r2
 80008a6:	eb64 0303 	sbc.w	r3, r4, r3
 80008aa:	2001      	movs	r0, #1
 80008ac:	2d00      	cmp	r5, #0
 80008ae:	d0e6      	beq.n	800087e <__udivmoddi4+0xa6>
 80008b0:	e9c5 6300 	strd	r6, r3, [r5]
 80008b4:	e7e3      	b.n	800087e <__udivmoddi4+0xa6>
 80008b6:	2a00      	cmp	r2, #0
 80008b8:	f040 8090 	bne.w	80009dc <__udivmoddi4+0x204>
 80008bc:	eba1 040c 	sub.w	r4, r1, ip
 80008c0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008c4:	fa1f f78c 	uxth.w	r7, ip
 80008c8:	2101      	movs	r1, #1
 80008ca:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008d2:	fb08 4416 	mls	r4, r8, r6, r4
 80008d6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008da:	fb07 f006 	mul.w	r0, r7, r6
 80008de:	4298      	cmp	r0, r3
 80008e0:	d908      	bls.n	80008f4 <__udivmoddi4+0x11c>
 80008e2:	eb1c 0303 	adds.w	r3, ip, r3
 80008e6:	f106 34ff 	add.w	r4, r6, #4294967295
 80008ea:	d202      	bcs.n	80008f2 <__udivmoddi4+0x11a>
 80008ec:	4298      	cmp	r0, r3
 80008ee:	f200 80cd 	bhi.w	8000a8c <__udivmoddi4+0x2b4>
 80008f2:	4626      	mov	r6, r4
 80008f4:	1a1c      	subs	r4, r3, r0
 80008f6:	fa1f f38e 	uxth.w	r3, lr
 80008fa:	fbb4 f0f8 	udiv	r0, r4, r8
 80008fe:	fb08 4410 	mls	r4, r8, r0, r4
 8000902:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000906:	fb00 f707 	mul.w	r7, r0, r7
 800090a:	429f      	cmp	r7, r3
 800090c:	d908      	bls.n	8000920 <__udivmoddi4+0x148>
 800090e:	eb1c 0303 	adds.w	r3, ip, r3
 8000912:	f100 34ff 	add.w	r4, r0, #4294967295
 8000916:	d202      	bcs.n	800091e <__udivmoddi4+0x146>
 8000918:	429f      	cmp	r7, r3
 800091a:	f200 80b0 	bhi.w	8000a7e <__udivmoddi4+0x2a6>
 800091e:	4620      	mov	r0, r4
 8000920:	1bdb      	subs	r3, r3, r7
 8000922:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000926:	e7a5      	b.n	8000874 <__udivmoddi4+0x9c>
 8000928:	f1c1 0620 	rsb	r6, r1, #32
 800092c:	408b      	lsls	r3, r1
 800092e:	fa22 f706 	lsr.w	r7, r2, r6
 8000932:	431f      	orrs	r7, r3
 8000934:	fa20 fc06 	lsr.w	ip, r0, r6
 8000938:	fa04 f301 	lsl.w	r3, r4, r1
 800093c:	ea43 030c 	orr.w	r3, r3, ip
 8000940:	40f4      	lsrs	r4, r6
 8000942:	fa00 f801 	lsl.w	r8, r0, r1
 8000946:	0c38      	lsrs	r0, r7, #16
 8000948:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800094c:	fbb4 fef0 	udiv	lr, r4, r0
 8000950:	fa1f fc87 	uxth.w	ip, r7
 8000954:	fb00 441e 	mls	r4, r0, lr, r4
 8000958:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800095c:	fb0e f90c 	mul.w	r9, lr, ip
 8000960:	45a1      	cmp	r9, r4
 8000962:	fa02 f201 	lsl.w	r2, r2, r1
 8000966:	d90a      	bls.n	800097e <__udivmoddi4+0x1a6>
 8000968:	193c      	adds	r4, r7, r4
 800096a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800096e:	f080 8084 	bcs.w	8000a7a <__udivmoddi4+0x2a2>
 8000972:	45a1      	cmp	r9, r4
 8000974:	f240 8081 	bls.w	8000a7a <__udivmoddi4+0x2a2>
 8000978:	f1ae 0e02 	sub.w	lr, lr, #2
 800097c:	443c      	add	r4, r7
 800097e:	eba4 0409 	sub.w	r4, r4, r9
 8000982:	fa1f f983 	uxth.w	r9, r3
 8000986:	fbb4 f3f0 	udiv	r3, r4, r0
 800098a:	fb00 4413 	mls	r4, r0, r3, r4
 800098e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000992:	fb03 fc0c 	mul.w	ip, r3, ip
 8000996:	45a4      	cmp	ip, r4
 8000998:	d907      	bls.n	80009aa <__udivmoddi4+0x1d2>
 800099a:	193c      	adds	r4, r7, r4
 800099c:	f103 30ff 	add.w	r0, r3, #4294967295
 80009a0:	d267      	bcs.n	8000a72 <__udivmoddi4+0x29a>
 80009a2:	45a4      	cmp	ip, r4
 80009a4:	d965      	bls.n	8000a72 <__udivmoddi4+0x29a>
 80009a6:	3b02      	subs	r3, #2
 80009a8:	443c      	add	r4, r7
 80009aa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80009ae:	fba0 9302 	umull	r9, r3, r0, r2
 80009b2:	eba4 040c 	sub.w	r4, r4, ip
 80009b6:	429c      	cmp	r4, r3
 80009b8:	46ce      	mov	lr, r9
 80009ba:	469c      	mov	ip, r3
 80009bc:	d351      	bcc.n	8000a62 <__udivmoddi4+0x28a>
 80009be:	d04e      	beq.n	8000a5e <__udivmoddi4+0x286>
 80009c0:	b155      	cbz	r5, 80009d8 <__udivmoddi4+0x200>
 80009c2:	ebb8 030e 	subs.w	r3, r8, lr
 80009c6:	eb64 040c 	sbc.w	r4, r4, ip
 80009ca:	fa04 f606 	lsl.w	r6, r4, r6
 80009ce:	40cb      	lsrs	r3, r1
 80009d0:	431e      	orrs	r6, r3
 80009d2:	40cc      	lsrs	r4, r1
 80009d4:	e9c5 6400 	strd	r6, r4, [r5]
 80009d8:	2100      	movs	r1, #0
 80009da:	e750      	b.n	800087e <__udivmoddi4+0xa6>
 80009dc:	f1c2 0320 	rsb	r3, r2, #32
 80009e0:	fa20 f103 	lsr.w	r1, r0, r3
 80009e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80009e8:	fa24 f303 	lsr.w	r3, r4, r3
 80009ec:	4094      	lsls	r4, r2
 80009ee:	430c      	orrs	r4, r1
 80009f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009f4:	fa00 fe02 	lsl.w	lr, r0, r2
 80009f8:	fa1f f78c 	uxth.w	r7, ip
 80009fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a00:	fb08 3110 	mls	r1, r8, r0, r3
 8000a04:	0c23      	lsrs	r3, r4, #16
 8000a06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a0a:	fb00 f107 	mul.w	r1, r0, r7
 8000a0e:	4299      	cmp	r1, r3
 8000a10:	d908      	bls.n	8000a24 <__udivmoddi4+0x24c>
 8000a12:	eb1c 0303 	adds.w	r3, ip, r3
 8000a16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a1a:	d22c      	bcs.n	8000a76 <__udivmoddi4+0x29e>
 8000a1c:	4299      	cmp	r1, r3
 8000a1e:	d92a      	bls.n	8000a76 <__udivmoddi4+0x29e>
 8000a20:	3802      	subs	r0, #2
 8000a22:	4463      	add	r3, ip
 8000a24:	1a5b      	subs	r3, r3, r1
 8000a26:	b2a4      	uxth	r4, r4
 8000a28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a34:	fb01 f307 	mul.w	r3, r1, r7
 8000a38:	42a3      	cmp	r3, r4
 8000a3a:	d908      	bls.n	8000a4e <__udivmoddi4+0x276>
 8000a3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a44:	d213      	bcs.n	8000a6e <__udivmoddi4+0x296>
 8000a46:	42a3      	cmp	r3, r4
 8000a48:	d911      	bls.n	8000a6e <__udivmoddi4+0x296>
 8000a4a:	3902      	subs	r1, #2
 8000a4c:	4464      	add	r4, ip
 8000a4e:	1ae4      	subs	r4, r4, r3
 8000a50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a54:	e739      	b.n	80008ca <__udivmoddi4+0xf2>
 8000a56:	4604      	mov	r4, r0
 8000a58:	e6f0      	b.n	800083c <__udivmoddi4+0x64>
 8000a5a:	4608      	mov	r0, r1
 8000a5c:	e706      	b.n	800086c <__udivmoddi4+0x94>
 8000a5e:	45c8      	cmp	r8, r9
 8000a60:	d2ae      	bcs.n	80009c0 <__udivmoddi4+0x1e8>
 8000a62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a6a:	3801      	subs	r0, #1
 8000a6c:	e7a8      	b.n	80009c0 <__udivmoddi4+0x1e8>
 8000a6e:	4631      	mov	r1, r6
 8000a70:	e7ed      	b.n	8000a4e <__udivmoddi4+0x276>
 8000a72:	4603      	mov	r3, r0
 8000a74:	e799      	b.n	80009aa <__udivmoddi4+0x1d2>
 8000a76:	4630      	mov	r0, r6
 8000a78:	e7d4      	b.n	8000a24 <__udivmoddi4+0x24c>
 8000a7a:	46d6      	mov	lr, sl
 8000a7c:	e77f      	b.n	800097e <__udivmoddi4+0x1a6>
 8000a7e:	4463      	add	r3, ip
 8000a80:	3802      	subs	r0, #2
 8000a82:	e74d      	b.n	8000920 <__udivmoddi4+0x148>
 8000a84:	4606      	mov	r6, r0
 8000a86:	4623      	mov	r3, r4
 8000a88:	4608      	mov	r0, r1
 8000a8a:	e70f      	b.n	80008ac <__udivmoddi4+0xd4>
 8000a8c:	3e02      	subs	r6, #2
 8000a8e:	4463      	add	r3, ip
 8000a90:	e730      	b.n	80008f4 <__udivmoddi4+0x11c>
 8000a92:	bf00      	nop

08000a94 <__aeabi_idiv0>:
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <bme680_platform_read>:
  *
  */


int8_t bme680_platform_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af02      	add	r7, sp, #8
 8000a9e:	60b9      	str	r1, [r7, #8]
 8000aa0:	607a      	str	r2, [r7, #4]
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	73fb      	strb	r3, [r7, #15]
	BME_GTXBuffer[0] = reg_addr | 0x80;
 8000aa8:	7bfb      	ldrb	r3, [r7, #15]
 8000aaa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000aae:	b2da      	uxtb	r2, r3
 8000ab0:	4b15      	ldr	r3, [pc, #84]	@ (8000b08 <bme680_platform_read+0x70>)
 8000ab2:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_RESET); // NSS low
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000aba:	4814      	ldr	r0, [pc, #80]	@ (8000b0c <bme680_platform_read+0x74>)
 8000abc:	f008 f88e 	bl	8008bdc <HAL_GPIO_WritePin>

    //HAL_SPI_TransmitReceive(&hspi2, pTxData, pRxData, ReadNumbr+1, BUS_TIMEOUT); // timeout 1000msec;
    HAL_SPI_TransmitReceive(&hspi2, BME_GTXBuffer, BME_GRXBuffer, length+1, 1000); // timeout 1000msec;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	b29b      	uxth	r3, r3
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000acc:	9200      	str	r2, [sp, #0]
 8000ace:	4a10      	ldr	r2, [pc, #64]	@ (8000b10 <bme680_platform_read+0x78>)
 8000ad0:	490d      	ldr	r1, [pc, #52]	@ (8000b08 <bme680_platform_read+0x70>)
 8000ad2:	4810      	ldr	r0, [pc, #64]	@ (8000b14 <bme680_platform_read+0x7c>)
 8000ad4:	f00e fb40 	bl	800f158 <HAL_SPI_TransmitReceive>
    while(hspi2.State == HAL_SPI_STATE_BUSY);  // wait for xmission complete
 8000ad8:	bf00      	nop
 8000ada:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <bme680_platform_read+0x7c>)
 8000adc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	2b02      	cmp	r3, #2
 8000ae4:	d0f9      	beq.n	8000ada <bme680_platform_read+0x42>

    HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_SET); // NSS High
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000aec:	4807      	ldr	r0, [pc, #28]	@ (8000b0c <bme680_platform_read+0x74>)
 8000aee:	f008 f875 	bl	8008bdc <HAL_GPIO_WritePin>
    memcpy(reg_data, BME_GRXBuffer+1, length);
 8000af2:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <bme680_platform_read+0x80>)
 8000af4:	687a      	ldr	r2, [r7, #4]
 8000af6:	4619      	mov	r1, r3
 8000af8:	68b8      	ldr	r0, [r7, #8]
 8000afa:	f014 fc9a 	bl	8015432 <memcpy>

    return 0;
 8000afe:	2300      	movs	r3, #0
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3710      	adds	r7, #16
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	240003e4 	.word	0x240003e4
 8000b0c:	58020400 	.word	0x58020400
 8000b10:	240005e4 	.word	0x240005e4
 8000b14:	2400188c 	.word	0x2400188c
 8000b18:	240005e5 	.word	0x240005e5

08000b1c <bme680_platform_write>:

int8_t bme680_platform_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	60b9      	str	r1, [r7, #8]
 8000b24:	607a      	str	r2, [r7, #4]
 8000b26:	603b      	str	r3, [r7, #0]
 8000b28:	4603      	mov	r3, r0
 8000b2a:	73fb      	strb	r3, [r7, #15]
	BME_GTXBuffer[0] = reg_addr & 0x7F;
 8000b2c:	7bfb      	ldrb	r3, [r7, #15]
 8000b2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b32:	b2da      	uxtb	r2, r3
 8000b34:	4b14      	ldr	r3, [pc, #80]	@ (8000b88 <bme680_platform_write+0x6c>)
 8000b36:	701a      	strb	r2, [r3, #0]
    memcpy(&BME_GTXBuffer[1], reg_data, length);
 8000b38:	687a      	ldr	r2, [r7, #4]
 8000b3a:	68b9      	ldr	r1, [r7, #8]
 8000b3c:	4813      	ldr	r0, [pc, #76]	@ (8000b8c <bme680_platform_write+0x70>)
 8000b3e:	f014 fc78 	bl	8015432 <memcpy>

    HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_RESET); // NSS low
 8000b42:	2200      	movs	r2, #0
 8000b44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b48:	4811      	ldr	r0, [pc, #68]	@ (8000b90 <bme680_platform_write+0x74>)
 8000b4a:	f008 f847 	bl	8008bdc <HAL_GPIO_WritePin>

    //HAL_SPI_TransmitReceive(&hspi2, pTxData, pRxData, WriteNumbr+1, BUS_TIMEOUT); // send register address + write data
    HAL_SPI_Transmit(&hspi2, BME_GTXBuffer, length+1, 1000); // send register address + write data
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	3301      	adds	r3, #1
 8000b54:	b29a      	uxth	r2, r3
 8000b56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b5a:	490b      	ldr	r1, [pc, #44]	@ (8000b88 <bme680_platform_write+0x6c>)
 8000b5c:	480d      	ldr	r0, [pc, #52]	@ (8000b94 <bme680_platform_write+0x78>)
 8000b5e:	f00d fe9b 	bl	800e898 <HAL_SPI_Transmit>
    while(hspi2.State == HAL_SPI_STATE_BUSY);  // wait for xmission complete
 8000b62:	bf00      	nop
 8000b64:	4b0b      	ldr	r3, [pc, #44]	@ (8000b94 <bme680_platform_write+0x78>)
 8000b66:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8000b6a:	b2db      	uxtb	r3, r3
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d0f9      	beq.n	8000b64 <bme680_platform_write+0x48>

    HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_SET); // NSS High
 8000b70:	2201      	movs	r2, #1
 8000b72:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b76:	4806      	ldr	r0, [pc, #24]	@ (8000b90 <bme680_platform_write+0x74>)
 8000b78:	f008 f830 	bl	8008bdc <HAL_GPIO_WritePin>

    return 0;
 8000b7c:	2300      	movs	r3, #0
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	240003e4 	.word	0x240003e4
 8000b8c:	240003e5 	.word	0x240003e5
 8000b90:	58020400 	.word	0x58020400
 8000b94:	2400188c 	.word	0x2400188c

08000b98 <bme680_delay_func>:
  * @}
  *
  */

void bme680_delay_func(uint32_t period, void *intf_ptr)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	6039      	str	r1, [r7, #0]
	uint32_t i;

	while(period--)
 8000ba2:	e008      	b.n	8000bb6 <bme680_delay_func+0x1e>
	{
		for(i = 0; i < 84; i++)
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	e002      	b.n	8000bb0 <bme680_delay_func+0x18>
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	3301      	adds	r3, #1
 8000bae:	60fb      	str	r3, [r7, #12]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	2b53      	cmp	r3, #83	@ 0x53
 8000bb4:	d9f9      	bls.n	8000baa <bme680_delay_func+0x12>
	while(period--)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	1e5a      	subs	r2, r3, #1
 8000bba:	607a      	str	r2, [r7, #4]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d1f1      	bne.n	8000ba4 <bme680_delay_func+0xc>
		{
			;
		}
	}
	//HAL_Delay(period/1000);
}
 8000bc0:	bf00      	nop
 8000bc2:	bf00      	nop
 8000bc4:	3714      	adds	r7, #20
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
	...

08000bd0 <BME680_Init>:
  *
  * @param  bme680_config     TODO -> Create this structure and add the parameter to this function.
  * @retval         Initialization Status (MANDATORY: return 1 or True -> no Error)
  *
  */
int8_t BME680_Init(){
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0



	uint8_t chipid;
	int8_t rslt = BME68X_OK;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	71fb      	strb	r3, [r7, #7]

	dev_bme->intf = BME68X_SPI_INTF;
 8000bda:	4b44      	ldr	r3, [pc, #272]	@ (8000cec <BME680_Init+0x11c>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	2200      	movs	r2, #0
 8000be0:	731a      	strb	r2, [r3, #12]

	dev_bme->read = bme680_platform_read;
 8000be2:	4b42      	ldr	r3, [pc, #264]	@ (8000cec <BME680_Init+0x11c>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a42      	ldr	r2, [pc, #264]	@ (8000cf0 <BME680_Init+0x120>)
 8000be8:	641a      	str	r2, [r3, #64]	@ 0x40
	dev_bme->write = bme680_platform_write;
 8000bea:	4b40      	ldr	r3, [pc, #256]	@ (8000cec <BME680_Init+0x11c>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	4a41      	ldr	r2, [pc, #260]	@ (8000cf4 <BME680_Init+0x124>)
 8000bf0:	645a      	str	r2, [r3, #68]	@ 0x44
	dev_bme->intf_ptr = &bme680_dev_addr;
 8000bf2:	4b3e      	ldr	r3, [pc, #248]	@ (8000cec <BME680_Init+0x11c>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a40      	ldr	r2, [pc, #256]	@ (8000cf8 <BME680_Init+0x128>)
 8000bf8:	605a      	str	r2, [r3, #4]
	dev_bme->delay_us = bme680_delay_func;
 8000bfa:	4b3c      	ldr	r3, [pc, #240]	@ (8000cec <BME680_Init+0x11c>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a3f      	ldr	r2, [pc, #252]	@ (8000cfc <BME680_Init+0x12c>)
 8000c00:	649a      	str	r2, [r3, #72]	@ 0x48
	dev_bme->amb_temp = 25;
 8000c02:	4b3a      	ldr	r3, [pc, #232]	@ (8000cec <BME680_Init+0x11c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	2219      	movs	r2, #25
 8000c08:	739a      	strb	r2, [r3, #14]
    bme680_delay_func(100000, dev_bme->intf_ptr);
 8000c0a:	4b38      	ldr	r3, [pc, #224]	@ (8000cec <BME680_Init+0x11c>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	4619      	mov	r1, r3
 8000c12:	483b      	ldr	r0, [pc, #236]	@ (8000d00 <BME680_Init+0x130>)
 8000c14:	f7ff ffc0 	bl	8000b98 <bme680_delay_func>

    bme680_platform_read(BME68X_REG_CHIP_ID, &chipid, 1, dev_bme->intf_ptr);
 8000c18:	4b34      	ldr	r3, [pc, #208]	@ (8000cec <BME680_Init+0x11c>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	1db9      	adds	r1, r7, #6
 8000c20:	2201      	movs	r2, #1
 8000c22:	20d0      	movs	r0, #208	@ 0xd0
 8000c24:	f7ff ff38 	bl	8000a98 <bme680_platform_read>

    bme680_delay_func(100000, dev_bme->intf_ptr);
 8000c28:	4b30      	ldr	r3, [pc, #192]	@ (8000cec <BME680_Init+0x11c>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4833      	ldr	r0, [pc, #204]	@ (8000d00 <BME680_Init+0x130>)
 8000c32:	f7ff ffb1 	bl	8000b98 <bme680_delay_func>
	/* Initialize bmi323. */
	rslt += bme68x_init(dev_bme);
 8000c36:	4b2d      	ldr	r3, [pc, #180]	@ (8000cec <BME680_Init+0x11c>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f000 f866 	bl	8000d0c <bme68x_init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	4413      	add	r3, r2
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	71fb      	strb	r3, [r7, #7]

	if (rslt != BME68X_OK)
 8000c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d002      	beq.n	8000c5a <BME680_Init+0x8a>
	{
		//printf("bme680_init() failed, error code: %d\r\n", rslt);
		return rslt;
 8000c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c58:	e044      	b.n	8000ce4 <BME680_Init+0x114>
	else
	{
		//printf("BME680 initialized successfully\r\n");
	}

	rslt += bme68x_get_regs(BME68X_REG_CHIP_ID, &chipid, 1, dev_bme);
 8000c5a:	4b24      	ldr	r3, [pc, #144]	@ (8000cec <BME680_Init+0x11c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	1db9      	adds	r1, r7, #6
 8000c60:	2201      	movs	r2, #1
 8000c62:	20d0      	movs	r0, #208	@ 0xd0
 8000c64:	f000 f910 	bl	8000e88 <bme68x_get_regs>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	b2da      	uxtb	r2, r3
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	4413      	add	r3, r2
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	71fb      	strb	r3, [r7, #7]
	if (rslt != BME68X_OK)
 8000c74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d002      	beq.n	8000c82 <BME680_Init+0xb2>
	{
		//printf("read chip ID failed, error code: %d\r\n", rslt);
		return rslt;
 8000c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c80:	e030      	b.n	8000ce4 <BME680_Init+0x114>
	}

	bme680_config.os_hum = BME68X_OS_2X;
 8000c82:	4b20      	ldr	r3, [pc, #128]	@ (8000d04 <BME680_Init+0x134>)
 8000c84:	2202      	movs	r2, #2
 8000c86:	701a      	strb	r2, [r3, #0]
	bme680_config.os_pres = BME68X_OS_4X;
 8000c88:	4b1e      	ldr	r3, [pc, #120]	@ (8000d04 <BME680_Init+0x134>)
 8000c8a:	2203      	movs	r2, #3
 8000c8c:	709a      	strb	r2, [r3, #2]
	bme680_config.os_temp = BME68X_OS_8X;
 8000c8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000d04 <BME680_Init+0x134>)
 8000c90:	2204      	movs	r2, #4
 8000c92:	705a      	strb	r2, [r3, #1]
	bme680_config.filter = BME68X_FILTER_SIZE_3;
 8000c94:	4b1b      	ldr	r3, [pc, #108]	@ (8000d04 <BME680_Init+0x134>)
 8000c96:	2202      	movs	r2, #2
 8000c98:	70da      	strb	r2, [r3, #3]

	rslt += bme68x_set_conf(&bme680_config, dev_bme);
 8000c9a:	4b14      	ldr	r3, [pc, #80]	@ (8000cec <BME680_Init+0x11c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4818      	ldr	r0, [pc, #96]	@ (8000d04 <BME680_Init+0x134>)
 8000ca2:	f000 f979 	bl	8000f98 <bme68x_set_conf>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	b2da      	uxtb	r2, r3
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	4413      	add	r3, r2
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	71fb      	strb	r3, [r7, #7]

	heater_config.enable = 1;
 8000cb2:	4b15      	ldr	r3, [pc, #84]	@ (8000d08 <BME680_Init+0x138>)
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	701a      	strb	r2, [r3, #0]
	heater_config.heatr_temp = 320; //Target temperature in degrees Celsius
 8000cb8:	4b13      	ldr	r3, [pc, #76]	@ (8000d08 <BME680_Init+0x138>)
 8000cba:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000cbe:	805a      	strh	r2, [r3, #2]
	heater_config.heatr_dur = 150; // Heating duration in milliseconds
 8000cc0:	4b11      	ldr	r3, [pc, #68]	@ (8000d08 <BME680_Init+0x138>)
 8000cc2:	2296      	movs	r2, #150	@ 0x96
 8000cc4:	809a      	strh	r2, [r3, #4]

	rslt += bme68x_set_heatr_conf(BME68X_FORCED_MODE, &heater_config, dev_bme);
 8000cc6:	4b09      	ldr	r3, [pc, #36]	@ (8000cec <BME680_Init+0x11c>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	461a      	mov	r2, r3
 8000ccc:	490e      	ldr	r1, [pc, #56]	@ (8000d08 <BME680_Init+0x138>)
 8000cce:	2001      	movs	r0, #1
 8000cd0:	f000 fae7 	bl	80012a2 <bme68x_set_heatr_conf>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	4413      	add	r3, r2
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	71fb      	strb	r3, [r7, #7]




    return rslt;
 8000ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	24000000 	.word	0x24000000
 8000cf0:	08000a99 	.word	0x08000a99
 8000cf4:	08000b1d 	.word	0x08000b1d
 8000cf8:	240003e0 	.word	0x240003e0
 8000cfc:	08000b99 	.word	0x08000b99
 8000d00:	000186a0 	.word	0x000186a0
 8000d04:	240003c4 	.word	0x240003c4
 8000d08:	240003cc 	.word	0x240003cc

08000d0c <bme68x_init>:
/* @brief This API reads the chip-id of the sensor which is the first step to
* verify the sensor and also calibrates the sensor
* As this API is the entry point, call this API before using other APIs.
*/
int8_t bme68x_init(struct bme68x_dev *dev)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    (void) bme68x_soft_reset(dev);
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	f000 f8fb 	bl	8000f10 <bme68x_soft_reset>

    rslt = bme68x_get_regs(BME68X_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000d1a:	6879      	ldr	r1, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2201      	movs	r2, #1
 8000d20:	20d0      	movs	r0, #208	@ 0xd0
 8000d22:	f000 f8b1 	bl	8000e88 <bme68x_get_regs>
 8000d26:	4603      	mov	r3, r0
 8000d28:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 8000d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d114      	bne.n	8000d5c <bme68x_init+0x50>
    {
        if (dev->chip_id == BME68X_CHIP_ID)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b61      	cmp	r3, #97	@ 0x61
 8000d38:	d10e      	bne.n	8000d58 <bme68x_init+0x4c>
        {
            /* Read Variant ID */
            rslt = read_variant_id(dev);
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f000 ff80 	bl	8001c40 <read_variant_id>
 8000d40:	4603      	mov	r3, r0
 8000d42:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 8000d44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d107      	bne.n	8000d5c <bme68x_init+0x50>
            {
                /* Get the Calibration data */
                rslt = get_calib_data(dev);
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f000 fe73 	bl	8001a38 <get_calib_data>
 8000d52:	4603      	mov	r3, r0
 8000d54:	73fb      	strb	r3, [r7, #15]
 8000d56:	e001      	b.n	8000d5c <bme68x_init+0x50>
            }
        }
        else
        {
            rslt = BME68X_E_DEV_NOT_FOUND;
 8000d58:	23fd      	movs	r3, #253	@ 0xfd
 8000d5a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8000d5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3710      	adds	r7, #16
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <bme68x_set_regs>:

/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8000d68:	b5b0      	push	{r4, r5, r7, lr}
 8000d6a:	b08a      	sub	sp, #40	@ 0x28
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]
 8000d74:	603b      	str	r3, [r7, #0]
    int8_t rslt;

    /* Length of the temporary buffer is 2*(length of register)*/
    uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 8000d76:	2300      	movs	r3, #0
 8000d78:	613b      	str	r3, [r7, #16]
 8000d7a:	f107 0314 	add.w	r3, r7, #20
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	60da      	str	r2, [r3, #12]
    uint16_t index;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8000d88:	6838      	ldr	r0, [r7, #0]
 8000d8a:	f000 fca9 	bl	80016e0 <null_ptr_check>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if ((rslt == BME68X_OK) && reg_addr && reg_data)
 8000d94:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d16c      	bne.n	8000e76 <bme68x_set_regs+0x10e>
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d069      	beq.n	8000e76 <bme68x_set_regs+0x10e>
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d066      	beq.n	8000e76 <bme68x_set_regs+0x10e>
    {
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d05d      	beq.n	8000e6a <bme68x_set_regs+0x102>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2b0a      	cmp	r3, #10
 8000db2:	d85a      	bhi.n	8000e6a <bme68x_set_regs+0x102>
        {
            /* Interleave the 2 arrays */
            for (index = 0; index < len; index++)
 8000db4:	2300      	movs	r3, #0
 8000db6:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000db8:	e034      	b.n	8000e24 <bme68x_set_regs+0xbc>
            {
                if (dev->intf == BME68X_SPI_INTF)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	7b1b      	ldrb	r3, [r3, #12]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d118      	bne.n	8000df4 <bme68x_set_regs+0x8c>
                {
                    /* Set the memory page */
                    rslt = set_mem_page(reg_addr[index], dev);
 8000dc2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000dc4:	68fa      	ldr	r2, [r7, #12]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	6839      	ldr	r1, [r7, #0]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f000 fbc6 	bl	800155e <set_mem_page>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 8000dd8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000dda:	68fa      	ldr	r2, [r7, #12]
 8000ddc:	4413      	add	r3, r2
 8000dde:	781a      	ldrb	r2, [r3, #0]
 8000de0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	3328      	adds	r3, #40	@ 0x28
 8000dec:	443b      	add	r3, r7
 8000dee:	f803 2c18 	strb.w	r2, [r3, #-24]
 8000df2:	e009      	b.n	8000e08 <bme68x_set_regs+0xa0>
                }
                else
                {
                    tmp_buff[(2 * index)] = reg_addr[index];
 8000df4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000df6:	68fa      	ldr	r2, [r7, #12]
 8000df8:	441a      	add	r2, r3
 8000dfa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000dfc:	005b      	lsls	r3, r3, #1
 8000dfe:	7812      	ldrb	r2, [r2, #0]
 8000e00:	3328      	adds	r3, #40	@ 0x28
 8000e02:	443b      	add	r3, r7
 8000e04:	f803 2c18 	strb.w	r2, [r3, #-24]
                }

                tmp_buff[(2 * index) + 1] = reg_data[index];
 8000e08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e0a:	68ba      	ldr	r2, [r7, #8]
 8000e0c:	441a      	add	r2, r3
 8000e0e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	3301      	adds	r3, #1
 8000e14:	7812      	ldrb	r2, [r2, #0]
 8000e16:	3328      	adds	r3, #40	@ 0x28
 8000e18:	443b      	add	r3, r7
 8000e1a:	f803 2c18 	strb.w	r2, [r3, #-24]
            for (index = 0; index < len; index++)
 8000e1e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e20:	3301      	adds	r3, #1
 8000e22:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000e24:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d8c6      	bhi.n	8000dba <bme68x_set_regs+0x52>
            }

            /* Write the interleaved array */
            if (rslt == BME68X_OK)
 8000e2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d11e      	bne.n	8000e72 <bme68x_set_regs+0x10a>
            {
                dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1], (2 * len) - 1, dev->intf_ptr);
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8000e38:	7c38      	ldrb	r0, [r7, #16]
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	1e5a      	subs	r2, r3, #1
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	685d      	ldr	r5, [r3, #4]
 8000e44:	f107 0310 	add.w	r3, r7, #16
 8000e48:	1c59      	adds	r1, r3, #1
 8000e4a:	462b      	mov	r3, r5
 8000e4c:	47a0      	blx	r4
 8000e4e:	4603      	mov	r3, r0
 8000e50:	461a      	mov	r2, r3
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d007      	beq.n	8000e72 <bme68x_set_regs+0x10a>
                {
                    rslt = BME68X_E_COM_FAIL;
 8000e62:	23fe      	movs	r3, #254	@ 0xfe
 8000e64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if (rslt == BME68X_OK)
 8000e68:	e003      	b.n	8000e72 <bme68x_set_regs+0x10a>
                }
            }
        }
        else
        {
            rslt = BME68X_E_INVALID_LENGTH;
 8000e6a:	23fc      	movs	r3, #252	@ 0xfc
 8000e6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8000e70:	e004      	b.n	8000e7c <bme68x_set_regs+0x114>
            if (rslt == BME68X_OK)
 8000e72:	bf00      	nop
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8000e74:	e002      	b.n	8000e7c <bme68x_set_regs+0x114>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000e76:	23ff      	movs	r3, #255	@ 0xff
 8000e78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8000e7c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3728      	adds	r7, #40	@ 0x28
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bdb0      	pop	{r4, r5, r7, pc}

08000e88 <bme68x_get_regs>:

/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8000e88:	b590      	push	{r4, r7, lr}
 8000e8a:	b087      	sub	sp, #28
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	603b      	str	r3, [r7, #0]
 8000e94:	4603      	mov	r3, r0
 8000e96:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8000e98:	6838      	ldr	r0, [r7, #0]
 8000e9a:	f000 fc21 	bl	80016e0 <null_ptr_check>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BME68X_OK) && reg_data)
 8000ea2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d12a      	bne.n	8000f00 <bme68x_get_regs+0x78>
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d027      	beq.n	8000f00 <bme68x_get_regs+0x78>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	7b1b      	ldrb	r3, [r3, #12]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d10e      	bne.n	8000ed6 <bme68x_get_regs+0x4e>
        {
            /* Set the memory page */
            rslt = set_mem_page(reg_addr, dev);
 8000eb8:	7bfb      	ldrb	r3, [r7, #15]
 8000eba:	6839      	ldr	r1, [r7, #0]
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f000 fb4e 	bl	800155e <set_mem_page>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	75fb      	strb	r3, [r7, #23]
            if (rslt == BME68X_OK)
 8000ec6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d103      	bne.n	8000ed6 <bme68x_get_regs+0x4e>
            {
                reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 8000ece:	7bfb      	ldrb	r3, [r7, #15]
 8000ed0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ed4:	73fb      	strb	r3, [r7, #15]
            }
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	7bf8      	ldrb	r0, [r7, #15]
 8000ee0:	687a      	ldr	r2, [r7, #4]
 8000ee2:	68b9      	ldr	r1, [r7, #8]
 8000ee4:	47a0      	blx	r4
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	461a      	mov	r2, r3
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d004      	beq.n	8000f04 <bme68x_get_regs+0x7c>
        {
            rslt = BME68X_E_COM_FAIL;
 8000efa:	23fe      	movs	r3, #254	@ 0xfe
 8000efc:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != 0)
 8000efe:	e001      	b.n	8000f04 <bme68x_get_regs+0x7c>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8000f00:	23ff      	movs	r3, #255	@ 0xff
 8000f02:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000f04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	371c      	adds	r7, #28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd90      	pop	{r4, r7, pc}

08000f10 <bme68x_soft_reset>:

/*
 * @brief This API soft-resets the sensor.
 */
int8_t bme68x_soft_reset(struct bme68x_dev *dev)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME68X_REG_SOFT_RESET;
 8000f18:	23e0      	movs	r3, #224	@ 0xe0
 8000f1a:	73bb      	strb	r3, [r7, #14]

    /* 0xb6 is the soft reset command */
    uint8_t soft_rst_cmd = BME68X_SOFT_RESET_CMD;
 8000f1c:	23b6      	movs	r3, #182	@ 0xb6
 8000f1e:	737b      	strb	r3, [r7, #13]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f000 fbdd 	bl	80016e0 <null_ptr_check>
 8000f26:	4603      	mov	r3, r0
 8000f28:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 8000f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d12b      	bne.n	8000f8a <bme68x_soft_reset+0x7a>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	7b1b      	ldrb	r3, [r3, #12]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d104      	bne.n	8000f44 <bme68x_soft_reset+0x34>
        {
            rslt = get_mem_page(dev);
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f000 fb74 	bl	8001628 <get_mem_page>
 8000f40:	4603      	mov	r3, r0
 8000f42:	73fb      	strb	r3, [r7, #15]
        }

        /* Reset the device */
        if (rslt == BME68X_OK)
 8000f44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d11e      	bne.n	8000f8a <bme68x_soft_reset+0x7a>
        {
            rslt = bme68x_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8000f4c:	f107 010d 	add.w	r1, r7, #13
 8000f50:	f107 000e 	add.w	r0, r7, #14
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2201      	movs	r2, #1
 8000f58:	f7ff ff06 	bl	8000d68 <bme68x_set_regs>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME68X_OK)
 8000f60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d110      	bne.n	8000f8a <bme68x_soft_reset+0x7a>
            {
                /* Wait for 5ms */
                dev->delay_us(BME68X_PERIOD_RESET, dev->intf_ptr);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f6c:	687a      	ldr	r2, [r7, #4]
 8000f6e:	6852      	ldr	r2, [r2, #4]
 8000f70:	4611      	mov	r1, r2
 8000f72:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000f76:	4798      	blx	r3

                /* After reset get the memory page */
                if (dev->intf == BME68X_SPI_INTF)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	7b1b      	ldrb	r3, [r3, #12]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d104      	bne.n	8000f8a <bme68x_soft_reset+0x7a>
                {
                    rslt = get_mem_page(dev);
 8000f80:	6878      	ldr	r0, [r7, #4]
 8000f82:	f000 fb51 	bl	8001628 <get_mem_page>
 8000f86:	4603      	mov	r3, r0
 8000f88:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8000f8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <bme68x_set_conf>:

/*
 * @brief This API is used to set the oversampling, filter and odr configuration
 */
int8_t bme68x_set_conf(struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b088      	sub	sp, #32
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t odr20 = 0, odr3 = 1;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	77bb      	strb	r3, [r7, #30]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	777b      	strb	r3, [r7, #29]
    uint8_t current_op_mode;

    /* Register data starting from BME68X_REG_CTRL_GAS_1(0x71) up to BME68X_REG_CONFIG(0x75) */
    uint8_t reg_array[BME68X_LEN_CONFIG] = { 0x71, 0x72, 0x73, 0x74, 0x75 };
 8000faa:	4a7c      	ldr	r2, [pc, #496]	@ (800119c <bme68x_set_conf+0x204>)
 8000fac:	f107 0314 	add.w	r3, r7, #20
 8000fb0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fb4:	6018      	str	r0, [r3, #0]
 8000fb6:	3304      	adds	r3, #4
 8000fb8:	7019      	strb	r1, [r3, #0]
    uint8_t data_array[BME68X_LEN_CONFIG] = { 0 };
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	743b      	strb	r3, [r7, #16]

    rslt = bme68x_get_op_mode(&current_op_mode, dev);
 8000fc2:	f107 031c 	add.w	r3, r7, #28
 8000fc6:	6839      	ldr	r1, [r7, #0]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f000 f94a 	bl	8001262 <bme68x_get_op_mode>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	77fb      	strb	r3, [r7, #31]
    if (rslt == BME68X_OK)
 8000fd2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d105      	bne.n	8000fe6 <bme68x_set_conf+0x4e>
    {
        /* Configure only in the sleep mode */
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 8000fda:	6839      	ldr	r1, [r7, #0]
 8000fdc:	2000      	movs	r0, #0
 8000fde:	f000 f8df 	bl	80011a0 <bme68x_set_op_mode>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	77fb      	strb	r3, [r7, #31]
    }

    if (conf == NULL)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d102      	bne.n	8000ff2 <bme68x_set_conf+0x5a>
    {
        rslt = BME68X_E_NULL_PTR;
 8000fec:	23ff      	movs	r3, #255	@ 0xff
 8000fee:	77fb      	strb	r3, [r7, #31]
 8000ff0:	e0b2      	b.n	8001158 <bme68x_set_conf+0x1c0>
    }
    else if (rslt == BME68X_OK)
 8000ff2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	f040 80ae 	bne.w	8001158 <bme68x_set_conf+0x1c0>
    {
        /* Read the whole configuration and write it back once later */
        rslt = bme68x_get_regs(reg_array[0], data_array, BME68X_LEN_CONFIG, dev);
 8000ffc:	7d38      	ldrb	r0, [r7, #20]
 8000ffe:	f107 010c 	add.w	r1, r7, #12
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	2205      	movs	r2, #5
 8001006:	f7ff ff3f 	bl	8000e88 <bme68x_get_regs>
 800100a:	4603      	mov	r3, r0
 800100c:	77fb      	strb	r3, [r7, #31]
        dev->info_msg = BME68X_OK;
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	2200      	movs	r2, #0
 8001012:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (rslt == BME68X_OK)
 8001016:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d108      	bne.n	8001030 <bme68x_set_conf+0x98>
        {
            rslt = boundary_check(&conf->filter, BME68X_FILTER_SIZE_127, dev);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	3303      	adds	r3, #3
 8001022:	683a      	ldr	r2, [r7, #0]
 8001024:	2107      	movs	r1, #7
 8001026:	4618      	mov	r0, r3
 8001028:	f000 fb2d 	bl	8001686 <boundary_check>
 800102c:	4603      	mov	r3, r0
 800102e:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8001030:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d108      	bne.n	800104a <bme68x_set_conf+0xb2>
        {
            rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3301      	adds	r3, #1
 800103c:	683a      	ldr	r2, [r7, #0]
 800103e:	2105      	movs	r1, #5
 8001040:	4618      	mov	r0, r3
 8001042:	f000 fb20 	bl	8001686 <boundary_check>
 8001046:	4603      	mov	r3, r0
 8001048:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 800104a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d108      	bne.n	8001064 <bme68x_set_conf+0xcc>
        {
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	3302      	adds	r3, #2
 8001056:	683a      	ldr	r2, [r7, #0]
 8001058:	2105      	movs	r1, #5
 800105a:	4618      	mov	r0, r3
 800105c:	f000 fb13 	bl	8001686 <boundary_check>
 8001060:	4603      	mov	r3, r0
 8001062:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8001064:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d107      	bne.n	800107c <bme68x_set_conf+0xe4>
        {
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	2105      	movs	r1, #5
 8001072:	4618      	mov	r0, r3
 8001074:	f000 fb07 	bl	8001686 <boundary_check>
 8001078:	4603      	mov	r3, r0
 800107a:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 800107c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d108      	bne.n	8001096 <bme68x_set_conf+0xfe>
        {
            rslt = boundary_check(&conf->odr, BME68X_ODR_NONE, dev);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3304      	adds	r3, #4
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	2108      	movs	r1, #8
 800108c:	4618      	mov	r0, r3
 800108e:	f000 fafa 	bl	8001686 <boundary_check>
 8001092:	4603      	mov	r3, r0
 8001094:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 8001096:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d15c      	bne.n	8001158 <bme68x_set_conf+0x1c0>
        {
            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_FILTER, conf->filter);
 800109e:	7c3b      	ldrb	r3, [r7, #16]
 80010a0:	b25b      	sxtb	r3, r3
 80010a2:	f023 031c 	bic.w	r3, r3, #28
 80010a6:	b25a      	sxtb	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	78db      	ldrb	r3, [r3, #3]
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	b25b      	sxtb	r3, r3
 80010b0:	f003 031c 	and.w	r3, r3, #28
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	743b      	strb	r3, [r7, #16]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OST, conf->os_temp);
 80010be:	7bfb      	ldrb	r3, [r7, #15]
 80010c0:	b25b      	sxtb	r3, r3
 80010c2:	f003 031f 	and.w	r3, r3, #31
 80010c6:	b25a      	sxtb	r2, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	785b      	ldrb	r3, [r3, #1]
 80010cc:	015b      	lsls	r3, r3, #5
 80010ce:	b25b      	sxtb	r3, r3
 80010d0:	4313      	orrs	r3, r2
 80010d2:	b25b      	sxtb	r3, r3
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	73fb      	strb	r3, [r7, #15]
            data_array[3] = BME68X_SET_BITS(data_array[3], BME68X_OSP, conf->os_pres);
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
 80010da:	b25b      	sxtb	r3, r3
 80010dc:	f023 031c 	bic.w	r3, r3, #28
 80010e0:	b25a      	sxtb	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	789b      	ldrb	r3, [r3, #2]
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	b25b      	sxtb	r3, r3
 80010ea:	f003 031c 	and.w	r3, r3, #28
 80010ee:	b25b      	sxtb	r3, r3
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b25b      	sxtb	r3, r3
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	73fb      	strb	r3, [r7, #15]
            data_array[1] = BME68X_SET_BITS_POS_0(data_array[1], BME68X_OSH, conf->os_hum);
 80010f8:	7b7b      	ldrb	r3, [r7, #13]
 80010fa:	b25b      	sxtb	r3, r3
 80010fc:	f023 0307 	bic.w	r3, r3, #7
 8001100:	b25a      	sxtb	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	b25b      	sxtb	r3, r3
 8001108:	f003 0307 	and.w	r3, r3, #7
 800110c:	b25b      	sxtb	r3, r3
 800110e:	4313      	orrs	r3, r2
 8001110:	b25b      	sxtb	r3, r3
 8001112:	b2db      	uxtb	r3, r3
 8001114:	737b      	strb	r3, [r7, #13]
            if (conf->odr != BME68X_ODR_NONE)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	791b      	ldrb	r3, [r3, #4]
 800111a:	2b08      	cmp	r3, #8
 800111c:	d004      	beq.n	8001128 <bme68x_set_conf+0x190>
            {
                odr20 = conf->odr;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	791b      	ldrb	r3, [r3, #4]
 8001122:	77bb      	strb	r3, [r7, #30]
                odr3 = 0;
 8001124:	2300      	movs	r3, #0
 8001126:	777b      	strb	r3, [r7, #29]
            }

            data_array[4] = BME68X_SET_BITS(data_array[4], BME68X_ODR20, odr20);
 8001128:	7c3b      	ldrb	r3, [r7, #16]
 800112a:	b25b      	sxtb	r3, r3
 800112c:	f003 031f 	and.w	r3, r3, #31
 8001130:	b25a      	sxtb	r2, r3
 8001132:	7fbb      	ldrb	r3, [r7, #30]
 8001134:	015b      	lsls	r3, r3, #5
 8001136:	b25b      	sxtb	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	b25b      	sxtb	r3, r3
 800113c:	b2db      	uxtb	r3, r3
 800113e:	743b      	strb	r3, [r7, #16]
            data_array[0] = BME68X_SET_BITS(data_array[0], BME68X_ODR3, odr3);
 8001140:	7b3b      	ldrb	r3, [r7, #12]
 8001142:	b25b      	sxtb	r3, r3
 8001144:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001148:	b25a      	sxtb	r2, r3
 800114a:	7f7b      	ldrb	r3, [r7, #29]
 800114c:	01db      	lsls	r3, r3, #7
 800114e:	b25b      	sxtb	r3, r3
 8001150:	4313      	orrs	r3, r2
 8001152:	b25b      	sxtb	r3, r3
 8001154:	b2db      	uxtb	r3, r3
 8001156:	733b      	strb	r3, [r7, #12]
        }
    }

    if (rslt == BME68X_OK)
 8001158:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d109      	bne.n	8001174 <bme68x_set_conf+0x1dc>
    {
        rslt = bme68x_set_regs(reg_array, data_array, BME68X_LEN_CONFIG, dev);
 8001160:	f107 010c 	add.w	r1, r7, #12
 8001164:	f107 0014 	add.w	r0, r7, #20
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	2205      	movs	r2, #5
 800116c:	f7ff fdfc 	bl	8000d68 <bme68x_set_regs>
 8001170:	4603      	mov	r3, r0
 8001172:	77fb      	strb	r3, [r7, #31]
    }

    if ((current_op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8001174:	7f3b      	ldrb	r3, [r7, #28]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d00a      	beq.n	8001190 <bme68x_set_conf+0x1f8>
 800117a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d106      	bne.n	8001190 <bme68x_set_conf+0x1f8>
    {
        rslt = bme68x_set_op_mode(current_op_mode, dev);
 8001182:	7f3b      	ldrb	r3, [r7, #28]
 8001184:	6839      	ldr	r1, [r7, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f000 f80a 	bl	80011a0 <bme68x_set_op_mode>
 800118c:	4603      	mov	r3, r0
 800118e:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8001190:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3720      	adds	r7, #32
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	08018858 	.word	0x08018858

080011a0 <bme68x_set_op_mode>:

/*
 * @brief This API is used to set the operation mode of the sensor
 */
int8_t bme68x_set_op_mode(const uint8_t op_mode, struct bme68x_dev *dev)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	6039      	str	r1, [r7, #0]
 80011aa:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t tmp_pow_mode;
    uint8_t pow_mode = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	73bb      	strb	r3, [r7, #14]
    uint8_t reg_addr = BME68X_REG_CTRL_MEAS;
 80011b0:	2374      	movs	r3, #116	@ 0x74
 80011b2:	733b      	strb	r3, [r7, #12]

    /* Call until in sleep */
    do
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &tmp_pow_mode, 1, dev);
 80011b4:	f107 010d 	add.w	r1, r7, #13
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2201      	movs	r2, #1
 80011bc:	2074      	movs	r0, #116	@ 0x74
 80011be:	f7ff fe63 	bl	8000e88 <bme68x_get_regs>
 80011c2:	4603      	mov	r3, r0
 80011c4:	73fb      	strb	r3, [r7, #15]
        if (rslt == BME68X_OK)
 80011c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d11d      	bne.n	800120a <bme68x_set_op_mode+0x6a>
        {
            /* Put to sleep before changing mode */
            pow_mode = (tmp_pow_mode & BME68X_MODE_MSK);
 80011ce:	7b7b      	ldrb	r3, [r7, #13]
 80011d0:	f003 0303 	and.w	r3, r3, #3
 80011d4:	73bb      	strb	r3, [r7, #14]
            if (pow_mode != BME68X_SLEEP_MODE)
 80011d6:	7bbb      	ldrb	r3, [r7, #14]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d016      	beq.n	800120a <bme68x_set_op_mode+0x6a>
            {
                tmp_pow_mode &= ~BME68X_MODE_MSK; /* Set to sleep */
 80011dc:	7b7b      	ldrb	r3, [r7, #13]
 80011de:	f023 0303 	bic.w	r3, r3, #3
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	737b      	strb	r3, [r7, #13]
                rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 80011e6:	f107 010d 	add.w	r1, r7, #13
 80011ea:	f107 000c 	add.w	r0, r7, #12
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	2201      	movs	r2, #1
 80011f2:	f7ff fdb9 	bl	8000d68 <bme68x_set_regs>
 80011f6:	4603      	mov	r3, r0
 80011f8:	73fb      	strb	r3, [r7, #15]
                dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011fe:	683a      	ldr	r2, [r7, #0]
 8001200:	6852      	ldr	r2, [r2, #4]
 8001202:	4611      	mov	r1, r2
 8001204:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001208:	4798      	blx	r3
            }
        }
    } while ((pow_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK));
 800120a:	7bbb      	ldrb	r3, [r7, #14]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d003      	beq.n	8001218 <bme68x_set_op_mode+0x78>
 8001210:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d0cd      	beq.n	80011b4 <bme68x_set_op_mode+0x14>

    /* Already in sleep */
    if ((op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d01b      	beq.n	8001256 <bme68x_set_op_mode+0xb6>
 800121e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d117      	bne.n	8001256 <bme68x_set_op_mode+0xb6>
    {
        tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK) | (op_mode & BME68X_MODE_MSK);
 8001226:	7b7b      	ldrb	r3, [r7, #13]
 8001228:	b25b      	sxtb	r3, r3
 800122a:	f023 0303 	bic.w	r3, r3, #3
 800122e:	b25a      	sxtb	r2, r3
 8001230:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001234:	f003 0303 	and.w	r3, r3, #3
 8001238:	b25b      	sxtb	r3, r3
 800123a:	4313      	orrs	r3, r2
 800123c:	b25b      	sxtb	r3, r3
 800123e:	b2db      	uxtb	r3, r3
 8001240:	737b      	strb	r3, [r7, #13]
        rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8001242:	f107 010d 	add.w	r1, r7, #13
 8001246:	f107 000c 	add.w	r0, r7, #12
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	2201      	movs	r2, #1
 800124e:	f7ff fd8b 	bl	8000d68 <bme68x_set_regs>
 8001252:	4603      	mov	r3, r0
 8001254:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001256:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800125a:	4618      	mov	r0, r3
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <bme68x_get_op_mode>:

/*
 * @brief This API is used to get the operation mode of the sensor.
 */
int8_t bme68x_get_op_mode(uint8_t *op_mode, struct bme68x_dev *dev)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b084      	sub	sp, #16
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
 800126a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t mode;

    if (op_mode)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d00f      	beq.n	8001292 <bme68x_get_op_mode+0x30>
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &mode, 1, dev);
 8001272:	f107 010e 	add.w	r1, r7, #14
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	2201      	movs	r2, #1
 800127a:	2074      	movs	r0, #116	@ 0x74
 800127c:	f7ff fe04 	bl	8000e88 <bme68x_get_regs>
 8001280:	4603      	mov	r3, r0
 8001282:	73fb      	strb	r3, [r7, #15]

        /* Masking the other register bit info*/
        *op_mode = mode & BME68X_MODE_MSK;
 8001284:	7bbb      	ldrb	r3, [r7, #14]
 8001286:	f003 0303 	and.w	r3, r3, #3
 800128a:	b2da      	uxtb	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	701a      	strb	r2, [r3, #0]
 8001290:	e001      	b.n	8001296 <bme68x_get_op_mode+0x34>
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8001292:	23ff      	movs	r3, #255	@ 0xff
 8001294:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001296:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800129a:	4618      	mov	r0, r3
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <bme68x_set_heatr_conf>:

/*
 * @brief This API is used to set the gas configuration of the sensor.
 */
int8_t bme68x_set_heatr_conf(uint8_t op_mode, const struct bme68x_heatr_conf *conf, struct bme68x_dev *dev)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b088      	sub	sp, #32
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4603      	mov	r3, r0
 80012aa:	60b9      	str	r1, [r7, #8]
 80012ac:	607a      	str	r2, [r7, #4]
 80012ae:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t nb_conv = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	773b      	strb	r3, [r7, #28]
    uint8_t hctrl, run_gas = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	777b      	strb	r3, [r7, #29]
    uint8_t ctrl_gas_data[2];
    uint8_t ctrl_gas_addr[2] = { BME68X_REG_CTRL_GAS_0, BME68X_REG_CTRL_GAS_1 };
 80012b8:	f247 1370 	movw	r3, #29040	@ 0x7170
 80012bc:	82bb      	strh	r3, [r7, #20]

    if (conf != NULL)
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d06e      	beq.n	80013a2 <bme68x_set_heatr_conf+0x100>
    {
        rslt = bme68x_set_op_mode(BME68X_SLEEP_MODE, dev);
 80012c4:	6879      	ldr	r1, [r7, #4]
 80012c6:	2000      	movs	r0, #0
 80012c8:	f7ff ff6a 	bl	80011a0 <bme68x_set_op_mode>
 80012cc:	4603      	mov	r3, r0
 80012ce:	77fb      	strb	r3, [r7, #31]
        if (rslt == BME68X_OK)
 80012d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d108      	bne.n	80012ea <bme68x_set_heatr_conf+0x48>
        {
            rslt = set_conf(conf, op_mode, &nb_conv, dev);
 80012d8:	f107 021c 	add.w	r2, r7, #28
 80012dc:	7bf9      	ldrb	r1, [r7, #15]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	68b8      	ldr	r0, [r7, #8]
 80012e2:	f000 fa1d 	bl	8001720 <set_conf>
 80012e6:	4603      	mov	r3, r0
 80012e8:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BME68X_OK)
 80012ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d159      	bne.n	80013a6 <bme68x_set_heatr_conf+0x104>
        {
            rslt = bme68x_get_regs(BME68X_REG_CTRL_GAS_0, ctrl_gas_data, 2, dev);
 80012f2:	f107 0118 	add.w	r1, r7, #24
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2202      	movs	r2, #2
 80012fa:	2070      	movs	r0, #112	@ 0x70
 80012fc:	f7ff fdc4 	bl	8000e88 <bme68x_get_regs>
 8001300:	4603      	mov	r3, r0
 8001302:	77fb      	strb	r3, [r7, #31]
            if (rslt == BME68X_OK)
 8001304:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d14c      	bne.n	80013a6 <bme68x_set_heatr_conf+0x104>
            {
                if (conf->enable == BME68X_ENABLE)
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d10b      	bne.n	800132c <bme68x_set_heatr_conf+0x8a>
                {
                    hctrl = BME68X_ENABLE_HEATER;
 8001314:	2300      	movs	r3, #0
 8001316:	77bb      	strb	r3, [r7, #30]
                    if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	2b01      	cmp	r3, #1
 800131e:	d102      	bne.n	8001326 <bme68x_set_heatr_conf+0x84>
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_H;
 8001320:	2302      	movs	r3, #2
 8001322:	777b      	strb	r3, [r7, #29]
 8001324:	e006      	b.n	8001334 <bme68x_set_heatr_conf+0x92>
                    }
                    else
                    {
                        run_gas = BME68X_ENABLE_GAS_MEAS_L;
 8001326:	2301      	movs	r3, #1
 8001328:	777b      	strb	r3, [r7, #29]
 800132a:	e003      	b.n	8001334 <bme68x_set_heatr_conf+0x92>
                    }
                }
                else
                {
                    hctrl = BME68X_DISABLE_HEATER;
 800132c:	2301      	movs	r3, #1
 800132e:	77bb      	strb	r3, [r7, #30]
                    run_gas = BME68X_DISABLE_GAS_MEAS;
 8001330:	2300      	movs	r3, #0
 8001332:	777b      	strb	r3, [r7, #29]
                }

                ctrl_gas_data[0] = BME68X_SET_BITS(ctrl_gas_data[0], BME68X_HCTRL, hctrl);
 8001334:	7e3b      	ldrb	r3, [r7, #24]
 8001336:	b25b      	sxtb	r3, r3
 8001338:	f023 0308 	bic.w	r3, r3, #8
 800133c:	b25a      	sxtb	r2, r3
 800133e:	7fbb      	ldrb	r3, [r7, #30]
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	b25b      	sxtb	r3, r3
 8001344:	f003 0308 	and.w	r3, r3, #8
 8001348:	b25b      	sxtb	r3, r3
 800134a:	4313      	orrs	r3, r2
 800134c:	b25b      	sxtb	r3, r3
 800134e:	b2db      	uxtb	r3, r3
 8001350:	763b      	strb	r3, [r7, #24]
                ctrl_gas_data[1] = BME68X_SET_BITS_POS_0(ctrl_gas_data[1], BME68X_NBCONV, nb_conv);
 8001352:	7e7b      	ldrb	r3, [r7, #25]
 8001354:	b25b      	sxtb	r3, r3
 8001356:	f023 030f 	bic.w	r3, r3, #15
 800135a:	b25a      	sxtb	r2, r3
 800135c:	7f3b      	ldrb	r3, [r7, #28]
 800135e:	b25b      	sxtb	r3, r3
 8001360:	f003 030f 	and.w	r3, r3, #15
 8001364:	b25b      	sxtb	r3, r3
 8001366:	4313      	orrs	r3, r2
 8001368:	b25b      	sxtb	r3, r3
 800136a:	b2db      	uxtb	r3, r3
 800136c:	767b      	strb	r3, [r7, #25]
                ctrl_gas_data[1] = BME68X_SET_BITS(ctrl_gas_data[1], BME68X_RUN_GAS, run_gas);
 800136e:	7e7b      	ldrb	r3, [r7, #25]
 8001370:	b25b      	sxtb	r3, r3
 8001372:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001376:	b25a      	sxtb	r2, r3
 8001378:	7f7b      	ldrb	r3, [r7, #29]
 800137a:	011b      	lsls	r3, r3, #4
 800137c:	b25b      	sxtb	r3, r3
 800137e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001382:	b25b      	sxtb	r3, r3
 8001384:	4313      	orrs	r3, r2
 8001386:	b25b      	sxtb	r3, r3
 8001388:	b2db      	uxtb	r3, r3
 800138a:	767b      	strb	r3, [r7, #25]
                rslt = bme68x_set_regs(ctrl_gas_addr, ctrl_gas_data, 2, dev);
 800138c:	f107 0118 	add.w	r1, r7, #24
 8001390:	f107 0014 	add.w	r0, r7, #20
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2202      	movs	r2, #2
 8001398:	f7ff fce6 	bl	8000d68 <bme68x_set_regs>
 800139c:	4603      	mov	r3, r0
 800139e:	77fb      	strb	r3, [r7, #31]
 80013a0:	e001      	b.n	80013a6 <bme68x_set_heatr_conf+0x104>
            }
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80013a2:	23ff      	movs	r3, #255	@ 0xff
 80013a4:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 80013a6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3720      	adds	r7, #32
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
	...

080013b4 <calc_res_heat>:
    return calc_gas_res;
}

/* This internal API is used to calculate the heater resistance value using float */
static uint8_t calc_res_heat(uint16_t temp, const struct bme68x_dev *dev)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b08b      	sub	sp, #44	@ 0x2c
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	81fb      	strh	r3, [r7, #14]
    float var3;
    float var4;
    float var5;
    uint8_t res_heat;

    if (temp > 400) /* Cap temperature */
 80013c0:	89fb      	ldrh	r3, [r7, #14]
 80013c2:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80013c6:	d902      	bls.n	80013ce <calc_res_heat+0x1a>
    {
        temp = 400;
 80013c8:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80013cc:	81fb      	strh	r3, [r7, #14]
    }

    var1 = (((float)dev->calib.par_gh1 / (16.0f)) + 49.0f);
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	f993 3019 	ldrsb.w	r3, [r3, #25]
 80013d4:	ee07 3a90 	vmov	s15, r3
 80013d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013dc:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80013e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013e4:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80014f8 <calc_res_heat+0x144>
 80013e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80013ec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    var2 = ((((float)dev->calib.par_gh2 / (32768.0f)) * (0.0005f)) + 0.00235f);
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80013f6:	ee07 3a90 	vmov	s15, r3
 80013fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013fe:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 80014fc <calc_res_heat+0x148>
 8001402:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001406:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001500 <calc_res_heat+0x14c>
 800140a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800140e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001504 <calc_res_heat+0x150>
 8001412:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001416:	edc7 7a08 	vstr	s15, [r7, #32]
    var3 = ((float)dev->calib.par_gh3 / (1024.0f));
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	f993 301c 	ldrsb.w	r3, [r3, #28]
 8001420:	ee07 3a90 	vmov	s15, r3
 8001424:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001428:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8001508 <calc_res_heat+0x154>
 800142c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001430:	edc7 7a07 	vstr	s15, [r7, #28]
    var4 = (var1 * (1.0f + (var2 * (float)temp)));
 8001434:	89fb      	ldrh	r3, [r7, #14]
 8001436:	ee07 3a90 	vmov	s15, r3
 800143a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800143e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001446:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800144a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800144e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001452:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001456:	edc7 7a06 	vstr	s15, [r7, #24]
    var5 = (var4 + (var3 * (float)dev->amb_temp));
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	f993 300e 	ldrsb.w	r3, [r3, #14]
 8001460:	ee07 3a90 	vmov	s15, r3
 8001464:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001468:	edd7 7a07 	vldr	s15, [r7, #28]
 800146c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001470:	ed97 7a06 	vldr	s14, [r7, #24]
 8001474:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001478:	edc7 7a05 	vstr	s15, [r7, #20]
    res_heat =
        (uint8_t)(3.4f *
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001482:	ee07 3a90 	vmov	s15, r3
 8001486:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800148a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800148e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001492:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001496:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800149a:	edd7 7a05 	vldr	s15, [r7, #20]
 800149e:	ee27 7a27 	vmul.f32	s14, s14, s15
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	f993 303d 	ldrsb.w	r3, [r3, #61]	@ 0x3d
 80014a8:	ee07 3a90 	vmov	s15, r3
 80014ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014b0:	eddf 6a16 	vldr	s13, [pc, #88]	@ 800150c <calc_res_heat+0x158>
 80014b4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80014b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80014bc:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80014c0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80014c4:	eec6 7a26 	vdiv.f32	s15, s12, s13
                  ((var5 * (4 / (4 + (float)dev->calib.res_heat_range)) *
 80014c8:	ee67 7a27 	vmul.f32	s15, s14, s15
                    (1 / (1 + ((float)dev->calib.res_heat_val * 0.002f)))) -
 80014cc:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80014d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
        (uint8_t)(3.4f *
 80014d4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001510 <calc_res_heat+0x15c>
 80014d8:	ee67 7a87 	vmul.f32	s15, s15, s14
    res_heat =
 80014dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014e0:	edc7 7a01 	vstr	s15, [r7, #4]
 80014e4:	793b      	ldrb	r3, [r7, #4]
 80014e6:	74fb      	strb	r3, [r7, #19]
                   25));

    return res_heat;
 80014e8:	7cfb      	ldrb	r3, [r7, #19]
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	372c      	adds	r7, #44	@ 0x2c
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	42440000 	.word	0x42440000
 80014fc:	47000000 	.word	0x47000000
 8001500:	3a03126f 	.word	0x3a03126f
 8001504:	3b1a0275 	.word	0x3b1a0275
 8001508:	44800000 	.word	0x44800000
 800150c:	3b03126f 	.word	0x3b03126f
 8001510:	4059999a 	.word	0x4059999a

08001514 <calc_gas_wait>:

#endif

/* This internal API is used to calculate the gas wait */
static uint8_t calc_gas_wait(uint16_t dur)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 800151e:	2300      	movs	r3, #0
 8001520:	73fb      	strb	r3, [r7, #15]
    uint8_t durval;

    if (dur >= 0xfc0)
 8001522:	88fb      	ldrh	r3, [r7, #6]
 8001524:	f5b3 6f7c 	cmp.w	r3, #4032	@ 0xfc0
 8001528:	d308      	bcc.n	800153c <calc_gas_wait+0x28>
    {
        durval = 0xff; /* Max duration*/
 800152a:	23ff      	movs	r3, #255	@ 0xff
 800152c:	73bb      	strb	r3, [r7, #14]
 800152e:	e00f      	b.n	8001550 <calc_gas_wait+0x3c>
    }
    else
    {
        while (dur > 0x3F)
        {
            dur = dur / 4;
 8001530:	88fb      	ldrh	r3, [r7, #6]
 8001532:	089b      	lsrs	r3, r3, #2
 8001534:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 8001536:	7bfb      	ldrb	r3, [r7, #15]
 8001538:	3301      	adds	r3, #1
 800153a:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 800153c:	88fb      	ldrh	r3, [r7, #6]
 800153e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001540:	d8f6      	bhi.n	8001530 <calc_gas_wait+0x1c>
        }

        durval = (uint8_t)(dur + (factor * 64));
 8001542:	88fb      	ldrh	r3, [r7, #6]
 8001544:	b2da      	uxtb	r2, r3
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	019b      	lsls	r3, r3, #6
 800154a:	b2db      	uxtb	r3, r3
 800154c:	4413      	add	r3, r2
 800154e:	73bb      	strb	r3, [r7, #14]
    }

    return durval;
 8001550:	7bbb      	ldrb	r3, [r7, #14]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr

0800155e <set_mem_page>:
    return rslt;
}

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 800155e:	b590      	push	{r4, r7, lr}
 8001560:	b085      	sub	sp, #20
 8001562:	af00      	add	r7, sp, #0
 8001564:	4603      	mov	r3, r0
 8001566:	6039      	str	r1, [r7, #0]
 8001568:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg;
    uint8_t mem_page;

    /* Check for null pointers in the device structure*/
    rslt = null_ptr_check(dev);
 800156a:	6838      	ldr	r0, [r7, #0]
 800156c:	f000 f8b8 	bl	80016e0 <null_ptr_check>
 8001570:	4603      	mov	r3, r0
 8001572:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 8001574:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d14f      	bne.n	800161c <set_mem_page+0xbe>
    {
        if (reg_addr > 0x7f)
 800157c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001580:	2b00      	cmp	r3, #0
 8001582:	da02      	bge.n	800158a <set_mem_page+0x2c>
        {
            mem_page = BME68X_MEM_PAGE1;
 8001584:	2300      	movs	r3, #0
 8001586:	73bb      	strb	r3, [r7, #14]
 8001588:	e001      	b.n	800158e <set_mem_page+0x30>
        }
        else
        {
            mem_page = BME68X_MEM_PAGE0;
 800158a:	2310      	movs	r3, #16
 800158c:	73bb      	strb	r3, [r7, #14]
        }

        if (mem_page != dev->mem_page)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	7b5b      	ldrb	r3, [r3, #13]
 8001592:	7bba      	ldrb	r2, [r7, #14]
 8001594:	429a      	cmp	r2, r3
 8001596:	d041      	beq.n	800161c <set_mem_page+0xbe>
        {
            dev->mem_page = mem_page;
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	7bba      	ldrb	r2, [r7, #14]
 800159c:	735a      	strb	r2, [r3, #13]
            dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	f107 010d 	add.w	r1, r7, #13
 80015aa:	2201      	movs	r2, #1
 80015ac:	20f3      	movs	r0, #243	@ 0xf3
 80015ae:	47a0      	blx	r4
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            if (dev->intf_rslt != 0)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <set_mem_page+0x6a>
            {
                rslt = BME68X_E_COM_FAIL;
 80015c4:	23fe      	movs	r3, #254	@ 0xfe
 80015c6:	73fb      	strb	r3, [r7, #15]
            }

            if (rslt == BME68X_OK)
 80015c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d125      	bne.n	800161c <set_mem_page+0xbe>
            {
                reg = reg & (~BME68X_MEM_PAGE_MSK);
 80015d0:	7b7b      	ldrb	r3, [r7, #13]
 80015d2:	f023 0310 	bic.w	r3, r3, #16
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	737b      	strb	r3, [r7, #13]
                reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	7b5b      	ldrb	r3, [r3, #13]
 80015de:	b25b      	sxtb	r3, r3
 80015e0:	f003 0310 	and.w	r3, r3, #16
 80015e4:	b25a      	sxtb	r2, r3
 80015e6:	7b7b      	ldrb	r3, [r7, #13]
 80015e8:	b25b      	sxtb	r3, r3
 80015ea:	4313      	orrs	r3, r2
 80015ec:	b25b      	sxtb	r3, r3
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	737b      	strb	r3, [r7, #13]
                dev->intf_rslt = dev->write(BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1, dev->intf_ptr);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	f107 010d 	add.w	r1, r7, #13
 80015fe:	2201      	movs	r2, #1
 8001600:	2073      	movs	r0, #115	@ 0x73
 8001602:	47a0      	blx	r4
 8001604:	4603      	mov	r3, r0
 8001606:	461a      	mov	r2, r3
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <set_mem_page+0xbe>
                {
                    rslt = BME68X_E_COM_FAIL;
 8001618:	23fe      	movs	r3, #254	@ 0xfe
 800161a:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 800161c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3714      	adds	r7, #20
 8001624:	46bd      	mov	sp, r7
 8001626:	bd90      	pop	{r4, r7, pc}

08001628 <get_mem_page>:

/* This internal API is used to get the current SPI memory page */
static int8_t get_mem_page(struct bme68x_dev *dev)
{
 8001628:	b590      	push	{r4, r7, lr}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f000 f855 	bl	80016e0 <null_ptr_check>
 8001636:	4603      	mov	r3, r0
 8001638:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 800163a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d11b      	bne.n	800167a <get_mem_page+0x52>
    {
        dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f107 010e 	add.w	r1, r7, #14
 800164e:	2201      	movs	r2, #1
 8001650:	20f3      	movs	r0, #243	@ 0xf3
 8001652:	47a0      	blx	r4
 8001654:	4603      	mov	r3, r0
 8001656:	461a      	mov	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 8001664:	2b00      	cmp	r3, #0
 8001666:	d002      	beq.n	800166e <get_mem_page+0x46>
        {
            rslt = BME68X_E_COM_FAIL;
 8001668:	23fe      	movs	r3, #254	@ 0xfe
 800166a:	73fb      	strb	r3, [r7, #15]
 800166c:	e005      	b.n	800167a <get_mem_page+0x52>
        }
        else
        {
            dev->mem_page = reg & BME68X_MEM_PAGE_MSK;
 800166e:	7bbb      	ldrb	r3, [r7, #14]
 8001670:	f003 0310 	and.w	r3, r3, #16
 8001674:	b2da      	uxtb	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	735a      	strb	r2, [r3, #13]
        }
    }

    return rslt;
 800167a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	bd90      	pop	{r4, r7, pc}

08001686 <boundary_check>:

/* This internal API is used to limit the max value of a parameter */
static int8_t boundary_check(uint8_t *value, uint8_t max, struct bme68x_dev *dev)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b086      	sub	sp, #24
 800168a:	af00      	add	r7, sp, #0
 800168c:	60f8      	str	r0, [r7, #12]
 800168e:	460b      	mov	r3, r1
 8001690:	607a      	str	r2, [r7, #4]
 8001692:	72fb      	strb	r3, [r7, #11]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 f823 	bl	80016e0 <null_ptr_check>
 800169a:	4603      	mov	r3, r0
 800169c:	75fb      	strb	r3, [r7, #23]
    if ((value != NULL) && (rslt == BME68X_OK))
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d015      	beq.n	80016d0 <boundary_check+0x4a>
 80016a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d111      	bne.n	80016d0 <boundary_check+0x4a>
    {
        /* Check if value is above maximum value */
        if (*value > max)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	7afa      	ldrb	r2, [r7, #11]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d20e      	bcs.n	80016d4 <boundary_check+0x4e>
        {
            /* Auto correct the invalid value to maximum value */
            *value = max;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	7afa      	ldrb	r2, [r7, #11]
 80016ba:	701a      	strb	r2, [r3, #0]
            dev->info_msg |= BME68X_I_PARAM_CORR;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	b2da      	uxtb	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (*value > max)
 80016ce:	e001      	b.n	80016d4 <boundary_check+0x4e>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80016d0:	23ff      	movs	r3, #255	@ 0xff
 80016d2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80016d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <null_ptr_check>:

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b085      	sub	sp, #20
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
    int8_t rslt = BME68X_OK;
 80016e8:	2300      	movs	r3, #0
 80016ea:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d00b      	beq.n	800170a <null_ptr_check+0x2a>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d007      	beq.n	800170a <null_ptr_check+0x2a>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d003      	beq.n	800170a <null_ptr_check+0x2a>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <null_ptr_check+0x2e>
    {
        /* Device structure pointer is not valid */
        rslt = BME68X_E_NULL_PTR;
 800170a:	23ff      	movs	r3, #255	@ 0xff
 800170c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800170e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001712:	4618      	mov	r0, r3
 8001714:	3714      	adds	r7, #20
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
	...

08001720 <set_conf>:

/* This internal API is used to set heater configurations */
static int8_t set_conf(const struct bme68x_heatr_conf *conf, uint8_t op_mode, uint8_t *nb_conv, struct bme68x_dev *dev)
{
 8001720:	b590      	push	{r4, r7, lr}
 8001722:	b093      	sub	sp, #76	@ 0x4c
 8001724:	af00      	add	r7, sp, #0
 8001726:	60f8      	str	r0, [r7, #12]
 8001728:	607a      	str	r2, [r7, #4]
 800172a:	603b      	str	r3, [r7, #0]
 800172c:	460b      	mov	r3, r1
 800172e:	72fb      	strb	r3, [r7, #11]
    int8_t rslt = BME68X_OK;
 8001730:	2300      	movs	r3, #0
 8001732:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t i;
    uint8_t shared_dur;
    uint8_t write_len = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
    uint8_t heater_dur_shared_addr = BME68X_REG_SHD_HEATR_DUR;
 800173c:	236e      	movs	r3, #110	@ 0x6e
 800173e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    uint8_t rh_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8001742:	4aa1      	ldr	r2, [pc, #644]	@ (80019c8 <set_conf+0x2a8>)
 8001744:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001748:	ca07      	ldmia	r2, {r0, r1, r2}
 800174a:	c303      	stmia	r3!, {r0, r1}
 800174c:	801a      	strh	r2, [r3, #0]
    uint8_t rh_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 800174e:	4a9e      	ldr	r2, [pc, #632]	@ (80019c8 <set_conf+0x2a8>)
 8001750:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001754:	ca07      	ldmia	r2, {r0, r1, r2}
 8001756:	c303      	stmia	r3!, {r0, r1}
 8001758:	801a      	strh	r2, [r3, #0]
    uint8_t gw_reg_addr[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 800175a:	4a9b      	ldr	r2, [pc, #620]	@ (80019c8 <set_conf+0x2a8>)
 800175c:	f107 0320 	add.w	r3, r7, #32
 8001760:	ca07      	ldmia	r2, {r0, r1, r2}
 8001762:	c303      	stmia	r3!, {r0, r1}
 8001764:	801a      	strh	r2, [r3, #0]
    uint8_t gw_reg_data[10] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 };
 8001766:	4a98      	ldr	r2, [pc, #608]	@ (80019c8 <set_conf+0x2a8>)
 8001768:	f107 0314 	add.w	r3, r7, #20
 800176c:	ca07      	ldmia	r2, {r0, r1, r2}
 800176e:	c303      	stmia	r3!, {r0, r1}
 8001770:	801a      	strh	r2, [r3, #0]

    switch (op_mode)
 8001772:	7afb      	ldrb	r3, [r7, #11]
 8001774:	2b03      	cmp	r3, #3
 8001776:	d024      	beq.n	80017c2 <set_conf+0xa2>
 8001778:	2b03      	cmp	r3, #3
 800177a:	f300 80f9 	bgt.w	8001970 <set_conf+0x250>
 800177e:	2b01      	cmp	r3, #1
 8001780:	d002      	beq.n	8001788 <set_conf+0x68>
 8001782:	2b02      	cmp	r3, #2
 8001784:	d07c      	beq.n	8001880 <set_conf+0x160>
 8001786:	e0f3      	b.n	8001970 <set_conf+0x250>
    {
        case BME68X_FORCED_MODE:
            rh_reg_addr[0] = BME68X_REG_RES_HEAT0;
 8001788:	235a      	movs	r3, #90	@ 0x5a
 800178a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
            rh_reg_data[0] = calc_res_heat(conf->heatr_temp, dev);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	885b      	ldrh	r3, [r3, #2]
 8001792:	6839      	ldr	r1, [r7, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fe0d 	bl	80013b4 <calc_res_heat>
 800179a:	4603      	mov	r3, r0
 800179c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            gw_reg_addr[0] = BME68X_REG_GAS_WAIT0;
 80017a0:	2364      	movs	r3, #100	@ 0x64
 80017a2:	f887 3020 	strb.w	r3, [r7, #32]
            gw_reg_data[0] = calc_gas_wait(conf->heatr_dur);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	889b      	ldrh	r3, [r3, #4]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff feb2 	bl	8001514 <calc_gas_wait>
 80017b0:	4603      	mov	r3, r0
 80017b2:	753b      	strb	r3, [r7, #20]
            (*nb_conv) = 0;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]
            write_len = 1;
 80017ba:	2301      	movs	r3, #1
 80017bc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 80017c0:	e0db      	b.n	800197a <set_conf+0x25a>
        case BME68X_SEQUENTIAL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <set_conf+0xb2>
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d103      	bne.n	80017da <set_conf+0xba>
            {
                rslt = BME68X_E_NULL_PTR;
 80017d2:	23ff      	movs	r3, #255	@ 0xff
 80017d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 80017d8:	e0cf      	b.n	800197a <set_conf+0x25a>
            }

            for (i = 0; i < conf->profile_len; i++)
 80017da:	2300      	movs	r3, #0
 80017dc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80017e0:	e03f      	b.n	8001862 <set_conf+0x142>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 80017e2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80017e6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80017ea:	325a      	adds	r2, #90	@ 0x5a
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	3348      	adds	r3, #72	@ 0x48
 80017f0:	443b      	add	r3, r7
 80017f2:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80017fe:	005b      	lsls	r3, r3, #1
 8001800:	4413      	add	r3, r2
 8001802:	881b      	ldrh	r3, [r3, #0]
 8001804:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 8001808:	6839      	ldr	r1, [r7, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff fdd2 	bl	80013b4 <calc_res_heat>
 8001810:	4603      	mov	r3, r0
 8001812:	461a      	mov	r2, r3
 8001814:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8001818:	443b      	add	r3, r7
 800181a:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 800181e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001822:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8001826:	3264      	adds	r2, #100	@ 0x64
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	3348      	adds	r3, #72	@ 0x48
 800182c:	443b      	add	r3, r7
 800182e:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = calc_gas_wait(conf->heatr_dur_prof[i]);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	68da      	ldr	r2, [r3, #12]
 8001836:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	4413      	add	r3, r2
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff fe65 	bl	8001514 <calc_gas_wait>
 800184a:	4603      	mov	r3, r0
 800184c:	461a      	mov	r2, r3
 800184e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8001852:	443b      	add	r3, r7
 8001854:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 8001858:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800185c:	3301      	adds	r3, #1
 800185e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	7c1b      	ldrb	r3, [r3, #16]
 8001866:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800186a:	429a      	cmp	r2, r3
 800186c:	d3b9      	bcc.n	80017e2 <set_conf+0xc2>
            }

            (*nb_conv) = conf->profile_len;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	7c1a      	ldrb	r2, [r3, #16]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	7c1b      	ldrb	r3, [r3, #16]
 800187a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            break;
 800187e:	e07c      	b.n	800197a <set_conf+0x25a>
        case BME68X_PARALLEL_MODE:
            if ((!conf->heatr_dur_prof) || (!conf->heatr_temp_prof))
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d003      	beq.n	8001890 <set_conf+0x170>
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d103      	bne.n	8001898 <set_conf+0x178>
            {
                rslt = BME68X_E_NULL_PTR;
 8001890:	23ff      	movs	r3, #255	@ 0xff
 8001892:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                break;
 8001896:	e070      	b.n	800197a <set_conf+0x25a>
            }

            if (conf->shared_heatr_dur == 0)
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	8a5b      	ldrh	r3, [r3, #18]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d102      	bne.n	80018a6 <set_conf+0x186>
            {
                rslt = BME68X_W_DEFINE_SHD_HEATR_DUR;
 80018a0:	2303      	movs	r3, #3
 80018a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }

            for (i = 0; i < conf->profile_len; i++)
 80018a6:	2300      	movs	r3, #0
 80018a8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80018ac:	e03a      	b.n	8001924 <set_conf+0x204>
            {
                rh_reg_addr[i] = BME68X_REG_RES_HEAT0 + i;
 80018ae:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80018b2:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80018b6:	325a      	adds	r2, #90	@ 0x5a
 80018b8:	b2d2      	uxtb	r2, r2
 80018ba:	3348      	adds	r3, #72	@ 0x48
 80018bc:	443b      	add	r3, r7
 80018be:	f803 2c10 	strb.w	r2, [r3, #-16]
                rh_reg_data[i] = calc_res_heat(conf->heatr_temp_prof[i], dev);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	689a      	ldr	r2, [r3, #8]
 80018c6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	4413      	add	r3, r2
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	f897 4046 	ldrb.w	r4, [r7, #70]	@ 0x46
 80018d4:	6839      	ldr	r1, [r7, #0]
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff fd6c 	bl	80013b4 <calc_res_heat>
 80018dc:	4603      	mov	r3, r0
 80018de:	461a      	mov	r2, r3
 80018e0:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 80018e4:	443b      	add	r3, r7
 80018e6:	f803 2c1c 	strb.w	r2, [r3, #-28]
                gw_reg_addr[i] = BME68X_REG_GAS_WAIT0 + i;
 80018ea:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80018ee:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80018f2:	3264      	adds	r2, #100	@ 0x64
 80018f4:	b2d2      	uxtb	r2, r2
 80018f6:	3348      	adds	r3, #72	@ 0x48
 80018f8:	443b      	add	r3, r7
 80018fa:	f803 2c28 	strb.w	r2, [r3, #-40]
                gw_reg_data[i] = (uint8_t) conf->heatr_dur_prof[i];
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	68da      	ldr	r2, [r3, #12]
 8001902:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	4413      	add	r3, r2
 800190a:	881a      	ldrh	r2, [r3, #0]
 800190c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001910:	b2d2      	uxtb	r2, r2
 8001912:	3348      	adds	r3, #72	@ 0x48
 8001914:	443b      	add	r3, r7
 8001916:	f803 2c34 	strb.w	r2, [r3, #-52]
            for (i = 0; i < conf->profile_len; i++)
 800191a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800191e:	3301      	adds	r3, #1
 8001920:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	7c1b      	ldrb	r3, [r3, #16]
 8001928:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800192c:	429a      	cmp	r2, r3
 800192e:	d3be      	bcc.n	80018ae <set_conf+0x18e>
            }

            (*nb_conv) = conf->profile_len;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	7c1a      	ldrb	r2, [r3, #16]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	701a      	strb	r2, [r3, #0]
            write_len = conf->profile_len;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	7c1b      	ldrb	r3, [r3, #16]
 800193c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
            shared_dur = calc_heatr_dur_shared(conf->shared_heatr_dur);
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	8a5b      	ldrh	r3, [r3, #18]
 8001944:	4618      	mov	r0, r3
 8001946:	f000 f841 	bl	80019cc <calc_heatr_dur_shared>
 800194a:	4603      	mov	r3, r0
 800194c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
            if (rslt == BME68X_OK)
 8001950:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8001954:	2b00      	cmp	r3, #0
 8001956:	d10f      	bne.n	8001978 <set_conf+0x258>
            {
                rslt = bme68x_set_regs(&heater_dur_shared_addr, &shared_dur, 1, dev);
 8001958:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800195c:	f107 0043 	add.w	r0, r7, #67	@ 0x43
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	2201      	movs	r2, #1
 8001964:	f7ff fa00 	bl	8000d68 <bme68x_set_regs>
 8001968:	4603      	mov	r3, r0
 800196a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }

            break;
 800196e:	e003      	b.n	8001978 <set_conf+0x258>
        default:
            rslt = BME68X_W_DEFINE_OP_MODE;
 8001970:	2301      	movs	r3, #1
 8001972:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8001976:	e000      	b.n	800197a <set_conf+0x25a>
            break;
 8001978:	bf00      	nop
    }

    if (rslt == BME68X_OK)
 800197a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800197e:	2b00      	cmp	r3, #0
 8001980:	d10b      	bne.n	800199a <set_conf+0x27a>
    {
        rslt = bme68x_set_regs(rh_reg_addr, rh_reg_data, write_len, dev);
 8001982:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8001986:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800198a:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	f7ff f9ea 	bl	8000d68 <bme68x_set_regs>
 8001994:	4603      	mov	r3, r0
 8001996:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    if (rslt == BME68X_OK)
 800199a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d10b      	bne.n	80019ba <set_conf+0x29a>
    {
        rslt = bme68x_set_regs(gw_reg_addr, gw_reg_data, write_len, dev);
 80019a2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80019a6:	f107 0114 	add.w	r1, r7, #20
 80019aa:	f107 0020 	add.w	r0, r7, #32
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	f7ff f9da 	bl	8000d68 <bme68x_set_regs>
 80019b4:	4603      	mov	r3, r0
 80019b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 80019ba:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80019be:	4618      	mov	r0, r3
 80019c0:	374c      	adds	r7, #76	@ 0x4c
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd90      	pop	{r4, r7, pc}
 80019c6:	bf00      	nop
 80019c8:	080188e8 	.word	0x080188e8

080019cc <calc_heatr_dur_shared>:

/* This internal API is used to calculate the register value for
 * shared heater duration */
static uint8_t calc_heatr_dur_shared(uint16_t dur)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	80fb      	strh	r3, [r7, #6]
    uint8_t factor = 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	73fb      	strb	r3, [r7, #15]
    uint8_t heatdurval;

    if (dur >= 0x783)
 80019da:	88fb      	ldrh	r3, [r7, #6]
 80019dc:	f240 7282 	movw	r2, #1922	@ 0x782
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d902      	bls.n	80019ea <calc_heatr_dur_shared+0x1e>
    {
        heatdurval = 0xff; /* Max duration */
 80019e4:	23ff      	movs	r3, #255	@ 0xff
 80019e6:	73bb      	strb	r3, [r7, #14]
 80019e8:	e01d      	b.n	8001a26 <calc_heatr_dur_shared+0x5a>
    }
    else
    {
        /* Step size of 0.477ms */
        dur = (uint16_t)(((uint32_t)dur * 1000) / 477);
 80019ea:	88fb      	ldrh	r3, [r7, #6]
 80019ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80019f0:	fb03 f202 	mul.w	r2, r3, r2
 80019f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a34 <calc_heatr_dur_shared+0x68>)
 80019f6:	fba3 1302 	umull	r1, r3, r3, r2
 80019fa:	1ad2      	subs	r2, r2, r3
 80019fc:	0852      	lsrs	r2, r2, #1
 80019fe:	4413      	add	r3, r2
 8001a00:	0a1b      	lsrs	r3, r3, #8
 8001a02:	80fb      	strh	r3, [r7, #6]
        while (dur > 0x3F)
 8001a04:	e005      	b.n	8001a12 <calc_heatr_dur_shared+0x46>
        {
            dur = dur >> 2;
 8001a06:	88fb      	ldrh	r3, [r7, #6]
 8001a08:	089b      	lsrs	r3, r3, #2
 8001a0a:	80fb      	strh	r3, [r7, #6]
            factor += 1;
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	73fb      	strb	r3, [r7, #15]
        while (dur > 0x3F)
 8001a12:	88fb      	ldrh	r3, [r7, #6]
 8001a14:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a16:	d8f6      	bhi.n	8001a06 <calc_heatr_dur_shared+0x3a>
        }

        heatdurval = (uint8_t)(dur + (factor * 64));
 8001a18:	88fb      	ldrh	r3, [r7, #6]
 8001a1a:	b2da      	uxtb	r2, r3
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
 8001a1e:	019b      	lsls	r3, r3, #6
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	4413      	add	r3, r2
 8001a24:	73bb      	strb	r3, [r7, #14]
    }

    return heatdurval;
 8001a26:	7bbb      	ldrb	r3, [r7, #14]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3714      	adds	r7, #20
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr
 8001a34:	12c8b89f 	.word	0x12c8b89f

08001a38 <get_calib_data>:
    return rslt;
}

/* This internal API is used to read the calibration coefficients */
static int8_t get_calib_data(struct bme68x_dev *dev)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08e      	sub	sp, #56	@ 0x38
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t coeff_array[BME68X_LEN_COEFF_ALL];

    rslt = bme68x_get_regs(BME68X_REG_COEFF1, coeff_array, BME68X_LEN_COEFF1, dev);
 8001a40:	f107 010c 	add.w	r1, r7, #12
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2217      	movs	r2, #23
 8001a48:	208a      	movs	r0, #138	@ 0x8a
 8001a4a:	f7ff fa1d 	bl	8000e88 <bme68x_get_regs>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (rslt == BME68X_OK)
 8001a54:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d10b      	bne.n	8001a74 <get_calib_data+0x3c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF2, &coeff_array[BME68X_LEN_COEFF1], BME68X_LEN_COEFF2, dev);
 8001a5c:	f107 030c 	add.w	r3, r7, #12
 8001a60:	f103 0117 	add.w	r1, r3, #23
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	220e      	movs	r2, #14
 8001a68:	20e1      	movs	r0, #225	@ 0xe1
 8001a6a:	f7ff fa0d 	bl	8000e88 <bme68x_get_regs>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    if (rslt == BME68X_OK)
 8001a74:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10b      	bne.n	8001a94 <get_calib_data+0x5c>
    {
        rslt = bme68x_get_regs(BME68X_REG_COEFF3,
 8001a7c:	f107 030c 	add.w	r3, r7, #12
 8001a80:	f103 0125 	add.w	r1, r3, #37	@ 0x25
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2205      	movs	r2, #5
 8001a88:	2000      	movs	r0, #0
 8001a8a:	f7ff f9fd 	bl	8000e88 <bme68x_get_regs>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               &coeff_array[BME68X_LEN_COEFF1 + BME68X_LEN_COEFF2],
                               BME68X_LEN_COEFF3,
                               dev);
    }

    if (rslt == BME68X_OK)
 8001a94:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	f040 80cb 	bne.w	8001c34 <get_calib_data+0x1fc>
    {
        /* Temperature related coefficients */
        dev->calib.par_t1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T1_MSB], coeff_array[BME68X_IDX_T1_LSB]));
 8001a9e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001aa2:	021b      	lsls	r3, r3, #8
 8001aa4:	b21a      	sxth	r2, r3
 8001aa6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001aaa:	b21b      	sxth	r3, r3
 8001aac:	4313      	orrs	r3, r2
 8001aae:	b21b      	sxth	r3, r3
 8001ab0:	b29a      	uxth	r2, r3
        dev->calib.par_t1 =
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	83da      	strh	r2, [r3, #30]
        dev->calib.par_t2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_T2_MSB], coeff_array[BME68X_IDX_T2_LSB]));
 8001ab6:	7b7b      	ldrb	r3, [r7, #13]
 8001ab8:	021b      	lsls	r3, r3, #8
 8001aba:	b21a      	sxth	r2, r3
 8001abc:	7b3b      	ldrb	r3, [r7, #12]
 8001abe:	b21b      	sxth	r3, r3
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	b21a      	sxth	r2, r3
        dev->calib.par_t2 =
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	841a      	strh	r2, [r3, #32]
        dev->calib.par_t3 = (int8_t)(coeff_array[BME68X_IDX_T3]);
 8001ac8:	7bbb      	ldrb	r3, [r7, #14]
 8001aca:	b25a      	sxtb	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

        /* Pressure related coefficients */
        dev->calib.par_p1 =
            (uint16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P1_MSB], coeff_array[BME68X_IDX_P1_LSB]));
 8001ad2:	7c7b      	ldrb	r3, [r7, #17]
 8001ad4:	021b      	lsls	r3, r3, #8
 8001ad6:	b21a      	sxth	r2, r3
 8001ad8:	7c3b      	ldrb	r3, [r7, #16]
 8001ada:	b21b      	sxth	r3, r3
 8001adc:	4313      	orrs	r3, r2
 8001ade:	b21b      	sxth	r3, r3
 8001ae0:	b29a      	uxth	r2, r3
        dev->calib.par_p1 =
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib.par_p2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P2_MSB], coeff_array[BME68X_IDX_P2_LSB]));
 8001ae6:	7cfb      	ldrb	r3, [r7, #19]
 8001ae8:	021b      	lsls	r3, r3, #8
 8001aea:	b21a      	sxth	r2, r3
 8001aec:	7cbb      	ldrb	r3, [r7, #18]
 8001aee:	b21b      	sxth	r3, r3
 8001af0:	4313      	orrs	r3, r2
 8001af2:	b21a      	sxth	r2, r3
        dev->calib.par_p2 =
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib.par_p3 = (int8_t)coeff_array[BME68X_IDX_P3];
 8001af8:	7d3b      	ldrb	r3, [r7, #20]
 8001afa:	b25a      	sxtb	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        dev->calib.par_p4 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P4_MSB], coeff_array[BME68X_IDX_P4_LSB]));
 8001b02:	7dfb      	ldrb	r3, [r7, #23]
 8001b04:	021b      	lsls	r3, r3, #8
 8001b06:	b21a      	sxth	r2, r3
 8001b08:	7dbb      	ldrb	r3, [r7, #22]
 8001b0a:	b21b      	sxth	r3, r3
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	b21a      	sxth	r2, r3
        dev->calib.par_p4 =
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib.par_p5 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P5_MSB], coeff_array[BME68X_IDX_P5_LSB]));
 8001b14:	7e7b      	ldrb	r3, [r7, #25]
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	b21a      	sxth	r2, r3
 8001b1a:	7e3b      	ldrb	r3, [r7, #24]
 8001b1c:	b21b      	sxth	r3, r3
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	b21a      	sxth	r2, r3
        dev->calib.par_p5 =
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib.par_p6 = (int8_t)(coeff_array[BME68X_IDX_P6]);
 8001b26:	7efb      	ldrb	r3, [r7, #27]
 8001b28:	b25a      	sxtb	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        dev->calib.par_p7 = (int8_t)(coeff_array[BME68X_IDX_P7]);
 8001b30:	7ebb      	ldrb	r3, [r7, #26]
 8001b32:	b25a      	sxtb	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        dev->calib.par_p8 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P8_MSB], coeff_array[BME68X_IDX_P8_LSB]));
 8001b3a:	7ffb      	ldrb	r3, [r7, #31]
 8001b3c:	021b      	lsls	r3, r3, #8
 8001b3e:	b21a      	sxth	r2, r3
 8001b40:	7fbb      	ldrb	r3, [r7, #30]
 8001b42:	b21b      	sxth	r3, r3
 8001b44:	4313      	orrs	r3, r2
 8001b46:	b21a      	sxth	r2, r3
        dev->calib.par_p8 =
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib.par_p9 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_P9_MSB], coeff_array[BME68X_IDX_P9_LSB]));
 8001b4c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001b50:	021b      	lsls	r3, r3, #8
 8001b52:	b21a      	sxth	r2, r3
 8001b54:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	b21a      	sxth	r2, r3
        dev->calib.par_p9 =
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib.par_p10 = (uint8_t)(coeff_array[BME68X_IDX_P10]);
 8001b62:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Humidity related coefficients */
        dev->calib.par_h1 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8001b6c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b70:	011b      	lsls	r3, r3, #4
 8001b72:	b21a      	sxth	r2, r3
                       (coeff_array[BME68X_IDX_H1_LSB] & BME68X_BIT_H1_DATA_MSK));
 8001b74:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	f003 030f 	and.w	r3, r3, #15
 8001b7e:	b21b      	sxth	r3, r3
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H1_MSB] << 4) |
 8001b80:	4313      	orrs	r3, r2
 8001b82:	b21b      	sxth	r3, r3
 8001b84:	b29a      	uxth	r2, r3
        dev->calib.par_h1 =
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	821a      	strh	r2, [r3, #16]
        dev->calib.par_h2 =
            (uint16_t)(((uint16_t)coeff_array[BME68X_IDX_H2_MSB] << 4) | ((coeff_array[BME68X_IDX_H2_LSB]) >> 4));
 8001b8a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b8e:	011b      	lsls	r3, r3, #4
 8001b90:	b21a      	sxth	r2, r3
 8001b92:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b96:	091b      	lsrs	r3, r3, #4
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	b21b      	sxth	r3, r3
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	b21b      	sxth	r3, r3
 8001ba0:	b29a      	uxth	r2, r3
        dev->calib.par_h2 =
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	825a      	strh	r2, [r3, #18]
        dev->calib.par_h3 = (int8_t)coeff_array[BME68X_IDX_H3];
 8001ba6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001baa:	b25a      	sxtb	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	751a      	strb	r2, [r3, #20]
        dev->calib.par_h4 = (int8_t)coeff_array[BME68X_IDX_H4];
 8001bb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001bb4:	b25a      	sxtb	r2, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	755a      	strb	r2, [r3, #21]
        dev->calib.par_h5 = (int8_t)coeff_array[BME68X_IDX_H5];
 8001bba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001bbe:	b25a      	sxtb	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	759a      	strb	r2, [r3, #22]
        dev->calib.par_h6 = (uint8_t)coeff_array[BME68X_IDX_H6];
 8001bc4:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	75da      	strb	r2, [r3, #23]
        dev->calib.par_h7 = (int8_t)coeff_array[BME68X_IDX_H7];
 8001bcc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001bd0:	b25a      	sxtb	r2, r3
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	761a      	strb	r2, [r3, #24]

        /* Gas heater related coefficients */
        dev->calib.par_gh1 = (int8_t)coeff_array[BME68X_IDX_GH1];
 8001bd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bda:	b25a      	sxtb	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	765a      	strb	r2, [r3, #25]
        dev->calib.par_gh2 =
            (int16_t)(BME68X_CONCAT_BYTES(coeff_array[BME68X_IDX_GH2_MSB], coeff_array[BME68X_IDX_GH2_LSB]));
 8001be0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001be4:	021b      	lsls	r3, r3, #8
 8001be6:	b21a      	sxth	r2, r3
 8001be8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001bec:	b21b      	sxth	r3, r3
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	b21a      	sxth	r2, r3
        dev->calib.par_gh2 =
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	835a      	strh	r2, [r3, #26]
        dev->calib.par_gh3 = (int8_t)coeff_array[BME68X_IDX_GH3];
 8001bf6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001bfa:	b25a      	sxtb	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	771a      	strb	r2, [r3, #28]

        /* Other coefficients */
        dev->calib.res_heat_range = ((coeff_array[BME68X_IDX_RES_HEAT_RANGE] & BME68X_RHRANGE_MSK) / 16);
 8001c00:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001c04:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	da00      	bge.n	8001c0e <get_calib_data+0x1d6>
 8001c0c:	330f      	adds	r3, #15
 8001c0e:	111b      	asrs	r3, r3, #4
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        dev->calib.res_heat_val = (int8_t)coeff_array[BME68X_IDX_RES_HEAT_VAL];
 8001c18:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001c1c:	b25a      	sxtb	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        dev->calib.range_sw_err = ((int8_t)(coeff_array[BME68X_IDX_RANGE_SW_ERR] & BME68X_RSERROR_MSK)) / 16;
 8001c24:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001c28:	b25b      	sxtb	r3, r3
 8001c2a:	111b      	asrs	r3, r3, #4
 8001c2c:	b25a      	sxtb	r2, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }

    return rslt;
 8001c34:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3738      	adds	r7, #56	@ 0x38
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <read_variant_id>:

/* This internal API is used to read variant ID information from the register */
static int8_t read_variant_id(struct bme68x_dev *dev)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data = 0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	73bb      	strb	r3, [r7, #14]

    /* Read variant ID information register */
    rslt = bme68x_get_regs(BME68X_REG_VARIANT_ID, &reg_data, 1, dev);
 8001c4c:	f107 010e 	add.w	r1, r7, #14
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	20f0      	movs	r0, #240	@ 0xf0
 8001c56:	f7ff f917 	bl	8000e88 <bme68x_get_regs>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME68X_OK)
 8001c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d103      	bne.n	8001c6e <read_variant_id+0x2e>
    {
        dev->variant_id = reg_data;
 8001c66:	7bbb      	ldrb	r3, [r7, #14]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	609a      	str	r2, [r3, #8]
    }

    return rslt;
 8001c6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3710      	adds	r7, #16
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <bmi3_init>:
/*!
 * @brief This API is the entry point for bmi3 sensor. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi3_init(struct bmi3_dev *dev)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b084      	sub	sp, #16
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to assign chip id */
    uint8_t chip_id[2] = { 0 };
 8001c82:	2300      	movs	r3, #0
 8001c84:	81bb      	strh	r3, [r7, #12]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f000 feac 	bl	80029e4 <null_ptr_check>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI3_OK)
 8001c90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d10d      	bne.n	8001cb4 <bmi3_init+0x3a>
    {
        dev->chip_id = 0;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]

        /* An extra dummy byte is read during SPI read */
        if (dev->intf == BMI3_SPI_INTF)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	7a5b      	ldrb	r3, [r3, #9]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d103      	bne.n	8001cae <bmi3_init+0x34>
        {
            dev->dummy_byte = 1;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	72da      	strb	r2, [r3, #11]
 8001cac:	e002      	b.n	8001cb4 <bmi3_init+0x3a>
        }
        else
        {
            dev->dummy_byte = 2;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	72da      	strb	r2, [r3, #11]
        }
    }

    if (rslt == BMI3_OK)
 8001cb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d118      	bne.n	8001cee <bmi3_init+0x74>
    {
        /* Perform soft-reset to bring all register values to their default values */
        rslt = bmi3_soft_reset(dev);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 f8d3 	bl	8001e68 <bmi3_soft_reset>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 8001cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d10f      	bne.n	8001cee <bmi3_init+0x74>
        {
            /* Read chip-id of the BMI3 sensor */
            rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, chip_id, 2, dev);
 8001cce:	f107 010c 	add.w	r1, r7, #12
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2202      	movs	r2, #2
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	f000 f821 	bl	8001d1e <bmi3_get_regs>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMI3_OK)
 8001ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d102      	bne.n	8001cee <bmi3_init+0x74>
            {
                dev->chip_id = chip_id[0];
 8001ce8:	7b3a      	ldrb	r2, [r7, #12]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if (rslt == BMI3_OK)
 8001cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d10d      	bne.n	8001d12 <bmi3_init+0x98>
    {
        if (((chip_id[1] & BMI3_REV_ID_MASK) >> BMI3_REV_ID_POS) == BMI3_ENABLE)
 8001cf6:	7b7b      	ldrb	r3, [r7, #13]
 8001cf8:	091b      	lsrs	r3, r3, #4
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d104      	bne.n	8001d0a <bmi3_init+0x90>
        {
            dev->accel_bit_width = BMI3_ACC_DP_OFF_XYZ_14_BIT_MASK;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f643 72ff 	movw	r2, #16383	@ 0x3fff
 8001d06:	839a      	strh	r2, [r3, #28]
 8001d08:	e003      	b.n	8001d12 <bmi3_init+0x98>
        }
        else
        {
            dev->accel_bit_width = BMI3_ACC_DP_OFF_XYZ_13_BIT_MASK;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8001d10:	839a      	strh	r2, [r3, #28]
        }
    }

    return rslt;
 8001d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <bmi3_get_regs>:
 * @note For most of the registers auto address increment applies, with the
 * exception of a few special registers, which trap the address. For e.g.,
 * Register address - 0x03.
 */
int8_t bmi3_get_regs(uint8_t reg_addr, uint8_t *data, uint16_t len, struct bmi3_dev *dev)
{
 8001d1e:	b590      	push	{r4, r7, lr}
 8001d20:	b0a7      	sub	sp, #156	@ 0x9c
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607b      	str	r3, [r7, #4]
 8001d28:	4603      	mov	r3, r0
 8001d2a:	73fb      	strb	r3, [r7, #15]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	81bb      	strh	r3, [r7, #12]

    /* Variable to define temporary buffer */
    uint8_t temp_buf[BMI3_MAX_LEN];

    /* Variable to define loop */
    uint16_t index = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f000 fe54 	bl	80029e4 <null_ptr_check>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

    if ((rslt == BMI3_OK) && (data != NULL))
 8001d42:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d145      	bne.n	8001dd6 <bmi3_get_regs+0xb8>
 8001d4a:	68bb      	ldr	r3, [r7, #8]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d042      	beq.n	8001dd6 <bmi3_get_regs+0xb8>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI3_SPI_INTF)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	7a5b      	ldrb	r3, [r3, #9]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d103      	bne.n	8001d60 <bmi3_get_regs+0x42>
        {
            reg_addr = (reg_addr | BMI3_SPI_RD_MASK);
 8001d58:	7bfb      	ldrb	r3, [r7, #15]
 8001d5a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d5e:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, temp_buf, len + dev->dummy_byte, dev->intf_ptr);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	691c      	ldr	r4, [r3, #16]
 8001d64:	89bb      	ldrh	r3, [r7, #12]
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	7ad2      	ldrb	r2, [r2, #11]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f107 0114 	add.w	r1, r7, #20
 8001d76:	7bf8      	ldrb	r0, [r7, #15]
 8001d78:	47a0      	blx	r4
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	729a      	strb	r2, [r3, #10]
        dev->delay_us(2, dev->intf_ptr);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	6852      	ldr	r2, [r2, #4]
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	2002      	movs	r0, #2
 8001d8e:	4798      	blx	r3

        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d119      	bne.n	8001dce <bmi3_get_regs+0xb0>
        {
            /* Read the data from the position next to dummy byte */
            while (index < len)
 8001d9a:	e012      	b.n	8001dc2 <bmi3_get_regs+0xa4>
            {
                data[index] = temp_buf[index + dev->dummy_byte];
 8001d9c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	7ad2      	ldrb	r2, [r2, #11]
 8001da4:	441a      	add	r2, r3
 8001da6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001daa:	68b9      	ldr	r1, [r7, #8]
 8001dac:	440b      	add	r3, r1
 8001dae:	3298      	adds	r2, #152	@ 0x98
 8001db0:	443a      	add	r2, r7
 8001db2:	f812 2c84 	ldrb.w	r2, [r2, #-132]
 8001db6:	701a      	strb	r2, [r3, #0]
                index++;
 8001db8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
            while (index < len)
 8001dc2:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8001dc6:	89bb      	ldrh	r3, [r7, #12]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d3e7      	bcc.n	8001d9c <bmi3_get_regs+0x7e>
        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 8001dcc:	e006      	b.n	8001ddc <bmi3_get_regs+0xbe>
            }
        }
        else
        {
            rslt = BMI3_E_COM_FAIL;
 8001dce:	23fe      	movs	r3, #254	@ 0xfe
 8001dd0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 8001dd4:	e002      	b.n	8001ddc <bmi3_get_regs+0xbe>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001dd6:	23ff      	movs	r3, #255	@ 0xff
 8001dd8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    }

    return rslt;
 8001ddc:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	379c      	adds	r7, #156	@ 0x9c
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd90      	pop	{r4, r7, pc}

08001de8 <bmi3_set_regs>:

/*!
 * @brief This API writes data to the given register address of bmi3 sensor.
 */
int8_t bmi3_set_regs(uint8_t reg_addr, const uint8_t *data, uint16_t len, struct bmi3_dev *dev)
{
 8001de8:	b590      	push	{r4, r7, lr}
 8001dea:	b087      	sub	sp, #28
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	60b9      	str	r1, [r7, #8]
 8001df0:	607b      	str	r3, [r7, #4]
 8001df2:	4603      	mov	r3, r0
 8001df4:	73fb      	strb	r3, [r7, #15]
 8001df6:	4613      	mov	r3, r2
 8001df8:	81bb      	strh	r3, [r7, #12]
    /* Variable to store result of API */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f000 fdf2 	bl	80029e4 <null_ptr_check>
 8001e00:	4603      	mov	r3, r0
 8001e02:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (data != NULL))
 8001e04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d125      	bne.n	8001e58 <bmi3_set_regs+0x70>
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d022      	beq.n	8001e58 <bmi3_set_regs+0x70>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI3_SPI_INTF)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	7a5b      	ldrb	r3, [r3, #9]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d103      	bne.n	8001e22 <bmi3_set_regs+0x3a>
        {
            reg_addr = (reg_addr & BMI3_SPI_WR_MASK);
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e20:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->write(reg_addr, data, len, dev->intf_ptr);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	695c      	ldr	r4, [r3, #20]
 8001e26:	89ba      	ldrh	r2, [r7, #12]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	7bf8      	ldrb	r0, [r7, #15]
 8001e2e:	68b9      	ldr	r1, [r7, #8]
 8001e30:	47a0      	blx	r4
 8001e32:	4603      	mov	r3, r0
 8001e34:	461a      	mov	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	729a      	strb	r2, [r3, #10]
        dev->delay_us(2, dev->intf_ptr);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	6852      	ldr	r2, [r2, #4]
 8001e42:	4611      	mov	r1, r2
 8001e44:	2002      	movs	r0, #2
 8001e46:	4798      	blx	r3

        if (dev->intf_rslt != BMI3_INTF_RET_SUCCESS)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d004      	beq.n	8001e5c <bmi3_set_regs+0x74>
        {
            rslt = BMI3_E_COM_FAIL;
 8001e52:	23fe      	movs	r3, #254	@ 0xfe
 8001e54:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMI3_INTF_RET_SUCCESS)
 8001e56:	e001      	b.n	8001e5c <bmi3_set_regs+0x74>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001e58:	23ff      	movs	r3, #255	@ 0xff
 8001e5a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001e5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	371c      	adds	r7, #28
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd90      	pop	{r4, r7, pc}

08001e68 <bmi3_soft_reset>:
/*!
 * @brief This API resets bmi3 sensor. All registers are overwritten with
 * their default values.
 */
int8_t bmi3_soft_reset(struct bmi3_dev *dev)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to read the dummy byte */
    uint8_t dummy_byte[2] = { 0 };
 8001e70:	2300      	movs	r3, #0
 8001e72:	83bb      	strh	r3, [r7, #28]

    /* Variable to store feature data array */
    uint8_t feature_data[2] = { 0x2c, 0x01 };
 8001e74:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001e78:	833b      	strh	r3, [r7, #24]

    /* Variable to enable feature engine bit */
    uint8_t feature_engine_en[2] = { BMI3_ENABLE, 0 };
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	82bb      	strh	r3, [r7, #20]

    /* Variable to store status value for feature engine enable */
    uint8_t reg_data[2] = { 0 };
 8001e7e:	2300      	movs	r3, #0
 8001e80:	823b      	strh	r3, [r7, #16]

    /* Array variable to store feature IO status */
    uint8_t feature_io_status[2] = { BMI3_ENABLE, 0 };
 8001e82:	2301      	movs	r3, #1
 8001e84:	81bb      	strh	r3, [r7, #12]

    uint8_t loop = 1;
 8001e86:	2301      	movs	r3, #1
 8001e88:	77bb      	strb	r3, [r7, #30]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 fdaa 	bl	80029e4 <null_ptr_check>
 8001e90:	4603      	mov	r3, r0
 8001e92:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMI3_OK)
 8001e94:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d16f      	bne.n	8001f7c <bmi3_soft_reset+0x114>
    {
        /* Reset bmi3 device */
        rslt = bmi3_set_command_register(BMI3_CMD_SOFT_RESET, dev);
 8001e9c:	6879      	ldr	r1, [r7, #4]
 8001e9e:	f64d 60af 	movw	r0, #57007	@ 0xdeaf
 8001ea2:	f000 f873 	bl	8001f8c <bmi3_set_command_register>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	77fb      	strb	r3, [r7, #31]
        dev->delay_us(BMI3_SOFT_RESET_DELAY, dev->intf_ptr);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	699b      	ldr	r3, [r3, #24]
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	6852      	ldr	r2, [r2, #4]
 8001eb2:	4611      	mov	r1, r2
 8001eb4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001eb8:	4798      	blx	r3

        /* Performing a dummy read after a soft-reset */
        if ((rslt == BMI3_OK) && (dev->intf == BMI3_SPI_INTF))
 8001eba:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d10c      	bne.n	8001edc <bmi3_soft_reset+0x74>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	7a5b      	ldrb	r3, [r3, #9]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d108      	bne.n	8001edc <bmi3_soft_reset+0x74>
        {
            rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, dummy_byte, 2, dev);
 8001eca:	f107 011c 	add.w	r1, r7, #28
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	2000      	movs	r0, #0
 8001ed4:	f7ff ff23 	bl	8001d1e <bmi3_get_regs>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	77fb      	strb	r3, [r7, #31]
        }

        /* Enabling Feature engine */
        if (rslt == BMI3_OK)
 8001edc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d108      	bne.n	8001ef6 <bmi3_soft_reset+0x8e>
        {
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_IO2, feature_data, 2, dev);
 8001ee4:	f107 0118 	add.w	r1, r7, #24
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2202      	movs	r2, #2
 8001eec:	2012      	movs	r0, #18
 8001eee:	f7ff ff7b 	bl	8001de8 <bmi3_set_regs>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 8001ef6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d108      	bne.n	8001f10 <bmi3_soft_reset+0xa8>
        {
            /* Enabling feature status bit */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_IO_STATUS, feature_io_status, 2, dev);
 8001efe:	f107 010c 	add.w	r1, r7, #12
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2202      	movs	r2, #2
 8001f06:	2014      	movs	r0, #20
 8001f08:	f7ff ff6e 	bl	8001de8 <bmi3_set_regs>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 8001f10:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d108      	bne.n	8001f2a <bmi3_soft_reset+0xc2>
        {
            /* Enable feature engine bit */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_CTRL, feature_engine_en, 2, dev);
 8001f18:	f107 0114 	add.w	r1, r7, #20
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2202      	movs	r2, #2
 8001f20:	2040      	movs	r0, #64	@ 0x40
 8001f22:	f7ff ff61 	bl	8001de8 <bmi3_set_regs>
 8001f26:	4603      	mov	r3, r0
 8001f28:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 8001f2a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d124      	bne.n	8001f7c <bmi3_soft_reset+0x114>
        {
            /* Checking the status bit for feature engine enable */
            while (loop <= 10)
 8001f32:	e020      	b.n	8001f76 <bmi3_soft_reset+0x10e>
            {
                dev->delay_us(100000, dev->intf_ptr);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	6852      	ldr	r2, [r2, #4]
 8001f3c:	4611      	mov	r1, r2
 8001f3e:	4812      	ldr	r0, [pc, #72]	@ (8001f88 <bmi3_soft_reset+0x120>)
 8001f40:	4798      	blx	r3

                rslt = bmi3_get_regs(BMI3_REG_FEATURE_IO1, reg_data, 2, dev);
 8001f42:	f107 0110 	add.w	r1, r7, #16
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2202      	movs	r2, #2
 8001f4a:	2011      	movs	r0, #17
 8001f4c:	f7ff fee7 	bl	8001d1e <bmi3_get_regs>
 8001f50:	4603      	mov	r3, r0
 8001f52:	77fb      	strb	r3, [r7, #31]

                if (rslt == BMI3_OK)
 8001f54:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d109      	bne.n	8001f70 <bmi3_soft_reset+0x108>
                {
                    if (reg_data[0] & BMI3_FEATURE_ENGINE_ENABLE_MASK)
 8001f5c:	7c3b      	ldrb	r3, [r7, #16]
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <bmi3_soft_reset+0x104>
                    {
                        rslt = BMI3_OK;
 8001f66:	2300      	movs	r3, #0
 8001f68:	77fb      	strb	r3, [r7, #31]

                        break;
 8001f6a:	e007      	b.n	8001f7c <bmi3_soft_reset+0x114>
                    }
                    else
                    {
                        rslt = BMI3_E_FEATURE_ENGINE_STATUS;
 8001f6c:	23f2      	movs	r3, #242	@ 0xf2
 8001f6e:	77fb      	strb	r3, [r7, #31]
                    }
                }

                loop++;
 8001f70:	7fbb      	ldrb	r3, [r7, #30]
 8001f72:	3301      	adds	r3, #1
 8001f74:	77bb      	strb	r3, [r7, #30]
            while (loop <= 10)
 8001f76:	7fbb      	ldrb	r3, [r7, #30]
 8001f78:	2b0a      	cmp	r3, #10
 8001f7a:	d9db      	bls.n	8001f34 <bmi3_soft_reset+0xcc>
            }
        }
    }

    return rslt;
 8001f7c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3720      	adds	r7, #32
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	000186a0 	.word	0x000186a0

08001f8c <bmi3_set_command_register>:

/*!
 * @brief This API writes the available sensor specific commands to the sensor.
 */
int8_t bmi3_set_command_register(uint16_t command, struct bmi3_dev *dev)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	4603      	mov	r3, r0
 8001f94:	6039      	str	r1, [r7, #0]
 8001f96:	80fb      	strh	r3, [r7, #6]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array variable to store command value */
    uint8_t reg_data[2] = { 0 };
 8001f98:	2300      	movs	r3, #0
 8001f9a:	81bb      	strh	r3, [r7, #12]

    reg_data[0] = (uint8_t)(command & BMI3_SET_LOW_BYTE);
 8001f9c:	88fb      	ldrh	r3, [r7, #6]
 8001f9e:	b2db      	uxtb	r3, r3
 8001fa0:	733b      	strb	r3, [r7, #12]
    reg_data[1] = (uint8_t)((command & BMI3_SET_HIGH_BYTE) >> 8);
 8001fa2:	88fb      	ldrh	r3, [r7, #6]
 8001fa4:	0a1b      	lsrs	r3, r3, #8
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	737b      	strb	r3, [r7, #13]

    /* Set the command in the command register */
    rslt = bmi3_set_regs(BMI3_REG_CMD, reg_data, 2, dev);
 8001fac:	f107 010c 	add.w	r1, r7, #12
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	207e      	movs	r0, #126	@ 0x7e
 8001fb6:	f7ff ff17 	bl	8001de8 <bmi3_set_regs>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8001fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
	...

08001fcc <bmi3_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi3_set_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	607a      	str	r2, [r7, #4]
 8001fd8:	72fb      	strb	r3, [r7, #11]

    /* Variable to define loop */
    uint8_t loop;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 fd02 	bl	80029e4 <null_ptr_check>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001fe4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	f040 80f1 	bne.w	80021d0 <bmi3_set_sensor_config+0x204>
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f000 80ed 	beq.w	80021d0 <bmi3_set_sensor_config+0x204>
    {
        for (loop = 0; loop < n_sens; loop++)
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	75bb      	strb	r3, [r7, #22]
 8001ffa:	e0e3      	b.n	80021c4 <bmi3_set_sensor_config+0x1f8>
        {
            switch (sens_cfg[loop].type)
 8001ffc:	7dbb      	ldrb	r3, [r7, #22]
 8001ffe:	222e      	movs	r2, #46	@ 0x2e
 8002000:	fb02 f303 	mul.w	r3, r2, r3
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	4413      	add	r3, r2
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b0c      	cmp	r3, #12
 800200c:	f200 80d4 	bhi.w	80021b8 <bmi3_set_sensor_config+0x1ec>
 8002010:	a201      	add	r2, pc, #4	@ (adr r2, 8002018 <bmi3_set_sensor_config+0x4c>)
 8002012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002016:	bf00      	nop
 8002018:	0800204d 	.word	0x0800204d
 800201c:	08002069 	.word	0x08002069
 8002020:	080020bd 	.word	0x080020bd
 8002024:	08002085 	.word	0x08002085
 8002028:	080020a1 	.word	0x080020a1
 800202c:	0800212d 	.word	0x0800212d
 8002030:	080020f5 	.word	0x080020f5
 8002034:	08002111 	.word	0x08002111
 8002038:	080020d9 	.word	0x080020d9
 800203c:	08002149 	.word	0x08002149
 8002040:	08002165 	.word	0x08002165
 8002044:	08002181 	.word	0x08002181
 8002048:	0800219d 	.word	0x0800219d
            {
                case BMI3_ACCEL:
                    rslt = set_accel_config(&sens_cfg[loop].cfg.acc, dev);
 800204c:	7dbb      	ldrb	r3, [r7, #22]
 800204e:	222e      	movs	r2, #46	@ 0x2e
 8002050:	fb02 f303 	mul.w	r3, r2, r3
 8002054:	68fa      	ldr	r2, [r7, #12]
 8002056:	4413      	add	r3, r2
 8002058:	3302      	adds	r3, #2
 800205a:	6879      	ldr	r1, [r7, #4]
 800205c:	4618      	mov	r0, r3
 800205e:	f000 f9cb 	bl	80023f8 <set_accel_config>
 8002062:	4603      	mov	r3, r0
 8002064:	75fb      	strb	r3, [r7, #23]
                    break;
 8002066:	e0aa      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_GYRO:
                    rslt = set_gyro_config(&sens_cfg[loop].cfg.gyr, dev);
 8002068:	7dbb      	ldrb	r3, [r7, #22]
 800206a:	222e      	movs	r2, #46	@ 0x2e
 800206c:	fb02 f303 	mul.w	r3, r2, r3
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	4413      	add	r3, r2
 8002074:	3302      	adds	r3, #2
 8002076:	6879      	ldr	r1, [r7, #4]
 8002078:	4618      	mov	r0, r3
 800207a:	f000 fb5f 	bl	800273c <set_gyro_config>
 800207e:	4603      	mov	r3, r0
 8002080:	75fb      	strb	r3, [r7, #23]
                    break;
 8002082:	e09c      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_ANY_MOTION:
                    rslt = set_any_motion_config(&sens_cfg[loop].cfg.any_motion, dev);
 8002084:	7dbb      	ldrb	r3, [r7, #22]
 8002086:	222e      	movs	r2, #46	@ 0x2e
 8002088:	fb02 f303 	mul.w	r3, r2, r3
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	4413      	add	r3, r2
 8002090:	3302      	adds	r3, #2
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	4618      	mov	r0, r3
 8002096:	f000 fd57 	bl	8002b48 <set_any_motion_config>
 800209a:	4603      	mov	r3, r0
 800209c:	75fb      	strb	r3, [r7, #23]
                    break;
 800209e:	e08e      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_NO_MOTION:
                    rslt = set_no_motion_config(&sens_cfg[loop].cfg.no_motion, dev);
 80020a0:	7dbb      	ldrb	r3, [r7, #22]
 80020a2:	222e      	movs	r2, #46	@ 0x2e
 80020a4:	fb02 f303 	mul.w	r3, r2, r3
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	4413      	add	r3, r2
 80020ac:	3302      	adds	r3, #2
 80020ae:	6879      	ldr	r1, [r7, #4]
 80020b0:	4618      	mov	r0, r3
 80020b2:	f000 feb3 	bl	8002e1c <set_no_motion_config>
 80020b6:	4603      	mov	r3, r0
 80020b8:	75fb      	strb	r3, [r7, #23]
                    break;
 80020ba:	e080      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_SIG_MOTION:
                    rslt = set_sig_motion_config(&sens_cfg[loop].cfg.sig_motion, dev);
 80020bc:	7dbb      	ldrb	r3, [r7, #22]
 80020be:	222e      	movs	r2, #46	@ 0x2e
 80020c0:	fb02 f303 	mul.w	r3, r2, r3
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	4413      	add	r3, r2
 80020c8:	3302      	adds	r3, #2
 80020ca:	6879      	ldr	r1, [r7, #4]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f001 f901 	bl	80032d4 <set_sig_motion_config>
 80020d2:	4603      	mov	r3, r0
 80020d4:	75fb      	strb	r3, [r7, #23]
                    break;
 80020d6:	e072      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_FLAT:
                    rslt = set_flat_config(&sens_cfg[loop].cfg.flat, dev);
 80020d8:	7dbb      	ldrb	r3, [r7, #22]
 80020da:	222e      	movs	r2, #46	@ 0x2e
 80020dc:	fb02 f303 	mul.w	r3, r2, r3
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	4413      	add	r3, r2
 80020e4:	3302      	adds	r3, #2
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f000 ffe5 	bl	80030b8 <set_flat_config>
 80020ee:	4603      	mov	r3, r0
 80020f0:	75fb      	strb	r3, [r7, #23]
                    break;
 80020f2:	e064      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_TILT:
                    rslt = set_tilt_config(&sens_cfg[loop].cfg.tilt, dev);
 80020f4:	7dbb      	ldrb	r3, [r7, #22]
 80020f6:	222e      	movs	r2, #46	@ 0x2e
 80020f8:	fb02 f303 	mul.w	r3, r2, r3
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	4413      	add	r3, r2
 8002100:	3302      	adds	r3, #2
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	4618      	mov	r0, r3
 8002106:	f001 fa0f 	bl	8003528 <set_tilt_config>
 800210a:	4603      	mov	r3, r0
 800210c:	75fb      	strb	r3, [r7, #23]
                    break;
 800210e:	e056      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_ORIENTATION:
                    rslt = set_orientation_config(&sens_cfg[loop].cfg.orientation, dev);
 8002110:	7dbb      	ldrb	r3, [r7, #22]
 8002112:	222e      	movs	r2, #46	@ 0x2e
 8002114:	fb02 f303 	mul.w	r3, r2, r3
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	4413      	add	r3, r2
 800211c:	3302      	adds	r3, #2
 800211e:	6879      	ldr	r1, [r7, #4]
 8002120:	4618      	mov	r0, r3
 8002122:	f001 faec 	bl	80036fe <set_orientation_config>
 8002126:	4603      	mov	r3, r0
 8002128:	75fb      	strb	r3, [r7, #23]
                    break;
 800212a:	e048      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_STEP_COUNTER:
                    rslt = set_step_config(&sens_cfg[loop].cfg.step_counter, dev);
 800212c:	7dbb      	ldrb	r3, [r7, #22]
 800212e:	222e      	movs	r2, #46	@ 0x2e
 8002130:	fb02 f303 	mul.w	r3, r2, r3
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	4413      	add	r3, r2
 8002138:	3302      	adds	r3, #2
 800213a:	6879      	ldr	r1, [r7, #4]
 800213c:	4618      	mov	r0, r3
 800213e:	f001 fd9f 	bl	8003c80 <set_step_config>
 8002142:	4603      	mov	r3, r0
 8002144:	75fb      	strb	r3, [r7, #23]
                    break;
 8002146:	e03a      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_TAP:
                    rslt = set_tap_config(&sens_cfg[loop].cfg.tap, dev);
 8002148:	7dbb      	ldrb	r3, [r7, #22]
 800214a:	222e      	movs	r2, #46	@ 0x2e
 800214c:	fb02 f303 	mul.w	r3, r2, r3
 8002150:	68fa      	ldr	r2, [r7, #12]
 8002152:	4413      	add	r3, r2
 8002154:	3302      	adds	r3, #2
 8002156:	6879      	ldr	r1, [r7, #4]
 8002158:	4618      	mov	r0, r3
 800215a:	f002 f8d1 	bl	8004300 <set_tap_config>
 800215e:	4603      	mov	r3, r0
 8002160:	75fb      	strb	r3, [r7, #23]
                    break;
 8002162:	e02c      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_ACCEL:
                    rslt = set_alternate_accel_config(&sens_cfg[loop].cfg.alt_acc, dev);
 8002164:	7dbb      	ldrb	r3, [r7, #22]
 8002166:	222e      	movs	r2, #46	@ 0x2e
 8002168:	fb02 f303 	mul.w	r3, r2, r3
 800216c:	68fa      	ldr	r2, [r7, #12]
 800216e:	4413      	add	r3, r2
 8002170:	3302      	adds	r3, #2
 8002172:	6879      	ldr	r1, [r7, #4]
 8002174:	4618      	mov	r0, r3
 8002176:	f002 f9c5 	bl	8004504 <set_alternate_accel_config>
 800217a:	4603      	mov	r3, r0
 800217c:	75fb      	strb	r3, [r7, #23]
                    break;
 800217e:	e01e      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_GYRO:
                    rslt = set_alternate_gyro_config(&sens_cfg[loop].cfg.alt_gyr, dev);
 8002180:	7dbb      	ldrb	r3, [r7, #22]
 8002182:	222e      	movs	r2, #46	@ 0x2e
 8002184:	fb02 f303 	mul.w	r3, r2, r3
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	4413      	add	r3, r2
 800218c:	3302      	adds	r3, #2
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	4618      	mov	r0, r3
 8002192:	f002 fa40 	bl	8004616 <set_alternate_gyro_config>
 8002196:	4603      	mov	r3, r0
 8002198:	75fb      	strb	r3, [r7, #23]
                    break;
 800219a:	e010      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_AUTO_CONFIG:
                    rslt = set_alternate_auto_config(&sens_cfg[loop].cfg.alt_auto_cfg, dev);
 800219c:	7dbb      	ldrb	r3, [r7, #22]
 800219e:	222e      	movs	r2, #46	@ 0x2e
 80021a0:	fb02 f303 	mul.w	r3, r2, r3
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	4413      	add	r3, r2
 80021a8:	3302      	adds	r3, #2
 80021aa:	6879      	ldr	r1, [r7, #4]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f002 fabb 	bl	8004728 <set_alternate_auto_config>
 80021b2:	4603      	mov	r3, r0
 80021b4:	75fb      	strb	r3, [r7, #23]
                    break;
 80021b6:	e002      	b.n	80021be <bmi3_set_sensor_config+0x1f2>

                default:
                    rslt = BMI3_E_INVALID_SENSOR;
 80021b8:	23fa      	movs	r3, #250	@ 0xfa
 80021ba:	75fb      	strb	r3, [r7, #23]
                    break;
 80021bc:	bf00      	nop
        for (loop = 0; loop < n_sens; loop++)
 80021be:	7dbb      	ldrb	r3, [r7, #22]
 80021c0:	3301      	adds	r3, #1
 80021c2:	75bb      	strb	r3, [r7, #22]
 80021c4:	7dba      	ldrb	r2, [r7, #22]
 80021c6:	7afb      	ldrb	r3, [r7, #11]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	f4ff af17 	bcc.w	8001ffc <bmi3_set_sensor_config+0x30>
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 80021ce:	e001      	b.n	80021d4 <bmi3_set_sensor_config+0x208>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80021d0:	23ff      	movs	r3, #255	@ 0xff
 80021d2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80021d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <bmi3_get_sensor_config>:

/*!
 * @brief This API gets the sensor/feature configuration.
 */
int8_t bmi3_get_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	460b      	mov	r3, r1
 80021ea:	607a      	str	r2, [r7, #4]
 80021ec:	72fb      	strb	r3, [r7, #11]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to define loop */
    uint8_t loop = 0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	75bb      	strb	r3, [r7, #22]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 fbf6 	bl	80029e4 <null_ptr_check>
 80021f8:	4603      	mov	r3, r0
 80021fa:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 80021fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002200:	2b00      	cmp	r3, #0
 8002202:	f040 80f1 	bne.w	80023e8 <bmi3_get_sensor_config+0x208>
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2b00      	cmp	r3, #0
 800220a:	f000 80ed 	beq.w	80023e8 <bmi3_get_sensor_config+0x208>
    {
        for (loop = 0; loop < n_sens; loop++)
 800220e:	2300      	movs	r3, #0
 8002210:	75bb      	strb	r3, [r7, #22]
 8002212:	e0e3      	b.n	80023dc <bmi3_get_sensor_config+0x1fc>
        {
            switch (sens_cfg[loop].type)
 8002214:	7dbb      	ldrb	r3, [r7, #22]
 8002216:	222e      	movs	r2, #46	@ 0x2e
 8002218:	fb02 f303 	mul.w	r3, r2, r3
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	2b0c      	cmp	r3, #12
 8002224:	f200 80d4 	bhi.w	80023d0 <bmi3_get_sensor_config+0x1f0>
 8002228:	a201      	add	r2, pc, #4	@ (adr r2, 8002230 <bmi3_get_sensor_config+0x50>)
 800222a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800222e:	bf00      	nop
 8002230:	08002265 	.word	0x08002265
 8002234:	08002281 	.word	0x08002281
 8002238:	080022d5 	.word	0x080022d5
 800223c:	0800229d 	.word	0x0800229d
 8002240:	080022b9 	.word	0x080022b9
 8002244:	08002345 	.word	0x08002345
 8002248:	0800230d 	.word	0x0800230d
 800224c:	08002329 	.word	0x08002329
 8002250:	080022f1 	.word	0x080022f1
 8002254:	08002361 	.word	0x08002361
 8002258:	0800237d 	.word	0x0800237d
 800225c:	08002399 	.word	0x08002399
 8002260:	080023b5 	.word	0x080023b5
            {
                case BMI3_ACCEL:
                    rslt = get_accel_config(&sens_cfg[loop].cfg.acc, dev);
 8002264:	7dbb      	ldrb	r3, [r7, #22]
 8002266:	222e      	movs	r2, #46	@ 0x2e
 8002268:	fb02 f303 	mul.w	r3, r2, r3
 800226c:	68fa      	ldr	r2, [r7, #12]
 800226e:	4413      	add	r3, r2
 8002270:	3302      	adds	r3, #2
 8002272:	6879      	ldr	r1, [r7, #4]
 8002274:	4618      	mov	r0, r3
 8002276:	f000 f975 	bl	8002564 <get_accel_config>
 800227a:	4603      	mov	r3, r0
 800227c:	75fb      	strb	r3, [r7, #23]
                    break;
 800227e:	e0aa      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_GYRO:
                    rslt = get_gyro_config(&sens_cfg[loop].cfg.gyr, dev);
 8002280:	7dbb      	ldrb	r3, [r7, #22]
 8002282:	222e      	movs	r2, #46	@ 0x2e
 8002284:	fb02 f303 	mul.w	r3, r2, r3
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4413      	add	r3, r2
 800228c:	3302      	adds	r3, #2
 800228e:	6879      	ldr	r1, [r7, #4]
 8002290:	4618      	mov	r0, r3
 8002292:	f000 fb5b 	bl	800294c <get_gyro_config>
 8002296:	4603      	mov	r3, r0
 8002298:	75fb      	strb	r3, [r7, #23]
                    break;
 800229a:	e09c      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_ANY_MOTION:
                    rslt = get_any_motion_config(&sens_cfg[loop].cfg.any_motion, dev);
 800229c:	7dbb      	ldrb	r3, [r7, #22]
 800229e:	222e      	movs	r2, #46	@ 0x2e
 80022a0:	fb02 f303 	mul.w	r3, r2, r3
 80022a4:	68fa      	ldr	r2, [r7, #12]
 80022a6:	4413      	add	r3, r2
 80022a8:	3302      	adds	r3, #2
 80022aa:	6879      	ldr	r1, [r7, #4]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f000 fbb9 	bl	8002a24 <get_any_motion_config>
 80022b2:	4603      	mov	r3, r0
 80022b4:	75fb      	strb	r3, [r7, #23]
                    break;
 80022b6:	e08e      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_NO_MOTION:
                    rslt = get_no_motion_config(&sens_cfg[loop].cfg.no_motion, dev);
 80022b8:	7dbb      	ldrb	r3, [r7, #22]
 80022ba:	222e      	movs	r2, #46	@ 0x2e
 80022bc:	fb02 f303 	mul.w	r3, r2, r3
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	4413      	add	r3, r2
 80022c4:	3302      	adds	r3, #2
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 fd15 	bl	8002cf8 <get_no_motion_config>
 80022ce:	4603      	mov	r3, r0
 80022d0:	75fb      	strb	r3, [r7, #23]
                    break;
 80022d2:	e080      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_SIG_MOTION:
                    rslt = get_sig_motion_config(&sens_cfg[loop].cfg.sig_motion, dev);
 80022d4:	7dbb      	ldrb	r3, [r7, #22]
 80022d6:	222e      	movs	r2, #46	@ 0x2e
 80022d8:	fb02 f303 	mul.w	r3, r2, r3
 80022dc:	68fa      	ldr	r2, [r7, #12]
 80022de:	4413      	add	r3, r2
 80022e0:	3302      	adds	r3, #2
 80022e2:	6879      	ldr	r1, [r7, #4]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f000 ff6b 	bl	80031c0 <get_sig_motion_config>
 80022ea:	4603      	mov	r3, r0
 80022ec:	75fb      	strb	r3, [r7, #23]
                    break;
 80022ee:	e072      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_FLAT:
                    rslt = get_flat_config(&sens_cfg[loop].cfg.flat, dev);
 80022f0:	7dbb      	ldrb	r3, [r7, #22]
 80022f2:	222e      	movs	r2, #46	@ 0x2e
 80022f4:	fb02 f303 	mul.w	r3, r2, r3
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	4413      	add	r3, r2
 80022fc:	3302      	adds	r3, #2
 80022fe:	6879      	ldr	r1, [r7, #4]
 8002300:	4618      	mov	r0, r3
 8002302:	f000 fe61 	bl	8002fc8 <get_flat_config>
 8002306:	4603      	mov	r3, r0
 8002308:	75fb      	strb	r3, [r7, #23]
                    break;
 800230a:	e064      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_TILT:
                    rslt = get_tilt_config(&sens_cfg[loop].cfg.tilt, dev);
 800230c:	7dbb      	ldrb	r3, [r7, #22]
 800230e:	222e      	movs	r2, #46	@ 0x2e
 8002310:	fb02 f303 	mul.w	r3, r2, r3
 8002314:	68fa      	ldr	r2, [r7, #12]
 8002316:	4413      	add	r3, r2
 8002318:	3302      	adds	r3, #2
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	4618      	mov	r0, r3
 800231e:	f001 f895 	bl	800344c <get_tilt_config>
 8002322:	4603      	mov	r3, r0
 8002324:	75fb      	strb	r3, [r7, #23]
                    break;
 8002326:	e056      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_ORIENTATION:
                    rslt = get_orientation_config(&sens_cfg[loop].cfg.orientation, dev);
 8002328:	7dbb      	ldrb	r3, [r7, #22]
 800232a:	222e      	movs	r2, #46	@ 0x2e
 800232c:	fb02 f303 	mul.w	r3, r2, r3
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	4413      	add	r3, r2
 8002334:	3302      	adds	r3, #2
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	4618      	mov	r0, r3
 800233a:	f001 f956 	bl	80035ea <get_orientation_config>
 800233e:	4603      	mov	r3, r0
 8002340:	75fb      	strb	r3, [r7, #23]
                    break;
 8002342:	e048      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_STEP_COUNTER:
                    rslt = get_step_config(&sens_cfg[loop].cfg.step_counter, dev);
 8002344:	7dbb      	ldrb	r3, [r7, #22]
 8002346:	222e      	movs	r2, #46	@ 0x2e
 8002348:	fb02 f303 	mul.w	r3, r2, r3
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	4413      	add	r3, r2
 8002350:	3302      	adds	r3, #2
 8002352:	6879      	ldr	r1, [r7, #4]
 8002354:	4618      	mov	r0, r3
 8002356:	f001 fa8b 	bl	8003870 <get_step_config>
 800235a:	4603      	mov	r3, r0
 800235c:	75fb      	strb	r3, [r7, #23]
                    break;
 800235e:	e03a      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_TAP:
                    rslt = get_tap_config(&sens_cfg[loop].cfg.tap, dev);
 8002360:	7dbb      	ldrb	r3, [r7, #22]
 8002362:	222e      	movs	r2, #46	@ 0x2e
 8002364:	fb02 f303 	mul.w	r3, r2, r3
 8002368:	68fa      	ldr	r2, [r7, #12]
 800236a:	4413      	add	r3, r2
 800236c:	3302      	adds	r3, #2
 800236e:	6879      	ldr	r1, [r7, #4]
 8002370:	4618      	mov	r0, r3
 8002372:	f001 ff07 	bl	8004184 <get_tap_config>
 8002376:	4603      	mov	r3, r0
 8002378:	75fb      	strb	r3, [r7, #23]
                    break;
 800237a:	e02c      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_ALT_ACCEL:
                    rslt = get_alternate_accel_config(&sens_cfg[loop].cfg.alt_acc, dev);
 800237c:	7dbb      	ldrb	r3, [r7, #22]
 800237e:	222e      	movs	r2, #46	@ 0x2e
 8002380:	fb02 f303 	mul.w	r3, r2, r3
 8002384:	68fa      	ldr	r2, [r7, #12]
 8002386:	4413      	add	r3, r2
 8002388:	3302      	adds	r3, #2
 800238a:	6879      	ldr	r1, [r7, #4]
 800238c:	4618      	mov	r0, r3
 800238e:	f002 f906 	bl	800459e <get_alternate_accel_config>
 8002392:	4603      	mov	r3, r0
 8002394:	75fb      	strb	r3, [r7, #23]
                    break;
 8002396:	e01e      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_ALT_GYRO:
                    rslt = get_alternate_gyro_config(&sens_cfg[loop].cfg.alt_gyr, dev);
 8002398:	7dbb      	ldrb	r3, [r7, #22]
 800239a:	222e      	movs	r2, #46	@ 0x2e
 800239c:	fb02 f303 	mul.w	r3, r2, r3
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	4413      	add	r3, r2
 80023a4:	3302      	adds	r3, #2
 80023a6:	6879      	ldr	r1, [r7, #4]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f002 f981 	bl	80046b0 <get_alternate_gyro_config>
 80023ae:	4603      	mov	r3, r0
 80023b0:	75fb      	strb	r3, [r7, #23]
                    break;
 80023b2:	e010      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                case BMI3_ALT_AUTO_CONFIG:
                    rslt = get_alternate_auto_config(&sens_cfg[loop].cfg.alt_auto_cfg, dev);
 80023b4:	7dbb      	ldrb	r3, [r7, #22]
 80023b6:	222e      	movs	r2, #46	@ 0x2e
 80023b8:	fb02 f303 	mul.w	r3, r2, r3
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	4413      	add	r3, r2
 80023c0:	3302      	adds	r3, #2
 80023c2:	6879      	ldr	r1, [r7, #4]
 80023c4:	4618      	mov	r0, r3
 80023c6:	f002 f9f9 	bl	80047bc <get_alternate_auto_config>
 80023ca:	4603      	mov	r3, r0
 80023cc:	75fb      	strb	r3, [r7, #23]
                    break;
 80023ce:	e002      	b.n	80023d6 <bmi3_get_sensor_config+0x1f6>

                default:
                    rslt = BMI3_E_INVALID_SENSOR;
 80023d0:	23fa      	movs	r3, #250	@ 0xfa
 80023d2:	75fb      	strb	r3, [r7, #23]
                    break;
 80023d4:	bf00      	nop
        for (loop = 0; loop < n_sens; loop++)
 80023d6:	7dbb      	ldrb	r3, [r7, #22]
 80023d8:	3301      	adds	r3, #1
 80023da:	75bb      	strb	r3, [r7, #22]
 80023dc:	7dba      	ldrb	r2, [r7, #22]
 80023de:	7afb      	ldrb	r3, [r7, #11]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	f4ff af17 	bcc.w	8002214 <bmi3_get_sensor_config+0x34>
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 80023e6:	e001      	b.n	80023ec <bmi3_get_sensor_config+0x20c>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80023e8:	23ff      	movs	r3, #255	@ 0xff
 80023ea:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80023ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	3718      	adds	r7, #24
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <set_accel_config>:
/*!
 * @brief This internal API sets accelerometer configurations like ODR, accel mode,
 * bandwidth, average samples and range.
 */
static int8_t set_accel_config(struct bmi3_accel_config *config, struct bmi3_dev *dev)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 8002402:	2300      	movs	r3, #0
 8002404:	813b      	strh	r3, [r7, #8]

    uint16_t odr, range, bwp, avg_num, acc_mode;

    if (config != NULL)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2b00      	cmp	r3, #0
 800240a:	f000 80a3 	beq.w	8002554 <set_accel_config+0x15c>
    {
        /* Validate bandwidth and averaging samples */
        rslt = validate_bw_avg_acc_mode(&config->bwp, &config->acc_mode, &config->avg_num, dev);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	1c58      	adds	r0, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	1c99      	adds	r1, r3, #2
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	1d1a      	adds	r2, r3, #4
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	f000 f8ee 	bl	80025fc <validate_bw_avg_acc_mode>
 8002420:	4603      	mov	r3, r0
 8002422:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002424:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d108      	bne.n	800243e <set_accel_config+0x46>
        {
            /* Validate ODR and range */
            rslt = validate_acc_odr_range(&config->odr, &config->range, dev);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	3303      	adds	r3, #3
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	4619      	mov	r1, r3
 8002436:	f000 f91c 	bl	8002672 <validate_acc_odr_range>
 800243a:	4603      	mov	r3, r0
 800243c:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMI3_OK)
 800243e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d11f      	bne.n	8002486 <set_accel_config+0x8e>
        {
            if (config->acc_mode == BMI3_ACC_MODE_LOW_PWR)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	789b      	ldrb	r3, [r3, #2]
 800244a:	2b03      	cmp	r3, #3
 800244c:	d109      	bne.n	8002462 <set_accel_config+0x6a>
            {
                rslt = validate_acc_odr_avg(config->odr, config->avg_num);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	781a      	ldrb	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	791b      	ldrb	r3, [r3, #4]
 8002456:	4619      	mov	r1, r3
 8002458:	4610      	mov	r0, r2
 800245a:	f002 f9e9 	bl	8004830 <validate_acc_odr_avg>
 800245e:	4603      	mov	r3, r0
 8002460:	75fb      	strb	r3, [r7, #23]
            }

            if ((config->acc_mode == BMI3_ACC_MODE_NORMAL) || (config->acc_mode == BMI3_ACC_MODE_HIGH_PERF))
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	789b      	ldrb	r3, [r3, #2]
 8002466:	2b04      	cmp	r3, #4
 8002468:	d003      	beq.n	8002472 <set_accel_config+0x7a>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	789b      	ldrb	r3, [r3, #2]
 800246e:	2b07      	cmp	r3, #7
 8002470:	d109      	bne.n	8002486 <set_accel_config+0x8e>
            {
                if ((config->odr >= BMI3_ACC_ODR_0_78HZ) && (config->odr <= BMI3_ACC_ODR_6_25HZ))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d005      	beq.n	8002486 <set_accel_config+0x8e>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	2b04      	cmp	r3, #4
 8002480:	d801      	bhi.n	8002486 <set_accel_config+0x8e>
                {
                    rslt = BMI3_E_ACC_INVALID_CFG;
 8002482:	23fc      	movs	r3, #252	@ 0xfc
 8002484:	75fb      	strb	r3, [r7, #23]
                }
            }
        }

        if (rslt == BMI3_OK)
 8002486:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d15f      	bne.n	800254e <set_accel_config+0x156>
        {
            /* Set accelerometer ODR */
            odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ACC_ODR, config->odr);
 800248e:	7a3b      	ldrb	r3, [r7, #8]
 8002490:	b21b      	sxth	r3, r3
 8002492:	f023 030f 	bic.w	r3, r3, #15
 8002496:	b21a      	sxth	r2, r3
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	b21b      	sxth	r3, r3
 800249e:	f003 030f 	and.w	r3, r3, #15
 80024a2:	b21b      	sxth	r3, r3
 80024a4:	4313      	orrs	r3, r2
 80024a6:	b21b      	sxth	r3, r3
 80024a8:	82bb      	strh	r3, [r7, #20]

            /* Set accelerometer range */
            range = BMI3_SET_BITS(reg_data[0], BMI3_ACC_RANGE, config->range);
 80024aa:	7a3b      	ldrb	r3, [r7, #8]
 80024ac:	b21b      	sxth	r3, r3
 80024ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024b2:	b21a      	sxth	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	78db      	ldrb	r3, [r3, #3]
 80024b8:	011b      	lsls	r3, r3, #4
 80024ba:	b21b      	sxth	r3, r3
 80024bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024c0:	b21b      	sxth	r3, r3
 80024c2:	4313      	orrs	r3, r2
 80024c4:	b21b      	sxth	r3, r3
 80024c6:	827b      	strh	r3, [r7, #18]

            /* Set accelerometer bandwidth */
            bwp = BMI3_SET_BITS(reg_data[0], BMI3_ACC_BW, config->bwp);
 80024c8:	7a3b      	ldrb	r3, [r7, #8]
 80024ca:	b21b      	sxth	r3, r3
 80024cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024d0:	b21a      	sxth	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	785b      	ldrb	r3, [r3, #1]
 80024d6:	01db      	lsls	r3, r3, #7
 80024d8:	b21b      	sxth	r3, r3
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	b21b      	sxth	r3, r3
 80024de:	4313      	orrs	r3, r2
 80024e0:	b21b      	sxth	r3, r3
 80024e2:	823b      	strh	r3, [r7, #16]

            /* Set accelerometer average number of samples */
            avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ACC_AVG_NUM, config->avg_num);
 80024e4:	7a7b      	ldrb	r3, [r7, #9]
 80024e6:	b21a      	sxth	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	791b      	ldrb	r3, [r3, #4]
 80024ec:	021b      	lsls	r3, r3, #8
 80024ee:	b21b      	sxth	r3, r3
 80024f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80024f4:	b21b      	sxth	r3, r3
 80024f6:	4313      	orrs	r3, r2
 80024f8:	b21b      	sxth	r3, r3
 80024fa:	81fb      	strh	r3, [r7, #14]

            /* Set accelerometer accel mode */
            acc_mode = BMI3_SET_BITS(reg_data[1], BMI3_ACC_MODE, config->acc_mode);
 80024fc:	7a7b      	ldrb	r3, [r7, #9]
 80024fe:	b21a      	sxth	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	789b      	ldrb	r3, [r3, #2]
 8002504:	031b      	lsls	r3, r3, #12
 8002506:	b21b      	sxth	r3, r3
 8002508:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800250c:	b21b      	sxth	r3, r3
 800250e:	4313      	orrs	r3, r2
 8002510:	b21b      	sxth	r3, r3
 8002512:	81bb      	strh	r3, [r7, #12]

            reg_data[0] = (uint8_t)(odr | range | bwp);
 8002514:	8abb      	ldrh	r3, [r7, #20]
 8002516:	b2da      	uxtb	r2, r3
 8002518:	8a7b      	ldrh	r3, [r7, #18]
 800251a:	b2db      	uxtb	r3, r3
 800251c:	4313      	orrs	r3, r2
 800251e:	b2da      	uxtb	r2, r3
 8002520:	8a3b      	ldrh	r3, [r7, #16]
 8002522:	b2db      	uxtb	r3, r3
 8002524:	4313      	orrs	r3, r2
 8002526:	b2db      	uxtb	r3, r3
 8002528:	723b      	strb	r3, [r7, #8]
            reg_data[1] = (uint8_t)((avg_num | acc_mode) >> 8);
 800252a:	89fa      	ldrh	r2, [r7, #14]
 800252c:	89bb      	ldrh	r3, [r7, #12]
 800252e:	4313      	orrs	r3, r2
 8002530:	b29b      	uxth	r3, r3
 8002532:	0a1b      	lsrs	r3, r3, #8
 8002534:	b29b      	uxth	r3, r3
 8002536:	b2db      	uxtb	r3, r3
 8002538:	727b      	strb	r3, [r7, #9]

            /* Set configurations for accel */
            rslt = bmi3_set_regs(BMI3_REG_ACC_CONF, reg_data, 2, dev);
 800253a:	f107 0108 	add.w	r1, r7, #8
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	2202      	movs	r2, #2
 8002542:	2020      	movs	r0, #32
 8002544:	f7ff fc50 	bl	8001de8 <bmi3_set_regs>
 8002548:	4603      	mov	r3, r0
 800254a:	75fb      	strb	r3, [r7, #23]
 800254c:	e004      	b.n	8002558 <set_accel_config+0x160>
        }
        else
        {
            rslt = BMI3_E_ACC_INVALID_CFG;
 800254e:	23fc      	movs	r3, #252	@ 0xfc
 8002550:	75fb      	strb	r3, [r7, #23]
 8002552:	e001      	b.n	8002558 <set_accel_config+0x160>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002554:	23ff      	movs	r3, #255	@ 0xff
 8002556:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002558:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3718      	adds	r7, #24
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <get_accel_config>:
/*!
 * @brief This internal API gets accelerometer configurations like ODR,
 * bandwidth, accel mode, average samples and gravity range.
 */
static int8_t get_accel_config(struct bmi3_accel_config *config, struct bmi3_dev *dev)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 800256e:	2300      	movs	r3, #0
 8002570:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d039      	beq.n	80025ec <get_accel_config+0x88>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_ACC_CONF, data_array, 2, dev);
 8002578:	f107 0108 	add.w	r1, r7, #8
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	2202      	movs	r2, #2
 8002580:	2020      	movs	r0, #32
 8002582:	f7ff fbcc 	bl	8001d1e <bmi3_get_regs>
 8002586:	4603      	mov	r3, r0
 8002588:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 800258a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d12e      	bne.n	80025f0 <get_accel_config+0x8c>
        {
            reg_data = data_array[0];
 8002592:	7a3b      	ldrb	r3, [r7, #8]
 8002594:	81bb      	strh	r3, [r7, #12]

            /* Get accelerometer ODR */
            config->odr = BMI3_GET_BIT_POS0(reg_data, BMI3_ACC_ODR);
 8002596:	89bb      	ldrh	r3, [r7, #12]
 8002598:	b2db      	uxtb	r3, r3
 800259a:	f003 030f 	and.w	r3, r3, #15
 800259e:	b2da      	uxtb	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	701a      	strb	r2, [r3, #0]

            /* Get accelerometer range */
            config->range = BMI3_GET_BITS(reg_data, BMI3_ACC_RANGE);
 80025a4:	89bb      	ldrh	r3, [r7, #12]
 80025a6:	111b      	asrs	r3, r3, #4
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	b2da      	uxtb	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	70da      	strb	r2, [r3, #3]

            /* Get accelerometer bandwidth */
            config->bwp = BMI3_GET_BITS(reg_data, BMI3_ACC_BW);
 80025b4:	89bb      	ldrh	r3, [r7, #12]
 80025b6:	11db      	asrs	r3, r3, #7
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	705a      	strb	r2, [r3, #1]

            reg_data = (uint16_t)data_array[1] << 8;
 80025c4:	7a7b      	ldrb	r3, [r7, #9]
 80025c6:	021b      	lsls	r3, r3, #8
 80025c8:	81bb      	strh	r3, [r7, #12]

            /* Get accelerometer average samples */
            config->avg_num = BMI3_GET_BITS(reg_data, BMI3_ACC_AVG_NUM);
 80025ca:	89bb      	ldrh	r3, [r7, #12]
 80025cc:	121b      	asrs	r3, r3, #8
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	f003 0307 	and.w	r3, r3, #7
 80025d4:	b2da      	uxtb	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	711a      	strb	r2, [r3, #4]

            /* Get accel mode */
            config->acc_mode = BMI3_GET_BITS(reg_data, BMI3_ACC_MODE);
 80025da:	89bb      	ldrh	r3, [r7, #12]
 80025dc:	131b      	asrs	r3, r3, #12
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	f003 0307 	and.w	r3, r3, #7
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	709a      	strb	r2, [r3, #2]
 80025ea:	e001      	b.n	80025f0 <get_accel_config+0x8c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80025ec:	23ff      	movs	r3, #255	@ 0xff
 80025ee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80025f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <validate_bw_avg_acc_mode>:
/*!
 * @brief This internal API validates bandwidth and accel mode of the
 * accelerometer set by the user.
 */
static int8_t validate_bw_avg_acc_mode(uint8_t *bandwidth, uint8_t *acc_mode, uint8_t *avg_num, struct bmi3_dev *dev)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
 8002608:	603b      	str	r3, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    if ((bandwidth != NULL) && (acc_mode != NULL) && (avg_num != NULL))
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d026      	beq.n	800265e <validate_bw_avg_acc_mode+0x62>
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d023      	beq.n	800265e <validate_bw_avg_acc_mode+0x62>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d020      	beq.n	800265e <validate_bw_avg_acc_mode+0x62>
    {
        /* Validate and auto-correct accel mode */
        rslt = check_boundary_val(acc_mode, BMI3_ACC_MODE_DISABLE, BMI3_ACC_MODE_HIGH_PERF, dev);
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	2207      	movs	r2, #7
 8002620:	2100      	movs	r1, #0
 8002622:	68b8      	ldr	r0, [r7, #8]
 8002624:	f000 f84e 	bl	80026c4 <check_boundary_val>
 8002628:	4603      	mov	r3, r0
 800262a:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 800262c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d117      	bne.n	8002664 <validate_bw_avg_acc_mode+0x68>
        {
            /* Validate for averaging number of samples */
            rslt = check_boundary_val(avg_num, BMI3_ACC_AVG1, BMI3_ACC_AVG64, dev);
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	2206      	movs	r2, #6
 8002638:	2100      	movs	r1, #0
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 f842 	bl	80026c4 <check_boundary_val>
 8002640:	4603      	mov	r3, r0
 8002642:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 8002644:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d10b      	bne.n	8002664 <validate_bw_avg_acc_mode+0x68>
            {
                /* Validate bandwidth */
                rslt = check_boundary_val(bandwidth, BMI3_ACC_BW_ODR_HALF, BMI3_ACC_BW_ODR_QUARTER, dev);
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	2201      	movs	r2, #1
 8002650:	2100      	movs	r1, #0
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	f000 f836 	bl	80026c4 <check_boundary_val>
 8002658:	4603      	mov	r3, r0
 800265a:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 800265c:	e002      	b.n	8002664 <validate_bw_avg_acc_mode+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800265e:	23ff      	movs	r3, #255	@ 0xff
 8002660:	75fb      	strb	r3, [r7, #23]
 8002662:	e000      	b.n	8002666 <validate_bw_avg_acc_mode+0x6a>
        if (rslt == BMI3_OK)
 8002664:	bf00      	nop
    }

    return rslt;
 8002666:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800266a:	4618      	mov	r0, r3
 800266c:	3718      	adds	r7, #24
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <validate_acc_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the accelerometer set by
 * the user.
 */
static int8_t validate_acc_odr_range(uint8_t *odr, uint8_t *range, struct bmi3_dev *dev)
{
 8002672:	b580      	push	{r7, lr}
 8002674:	b086      	sub	sp, #24
 8002676:	af00      	add	r7, sp, #0
 8002678:	60f8      	str	r0, [r7, #12]
 800267a:	60b9      	str	r1, [r7, #8]
 800267c:	607a      	str	r2, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    if ((odr != NULL) && (range != NULL))
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d017      	beq.n	80026b4 <validate_acc_odr_range+0x42>
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d014      	beq.n	80026b4 <validate_acc_odr_range+0x42>
    {
        /* Validate and auto correct ODR */
        rslt = check_boundary_val(odr, BMI3_ACC_ODR_0_78HZ, BMI3_ACC_ODR_6400HZ, dev);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	220e      	movs	r2, #14
 800268e:	2101      	movs	r1, #1
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f000 f817 	bl	80026c4 <check_boundary_val>
 8002696:	4603      	mov	r3, r0
 8002698:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 800269a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d10a      	bne.n	80026b8 <validate_acc_odr_range+0x46>
        {
            /* Validate and auto correct Range */
            rslt = check_boundary_val(range, BMI3_ACC_RANGE_2G, BMI3_ACC_RANGE_16G, dev);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2203      	movs	r2, #3
 80026a6:	2100      	movs	r1, #0
 80026a8:	68b8      	ldr	r0, [r7, #8]
 80026aa:	f000 f80b 	bl	80026c4 <check_boundary_val>
 80026ae:	4603      	mov	r3, r0
 80026b0:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 80026b2:	e001      	b.n	80026b8 <validate_acc_odr_range+0x46>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80026b4:	23ff      	movs	r3, #255	@ 0xff
 80026b6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80026b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3718      	adds	r7, #24
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <check_boundary_val>:

/*!
 * @brief This internal API is used to validate the boundary conditions.
 */
static int8_t check_boundary_val(uint8_t *val, uint8_t min, uint8_t max, struct bmi3_dev *dev)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b086      	sub	sp, #24
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	607b      	str	r3, [r7, #4]
 80026ce:	460b      	mov	r3, r1
 80026d0:	72fb      	strb	r3, [r7, #11]
 80026d2:	4613      	mov	r3, r2
 80026d4:	72bb      	strb	r3, [r7, #10]
    /* Variable to store result of API */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f000 f984 	bl	80029e4 <null_ptr_check>
 80026dc:	4603      	mov	r3, r0
 80026de:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (val != NULL))
 80026e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d121      	bne.n	800272c <check_boundary_val+0x68>
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d01e      	beq.n	800272c <check_boundary_val+0x68>
    {
        /* Check if value is below minimum value */
        if (*val < min)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	7afa      	ldrb	r2, [r7, #11]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d909      	bls.n	800270c <check_boundary_val+0x48>
        {
            /* Auto correct the invalid value to minimum value */
            *val = min;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	7afa      	ldrb	r2, [r7, #11]
 80026fc:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI3_I_MIN_VALUE;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	7a1b      	ldrb	r3, [r3, #8]
 8002702:	f043 0301 	orr.w	r3, r3, #1
 8002706:	b2da      	uxtb	r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	721a      	strb	r2, [r3, #8]
        }

        /* Check if value is above maximum value */
        if (*val > max)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	7aba      	ldrb	r2, [r7, #10]
 8002712:	429a      	cmp	r2, r3
 8002714:	d20c      	bcs.n	8002730 <check_boundary_val+0x6c>
        {
            /* Auto correct the invalid value to maximum value */
            *val = max;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	7aba      	ldrb	r2, [r7, #10]
 800271a:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI3_I_MAX_VALUE;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	7a1b      	ldrb	r3, [r3, #8]
 8002720:	f043 0302 	orr.w	r3, r3, #2
 8002724:	b2da      	uxtb	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	721a      	strb	r2, [r3, #8]
        if (*val > max)
 800272a:	e001      	b.n	8002730 <check_boundary_val+0x6c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800272c:	23ff      	movs	r3, #255	@ 0xff
 800272e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002730:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3718      	adds	r7, #24
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <set_gyro_config>:
/*!
 * @brief This internal API sets gyroscope configurations like ODR,
 * bandwidth, gyro mode, average samples and dps range.
 */
static int8_t set_gyro_config(struct bmi3_gyro_config *config, struct bmi3_dev *dev)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 8002746:	2300      	movs	r3, #0
 8002748:	813b      	strh	r3, [r7, #8]

    uint16_t odr, range, bwp, avg_num, gyr_mode;

    if (config != NULL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	f000 8091 	beq.w	8002874 <set_gyro_config+0x138>
    {
        /* Validate bandwidth, average samples and mode */
        rslt = validate_bw_avg_gyr_mode(&config->bwp, &config->gyr_mode, &config->avg_num, dev);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	1c58      	adds	r0, r3, #1
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	1c99      	adds	r1, r3, #2
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	1d1a      	adds	r2, r3, #4
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	f000 f890 	bl	8002884 <validate_bw_avg_gyr_mode>
 8002764:	4603      	mov	r3, r0
 8002766:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002768:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d108      	bne.n	8002782 <set_gyro_config+0x46>
        {
            /* Validate ODR and range */
            rslt = validate_gyr_odr_range(&config->odr, &config->range, dev);
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	3303      	adds	r3, #3
 8002776:	683a      	ldr	r2, [r7, #0]
 8002778:	4619      	mov	r1, r3
 800277a:	f000 f8be 	bl	80028fa <validate_gyr_odr_range>
 800277e:	4603      	mov	r3, r0
 8002780:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMI3_OK)
 8002782:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10d      	bne.n	80027a6 <set_gyro_config+0x6a>
        {
            if (config->gyr_mode == BMI3_GYR_MODE_LOW_PWR)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	789b      	ldrb	r3, [r3, #2]
 800278e:	2b03      	cmp	r3, #3
 8002790:	d109      	bne.n	80027a6 <set_gyro_config+0x6a>
            {
                rslt = validate_gyr_odr_avg(config->odr, config->avg_num);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	781a      	ldrb	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	791b      	ldrb	r3, [r3, #4]
 800279a:	4619      	mov	r1, r3
 800279c:	4610      	mov	r0, r2
 800279e:	f002 f925 	bl	80049ec <validate_gyr_odr_avg>
 80027a2:	4603      	mov	r3, r0
 80027a4:	75fb      	strb	r3, [r7, #23]
            }
        }

        if (rslt == BMI3_OK)
 80027a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d15f      	bne.n	800286e <set_gyro_config+0x132>
        {
            /* Set gyroscope ODR */
            odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_GYR_ODR, config->odr);
 80027ae:	7a3b      	ldrb	r3, [r7, #8]
 80027b0:	b21b      	sxth	r3, r3
 80027b2:	f023 030f 	bic.w	r3, r3, #15
 80027b6:	b21a      	sxth	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	b21b      	sxth	r3, r3
 80027be:	f003 030f 	and.w	r3, r3, #15
 80027c2:	b21b      	sxth	r3, r3
 80027c4:	4313      	orrs	r3, r2
 80027c6:	b21b      	sxth	r3, r3
 80027c8:	82bb      	strh	r3, [r7, #20]

            /* Set gyroscope range */
            range = BMI3_SET_BITS(reg_data[0], BMI3_GYR_RANGE, config->range);
 80027ca:	7a3b      	ldrb	r3, [r7, #8]
 80027cc:	b21b      	sxth	r3, r3
 80027ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027d2:	b21a      	sxth	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	78db      	ldrb	r3, [r3, #3]
 80027d8:	011b      	lsls	r3, r3, #4
 80027da:	b21b      	sxth	r3, r3
 80027dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027e0:	b21b      	sxth	r3, r3
 80027e2:	4313      	orrs	r3, r2
 80027e4:	b21b      	sxth	r3, r3
 80027e6:	827b      	strh	r3, [r7, #18]

            /* Set gyroscope bandwidth */
            bwp = BMI3_SET_BITS(reg_data[0], BMI3_GYR_BW, config->bwp);
 80027e8:	7a3b      	ldrb	r3, [r7, #8]
 80027ea:	b21b      	sxth	r3, r3
 80027ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80027f0:	b21a      	sxth	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	785b      	ldrb	r3, [r3, #1]
 80027f6:	01db      	lsls	r3, r3, #7
 80027f8:	b21b      	sxth	r3, r3
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	b21b      	sxth	r3, r3
 80027fe:	4313      	orrs	r3, r2
 8002800:	b21b      	sxth	r3, r3
 8002802:	823b      	strh	r3, [r7, #16]

            /* Set gyroscope average sample */
            avg_num = BMI3_SET_BITS(reg_data[1], BMI3_GYR_AVG_NUM, config->avg_num);
 8002804:	7a7b      	ldrb	r3, [r7, #9]
 8002806:	b21a      	sxth	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	791b      	ldrb	r3, [r3, #4]
 800280c:	021b      	lsls	r3, r3, #8
 800280e:	b21b      	sxth	r3, r3
 8002810:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002814:	b21b      	sxth	r3, r3
 8002816:	4313      	orrs	r3, r2
 8002818:	b21b      	sxth	r3, r3
 800281a:	81fb      	strh	r3, [r7, #14]

            /* Set gyroscope mode */
            gyr_mode = BMI3_SET_BITS(reg_data[1], BMI3_GYR_MODE, config->gyr_mode);
 800281c:	7a7b      	ldrb	r3, [r7, #9]
 800281e:	b21a      	sxth	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	789b      	ldrb	r3, [r3, #2]
 8002824:	031b      	lsls	r3, r3, #12
 8002826:	b21b      	sxth	r3, r3
 8002828:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800282c:	b21b      	sxth	r3, r3
 800282e:	4313      	orrs	r3, r2
 8002830:	b21b      	sxth	r3, r3
 8002832:	81bb      	strh	r3, [r7, #12]

            reg_data[0] = (uint8_t)(odr | range | bwp);
 8002834:	8abb      	ldrh	r3, [r7, #20]
 8002836:	b2da      	uxtb	r2, r3
 8002838:	8a7b      	ldrh	r3, [r7, #18]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	4313      	orrs	r3, r2
 800283e:	b2da      	uxtb	r2, r3
 8002840:	8a3b      	ldrh	r3, [r7, #16]
 8002842:	b2db      	uxtb	r3, r3
 8002844:	4313      	orrs	r3, r2
 8002846:	b2db      	uxtb	r3, r3
 8002848:	723b      	strb	r3, [r7, #8]
            reg_data[1] = (uint8_t)((avg_num | gyr_mode) >> 8);
 800284a:	89fa      	ldrh	r2, [r7, #14]
 800284c:	89bb      	ldrh	r3, [r7, #12]
 800284e:	4313      	orrs	r3, r2
 8002850:	b29b      	uxth	r3, r3
 8002852:	0a1b      	lsrs	r3, r3, #8
 8002854:	b29b      	uxth	r3, r3
 8002856:	b2db      	uxtb	r3, r3
 8002858:	727b      	strb	r3, [r7, #9]

            /* Set gyro configurations */
            rslt = bmi3_set_regs(BMI3_REG_GYR_CONF, reg_data, 2, dev);
 800285a:	f107 0108 	add.w	r1, r7, #8
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	2202      	movs	r2, #2
 8002862:	2021      	movs	r0, #33	@ 0x21
 8002864:	f7ff fac0 	bl	8001de8 <bmi3_set_regs>
 8002868:	4603      	mov	r3, r0
 800286a:	75fb      	strb	r3, [r7, #23]
 800286c:	e004      	b.n	8002878 <set_gyro_config+0x13c>
        }
        else
        {
            rslt = BMI3_E_GYRO_INVALID_CFG;
 800286e:	23fb      	movs	r3, #251	@ 0xfb
 8002870:	75fb      	strb	r3, [r7, #23]
 8002872:	e001      	b.n	8002878 <set_gyro_config+0x13c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002874:	23ff      	movs	r3, #255	@ 0xff
 8002876:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002878:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3718      	adds	r7, #24
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <validate_bw_avg_gyr_mode>:
 */
static int8_t validate_bw_avg_gyr_mode(uint8_t *bandwidth,
                                       uint8_t *gyr_mode,
                                       const uint8_t *avg_num,
                                       struct bmi3_dev *dev)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
 8002890:	603b      	str	r3, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    if ((bandwidth != NULL) && (gyr_mode != NULL) && (avg_num != NULL))
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d026      	beq.n	80028e6 <validate_bw_avg_gyr_mode+0x62>
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d023      	beq.n	80028e6 <validate_bw_avg_gyr_mode+0x62>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d020      	beq.n	80028e6 <validate_bw_avg_gyr_mode+0x62>
    {
        /* Validate and auto-correct gyro mode */
        rslt = check_boundary_val(gyr_mode, BMI3_GYR_MODE_DISABLE, BMI3_GYR_MODE_HIGH_PERF, dev);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	2207      	movs	r2, #7
 80028a8:	2100      	movs	r1, #0
 80028aa:	68b8      	ldr	r0, [r7, #8]
 80028ac:	f7ff ff0a 	bl	80026c4 <check_boundary_val>
 80028b0:	4603      	mov	r3, r0
 80028b2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80028b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d117      	bne.n	80028ec <validate_bw_avg_gyr_mode+0x68>
        {
            /* Validate for averaging mode */
            rslt = check_boundary_val(bandwidth, BMI3_GYR_AVG1, BMI3_GYR_AVG64, dev);
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	2206      	movs	r2, #6
 80028c0:	2100      	movs	r1, #0
 80028c2:	68f8      	ldr	r0, [r7, #12]
 80028c4:	f7ff fefe 	bl	80026c4 <check_boundary_val>
 80028c8:	4603      	mov	r3, r0
 80028ca:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 80028cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d10b      	bne.n	80028ec <validate_bw_avg_gyr_mode+0x68>
            {
                /* Validate for bandwidth */
                rslt = check_boundary_val(bandwidth, BMI3_GYR_BW_ODR_HALF, BMI3_GYR_BW_ODR_QUARTER, dev);
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	2201      	movs	r2, #1
 80028d8:	2100      	movs	r1, #0
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f7ff fef2 	bl	80026c4 <check_boundary_val>
 80028e0:	4603      	mov	r3, r0
 80028e2:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 80028e4:	e002      	b.n	80028ec <validate_bw_avg_gyr_mode+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80028e6:	23ff      	movs	r3, #255	@ 0xff
 80028e8:	75fb      	strb	r3, [r7, #23]
 80028ea:	e000      	b.n	80028ee <validate_bw_avg_gyr_mode+0x6a>
        if (rslt == BMI3_OK)
 80028ec:	bf00      	nop
    }

    return rslt;
 80028ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3718      	adds	r7, #24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <validate_gyr_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the gyroscope set by
 * the user.
 */
static int8_t validate_gyr_odr_range(uint8_t *odr, uint8_t *range, struct bmi3_dev *dev)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b086      	sub	sp, #24
 80028fe:	af00      	add	r7, sp, #0
 8002900:	60f8      	str	r0, [r7, #12]
 8002902:	60b9      	str	r1, [r7, #8]
 8002904:	607a      	str	r2, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    if ((odr != NULL) && (range != NULL))
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d017      	beq.n	800293c <validate_gyr_odr_range+0x42>
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d014      	beq.n	800293c <validate_gyr_odr_range+0x42>
    {
        /* Validate and auto correct ODR */
        rslt = check_boundary_val(odr, BMI3_GYR_ODR_0_78HZ, BMI3_GYR_ODR_6400HZ, dev);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	220e      	movs	r2, #14
 8002916:	2101      	movs	r1, #1
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f7ff fed3 	bl	80026c4 <check_boundary_val>
 800291e:	4603      	mov	r3, r0
 8002920:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002922:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10a      	bne.n	8002940 <validate_gyr_odr_range+0x46>
        {
            /* Validate and auto correct Range */
            rslt = check_boundary_val(range, BMI3_GYR_RANGE_125DPS, BMI3_GYR_RANGE_2000DPS, dev);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2204      	movs	r2, #4
 800292e:	2100      	movs	r1, #0
 8002930:	68b8      	ldr	r0, [r7, #8]
 8002932:	f7ff fec7 	bl	80026c4 <check_boundary_val>
 8002936:	4603      	mov	r3, r0
 8002938:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 800293a:	e001      	b.n	8002940 <validate_gyr_odr_range+0x46>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800293c:	23ff      	movs	r3, #255	@ 0xff
 800293e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002940:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3718      	adds	r7, #24
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <get_gyro_config>:
/*!
 * @brief This internal API gets gyroscope configurations like ODR, gyro mode,
 * bandwidth, averaging samples and range.
 */
static int8_t get_gyro_config(struct bmi3_gyro_config *config, struct bmi3_dev *dev)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 8002956:	2300      	movs	r3, #0
 8002958:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d039      	beq.n	80029d4 <get_gyro_config+0x88>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_GYR_CONF, data_array, 2, dev);
 8002960:	f107 0108 	add.w	r1, r7, #8
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	2202      	movs	r2, #2
 8002968:	2021      	movs	r0, #33	@ 0x21
 800296a:	f7ff f9d8 	bl	8001d1e <bmi3_get_regs>
 800296e:	4603      	mov	r3, r0
 8002970:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 8002972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d12e      	bne.n	80029d8 <get_gyro_config+0x8c>
        {
            reg_data = data_array[0];
 800297a:	7a3b      	ldrb	r3, [r7, #8]
 800297c:	81bb      	strh	r3, [r7, #12]

            /* Get gyro ODR */
            config->odr = BMI3_GET_BIT_POS0(reg_data, BMI3_GYR_ODR);
 800297e:	89bb      	ldrh	r3, [r7, #12]
 8002980:	b2db      	uxtb	r3, r3
 8002982:	f003 030f 	and.w	r3, r3, #15
 8002986:	b2da      	uxtb	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	701a      	strb	r2, [r3, #0]

            /* Get gyro range */
            config->range = BMI3_GET_BITS(reg_data, BMI3_GYR_RANGE);
 800298c:	89bb      	ldrh	r3, [r7, #12]
 800298e:	111b      	asrs	r3, r3, #4
 8002990:	b2db      	uxtb	r3, r3
 8002992:	f003 0307 	and.w	r3, r3, #7
 8002996:	b2da      	uxtb	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	70da      	strb	r2, [r3, #3]

            /* Get gyro bandwidth */
            config->bwp = BMI3_GET_BITS(reg_data, BMI3_GYR_BW);
 800299c:	89bb      	ldrh	r3, [r7, #12]
 800299e:	11db      	asrs	r3, r3, #7
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	705a      	strb	r2, [r3, #1]

            reg_data = (uint16_t)data_array[1] << 8;
 80029ac:	7a7b      	ldrb	r3, [r7, #9]
 80029ae:	021b      	lsls	r3, r3, #8
 80029b0:	81bb      	strh	r3, [r7, #12]

            /* Get gyro average sample */
            config->avg_num = BMI3_GET_BITS(reg_data, BMI3_GYR_AVG_NUM);
 80029b2:	89bb      	ldrh	r3, [r7, #12]
 80029b4:	121b      	asrs	r3, r3, #8
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	711a      	strb	r2, [r3, #4]

            /* Get gyro mode */
            config->gyr_mode = BMI3_GET_BITS(reg_data, BMI3_GYR_MODE);
 80029c2:	89bb      	ldrh	r3, [r7, #12]
 80029c4:	131b      	asrs	r3, r3, #12
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	f003 0307 	and.w	r3, r3, #7
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	709a      	strb	r2, [r3, #2]
 80029d2:	e001      	b.n	80029d8 <get_gyro_config+0x8c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80029d4:	23ff      	movs	r3, #255	@ 0xff
 80029d6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80029d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3710      	adds	r7, #16
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi3_dev *dev)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d00b      	beq.n	8002a0a <null_ptr_check+0x26>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d007      	beq.n	8002a0a <null_ptr_check+0x26>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <null_ptr_check+0x26>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d102      	bne.n	8002a10 <null_ptr_check+0x2c>
    {
        rslt = BMI3_E_NULL_PTR;
 8002a0a:	23ff      	movs	r3, #255	@ 0xff
 8002a0c:	73fb      	strb	r3, [r7, #15]
 8002a0e:	e001      	b.n	8002a14 <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI3_OK;
 8002a10:	2300      	movs	r3, #0
 8002a12:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8002a14:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <get_any_motion_config>:
/*!
 * @brief This internal API gets any-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t get_any_motion_config(struct bmi3_any_motion_config *config, struct bmi3_dev *dev)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b088      	sub	sp, #32
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t any_mot_config[6] = { 0 };
 8002a2e:	2300      	movs	r3, #0
 8002a30:	613b      	str	r3, [r7, #16]
 8002a32:	2300      	movs	r3, #0
 8002a34:	82bb      	strh	r3, [r7, #20]

    /* Array to set the base address of any-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ANY_MOTION, 0 };
 8002a36:	2305      	movs	r3, #5
 8002a38:	81bb      	strh	r3, [r7, #12]

    uint8_t idx = 0;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	77bb      	strb	r3, [r7, #30]
    uint16_t msb;

    /* Variable to define a word */
    uint16_t lsb_msb;

    if (config != NULL)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d078      	beq.n	8002b36 <get_any_motion_config+0x112>
    {
        /* Set the any-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002a44:	f107 010c 	add.w	r1, r7, #12
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	2041      	movs	r0, #65	@ 0x41
 8002a4e:	f7ff f9cb 	bl	8001de8 <bmi3_set_regs>
 8002a52:	4603      	mov	r3, r0
 8002a54:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8002a56:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d16d      	bne.n	8002b3a <get_any_motion_config+0x116>
        {
            /* Get the configuration from the feature engine register where any-motion feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, any_mot_config, 6, dev);
 8002a5e:	f107 0110 	add.w	r1, r7, #16
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	2206      	movs	r2, #6
 8002a66:	2042      	movs	r0, #66	@ 0x42
 8002a68:	f7ff f959 	bl	8001d1e <bmi3_get_regs>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMI3_OK)
 8002a70:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d160      	bne.n	8002b3a <get_any_motion_config+0x116>
            {
                /* Get word to calculate threshold and accel reference up from same word */
                lsb = (uint16_t) any_mot_config[idx++];
 8002a78:	7fbb      	ldrb	r3, [r7, #30]
 8002a7a:	1c5a      	adds	r2, r3, #1
 8002a7c:	77ba      	strb	r2, [r7, #30]
 8002a7e:	3320      	adds	r3, #32
 8002a80:	443b      	add	r3, r7
 8002a82:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002a86:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) any_mot_config[idx++] << 8);
 8002a88:	7fbb      	ldrb	r3, [r7, #30]
 8002a8a:	1c5a      	adds	r2, r3, #1
 8002a8c:	77ba      	strb	r2, [r7, #30]
 8002a8e:	3320      	adds	r3, #32
 8002a90:	443b      	add	r3, r7
 8002a92:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002a96:	021b      	lsls	r3, r3, #8
 8002a98:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 8002a9a:	8bba      	ldrh	r2, [r7, #28]
 8002a9c:	8b7b      	ldrh	r3, [r7, #26]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	833b      	strh	r3, [r7, #24]

                /* Get threshold */
                config->slope_thres = (lsb_msb & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK);
 8002aa2:	8b3b      	ldrh	r3, [r7, #24]
 8002aa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aa8:	b29a      	uxth	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	805a      	strh	r2, [r3, #2]

                /* Get accel reference up */
                config->acc_ref_up = (lsb_msb & BMI3_ANY_NO_ACC_REF_UP_MASK) >> BMI3_ANY_NO_ACC_REF_UP_POS;
 8002aae:	8b3b      	ldrh	r3, [r7, #24]
 8002ab0:	131b      	asrs	r3, r3, #12
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	b2da      	uxtb	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	711a      	strb	r2, [r3, #4]

                /* Get word to calculate hysteresis from the word */
                lsb = (uint16_t) any_mot_config[idx++];
 8002abe:	7fbb      	ldrb	r3, [r7, #30]
 8002ac0:	1c5a      	adds	r2, r3, #1
 8002ac2:	77ba      	strb	r2, [r7, #30]
 8002ac4:	3320      	adds	r3, #32
 8002ac6:	443b      	add	r3, r7
 8002ac8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002acc:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) any_mot_config[idx++] << 8);
 8002ace:	7fbb      	ldrb	r3, [r7, #30]
 8002ad0:	1c5a      	adds	r2, r3, #1
 8002ad2:	77ba      	strb	r2, [r7, #30]
 8002ad4:	3320      	adds	r3, #32
 8002ad6:	443b      	add	r3, r7
 8002ad8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002adc:	021b      	lsls	r3, r3, #8
 8002ade:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 8002ae0:	8bba      	ldrh	r2, [r7, #28]
 8002ae2:	8b7b      	ldrh	r3, [r7, #26]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	833b      	strh	r3, [r7, #24]

                /* Get hysteresis */
                config->hysteresis = (lsb_msb & BMI3_ANY_NO_HYSTERESIS_MASK);
 8002ae8:	8b3b      	ldrh	r3, [r7, #24]
 8002aea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	80da      	strh	r2, [r3, #6]

                /* Get word to calculate duration and wait time from the same word */
                lsb = (uint16_t) any_mot_config[idx++];
 8002af4:	7fbb      	ldrb	r3, [r7, #30]
 8002af6:	1c5a      	adds	r2, r3, #1
 8002af8:	77ba      	strb	r2, [r7, #30]
 8002afa:	3320      	adds	r3, #32
 8002afc:	443b      	add	r3, r7
 8002afe:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002b02:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) any_mot_config[idx++] << 8);
 8002b04:	7fbb      	ldrb	r3, [r7, #30]
 8002b06:	1c5a      	adds	r2, r3, #1
 8002b08:	77ba      	strb	r2, [r7, #30]
 8002b0a:	3320      	adds	r3, #32
 8002b0c:	443b      	add	r3, r7
 8002b0e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002b12:	021b      	lsls	r3, r3, #8
 8002b14:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 8002b16:	8bba      	ldrh	r2, [r7, #28]
 8002b18:	8b7b      	ldrh	r3, [r7, #26]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	833b      	strh	r3, [r7, #24]

                /* Get duration */
                config->duration = (lsb_msb & BMI3_ANY_NO_DURATION_MASK);
 8002b1e:	8b3b      	ldrh	r3, [r7, #24]
 8002b20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002b24:	b29a      	uxth	r2, r3
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	801a      	strh	r2, [r3, #0]

                /* Get wait time */
                config->wait_time = (lsb_msb & BMI3_ANY_NO_WAIT_TIME_MASK) >> BMI3_ANY_NO_WAIT_TIME_POS;
 8002b2a:	8b3b      	ldrh	r3, [r7, #24]
 8002b2c:	0b5b      	lsrs	r3, r3, #13
 8002b2e:	b29a      	uxth	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	811a      	strh	r2, [r3, #8]
 8002b34:	e001      	b.n	8002b3a <get_any_motion_config+0x116>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002b36:	23ff      	movs	r3, #255	@ 0xff
 8002b38:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8002b3a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3720      	adds	r7, #32
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
	...

08002b48 <set_any_motion_config>:
/*!
 * @brief This internal API sets any-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t set_any_motion_config(const struct bmi3_any_motion_config *config, struct bmi3_dev *dev)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b08e      	sub	sp, #56	@ 0x38
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of any-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ANY_MOTION, 0 };
 8002b52:	2305      	movs	r3, #5
 8002b54:	83bb      	strh	r3, [r7, #28]

    /* Array to define the feature configuration */
    uint8_t any_mot_config[6] = { 0 };
 8002b56:	2300      	movs	r3, #0
 8002b58:	617b      	str	r3, [r7, #20]
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	833b      	strh	r3, [r7, #24]

    uint8_t data_array[6] = { 0 };
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	2300      	movs	r3, #0
 8002b64:	823b      	strh	r3, [r7, #16]
    uint16_t acc_ref_up;

    /* Wait time for clearing the event after slope is below threshold */
    uint16_t wait_time;

    if (config != NULL)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 80b6 	beq.w	8002cda <set_any_motion_config+0x192>
    {
        /* Set the any-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002b6e:	f107 011c 	add.w	r1, r7, #28
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	2202      	movs	r2, #2
 8002b76:	2041      	movs	r0, #65	@ 0x41
 8002b78:	f7ff f936 	bl	8001de8 <bmi3_set_regs>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

        if (rslt == BMI3_OK)
 8002b82:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f040 80aa 	bne.w	8002ce0 <set_any_motion_config+0x198>
        {
            /* Set threshold for lsb 8 bits */
            threshold1 = BMI3_SET_BIT_POS0(data_array[0], BMI3_ANY_NO_SLOPE_THRESHOLD, config->slope_thres);
 8002b8c:	7b3b      	ldrb	r3, [r7, #12]
 8002b8e:	b21a      	sxth	r2, r3
 8002b90:	4b56      	ldr	r3, [pc, #344]	@ (8002cec <set_any_motion_config+0x1a4>)
 8002b92:	4013      	ands	r3, r2
 8002b94:	b21a      	sxth	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	885b      	ldrh	r3, [r3, #2]
 8002b9a:	b21b      	sxth	r3, r3
 8002b9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba0:	b21b      	sxth	r3, r3
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	b21b      	sxth	r3, r3
 8002ba6:	86bb      	strh	r3, [r7, #52]	@ 0x34

            threshold = ((uint16_t)data_array[1] << 8);
 8002ba8:	7b7b      	ldrb	r3, [r7, #13]
 8002baa:	021b      	lsls	r3, r3, #8
 8002bac:	867b      	strh	r3, [r7, #50]	@ 0x32

            /* Set threshold for msb 8 bits */
            threshold2 = BMI3_SET_BIT_POS0(threshold, BMI3_ANY_NO_SLOPE_THRESHOLD, config->slope_thres);
 8002bae:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	@ 0x32
 8002bb2:	4b4e      	ldr	r3, [pc, #312]	@ (8002cec <set_any_motion_config+0x1a4>)
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	b21a      	sxth	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	885b      	ldrh	r3, [r3, #2]
 8002bbc:	b21b      	sxth	r3, r3
 8002bbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc2:	b21b      	sxth	r3, r3
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	b21b      	sxth	r3, r3
 8002bc8:	863b      	strh	r3, [r7, #48]	@ 0x30

            /* Set accel reference */
            acc_ref_up = ((uint16_t)data_array[1] << 8);
 8002bca:	7b7b      	ldrb	r3, [r7, #13]
 8002bcc:	021b      	lsls	r3, r3, #8
 8002bce:	85fb      	strh	r3, [r7, #46]	@ 0x2e

            acc_ref_up = BMI3_SET_BITS(acc_ref_up, BMI3_ANY_NO_ACC_REF_UP, config->acc_ref_up);
 8002bd0:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8002bd4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002bd8:	b21a      	sxth	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	791b      	ldrb	r3, [r3, #4]
 8002bde:	031b      	lsls	r3, r3, #12
 8002be0:	b21b      	sxth	r3, r3
 8002be2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002be6:	b21b      	sxth	r3, r3
 8002be8:	4313      	orrs	r3, r2
 8002bea:	b21b      	sxth	r3, r3
 8002bec:	85fb      	strh	r3, [r7, #46]	@ 0x2e

            /* Set hysteresis for lsb 8 bits */
            hysteresis1 = BMI3_SET_BIT_POS0(data_array[2], BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8002bee:	7bbb      	ldrb	r3, [r7, #14]
 8002bf0:	b21a      	sxth	r2, r3
 8002bf2:	4b3f      	ldr	r3, [pc, #252]	@ (8002cf0 <set_any_motion_config+0x1a8>)
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	b21a      	sxth	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	88db      	ldrh	r3, [r3, #6]
 8002bfc:	b21b      	sxth	r3, r3
 8002bfe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c02:	b21b      	sxth	r3, r3
 8002c04:	4313      	orrs	r3, r2
 8002c06:	b21b      	sxth	r3, r3
 8002c08:	85bb      	strh	r3, [r7, #44]	@ 0x2c

            hysteresis = ((uint16_t)data_array[2] << 8);
 8002c0a:	7bbb      	ldrb	r3, [r7, #14]
 8002c0c:	021b      	lsls	r3, r3, #8
 8002c0e:	857b      	strh	r3, [r7, #42]	@ 0x2a

            /* Set hysteresis for msb 8 bits */
            hysteresis2 = BMI3_SET_BIT_POS0(hysteresis, BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8002c10:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8002c14:	4b36      	ldr	r3, [pc, #216]	@ (8002cf0 <set_any_motion_config+0x1a8>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	b21a      	sxth	r2, r3
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	88db      	ldrh	r3, [r3, #6]
 8002c1e:	b21b      	sxth	r3, r3
 8002c20:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c24:	b21b      	sxth	r3, r3
 8002c26:	4313      	orrs	r3, r2
 8002c28:	b21b      	sxth	r3, r3
 8002c2a:	853b      	strh	r3, [r7, #40]	@ 0x28

            /* Set duration for lsb 8 bits */
            duration1 = BMI3_SET_BIT_POS0(data_array[3], BMI3_ANY_NO_DURATION, config->duration);
 8002c2c:	7bfb      	ldrb	r3, [r7, #15]
 8002c2e:	b21a      	sxth	r2, r3
 8002c30:	4b30      	ldr	r3, [pc, #192]	@ (8002cf4 <set_any_motion_config+0x1ac>)
 8002c32:	4013      	ands	r3, r2
 8002c34:	b21a      	sxth	r2, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	b21b      	sxth	r3, r3
 8002c3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c40:	b21b      	sxth	r3, r3
 8002c42:	4313      	orrs	r3, r2
 8002c44:	b21b      	sxth	r3, r3
 8002c46:	84fb      	strh	r3, [r7, #38]	@ 0x26

            duration = ((uint16_t)data_array[4] << 8);
 8002c48:	7c3b      	ldrb	r3, [r7, #16]
 8002c4a:	021b      	lsls	r3, r3, #8
 8002c4c:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /* Set duration for msb 8 bits */
            duration2 = BMI3_SET_BIT_POS0(duration, BMI3_ANY_NO_DURATION, config->duration);
 8002c4e:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8002c52:	4b28      	ldr	r3, [pc, #160]	@ (8002cf4 <set_any_motion_config+0x1ac>)
 8002c54:	4013      	ands	r3, r2
 8002c56:	b21a      	sxth	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	881b      	ldrh	r3, [r3, #0]
 8002c5c:	b21b      	sxth	r3, r3
 8002c5e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c62:	b21b      	sxth	r3, r3
 8002c64:	4313      	orrs	r3, r2
 8002c66:	b21b      	sxth	r3, r3
 8002c68:	847b      	strh	r3, [r7, #34]	@ 0x22

            wait_time1 = ((uint16_t)data_array[5] << 8);
 8002c6a:	7c7b      	ldrb	r3, [r7, #17]
 8002c6c:	021b      	lsls	r3, r3, #8
 8002c6e:	843b      	strh	r3, [r7, #32]

            /* Set wait time */
            wait_time = BMI3_SET_BITS(wait_time1, BMI3_ANY_NO_WAIT_TIME, config->wait_time);
 8002c70:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8002c74:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c78:	b21a      	sxth	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	891b      	ldrh	r3, [r3, #8]
 8002c7e:	035b      	lsls	r3, r3, #13
 8002c80:	b21b      	sxth	r3, r3
 8002c82:	4313      	orrs	r3, r2
 8002c84:	b21b      	sxth	r3, r3
 8002c86:	83fb      	strh	r3, [r7, #30]

            any_mot_config[0] = (uint8_t)threshold1;
 8002c88:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	753b      	strb	r3, [r7, #20]
            any_mot_config[1] = (uint8_t)((threshold2 | acc_ref_up) >> 8);
 8002c8e:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002c90:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002c92:	4313      	orrs	r3, r2
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	0a1b      	lsrs	r3, r3, #8
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	757b      	strb	r3, [r7, #21]
            any_mot_config[2] = (uint8_t)(hysteresis1);
 8002c9e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	75bb      	strb	r3, [r7, #22]
            any_mot_config[3] = (uint8_t)((hysteresis2) >> 8);
 8002ca4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002ca6:	0a1b      	lsrs	r3, r3, #8
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	75fb      	strb	r3, [r7, #23]
            any_mot_config[4] = (uint8_t)(duration1);
 8002cae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	763b      	strb	r3, [r7, #24]
            any_mot_config[5] = (uint8_t)((duration2 | wait_time) >> 8);
 8002cb4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8002cb6:	8bfb      	ldrh	r3, [r7, #30]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	0a1b      	lsrs	r3, r3, #8
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	767b      	strb	r3, [r7, #25]

            /* Set the configurations back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, any_mot_config, 6, dev);
 8002cc4:	f107 0114 	add.w	r1, r7, #20
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	2206      	movs	r2, #6
 8002ccc:	2042      	movs	r0, #66	@ 0x42
 8002cce:	f7ff f88b 	bl	8001de8 <bmi3_set_regs>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002cd8:	e002      	b.n	8002ce0 <set_any_motion_config+0x198>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002cda:	23ff      	movs	r3, #255	@ 0xff
 8002cdc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    return rslt;
 8002ce0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3738      	adds	r7, #56	@ 0x38
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	fffff000 	.word	0xfffff000
 8002cf0:	fffffc00 	.word	0xfffffc00
 8002cf4:	ffffe000 	.word	0xffffe000

08002cf8 <get_no_motion_config>:
/*!
 * @brief This internal API gets no-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t get_no_motion_config(struct bmi3_no_motion_config *config, struct bmi3_dev *dev)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b088      	sub	sp, #32
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t no_mot_config[6] = { 0 };
 8002d02:	2300      	movs	r3, #0
 8002d04:	613b      	str	r3, [r7, #16]
 8002d06:	2300      	movs	r3, #0
 8002d08:	82bb      	strh	r3, [r7, #20]

    /* Array to set the base address of no-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_NO_MOTION, 0 };
 8002d0a:	2308      	movs	r3, #8
 8002d0c:	81bb      	strh	r3, [r7, #12]

    /* Variable to define array offset */
    uint8_t idx = 0;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	77bb      	strb	r3, [r7, #30]
    uint16_t msb;

    /* Variable to define a word */
    uint16_t lsb_msb;

    if (config != NULL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d078      	beq.n	8002e0a <get_no_motion_config+0x112>
    {
        /* Set the no-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002d18:	f107 010c 	add.w	r1, r7, #12
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	2202      	movs	r2, #2
 8002d20:	2041      	movs	r0, #65	@ 0x41
 8002d22:	f7ff f861 	bl	8001de8 <bmi3_set_regs>
 8002d26:	4603      	mov	r3, r0
 8002d28:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8002d2a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d16d      	bne.n	8002e0e <get_no_motion_config+0x116>
        {
            /* Get the configuration from the feature engine register where no-motion feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, no_mot_config, 6, dev);
 8002d32:	f107 0110 	add.w	r1, r7, #16
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	2206      	movs	r2, #6
 8002d3a:	2042      	movs	r0, #66	@ 0x42
 8002d3c:	f7fe ffef 	bl	8001d1e <bmi3_get_regs>
 8002d40:	4603      	mov	r3, r0
 8002d42:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMI3_OK)
 8002d44:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d160      	bne.n	8002e0e <get_no_motion_config+0x116>
            {
                /* Get word to calculate threshold and accel reference up from same word */
                lsb = (uint16_t) no_mot_config[idx++];
 8002d4c:	7fbb      	ldrb	r3, [r7, #30]
 8002d4e:	1c5a      	adds	r2, r3, #1
 8002d50:	77ba      	strb	r2, [r7, #30]
 8002d52:	3320      	adds	r3, #32
 8002d54:	443b      	add	r3, r7
 8002d56:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002d5a:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) no_mot_config[idx++] << 8);
 8002d5c:	7fbb      	ldrb	r3, [r7, #30]
 8002d5e:	1c5a      	adds	r2, r3, #1
 8002d60:	77ba      	strb	r2, [r7, #30]
 8002d62:	3320      	adds	r3, #32
 8002d64:	443b      	add	r3, r7
 8002d66:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002d6a:	021b      	lsls	r3, r3, #8
 8002d6c:	837b      	strh	r3, [r7, #26]
                lsb_msb = (uint16_t)(lsb | msb);
 8002d6e:	8bba      	ldrh	r2, [r7, #28]
 8002d70:	8b7b      	ldrh	r3, [r7, #26]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	833b      	strh	r3, [r7, #24]

                /* Get threshold */
                config->slope_thres = (lsb_msb & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK);
 8002d76:	8b3b      	ldrh	r3, [r7, #24]
 8002d78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d7c:	b29a      	uxth	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	805a      	strh	r2, [r3, #2]

                /* Get accel reference up */
                config->acc_ref_up = (lsb_msb & BMI3_ANY_NO_ACC_REF_UP_MASK) >> BMI3_ANY_NO_ACC_REF_UP_POS;
 8002d82:	8b3b      	ldrh	r3, [r7, #24]
 8002d84:	131b      	asrs	r3, r3, #12
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	f003 0301 	and.w	r3, r3, #1
 8002d8c:	b2da      	uxtb	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	711a      	strb	r2, [r3, #4]

                /* Get word to calculate hysteresis */
                lsb = (uint16_t) no_mot_config[idx++];
 8002d92:	7fbb      	ldrb	r3, [r7, #30]
 8002d94:	1c5a      	adds	r2, r3, #1
 8002d96:	77ba      	strb	r2, [r7, #30]
 8002d98:	3320      	adds	r3, #32
 8002d9a:	443b      	add	r3, r7
 8002d9c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002da0:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) no_mot_config[idx++] << 8);
 8002da2:	7fbb      	ldrb	r3, [r7, #30]
 8002da4:	1c5a      	adds	r2, r3, #1
 8002da6:	77ba      	strb	r2, [r7, #30]
 8002da8:	3320      	adds	r3, #32
 8002daa:	443b      	add	r3, r7
 8002dac:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002db0:	021b      	lsls	r3, r3, #8
 8002db2:	837b      	strh	r3, [r7, #26]
                lsb_msb = (uint16_t)(lsb | msb);
 8002db4:	8bba      	ldrh	r2, [r7, #28]
 8002db6:	8b7b      	ldrh	r3, [r7, #26]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	833b      	strh	r3, [r7, #24]

                /* Get hysteresis */
                config->hysteresis = (lsb_msb & BMI3_ANY_NO_HYSTERESIS_MASK);
 8002dbc:	8b3b      	ldrh	r3, [r7, #24]
 8002dbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	80da      	strh	r2, [r3, #6]

                /* Get word to calculate duration and wait time from same word */
                lsb = (uint16_t) no_mot_config[idx++];
 8002dc8:	7fbb      	ldrb	r3, [r7, #30]
 8002dca:	1c5a      	adds	r2, r3, #1
 8002dcc:	77ba      	strb	r2, [r7, #30]
 8002dce:	3320      	adds	r3, #32
 8002dd0:	443b      	add	r3, r7
 8002dd2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002dd6:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) no_mot_config[idx++] << 8);
 8002dd8:	7fbb      	ldrb	r3, [r7, #30]
 8002dda:	1c5a      	adds	r2, r3, #1
 8002ddc:	77ba      	strb	r2, [r7, #30]
 8002dde:	3320      	adds	r3, #32
 8002de0:	443b      	add	r3, r7
 8002de2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002de6:	021b      	lsls	r3, r3, #8
 8002de8:	837b      	strh	r3, [r7, #26]
                lsb_msb = (uint16_t)(lsb | msb);
 8002dea:	8bba      	ldrh	r2, [r7, #28]
 8002dec:	8b7b      	ldrh	r3, [r7, #26]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	833b      	strh	r3, [r7, #24]

                /* Get duration */
                config->duration = (lsb_msb & BMI3_ANY_NO_DURATION_MASK);
 8002df2:	8b3b      	ldrh	r3, [r7, #24]
 8002df4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	801a      	strh	r2, [r3, #0]

                /* Get wait time */
                config->wait_time = (lsb_msb & BMI3_ANY_NO_WAIT_TIME_MASK) >> BMI3_ANY_NO_WAIT_TIME_POS;
 8002dfe:	8b3b      	ldrh	r3, [r7, #24]
 8002e00:	0b5b      	lsrs	r3, r3, #13
 8002e02:	b29a      	uxth	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	811a      	strh	r2, [r3, #8]
 8002e08:	e001      	b.n	8002e0e <get_no_motion_config+0x116>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002e0a:	23ff      	movs	r3, #255	@ 0xff
 8002e0c:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8002e0e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3720      	adds	r7, #32
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
	...

08002e1c <set_no_motion_config>:
/*!
 * @brief This internal API sets no-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t set_no_motion_config(const struct bmi3_no_motion_config *config, struct bmi3_dev *dev)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b08e      	sub	sp, #56	@ 0x38
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of no-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_NO_MOTION, 0 };
 8002e26:	2308      	movs	r3, #8
 8002e28:	83bb      	strh	r3, [r7, #28]

    /* Array to define the feature configuration */
    uint8_t no_mot_config[6] = { 0 };
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	617b      	str	r3, [r7, #20]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	833b      	strh	r3, [r7, #24]

    uint8_t data_array[6] = { 0 };
 8002e32:	2300      	movs	r3, #0
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	2300      	movs	r3, #0
 8002e38:	823b      	strh	r3, [r7, #16]

    uint16_t acc_ref_up;

    uint16_t wait_time;

    if (config != NULL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f000 80b3 	beq.w	8002fa8 <set_no_motion_config+0x18c>
    {
        /* Set the no-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002e42:	f107 011c 	add.w	r1, r7, #28
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	2202      	movs	r2, #2
 8002e4a:	2041      	movs	r0, #65	@ 0x41
 8002e4c:	f7fe ffcc 	bl	8001de8 <bmi3_set_regs>
 8002e50:	4603      	mov	r3, r0
 8002e52:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

        if (rslt == BMI3_OK)
 8002e56:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f040 80a7 	bne.w	8002fae <set_no_motion_config+0x192>
        {
            /* Set threshold for lsb 8 bits */
            threshold1 = BMI3_SET_BIT_POS0(data_array[0], BMI3_ANY_NO_SLOPE_THRESHOLD, config->slope_thres);
 8002e60:	7b3b      	ldrb	r3, [r7, #12]
 8002e62:	b21a      	sxth	r2, r3
 8002e64:	4b55      	ldr	r3, [pc, #340]	@ (8002fbc <set_no_motion_config+0x1a0>)
 8002e66:	4013      	ands	r3, r2
 8002e68:	b21a      	sxth	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	885b      	ldrh	r3, [r3, #2]
 8002e6e:	b21b      	sxth	r3, r3
 8002e70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e74:	b21b      	sxth	r3, r3
 8002e76:	4313      	orrs	r3, r2
 8002e78:	b21b      	sxth	r3, r3
 8002e7a:	86bb      	strh	r3, [r7, #52]	@ 0x34

            threshold = ((uint16_t)data_array[1] << 8);
 8002e7c:	7b7b      	ldrb	r3, [r7, #13]
 8002e7e:	021b      	lsls	r3, r3, #8
 8002e80:	867b      	strh	r3, [r7, #50]	@ 0x32

            /* Set threshold for msb 8 bits */
            threshold2 = BMI3_SET_BIT_POS0(threshold, BMI3_ANY_NO_SLOPE_THRESHOLD, config->slope_thres);
 8002e82:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	@ 0x32
 8002e86:	4b4d      	ldr	r3, [pc, #308]	@ (8002fbc <set_no_motion_config+0x1a0>)
 8002e88:	4013      	ands	r3, r2
 8002e8a:	b21a      	sxth	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	885b      	ldrh	r3, [r3, #2]
 8002e90:	b21b      	sxth	r3, r3
 8002e92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e96:	b21b      	sxth	r3, r3
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	b21b      	sxth	r3, r3
 8002e9c:	863b      	strh	r3, [r7, #48]	@ 0x30

            /* Set accel reference */
            acc_ref_up = BMI3_SET_BITS(threshold, BMI3_ANY_NO_ACC_REF_UP, config->acc_ref_up);
 8002e9e:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8002ea2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ea6:	b21a      	sxth	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	791b      	ldrb	r3, [r3, #4]
 8002eac:	031b      	lsls	r3, r3, #12
 8002eae:	b21b      	sxth	r3, r3
 8002eb0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002eb4:	b21b      	sxth	r3, r3
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	b21b      	sxth	r3, r3
 8002eba:	85fb      	strh	r3, [r7, #46]	@ 0x2e

            /* Set hysteresis for lsb 8 bits */
            hysteresis1 = BMI3_SET_BIT_POS0(data_array[2], BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8002ebc:	7bbb      	ldrb	r3, [r7, #14]
 8002ebe:	b21a      	sxth	r2, r3
 8002ec0:	4b3f      	ldr	r3, [pc, #252]	@ (8002fc0 <set_no_motion_config+0x1a4>)
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	b21a      	sxth	r2, r3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	88db      	ldrh	r3, [r3, #6]
 8002eca:	b21b      	sxth	r3, r3
 8002ecc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ed0:	b21b      	sxth	r3, r3
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	b21b      	sxth	r3, r3
 8002ed6:	85bb      	strh	r3, [r7, #44]	@ 0x2c

            hysteresis = ((uint16_t)data_array[2] << 8);
 8002ed8:	7bbb      	ldrb	r3, [r7, #14]
 8002eda:	021b      	lsls	r3, r3, #8
 8002edc:	857b      	strh	r3, [r7, #42]	@ 0x2a

            /* Set hysteresis for msb 8 bits */
            hysteresis2 = BMI3_SET_BIT_POS0(hysteresis, BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8002ede:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8002ee2:	4b37      	ldr	r3, [pc, #220]	@ (8002fc0 <set_no_motion_config+0x1a4>)
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	b21a      	sxth	r2, r3
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	88db      	ldrh	r3, [r3, #6]
 8002eec:	b21b      	sxth	r3, r3
 8002eee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ef2:	b21b      	sxth	r3, r3
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	b21b      	sxth	r3, r3
 8002ef8:	853b      	strh	r3, [r7, #40]	@ 0x28

            /* Set duration for lsb 8 bits */
            duration1 = BMI3_SET_BIT_POS0(data_array[3], BMI3_ANY_NO_DURATION, config->duration);
 8002efa:	7bfb      	ldrb	r3, [r7, #15]
 8002efc:	b21a      	sxth	r2, r3
 8002efe:	4b31      	ldr	r3, [pc, #196]	@ (8002fc4 <set_no_motion_config+0x1a8>)
 8002f00:	4013      	ands	r3, r2
 8002f02:	b21a      	sxth	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	881b      	ldrh	r3, [r3, #0]
 8002f08:	b21b      	sxth	r3, r3
 8002f0a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f0e:	b21b      	sxth	r3, r3
 8002f10:	4313      	orrs	r3, r2
 8002f12:	b21b      	sxth	r3, r3
 8002f14:	84fb      	strh	r3, [r7, #38]	@ 0x26

            duration = ((uint16_t)data_array[4] << 8);
 8002f16:	7c3b      	ldrb	r3, [r7, #16]
 8002f18:	021b      	lsls	r3, r3, #8
 8002f1a:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /* Set duration for msb 8 bits */
            duration2 = BMI3_SET_BIT_POS0(duration, BMI3_ANY_NO_DURATION, config->duration);
 8002f1c:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8002f20:	4b28      	ldr	r3, [pc, #160]	@ (8002fc4 <set_no_motion_config+0x1a8>)
 8002f22:	4013      	ands	r3, r2
 8002f24:	b21a      	sxth	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	881b      	ldrh	r3, [r3, #0]
 8002f2a:	b21b      	sxth	r3, r3
 8002f2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f30:	b21b      	sxth	r3, r3
 8002f32:	4313      	orrs	r3, r2
 8002f34:	b21b      	sxth	r3, r3
 8002f36:	847b      	strh	r3, [r7, #34]	@ 0x22

            wait_time1 = ((uint16_t)data_array[5] << 8);
 8002f38:	7c7b      	ldrb	r3, [r7, #17]
 8002f3a:	021b      	lsls	r3, r3, #8
 8002f3c:	843b      	strh	r3, [r7, #32]

            /* Set wait time */
            wait_time = BMI3_SET_BITS(wait_time1, BMI3_ANY_NO_WAIT_TIME, config->wait_time);
 8002f3e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8002f42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f46:	b21a      	sxth	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	891b      	ldrh	r3, [r3, #8]
 8002f4c:	035b      	lsls	r3, r3, #13
 8002f4e:	b21b      	sxth	r3, r3
 8002f50:	4313      	orrs	r3, r2
 8002f52:	b21b      	sxth	r3, r3
 8002f54:	83fb      	strh	r3, [r7, #30]

            no_mot_config[0] = (uint8_t)threshold1;
 8002f56:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	753b      	strb	r3, [r7, #20]
            no_mot_config[1] = (uint8_t)((threshold2 | acc_ref_up) >> 8);
 8002f5c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8002f5e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002f60:	4313      	orrs	r3, r2
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	0a1b      	lsrs	r3, r3, #8
 8002f66:	b29b      	uxth	r3, r3
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	757b      	strb	r3, [r7, #21]
            no_mot_config[2] = (uint8_t)(hysteresis1);
 8002f6c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	75bb      	strb	r3, [r7, #22]
            no_mot_config[3] = (uint8_t)((hysteresis2) >> 8);
 8002f72:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002f74:	0a1b      	lsrs	r3, r3, #8
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	75fb      	strb	r3, [r7, #23]
            no_mot_config[4] = (uint8_t)(duration1);
 8002f7c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	763b      	strb	r3, [r7, #24]
            no_mot_config[5] = (uint8_t)((duration2 | wait_time) >> 8);
 8002f82:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8002f84:	8bfb      	ldrh	r3, [r7, #30]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	b29b      	uxth	r3, r3
 8002f8a:	0a1b      	lsrs	r3, r3, #8
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	767b      	strb	r3, [r7, #25]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, no_mot_config, 6, dev);
 8002f92:	f107 0114 	add.w	r1, r7, #20
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	2206      	movs	r2, #6
 8002f9a:	2042      	movs	r0, #66	@ 0x42
 8002f9c:	f7fe ff24 	bl	8001de8 <bmi3_set_regs>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002fa6:	e002      	b.n	8002fae <set_no_motion_config+0x192>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002fa8:	23ff      	movs	r3, #255	@ 0xff
 8002faa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    return rslt;
 8002fae:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3738      	adds	r7, #56	@ 0x38
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	fffff000 	.word	0xfffff000
 8002fc0:	fffffc00 	.word	0xfffffc00
 8002fc4:	ffffe000 	.word	0xffffe000

08002fc8 <get_flat_config>:
/*!
 * @brief This internal API gets flat configurations like theta, blocking,
 * hold-time, hysteresis, and slope threshold.
 */
static int8_t get_flat_config(struct bmi3_flat_config *config, struct bmi3_dev *dev)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t flat_config[4] = { 0 };
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of flat feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_FLAT, 0 };
 8002fd6:	230b      	movs	r3, #11
 8002fd8:	813b      	strh	r3, [r7, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	75bb      	strb	r3, [r7, #22]
    uint16_t msb;

    /* Variable to define a word */
    uint16_t lsb_msb;

    if (config != NULL)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d061      	beq.n	80030a8 <get_flat_config+0xe0>
    {
        /* Set the flat base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002fe4:	f107 0108 	add.w	r1, r7, #8
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	2202      	movs	r2, #2
 8002fec:	2041      	movs	r0, #65	@ 0x41
 8002fee:	f7fe fefb 	bl	8001de8 <bmi3_set_regs>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002ff6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d156      	bne.n	80030ac <get_flat_config+0xe4>
        {
            /* Get the configuration from the feature engine register where flat feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, flat_config, 4, dev);
 8002ffe:	f107 010c 	add.w	r1, r7, #12
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	2204      	movs	r2, #4
 8003006:	2042      	movs	r0, #66	@ 0x42
 8003008:	f7fe fe89 	bl	8001d1e <bmi3_get_regs>
 800300c:	4603      	mov	r3, r0
 800300e:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 8003010:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d149      	bne.n	80030ac <get_flat_config+0xe4>
            {
                /* Get word to calculate theta, blocking and hold time from the same word */
                lsb = (uint16_t) flat_config[idx++];
 8003018:	7dbb      	ldrb	r3, [r7, #22]
 800301a:	1c5a      	adds	r2, r3, #1
 800301c:	75ba      	strb	r2, [r7, #22]
 800301e:	3318      	adds	r3, #24
 8003020:	443b      	add	r3, r7
 8003022:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003026:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t) flat_config[idx++] << 8);
 8003028:	7dbb      	ldrb	r3, [r7, #22]
 800302a:	1c5a      	adds	r2, r3, #1
 800302c:	75ba      	strb	r2, [r7, #22]
 800302e:	3318      	adds	r3, #24
 8003030:	443b      	add	r3, r7
 8003032:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003036:	021b      	lsls	r3, r3, #8
 8003038:	827b      	strh	r3, [r7, #18]
                lsb_msb = (lsb | msb);
 800303a:	8aba      	ldrh	r2, [r7, #20]
 800303c:	8a7b      	ldrh	r3, [r7, #18]
 800303e:	4313      	orrs	r3, r2
 8003040:	823b      	strh	r3, [r7, #16]

                /* Get theta */
                config->theta = lsb_msb & BMI3_FLAT_THETA_MASK;
 8003042:	8a3b      	ldrh	r3, [r7, #16]
 8003044:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003048:	b29a      	uxth	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	801a      	strh	r2, [r3, #0]

                /* Get blocking */
                config->blocking = (lsb_msb & BMI3_FLAT_BLOCKING_MASK) >> BMI3_FLAT_BLOCKING_POS;
 800304e:	8a3b      	ldrh	r3, [r7, #16]
 8003050:	119b      	asrs	r3, r3, #6
 8003052:	b29b      	uxth	r3, r3
 8003054:	f003 0303 	and.w	r3, r3, #3
 8003058:	b29a      	uxth	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	805a      	strh	r2, [r3, #2]

                /* Get hold time */
                config->hold_time = (lsb_msb & BMI3_FLAT_HOLD_TIME_MASK) >> BMI3_FLAT_HOLD_TIME_POS;
 800305e:	8a3b      	ldrh	r3, [r7, #16]
 8003060:	0a1b      	lsrs	r3, r3, #8
 8003062:	b29a      	uxth	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	80da      	strh	r2, [r3, #6]

                /* Get word to calculate slope threshold and hysteresis from the same word */
                lsb = (uint16_t) flat_config[idx++];
 8003068:	7dbb      	ldrb	r3, [r7, #22]
 800306a:	1c5a      	adds	r2, r3, #1
 800306c:	75ba      	strb	r2, [r7, #22]
 800306e:	3318      	adds	r3, #24
 8003070:	443b      	add	r3, r7
 8003072:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003076:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t) flat_config[idx++] << 8);
 8003078:	7dbb      	ldrb	r3, [r7, #22]
 800307a:	1c5a      	adds	r2, r3, #1
 800307c:	75ba      	strb	r2, [r7, #22]
 800307e:	3318      	adds	r3, #24
 8003080:	443b      	add	r3, r7
 8003082:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003086:	021b      	lsls	r3, r3, #8
 8003088:	827b      	strh	r3, [r7, #18]
                lsb_msb = lsb | msb;
 800308a:	8aba      	ldrh	r2, [r7, #20]
 800308c:	8a7b      	ldrh	r3, [r7, #18]
 800308e:	4313      	orrs	r3, r2
 8003090:	823b      	strh	r3, [r7, #16]

                /* Get slope threshold */
                config->slope_thres = lsb_msb & BMI3_FLAT_SLOPE_THRES_MASK;
 8003092:	8a3b      	ldrh	r3, [r7, #16]
 8003094:	b2db      	uxtb	r3, r3
 8003096:	b29a      	uxth	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	811a      	strh	r2, [r3, #8]

                /* Get hysteresis */
                config->hysteresis = (lsb_msb & BMI3_FLAT_HYST_MASK) >> BMI3_FLAT_HYST_POS;
 800309c:	8a3b      	ldrh	r3, [r7, #16]
 800309e:	0a1b      	lsrs	r3, r3, #8
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	809a      	strh	r2, [r3, #4]
 80030a6:	e001      	b.n	80030ac <get_flat_config+0xe4>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80030a8:	23ff      	movs	r3, #255	@ 0xff
 80030aa:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80030ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3718      	adds	r7, #24
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <set_flat_config>:
/*!
 * @brief This internal API sets flat configurations like theta, blocking,
 * hold-time, hysteresis, and slope threshold.
 */
static int8_t set_flat_config(const struct bmi3_flat_config *config, struct bmi3_dev *dev)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b088      	sub	sp, #32
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t flat_config[4] = { 0 };
 80030c2:	2300      	movs	r3, #0
 80030c4:	613b      	str	r3, [r7, #16]

    /* Array to set the base address of flat feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_FLAT, 0 };
 80030c6:	230b      	movs	r3, #11
 80030c8:	81bb      	strh	r3, [r7, #12]

    uint16_t theta, blocking, holdtime, slope_thres, hyst;

    if (config != NULL)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d06f      	beq.n	80031b0 <set_flat_config+0xf8>
    {
        /* Set the flat base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 80030d0:	f107 010c 	add.w	r1, r7, #12
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	2202      	movs	r2, #2
 80030d8:	2041      	movs	r0, #65	@ 0x41
 80030da:	f7fe fe85 	bl	8001de8 <bmi3_set_regs>
 80030de:	4603      	mov	r3, r0
 80030e0:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 80030e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d164      	bne.n	80031b4 <set_flat_config+0xfc>
        {
            /* Set theta */
            theta = BMI3_SET_BIT_POS0(flat_config[0], BMI3_FLAT_THETA, config->theta);
 80030ea:	7c3b      	ldrb	r3, [r7, #16]
 80030ec:	b21b      	sxth	r3, r3
 80030ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030f2:	b21a      	sxth	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	b21b      	sxth	r3, r3
 80030fa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80030fe:	b21b      	sxth	r3, r3
 8003100:	4313      	orrs	r3, r2
 8003102:	b21b      	sxth	r3, r3
 8003104:	83bb      	strh	r3, [r7, #28]

            /* Set blocking */
            blocking = BMI3_SET_BITS(flat_config[0], BMI3_FLAT_BLOCKING, config->blocking);
 8003106:	7c3b      	ldrb	r3, [r7, #16]
 8003108:	b21b      	sxth	r3, r3
 800310a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800310e:	b21a      	sxth	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	885b      	ldrh	r3, [r3, #2]
 8003114:	019b      	lsls	r3, r3, #6
 8003116:	b21b      	sxth	r3, r3
 8003118:	b2db      	uxtb	r3, r3
 800311a:	b21b      	sxth	r3, r3
 800311c:	4313      	orrs	r3, r2
 800311e:	b21b      	sxth	r3, r3
 8003120:	837b      	strh	r3, [r7, #26]

            /* Set hold time */
            holdtime = ((uint16_t)flat_config[1] << 8);
 8003122:	7c7b      	ldrb	r3, [r7, #17]
 8003124:	021b      	lsls	r3, r3, #8
 8003126:	833b      	strh	r3, [r7, #24]
            holdtime = BMI3_SET_BITS(holdtime, BMI3_FLAT_HOLD_TIME, config->hold_time);
 8003128:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800312c:	b2db      	uxtb	r3, r3
 800312e:	b21a      	sxth	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	88db      	ldrh	r3, [r3, #6]
 8003134:	021b      	lsls	r3, r3, #8
 8003136:	b21b      	sxth	r3, r3
 8003138:	4313      	orrs	r3, r2
 800313a:	b21b      	sxth	r3, r3
 800313c:	833b      	strh	r3, [r7, #24]

            /* Set slope threshold */
            slope_thres = BMI3_SET_BIT_POS0(flat_config[2], BMI3_FLAT_SLOPE_THRES, config->slope_thres);
 800313e:	7cbb      	ldrb	r3, [r7, #18]
 8003140:	b21b      	sxth	r3, r3
 8003142:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003146:	b21a      	sxth	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	891b      	ldrh	r3, [r3, #8]
 800314c:	b21b      	sxth	r3, r3
 800314e:	b2db      	uxtb	r3, r3
 8003150:	b21b      	sxth	r3, r3
 8003152:	4313      	orrs	r3, r2
 8003154:	b21b      	sxth	r3, r3
 8003156:	82fb      	strh	r3, [r7, #22]

            /* Set hysteresis */
            hyst = ((uint16_t)flat_config[3] << 8);
 8003158:	7cfb      	ldrb	r3, [r7, #19]
 800315a:	021b      	lsls	r3, r3, #8
 800315c:	82bb      	strh	r3, [r7, #20]
            hyst = BMI3_SET_BITS(hyst, BMI3_FLAT_HYST, config->hysteresis);
 800315e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003162:	b2db      	uxtb	r3, r3
 8003164:	b21a      	sxth	r2, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	889b      	ldrh	r3, [r3, #4]
 800316a:	021b      	lsls	r3, r3, #8
 800316c:	b21b      	sxth	r3, r3
 800316e:	4313      	orrs	r3, r2
 8003170:	b21b      	sxth	r3, r3
 8003172:	82bb      	strh	r3, [r7, #20]

            flat_config[0] = (uint8_t)(theta | blocking);
 8003174:	8bbb      	ldrh	r3, [r7, #28]
 8003176:	b2da      	uxtb	r2, r3
 8003178:	8b7b      	ldrh	r3, [r7, #26]
 800317a:	b2db      	uxtb	r3, r3
 800317c:	4313      	orrs	r3, r2
 800317e:	b2db      	uxtb	r3, r3
 8003180:	743b      	strb	r3, [r7, #16]
            flat_config[1] = (uint8_t)(holdtime >> 8);
 8003182:	8b3b      	ldrh	r3, [r7, #24]
 8003184:	0a1b      	lsrs	r3, r3, #8
 8003186:	b29b      	uxth	r3, r3
 8003188:	b2db      	uxtb	r3, r3
 800318a:	747b      	strb	r3, [r7, #17]
            flat_config[2] = (uint8_t)(slope_thres);
 800318c:	8afb      	ldrh	r3, [r7, #22]
 800318e:	b2db      	uxtb	r3, r3
 8003190:	74bb      	strb	r3, [r7, #18]
            flat_config[3] = (uint8_t)(hyst >> 8);
 8003192:	8abb      	ldrh	r3, [r7, #20]
 8003194:	0a1b      	lsrs	r3, r3, #8
 8003196:	b29b      	uxth	r3, r3
 8003198:	b2db      	uxtb	r3, r3
 800319a:	74fb      	strb	r3, [r7, #19]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, flat_config, 4, dev);
 800319c:	f107 0110 	add.w	r1, r7, #16
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	2204      	movs	r2, #4
 80031a4:	2042      	movs	r0, #66	@ 0x42
 80031a6:	f7fe fe1f 	bl	8001de8 <bmi3_set_regs>
 80031aa:	4603      	mov	r3, r0
 80031ac:	77fb      	strb	r3, [r7, #31]
 80031ae:	e001      	b.n	80031b4 <set_flat_config+0xfc>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80031b0:	23ff      	movs	r3, #255	@ 0xff
 80031b2:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 80031b4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3720      	adds	r7, #32
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <get_sig_motion_config>:
/*!
 * @brief This internal API gets sig-motion configurations like block size,
 * peak 2 peak min, mcr min, peak 2 peak max and mcr max.
 */
static int8_t get_sig_motion_config(struct bmi3_sig_motion_config *config, struct bmi3_dev *dev)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b088      	sub	sp, #32
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]

    /* Variable to define a word */
    uint16_t lsb_msb;

    /* Array to set the base address of sig-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_SIG_MOTION, 0 };
 80031ca:	230d      	movs	r3, #13
 80031cc:	81bb      	strh	r3, [r7, #12]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 80031ce:	2300      	movs	r3, #0
 80031d0:	77bb      	strb	r3, [r7, #30]

    if (config != NULL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d074      	beq.n	80032c2 <get_sig_motion_config+0x102>
    {
        /* Set the sig-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 80031d8:	f107 010c 	add.w	r1, r7, #12
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	2202      	movs	r2, #2
 80031e0:	2041      	movs	r0, #65	@ 0x41
 80031e2:	f7fe fe01 	bl	8001de8 <bmi3_set_regs>
 80031e6:	4603      	mov	r3, r0
 80031e8:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 80031ea:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d169      	bne.n	80032c6 <get_sig_motion_config+0x106>
        {
            /* Get the configuration from the feature engine register where sig motion feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, sig_mot_config, 6, dev);
 80031f2:	f107 0110 	add.w	r1, r7, #16
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	2206      	movs	r2, #6
 80031fa:	2042      	movs	r0, #66	@ 0x42
 80031fc:	f7fe fd8f 	bl	8001d1e <bmi3_get_regs>
 8003200:	4603      	mov	r3, r0
 8003202:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMI3_OK)
 8003204:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d15c      	bne.n	80032c6 <get_sig_motion_config+0x106>
            {
                /* Get word to calculate block size */
                lsb = (uint16_t) sig_mot_config[idx++];
 800320c:	7fbb      	ldrb	r3, [r7, #30]
 800320e:	1c5a      	adds	r2, r3, #1
 8003210:	77ba      	strb	r2, [r7, #30]
 8003212:	3320      	adds	r3, #32
 8003214:	443b      	add	r3, r7
 8003216:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800321a:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) sig_mot_config[idx++] << 8);
 800321c:	7fbb      	ldrb	r3, [r7, #30]
 800321e:	1c5a      	adds	r2, r3, #1
 8003220:	77ba      	strb	r2, [r7, #30]
 8003222:	3320      	adds	r3, #32
 8003224:	443b      	add	r3, r7
 8003226:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800322a:	021b      	lsls	r3, r3, #8
 800322c:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 800322e:	8bba      	ldrh	r2, [r7, #28]
 8003230:	8b7b      	ldrh	r3, [r7, #26]
 8003232:	4313      	orrs	r3, r2
 8003234:	833b      	strh	r3, [r7, #24]

                /* Get block size */
                config->block_size = lsb_msb & BMI3_SIG_BLOCK_SIZE_MASK;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	8b3a      	ldrh	r2, [r7, #24]
 800323a:	801a      	strh	r2, [r3, #0]

                /* Get word to calculate peak 2 peak minimum from the same word */
                lsb = (uint16_t) sig_mot_config[idx++];
 800323c:	7fbb      	ldrb	r3, [r7, #30]
 800323e:	1c5a      	adds	r2, r3, #1
 8003240:	77ba      	strb	r2, [r7, #30]
 8003242:	3320      	adds	r3, #32
 8003244:	443b      	add	r3, r7
 8003246:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800324a:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) sig_mot_config[idx++] << 8);
 800324c:	7fbb      	ldrb	r3, [r7, #30]
 800324e:	1c5a      	adds	r2, r3, #1
 8003250:	77ba      	strb	r2, [r7, #30]
 8003252:	3320      	adds	r3, #32
 8003254:	443b      	add	r3, r7
 8003256:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800325a:	021b      	lsls	r3, r3, #8
 800325c:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 800325e:	8bba      	ldrh	r2, [r7, #28]
 8003260:	8b7b      	ldrh	r3, [r7, #26]
 8003262:	4313      	orrs	r3, r2
 8003264:	833b      	strh	r3, [r7, #24]

                /* Get peak 2 peak minimum */
                config->peak_2_peak_min = (lsb_msb & BMI3_SIG_P2P_MIN_MASK);
 8003266:	8b3b      	ldrh	r3, [r7, #24]
 8003268:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800326c:	b29a      	uxth	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	805a      	strh	r2, [r3, #2]

                /* Get mcr minimum */
                config->mcr_min = (lsb_msb & BMI3_SIG_MCR_MIN_MASK) >> BMI3_SIG_MCR_MIN_POS;
 8003272:	8b3b      	ldrh	r3, [r7, #24]
 8003274:	0a9b      	lsrs	r3, r3, #10
 8003276:	b29b      	uxth	r3, r3
 8003278:	b2da      	uxtb	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	711a      	strb	r2, [r3, #4]

                /* Get word to calculate peak 2 peak maximum and mcr maximum from the same word */
                lsb = (uint16_t) sig_mot_config[idx++];
 800327e:	7fbb      	ldrb	r3, [r7, #30]
 8003280:	1c5a      	adds	r2, r3, #1
 8003282:	77ba      	strb	r2, [r7, #30]
 8003284:	3320      	adds	r3, #32
 8003286:	443b      	add	r3, r7
 8003288:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800328c:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) sig_mot_config[idx++] << 8);
 800328e:	7fbb      	ldrb	r3, [r7, #30]
 8003290:	1c5a      	adds	r2, r3, #1
 8003292:	77ba      	strb	r2, [r7, #30]
 8003294:	3320      	adds	r3, #32
 8003296:	443b      	add	r3, r7
 8003298:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800329c:	021b      	lsls	r3, r3, #8
 800329e:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 80032a0:	8bba      	ldrh	r2, [r7, #28]
 80032a2:	8b7b      	ldrh	r3, [r7, #26]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	833b      	strh	r3, [r7, #24]

                /* Get peak 2 peak maximum */
                config->peak_2_peak_max = (lsb_msb & BMI3_SIG_P2P_MAX_MASK);
 80032a8:	8b3b      	ldrh	r3, [r7, #24]
 80032aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	80da      	strh	r2, [r3, #6]

                /* Get mcr maximum */
                config->mcr_max = (lsb_msb & BMI3_MCR_MAX_MASK) >> BMI3_MCR_MAX_POS;
 80032b4:	8b3b      	ldrh	r3, [r7, #24]
 80032b6:	0a9b      	lsrs	r3, r3, #10
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	721a      	strb	r2, [r3, #8]
 80032c0:	e001      	b.n	80032c6 <get_sig_motion_config+0x106>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80032c2:	23ff      	movs	r3, #255	@ 0xff
 80032c4:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 80032c6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3720      	adds	r7, #32
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
	...

080032d4 <set_sig_motion_config>:
/*!
 * @brief This internal API sets sig-motion configurations like block size,
 * peak 2 peak min, mcr min, peak 2 peak max and mcr max.
 */
static int8_t set_sig_motion_config(const struct bmi3_sig_motion_config *config, struct bmi3_dev *dev)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b08e      	sub	sp, #56	@ 0x38
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of sig-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_SIG_MOTION, 0 };
 80032de:	230d      	movs	r3, #13
 80032e0:	83bb      	strh	r3, [r7, #28]

    /* Array to define the feature configuration */
    uint8_t sig_mot_config[6] = { 0 };
 80032e2:	2300      	movs	r3, #0
 80032e4:	617b      	str	r3, [r7, #20]
 80032e6:	2300      	movs	r3, #0
 80032e8:	833b      	strh	r3, [r7, #24]

    uint8_t data_array[6] = { 0 };
 80032ea:	2300      	movs	r3, #0
 80032ec:	60fb      	str	r3, [r7, #12]
 80032ee:	2300      	movs	r3, #0
 80032f0:	823b      	strh	r3, [r7, #16]

    uint16_t mcr_min;

    uint16_t mcr_max;

    if (config != NULL)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	f000 809d 	beq.w	8003434 <set_sig_motion_config+0x160>
    {
        /* Set the sig-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 80032fa:	f107 011c 	add.w	r1, r7, #28
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2202      	movs	r2, #2
 8003302:	2041      	movs	r0, #65	@ 0x41
 8003304:	f7fe fd70 	bl	8001de8 <bmi3_set_regs>
 8003308:	4603      	mov	r3, r0
 800330a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

        if (rslt == BMI3_OK)
 800330e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8003312:	2b00      	cmp	r3, #0
 8003314:	f040 8091 	bne.w	800343a <set_sig_motion_config+0x166>
        {
            /* Set block size for lsb 8 bits */
            block_size1 = BMI3_SET_BIT_POS0(data_array[0], BMI3_SIG_BLOCK_SIZE, config->block_size);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	881b      	ldrh	r3, [r3, #0]
 800331c:	86bb      	strh	r3, [r7, #52]	@ 0x34

            block_size = ((uint16_t)data_array[1] << 8);
 800331e:	7b7b      	ldrb	r3, [r7, #13]
 8003320:	021b      	lsls	r3, r3, #8
 8003322:	867b      	strh	r3, [r7, #50]	@ 0x32

            /* Set block size for msb 8 bits */
            block_size2 = BMI3_SET_BIT_POS0(block_size, BMI3_SIG_BLOCK_SIZE, config->block_size);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	881b      	ldrh	r3, [r3, #0]
 8003328:	863b      	strh	r3, [r7, #48]	@ 0x30

            /* Set peak to peak minimum for lsb 8 bits */
            p2p_min1 = BMI3_SET_BIT_POS0(data_array[2], BMI3_SIG_P2P_MIN, config->peak_2_peak_min);
 800332a:	7bbb      	ldrb	r3, [r7, #14]
 800332c:	b21a      	sxth	r2, r3
 800332e:	4b46      	ldr	r3, [pc, #280]	@ (8003448 <set_sig_motion_config+0x174>)
 8003330:	4013      	ands	r3, r2
 8003332:	b21a      	sxth	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	885b      	ldrh	r3, [r3, #2]
 8003338:	b21b      	sxth	r3, r3
 800333a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800333e:	b21b      	sxth	r3, r3
 8003340:	4313      	orrs	r3, r2
 8003342:	b21b      	sxth	r3, r3
 8003344:	85fb      	strh	r3, [r7, #46]	@ 0x2e

            p2p_min = ((uint16_t)data_array[3] << 8);
 8003346:	7bfb      	ldrb	r3, [r7, #15]
 8003348:	021b      	lsls	r3, r3, #8
 800334a:	85bb      	strh	r3, [r7, #44]	@ 0x2c

            /* Set peak to peak minimum for msb 8 bits */
            p2p_min2 = BMI3_SET_BIT_POS0(p2p_min, BMI3_SIG_P2P_MIN, config->peak_2_peak_min);
 800334c:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	@ 0x2c
 8003350:	4b3d      	ldr	r3, [pc, #244]	@ (8003448 <set_sig_motion_config+0x174>)
 8003352:	4013      	ands	r3, r2
 8003354:	b21a      	sxth	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	885b      	ldrh	r3, [r3, #2]
 800335a:	b21b      	sxth	r3, r3
 800335c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003360:	b21b      	sxth	r3, r3
 8003362:	4313      	orrs	r3, r2
 8003364:	b21b      	sxth	r3, r3
 8003366:	857b      	strh	r3, [r7, #42]	@ 0x2a

            mcr_min = ((uint16_t)data_array[3] << 8);
 8003368:	7bfb      	ldrb	r3, [r7, #15]
 800336a:	021b      	lsls	r3, r3, #8
 800336c:	853b      	strh	r3, [r7, #40]	@ 0x28

            /* Set mcr minimum */
            mcr_min = BMI3_SET_BITS(mcr_min, BMI3_SIG_MCR_MIN, config->mcr_min);
 800336e:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8003372:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003376:	b21a      	sxth	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	791b      	ldrb	r3, [r3, #4]
 800337c:	029b      	lsls	r3, r3, #10
 800337e:	b21b      	sxth	r3, r3
 8003380:	4313      	orrs	r3, r2
 8003382:	b21b      	sxth	r3, r3
 8003384:	853b      	strh	r3, [r7, #40]	@ 0x28

            /* Set peak to peak maximum for lsb 8 bits */
            p2p_max1 = BMI3_SET_BIT_POS0(data_array[4], BMI3_SIG_P2P_MAX, config->peak_2_peak_max);
 8003386:	7c3b      	ldrb	r3, [r7, #16]
 8003388:	b21a      	sxth	r2, r3
 800338a:	4b2f      	ldr	r3, [pc, #188]	@ (8003448 <set_sig_motion_config+0x174>)
 800338c:	4013      	ands	r3, r2
 800338e:	b21a      	sxth	r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	88db      	ldrh	r3, [r3, #6]
 8003394:	b21b      	sxth	r3, r3
 8003396:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800339a:	b21b      	sxth	r3, r3
 800339c:	4313      	orrs	r3, r2
 800339e:	b21b      	sxth	r3, r3
 80033a0:	84fb      	strh	r3, [r7, #38]	@ 0x26

            p2p_max = ((uint16_t)data_array[5] << 8);
 80033a2:	7c7b      	ldrb	r3, [r7, #17]
 80033a4:	021b      	lsls	r3, r3, #8
 80033a6:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /* Set peak to peak maximum for msb 8 bits */
            p2p_max2 = BMI3_SET_BIT_POS0(p2p_max, BMI3_SIG_P2P_MAX, config->peak_2_peak_max);
 80033a8:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 80033ac:	4b26      	ldr	r3, [pc, #152]	@ (8003448 <set_sig_motion_config+0x174>)
 80033ae:	4013      	ands	r3, r2
 80033b0:	b21a      	sxth	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	88db      	ldrh	r3, [r3, #6]
 80033b6:	b21b      	sxth	r3, r3
 80033b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033bc:	b21b      	sxth	r3, r3
 80033be:	4313      	orrs	r3, r2
 80033c0:	b21b      	sxth	r3, r3
 80033c2:	847b      	strh	r3, [r7, #34]	@ 0x22

            mcr_max = ((uint16_t)data_array[5] << 8);
 80033c4:	7c7b      	ldrb	r3, [r7, #17]
 80033c6:	021b      	lsls	r3, r3, #8
 80033c8:	843b      	strh	r3, [r7, #32]

            /* Set mcr maximum */
            mcr_max = BMI3_SET_BITS(mcr_max, BMI3_MCR_MAX, config->mcr_max);
 80033ca:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80033ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033d2:	b21a      	sxth	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	7a1b      	ldrb	r3, [r3, #8]
 80033d8:	029b      	lsls	r3, r3, #10
 80033da:	b21b      	sxth	r3, r3
 80033dc:	4313      	orrs	r3, r2
 80033de:	b21b      	sxth	r3, r3
 80033e0:	843b      	strh	r3, [r7, #32]

            sig_mot_config[0] = (uint8_t)(block_size1);
 80033e2:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	753b      	strb	r3, [r7, #20]
            sig_mot_config[1] = (uint8_t)(block_size2 >> 8);
 80033e8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80033ea:	0a1b      	lsrs	r3, r3, #8
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	757b      	strb	r3, [r7, #21]
            sig_mot_config[2] = (uint8_t)(p2p_min1);
 80033f2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	75bb      	strb	r3, [r7, #22]
            sig_mot_config[3] = (uint8_t)((p2p_min2 | mcr_min) >> 8);
 80033f8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80033fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80033fc:	4313      	orrs	r3, r2
 80033fe:	b29b      	uxth	r3, r3
 8003400:	0a1b      	lsrs	r3, r3, #8
 8003402:	b29b      	uxth	r3, r3
 8003404:	b2db      	uxtb	r3, r3
 8003406:	75fb      	strb	r3, [r7, #23]
            sig_mot_config[4] = (uint8_t)(p2p_max1);
 8003408:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800340a:	b2db      	uxtb	r3, r3
 800340c:	763b      	strb	r3, [r7, #24]
            sig_mot_config[5] = (uint8_t)((p2p_max2 | mcr_max) >> 8);
 800340e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8003410:	8c3b      	ldrh	r3, [r7, #32]
 8003412:	4313      	orrs	r3, r2
 8003414:	b29b      	uxth	r3, r3
 8003416:	0a1b      	lsrs	r3, r3, #8
 8003418:	b29b      	uxth	r3, r3
 800341a:	b2db      	uxtb	r3, r3
 800341c:	767b      	strb	r3, [r7, #25]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, sig_mot_config, 6, dev);
 800341e:	f107 0114 	add.w	r1, r7, #20
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	2206      	movs	r2, #6
 8003426:	2042      	movs	r0, #66	@ 0x42
 8003428:	f7fe fcde 	bl	8001de8 <bmi3_set_regs>
 800342c:	4603      	mov	r3, r0
 800342e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003432:	e002      	b.n	800343a <set_sig_motion_config+0x166>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8003434:	23ff      	movs	r3, #255	@ 0xff
 8003436:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    }

    return rslt;
 800343a:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800343e:	4618      	mov	r0, r3
 8003440:	3738      	adds	r7, #56	@ 0x38
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	fffffc00 	.word	0xfffffc00

0800344c <get_tilt_config>:
/*!
 * @brief This internal API gets tilt configurations like segment size,
 * tilt angle, beta accel mean.
 */
static int8_t get_tilt_config(struct bmi3_tilt_config *config, struct bmi3_dev *dev)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t tilt_config[4] = { 0 };
 8003456:	2300      	movs	r3, #0
 8003458:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of tilt feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_TILT, 0 };
 800345a:	2321      	movs	r3, #33	@ 0x21
 800345c:	813b      	strh	r3, [r7, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 800345e:	2300      	movs	r3, #0
 8003460:	75bb      	strb	r3, [r7, #22]
    uint16_t msb;

    /* Variable to define word */
    uint16_t lsb_msb;

    if (config != NULL)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d057      	beq.n	8003518 <get_tilt_config+0xcc>
    {
        /* Set the tilt base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8003468:	f107 0108 	add.w	r1, r7, #8
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	2202      	movs	r2, #2
 8003470:	2041      	movs	r0, #65	@ 0x41
 8003472:	f7fe fcb9 	bl	8001de8 <bmi3_set_regs>
 8003476:	4603      	mov	r3, r0
 8003478:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 800347a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d14c      	bne.n	800351c <get_tilt_config+0xd0>
        {
            /* Get the configuration from the feature engine register where tilt feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, tilt_config, 4, dev);
 8003482:	f107 010c 	add.w	r1, r7, #12
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	2204      	movs	r2, #4
 800348a:	2042      	movs	r0, #66	@ 0x42
 800348c:	f7fe fc47 	bl	8001d1e <bmi3_get_regs>
 8003490:	4603      	mov	r3, r0
 8003492:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 8003494:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d13f      	bne.n	800351c <get_tilt_config+0xd0>
            {
                /* Get word to calculate segment size and minimum tilt angle from the same word */
                lsb = ((uint16_t)tilt_config[idx++]);
 800349c:	7dbb      	ldrb	r3, [r7, #22]
 800349e:	1c5a      	adds	r2, r3, #1
 80034a0:	75ba      	strb	r2, [r7, #22]
 80034a2:	3318      	adds	r3, #24
 80034a4:	443b      	add	r3, r7
 80034a6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034aa:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t)tilt_config[idx++]);
 80034ac:	7dbb      	ldrb	r3, [r7, #22]
 80034ae:	1c5a      	adds	r2, r3, #1
 80034b0:	75ba      	strb	r2, [r7, #22]
 80034b2:	3318      	adds	r3, #24
 80034b4:	443b      	add	r3, r7
 80034b6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034ba:	827b      	strh	r3, [r7, #18]
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 80034bc:	8a7b      	ldrh	r3, [r7, #18]
 80034be:	021b      	lsls	r3, r3, #8
 80034c0:	b21a      	sxth	r2, r3
 80034c2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	b21b      	sxth	r3, r3
 80034ca:	823b      	strh	r3, [r7, #16]

                /* Get segment size */
                config->segment_size = lsb_msb & BMI3_TILT_SEGMENT_SIZE_MASK;
 80034cc:	8a3b      	ldrh	r3, [r7, #16]
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	801a      	strh	r2, [r3, #0]

                /* Get minimum tilt angle */
                config->min_tilt_angle = (lsb_msb & BMI3_TILT_MIN_TILT_ANGLE_MASK) >> BMI3_TILT_MIN_TILT_ANGLE_POS;
 80034d6:	8a3b      	ldrh	r3, [r7, #16]
 80034d8:	0a1b      	lsrs	r3, r3, #8
 80034da:	b29a      	uxth	r2, r3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	805a      	strh	r2, [r3, #2]

                /* Get word to calculate beta accel mean */
                lsb = ((uint16_t)tilt_config[idx++]);
 80034e0:	7dbb      	ldrb	r3, [r7, #22]
 80034e2:	1c5a      	adds	r2, r3, #1
 80034e4:	75ba      	strb	r2, [r7, #22]
 80034e6:	3318      	adds	r3, #24
 80034e8:	443b      	add	r3, r7
 80034ea:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034ee:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t)tilt_config[idx++]);
 80034f0:	7dbb      	ldrb	r3, [r7, #22]
 80034f2:	1c5a      	adds	r2, r3, #1
 80034f4:	75ba      	strb	r2, [r7, #22]
 80034f6:	3318      	adds	r3, #24
 80034f8:	443b      	add	r3, r7
 80034fa:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80034fe:	827b      	strh	r3, [r7, #18]
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003500:	8a7b      	ldrh	r3, [r7, #18]
 8003502:	021b      	lsls	r3, r3, #8
 8003504:	b21a      	sxth	r2, r3
 8003506:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800350a:	4313      	orrs	r3, r2
 800350c:	b21b      	sxth	r3, r3
 800350e:	823b      	strh	r3, [r7, #16]

                /* Get beta accel mean */
                config->beta_acc_mean = lsb_msb & BMI3_TILT_BETA_ACC_MEAN_MASK;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	8a3a      	ldrh	r2, [r7, #16]
 8003514:	809a      	strh	r2, [r3, #4]
 8003516:	e001      	b.n	800351c <get_tilt_config+0xd0>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8003518:	23ff      	movs	r3, #255	@ 0xff
 800351a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800351c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3718      	adds	r7, #24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}

08003528 <set_tilt_config>:
/*!
 * @brief This internal API sets tilt configurations like segment size,
 * tilt angle, beta accel mean.
 */
static int8_t set_tilt_config(const struct bmi3_tilt_config *config, struct bmi3_dev *dev)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b088      	sub	sp, #32
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of tilt feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_TILT, 0 };
 8003532:	2321      	movs	r3, #33	@ 0x21
 8003534:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t tilt_config[4] = { 0 };
 8003536:	2300      	movs	r3, #0
 8003538:	60fb      	str	r3, [r7, #12]

    uint8_t data_array[4] = { 0 };
 800353a:	2300      	movs	r3, #0
 800353c:	60bb      	str	r3, [r7, #8]

    uint16_t min_tilt_angle, beta_acc_mean;

    uint16_t segment_size;

    if (config != NULL)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d04a      	beq.n	80035da <set_tilt_config+0xb2>
    {
        /* Set the tilt base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8003544:	f107 0110 	add.w	r1, r7, #16
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	2202      	movs	r2, #2
 800354c:	2041      	movs	r0, #65	@ 0x41
 800354e:	f7fe fc4b 	bl	8001de8 <bmi3_set_regs>
 8003552:	4603      	mov	r3, r0
 8003554:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8003556:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d13f      	bne.n	80035de <set_tilt_config+0xb6>
        {
            /* Set segment size */
            segment_size = BMI3_SET_BIT_POS0(data_array[0], BMI3_TILT_SEGMENT_SIZE, config->segment_size);
 800355e:	7a3b      	ldrb	r3, [r7, #8]
 8003560:	b21b      	sxth	r3, r3
 8003562:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003566:	b21a      	sxth	r2, r3
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	881b      	ldrh	r3, [r3, #0]
 800356c:	b21b      	sxth	r3, r3
 800356e:	b2db      	uxtb	r3, r3
 8003570:	b21b      	sxth	r3, r3
 8003572:	4313      	orrs	r3, r2
 8003574:	b21b      	sxth	r3, r3
 8003576:	83bb      	strh	r3, [r7, #28]

            min_tilt_angle1 = ((uint16_t)data_array[1] << 8);
 8003578:	7a7b      	ldrb	r3, [r7, #9]
 800357a:	021b      	lsls	r3, r3, #8
 800357c:	837b      	strh	r3, [r7, #26]

            /* Set minimum tilt angle */
            min_tilt_angle = BMI3_SET_BITS(min_tilt_angle1, BMI3_TILT_MIN_TILT_ANGLE, config->min_tilt_angle);
 800357e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003582:	b2db      	uxtb	r3, r3
 8003584:	b21a      	sxth	r2, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	885b      	ldrh	r3, [r3, #2]
 800358a:	021b      	lsls	r3, r3, #8
 800358c:	b21b      	sxth	r3, r3
 800358e:	4313      	orrs	r3, r2
 8003590:	b21b      	sxth	r3, r3
 8003592:	833b      	strh	r3, [r7, #24]

            /* Set beta accel mean for lsb 8 bits */
            beta_acc_mean1 = BMI3_SET_BIT_POS0(data_array[2], BMI3_TILT_BETA_ACC_MEAN, config->beta_acc_mean);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	889b      	ldrh	r3, [r3, #4]
 8003598:	82fb      	strh	r3, [r7, #22]

            beta_acc_mean = ((uint16_t)data_array[3] << 8);
 800359a:	7afb      	ldrb	r3, [r7, #11]
 800359c:	021b      	lsls	r3, r3, #8
 800359e:	82bb      	strh	r3, [r7, #20]

            /* Set beta accel mean for msb 8 bits */
            beta_acc_mean2 = BMI3_SET_BIT_POS0(beta_acc_mean, BMI3_TILT_BETA_ACC_MEAN, config->beta_acc_mean);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	889b      	ldrh	r3, [r3, #4]
 80035a4:	827b      	strh	r3, [r7, #18]

            tilt_config[0] = (uint8_t)segment_size;
 80035a6:	8bbb      	ldrh	r3, [r7, #28]
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	733b      	strb	r3, [r7, #12]
            tilt_config[1] = (uint8_t)(min_tilt_angle >> 8);
 80035ac:	8b3b      	ldrh	r3, [r7, #24]
 80035ae:	0a1b      	lsrs	r3, r3, #8
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	737b      	strb	r3, [r7, #13]
            tilt_config[2] = (uint8_t)(beta_acc_mean1);
 80035b6:	8afb      	ldrh	r3, [r7, #22]
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	73bb      	strb	r3, [r7, #14]
            tilt_config[3] = (uint8_t)(beta_acc_mean2 >> 8);
 80035bc:	8a7b      	ldrh	r3, [r7, #18]
 80035be:	0a1b      	lsrs	r3, r3, #8
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, tilt_config, 4, dev);
 80035c6:	f107 010c 	add.w	r1, r7, #12
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	2204      	movs	r2, #4
 80035ce:	2042      	movs	r0, #66	@ 0x42
 80035d0:	f7fe fc0a 	bl	8001de8 <bmi3_set_regs>
 80035d4:	4603      	mov	r3, r0
 80035d6:	77fb      	strb	r3, [r7, #31]
 80035d8:	e001      	b.n	80035de <set_tilt_config+0xb6>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80035da:	23ff      	movs	r3, #255	@ 0xff
 80035dc:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 80035de:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3720      	adds	r7, #32
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}

080035ea <get_orientation_config>:
/*!
 * @brief This internal API gets orientation configurations like upside enable,
 * mode, blocking, theta, hold time, slope threshold and hysteresis.
 */
static int8_t get_orientation_config(struct bmi3_orientation_config *config, struct bmi3_dev *dev)
{
 80035ea:	b580      	push	{r7, lr}
 80035ec:	b086      	sub	sp, #24
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
 80035f2:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t orient_config[4] = { 0 };
 80035f4:	2300      	movs	r3, #0
 80035f6:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of orient feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ORIENT, 0 };
 80035f8:	231c      	movs	r3, #28
 80035fa:	813b      	strh	r3, [r7, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 80035fc:	2300      	movs	r3, #0
 80035fe:	75bb      	strb	r3, [r7, #22]
    uint16_t msb;

    /* Variable to define a word */
    uint16_t lsb_msb;

    if (config != NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d073      	beq.n	80036ee <get_orientation_config+0x104>
    {
        /* Set the orient base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8003606:	f107 0108 	add.w	r1, r7, #8
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2202      	movs	r2, #2
 800360e:	2041      	movs	r0, #65	@ 0x41
 8003610:	f7fe fbea 	bl	8001de8 <bmi3_set_regs>
 8003614:	4603      	mov	r3, r0
 8003616:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8003618:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d168      	bne.n	80036f2 <get_orientation_config+0x108>
        {
            /* Get the configuration from the feature engine register where orientation feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, orient_config, 4, dev);
 8003620:	f107 010c 	add.w	r1, r7, #12
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	2204      	movs	r2, #4
 8003628:	2042      	movs	r0, #66	@ 0x42
 800362a:	f7fe fb78 	bl	8001d1e <bmi3_get_regs>
 800362e:	4603      	mov	r3, r0
 8003630:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 8003632:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d15b      	bne.n	80036f2 <get_orientation_config+0x108>
            {
                /* Get word to calculate upside down enable, mode, blocking, theta and hold time
                 * from the same word */
                lsb = (uint16_t) orient_config[idx++];
 800363a:	7dbb      	ldrb	r3, [r7, #22]
 800363c:	1c5a      	adds	r2, r3, #1
 800363e:	75ba      	strb	r2, [r7, #22]
 8003640:	3318      	adds	r3, #24
 8003642:	443b      	add	r3, r7
 8003644:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003648:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t) orient_config[idx++] << 8);
 800364a:	7dbb      	ldrb	r3, [r7, #22]
 800364c:	1c5a      	adds	r2, r3, #1
 800364e:	75ba      	strb	r2, [r7, #22]
 8003650:	3318      	adds	r3, #24
 8003652:	443b      	add	r3, r7
 8003654:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003658:	021b      	lsls	r3, r3, #8
 800365a:	827b      	strh	r3, [r7, #18]
                lsb_msb = lsb | msb;
 800365c:	8aba      	ldrh	r2, [r7, #20]
 800365e:	8a7b      	ldrh	r3, [r7, #18]
 8003660:	4313      	orrs	r3, r2
 8003662:	823b      	strh	r3, [r7, #16]

                /* Get upside enable */
                config->ud_en = lsb_msb & BMI3_ORIENT_UD_EN_MASK;
 8003664:	8a3b      	ldrh	r3, [r7, #16]
 8003666:	b2db      	uxtb	r3, r3
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	b2da      	uxtb	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	701a      	strb	r2, [r3, #0]

                /* Get mode */
                config->mode = (lsb_msb & BMI3_ORIENT_MODE_MASK) >> BMI3_ORIENT_MODE_POS;
 8003672:	8a3b      	ldrh	r3, [r7, #16]
 8003674:	105b      	asrs	r3, r3, #1
 8003676:	b2db      	uxtb	r3, r3
 8003678:	f003 0303 	and.w	r3, r3, #3
 800367c:	b2da      	uxtb	r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	705a      	strb	r2, [r3, #1]

                /* Get blocking */
                config->blocking = (lsb_msb & BMI3_ORIENT_BLOCKING_MASK) >> BMI3_ORIENT_BLOCKING_POS;
 8003682:	8a3b      	ldrh	r3, [r7, #16]
 8003684:	10db      	asrs	r3, r3, #3
 8003686:	b2db      	uxtb	r3, r3
 8003688:	f003 0303 	and.w	r3, r3, #3
 800368c:	b2da      	uxtb	r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	709a      	strb	r2, [r3, #2]

                /* Get theta */
                config->theta = (lsb_msb & BMI3_ORIENT_THETA_MASK) >> BMI3_ORIENT_THETA_POS;
 8003692:	8a3b      	ldrh	r3, [r7, #16]
 8003694:	115b      	asrs	r3, r3, #5
 8003696:	b2db      	uxtb	r3, r3
 8003698:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800369c:	b2da      	uxtb	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	70da      	strb	r2, [r3, #3]

                /* Get hold time */
                config->hold_time = (lsb_msb & BMI3_ORIENT_HOLD_TIME_MASK) >> BMI3_ORIENT_HOLD_TIME_POS;
 80036a2:	8a3b      	ldrh	r3, [r7, #16]
 80036a4:	0adb      	lsrs	r3, r3, #11
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	711a      	strb	r2, [r3, #4]

                /* Get word to calculate slope threshold and hysteresis from the same word */
                lsb = (uint16_t) orient_config[idx++];
 80036ae:	7dbb      	ldrb	r3, [r7, #22]
 80036b0:	1c5a      	adds	r2, r3, #1
 80036b2:	75ba      	strb	r2, [r7, #22]
 80036b4:	3318      	adds	r3, #24
 80036b6:	443b      	add	r3, r7
 80036b8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80036bc:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t) orient_config[idx++] << 8);
 80036be:	7dbb      	ldrb	r3, [r7, #22]
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	75ba      	strb	r2, [r7, #22]
 80036c4:	3318      	adds	r3, #24
 80036c6:	443b      	add	r3, r7
 80036c8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80036cc:	021b      	lsls	r3, r3, #8
 80036ce:	827b      	strh	r3, [r7, #18]
                lsb_msb = lsb | msb;
 80036d0:	8aba      	ldrh	r2, [r7, #20]
 80036d2:	8a7b      	ldrh	r3, [r7, #18]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	823b      	strh	r3, [r7, #16]

                /* Get slope threshold */
                config->slope_thres = lsb_msb & BMI3_ORIENT_SLOPE_THRES_MASK;
 80036d8:	8a3b      	ldrh	r3, [r7, #16]
 80036da:	b2da      	uxtb	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	719a      	strb	r2, [r3, #6]

                /* Get hysteresis */
                config->hysteresis = (lsb_msb & BMI3_ORIENT_HYST_MASK) >> BMI3_ORIENT_HYST_POS;
 80036e0:	8a3b      	ldrh	r3, [r7, #16]
 80036e2:	0a1b      	lsrs	r3, r3, #8
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	b2da      	uxtb	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	715a      	strb	r2, [r3, #5]
 80036ec:	e001      	b.n	80036f2 <get_orientation_config+0x108>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80036ee:	23ff      	movs	r3, #255	@ 0xff
 80036f0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80036f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3718      	adds	r7, #24
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <set_orientation_config>:
/*!
 * @brief This internal API sets orientation configurations like upside enable,
 * mode, blocking, theta, hold time, slope threshold and hysteresis.
 */
static int8_t set_orientation_config(const struct bmi3_orientation_config *config, struct bmi3_dev *dev)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b08a      	sub	sp, #40	@ 0x28
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
 8003706:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t orient_config[4] = { 0 };
 8003708:	2300      	movs	r3, #0
 800370a:	613b      	str	r3, [r7, #16]

    /* Array to set the base address of orient feature */
    uint8_t base_aadr[2] = { BMI3_BASE_ADDR_ORIENT, 0 };
 800370c:	231c      	movs	r3, #28
 800370e:	81bb      	strh	r3, [r7, #12]

    uint16_t ud_en, mode, blocking, theta, theta1, holdtime, slope_thres, hyst;

    if (config != NULL)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 80a3 	beq.w	800385e <set_orientation_config+0x160>
    {
        /* Set the orient base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_aadr, 2, dev);
 8003718:	f107 010c 	add.w	r1, r7, #12
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	2202      	movs	r2, #2
 8003720:	2041      	movs	r0, #65	@ 0x41
 8003722:	f7fe fb61 	bl	8001de8 <bmi3_set_regs>
 8003726:	4603      	mov	r3, r0
 8003728:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BMI3_OK)
 800372c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003730:	2b00      	cmp	r3, #0
 8003732:	f040 8097 	bne.w	8003864 <set_orientation_config+0x166>
        {
            /* Set upside down bit */
            ud_en = BMI3_SET_BIT_POS0(orient_config[0], BMI3_ORIENT_UD_EN, config->ud_en);
 8003736:	7c3b      	ldrb	r3, [r7, #16]
 8003738:	b21b      	sxth	r3, r3
 800373a:	f023 0301 	bic.w	r3, r3, #1
 800373e:	b21a      	sxth	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	b21b      	sxth	r3, r3
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	b21b      	sxth	r3, r3
 800374c:	4313      	orrs	r3, r2
 800374e:	b21b      	sxth	r3, r3
 8003750:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /* Set mode */
            mode = BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_MODE, config->mode);
 8003752:	7c3b      	ldrb	r3, [r7, #16]
 8003754:	b21b      	sxth	r3, r3
 8003756:	f023 0306 	bic.w	r3, r3, #6
 800375a:	b21a      	sxth	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	785b      	ldrb	r3, [r3, #1]
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	b21b      	sxth	r3, r3
 8003764:	f003 0306 	and.w	r3, r3, #6
 8003768:	b21b      	sxth	r3, r3
 800376a:	4313      	orrs	r3, r2
 800376c:	b21b      	sxth	r3, r3
 800376e:	847b      	strh	r3, [r7, #34]	@ 0x22

            /* Set blocking */
            blocking = BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_BLOCKING, config->blocking);
 8003770:	7c3b      	ldrb	r3, [r7, #16]
 8003772:	b21b      	sxth	r3, r3
 8003774:	f023 0318 	bic.w	r3, r3, #24
 8003778:	b21a      	sxth	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	789b      	ldrb	r3, [r3, #2]
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	b21b      	sxth	r3, r3
 8003782:	f003 0318 	and.w	r3, r3, #24
 8003786:	b21b      	sxth	r3, r3
 8003788:	4313      	orrs	r3, r2
 800378a:	b21b      	sxth	r3, r3
 800378c:	843b      	strh	r3, [r7, #32]

            /* Set theta for lsb 8 bits */
            theta1 = BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_THETA, config->theta);
 800378e:	7c3b      	ldrb	r3, [r7, #16]
 8003790:	b21b      	sxth	r3, r3
 8003792:	f423 63fc 	bic.w	r3, r3, #2016	@ 0x7e0
 8003796:	b21a      	sxth	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	78db      	ldrb	r3, [r3, #3]
 800379c:	015b      	lsls	r3, r3, #5
 800379e:	b21b      	sxth	r3, r3
 80037a0:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 80037a4:	b21b      	sxth	r3, r3
 80037a6:	4313      	orrs	r3, r2
 80037a8:	b21b      	sxth	r3, r3
 80037aa:	83fb      	strh	r3, [r7, #30]

            theta = ((uint16_t)orient_config[1] << 8);
 80037ac:	7c7b      	ldrb	r3, [r7, #17]
 80037ae:	021b      	lsls	r3, r3, #8
 80037b0:	83bb      	strh	r3, [r7, #28]

            /* Set theta for msb 8 bits */
            theta = BMI3_SET_BITS(theta, BMI3_ORIENT_THETA, config->theta);
 80037b2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80037b6:	f423 63fc 	bic.w	r3, r3, #2016	@ 0x7e0
 80037ba:	b21a      	sxth	r2, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	78db      	ldrb	r3, [r3, #3]
 80037c0:	015b      	lsls	r3, r3, #5
 80037c2:	b21b      	sxth	r3, r3
 80037c4:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 80037c8:	b21b      	sxth	r3, r3
 80037ca:	4313      	orrs	r3, r2
 80037cc:	b21b      	sxth	r3, r3
 80037ce:	83bb      	strh	r3, [r7, #28]

            /* Set hold time */
            holdtime = BMI3_SET_BITS(orient_config[1], BMI3_ORIENT_HOLD_TIME, config->hold_time);
 80037d0:	7c7b      	ldrb	r3, [r7, #17]
 80037d2:	b21a      	sxth	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	791b      	ldrb	r3, [r3, #4]
 80037d8:	02db      	lsls	r3, r3, #11
 80037da:	b21b      	sxth	r3, r3
 80037dc:	4313      	orrs	r3, r2
 80037de:	b21b      	sxth	r3, r3
 80037e0:	837b      	strh	r3, [r7, #26]

            /* Set slope threshold */
            slope_thres = BMI3_SET_BIT_POS0(orient_config[2], BMI3_ORIENT_SLOPE_THRES, config->slope_thres);
 80037e2:	7cbb      	ldrb	r3, [r7, #18]
 80037e4:	b21b      	sxth	r3, r3
 80037e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037ea:	b21a      	sxth	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	799b      	ldrb	r3, [r3, #6]
 80037f0:	b21b      	sxth	r3, r3
 80037f2:	4313      	orrs	r3, r2
 80037f4:	b21b      	sxth	r3, r3
 80037f6:	833b      	strh	r3, [r7, #24]

            /* Set hysteresis */
            hyst = BMI3_SET_BITS(orient_config[3], BMI3_ORIENT_HYST, config->hysteresis);
 80037f8:	7cfb      	ldrb	r3, [r7, #19]
 80037fa:	b21a      	sxth	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	795b      	ldrb	r3, [r3, #5]
 8003800:	021b      	lsls	r3, r3, #8
 8003802:	b21b      	sxth	r3, r3
 8003804:	4313      	orrs	r3, r2
 8003806:	b21b      	sxth	r3, r3
 8003808:	82fb      	strh	r3, [r7, #22]

            orient_config[0] = (uint8_t)(ud_en | mode | blocking | theta1);
 800380a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800380c:	b2da      	uxtb	r2, r3
 800380e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003810:	b2db      	uxtb	r3, r3
 8003812:	4313      	orrs	r3, r2
 8003814:	b2da      	uxtb	r2, r3
 8003816:	8c3b      	ldrh	r3, [r7, #32]
 8003818:	b2db      	uxtb	r3, r3
 800381a:	4313      	orrs	r3, r2
 800381c:	b2da      	uxtb	r2, r3
 800381e:	8bfb      	ldrh	r3, [r7, #30]
 8003820:	b2db      	uxtb	r3, r3
 8003822:	4313      	orrs	r3, r2
 8003824:	b2db      	uxtb	r3, r3
 8003826:	743b      	strb	r3, [r7, #16]
            orient_config[1] = (uint8_t)((theta | holdtime) >> 8);
 8003828:	8bba      	ldrh	r2, [r7, #28]
 800382a:	8b7b      	ldrh	r3, [r7, #26]
 800382c:	4313      	orrs	r3, r2
 800382e:	b29b      	uxth	r3, r3
 8003830:	0a1b      	lsrs	r3, r3, #8
 8003832:	b29b      	uxth	r3, r3
 8003834:	b2db      	uxtb	r3, r3
 8003836:	747b      	strb	r3, [r7, #17]
            orient_config[2] = (uint8_t)(slope_thres);
 8003838:	8b3b      	ldrh	r3, [r7, #24]
 800383a:	b2db      	uxtb	r3, r3
 800383c:	74bb      	strb	r3, [r7, #18]
            orient_config[3] = (uint8_t)(hyst >> 8);
 800383e:	8afb      	ldrh	r3, [r7, #22]
 8003840:	0a1b      	lsrs	r3, r3, #8
 8003842:	b29b      	uxth	r3, r3
 8003844:	b2db      	uxtb	r3, r3
 8003846:	74fb      	strb	r3, [r7, #19]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, orient_config, 4, dev);
 8003848:	f107 0110 	add.w	r1, r7, #16
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	2204      	movs	r2, #4
 8003850:	2042      	movs	r0, #66	@ 0x42
 8003852:	f7fe fac9 	bl	8001de8 <bmi3_set_regs>
 8003856:	4603      	mov	r3, r0
 8003858:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800385c:	e002      	b.n	8003864 <set_orientation_config+0x166>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800385e:	23ff      	movs	r3, #255	@ 0xff
 8003860:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8003864:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8003868:	4618      	mov	r0, r3
 800386a:	3728      	adds	r7, #40	@ 0x28
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <get_step_config>:
/*!
 * @brief This internal API gets step counter configurations like water-mark level,
 * reset counter, step counter parameters and sc_12_res.
 */
static int8_t get_step_config(struct bmi3_step_counter_config *config, struct bmi3_dev *dev)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08c      	sub	sp, #48	@ 0x30
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t step_config[24] = { 0 };
 800387a:	2300      	movs	r3, #0
 800387c:	613b      	str	r3, [r7, #16]
 800387e:	f107 0314 	add.w	r3, r7, #20
 8003882:	2200      	movs	r2, #0
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	605a      	str	r2, [r3, #4]
 8003888:	609a      	str	r2, [r3, #8]
 800388a:	60da      	str	r2, [r3, #12]
 800388c:	611a      	str	r2, [r3, #16]

    /* Array to set the base address of step counter feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_STEP_CNT, 0 };
 800388e:	2310      	movs	r3, #16
 8003890:	81bb      	strh	r3, [r7, #12]

    /* Variable to define array offset */
    uint8_t idx = 0;
 8003892:	2300      	movs	r3, #0
 8003894:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint16_t msb;

    /* Variable to define word */
    uint16_t lsb_msb;

    if (config != NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2b00      	cmp	r3, #0
 800389c:	f000 81e7 	beq.w	8003c6e <get_step_config+0x3fe>
    {
        /* Set the step counter base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 80038a0:	f107 010c 	add.w	r1, r7, #12
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	2202      	movs	r2, #2
 80038a8:	2041      	movs	r0, #65	@ 0x41
 80038aa:	f7fe fa9d 	bl	8001de8 <bmi3_set_regs>
 80038ae:	4603      	mov	r3, r0
 80038b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        if (rslt == BMI3_OK)
 80038b4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f040 81db 	bne.w	8003c74 <get_step_config+0x404>
        {
            /* Get the configuration from the feature engine register where step counter feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, step_config, 24, dev);
 80038be:	f107 0110 	add.w	r1, r7, #16
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	2218      	movs	r2, #24
 80038c6:	2042      	movs	r0, #66	@ 0x42
 80038c8:	f7fe fa29 	bl	8001d1e <bmi3_get_regs>
 80038cc:	4603      	mov	r3, r0
 80038ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            if (rslt == BMI3_OK)
 80038d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	f040 81cc 	bne.w	8003c74 <get_step_config+0x404>
            {
                /* Get word to calculate water-mark level, reset counter from the same word */
                lsb = ((uint16_t)step_config[idx++]);
 80038dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80038e0:	1c5a      	adds	r2, r3, #1
 80038e2:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80038e6:	3330      	adds	r3, #48	@ 0x30
 80038e8:	443b      	add	r3, r7
 80038ea:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80038ee:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 80038f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80038f4:	1c5a      	adds	r2, r3, #1
 80038f6:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80038fa:	3330      	adds	r3, #48	@ 0x30
 80038fc:	443b      	add	r3, r7
 80038fe:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003902:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003904:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003906:	021b      	lsls	r3, r3, #8
 8003908:	b21a      	sxth	r2, r3
 800390a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800390e:	4313      	orrs	r3, r2
 8003910:	b21b      	sxth	r3, r3
 8003912:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get water-mark level */
                config->watermark_level = lsb_msb & BMI3_STEP_WATERMARK_MASK;
 8003914:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003916:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800391a:	b29a      	uxth	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	801a      	strh	r2, [r3, #0]

                /* Get reset counter */
                config->reset_counter = (lsb_msb & BMI3_STEP_RESET_COUNTER_MASK) >> BMI3_STEP_RESET_COUNTER_POS;
 8003920:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003922:	129b      	asrs	r3, r3, #10
 8003924:	b29b      	uxth	r3, r3
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	b29a      	uxth	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	805a      	strh	r2, [r3, #2]

                /* Get word to calculate minimum distance up */
                lsb = ((uint16_t)step_config[idx++]);
 8003930:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003934:	1c5a      	adds	r2, r3, #1
 8003936:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800393a:	3330      	adds	r3, #48	@ 0x30
 800393c:	443b      	add	r3, r7
 800393e:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003942:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 8003944:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003948:	1c5a      	adds	r2, r3, #1
 800394a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800394e:	3330      	adds	r3, #48	@ 0x30
 8003950:	443b      	add	r3, r7
 8003952:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003956:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003958:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800395a:	021b      	lsls	r3, r3, #8
 800395c:	b21a      	sxth	r2, r3
 800395e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8003962:	4313      	orrs	r3, r2
 8003964:	b21b      	sxth	r3, r3
 8003966:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get minimum distance up */
                config->env_min_dist_up = (lsb_msb & BMI3_STEP_ENV_MIN_DIST_UP_MASK);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800396c:	809a      	strh	r2, [r3, #4]

                /* Get word to calculate env coefficient up */
                lsb = ((uint16_t)step_config[idx++]);
 800396e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003972:	1c5a      	adds	r2, r3, #1
 8003974:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003978:	3330      	adds	r3, #48	@ 0x30
 800397a:	443b      	add	r3, r7
 800397c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003980:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 8003982:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003986:	1c5a      	adds	r2, r3, #1
 8003988:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800398c:	3330      	adds	r3, #48	@ 0x30
 800398e:	443b      	add	r3, r7
 8003990:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003994:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003996:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003998:	021b      	lsls	r3, r3, #8
 800399a:	b21a      	sxth	r2, r3
 800399c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80039a0:	4313      	orrs	r3, r2
 80039a2:	b21b      	sxth	r3, r3
 80039a4:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get env coefficient up */
                config->env_coef_up = (lsb_msb & BMI3_STEP_ENV_COEF_UP_MASK);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80039aa:	80da      	strh	r2, [r3, #6]

                /* Get word to calculate env minimum distance down */
                lsb = ((uint16_t)step_config[idx++]);
 80039ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80039b0:	1c5a      	adds	r2, r3, #1
 80039b2:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80039b6:	3330      	adds	r3, #48	@ 0x30
 80039b8:	443b      	add	r3, r7
 80039ba:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80039be:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 80039c0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80039c4:	1c5a      	adds	r2, r3, #1
 80039c6:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80039ca:	3330      	adds	r3, #48	@ 0x30
 80039cc:	443b      	add	r3, r7
 80039ce:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80039d2:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 80039d4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80039d6:	021b      	lsls	r3, r3, #8
 80039d8:	b21a      	sxth	r2, r3
 80039da:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80039de:	4313      	orrs	r3, r2
 80039e0:	b21b      	sxth	r3, r3
 80039e2:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get env minimum distance down */
                config->env_min_dist_down = (lsb_msb & BMI3_STEP_ENV_MIN_DIST_DOWN_MASK);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80039e8:	811a      	strh	r2, [r3, #8]

                /* Get word to calculate env coefficient down */
                lsb = ((uint16_t)step_config[idx++]);
 80039ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80039ee:	1c5a      	adds	r2, r3, #1
 80039f0:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80039f4:	3330      	adds	r3, #48	@ 0x30
 80039f6:	443b      	add	r3, r7
 80039f8:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80039fc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 80039fe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003a02:	1c5a      	adds	r2, r3, #1
 8003a04:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003a08:	3330      	adds	r3, #48	@ 0x30
 8003a0a:	443b      	add	r3, r7
 8003a0c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003a10:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003a12:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003a14:	021b      	lsls	r3, r3, #8
 8003a16:	b21a      	sxth	r2, r3
 8003a18:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	b21b      	sxth	r3, r3
 8003a20:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get env coefficient down */
                config->env_coef_down = (lsb_msb & BMI3_STEP_ENV_COEF_DOWN_MASK);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003a26:	815a      	strh	r2, [r3, #10]

                /* Get word to calculate mean val decay */
                lsb = ((uint16_t)step_config[idx++]);
 8003a28:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003a2c:	1c5a      	adds	r2, r3, #1
 8003a2e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003a32:	3330      	adds	r3, #48	@ 0x30
 8003a34:	443b      	add	r3, r7
 8003a36:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003a3a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 8003a3c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003a46:	3330      	adds	r3, #48	@ 0x30
 8003a48:	443b      	add	r3, r7
 8003a4a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003a4e:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003a50:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003a52:	021b      	lsls	r3, r3, #8
 8003a54:	b21a      	sxth	r2, r3
 8003a56:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	b21b      	sxth	r3, r3
 8003a5e:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get mean val decay */
                config->mean_val_decay = (lsb_msb & BMI3_STEP_MEAN_VAL_DECAY_MASK);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003a64:	819a      	strh	r2, [r3, #12]

                /* Get word to calculate mean step duration */
                lsb = ((uint16_t)step_config[idx++]);
 8003a66:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003a6a:	1c5a      	adds	r2, r3, #1
 8003a6c:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003a70:	3330      	adds	r3, #48	@ 0x30
 8003a72:	443b      	add	r3, r7
 8003a74:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003a78:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 8003a7a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003a7e:	1c5a      	adds	r2, r3, #1
 8003a80:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003a84:	3330      	adds	r3, #48	@ 0x30
 8003a86:	443b      	add	r3, r7
 8003a88:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003a8c:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003a8e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003a90:	021b      	lsls	r3, r3, #8
 8003a92:	b21a      	sxth	r2, r3
 8003a94:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	b21b      	sxth	r3, r3
 8003a9c:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get mean step duration */
                config->mean_step_dur = (lsb_msb & BMI3_STEP_MEAN_STEP_DUR_MASK);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003aa2:	81da      	strh	r2, [r3, #14]

                /* Get word to calculate step buffer size, filter cascade enabled and step counter increment
                 * from the same word */
                lsb = ((uint16_t)step_config[idx++]);
 8003aa4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003aae:	3330      	adds	r3, #48	@ 0x30
 8003ab0:	443b      	add	r3, r7
 8003ab2:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003ab6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 8003ab8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003abc:	1c5a      	adds	r2, r3, #1
 8003abe:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003ac2:	3330      	adds	r3, #48	@ 0x30
 8003ac4:	443b      	add	r3, r7
 8003ac6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003aca:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003acc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003ace:	021b      	lsls	r3, r3, #8
 8003ad0:	b21a      	sxth	r2, r3
 8003ad2:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	b21b      	sxth	r3, r3
 8003ada:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get step buffer size */
                config->step_buffer_size = lsb_msb & BMI3_STEP_BUFFER_SIZE_MASK;
 8003adc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	821a      	strh	r2, [r3, #16]

                /* Get filter cascade enable */
                config->filter_cascade_enabled = (lsb_msb & BMI3_STEP_FILTER_CASCADE_ENABLED_MASK) >>
 8003ae8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003aea:	111b      	asrs	r3, r3, #4
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	825a      	strh	r2, [r3, #18]
                                                 BMI3_STEP_FILTER_CASCADE_ENABLED_POS;

                /* Get step counter increment */
                config->step_counter_increment = (lsb_msb & BMI3_STEP_COUNTER_INCREMENT_MASK) >>
 8003af8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003afa:	095b      	lsrs	r3, r3, #5
 8003afc:	b29a      	uxth	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	829a      	strh	r2, [r3, #20]
                                                 BMI3_STEP_COUNTER_INCREMENT_POS;

                /* Get word to calculate peak duration minimum walking and peak duration minimum running */
                lsb = ((uint16_t)step_config[idx++]);
 8003b02:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003b06:	1c5a      	adds	r2, r3, #1
 8003b08:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003b0c:	3330      	adds	r3, #48	@ 0x30
 8003b0e:	443b      	add	r3, r7
 8003b10:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003b14:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 8003b16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003b1a:	1c5a      	adds	r2, r3, #1
 8003b1c:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003b20:	3330      	adds	r3, #48	@ 0x30
 8003b22:	443b      	add	r3, r7
 8003b24:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003b28:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003b2a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003b2c:	021b      	lsls	r3, r3, #8
 8003b2e:	b21a      	sxth	r2, r3
 8003b30:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8003b34:	4313      	orrs	r3, r2
 8003b36:	b21b      	sxth	r3, r3
 8003b38:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get peak duration minimum walking */
                config->peak_duration_min_walking = lsb_msb & BMI3_STEP_PEAK_DURATION_MIN_WALKING_MASK;
 8003b3a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	82da      	strh	r2, [r3, #22]

                /* Get peak duration minimum running */
                config->peak_duration_min_running = (lsb_msb & BMI3_STEP_PEAK_DURATION_MIN_RUNNING_MASK) >>
 8003b44:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003b46:	0a1b      	lsrs	r3, r3, #8
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	831a      	strh	r2, [r3, #24]
                                                    BMI3_STEP_PEAK_DURATION_MIN_RUNNING_POS;

                /* Get word to calculate activity detection factor and activity detection threshold
                 * from the same word */
                lsb = ((uint16_t)step_config[idx++]);
 8003b4e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003b52:	1c5a      	adds	r2, r3, #1
 8003b54:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003b58:	3330      	adds	r3, #48	@ 0x30
 8003b5a:	443b      	add	r3, r7
 8003b5c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003b60:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 8003b62:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003b66:	1c5a      	adds	r2, r3, #1
 8003b68:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003b6c:	3330      	adds	r3, #48	@ 0x30
 8003b6e:	443b      	add	r3, r7
 8003b70:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003b74:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003b76:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	b21a      	sxth	r2, r3
 8003b7c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8003b80:	4313      	orrs	r3, r2
 8003b82:	b21b      	sxth	r3, r3
 8003b84:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get activity detection factor */
                config->activity_detection_factor = lsb_msb & BMI3_STEP_ACTIVITY_DETECTION_FACTOR_MASK;
 8003b86:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003b88:	f003 030f 	and.w	r3, r3, #15
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	835a      	strh	r2, [r3, #26]

                /* Get activity detection threshold */
                config->activity_detection_thres = (lsb_msb & BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD_MASK) >>
 8003b92:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003b94:	091b      	lsrs	r3, r3, #4
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	839a      	strh	r2, [r3, #28]
                                                   BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD_POS;

                /* Get word to calculate step duration max and step duration window from the same word */
                lsb = ((uint16_t)step_config[idx++]);
 8003b9c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003ba0:	1c5a      	adds	r2, r3, #1
 8003ba2:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003ba6:	3330      	adds	r3, #48	@ 0x30
 8003ba8:	443b      	add	r3, r7
 8003baa:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003bae:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 8003bb0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003bb4:	1c5a      	adds	r2, r3, #1
 8003bb6:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003bba:	3330      	adds	r3, #48	@ 0x30
 8003bbc:	443b      	add	r3, r7
 8003bbe:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003bc2:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003bc4:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003bc6:	021b      	lsls	r3, r3, #8
 8003bc8:	b21a      	sxth	r2, r3
 8003bca:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	b21b      	sxth	r3, r3
 8003bd2:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get step duration max */
                config->step_duration_max = lsb_msb & BMI3_STEP_DURATION_MAX_MASK;
 8003bd4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	83da      	strh	r2, [r3, #30]

                /* Get step duration window */
                config->step_duration_window = (lsb_msb & BMI3_STEP_DURATION_WINDOW_MASK) >>
 8003bde:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003be0:	0a1b      	lsrs	r3, r3, #8
 8003be2:	b29a      	uxth	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	841a      	strh	r2, [r3, #32]
                                               BMI3_STEP_DURATION_WINDOW_POS;

                /* Get word to calculate step duration pp enabled, duration threshold,
                 * mean crossing pp enabled, mcr threshold, sc_12_res from the same word */
                lsb = ((uint16_t)step_config[idx++]);
 8003be8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003bf2:	3330      	adds	r3, #48	@ 0x30
 8003bf4:	443b      	add	r3, r7
 8003bf6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003bfa:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 8003bfc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003c06:	3330      	adds	r3, #48	@ 0x30
 8003c08:	443b      	add	r3, r7
 8003c0a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003c0e:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003c10:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003c12:	021b      	lsls	r3, r3, #8
 8003c14:	b21a      	sxth	r2, r3
 8003c16:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	b21b      	sxth	r3, r3
 8003c1e:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get step duration pp enable */
                config->step_duration_pp_enabled = lsb_msb & BMI3_STEP_DURATION_PP_ENABLED_MASK;
 8003c20:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	845a      	strh	r2, [r3, #34]	@ 0x22

                /* Get step duration threshold */
                config->step_duration_thres = (lsb_msb & BMI3_STEP_DURATION_THRESHOLD_MASK) >>
 8003c2c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003c2e:	105b      	asrs	r3, r3, #1
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	f003 0307 	and.w	r3, r3, #7
 8003c36:	b29a      	uxth	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	849a      	strh	r2, [r3, #36]	@ 0x24
                                              BMI3_STEP_DURATION_THRESHOLD_POS;

                /* Get mean crossing pp enabled */
                config->mean_crossing_pp_enabled = (lsb_msb & BMI3_STEP_MEAN_CROSSING_PP_ENABLED_MASK) >>
 8003c3c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003c3e:	111b      	asrs	r3, r3, #4
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	84da      	strh	r2, [r3, #38]	@ 0x26
                                                   BMI3_STEP_MEAN_CROSSING_PP_ENABLED_POS;

                /* Get mcr threshold */
                config->mcr_threshold = (lsb_msb & BMI3_STEP_MCR_THRESHOLD_MASK) >> BMI3_STEP_MCR_THRESHOLD_POS;
 8003c4c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003c4e:	115b      	asrs	r3, r3, #5
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	f003 031f 	and.w	r3, r3, #31
 8003c56:	b29a      	uxth	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	851a      	strh	r2, [r3, #40]	@ 0x28

                /* Get sc_12_res selection */
                config->sc_12_res = (lsb_msb & BMI3_STEP_SC_12_RES_MASK) >> BMI3_STEP_SC_12_RES_POS;
 8003c5c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003c5e:	129b      	asrs	r3, r3, #10
 8003c60:	b29b      	uxth	r3, r3
 8003c62:	f003 0303 	and.w	r3, r3, #3
 8003c66:	b29a      	uxth	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c6c:	e002      	b.n	8003c74 <get_step_config+0x404>
            }
        }
    }
    else
    {
        rslt = BMI3_E_INVALID_SENSOR;
 8003c6e:	23fa      	movs	r3, #250	@ 0xfa
 8003c70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 8003c74:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3730      	adds	r7, #48	@ 0x30
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <set_step_config>:
/*!
 * @brief This internal API sets step counter configurations like water-mark level,
 * reset counter, step counter parameters and sc_12_res.
 */
static int8_t set_step_config(const struct bmi3_step_counter_config *config, struct bmi3_dev *dev)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b0a4      	sub	sp, #144	@ 0x90
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of step counter feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_STEP_CNT, 0 };
 8003c8a:	2310      	movs	r3, #16
 8003c8c:	873b      	strh	r3, [r7, #56]	@ 0x38

    /* Array to define the feature configuration */
    uint8_t step_config[24] = { 0 };
 8003c8e:	2300      	movs	r3, #0
 8003c90:	623b      	str	r3, [r7, #32]
 8003c92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c96:	2200      	movs	r2, #0
 8003c98:	601a      	str	r2, [r3, #0]
 8003c9a:	605a      	str	r2, [r3, #4]
 8003c9c:	609a      	str	r2, [r3, #8]
 8003c9e:	60da      	str	r2, [r3, #12]
 8003ca0:	611a      	str	r2, [r3, #16]

    uint8_t data_array[24] = { 0 };
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	f107 030c 	add.w	r3, r7, #12
 8003caa:	2200      	movs	r2, #0
 8003cac:	601a      	str	r2, [r3, #0]
 8003cae:	605a      	str	r2, [r3, #4]
 8003cb0:	609a      	str	r2, [r3, #8]
 8003cb2:	60da      	str	r2, [r3, #12]
 8003cb4:	611a      	str	r2, [r3, #16]
    uint16_t reset_counter, activity_detection_factor, step_duration_max, step_duration_window,
             step_duration_pp_enabled;

    uint16_t step_duration_threshold, mean_crossing_pp_enabled, mcr_threshold1, mcr_threshold2, sc_12_res;

    if (config != NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f000 8259 	beq.w	8004170 <set_step_config+0x4f0>
    {
        /* Set the step counter base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8003cbe:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	2202      	movs	r2, #2
 8003cc6:	2041      	movs	r0, #65	@ 0x41
 8003cc8:	f7fe f88e 	bl	8001de8 <bmi3_set_regs>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

        if (rslt == BMI3_OK)
 8003cd2:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f040 824d 	bne.w	8004176 <set_step_config+0x4f6>
        {
            /* Set water-mark for lsb 8 bits */
            watermark1 = BMI3_SET_BIT_POS0(data_array[0], BMI3_STEP_WATERMARK, config->watermark_level);
 8003cdc:	7a3b      	ldrb	r3, [r7, #8]
 8003cde:	b21a      	sxth	r2, r3
 8003ce0:	4bac      	ldr	r3, [pc, #688]	@ (8003f94 <set_step_config+0x314>)
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	b21a      	sxth	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	881b      	ldrh	r3, [r3, #0]
 8003cea:	b21b      	sxth	r3, r3
 8003cec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cf0:	b21b      	sxth	r3, r3
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	b21b      	sxth	r3, r3
 8003cf6:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c

            watermark = ((uint16_t)data_array[1] << 8);
 8003cfa:	7a7b      	ldrb	r3, [r7, #9]
 8003cfc:	021b      	lsls	r3, r3, #8
 8003cfe:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a

            /* Set water-mark for msb 8 bits */
            watermark2 = BMI3_SET_BIT_POS0(watermark, BMI3_STEP_WATERMARK, config->watermark_level);
 8003d02:	f9b7 208a 	ldrsh.w	r2, [r7, #138]	@ 0x8a
 8003d06:	4ba3      	ldr	r3, [pc, #652]	@ (8003f94 <set_step_config+0x314>)
 8003d08:	4013      	ands	r3, r2
 8003d0a:	b21a      	sxth	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	881b      	ldrh	r3, [r3, #0]
 8003d10:	b21b      	sxth	r3, r3
 8003d12:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d16:	b21b      	sxth	r3, r3
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	b21b      	sxth	r3, r3
 8003d1c:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

            reset_counter = ((uint16_t)data_array[1] << 8);
 8003d20:	7a7b      	ldrb	r3, [r7, #9]
 8003d22:	021b      	lsls	r3, r3, #8
 8003d24:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

            /* Set reset counter */
            reset_counter = BMI3_SET_BITS(reset_counter, BMI3_STEP_RESET_COUNTER, config->reset_counter);
 8003d28:	f9b7 3086 	ldrsh.w	r3, [r7, #134]	@ 0x86
 8003d2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d30:	b21a      	sxth	r2, r3
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	885b      	ldrh	r3, [r3, #2]
 8003d36:	029b      	lsls	r3, r3, #10
 8003d38:	b21b      	sxth	r3, r3
 8003d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d3e:	b21b      	sxth	r3, r3
 8003d40:	4313      	orrs	r3, r2
 8003d42:	b21b      	sxth	r3, r3
 8003d44:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

            /* Set env_min_dist_up for lsb 8 bits */
            env_min_dist_up1 = BMI3_SET_BIT_POS0(data_array[2], BMI3_STEP_ENV_MIN_DIST_UP, config->env_min_dist_up);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	889b      	ldrh	r3, [r3, #4]
 8003d4c:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

            env_min_dist_up = ((uint16_t)data_array[3] << 8);
 8003d50:	7afb      	ldrb	r3, [r7, #11]
 8003d52:	021b      	lsls	r3, r3, #8
 8003d54:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82

            /* Set env_min_dist_up for msb 8 bits */
            env_min_dist_up2 = BMI3_SET_BIT_POS0(env_min_dist_up, BMI3_STEP_ENV_MIN_DIST_UP, config->env_min_dist_up);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	889b      	ldrh	r3, [r3, #4]
 8003d5c:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80

            /* Set env_coef_up for lsb 8 bits */
            env_coef_up1 = BMI3_SET_BIT_POS0(data_array[4], BMI3_STEP_ENV_COEF_UP, config->env_coef_up);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	88db      	ldrh	r3, [r3, #6]
 8003d64:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e

            env_coef_up = ((uint16_t)data_array[5] << 8);
 8003d68:	7b7b      	ldrb	r3, [r7, #13]
 8003d6a:	021b      	lsls	r3, r3, #8
 8003d6c:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c

            /* Set env_coef_up for msb 8 bits */
            env_coef_up2 = BMI3_SET_BIT_POS0(env_coef_up, BMI3_STEP_ENV_COEF_UP, config->env_coef_up);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	88db      	ldrh	r3, [r3, #6]
 8003d74:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a

            /* Set env_min_dist_down for lsb 8 bits */
            env_min_dist_down1 =
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	891b      	ldrh	r3, [r3, #8]
 8003d7c:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
                BMI3_SET_BIT_POS0(data_array[6], BMI3_STEP_ENV_MIN_DIST_DOWN, config->env_min_dist_down);

            env_min_dist_down = ((uint16_t)data_array[7] << 8);
 8003d80:	7bfb      	ldrb	r3, [r7, #15]
 8003d82:	021b      	lsls	r3, r3, #8
 8003d84:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Set env_min_dist_down for msb 8 bits */
            env_min_dist_down2 = BMI3_SET_BIT_POS0(env_min_dist_down,
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	891b      	ldrh	r3, [r3, #8]
 8003d8c:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
                                                   BMI3_STEP_ENV_MIN_DIST_DOWN,
                                                   config->env_min_dist_down);

            /* Set env_coef_down for lsb 8 bits */
            env_coef_down1 = BMI3_SET_BIT_POS0(data_array[8], BMI3_STEP_ENV_COEF_DOWN, config->env_coef_down);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	895b      	ldrh	r3, [r3, #10]
 8003d94:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

            env_coef_down = ((uint16_t)data_array[9] << 8);
 8003d98:	7c7b      	ldrb	r3, [r7, #17]
 8003d9a:	021b      	lsls	r3, r3, #8
 8003d9c:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70

            /* Set env_coef_down for msb 8 bits */
            env_coef_down2 = BMI3_SET_BIT_POS0(env_coef_down, BMI3_STEP_ENV_COEF_DOWN, config->env_coef_down);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	895b      	ldrh	r3, [r3, #10]
 8003da4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e

            /* Set mean_val_decay for lsb 8 bits */
            mean_val_decay1 = BMI3_SET_BIT_POS0(data_array[10], BMI3_STEP_MEAN_VAL_DECAY, config->mean_val_decay);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	899b      	ldrh	r3, [r3, #12]
 8003dac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

            mean_val_decay = ((uint16_t)data_array[11] << 8);
 8003db0:	7cfb      	ldrb	r3, [r7, #19]
 8003db2:	021b      	lsls	r3, r3, #8
 8003db4:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a

            /* Set mean_val_decay for msb 8 bits */
            mean_val_decay2 = BMI3_SET_BIT_POS0(mean_val_decay, BMI3_STEP_MEAN_VAL_DECAY, config->mean_val_decay);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	899b      	ldrh	r3, [r3, #12]
 8003dbc:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68

            /* Set mean_step_dur for lsb 8 bits */
            mean_step_dur1 = BMI3_SET_BIT_POS0(data_array[12], BMI3_STEP_MEAN_STEP_DUR, config->mean_step_dur);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	89db      	ldrh	r3, [r3, #14]
 8003dc4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66

            mean_step_dur = ((uint16_t)data_array[13] << 8);
 8003dc8:	7d7b      	ldrb	r3, [r7, #21]
 8003dca:	021b      	lsls	r3, r3, #8
 8003dcc:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64

            /* Set mean_step_dur for msb 8 bits */
            mean_step_dur2 = BMI3_SET_BIT_POS0(mean_step_dur, BMI3_STEP_MEAN_STEP_DUR, config->mean_step_dur);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	89db      	ldrh	r3, [r3, #14]
 8003dd4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

            /* Set step buffer size */
            step_buffer_size = BMI3_SET_BIT_POS0(data_array[14], BMI3_STEP_BUFFER_SIZE, config->step_buffer_size);
 8003dd8:	7dbb      	ldrb	r3, [r7, #22]
 8003dda:	b21b      	sxth	r3, r3
 8003ddc:	f023 030f 	bic.w	r3, r3, #15
 8003de0:	b21a      	sxth	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	8a1b      	ldrh	r3, [r3, #16]
 8003de6:	b21b      	sxth	r3, r3
 8003de8:	f003 030f 	and.w	r3, r3, #15
 8003dec:	b21b      	sxth	r3, r3
 8003dee:	4313      	orrs	r3, r2
 8003df0:	b21b      	sxth	r3, r3
 8003df2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60

            /* Set filter cascade */
            filter_cascade_enabled = BMI3_SET_BITS(data_array[14],
 8003df6:	7dbb      	ldrb	r3, [r7, #22]
 8003df8:	b21b      	sxth	r3, r3
 8003dfa:	f023 0310 	bic.w	r3, r3, #16
 8003dfe:	b21a      	sxth	r2, r3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	8a5b      	ldrh	r3, [r3, #18]
 8003e04:	011b      	lsls	r3, r3, #4
 8003e06:	b21b      	sxth	r3, r3
 8003e08:	f003 0310 	and.w	r3, r3, #16
 8003e0c:	b21b      	sxth	r3, r3
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	b21b      	sxth	r3, r3
 8003e12:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
                                                   BMI3_STEP_FILTER_CASCADE_ENABLED,
                                                   config->filter_cascade_enabled);

            /* Set step_counter_increment for lsb 8 bits */
            step_counter_increment1 = BMI3_SET_BITS(data_array[14],
 8003e16:	7dbb      	ldrb	r3, [r7, #22]
 8003e18:	b21b      	sxth	r3, r3
 8003e1a:	f003 031f 	and.w	r3, r3, #31
 8003e1e:	b21a      	sxth	r2, r3
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	8a9b      	ldrh	r3, [r3, #20]
 8003e24:	015b      	lsls	r3, r3, #5
 8003e26:	b21b      	sxth	r3, r3
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	b21b      	sxth	r3, r3
 8003e2c:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
                                                    BMI3_STEP_COUNTER_INCREMENT,
                                                    config->step_counter_increment);

            step_counter_increment2 = ((uint16_t)data_array[15] << 8);
 8003e30:	7dfb      	ldrb	r3, [r7, #23]
 8003e32:	021b      	lsls	r3, r3, #8
 8003e34:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

            /* Set step_counter_increment for msb 8 bits */
            step_counter_increment2 = BMI3_SET_BITS(step_counter_increment2,
 8003e38:	f9b7 305a 	ldrsh.w	r3, [r7, #90]	@ 0x5a
 8003e3c:	f003 031f 	and.w	r3, r3, #31
 8003e40:	b21a      	sxth	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	8a9b      	ldrh	r3, [r3, #20]
 8003e46:	015b      	lsls	r3, r3, #5
 8003e48:	b21b      	sxth	r3, r3
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	b21b      	sxth	r3, r3
 8003e4e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
                                                    BMI3_STEP_COUNTER_INCREMENT,
                                                    config->step_counter_increment);

            /* Set peak_duration_min_walking for lsb 8 bits */
            peak_duration_min_walking = BMI3_SET_BIT_POS0(data_array[16],
 8003e52:	7e3b      	ldrb	r3, [r7, #24]
 8003e54:	b21b      	sxth	r3, r3
 8003e56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e5a:	b21a      	sxth	r2, r3
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	8adb      	ldrh	r3, [r3, #22]
 8003e60:	b21b      	sxth	r3, r3
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	b21b      	sxth	r3, r3
 8003e66:	4313      	orrs	r3, r2
 8003e68:	b21b      	sxth	r3, r3
 8003e6a:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
                                                          BMI3_STEP_PEAK_DURATION_MIN_WALKING,
                                                          config->peak_duration_min_walking);

            peak_duration_min_running = ((uint16_t)data_array[17] << 8);
 8003e6e:	7e7b      	ldrb	r3, [r7, #25]
 8003e70:	021b      	lsls	r3, r3, #8
 8003e72:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56

            /* Set peak_duration_min_walking for msb 8 bits */
            peak_duration_min_running = BMI3_SET_BITS(peak_duration_min_running,
 8003e76:	f9b7 3056 	ldrsh.w	r3, [r7, #86]	@ 0x56
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	b21a      	sxth	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	8b1b      	ldrh	r3, [r3, #24]
 8003e82:	021b      	lsls	r3, r3, #8
 8003e84:	b21b      	sxth	r3, r3
 8003e86:	4313      	orrs	r3, r2
 8003e88:	b21b      	sxth	r3, r3
 8003e8a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
                                                      BMI3_STEP_PEAK_DURATION_MIN_RUNNING,
                                                      config->peak_duration_min_running);

            /* Set activity detection fsctor */
            activity_detection_factor = BMI3_SET_BIT_POS0(data_array[18],
 8003e8e:	7ebb      	ldrb	r3, [r7, #26]
 8003e90:	b21b      	sxth	r3, r3
 8003e92:	f023 030f 	bic.w	r3, r3, #15
 8003e96:	b21a      	sxth	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	8b5b      	ldrh	r3, [r3, #26]
 8003e9c:	b21b      	sxth	r3, r3
 8003e9e:	f003 030f 	and.w	r3, r3, #15
 8003ea2:	b21b      	sxth	r3, r3
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	b21b      	sxth	r3, r3
 8003ea8:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
                                                          BMI3_STEP_ACTIVITY_DETECTION_FACTOR,
                                                          config->activity_detection_factor);

            /* Set activity_detection_threshold for lsb 8 bits */
            activity_detection_threshold1 = BMI3_SET_BITS(data_array[18],
 8003eac:	7ebb      	ldrb	r3, [r7, #26]
 8003eae:	b21b      	sxth	r3, r3
 8003eb0:	f003 030f 	and.w	r3, r3, #15
 8003eb4:	b21a      	sxth	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	8b9b      	ldrh	r3, [r3, #28]
 8003eba:	011b      	lsls	r3, r3, #4
 8003ebc:	b21b      	sxth	r3, r3
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	b21b      	sxth	r3, r3
 8003ec2:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
                                                          BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD,
                                                          config->activity_detection_thres);

            activity_detection_threshold = ((uint16_t)data_array[19] << 8);
 8003ec6:	7efb      	ldrb	r3, [r7, #27]
 8003ec8:	021b      	lsls	r3, r3, #8
 8003eca:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

            /* Set activity_detection_threshold for msb 8 bits */
            activity_detection_threshold2 = BMI3_SET_BITS(activity_detection_threshold,
 8003ece:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	@ 0x50
 8003ed2:	f003 030f 	and.w	r3, r3, #15
 8003ed6:	b21a      	sxth	r2, r3
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	8b9b      	ldrh	r3, [r3, #28]
 8003edc:	011b      	lsls	r3, r3, #4
 8003ede:	b21b      	sxth	r3, r3
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	b21b      	sxth	r3, r3
 8003ee4:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                                                          BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD,
                                                          config->activity_detection_thres);

            /* Set maximum step duration */
            step_duration_max = BMI3_SET_BIT_POS0(data_array[20], BMI3_STEP_DURATION_MAX, config->step_duration_max);
 8003ee8:	7f3b      	ldrb	r3, [r7, #28]
 8003eea:	b21b      	sxth	r3, r3
 8003eec:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003ef0:	b21a      	sxth	r2, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	8bdb      	ldrh	r3, [r3, #30]
 8003ef6:	b21b      	sxth	r3, r3
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	b21b      	sxth	r3, r3
 8003efc:	4313      	orrs	r3, r2
 8003efe:	b21b      	sxth	r3, r3
 8003f00:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

            step_duration_window = ((uint16_t)data_array[21] << 8);
 8003f04:	7f7b      	ldrb	r3, [r7, #29]
 8003f06:	021b      	lsls	r3, r3, #8
 8003f08:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

            /* Set step duration window */
            step_duration_window = BMI3_SET_BITS(step_duration_window,
 8003f0c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	b21a      	sxth	r2, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	8c1b      	ldrh	r3, [r3, #32]
 8003f18:	021b      	lsls	r3, r3, #8
 8003f1a:	b21b      	sxth	r3, r3
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	b21b      	sxth	r3, r3
 8003f20:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
                                                 BMI3_STEP_DURATION_WINDOW,
                                                 config->step_duration_window);

            step_duration_pp_enabled = BMI3_SET_BIT_POS0(data_array[22],
 8003f24:	7fbb      	ldrb	r3, [r7, #30]
 8003f26:	b21b      	sxth	r3, r3
 8003f28:	f023 0301 	bic.w	r3, r3, #1
 8003f2c:	b21a      	sxth	r2, r3
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8003f32:	b21b      	sxth	r3, r3
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	b21b      	sxth	r3, r3
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	b21b      	sxth	r3, r3
 8003f3e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
                                                         BMI3_STEP_DURATION_PP_ENABLED,
                                                         config->step_duration_pp_enabled);

            step_duration_threshold = BMI3_SET_BITS(data_array[22],
 8003f42:	7fbb      	ldrb	r3, [r7, #30]
 8003f44:	b21b      	sxth	r3, r3
 8003f46:	f023 030e 	bic.w	r3, r3, #14
 8003f4a:	b21a      	sxth	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	b21b      	sxth	r3, r3
 8003f54:	f003 030e 	and.w	r3, r3, #14
 8003f58:	b21b      	sxth	r3, r3
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	b21b      	sxth	r3, r3
 8003f5e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
                                                    BMI3_STEP_DURATION_THRESHOLD,
                                                    config->step_duration_thres);

            mean_crossing_pp_enabled = BMI3_SET_BITS(data_array[22],
 8003f62:	7fbb      	ldrb	r3, [r7, #30]
 8003f64:	b21b      	sxth	r3, r3
 8003f66:	f023 0310 	bic.w	r3, r3, #16
 8003f6a:	b21a      	sxth	r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f70:	011b      	lsls	r3, r3, #4
 8003f72:	b21b      	sxth	r3, r3
 8003f74:	f003 0310 	and.w	r3, r3, #16
 8003f78:	b21b      	sxth	r3, r3
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	b21b      	sxth	r3, r3
 8003f7e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
                                                     BMI3_STEP_MEAN_CROSSING_PP_ENABLED,
                                                     config->mean_crossing_pp_enabled);

            /* Set mcr_threshold for lsb 8 bits */
            mcr_threshold1 = BMI3_SET_BITS(data_array[22], BMI3_STEP_MCR_THRESHOLD, config->mcr_threshold);
 8003f82:	7fbb      	ldrb	r3, [r7, #30]
 8003f84:	b21b      	sxth	r3, r3
 8003f86:	f423 7378 	bic.w	r3, r3, #992	@ 0x3e0
 8003f8a:	b21a      	sxth	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f90:	015b      	lsls	r3, r3, #5
 8003f92:	e001      	b.n	8003f98 <set_step_config+0x318>
 8003f94:	fffffc00 	.word	0xfffffc00
 8003f98:	b21b      	sxth	r3, r3
 8003f9a:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
 8003f9e:	b21b      	sxth	r3, r3
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	b21b      	sxth	r3, r3
 8003fa4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

            mcr_threshold = ((uint16_t)data_array[23] << 8);
 8003fa8:	7ffb      	ldrb	r3, [r7, #31]
 8003faa:	021b      	lsls	r3, r3, #8
 8003fac:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            /* Set mcr_threshold for msb 8 bits */
            mcr_threshold2 = BMI3_SET_BITS(mcr_threshold, BMI3_STEP_MCR_THRESHOLD, config->mcr_threshold);
 8003fb0:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	@ 0x40
 8003fb4:	f423 7378 	bic.w	r3, r3, #992	@ 0x3e0
 8003fb8:	b21a      	sxth	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fbe:	015b      	lsls	r3, r3, #5
 8003fc0:	b21b      	sxth	r3, r3
 8003fc2:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
 8003fc6:	b21b      	sxth	r3, r3
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	b21b      	sxth	r3, r3
 8003fcc:	87fb      	strh	r3, [r7, #62]	@ 0x3e

            sc_12_res = ((uint16_t)data_array[23] << 8);
 8003fce:	7ffb      	ldrb	r3, [r7, #31]
 8003fd0:	021b      	lsls	r3, r3, #8
 8003fd2:	87bb      	strh	r3, [r7, #60]	@ 0x3c

            sc_12_res = BMI3_SET_BITS(sc_12_res, BMI3_STEP_SC_12_RES, config->sc_12_res);
 8003fd4:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	@ 0x3c
 8003fd8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003fdc:	b21a      	sxth	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fe2:	029b      	lsls	r3, r3, #10
 8003fe4:	b21b      	sxth	r3, r3
 8003fe6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003fea:	b21b      	sxth	r3, r3
 8003fec:	4313      	orrs	r3, r2
 8003fee:	b21b      	sxth	r3, r3
 8003ff0:	87bb      	strh	r3, [r7, #60]	@ 0x3c

            step_config[0] = (uint8_t)watermark1;
 8003ff2:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	f887 3020 	strb.w	r3, [r7, #32]
            step_config[1] = (uint8_t)((watermark2 | reset_counter) >> 8);
 8003ffc:	f8b7 2088 	ldrh.w	r2, [r7, #136]	@ 0x88
 8004000:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004004:	4313      	orrs	r3, r2
 8004006:	b29b      	uxth	r3, r3
 8004008:	0a1b      	lsrs	r3, r3, #8
 800400a:	b29b      	uxth	r3, r3
 800400c:	b2db      	uxtb	r3, r3
 800400e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            step_config[2] = (uint8_t)env_min_dist_up1;
 8004012:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004016:	b2db      	uxtb	r3, r3
 8004018:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
            step_config[3] = (uint8_t)(env_min_dist_up2 >> 8);
 800401c:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8004020:	0a1b      	lsrs	r3, r3, #8
 8004022:	b29b      	uxth	r3, r3
 8004024:	b2db      	uxtb	r3, r3
 8004026:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            step_config[4] = (uint8_t)env_coef_up1;
 800402a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800402e:	b2db      	uxtb	r3, r3
 8004030:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            step_config[5] = (uint8_t)(env_coef_up2 >> 8);
 8004034:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8004038:	0a1b      	lsrs	r3, r3, #8
 800403a:	b29b      	uxth	r3, r3
 800403c:	b2db      	uxtb	r3, r3
 800403e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            step_config[6] = (uint8_t)env_min_dist_down1;
 8004042:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8004046:	b2db      	uxtb	r3, r3
 8004048:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            step_config[7] = (uint8_t)(env_min_dist_down2 >> 8);
 800404c:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8004050:	0a1b      	lsrs	r3, r3, #8
 8004052:	b29b      	uxth	r3, r3
 8004054:	b2db      	uxtb	r3, r3
 8004056:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            step_config[8] = (uint8_t)env_coef_down1;
 800405a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800405e:	b2db      	uxtb	r3, r3
 8004060:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            step_config[9] = (uint8_t)(env_coef_down2 >> 8);
 8004064:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004068:	0a1b      	lsrs	r3, r3, #8
 800406a:	b29b      	uxth	r3, r3
 800406c:	b2db      	uxtb	r3, r3
 800406e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
            step_config[10] = (uint8_t)mean_val_decay1;
 8004072:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004076:	b2db      	uxtb	r3, r3
 8004078:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
            step_config[11] = (uint8_t)(mean_val_decay2 >> 8);
 800407c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8004080:	0a1b      	lsrs	r3, r3, #8
 8004082:	b29b      	uxth	r3, r3
 8004084:	b2db      	uxtb	r3, r3
 8004086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            step_config[12] = (uint8_t)mean_step_dur1;
 800408a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800408e:	b2db      	uxtb	r3, r3
 8004090:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            step_config[13] = (uint8_t)(mean_step_dur2 >> 8);
 8004094:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004098:	0a1b      	lsrs	r3, r3, #8
 800409a:	b29b      	uxth	r3, r3
 800409c:	b2db      	uxtb	r3, r3
 800409e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
            step_config[14] = (uint8_t)(step_buffer_size | filter_cascade_enabled | step_counter_increment1);
 80040a2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80040a6:	b2da      	uxtb	r2, r3
 80040a8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	4313      	orrs	r3, r2
 80040b0:	b2da      	uxtb	r2, r3
 80040b2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 80040b6:	b2db      	uxtb	r3, r3
 80040b8:	4313      	orrs	r3, r2
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            step_config[15] = (uint8_t)(step_counter_increment2 >> 8);
 80040c0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80040c4:	0a1b      	lsrs	r3, r3, #8
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            step_config[16] = (uint8_t)peak_duration_min_walking;
 80040ce:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
            step_config[17] = (uint8_t)(peak_duration_min_running >> 8);
 80040d8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80040dc:	0a1b      	lsrs	r3, r3, #8
 80040de:	b29b      	uxth	r3, r3
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
            step_config[18] = (uint8_t)(activity_detection_factor | activity_detection_threshold1);
 80040e6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80040ea:	b2da      	uxtb	r2, r3
 80040ec:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	4313      	orrs	r3, r2
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
            step_config[19] = (uint8_t)(activity_detection_threshold2 >> 8);
 80040fa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80040fe:	0a1b      	lsrs	r3, r3, #8
 8004100:	b29b      	uxth	r3, r3
 8004102:	b2db      	uxtb	r3, r3
 8004104:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            step_config[20] = (uint8_t)step_duration_max;
 8004108:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800410c:	b2db      	uxtb	r3, r3
 800410e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            step_config[21] = (uint8_t)(step_duration_window >> 8);
 8004112:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004116:	0a1b      	lsrs	r3, r3, #8
 8004118:	b29b      	uxth	r3, r3
 800411a:	b2db      	uxtb	r3, r3
 800411c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            step_config[22] =
                (uint8_t)(step_duration_pp_enabled | step_duration_threshold | mean_crossing_pp_enabled |
 8004120:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8004124:	b2da      	uxtb	r2, r3
 8004126:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800412a:	b2db      	uxtb	r3, r3
 800412c:	4313      	orrs	r3, r2
 800412e:	b2da      	uxtb	r2, r3
 8004130:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004134:	b2db      	uxtb	r3, r3
 8004136:	4313      	orrs	r3, r2
 8004138:	b2da      	uxtb	r2, r3
 800413a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800413e:	b2db      	uxtb	r3, r3
 8004140:	4313      	orrs	r3, r2
 8004142:	b2db      	uxtb	r3, r3
            step_config[22] =
 8004144:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
                          mcr_threshold1);
            step_config[23] = (uint8_t)((mcr_threshold2 | sc_12_res) >> 8);
 8004148:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800414a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800414c:	4313      	orrs	r3, r2
 800414e:	b29b      	uxth	r3, r3
 8004150:	0a1b      	lsrs	r3, r3, #8
 8004152:	b29b      	uxth	r3, r3
 8004154:	b2db      	uxtb	r3, r3
 8004156:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

            /* Set the configuration back to feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, step_config, 24, dev);
 800415a:	f107 0120 	add.w	r1, r7, #32
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	2218      	movs	r2, #24
 8004162:	2042      	movs	r0, #66	@ 0x42
 8004164:	f7fd fe40 	bl	8001de8 <bmi3_set_regs>
 8004168:	4603      	mov	r3, r0
 800416a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800416e:	e002      	b.n	8004176 <set_step_config+0x4f6>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8004170:	23ff      	movs	r3, #255	@ 0xff
 8004172:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    }

    return rslt;
 8004176:	f997 308f 	ldrsb.w	r3, [r7, #143]	@ 0x8f
}
 800417a:	4618      	mov	r0, r3
 800417c:	3790      	adds	r7, #144	@ 0x90
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop

08004184 <get_tap_config>:
 * @brief This internal API gets tap configurations like axes select, wait for time out, mode,
 * max peaks for tap, duration, tap peak threshold, max gest duration, max dur bw peaks,
 * shock settling duration.
 */
static int8_t get_tap_config(struct bmi3_tap_detector_config *config, struct bmi3_dev *dev)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b088      	sub	sp, #32
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t tap_config[6] = { 0 };
 800418e:	2300      	movs	r3, #0
 8004190:	613b      	str	r3, [r7, #16]
 8004192:	2300      	movs	r3, #0
 8004194:	82bb      	strh	r3, [r7, #20]

    /* Array to set the base address of tap feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_TAP, 0 };
 8004196:	231e      	movs	r3, #30
 8004198:	81bb      	strh	r3, [r7, #12]

    /* Variable to define array offset */
    uint8_t idx = 0;
 800419a:	2300      	movs	r3, #0
 800419c:	77bb      	strb	r3, [r7, #30]
    uint16_t msb;

    /* Variable to define a word */
    uint16_t lsb_msb;

    if (config != NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f000 80a4 	beq.w	80042ee <get_tap_config+0x16a>
    {
        /* Set the tap base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 80041a6:	f107 010c 	add.w	r1, r7, #12
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	2202      	movs	r2, #2
 80041ae:	2041      	movs	r0, #65	@ 0x41
 80041b0:	f7fd fe1a 	bl	8001de8 <bmi3_set_regs>
 80041b4:	4603      	mov	r3, r0
 80041b6:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 80041b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f040 8098 	bne.w	80042f2 <get_tap_config+0x16e>
        {
            /* Get the configuration from the feature engine register where tap feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, tap_config, 6, dev);
 80041c2:	f107 0110 	add.w	r1, r7, #16
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	2206      	movs	r2, #6
 80041ca:	2042      	movs	r0, #66	@ 0x42
 80041cc:	f7fd fda7 	bl	8001d1e <bmi3_get_regs>
 80041d0:	4603      	mov	r3, r0
 80041d2:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMI3_OK)
 80041d4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f040 808a 	bne.w	80042f2 <get_tap_config+0x16e>
            {
                /* Get word to calculate axis select, wait for time out, max peaks for tap and mode
                 * from the same word */
                lsb = (uint16_t) tap_config[idx++];
 80041de:	7fbb      	ldrb	r3, [r7, #30]
 80041e0:	1c5a      	adds	r2, r3, #1
 80041e2:	77ba      	strb	r2, [r7, #30]
 80041e4:	3320      	adds	r3, #32
 80041e6:	443b      	add	r3, r7
 80041e8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80041ec:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) tap_config[idx++] << 8);
 80041ee:	7fbb      	ldrb	r3, [r7, #30]
 80041f0:	1c5a      	adds	r2, r3, #1
 80041f2:	77ba      	strb	r2, [r7, #30]
 80041f4:	3320      	adds	r3, #32
 80041f6:	443b      	add	r3, r7
 80041f8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80041fc:	021b      	lsls	r3, r3, #8
 80041fe:	837b      	strh	r3, [r7, #26]
                lsb_msb = lsb | msb;
 8004200:	8bba      	ldrh	r2, [r7, #28]
 8004202:	8b7b      	ldrh	r3, [r7, #26]
 8004204:	4313      	orrs	r3, r2
 8004206:	833b      	strh	r3, [r7, #24]

                /* Get axis selection */
                config->axis_sel = lsb_msb & BMI3_TAP_AXIS_SEL_MASK;
 8004208:	8b3b      	ldrh	r3, [r7, #24]
 800420a:	b2db      	uxtb	r3, r3
 800420c:	f003 0303 	and.w	r3, r3, #3
 8004210:	b2da      	uxtb	r2, r3
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	701a      	strb	r2, [r3, #0]

                /* Get wait for time out */
                config->wait_for_timeout = (lsb_msb & BMI3_TAP_WAIT_FR_TIME_OUT_MASK) >> BMI3_TAP_WAIT_FR_TIME_OUT_POS;
 8004216:	8b3b      	ldrh	r3, [r7, #24]
 8004218:	109b      	asrs	r3, r3, #2
 800421a:	b2db      	uxtb	r3, r3
 800421c:	f003 0301 	and.w	r3, r3, #1
 8004220:	b2da      	uxtb	r2, r3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	705a      	strb	r2, [r3, #1]

                /* Get max peaks for tap */
                config->max_peaks_for_tap = (lsb_msb & BMI3_TAP_MAX_PEAKS_MASK) >> BMI3_TAP_MAX_PEAKS_POS;
 8004226:	8b3b      	ldrh	r3, [r7, #24]
 8004228:	10db      	asrs	r3, r3, #3
 800422a:	b2db      	uxtb	r3, r3
 800422c:	f003 0307 	and.w	r3, r3, #7
 8004230:	b2da      	uxtb	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	709a      	strb	r2, [r3, #2]

                /* Get mode */
                config->mode = (lsb_msb & BMI3_TAP_MODE_MASK) >> BMI3_TAP_MODE_POS;
 8004236:	8b3b      	ldrh	r3, [r7, #24]
 8004238:	119b      	asrs	r3, r3, #6
 800423a:	b2db      	uxtb	r3, r3
 800423c:	f003 0303 	and.w	r3, r3, #3
 8004240:	b2da      	uxtb	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	70da      	strb	r2, [r3, #3]

                /* Get word to calculate threshold, output configuration from the same word */
                lsb = (uint16_t) tap_config[idx++];
 8004246:	7fbb      	ldrb	r3, [r7, #30]
 8004248:	1c5a      	adds	r2, r3, #1
 800424a:	77ba      	strb	r2, [r7, #30]
 800424c:	3320      	adds	r3, #32
 800424e:	443b      	add	r3, r7
 8004250:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004254:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) tap_config[idx++] << 8);
 8004256:	7fbb      	ldrb	r3, [r7, #30]
 8004258:	1c5a      	adds	r2, r3, #1
 800425a:	77ba      	strb	r2, [r7, #30]
 800425c:	3320      	adds	r3, #32
 800425e:	443b      	add	r3, r7
 8004260:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004264:	021b      	lsls	r3, r3, #8
 8004266:	837b      	strh	r3, [r7, #26]
                lsb_msb = lsb | msb;
 8004268:	8bba      	ldrh	r2, [r7, #28]
 800426a:	8b7b      	ldrh	r3, [r7, #26]
 800426c:	4313      	orrs	r3, r2
 800426e:	833b      	strh	r3, [r7, #24]

                /* Get tap peak threshold */
                config->tap_peak_thres = lsb_msb & BMI3_TAP_PEAK_THRES_MASK;
 8004270:	8b3b      	ldrh	r3, [r7, #24]
 8004272:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004276:	b29a      	uxth	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	809a      	strh	r2, [r3, #4]

                /* Get max gesture duration */
                config->max_gest_dur = (lsb_msb & BMI3_TAP_MAX_GEST_DUR_MASK) >> BMI3_TAP_MAX_GEST_DUR_POS;
 800427c:	8b3b      	ldrh	r3, [r7, #24]
 800427e:	0a9b      	lsrs	r3, r3, #10
 8004280:	b29b      	uxth	r3, r3
 8004282:	b2da      	uxtb	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	719a      	strb	r2, [r3, #6]

                /* Get word to calculate max_dur_between_peaks, tap_shock_settling_dur, min_quite_dur_between_taps
                 *  and quite_time_after_gest from the same word */
                lsb = (uint16_t) tap_config[idx++];
 8004288:	7fbb      	ldrb	r3, [r7, #30]
 800428a:	1c5a      	adds	r2, r3, #1
 800428c:	77ba      	strb	r2, [r7, #30]
 800428e:	3320      	adds	r3, #32
 8004290:	443b      	add	r3, r7
 8004292:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004296:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) tap_config[idx++] << 8);
 8004298:	7fbb      	ldrb	r3, [r7, #30]
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	77ba      	strb	r2, [r7, #30]
 800429e:	3320      	adds	r3, #32
 80042a0:	443b      	add	r3, r7
 80042a2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80042a6:	021b      	lsls	r3, r3, #8
 80042a8:	837b      	strh	r3, [r7, #26]
                lsb_msb = lsb | msb;
 80042aa:	8bba      	ldrh	r2, [r7, #28]
 80042ac:	8b7b      	ldrh	r3, [r7, #26]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	833b      	strh	r3, [r7, #24]

                /* Get maximum duration between peaks */
                config->max_dur_between_peaks = lsb_msb & BMI3_TAP_MAX_DUR_BW_PEAKS_MASK;
 80042b2:	8b3b      	ldrh	r3, [r7, #24]
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	f003 030f 	and.w	r3, r3, #15
 80042ba:	b2da      	uxtb	r2, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	71da      	strb	r2, [r3, #7]

                /* Get tap shock settling duration */
                config->tap_shock_settling_dur = (lsb_msb & BMI3_TAP_SHOCK_SETT_DUR_MASK) >>
 80042c0:	8b3b      	ldrh	r3, [r7, #24]
 80042c2:	111b      	asrs	r3, r3, #4
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	f003 030f 	and.w	r3, r3, #15
 80042ca:	b2da      	uxtb	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	721a      	strb	r2, [r3, #8]
                                                 BMI3_TAP_SHOCK_SETT_DUR_POS;

                /* Get minimum quite duration between taps */
                config->min_quite_dur_between_taps = (lsb_msb & BMI3_TAP_MIN_QUITE_DUR_BW_TAPS_MASK) >>
 80042d0:	8b3b      	ldrh	r3, [r7, #24]
 80042d2:	121b      	asrs	r3, r3, #8
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	f003 030f 	and.w	r3, r3, #15
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	725a      	strb	r2, [r3, #9]
                                                     BMI3_TAP_MIN_QUITE_DUR_BW_TAPS_POS;

                /* Get quite time after gesture */
                config->quite_time_after_gest = (lsb_msb & BMI3_TAP_QUITE_TIME_AFTR_GEST_MASK) >>
 80042e0:	8b3b      	ldrh	r3, [r7, #24]
 80042e2:	0b1b      	lsrs	r3, r3, #12
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	b2da      	uxtb	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	729a      	strb	r2, [r3, #10]
 80042ec:	e001      	b.n	80042f2 <get_tap_config+0x16e>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80042ee:	23ff      	movs	r3, #255	@ 0xff
 80042f0:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 80042f2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3720      	adds	r7, #32
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
	...

08004300 <set_tap_config>:
 * @brief This internal API sets tap configurations like axes select, wait for time out, mode,
 * max peaks for tap, duration, tap peak threshold, max gest duration, max dur bw peaks,
 * shock settling duration.
 */
static int8_t set_tap_config(const struct bmi3_tap_detector_config *config, struct bmi3_dev *dev)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b08c      	sub	sp, #48	@ 0x30
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t tap_config[6] = { 0 };
 800430a:	2300      	movs	r3, #0
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	2300      	movs	r3, #0
 8004310:	82bb      	strh	r3, [r7, #20]

    /* Array to set the base address of tap feature */
    uint8_t base_aadr[2] = { BMI3_BASE_ADDR_TAP, 0 };
 8004312:	231e      	movs	r3, #30
 8004314:	81bb      	strh	r3, [r7, #12]

    uint16_t axis_sel, wait_fr_time_out, max_peaks_for_tap, mode;
    uint16_t tap_peak_thres, tap_peak_thres1, tap_peak_thres2, max_gest_dur;
    uint16_t max_dur_between_peaks, tap_shock_setting_dur, min_quite_dur_between_taps, quite_time_after_gest;

    if (config != NULL)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2b00      	cmp	r3, #0
 800431a:	f000 80e8 	beq.w	80044ee <set_tap_config+0x1ee>
    {
        /* Set the tap base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_aadr, 2, dev);
 800431e:	f107 010c 	add.w	r1, r7, #12
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	2202      	movs	r2, #2
 8004326:	2041      	movs	r0, #65	@ 0x41
 8004328:	f7fd fd5e 	bl	8001de8 <bmi3_set_regs>
 800432c:	4603      	mov	r3, r0
 800432e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        if (rslt == BMI3_OK)
 8004332:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8004336:	2b00      	cmp	r3, #0
 8004338:	f040 80dc 	bne.w	80044f4 <set_tap_config+0x1f4>
        {
            /* Set axis_sel */
            axis_sel = BMI3_SET_BIT_POS0(tap_config[0], BMI3_TAP_AXIS_SEL, config->axis_sel);
 800433c:	7c3b      	ldrb	r3, [r7, #16]
 800433e:	b21b      	sxth	r3, r3
 8004340:	f023 0303 	bic.w	r3, r3, #3
 8004344:	b21a      	sxth	r2, r3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	b21b      	sxth	r3, r3
 800434c:	f003 0303 	and.w	r3, r3, #3
 8004350:	b21b      	sxth	r3, r3
 8004352:	4313      	orrs	r3, r2
 8004354:	b21b      	sxth	r3, r3
 8004356:	85bb      	strh	r3, [r7, #44]	@ 0x2c

            /* Set wait for time out */
            wait_fr_time_out = BMI3_SET_BITS(tap_config[0], BMI3_TAP_WAIT_FR_TIME_OUT, config->wait_for_timeout);
 8004358:	7c3b      	ldrb	r3, [r7, #16]
 800435a:	b21b      	sxth	r3, r3
 800435c:	f023 0304 	bic.w	r3, r3, #4
 8004360:	b21a      	sxth	r2, r3
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	785b      	ldrb	r3, [r3, #1]
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	b21b      	sxth	r3, r3
 800436a:	f003 0304 	and.w	r3, r3, #4
 800436e:	b21b      	sxth	r3, r3
 8004370:	4313      	orrs	r3, r2
 8004372:	b21b      	sxth	r3, r3
 8004374:	857b      	strh	r3, [r7, #42]	@ 0x2a

            /* Set maximum peaks for tap */
            max_peaks_for_tap = BMI3_SET_BITS(tap_config[0], BMI3_TAP_MAX_PEAKS, config->max_peaks_for_tap);
 8004376:	7c3b      	ldrb	r3, [r7, #16]
 8004378:	b21b      	sxth	r3, r3
 800437a:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 800437e:	b21a      	sxth	r2, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	789b      	ldrb	r3, [r3, #2]
 8004384:	00db      	lsls	r3, r3, #3
 8004386:	b21b      	sxth	r3, r3
 8004388:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800438c:	b21b      	sxth	r3, r3
 800438e:	4313      	orrs	r3, r2
 8004390:	b21b      	sxth	r3, r3
 8004392:	853b      	strh	r3, [r7, #40]	@ 0x28

            /* Set mode */
            mode = BMI3_SET_BITS(tap_config[0], BMI3_TAP_MODE, config->mode);
 8004394:	7c3b      	ldrb	r3, [r7, #16]
 8004396:	b21b      	sxth	r3, r3
 8004398:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800439c:	b21a      	sxth	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	78db      	ldrb	r3, [r3, #3]
 80043a2:	019b      	lsls	r3, r3, #6
 80043a4:	b21b      	sxth	r3, r3
 80043a6:	b2db      	uxtb	r3, r3
 80043a8:	b21b      	sxth	r3, r3
 80043aa:	4313      	orrs	r3, r2
 80043ac:	b21b      	sxth	r3, r3
 80043ae:	84fb      	strh	r3, [r7, #38]	@ 0x26

            /* Set peak threshold first byte in word */
            tap_peak_thres = BMI3_SET_BIT_POS0(tap_config[2], BMI3_TAP_PEAK_THRES, config->tap_peak_thres);
 80043b0:	7cbb      	ldrb	r3, [r7, #18]
 80043b2:	b21a      	sxth	r2, r3
 80043b4:	4b52      	ldr	r3, [pc, #328]	@ (8004500 <set_tap_config+0x200>)
 80043b6:	4013      	ands	r3, r2
 80043b8:	b21a      	sxth	r2, r3
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	889b      	ldrh	r3, [r3, #4]
 80043be:	b21b      	sxth	r3, r3
 80043c0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043c4:	b21b      	sxth	r3, r3
 80043c6:	4313      	orrs	r3, r2
 80043c8:	b21b      	sxth	r3, r3
 80043ca:	84bb      	strh	r3, [r7, #36]	@ 0x24

            /* Left shift by 8 times so that we can set rest of the values of tap peak threshold conf in word */
            tap_peak_thres1 = ((uint16_t)tap_config[3] << 8);
 80043cc:	7cfb      	ldrb	r3, [r7, #19]
 80043ce:	021b      	lsls	r3, r3, #8
 80043d0:	847b      	strh	r3, [r7, #34]	@ 0x22

            /* Set peak threshold second byte in word */
            tap_peak_thres2 = BMI3_SET_BIT_POS0(tap_peak_thres1, BMI3_TAP_PEAK_THRES, config->tap_peak_thres);
 80043d2:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 80043d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004500 <set_tap_config+0x200>)
 80043d8:	4013      	ands	r3, r2
 80043da:	b21a      	sxth	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	889b      	ldrh	r3, [r3, #4]
 80043e0:	b21b      	sxth	r3, r3
 80043e2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043e6:	b21b      	sxth	r3, r3
 80043e8:	4313      	orrs	r3, r2
 80043ea:	b21b      	sxth	r3, r3
 80043ec:	843b      	strh	r3, [r7, #32]

            max_gest_dur = ((uint16_t)tap_config[3] << 8);
 80043ee:	7cfb      	ldrb	r3, [r7, #19]
 80043f0:	021b      	lsls	r3, r3, #8
 80043f2:	83fb      	strh	r3, [r7, #30]

            /* Set max gesture duration */
            max_gest_dur = BMI3_SET_BITS(max_gest_dur, BMI3_TAP_MAX_GEST_DUR, config->max_gest_dur);
 80043f4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80043f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043fc:	b21a      	sxth	r2, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	799b      	ldrb	r3, [r3, #6]
 8004402:	029b      	lsls	r3, r3, #10
 8004404:	b21b      	sxth	r3, r3
 8004406:	4313      	orrs	r3, r2
 8004408:	b21b      	sxth	r3, r3
 800440a:	83fb      	strh	r3, [r7, #30]

            /* Set max duration between peaks */
            max_dur_between_peaks = BMI3_SET_BIT_POS0(tap_config[4],
 800440c:	7d3b      	ldrb	r3, [r7, #20]
 800440e:	b21b      	sxth	r3, r3
 8004410:	f023 030f 	bic.w	r3, r3, #15
 8004414:	b21a      	sxth	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	79db      	ldrb	r3, [r3, #7]
 800441a:	b21b      	sxth	r3, r3
 800441c:	f003 030f 	and.w	r3, r3, #15
 8004420:	b21b      	sxth	r3, r3
 8004422:	4313      	orrs	r3, r2
 8004424:	b21b      	sxth	r3, r3
 8004426:	83bb      	strh	r3, [r7, #28]
                                                      BMI3_TAP_MAX_DUR_BW_PEAKS,
                                                      config->max_dur_between_peaks);

            /* Set shock settling duration */
            tap_shock_setting_dur =
                BMI3_SET_BITS(tap_config[4], BMI3_TAP_SHOCK_SETT_DUR, config->tap_shock_settling_dur);
 8004428:	7d3b      	ldrb	r3, [r7, #20]
 800442a:	b21b      	sxth	r3, r3
 800442c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004430:	b21a      	sxth	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	7a1b      	ldrb	r3, [r3, #8]
 8004436:	011b      	lsls	r3, r3, #4
 8004438:	b21b      	sxth	r3, r3
 800443a:	b2db      	uxtb	r3, r3
 800443c:	b21b      	sxth	r3, r3
 800443e:	4313      	orrs	r3, r2
 8004440:	b21b      	sxth	r3, r3
            tap_shock_setting_dur =
 8004442:	837b      	strh	r3, [r7, #26]

            min_quite_dur_between_taps = ((uint16_t)tap_config[5] << 8);
 8004444:	7d7b      	ldrb	r3, [r7, #21]
 8004446:	021b      	lsls	r3, r3, #8
 8004448:	833b      	strh	r3, [r7, #24]

            /* Set quite duration between taps */
            min_quite_dur_between_taps = BMI3_SET_BITS(min_quite_dur_between_taps,
 800444a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800444e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004452:	b21a      	sxth	r2, r3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	7a5b      	ldrb	r3, [r3, #9]
 8004458:	021b      	lsls	r3, r3, #8
 800445a:	b21b      	sxth	r3, r3
 800445c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004460:	b21b      	sxth	r3, r3
 8004462:	4313      	orrs	r3, r2
 8004464:	b21b      	sxth	r3, r3
 8004466:	833b      	strh	r3, [r7, #24]
                                                       BMI3_TAP_MIN_QUITE_DUR_BW_TAPS,
                                                       config->min_quite_dur_between_taps);

            quite_time_after_gest = ((uint16_t)tap_config[5] << 8);
 8004468:	7d7b      	ldrb	r3, [r7, #21]
 800446a:	021b      	lsls	r3, r3, #8
 800446c:	82fb      	strh	r3, [r7, #22]

            /* Set quite time after gesture */
            quite_time_after_gest = BMI3_SET_BITS(quite_time_after_gest,
 800446e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004472:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004476:	b21a      	sxth	r2, r3
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	7a9b      	ldrb	r3, [r3, #10]
 800447c:	031b      	lsls	r3, r3, #12
 800447e:	b21b      	sxth	r3, r3
 8004480:	4313      	orrs	r3, r2
 8004482:	b21b      	sxth	r3, r3
 8004484:	82fb      	strh	r3, [r7, #22]
                                                  BMI3_TAP_QUITE_TIME_AFTR_GEST,
                                                  config->quite_time_after_gest);

            /* Copy all the configurations back to the tap configuration array */
            tap_config[0] = (uint8_t)(axis_sel | wait_fr_time_out | max_peaks_for_tap | mode);
 8004486:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004488:	b2da      	uxtb	r2, r3
 800448a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800448c:	b2db      	uxtb	r3, r3
 800448e:	4313      	orrs	r3, r2
 8004490:	b2da      	uxtb	r2, r3
 8004492:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004494:	b2db      	uxtb	r3, r3
 8004496:	4313      	orrs	r3, r2
 8004498:	b2da      	uxtb	r2, r3
 800449a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800449c:	b2db      	uxtb	r3, r3
 800449e:	4313      	orrs	r3, r2
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	743b      	strb	r3, [r7, #16]
            tap_config[2] = (uint8_t)(tap_peak_thres);
 80044a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	74bb      	strb	r3, [r7, #18]
            tap_config[3] = (uint8_t)((tap_peak_thres2 | max_gest_dur) >> 8);
 80044aa:	8c3a      	ldrh	r2, [r7, #32]
 80044ac:	8bfb      	ldrh	r3, [r7, #30]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	0a1b      	lsrs	r3, r3, #8
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	74fb      	strb	r3, [r7, #19]
            tap_config[4] = (uint8_t)(max_dur_between_peaks | tap_shock_setting_dur);
 80044ba:	8bbb      	ldrh	r3, [r7, #28]
 80044bc:	b2da      	uxtb	r2, r3
 80044be:	8b7b      	ldrh	r3, [r7, #26]
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	4313      	orrs	r3, r2
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	753b      	strb	r3, [r7, #20]
            tap_config[5] = (uint8_t)((min_quite_dur_between_taps | quite_time_after_gest) >> 8);
 80044c8:	8b3a      	ldrh	r2, [r7, #24]
 80044ca:	8afb      	ldrh	r3, [r7, #22]
 80044cc:	4313      	orrs	r3, r2
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	0a1b      	lsrs	r3, r3, #8
 80044d2:	b29b      	uxth	r3, r3
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	757b      	strb	r3, [r7, #21]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, tap_config, 6, dev);
 80044d8:	f107 0110 	add.w	r1, r7, #16
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	2206      	movs	r2, #6
 80044e0:	2042      	movs	r0, #66	@ 0x42
 80044e2:	f7fd fc81 	bl	8001de8 <bmi3_set_regs>
 80044e6:	4603      	mov	r3, r0
 80044e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80044ec:	e002      	b.n	80044f4 <set_tap_config+0x1f4>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80044ee:	23ff      	movs	r3, #255	@ 0xff
 80044f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 80044f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3730      	adds	r7, #48	@ 0x30
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	fffffc00 	.word	0xfffffc00

08004504 <set_alternate_accel_config>:
/*!
 * @brief This internal API sets alternate accelerometer configurations like ODR,
 * accel mode and average number of samples.
 */
static int8_t set_alternate_accel_config(const struct bmi3_alt_accel_config *config, struct bmi3_dev *dev)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 800450e:	2300      	movs	r3, #0
 8004510:	81bb      	strh	r3, [r7, #12]

    uint16_t alt_acc_odr, alt_acc_avg_num, alt_acc_mode;

    if (config != NULL)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d03a      	beq.n	800458e <set_alternate_accel_config+0x8a>
    {
        /* Set alternate accelerometer ODR */
        alt_acc_odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ALT_ACC_ODR, config->alt_acc_odr);
 8004518:	7b3b      	ldrb	r3, [r7, #12]
 800451a:	b21b      	sxth	r3, r3
 800451c:	f023 030f 	bic.w	r3, r3, #15
 8004520:	b21a      	sxth	r2, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	b21b      	sxth	r3, r3
 8004528:	f003 030f 	and.w	r3, r3, #15
 800452c:	b21b      	sxth	r3, r3
 800452e:	4313      	orrs	r3, r2
 8004530:	b21b      	sxth	r3, r3
 8004532:	82bb      	strh	r3, [r7, #20]

        /* Set alternate accelerometer average number of samples */
        alt_acc_avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ALT_ACC_AVG_NUM, config->alt_acc_avg_num);
 8004534:	7b7b      	ldrb	r3, [r7, #13]
 8004536:	b21a      	sxth	r2, r3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	789b      	ldrb	r3, [r3, #2]
 800453c:	021b      	lsls	r3, r3, #8
 800453e:	b21b      	sxth	r3, r3
 8004540:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004544:	b21b      	sxth	r3, r3
 8004546:	4313      	orrs	r3, r2
 8004548:	b21b      	sxth	r3, r3
 800454a:	827b      	strh	r3, [r7, #18]

        /* Set alternate accelerometer mode */
        alt_acc_mode = BMI3_SET_BITS(reg_data[1], BMI3_ALT_ACC_MODE, config->alt_acc_mode);
 800454c:	7b7b      	ldrb	r3, [r7, #13]
 800454e:	b21a      	sxth	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	785b      	ldrb	r3, [r3, #1]
 8004554:	031b      	lsls	r3, r3, #12
 8004556:	b21b      	sxth	r3, r3
 8004558:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800455c:	b21b      	sxth	r3, r3
 800455e:	4313      	orrs	r3, r2
 8004560:	b21b      	sxth	r3, r3
 8004562:	823b      	strh	r3, [r7, #16]

        reg_data[0] = (uint8_t)(alt_acc_odr);
 8004564:	8abb      	ldrh	r3, [r7, #20]
 8004566:	b2db      	uxtb	r3, r3
 8004568:	733b      	strb	r3, [r7, #12]
        reg_data[1] = (uint8_t)((alt_acc_avg_num | alt_acc_mode) >> 8);
 800456a:	8a7a      	ldrh	r2, [r7, #18]
 800456c:	8a3b      	ldrh	r3, [r7, #16]
 800456e:	4313      	orrs	r3, r2
 8004570:	b29b      	uxth	r3, r3
 8004572:	0a1b      	lsrs	r3, r3, #8
 8004574:	b29b      	uxth	r3, r3
 8004576:	b2db      	uxtb	r3, r3
 8004578:	737b      	strb	r3, [r7, #13]

        /* Set configurations of alternate accel */
        rslt = bmi3_set_regs(BMI3_REG_ALT_ACC_CONF, reg_data, 2, dev);
 800457a:	f107 010c 	add.w	r1, r7, #12
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	2202      	movs	r2, #2
 8004582:	2028      	movs	r0, #40	@ 0x28
 8004584:	f7fd fc30 	bl	8001de8 <bmi3_set_regs>
 8004588:	4603      	mov	r3, r0
 800458a:	75fb      	strb	r3, [r7, #23]
 800458c:	e001      	b.n	8004592 <set_alternate_accel_config+0x8e>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800458e:	23ff      	movs	r3, #255	@ 0xff
 8004590:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8004592:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004596:	4618      	mov	r0, r3
 8004598:	3718      	adds	r7, #24
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <get_alternate_accel_config>:
/*!
 * @brief This internal API gets alternate accelerometer configurations like ODR,
 * accel mode and average number of samples.
 */
static int8_t get_alternate_accel_config(struct bmi3_alt_accel_config *config, struct bmi3_dev *dev)
{
 800459e:	b580      	push	{r7, lr}
 80045a0:	b084      	sub	sp, #16
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
 80045a6:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 80045a8:	2300      	movs	r3, #0
 80045aa:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d029      	beq.n	8004606 <get_alternate_accel_config+0x68>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_ALT_ACC_CONF, data_array, 2, dev);
 80045b2:	f107 0108 	add.w	r1, r7, #8
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	2202      	movs	r2, #2
 80045ba:	2028      	movs	r0, #40	@ 0x28
 80045bc:	f7fd fbaf 	bl	8001d1e <bmi3_get_regs>
 80045c0:	4603      	mov	r3, r0
 80045c2:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 80045c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d11e      	bne.n	800460a <get_alternate_accel_config+0x6c>
        {
            reg_data = data_array[0];
 80045cc:	7a3b      	ldrb	r3, [r7, #8]
 80045ce:	81bb      	strh	r3, [r7, #12]

            /* Get alternate accelerometer ODR */
            config->alt_acc_odr = BMI3_GET_BIT_POS0(reg_data, BMI3_ALT_ACC_ODR);
 80045d0:	89bb      	ldrh	r3, [r7, #12]
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	f003 030f 	and.w	r3, r3, #15
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	701a      	strb	r2, [r3, #0]

            reg_data = ((uint16_t)data_array[1] << 8);
 80045de:	7a7b      	ldrb	r3, [r7, #9]
 80045e0:	021b      	lsls	r3, r3, #8
 80045e2:	81bb      	strh	r3, [r7, #12]

            /* Get alternate accelerometer average samples */
            config->alt_acc_avg_num = BMI3_GET_BITS(reg_data, BMI3_ALT_ACC_AVG_NUM);
 80045e4:	89bb      	ldrh	r3, [r7, #12]
 80045e6:	121b      	asrs	r3, r3, #8
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	f003 0307 	and.w	r3, r3, #7
 80045ee:	b2da      	uxtb	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	709a      	strb	r2, [r3, #2]

            /* Get alternate accel mode */
            config->alt_acc_mode = BMI3_GET_BITS(reg_data, BMI3_ALT_ACC_MODE);
 80045f4:	89bb      	ldrh	r3, [r7, #12]
 80045f6:	131b      	asrs	r3, r3, #12
 80045f8:	b2db      	uxtb	r3, r3
 80045fa:	f003 0307 	and.w	r3, r3, #7
 80045fe:	b2da      	uxtb	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	705a      	strb	r2, [r3, #1]
 8004604:	e001      	b.n	800460a <get_alternate_accel_config+0x6c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8004606:	23ff      	movs	r3, #255	@ 0xff
 8004608:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800460a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800460e:	4618      	mov	r0, r3
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}

08004616 <set_alternate_gyro_config>:
/*!
 * @brief This internal API sets alternate gyro configurations like ODR,
 * gyro mode and average number of samples.
 */
static int8_t set_alternate_gyro_config(const struct bmi3_alt_gyro_config *config, struct bmi3_dev *dev)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b086      	sub	sp, #24
 800461a:	af00      	add	r7, sp, #0
 800461c:	6078      	str	r0, [r7, #4]
 800461e:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 8004620:	2300      	movs	r3, #0
 8004622:	81bb      	strh	r3, [r7, #12]

    uint16_t alt_gyro_odr, alt_gyro_avg_num, alt_gyro_mode;

    if (config != NULL)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d03a      	beq.n	80046a0 <set_alternate_gyro_config+0x8a>
    {
        /* Set alternate gyro ODR */
        alt_gyro_odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ALT_GYR_ODR, config->alt_gyro_odr);
 800462a:	7b3b      	ldrb	r3, [r7, #12]
 800462c:	b21b      	sxth	r3, r3
 800462e:	f023 030f 	bic.w	r3, r3, #15
 8004632:	b21a      	sxth	r2, r3
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	b21b      	sxth	r3, r3
 800463a:	f003 030f 	and.w	r3, r3, #15
 800463e:	b21b      	sxth	r3, r3
 8004640:	4313      	orrs	r3, r2
 8004642:	b21b      	sxth	r3, r3
 8004644:	82bb      	strh	r3, [r7, #20]

        /* Set alternate gyro average number of samples */
        alt_gyro_avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ALT_GYR_AVG_NUM, config->alt_gyro_avg_num);
 8004646:	7b7b      	ldrb	r3, [r7, #13]
 8004648:	b21a      	sxth	r2, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	789b      	ldrb	r3, [r3, #2]
 800464e:	021b      	lsls	r3, r3, #8
 8004650:	b21b      	sxth	r3, r3
 8004652:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004656:	b21b      	sxth	r3, r3
 8004658:	4313      	orrs	r3, r2
 800465a:	b21b      	sxth	r3, r3
 800465c:	827b      	strh	r3, [r7, #18]

        /* Set alternate gyro mode */
        alt_gyro_mode = BMI3_SET_BITS(reg_data[1], BMI3_ALT_GYR_MODE, config->alt_gyro_mode);
 800465e:	7b7b      	ldrb	r3, [r7, #13]
 8004660:	b21a      	sxth	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	785b      	ldrb	r3, [r3, #1]
 8004666:	031b      	lsls	r3, r3, #12
 8004668:	b21b      	sxth	r3, r3
 800466a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800466e:	b21b      	sxth	r3, r3
 8004670:	4313      	orrs	r3, r2
 8004672:	b21b      	sxth	r3, r3
 8004674:	823b      	strh	r3, [r7, #16]

        reg_data[0] = (uint8_t)(alt_gyro_odr);
 8004676:	8abb      	ldrh	r3, [r7, #20]
 8004678:	b2db      	uxtb	r3, r3
 800467a:	733b      	strb	r3, [r7, #12]
        reg_data[1] = (uint8_t)((alt_gyro_avg_num | alt_gyro_mode) >> 8);
 800467c:	8a7a      	ldrh	r2, [r7, #18]
 800467e:	8a3b      	ldrh	r3, [r7, #16]
 8004680:	4313      	orrs	r3, r2
 8004682:	b29b      	uxth	r3, r3
 8004684:	0a1b      	lsrs	r3, r3, #8
 8004686:	b29b      	uxth	r3, r3
 8004688:	b2db      	uxtb	r3, r3
 800468a:	737b      	strb	r3, [r7, #13]

        /* Set configurations of alternate gyro */
        rslt = bmi3_set_regs(BMI3_REG_ALT_GYR_CONF, reg_data, 2, dev);
 800468c:	f107 010c 	add.w	r1, r7, #12
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	2202      	movs	r2, #2
 8004694:	2029      	movs	r0, #41	@ 0x29
 8004696:	f7fd fba7 	bl	8001de8 <bmi3_set_regs>
 800469a:	4603      	mov	r3, r0
 800469c:	75fb      	strb	r3, [r7, #23]
 800469e:	e001      	b.n	80046a4 <set_alternate_gyro_config+0x8e>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80046a0:	23ff      	movs	r3, #255	@ 0xff
 80046a2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80046a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3718      	adds	r7, #24
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <get_alternate_gyro_config>:
/*!
 * @brief This internal API gets alternate gyro configurations like ODR,
 * gyro mode and average number of samples.
 */
static int8_t get_alternate_gyro_config(struct bmi3_alt_gyro_config *config, struct bmi3_dev *dev)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 80046ba:	2300      	movs	r3, #0
 80046bc:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d029      	beq.n	8004718 <get_alternate_gyro_config+0x68>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_ALT_GYR_CONF, data_array, 2, dev);
 80046c4:	f107 0108 	add.w	r1, r7, #8
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2202      	movs	r2, #2
 80046cc:	2029      	movs	r0, #41	@ 0x29
 80046ce:	f7fd fb26 	bl	8001d1e <bmi3_get_regs>
 80046d2:	4603      	mov	r3, r0
 80046d4:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 80046d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d11e      	bne.n	800471c <get_alternate_gyro_config+0x6c>
        {
            reg_data = data_array[0];
 80046de:	7a3b      	ldrb	r3, [r7, #8]
 80046e0:	81bb      	strh	r3, [r7, #12]

            /* Get alternate gyro ODR */
            config->alt_gyro_odr = BMI3_GET_BIT_POS0(reg_data, BMI3_ALT_GYR_ODR);
 80046e2:	89bb      	ldrh	r3, [r7, #12]
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	f003 030f 	and.w	r3, r3, #15
 80046ea:	b2da      	uxtb	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	701a      	strb	r2, [r3, #0]

            reg_data = ((uint16_t)data_array[1] << 8);
 80046f0:	7a7b      	ldrb	r3, [r7, #9]
 80046f2:	021b      	lsls	r3, r3, #8
 80046f4:	81bb      	strh	r3, [r7, #12]

            /* Get alternate gyro average samples */
            config->alt_gyro_avg_num = BMI3_GET_BITS(reg_data, BMI3_ALT_GYR_AVG_NUM);
 80046f6:	89bb      	ldrh	r3, [r7, #12]
 80046f8:	121b      	asrs	r3, r3, #8
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	f003 0307 	and.w	r3, r3, #7
 8004700:	b2da      	uxtb	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	709a      	strb	r2, [r3, #2]

            /* Get alternate gyro mode */
            config->alt_gyro_mode = BMI3_GET_BITS(reg_data, BMI3_ALT_GYR_MODE);
 8004706:	89bb      	ldrh	r3, [r7, #12]
 8004708:	131b      	asrs	r3, r3, #12
 800470a:	b2db      	uxtb	r3, r3
 800470c:	f003 0307 	and.w	r3, r3, #7
 8004710:	b2da      	uxtb	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	705a      	strb	r2, [r3, #1]
 8004716:	e001      	b.n	800471c <get_alternate_gyro_config+0x6c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8004718:	23ff      	movs	r3, #255	@ 0xff
 800471a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800471c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004720:	4618      	mov	r0, r3
 8004722:	3710      	adds	r7, #16
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}

08004728 <set_alternate_auto_config>:

/*!
 * @brief This internal API sets alternate auto configurations for feature interrupts.
 */
static int8_t set_alternate_auto_config(const struct bmi3_auto_config_change *config, struct bmi3_dev *dev)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the alternate auto configuration */
    uint8_t alt_auto_config[2] = { 0 };
 8004732:	2300      	movs	r3, #0
 8004734:	823b      	strh	r3, [r7, #16]

    /* Array to set the base address of alternate auto config */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ALT_AUTO_CONFIG, 0 };
 8004736:	2323      	movs	r3, #35	@ 0x23
 8004738:	81bb      	strh	r3, [r7, #12]

    uint8_t alt_switch, user_switch;

    if (config != NULL)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d035      	beq.n	80047ac <set_alternate_auto_config+0x84>
    {
        /* Set the alternate auto config base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8004740:	f107 010c 	add.w	r1, r7, #12
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	2202      	movs	r2, #2
 8004748:	2041      	movs	r0, #65	@ 0x41
 800474a:	f7fd fb4d 	bl	8001de8 <bmi3_set_regs>
 800474e:	4603      	mov	r3, r0
 8004750:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8004752:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d12a      	bne.n	80047b0 <set_alternate_auto_config+0x88>
        {
            /* Set alternate switch config */
            alt_switch = BMI3_SET_BIT_POS0(alt_auto_config[0],
 800475a:	7c3b      	ldrb	r3, [r7, #16]
 800475c:	b25b      	sxtb	r3, r3
 800475e:	f023 030f 	bic.w	r3, r3, #15
 8004762:	b25a      	sxtb	r2, r3
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	b25b      	sxtb	r3, r3
 800476a:	f003 030f 	and.w	r3, r3, #15
 800476e:	b25b      	sxtb	r3, r3
 8004770:	4313      	orrs	r3, r2
 8004772:	b25b      	sxtb	r3, r3
 8004774:	75bb      	strb	r3, [r7, #22]
                                           BMI3_ALT_CONF_ALT_SWITCH,
                                           config->alt_conf_alt_switch_src_select);

            /* Set alternate user config */
            user_switch = BMI3_SET_BITS(alt_auto_config[0],
 8004776:	7c3b      	ldrb	r3, [r7, #16]
 8004778:	b25b      	sxtb	r3, r3
 800477a:	f003 030f 	and.w	r3, r3, #15
 800477e:	b25a      	sxtb	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	785b      	ldrb	r3, [r3, #1]
 8004784:	011b      	lsls	r3, r3, #4
 8004786:	b25b      	sxtb	r3, r3
 8004788:	4313      	orrs	r3, r2
 800478a:	b25b      	sxtb	r3, r3
 800478c:	757b      	strb	r3, [r7, #21]
                                        BMI3_ALT_CONF_USER_SWITCH,
                                        config->alt_conf_user_switch_src_select);

            alt_auto_config[0] = alt_switch | user_switch;
 800478e:	7dba      	ldrb	r2, [r7, #22]
 8004790:	7d7b      	ldrb	r3, [r7, #21]
 8004792:	4313      	orrs	r3, r2
 8004794:	b2db      	uxtb	r3, r3
 8004796:	743b      	strb	r3, [r7, #16]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, alt_auto_config, 2, dev);
 8004798:	f107 0110 	add.w	r1, r7, #16
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	2202      	movs	r2, #2
 80047a0:	2042      	movs	r0, #66	@ 0x42
 80047a2:	f7fd fb21 	bl	8001de8 <bmi3_set_regs>
 80047a6:	4603      	mov	r3, r0
 80047a8:	75fb      	strb	r3, [r7, #23]
 80047aa:	e001      	b.n	80047b0 <set_alternate_auto_config+0x88>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80047ac:	23ff      	movs	r3, #255	@ 0xff
 80047ae:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80047b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3718      	adds	r7, #24
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <get_alternate_auto_config>:

/*!
 * @brief This internal API gets alternate auto configurations for feature interrupts.
 */
static int8_t get_alternate_auto_config(struct bmi3_auto_config_change *config, struct bmi3_dev *dev)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the alternate auto configuration */
    uint8_t alt_auto_config[2] = { 0 };
 80047c6:	2300      	movs	r3, #0
 80047c8:	81bb      	strh	r3, [r7, #12]

    /* Array to set the base address of alternate auto config */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ALT_AUTO_CONFIG, 0 };
 80047ca:	2323      	movs	r3, #35	@ 0x23
 80047cc:	813b      	strh	r3, [r7, #8]

    if (config != NULL)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d025      	beq.n	8004820 <get_alternate_auto_config+0x64>
    {
        /* Set the alternate auto config base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 80047d4:	f107 0108 	add.w	r1, r7, #8
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	2202      	movs	r2, #2
 80047dc:	2041      	movs	r0, #65	@ 0x41
 80047de:	f7fd fb03 	bl	8001de8 <bmi3_set_regs>
 80047e2:	4603      	mov	r3, r0
 80047e4:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 80047e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d11a      	bne.n	8004824 <get_alternate_auto_config+0x68>
        {
            /* Get the configuration from the feature engine register where alternate config feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, alt_auto_config, 2, dev);
 80047ee:	f107 010c 	add.w	r1, r7, #12
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2202      	movs	r2, #2
 80047f6:	2042      	movs	r0, #66	@ 0x42
 80047f8:	f7fd fa91 	bl	8001d1e <bmi3_get_regs>
 80047fc:	4603      	mov	r3, r0
 80047fe:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMI3_OK)
 8004800:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10d      	bne.n	8004824 <get_alternate_auto_config+0x68>
            {
                /* Get alternate switch config */
                config->alt_conf_alt_switch_src_select = alt_auto_config[0] & BMI3_ALT_CONF_ALT_SWITCH_MASK;
 8004808:	7b3b      	ldrb	r3, [r7, #12]
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	b2da      	uxtb	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	701a      	strb	r2, [r3, #0]

                /* Get alternate user config */
                config->alt_conf_user_switch_src_select = (alt_auto_config[0] & BMI3_ALT_CONF_USER_SWITCH_MASK) >>
 8004814:	7b3b      	ldrb	r3, [r7, #12]
 8004816:	091b      	lsrs	r3, r3, #4
 8004818:	b2da      	uxtb	r2, r3
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	705a      	strb	r2, [r3, #1]
 800481e:	e001      	b.n	8004824 <get_alternate_auto_config+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8004820:	23ff      	movs	r3, #255	@ 0xff
 8004822:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8004824:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004828:	4618      	mov	r0, r3
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <validate_acc_odr_avg>:

/*!
 * @brief This internal API is used to validate ODR and AVG combinations for accel
 */
static int8_t validate_acc_odr_avg(uint8_t acc_odr, uint8_t acc_avg)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	4603      	mov	r3, r0
 8004838:	460a      	mov	r2, r1
 800483a:	71fb      	strb	r3, [r7, #7]
 800483c:	4613      	mov	r3, r2
 800483e:	71bb      	strb	r3, [r7, #6]
    int8_t rslt;

    float odr = 0.0, avg = 0.0;
 8004840:	f04f 0300 	mov.w	r3, #0
 8004844:	617b      	str	r3, [r7, #20]
 8004846:	f04f 0300 	mov.w	r3, #0
 800484a:	613b      	str	r3, [r7, #16]

    switch (acc_odr)
 800484c:	79fb      	ldrb	r3, [r7, #7]
 800484e:	3b01      	subs	r3, #1
 8004850:	2b09      	cmp	r3, #9
 8004852:	d835      	bhi.n	80048c0 <validate_acc_odr_avg+0x90>
 8004854:	a201      	add	r2, pc, #4	@ (adr r2, 800485c <validate_acc_odr_avg+0x2c>)
 8004856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800485a:	bf00      	nop
 800485c:	08004885 	.word	0x08004885
 8004860:	0800488b 	.word	0x0800488b
 8004864:	08004891 	.word	0x08004891
 8004868:	08004897 	.word	0x08004897
 800486c:	0800489d 	.word	0x0800489d
 8004870:	080048a3 	.word	0x080048a3
 8004874:	080048a9 	.word	0x080048a9
 8004878:	080048af 	.word	0x080048af
 800487c:	080048b5 	.word	0x080048b5
 8004880:	080048bb 	.word	0x080048bb
    {
        case BMI3_ACC_ODR_0_78HZ:
            odr = 0.78125;
 8004884:	4b2f      	ldr	r3, [pc, #188]	@ (8004944 <validate_acc_odr_avg+0x114>)
 8004886:	617b      	str	r3, [r7, #20]
            break;
 8004888:	e01b      	b.n	80048c2 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_1_56HZ:
            odr = 1.5625;
 800488a:	4b2f      	ldr	r3, [pc, #188]	@ (8004948 <validate_acc_odr_avg+0x118>)
 800488c:	617b      	str	r3, [r7, #20]
            break;
 800488e:	e018      	b.n	80048c2 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_3_125HZ:
            odr = 3.125;
 8004890:	4b2e      	ldr	r3, [pc, #184]	@ (800494c <validate_acc_odr_avg+0x11c>)
 8004892:	617b      	str	r3, [r7, #20]
            break;
 8004894:	e015      	b.n	80048c2 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_6_25HZ:
            odr = 6.25;
 8004896:	4b2e      	ldr	r3, [pc, #184]	@ (8004950 <validate_acc_odr_avg+0x120>)
 8004898:	617b      	str	r3, [r7, #20]
            break;
 800489a:	e012      	b.n	80048c2 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_12_5HZ:
            odr = 12.5;
 800489c:	4b2d      	ldr	r3, [pc, #180]	@ (8004954 <validate_acc_odr_avg+0x124>)
 800489e:	617b      	str	r3, [r7, #20]
            break;
 80048a0:	e00f      	b.n	80048c2 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_25HZ:
            odr = 25.0;
 80048a2:	4b2d      	ldr	r3, [pc, #180]	@ (8004958 <validate_acc_odr_avg+0x128>)
 80048a4:	617b      	str	r3, [r7, #20]
            break;
 80048a6:	e00c      	b.n	80048c2 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_50HZ:
            odr = 50.0;
 80048a8:	4b2c      	ldr	r3, [pc, #176]	@ (800495c <validate_acc_odr_avg+0x12c>)
 80048aa:	617b      	str	r3, [r7, #20]
            break;
 80048ac:	e009      	b.n	80048c2 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_100HZ:
            odr = 100.0;
 80048ae:	4b2c      	ldr	r3, [pc, #176]	@ (8004960 <validate_acc_odr_avg+0x130>)
 80048b0:	617b      	str	r3, [r7, #20]
            break;
 80048b2:	e006      	b.n	80048c2 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_200HZ:
            odr = 200.0;
 80048b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004964 <validate_acc_odr_avg+0x134>)
 80048b6:	617b      	str	r3, [r7, #20]
            break;
 80048b8:	e003      	b.n	80048c2 <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_400HZ:
            odr = 400.0;
 80048ba:	4b2b      	ldr	r3, [pc, #172]	@ (8004968 <validate_acc_odr_avg+0x138>)
 80048bc:	617b      	str	r3, [r7, #20]
            break;
 80048be:	e000      	b.n	80048c2 <validate_acc_odr_avg+0x92>
        default:
            break;
 80048c0:	bf00      	nop
    }

    switch (acc_avg)
 80048c2:	79bb      	ldrb	r3, [r7, #6]
 80048c4:	2b06      	cmp	r3, #6
 80048c6:	d82d      	bhi.n	8004924 <validate_acc_odr_avg+0xf4>
 80048c8:	a201      	add	r2, pc, #4	@ (adr r2, 80048d0 <validate_acc_odr_avg+0xa0>)
 80048ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ce:	bf00      	nop
 80048d0:	080048ed 	.word	0x080048ed
 80048d4:	080048f5 	.word	0x080048f5
 80048d8:	080048fd 	.word	0x080048fd
 80048dc:	08004905 	.word	0x08004905
 80048e0:	0800490d 	.word	0x0800490d
 80048e4:	08004915 	.word	0x08004915
 80048e8:	0800491d 	.word	0x0800491d
    {
        case BMI3_ACC_AVG1:
            avg = 1.0;
 80048ec:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80048f0:	613b      	str	r3, [r7, #16]
            break;
 80048f2:	e018      	b.n	8004926 <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG2:
            avg = 2.0;
 80048f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80048f8:	613b      	str	r3, [r7, #16]
            break;
 80048fa:	e014      	b.n	8004926 <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG4:
            avg = 4.0;
 80048fc:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8004900:	613b      	str	r3, [r7, #16]
            break;
 8004902:	e010      	b.n	8004926 <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG8:
            avg = 8.0;
 8004904:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8004908:	613b      	str	r3, [r7, #16]
            break;
 800490a:	e00c      	b.n	8004926 <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG16:
            avg = 16.0;
 800490c:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8004910:	613b      	str	r3, [r7, #16]
            break;
 8004912:	e008      	b.n	8004926 <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG32:
            avg = 32.0;
 8004914:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 8004918:	613b      	str	r3, [r7, #16]
            break;
 800491a:	e004      	b.n	8004926 <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG64:
            avg = 64.0;
 800491c:	f04f 4385 	mov.w	r3, #1115684864	@ 0x42800000
 8004920:	613b      	str	r3, [r7, #16]
            break;
 8004922:	e000      	b.n	8004926 <validate_acc_odr_avg+0xf6>
        default:
            break;
 8004924:	bf00      	nop
    }

    rslt = accel_skipped_samples_check(odr, avg);
 8004926:	edd7 0a04 	vldr	s1, [r7, #16]
 800492a:	ed97 0a05 	vldr	s0, [r7, #20]
 800492e:	f000 f81d 	bl	800496c <accel_skipped_samples_check>
 8004932:	4603      	mov	r3, r0
 8004934:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8004936:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800493a:	4618      	mov	r0, r3
 800493c:	3718      	adds	r7, #24
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	3f480000 	.word	0x3f480000
 8004948:	3fc80000 	.word	0x3fc80000
 800494c:	40480000 	.word	0x40480000
 8004950:	40c80000 	.word	0x40c80000
 8004954:	41480000 	.word	0x41480000
 8004958:	41c80000 	.word	0x41c80000
 800495c:	42480000 	.word	0x42480000
 8004960:	42c80000 	.word	0x42c80000
 8004964:	43480000 	.word	0x43480000
 8004968:	43c80000 	.word	0x43c80000

0800496c <accel_skipped_samples_check>:

/*!
 * @brief This internal API is used to check skipped samples for accel
 */
static int8_t accel_skipped_samples_check(float odr, float avg)
{
 800496c:	b480      	push	{r7}
 800496e:	b087      	sub	sp, #28
 8004970:	af00      	add	r7, sp, #0
 8004972:	ed87 0a01 	vstr	s0, [r7, #4]
 8004976:	edc7 0a00 	vstr	s1, [r7]
    int8_t rslt;

    float max_odr = 6400.0;
 800497a:	4b1b      	ldr	r3, [pc, #108]	@ (80049e8 <accel_skipped_samples_check+0x7c>)
 800497c:	613b      	str	r3, [r7, #16]

    float skipped_samples = 0.0;
 800497e:	f04f 0300 	mov.w	r3, #0
 8004982:	60fb      	str	r3, [r7, #12]

    if ((odr > 0.0) && (avg > 0.0))
 8004984:	edd7 7a01 	vldr	s15, [r7, #4]
 8004988:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800498c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004990:	dd1f      	ble.n	80049d2 <accel_skipped_samples_check+0x66>
 8004992:	edd7 7a00 	vldr	s15, [r7]
 8004996:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800499a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800499e:	dd18      	ble.n	80049d2 <accel_skipped_samples_check+0x66>
    {
        skipped_samples = (float)(max_odr / odr) - avg;
 80049a0:	edd7 6a04 	vldr	s13, [r7, #16]
 80049a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80049a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049ac:	edd7 7a00 	vldr	s15, [r7]
 80049b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049b4:	edc7 7a03 	vstr	s15, [r7, #12]

        if (skipped_samples > 0.0)
 80049b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80049bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80049c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c4:	dd02      	ble.n	80049cc <accel_skipped_samples_check+0x60>
        {
            rslt = BMI3_OK;
 80049c6:	2300      	movs	r3, #0
 80049c8:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 80049ca:	e004      	b.n	80049d6 <accel_skipped_samples_check+0x6a>
        }
        else
        {
            rslt = BMI3_E_ACC_INVALID_CFG;
 80049cc:	23fc      	movs	r3, #252	@ 0xfc
 80049ce:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 80049d0:	e001      	b.n	80049d6 <accel_skipped_samples_check+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_ACC_INVALID_CFG;
 80049d2:	23fc      	movs	r3, #252	@ 0xfc
 80049d4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80049d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80049da:	4618      	mov	r0, r3
 80049dc:	371c      	adds	r7, #28
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	45c80000 	.word	0x45c80000

080049ec <validate_gyr_odr_avg>:

/*!
 * @brief This internal API is used to validate ODR and AVG combinations for gyro
 */
static int8_t validate_gyr_odr_avg(uint8_t gyr_odr, uint8_t gyr_avg)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b086      	sub	sp, #24
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	4603      	mov	r3, r0
 80049f4:	460a      	mov	r2, r1
 80049f6:	71fb      	strb	r3, [r7, #7]
 80049f8:	4613      	mov	r3, r2
 80049fa:	71bb      	strb	r3, [r7, #6]
    int8_t rslt;

    float odr = 0.0, avg = 0.0;
 80049fc:	f04f 0300 	mov.w	r3, #0
 8004a00:	617b      	str	r3, [r7, #20]
 8004a02:	f04f 0300 	mov.w	r3, #0
 8004a06:	613b      	str	r3, [r7, #16]

    switch (gyr_odr)
 8004a08:	79fb      	ldrb	r3, [r7, #7]
 8004a0a:	3b01      	subs	r3, #1
 8004a0c:	2b09      	cmp	r3, #9
 8004a0e:	d835      	bhi.n	8004a7c <validate_gyr_odr_avg+0x90>
 8004a10:	a201      	add	r2, pc, #4	@ (adr r2, 8004a18 <validate_gyr_odr_avg+0x2c>)
 8004a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a16:	bf00      	nop
 8004a18:	08004a41 	.word	0x08004a41
 8004a1c:	08004a47 	.word	0x08004a47
 8004a20:	08004a4d 	.word	0x08004a4d
 8004a24:	08004a53 	.word	0x08004a53
 8004a28:	08004a59 	.word	0x08004a59
 8004a2c:	08004a5f 	.word	0x08004a5f
 8004a30:	08004a65 	.word	0x08004a65
 8004a34:	08004a6b 	.word	0x08004a6b
 8004a38:	08004a71 	.word	0x08004a71
 8004a3c:	08004a77 	.word	0x08004a77
    {
        case BMI3_GYR_ODR_0_78HZ:
            odr = 0.78125;
 8004a40:	4b2f      	ldr	r3, [pc, #188]	@ (8004b00 <validate_gyr_odr_avg+0x114>)
 8004a42:	617b      	str	r3, [r7, #20]
            break;
 8004a44:	e01b      	b.n	8004a7e <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_1_56HZ:
            odr = 1.5625;
 8004a46:	4b2f      	ldr	r3, [pc, #188]	@ (8004b04 <validate_gyr_odr_avg+0x118>)
 8004a48:	617b      	str	r3, [r7, #20]
            break;
 8004a4a:	e018      	b.n	8004a7e <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_3_125HZ:
            odr = 3.125;
 8004a4c:	4b2e      	ldr	r3, [pc, #184]	@ (8004b08 <validate_gyr_odr_avg+0x11c>)
 8004a4e:	617b      	str	r3, [r7, #20]
            break;
 8004a50:	e015      	b.n	8004a7e <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_6_25HZ:
            odr = 6.25;
 8004a52:	4b2e      	ldr	r3, [pc, #184]	@ (8004b0c <validate_gyr_odr_avg+0x120>)
 8004a54:	617b      	str	r3, [r7, #20]
            break;
 8004a56:	e012      	b.n	8004a7e <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_12_5HZ:
            odr = 12.5;
 8004a58:	4b2d      	ldr	r3, [pc, #180]	@ (8004b10 <validate_gyr_odr_avg+0x124>)
 8004a5a:	617b      	str	r3, [r7, #20]
            break;
 8004a5c:	e00f      	b.n	8004a7e <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_25HZ:
            odr = 25.0;
 8004a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8004b14 <validate_gyr_odr_avg+0x128>)
 8004a60:	617b      	str	r3, [r7, #20]
            break;
 8004a62:	e00c      	b.n	8004a7e <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_50HZ:
            odr = 50.0;
 8004a64:	4b2c      	ldr	r3, [pc, #176]	@ (8004b18 <validate_gyr_odr_avg+0x12c>)
 8004a66:	617b      	str	r3, [r7, #20]
            break;
 8004a68:	e009      	b.n	8004a7e <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_100HZ:
            odr = 100.0;
 8004a6a:	4b2c      	ldr	r3, [pc, #176]	@ (8004b1c <validate_gyr_odr_avg+0x130>)
 8004a6c:	617b      	str	r3, [r7, #20]
            break;
 8004a6e:	e006      	b.n	8004a7e <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_200HZ:
            odr = 200.0;
 8004a70:	4b2b      	ldr	r3, [pc, #172]	@ (8004b20 <validate_gyr_odr_avg+0x134>)
 8004a72:	617b      	str	r3, [r7, #20]
            break;
 8004a74:	e003      	b.n	8004a7e <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_400HZ:
            odr = 400.0;
 8004a76:	4b2b      	ldr	r3, [pc, #172]	@ (8004b24 <validate_gyr_odr_avg+0x138>)
 8004a78:	617b      	str	r3, [r7, #20]
            break;
 8004a7a:	e000      	b.n	8004a7e <validate_gyr_odr_avg+0x92>
        default:
            break;
 8004a7c:	bf00      	nop
    }

    switch (gyr_avg)
 8004a7e:	79bb      	ldrb	r3, [r7, #6]
 8004a80:	2b06      	cmp	r3, #6
 8004a82:	d82d      	bhi.n	8004ae0 <validate_gyr_odr_avg+0xf4>
 8004a84:	a201      	add	r2, pc, #4	@ (adr r2, 8004a8c <validate_gyr_odr_avg+0xa0>)
 8004a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a8a:	bf00      	nop
 8004a8c:	08004aa9 	.word	0x08004aa9
 8004a90:	08004ab1 	.word	0x08004ab1
 8004a94:	08004ab9 	.word	0x08004ab9
 8004a98:	08004ac1 	.word	0x08004ac1
 8004a9c:	08004ac9 	.word	0x08004ac9
 8004aa0:	08004ad1 	.word	0x08004ad1
 8004aa4:	08004ad9 	.word	0x08004ad9
    {
        case BMI3_GYR_AVG1:
            avg = 1.0;
 8004aa8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004aac:	613b      	str	r3, [r7, #16]
            break;
 8004aae:	e018      	b.n	8004ae2 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG2:
            avg = 2.0;
 8004ab0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004ab4:	613b      	str	r3, [r7, #16]
            break;
 8004ab6:	e014      	b.n	8004ae2 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG4:
            avg = 4.0;
 8004ab8:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8004abc:	613b      	str	r3, [r7, #16]
            break;
 8004abe:	e010      	b.n	8004ae2 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG8:
            avg = 8.0;
 8004ac0:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8004ac4:	613b      	str	r3, [r7, #16]
            break;
 8004ac6:	e00c      	b.n	8004ae2 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG16:
            avg = 16.0;
 8004ac8:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8004acc:	613b      	str	r3, [r7, #16]
            break;
 8004ace:	e008      	b.n	8004ae2 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG32:
            avg = 32.0;
 8004ad0:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 8004ad4:	613b      	str	r3, [r7, #16]
            break;
 8004ad6:	e004      	b.n	8004ae2 <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG64:
            avg = 64.0;
 8004ad8:	f04f 4385 	mov.w	r3, #1115684864	@ 0x42800000
 8004adc:	613b      	str	r3, [r7, #16]
            break;
 8004ade:	e000      	b.n	8004ae2 <validate_gyr_odr_avg+0xf6>
        default:
            break;
 8004ae0:	bf00      	nop
    }

    rslt = gyro_skipped_samples_check(odr, avg);
 8004ae2:	edd7 0a04 	vldr	s1, [r7, #16]
 8004ae6:	ed97 0a05 	vldr	s0, [r7, #20]
 8004aea:	f000 f81d 	bl	8004b28 <gyro_skipped_samples_check>
 8004aee:	4603      	mov	r3, r0
 8004af0:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8004af2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3718      	adds	r7, #24
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	3f480000 	.word	0x3f480000
 8004b04:	3fc80000 	.word	0x3fc80000
 8004b08:	40480000 	.word	0x40480000
 8004b0c:	40c80000 	.word	0x40c80000
 8004b10:	41480000 	.word	0x41480000
 8004b14:	41c80000 	.word	0x41c80000
 8004b18:	42480000 	.word	0x42480000
 8004b1c:	42c80000 	.word	0x42c80000
 8004b20:	43480000 	.word	0x43480000
 8004b24:	43c80000 	.word	0x43c80000

08004b28 <gyro_skipped_samples_check>:

/*!
 * @brief This internal API is used to check skipped samples for gyro
 */
static int8_t gyro_skipped_samples_check(float odr, float avg)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b087      	sub	sp, #28
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004b32:	edc7 0a00 	vstr	s1, [r7]
    int8_t rslt;

    float max_odr = 6400.0;
 8004b36:	4b1b      	ldr	r3, [pc, #108]	@ (8004ba4 <gyro_skipped_samples_check+0x7c>)
 8004b38:	613b      	str	r3, [r7, #16]

    float skipped_samples = 0.0;
 8004b3a:	f04f 0300 	mov.w	r3, #0
 8004b3e:	60fb      	str	r3, [r7, #12]

    if ((odr > 0.0) && (avg > 0.0))
 8004b40:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b4c:	dd1f      	ble.n	8004b8e <gyro_skipped_samples_check+0x66>
 8004b4e:	edd7 7a00 	vldr	s15, [r7]
 8004b52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b5a:	dd18      	ble.n	8004b8e <gyro_skipped_samples_check+0x66>
    {
        skipped_samples = (float)(max_odr / odr) - avg;
 8004b5c:	edd7 6a04 	vldr	s13, [r7, #16]
 8004b60:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b68:	edd7 7a00 	vldr	s15, [r7]
 8004b6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b70:	edc7 7a03 	vstr	s15, [r7, #12]

        if (skipped_samples > 0.0)
 8004b74:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b80:	dd02      	ble.n	8004b88 <gyro_skipped_samples_check+0x60>
        {
            rslt = BMI3_OK;
 8004b82:	2300      	movs	r3, #0
 8004b84:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8004b86:	e004      	b.n	8004b92 <gyro_skipped_samples_check+0x6a>
        }
        else
        {
            rslt = BMI3_E_GYRO_INVALID_CFG;
 8004b88:	23fb      	movs	r3, #251	@ 0xfb
 8004b8a:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8004b8c:	e001      	b.n	8004b92 <gyro_skipped_samples_check+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_GYRO_INVALID_CFG;
 8004b8e:	23fb      	movs	r3, #251	@ 0xfb
 8004b90:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8004b92:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	371c      	adds	r7, #28
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	45c80000 	.word	0x45c80000

08004ba8 <bmi323_init>:
/*!
 * @brief This API is the entry point for bmi323 sensor. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi323_init(struct bmi3_dev *dev)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f000 fdf5 	bl	80057a0 <null_ptr_check>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI323_OK)
 8004bba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d104      	bne.n	8004bcc <bmi323_init+0x24>
    {
        rslt = bmi3_init(dev);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f7fd f859 	bl	8001c7a <bmi3_init>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	73fb      	strb	r3, [r7, #15]
    }

    if (rslt == BMI323_OK)
 8004bcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d109      	bne.n	8004be8 <bmi323_init+0x40>
    {
        /* Validate chip-id */
        if (dev->chip_id == BMI323_CHIP_ID)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	781b      	ldrb	r3, [r3, #0]
 8004bd8:	2b43      	cmp	r3, #67	@ 0x43
 8004bda:	d103      	bne.n	8004be4 <bmi323_init+0x3c>
        {
            /* Assign resolution to the structure */
            dev->resolution = BMI323_16_BIT_RESOLUTION;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2210      	movs	r2, #16
 8004be0:	731a      	strb	r2, [r3, #12]
 8004be2:	e001      	b.n	8004be8 <bmi323_init+0x40>
        }
        else
        {
            rslt = BMI323_E_DEV_NOT_FOUND;
 8004be4:	23fd      	movs	r3, #253	@ 0xfd
 8004be6:	73fb      	strb	r3, [r7, #15]
        }
    }

    if (rslt == BMI323_OK)
 8004be8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d105      	bne.n	8004bfc <bmi323_init+0x54>
    {
        rslt = bmi323_context_switch_selection(BMI323_WEARABLE_SEL, dev);
 8004bf0:	6879      	ldr	r1, [r7, #4]
 8004bf2:	2001      	movs	r0, #1
 8004bf4:	f000 f832 	bl	8004c5c <bmi323_context_switch_selection>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8004bfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3710      	adds	r7, #16
 8004c04:	46bd      	mov	sp, r7
 8004c06:	bd80      	pop	{r7, pc}

08004c08 <bmi323_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi323_set_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b086      	sub	sp, #24
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	460b      	mov	r3, r1
 8004c12:	607a      	str	r2, [r7, #4]
 8004c14:	72fb      	strb	r3, [r7, #11]
    /* Variable to define error */
    int8_t rslt;

    rslt = bmi3_set_sensor_config(sens_cfg, n_sens, dev);
 8004c16:	7afb      	ldrb	r3, [r7, #11]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	68f8      	ldr	r0, [r7, #12]
 8004c1e:	f7fd f9d5 	bl	8001fcc <bmi3_set_sensor_config>
 8004c22:	4603      	mov	r3, r0
 8004c24:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8004c26:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3718      	adds	r7, #24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}

08004c32 <bmi323_get_sensor_config>:

/*!
 * @brief This API gets the sensor/feature configuration.
 */
int8_t bmi323_get_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 8004c32:	b580      	push	{r7, lr}
 8004c34:	b086      	sub	sp, #24
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	60f8      	str	r0, [r7, #12]
 8004c3a:	460b      	mov	r3, r1
 8004c3c:	607a      	str	r2, [r7, #4]
 8004c3e:	72fb      	strb	r3, [r7, #11]
    /* Variable to define error */
    int8_t rslt;

    rslt = bmi3_get_sensor_config(sens_cfg, n_sens, dev);
 8004c40:	7afb      	ldrb	r3, [r7, #11]
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	4619      	mov	r1, r3
 8004c46:	68f8      	ldr	r0, [r7, #12]
 8004c48:	f7fd faca 	bl	80021e0 <bmi3_get_sensor_config>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8004c50:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3718      	adds	r7, #24
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}

08004c5c <bmi323_context_switch_selection>:

/*!
 * @brief This API writes the configurations of context feature for smart phone, wearables and hearables.
 */
int8_t bmi323_context_switch_selection(uint8_t context_sel, struct bmi3_dev *dev)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b0c8      	sub	sp, #288	@ 0x120
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	4602      	mov	r2, r0
 8004c64:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004c68:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004c6c:	6019      	str	r1, [r3, #0]
 8004c6e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004c72:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004c76:	701a      	strb	r2, [r3, #0]
    /* Variable to define error */
    int8_t rslt;

    struct bmi3_sens_config sens_cfg[BMI323_MAX_FEATURE];

    uint8_t index = 0;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    if (context_sel < BMI323_SEL_MAX)
 8004c7e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004c82:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004c86:	781b      	ldrb	r3, [r3, #0]
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	f200 8578 	bhi.w	800577e <bmi323_context_switch_selection+0xb22>
    {
        /* Set any-motion configuration */
        sens_cfg[0].type = BMI323_ANY_MOTION;
 8004c8e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004c92:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004c96:	2203      	movs	r2, #3
 8004c98:	701a      	strb	r2, [r3, #0]
        sens_cfg[0].cfg.any_motion.slope_thres = any_motion_param_set[context_sel][index++];
 8004c9a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004c9e:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004ca2:	781a      	ldrb	r2, [r3, #0]
 8004ca4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004ca8:	1c59      	adds	r1, r3, #1
 8004caa:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004cae:	4618      	mov	r0, r3
 8004cb0:	49e3      	ldr	r1, [pc, #908]	@ (8005040 <bmi323_context_switch_selection+0x3e4>)
 8004cb2:	4613      	mov	r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	4413      	add	r3, r2
 8004cb8:	4403      	add	r3, r0
 8004cba:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004cbe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004cc2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004cc6:	809a      	strh	r2, [r3, #4]
        sens_cfg[0].cfg.any_motion.acc_ref_up = (uint8_t)(any_motion_param_set[context_sel][index++]);
 8004cc8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004ccc:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004cd0:	781a      	ldrb	r2, [r3, #0]
 8004cd2:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004cd6:	1c59      	adds	r1, r3, #1
 8004cd8:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004cdc:	4618      	mov	r0, r3
 8004cde:	49d8      	ldr	r1, [pc, #864]	@ (8005040 <bmi323_context_switch_selection+0x3e4>)
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	4413      	add	r3, r2
 8004ce6:	4403      	add	r3, r0
 8004ce8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004cec:	b2da      	uxtb	r2, r3
 8004cee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004cf2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004cf6:	719a      	strb	r2, [r3, #6]
        sens_cfg[0].cfg.any_motion.hysteresis = any_motion_param_set[context_sel][index++];
 8004cf8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004cfc:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004d00:	781a      	ldrb	r2, [r3, #0]
 8004d02:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004d06:	1c59      	adds	r1, r3, #1
 8004d08:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	49cc      	ldr	r1, [pc, #816]	@ (8005040 <bmi323_context_switch_selection+0x3e4>)
 8004d10:	4613      	mov	r3, r2
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	4413      	add	r3, r2
 8004d16:	4403      	add	r3, r0
 8004d18:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004d1c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004d20:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004d24:	811a      	strh	r2, [r3, #8]
        sens_cfg[0].cfg.any_motion.duration = any_motion_param_set[context_sel][index++];
 8004d26:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004d2a:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004d2e:	781a      	ldrb	r2, [r3, #0]
 8004d30:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004d34:	1c59      	adds	r1, r3, #1
 8004d36:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	49c0      	ldr	r1, [pc, #768]	@ (8005040 <bmi323_context_switch_selection+0x3e4>)
 8004d3e:	4613      	mov	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	4413      	add	r3, r2
 8004d44:	4403      	add	r3, r0
 8004d46:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004d4a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004d4e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004d52:	805a      	strh	r2, [r3, #2]
        sens_cfg[0].cfg.any_motion.wait_time = any_motion_param_set[context_sel][index++];
 8004d54:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004d58:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004d5c:	781a      	ldrb	r2, [r3, #0]
 8004d5e:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004d62:	1c59      	adds	r1, r3, #1
 8004d64:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004d68:	4618      	mov	r0, r3
 8004d6a:	49b5      	ldr	r1, [pc, #724]	@ (8005040 <bmi323_context_switch_selection+0x3e4>)
 8004d6c:	4613      	mov	r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	4413      	add	r3, r2
 8004d72:	4403      	add	r3, r0
 8004d74:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004d78:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004d7c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004d80:	815a      	strh	r2, [r3, #10]

        /* Set no-motion configuration */
        index = 0;
 8004d82:	2300      	movs	r3, #0
 8004d84:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
        sens_cfg[1].type = BMI323_NO_MOTION;
 8004d88:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004d8c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004d90:	2204      	movs	r2, #4
 8004d92:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        sens_cfg[1].cfg.no_motion.slope_thres = no_motion_param_set[context_sel][index++];
 8004d96:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004d9a:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004d9e:	781a      	ldrb	r2, [r3, #0]
 8004da0:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004da4:	1c59      	adds	r1, r3, #1
 8004da6:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004daa:	4618      	mov	r0, r3
 8004dac:	49a5      	ldr	r1, [pc, #660]	@ (8005044 <bmi323_context_switch_selection+0x3e8>)
 8004dae:	4613      	mov	r3, r2
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	4413      	add	r3, r2
 8004db4:	4403      	add	r3, r0
 8004db6:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004dba:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004dbe:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004dc2:	865a      	strh	r2, [r3, #50]	@ 0x32
        sens_cfg[1].cfg.no_motion.acc_ref_up = (uint8_t)(no_motion_param_set[context_sel][index++]);
 8004dc4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004dc8:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004dcc:	781a      	ldrb	r2, [r3, #0]
 8004dce:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004dd2:	1c59      	adds	r1, r3, #1
 8004dd4:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004dd8:	4618      	mov	r0, r3
 8004dda:	499a      	ldr	r1, [pc, #616]	@ (8005044 <bmi323_context_switch_selection+0x3e8>)
 8004ddc:	4613      	mov	r3, r2
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	4413      	add	r3, r2
 8004de2:	4403      	add	r3, r0
 8004de4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004de8:	b2da      	uxtb	r2, r3
 8004dea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004dee:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004df2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        sens_cfg[1].cfg.no_motion.hysteresis = no_motion_param_set[context_sel][index++];
 8004df6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004dfa:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004dfe:	781a      	ldrb	r2, [r3, #0]
 8004e00:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004e04:	1c59      	adds	r1, r3, #1
 8004e06:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	498d      	ldr	r1, [pc, #564]	@ (8005044 <bmi323_context_switch_selection+0x3e8>)
 8004e0e:	4613      	mov	r3, r2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	4413      	add	r3, r2
 8004e14:	4403      	add	r3, r0
 8004e16:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004e1a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e1e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004e22:	86da      	strh	r2, [r3, #54]	@ 0x36
        sens_cfg[1].cfg.no_motion.duration = no_motion_param_set[context_sel][index++];
 8004e24:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e28:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004e2c:	781a      	ldrb	r2, [r3, #0]
 8004e2e:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004e32:	1c59      	adds	r1, r3, #1
 8004e34:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004e38:	4618      	mov	r0, r3
 8004e3a:	4982      	ldr	r1, [pc, #520]	@ (8005044 <bmi323_context_switch_selection+0x3e8>)
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	4413      	add	r3, r2
 8004e42:	4403      	add	r3, r0
 8004e44:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004e48:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e4c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004e50:	861a      	strh	r2, [r3, #48]	@ 0x30
        sens_cfg[1].cfg.no_motion.wait_time = no_motion_param_set[context_sel][index++];
 8004e52:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e56:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004e5a:	781a      	ldrb	r2, [r3, #0]
 8004e5c:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004e60:	1c59      	adds	r1, r3, #1
 8004e62:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004e66:	4618      	mov	r0, r3
 8004e68:	4976      	ldr	r1, [pc, #472]	@ (8005044 <bmi323_context_switch_selection+0x3e8>)
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	009b      	lsls	r3, r3, #2
 8004e6e:	4413      	add	r3, r2
 8004e70:	4403      	add	r3, r0
 8004e72:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004e76:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e7a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004e7e:	871a      	strh	r2, [r3, #56]	@ 0x38

        /* Set tap configuration */
        index = 0;
 8004e80:	2300      	movs	r3, #0
 8004e82:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
        sens_cfg[2].type = BMI323_TAP;
 8004e86:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e8a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004e8e:	2209      	movs	r2, #9
 8004e90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        sens_cfg[2].cfg.tap.axis_sel = (uint8_t)tap_param_set[context_sel][index++];
 8004e94:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004e98:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004e9c:	781a      	ldrb	r2, [r3, #0]
 8004e9e:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004ea2:	1c59      	adds	r1, r3, #1
 8004ea4:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	4967      	ldr	r1, [pc, #412]	@ (8005048 <bmi323_context_switch_selection+0x3ec>)
 8004eac:	4613      	mov	r3, r2
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	4413      	add	r3, r2
 8004eb2:	005b      	lsls	r3, r3, #1
 8004eb4:	4403      	add	r3, r0
 8004eb6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004eba:	b2da      	uxtb	r2, r3
 8004ebc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004ec0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004ec4:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
        sens_cfg[2].cfg.tap.wait_for_timeout = (uint8_t)tap_param_set[context_sel][index++];
 8004ec8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004ecc:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004ed0:	781a      	ldrb	r2, [r3, #0]
 8004ed2:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004ed6:	1c59      	adds	r1, r3, #1
 8004ed8:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004edc:	4618      	mov	r0, r3
 8004ede:	495a      	ldr	r1, [pc, #360]	@ (8005048 <bmi323_context_switch_selection+0x3ec>)
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4413      	add	r3, r2
 8004ee6:	005b      	lsls	r3, r3, #1
 8004ee8:	4403      	add	r3, r0
 8004eea:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004eee:	b2da      	uxtb	r2, r3
 8004ef0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004ef4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004ef8:	f883 205f 	strb.w	r2, [r3, #95]	@ 0x5f
        sens_cfg[2].cfg.tap.max_peaks_for_tap = (uint8_t)tap_param_set[context_sel][index++];
 8004efc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004f00:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004f04:	781a      	ldrb	r2, [r3, #0]
 8004f06:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004f0a:	1c59      	adds	r1, r3, #1
 8004f0c:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004f10:	4618      	mov	r0, r3
 8004f12:	494d      	ldr	r1, [pc, #308]	@ (8005048 <bmi323_context_switch_selection+0x3ec>)
 8004f14:	4613      	mov	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	4413      	add	r3, r2
 8004f1a:	005b      	lsls	r3, r3, #1
 8004f1c:	4403      	add	r3, r0
 8004f1e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004f22:	b2da      	uxtb	r2, r3
 8004f24:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004f28:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004f2c:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
        sens_cfg[2].cfg.tap.mode = (uint8_t)tap_param_set[context_sel][index++];
 8004f30:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004f34:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004f38:	781a      	ldrb	r2, [r3, #0]
 8004f3a:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004f3e:	1c59      	adds	r1, r3, #1
 8004f40:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004f44:	4618      	mov	r0, r3
 8004f46:	4940      	ldr	r1, [pc, #256]	@ (8005048 <bmi323_context_switch_selection+0x3ec>)
 8004f48:	4613      	mov	r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	4413      	add	r3, r2
 8004f4e:	005b      	lsls	r3, r3, #1
 8004f50:	4403      	add	r3, r0
 8004f52:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004f56:	b2da      	uxtb	r2, r3
 8004f58:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004f5c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004f60:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
        sens_cfg[2].cfg.tap.tap_peak_thres = tap_param_set[context_sel][index++];
 8004f64:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004f68:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004f6c:	781a      	ldrb	r2, [r3, #0]
 8004f6e:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004f72:	1c59      	adds	r1, r3, #1
 8004f74:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004f78:	4618      	mov	r0, r3
 8004f7a:	4933      	ldr	r1, [pc, #204]	@ (8005048 <bmi323_context_switch_selection+0x3ec>)
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	009b      	lsls	r3, r3, #2
 8004f80:	4413      	add	r3, r2
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	4403      	add	r3, r0
 8004f86:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004f8a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004f8e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004f92:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        sens_cfg[2].cfg.tap.max_gest_dur = (uint8_t)tap_param_set[context_sel][index++];
 8004f96:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004f9a:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004f9e:	781a      	ldrb	r2, [r3, #0]
 8004fa0:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004fa4:	1c59      	adds	r1, r3, #1
 8004fa6:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004faa:	4618      	mov	r0, r3
 8004fac:	4926      	ldr	r1, [pc, #152]	@ (8005048 <bmi323_context_switch_selection+0x3ec>)
 8004fae:	4613      	mov	r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	4413      	add	r3, r2
 8004fb4:	005b      	lsls	r3, r3, #1
 8004fb6:	4403      	add	r3, r0
 8004fb8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004fbc:	b2da      	uxtb	r2, r3
 8004fbe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004fc2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004fc6:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
        sens_cfg[2].cfg.tap.max_dur_between_peaks = (uint8_t)tap_param_set[context_sel][index++];
 8004fca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004fce:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8004fd2:	781a      	ldrb	r2, [r3, #0]
 8004fd4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8004fd8:	1c59      	adds	r1, r3, #1
 8004fda:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8004fde:	4618      	mov	r0, r3
 8004fe0:	4919      	ldr	r1, [pc, #100]	@ (8005048 <bmi323_context_switch_selection+0x3ec>)
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	4413      	add	r3, r2
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	4403      	add	r3, r0
 8004fec:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004ff0:	b2da      	uxtb	r2, r3
 8004ff2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004ff6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004ffa:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
        sens_cfg[2].cfg.tap.tap_shock_settling_dur = (uint8_t)tap_param_set[context_sel][index++];
 8004ffe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005002:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005006:	781a      	ldrb	r2, [r3, #0]
 8005008:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800500c:	1c59      	adds	r1, r3, #1
 800500e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005012:	4618      	mov	r0, r3
 8005014:	490c      	ldr	r1, [pc, #48]	@ (8005048 <bmi323_context_switch_selection+0x3ec>)
 8005016:	4613      	mov	r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	4413      	add	r3, r2
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	4403      	add	r3, r0
 8005020:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005024:	b2da      	uxtb	r2, r3
 8005026:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800502a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800502e:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
        sens_cfg[2].cfg.tap.min_quite_dur_between_taps = (uint8_t)tap_param_set[context_sel][index++];
 8005032:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005036:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 800503a:	781a      	ldrb	r2, [r3, #0]
 800503c:	e006      	b.n	800504c <bmi323_context_switch_selection+0x3f0>
 800503e:	bf00      	nop
 8005040:	24000004 	.word	0x24000004
 8005044:	24000024 	.word	0x24000024
 8005048:	24000044 	.word	0x24000044
 800504c:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005050:	1c59      	adds	r1, r3, #1
 8005052:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005056:	4618      	mov	r0, r3
 8005058:	49e9      	ldr	r1, [pc, #932]	@ (8005400 <bmi323_context_switch_selection+0x7a4>)
 800505a:	4613      	mov	r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4413      	add	r3, r2
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	4403      	add	r3, r0
 8005064:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005068:	b2da      	uxtb	r2, r3
 800506a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800506e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005072:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
        sens_cfg[2].cfg.tap.quite_time_after_gest = (uint8_t)tap_param_set[context_sel][index++];
 8005076:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800507a:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 800507e:	781a      	ldrb	r2, [r3, #0]
 8005080:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005084:	1c59      	adds	r1, r3, #1
 8005086:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 800508a:	4618      	mov	r0, r3
 800508c:	49dc      	ldr	r1, [pc, #880]	@ (8005400 <bmi323_context_switch_selection+0x7a4>)
 800508e:	4613      	mov	r3, r2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	4413      	add	r3, r2
 8005094:	005b      	lsls	r3, r3, #1
 8005096:	4403      	add	r3, r0
 8005098:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800509c:	b2da      	uxtb	r2, r3
 800509e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80050a2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80050a6:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68

        /* Set step counter configuration */
        index = 0;
 80050aa:	2300      	movs	r3, #0
 80050ac:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
        sens_cfg[3].type = BMI323_STEP_COUNTER;
 80050b0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80050b4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80050b8:	2205      	movs	r2, #5
 80050ba:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
        sens_cfg[3].cfg.step_counter.watermark_level = step_counter_param_set[context_sel][index++];
 80050be:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80050c2:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80050c6:	781a      	ldrb	r2, [r3, #0]
 80050c8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80050cc:	1c59      	adds	r1, r3, #1
 80050ce:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80050d2:	4618      	mov	r0, r3
 80050d4:	49cb      	ldr	r1, [pc, #812]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 80050d6:	2316      	movs	r3, #22
 80050d8:	fb02 f303 	mul.w	r3, r2, r3
 80050dc:	4403      	add	r3, r0
 80050de:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80050e2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80050e6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80050ea:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
        sens_cfg[3].cfg.step_counter.reset_counter = step_counter_param_set[context_sel][index++];
 80050ee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80050f2:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80050f6:	781a      	ldrb	r2, [r3, #0]
 80050f8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80050fc:	1c59      	adds	r1, r3, #1
 80050fe:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005102:	4618      	mov	r0, r3
 8005104:	49bf      	ldr	r1, [pc, #764]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 8005106:	2316      	movs	r3, #22
 8005108:	fb02 f303 	mul.w	r3, r2, r3
 800510c:	4403      	add	r3, r0
 800510e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005112:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005116:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800511a:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
        sens_cfg[3].cfg.step_counter.env_min_dist_up = step_counter_param_set[context_sel][index++];
 800511e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005122:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005126:	781a      	ldrb	r2, [r3, #0]
 8005128:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800512c:	1c59      	adds	r1, r3, #1
 800512e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005132:	4618      	mov	r0, r3
 8005134:	49b3      	ldr	r1, [pc, #716]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 8005136:	2316      	movs	r3, #22
 8005138:	fb02 f303 	mul.w	r3, r2, r3
 800513c:	4403      	add	r3, r0
 800513e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005142:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005146:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800514a:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
        sens_cfg[3].cfg.step_counter.env_coef_up = step_counter_param_set[context_sel][index++];
 800514e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005152:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005156:	781a      	ldrb	r2, [r3, #0]
 8005158:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800515c:	1c59      	adds	r1, r3, #1
 800515e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005162:	4618      	mov	r0, r3
 8005164:	49a7      	ldr	r1, [pc, #668]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 8005166:	2316      	movs	r3, #22
 8005168:	fb02 f303 	mul.w	r3, r2, r3
 800516c:	4403      	add	r3, r0
 800516e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005172:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005176:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800517a:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
        sens_cfg[3].cfg.step_counter.env_min_dist_down = step_counter_param_set[context_sel][index++];
 800517e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005182:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005186:	781a      	ldrb	r2, [r3, #0]
 8005188:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800518c:	1c59      	adds	r1, r3, #1
 800518e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005192:	4618      	mov	r0, r3
 8005194:	499b      	ldr	r1, [pc, #620]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 8005196:	2316      	movs	r3, #22
 8005198:	fb02 f303 	mul.w	r3, r2, r3
 800519c:	4403      	add	r3, r0
 800519e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80051a2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80051a6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80051aa:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
        sens_cfg[3].cfg.step_counter.env_coef_down = step_counter_param_set[context_sel][index++];
 80051ae:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80051b2:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80051b6:	781a      	ldrb	r2, [r3, #0]
 80051b8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80051bc:	1c59      	adds	r1, r3, #1
 80051be:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80051c2:	4618      	mov	r0, r3
 80051c4:	498f      	ldr	r1, [pc, #572]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 80051c6:	2316      	movs	r3, #22
 80051c8:	fb02 f303 	mul.w	r3, r2, r3
 80051cc:	4403      	add	r3, r0
 80051ce:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80051d2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80051d6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80051da:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
        sens_cfg[3].cfg.step_counter.mean_val_decay = step_counter_param_set[context_sel][index++];
 80051de:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80051e2:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80051e6:	781a      	ldrb	r2, [r3, #0]
 80051e8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80051ec:	1c59      	adds	r1, r3, #1
 80051ee:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80051f2:	4618      	mov	r0, r3
 80051f4:	4983      	ldr	r1, [pc, #524]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 80051f6:	2316      	movs	r3, #22
 80051f8:	fb02 f303 	mul.w	r3, r2, r3
 80051fc:	4403      	add	r3, r0
 80051fe:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005202:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005206:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800520a:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        sens_cfg[3].cfg.step_counter.mean_step_dur = step_counter_param_set[context_sel][index++];
 800520e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005212:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005216:	781a      	ldrb	r2, [r3, #0]
 8005218:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800521c:	1c59      	adds	r1, r3, #1
 800521e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005222:	4618      	mov	r0, r3
 8005224:	4977      	ldr	r1, [pc, #476]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 8005226:	2316      	movs	r3, #22
 8005228:	fb02 f303 	mul.w	r3, r2, r3
 800522c:	4403      	add	r3, r0
 800522e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005232:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005236:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800523a:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
        sens_cfg[3].cfg.step_counter.step_buffer_size = step_counter_param_set[context_sel][index++];
 800523e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005242:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005246:	781a      	ldrb	r2, [r3, #0]
 8005248:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800524c:	1c59      	adds	r1, r3, #1
 800524e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005252:	4618      	mov	r0, r3
 8005254:	496b      	ldr	r1, [pc, #428]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 8005256:	2316      	movs	r3, #22
 8005258:	fb02 f303 	mul.w	r3, r2, r3
 800525c:	4403      	add	r3, r0
 800525e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005262:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005266:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800526a:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
        sens_cfg[3].cfg.step_counter.filter_cascade_enabled = step_counter_param_set[context_sel][index++];
 800526e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005272:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005276:	781a      	ldrb	r2, [r3, #0]
 8005278:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800527c:	1c59      	adds	r1, r3, #1
 800527e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005282:	4618      	mov	r0, r3
 8005284:	495f      	ldr	r1, [pc, #380]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 8005286:	2316      	movs	r3, #22
 8005288:	fb02 f303 	mul.w	r3, r2, r3
 800528c:	4403      	add	r3, r0
 800528e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005292:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005296:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800529a:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
        sens_cfg[3].cfg.step_counter.step_counter_increment = step_counter_param_set[context_sel][index++];
 800529e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80052a2:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80052a6:	781a      	ldrb	r2, [r3, #0]
 80052a8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80052ac:	1c59      	adds	r1, r3, #1
 80052ae:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80052b2:	4618      	mov	r0, r3
 80052b4:	4953      	ldr	r1, [pc, #332]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 80052b6:	2316      	movs	r3, #22
 80052b8:	fb02 f303 	mul.w	r3, r2, r3
 80052bc:	4403      	add	r3, r0
 80052be:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80052c2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80052c6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80052ca:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        sens_cfg[3].cfg.step_counter.peak_duration_min_walking = step_counter_param_set[context_sel][index++];
 80052ce:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80052d2:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80052d6:	781a      	ldrb	r2, [r3, #0]
 80052d8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80052dc:	1c59      	adds	r1, r3, #1
 80052de:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80052e2:	4618      	mov	r0, r3
 80052e4:	4947      	ldr	r1, [pc, #284]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 80052e6:	2316      	movs	r3, #22
 80052e8:	fb02 f303 	mul.w	r3, r2, r3
 80052ec:	4403      	add	r3, r0
 80052ee:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80052f2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80052f6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80052fa:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
        sens_cfg[3].cfg.step_counter.peak_duration_min_running = step_counter_param_set[context_sel][index++];
 80052fe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005302:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005306:	781a      	ldrb	r2, [r3, #0]
 8005308:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800530c:	1c59      	adds	r1, r3, #1
 800530e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005312:	4618      	mov	r0, r3
 8005314:	493b      	ldr	r1, [pc, #236]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 8005316:	2316      	movs	r3, #22
 8005318:	fb02 f303 	mul.w	r3, r2, r3
 800531c:	4403      	add	r3, r0
 800531e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005322:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005326:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800532a:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
        sens_cfg[3].cfg.step_counter.activity_detection_factor = step_counter_param_set[context_sel][index++];
 800532e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005332:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005336:	781a      	ldrb	r2, [r3, #0]
 8005338:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800533c:	1c59      	adds	r1, r3, #1
 800533e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005342:	4618      	mov	r0, r3
 8005344:	492f      	ldr	r1, [pc, #188]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 8005346:	2316      	movs	r3, #22
 8005348:	fb02 f303 	mul.w	r3, r2, r3
 800534c:	4403      	add	r3, r0
 800534e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005352:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005356:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800535a:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
        sens_cfg[3].cfg.step_counter.activity_detection_thres = step_counter_param_set[context_sel][index++];
 800535e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005362:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005366:	781a      	ldrb	r2, [r3, #0]
 8005368:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800536c:	1c59      	adds	r1, r3, #1
 800536e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005372:	4618      	mov	r0, r3
 8005374:	4923      	ldr	r1, [pc, #140]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 8005376:	2316      	movs	r3, #22
 8005378:	fb02 f303 	mul.w	r3, r2, r3
 800537c:	4403      	add	r3, r0
 800537e:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005382:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005386:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800538a:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
        sens_cfg[3].cfg.step_counter.step_duration_max = step_counter_param_set[context_sel][index++];
 800538e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005392:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005396:	781a      	ldrb	r2, [r3, #0]
 8005398:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800539c:	1c59      	adds	r1, r3, #1
 800539e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80053a2:	4618      	mov	r0, r3
 80053a4:	4917      	ldr	r1, [pc, #92]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 80053a6:	2316      	movs	r3, #22
 80053a8:	fb02 f303 	mul.w	r3, r2, r3
 80053ac:	4403      	add	r3, r0
 80053ae:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80053b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80053b6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80053ba:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
        sens_cfg[3].cfg.step_counter.step_duration_window = step_counter_param_set[context_sel][index++];
 80053be:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80053c2:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80053c6:	781a      	ldrb	r2, [r3, #0]
 80053c8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80053cc:	1c59      	adds	r1, r3, #1
 80053ce:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80053d2:	4618      	mov	r0, r3
 80053d4:	490b      	ldr	r1, [pc, #44]	@ (8005404 <bmi323_context_switch_selection+0x7a8>)
 80053d6:	2316      	movs	r3, #22
 80053d8:	fb02 f303 	mul.w	r3, r2, r3
 80053dc:	4403      	add	r3, r0
 80053de:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80053e2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80053e6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80053ea:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        sens_cfg[3].cfg.step_counter.step_duration_pp_enabled = step_counter_param_set[context_sel][index++];
 80053ee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80053f2:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80053f6:	781a      	ldrb	r2, [r3, #0]
 80053f8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80053fc:	1c59      	adds	r1, r3, #1
 80053fe:	e003      	b.n	8005408 <bmi323_context_switch_selection+0x7ac>
 8005400:	24000044 	.word	0x24000044
 8005404:	24000080 	.word	0x24000080
 8005408:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 800540c:	4618      	mov	r0, r3
 800540e:	49e1      	ldr	r1, [pc, #900]	@ (8005794 <bmi323_context_switch_selection+0xb38>)
 8005410:	2316      	movs	r3, #22
 8005412:	fb02 f303 	mul.w	r3, r2, r3
 8005416:	4403      	add	r3, r0
 8005418:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800541c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005420:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005424:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
        sens_cfg[3].cfg.step_counter.step_duration_thres = step_counter_param_set[context_sel][index++];
 8005428:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800542c:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005430:	781a      	ldrb	r2, [r3, #0]
 8005432:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005436:	1c59      	adds	r1, r3, #1
 8005438:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 800543c:	4618      	mov	r0, r3
 800543e:	49d5      	ldr	r1, [pc, #852]	@ (8005794 <bmi323_context_switch_selection+0xb38>)
 8005440:	2316      	movs	r3, #22
 8005442:	fb02 f303 	mul.w	r3, r2, r3
 8005446:	4403      	add	r3, r0
 8005448:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800544c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005450:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005454:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
        sens_cfg[3].cfg.step_counter.mean_crossing_pp_enabled = step_counter_param_set[context_sel][index++];
 8005458:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800545c:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005460:	781a      	ldrb	r2, [r3, #0]
 8005462:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005466:	1c59      	adds	r1, r3, #1
 8005468:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 800546c:	4618      	mov	r0, r3
 800546e:	49c9      	ldr	r1, [pc, #804]	@ (8005794 <bmi323_context_switch_selection+0xb38>)
 8005470:	2316      	movs	r3, #22
 8005472:	fb02 f303 	mul.w	r3, r2, r3
 8005476:	4403      	add	r3, r0
 8005478:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800547c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005480:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005484:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
        sens_cfg[3].cfg.step_counter.mcr_threshold = step_counter_param_set[context_sel][index++];
 8005488:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800548c:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005490:	781a      	ldrb	r2, [r3, #0]
 8005492:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005496:	1c59      	adds	r1, r3, #1
 8005498:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 800549c:	4618      	mov	r0, r3
 800549e:	49bd      	ldr	r1, [pc, #756]	@ (8005794 <bmi323_context_switch_selection+0xb38>)
 80054a0:	2316      	movs	r3, #22
 80054a2:	fb02 f303 	mul.w	r3, r2, r3
 80054a6:	4403      	add	r3, r0
 80054a8:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80054ac:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80054b0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80054b4:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
        sens_cfg[3].cfg.step_counter.sc_12_res = step_counter_param_set[context_sel][index++];
 80054b8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80054bc:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80054c0:	781a      	ldrb	r2, [r3, #0]
 80054c2:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80054c6:	1c59      	adds	r1, r3, #1
 80054c8:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80054cc:	4618      	mov	r0, r3
 80054ce:	49b1      	ldr	r1, [pc, #708]	@ (8005794 <bmi323_context_switch_selection+0xb38>)
 80054d0:	2316      	movs	r3, #22
 80054d2:	fb02 f303 	mul.w	r3, r2, r3
 80054d6:	4403      	add	r3, r0
 80054d8:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80054dc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80054e0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80054e4:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6

        /* Set significant motion configuration */
        index = 0;
 80054e8:	2300      	movs	r3, #0
 80054ea:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
        sens_cfg[4].type = BMI323_SIG_MOTION;
 80054ee:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80054f2:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80054f6:	2202      	movs	r2, #2
 80054f8:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
        sens_cfg[4].cfg.sig_motion.block_size = sig_motion_param_set[context_sel][index++];
 80054fc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005500:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005504:	781a      	ldrb	r2, [r3, #0]
 8005506:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800550a:	1c59      	adds	r1, r3, #1
 800550c:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005510:	4618      	mov	r0, r3
 8005512:	49a1      	ldr	r1, [pc, #644]	@ (8005798 <bmi323_context_switch_selection+0xb3c>)
 8005514:	4613      	mov	r3, r2
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4413      	add	r3, r2
 800551a:	4403      	add	r3, r0
 800551c:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005520:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005524:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005528:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
        sens_cfg[4].cfg.sig_motion.peak_2_peak_min = sig_motion_param_set[context_sel][index++];
 800552c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005530:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005534:	781a      	ldrb	r2, [r3, #0]
 8005536:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800553a:	1c59      	adds	r1, r3, #1
 800553c:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005540:	4618      	mov	r0, r3
 8005542:	4995      	ldr	r1, [pc, #596]	@ (8005798 <bmi323_context_switch_selection+0xb3c>)
 8005544:	4613      	mov	r3, r2
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	4413      	add	r3, r2
 800554a:	4403      	add	r3, r0
 800554c:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005550:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005554:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005558:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
        sens_cfg[4].cfg.sig_motion.mcr_min = (uint8_t)sig_motion_param_set[context_sel][index++];
 800555c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005560:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005564:	781a      	ldrb	r2, [r3, #0]
 8005566:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800556a:	1c59      	adds	r1, r3, #1
 800556c:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005570:	4618      	mov	r0, r3
 8005572:	4989      	ldr	r1, [pc, #548]	@ (8005798 <bmi323_context_switch_selection+0xb3c>)
 8005574:	4613      	mov	r3, r2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	4403      	add	r3, r0
 800557c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005580:	b2da      	uxtb	r2, r3
 8005582:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005586:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800558a:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
        sens_cfg[4].cfg.sig_motion.peak_2_peak_max = sig_motion_param_set[context_sel][index++];
 800558e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005592:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005596:	781a      	ldrb	r2, [r3, #0]
 8005598:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800559c:	1c59      	adds	r1, r3, #1
 800559e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80055a2:	4618      	mov	r0, r3
 80055a4:	497c      	ldr	r1, [pc, #496]	@ (8005798 <bmi323_context_switch_selection+0xb3c>)
 80055a6:	4613      	mov	r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	4413      	add	r3, r2
 80055ac:	4403      	add	r3, r0
 80055ae:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80055b2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80055b6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80055ba:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
        sens_cfg[4].cfg.sig_motion.mcr_max = (uint8_t)sig_motion_param_set[context_sel][index++];
 80055be:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80055c2:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80055c6:	781a      	ldrb	r2, [r3, #0]
 80055c8:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80055cc:	1c59      	adds	r1, r3, #1
 80055ce:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80055d2:	4618      	mov	r0, r3
 80055d4:	4970      	ldr	r1, [pc, #448]	@ (8005798 <bmi323_context_switch_selection+0xb3c>)
 80055d6:	4613      	mov	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	4413      	add	r3, r2
 80055dc:	4403      	add	r3, r0
 80055de:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80055e2:	b2da      	uxtb	r2, r3
 80055e4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80055e8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80055ec:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2

        /* Set orientation configuration */
        index = 0;
 80055f0:	2300      	movs	r3, #0
 80055f2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
        sens_cfg[5].type = BMI323_ORIENTATION;
 80055f6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80055fa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80055fe:	2207      	movs	r2, #7
 8005600:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
        sens_cfg[5].cfg.orientation.ud_en = (uint8_t)orientation_param_set[context_sel][index++];
 8005604:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005608:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 800560c:	781a      	ldrb	r2, [r3, #0]
 800560e:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005612:	1c59      	adds	r1, r3, #1
 8005614:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005618:	4618      	mov	r0, r3
 800561a:	4960      	ldr	r1, [pc, #384]	@ (800579c <bmi323_context_switch_selection+0xb40>)
 800561c:	4613      	mov	r3, r2
 800561e:	00db      	lsls	r3, r3, #3
 8005620:	1a9b      	subs	r3, r3, r2
 8005622:	4403      	add	r3, r0
 8005624:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005628:	b2da      	uxtb	r2, r3
 800562a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800562e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005632:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
        sens_cfg[5].cfg.orientation.mode = (uint8_t)orientation_param_set[context_sel][index++];
 8005636:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800563a:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 800563e:	781a      	ldrb	r2, [r3, #0]
 8005640:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005644:	1c59      	adds	r1, r3, #1
 8005646:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 800564a:	4618      	mov	r0, r3
 800564c:	4953      	ldr	r1, [pc, #332]	@ (800579c <bmi323_context_switch_selection+0xb40>)
 800564e:	4613      	mov	r3, r2
 8005650:	00db      	lsls	r3, r3, #3
 8005652:	1a9b      	subs	r3, r3, r2
 8005654:	4403      	add	r3, r0
 8005656:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800565a:	b2da      	uxtb	r2, r3
 800565c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005660:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005664:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
        sens_cfg[5].cfg.orientation.blocking = (uint8_t)orientation_param_set[context_sel][index++];
 8005668:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800566c:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005670:	781a      	ldrb	r2, [r3, #0]
 8005672:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005676:	1c59      	adds	r1, r3, #1
 8005678:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 800567c:	4618      	mov	r0, r3
 800567e:	4947      	ldr	r1, [pc, #284]	@ (800579c <bmi323_context_switch_selection+0xb40>)
 8005680:	4613      	mov	r3, r2
 8005682:	00db      	lsls	r3, r3, #3
 8005684:	1a9b      	subs	r3, r3, r2
 8005686:	4403      	add	r3, r0
 8005688:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800568c:	b2da      	uxtb	r2, r3
 800568e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005692:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005696:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
        sens_cfg[5].cfg.orientation.theta = (uint8_t)orientation_param_set[context_sel][index++];
 800569a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800569e:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80056a2:	781a      	ldrb	r2, [r3, #0]
 80056a4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80056a8:	1c59      	adds	r1, r3, #1
 80056aa:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80056ae:	4618      	mov	r0, r3
 80056b0:	493a      	ldr	r1, [pc, #232]	@ (800579c <bmi323_context_switch_selection+0xb40>)
 80056b2:	4613      	mov	r3, r2
 80056b4:	00db      	lsls	r3, r3, #3
 80056b6:	1a9b      	subs	r3, r3, r2
 80056b8:	4403      	add	r3, r0
 80056ba:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80056be:	b2da      	uxtb	r2, r3
 80056c0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056c4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80056c8:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
        sens_cfg[5].cfg.orientation.hold_time = (uint8_t)orientation_param_set[context_sel][index++];
 80056cc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056d0:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 80056d4:	781a      	ldrb	r2, [r3, #0]
 80056d6:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 80056da:	1c59      	adds	r1, r3, #1
 80056dc:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 80056e0:	4618      	mov	r0, r3
 80056e2:	492e      	ldr	r1, [pc, #184]	@ (800579c <bmi323_context_switch_selection+0xb40>)
 80056e4:	4613      	mov	r3, r2
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	1a9b      	subs	r3, r3, r2
 80056ea:	4403      	add	r3, r0
 80056ec:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80056f0:	b2da      	uxtb	r2, r3
 80056f2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056f6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80056fa:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
        sens_cfg[5].cfg.orientation.slope_thres = (uint8_t)orientation_param_set[context_sel][index++];
 80056fe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005702:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005706:	781a      	ldrb	r2, [r3, #0]
 8005708:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800570c:	1c59      	adds	r1, r3, #1
 800570e:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005712:	4618      	mov	r0, r3
 8005714:	4921      	ldr	r1, [pc, #132]	@ (800579c <bmi323_context_switch_selection+0xb40>)
 8005716:	4613      	mov	r3, r2
 8005718:	00db      	lsls	r3, r3, #3
 800571a:	1a9b      	subs	r3, r3, r2
 800571c:	4403      	add	r3, r0
 800571e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005722:	b2da      	uxtb	r2, r3
 8005724:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005728:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800572c:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
        sens_cfg[5].cfg.orientation.hysteresis = (uint8_t)orientation_param_set[context_sel][index++];
 8005730:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005734:	f2a3 1319 	subw	r3, r3, #281	@ 0x119
 8005738:	781a      	ldrb	r2, [r3, #0]
 800573a:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 800573e:	1c59      	adds	r1, r3, #1
 8005740:	f887 111e 	strb.w	r1, [r7, #286]	@ 0x11e
 8005744:	4618      	mov	r0, r3
 8005746:	4915      	ldr	r1, [pc, #84]	@ (800579c <bmi323_context_switch_selection+0xb40>)
 8005748:	4613      	mov	r3, r2
 800574a:	00db      	lsls	r3, r3, #3
 800574c:	1a9b      	subs	r3, r3, r2
 800574e:	4403      	add	r3, r0
 8005750:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005754:	b2da      	uxtb	r2, r3
 8005756:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800575a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800575e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed

        /* Set the context configurations */
        rslt = bmi323_set_sensor_config(sens_cfg, BMI323_MAX_FEATURE, dev);
 8005762:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005766:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800576a:	f107 0008 	add.w	r0, r7, #8
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	2106      	movs	r1, #6
 8005772:	f7ff fa49 	bl	8004c08 <bmi323_set_sensor_config>
 8005776:	4603      	mov	r3, r0
 8005778:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 800577c:	e002      	b.n	8005784 <bmi323_context_switch_selection+0xb28>
    }
    else
    {
        rslt = BMI323_E_INVALID_CONTEXT_SEL;
 800577e:	23f3      	movs	r3, #243	@ 0xf3
 8005780:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    }

    return rslt;
 8005784:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
}
 8005788:	4618      	mov	r0, r3
 800578a:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	24000080 	.word	0x24000080
 8005798:	24000104 	.word	0x24000104
 800579c:	24000124 	.word	0x24000124

080057a0 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi3_dev *dev)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d00b      	beq.n	80057c6 <null_ptr_check+0x26>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	691b      	ldr	r3, [r3, #16]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d007      	beq.n	80057c6 <null_ptr_check+0x26>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	695b      	ldr	r3, [r3, #20]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d003      	beq.n	80057c6 <null_ptr_check+0x26>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	699b      	ldr	r3, [r3, #24]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d102      	bne.n	80057cc <null_ptr_check+0x2c>
    {
        rslt = BMI323_E_NULL_PTR;
 80057c6:	23ff      	movs	r3, #255	@ 0xff
 80057c8:	73fb      	strb	r3, [r7, #15]
 80057ca:	e001      	b.n	80057d0 <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI323_OK;
 80057cc:	2300      	movs	r3, #0
 80057ce:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80057d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3714      	adds	r7, #20
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr

080057e0 <bmi3_interface_init>:
float gyro_lsb_to_dps_2000(int16_t val) {
    return val / 16.384f;
}

int8_t bmi3_interface_init(struct bmi3_dev *bmi, uint8_t intf)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	460b      	mov	r3, r1
 80057ea:	70fb      	strb	r3, [r7, #3]
	int8_t rslt = BMI3_OK;
 80057ec:	2300      	movs	r3, #0
 80057ee:	73fb      	strb	r3, [r7, #15]

		bmi->intf = BMI3_SPI_INTF;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	725a      	strb	r2, [r3, #9]
		bmi->read = (bmi3_read_fptr_t)SensorAPI_SPIx_Read;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	4a0a      	ldr	r2, [pc, #40]	@ (8005824 <bmi3_interface_init+0x44>)
 80057fa:	611a      	str	r2, [r3, #16]
		bmi->write = (bmi3_write_fptr_t)SensorAPI_SPIx_Write;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	4a0a      	ldr	r2, [pc, #40]	@ (8005828 <bmi3_interface_init+0x48>)
 8005800:	615a      	str	r2, [r3, #20]

	/* Assign device address to interface pointer */
	bmi->intf_ptr = &bmi323_dev_addr;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	4a09      	ldr	r2, [pc, #36]	@ (800582c <bmi3_interface_init+0x4c>)
 8005806:	605a      	str	r2, [r3, #4]

	/* Configure delay in microseconds */
	bmi->delay_us = bst_delay_us;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a09      	ldr	r2, [pc, #36]	@ (8005830 <bmi3_interface_init+0x50>)
 800580c:	619a      	str	r2, [r3, #24]

	/* Configure max read/write length (in bytes) ( Supported length depends on target machine) */
	bmi->read_write_len = READ_WRITE_LEN;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2220      	movs	r2, #32
 8005812:	81da      	strh	r2, [r3, #14]

	return rslt;
 8005814:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005818:	4618      	mov	r0, r3
 800581a:	3714      	adds	r7, #20
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr
 8005824:	08005a31 	.word	0x08005a31
 8005828:	08005ab1 	.word	0x08005ab1
 800582c:	24000804 	.word	0x24000804
 8005830:	080059f9 	.word	0x080059f9

08005834 <Init_BMI323>:

int8_t Init_BMI323()
{ // START INIT
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
	int8_t rslt = BMI3_OK;
 800583a:	2300      	movs	r3, #0
 800583c:	71fb      	strb	r3, [r7, #7]
	uint8_t chipid;


	rslt = bmi3_interface_init(dev, BMI3_SPI_INTF);
 800583e:	4b24      	ldr	r3, [pc, #144]	@ (80058d0 <Init_BMI323+0x9c>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2100      	movs	r1, #0
 8005844:	4618      	mov	r0, r3
 8005846:	f7ff ffcb 	bl	80057e0 <bmi3_interface_init>
 800584a:	4603      	mov	r3, r0
 800584c:	71fb      	strb	r3, [r7, #7]

	bst_delay_us(100000, dev->intf_ptr);
 800584e:	4b20      	ldr	r3, [pc, #128]	@ (80058d0 <Init_BMI323+0x9c>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	4619      	mov	r1, r3
 8005856:	481f      	ldr	r0, [pc, #124]	@ (80058d4 <Init_BMI323+0xa0>)
 8005858:	f000 f8ce 	bl	80059f8 <bst_delay_us>

	/* Initialize bmi323. */
	rslt = bmi323_init(dev);
 800585c:	4b1c      	ldr	r3, [pc, #112]	@ (80058d0 <Init_BMI323+0x9c>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4618      	mov	r0, r3
 8005862:	f7ff f9a1 	bl	8004ba8 <bmi323_init>
 8005866:	4603      	mov	r3, r0
 8005868:	71fb      	strb	r3, [r7, #7]

	if (rslt != BMI3_OK)
 800586a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d008      	beq.n	8005884 <Init_BMI323+0x50>
	{
		printf("bmi323_init() failed, error code: %d\r\n", rslt);
 8005872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005876:	4619      	mov	r1, r3
 8005878:	4817      	ldr	r0, [pc, #92]	@ (80058d8 <Init_BMI323+0xa4>)
 800587a:	f00f fbf3 	bl	8015064 <iprintf>
		return rslt;
 800587e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005882:	e021      	b.n	80058c8 <Init_BMI323+0x94>
	}

	rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, &chipid, 1, dev);
 8005884:	4b12      	ldr	r3, [pc, #72]	@ (80058d0 <Init_BMI323+0x9c>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	1db9      	adds	r1, r7, #6
 800588a:	2201      	movs	r2, #1
 800588c:	2000      	movs	r0, #0
 800588e:	f7fc fa46 	bl	8001d1e <bmi3_get_regs>
 8005892:	4603      	mov	r3, r0
 8005894:	71fb      	strb	r3, [r7, #7]
	if (rslt != BMI3_OK)
 8005896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d008      	beq.n	80058b0 <Init_BMI323+0x7c>
	{
		printf("read chip ID failed, error code: %d\r\n", rslt);
 800589e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058a2:	4619      	mov	r1, r3
 80058a4:	480d      	ldr	r0, [pc, #52]	@ (80058dc <Init_BMI323+0xa8>)
 80058a6:	f00f fbdd 	bl	8015064 <iprintf>
		return rslt;
 80058aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ae:	e00b      	b.n	80058c8 <Init_BMI323+0x94>
	//printf("Result of self-test error is %d\n", st_result_status.self_test_err_rslt);
	//printf("Result of ST_result is %d\n", st_result_status.self_test_rslt);
#endif

	#if defined(ACC_GYRO)
	Open_BMI323_ACC(dev);
 80058b0:	4b07      	ldr	r3, [pc, #28]	@ (80058d0 <Init_BMI323+0x9c>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4618      	mov	r0, r3
 80058b6:	f000 f813 	bl	80058e0 <Open_BMI323_ACC>
	Open_BMI323_GYRO(dev);
 80058ba:	4b05      	ldr	r3, [pc, #20]	@ (80058d0 <Init_BMI323+0x9c>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4618      	mov	r0, r3
 80058c0:	f000 f854 	bl	800596c <Open_BMI323_GYRO>
	#endif

	//rslt += bmi3_perform_gyro_sc(BMI3_SC_SENSITIVITY_EN, 1, selfcal_rslt, dev);

	return rslt;
 80058c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3708      	adds	r7, #8
 80058cc:	46bd      	mov	sp, r7
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	24000150 	.word	0x24000150
 80058d4:	000186a0 	.word	0x000186a0
 80058d8:	080188f4 	.word	0x080188f4
 80058dc:	0801891c 	.word	0x0801891c

080058e0 <Open_BMI323_ACC>:

int8_t Open_BMI323_ACC()
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b08c      	sub	sp, #48	@ 0x30
 80058e4:	af00      	add	r7, sp, #0
	int8_t rslt = BMI3_OK;
 80058e6:	2300      	movs	r3, #0
 80058e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Sensor configuration structure */
	struct bmi3_sens_config config = { 0 };
 80058ec:	463b      	mov	r3, r7
 80058ee:	222e      	movs	r2, #46	@ 0x2e
 80058f0:	2100      	movs	r1, #0
 80058f2:	4618      	mov	r0, r3
 80058f4:	f00f fd1e 	bl	8015334 <memset>

	config.type = BMI3_ACCEL;
 80058f8:	2300      	movs	r3, #0
 80058fa:	703b      	strb	r3, [r7, #0]

	/* Get the previous or default configuration settings */
	rslt = bmi323_get_sensor_config(&config, 1, dev);
 80058fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005968 <Open_BMI323_ACC+0x88>)
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	463b      	mov	r3, r7
 8005902:	2101      	movs	r1, #1
 8005904:	4618      	mov	r0, r3
 8005906:	f7ff f994 	bl	8004c32 <bmi323_get_sensor_config>
 800590a:	4603      	mov	r3, r0
 800590c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (rslt == BMI3_OK)
 8005910:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005914:	2b00      	cmp	r3, #0
 8005916:	d121      	bne.n	800595c <Open_BMI323_ACC+0x7c>
		* Note : By default accel is disabled. The accel will get enable by selecting the mode.
		*/
		config.cfg.acc.acc_mode = BMI3_ACC_MODE_LOW_PWR;
	#else
		/* The Accel bandwidth coefficient defines the 3 dB cutoff frequency in relation to the ODR. */
		config.cfg.acc.bwp = BMI3_ACC_BW_ODR_HALF;
 8005918:	2300      	movs	r3, #0
 800591a:	70fb      	strb	r3, [r7, #3]

		/* Set number of average samples for accel. */
		config.cfg.acc.avg_num = BMI3_ACC_AVG64;
 800591c:	2306      	movs	r3, #6
 800591e:	71bb      	strb	r3, [r7, #6]

		/* Enable the accel mode where averaging of samples
		* will be done based on above set bandwidth and ODR.
		* Note : By default accel is disabled. The accel will get enable by selecting the mode.
		*/
		config.cfg.acc.acc_mode = BMI3_ACC_MODE_HIGH_PERF;
 8005920:	2307      	movs	r3, #7
 8005922:	713b      	strb	r3, [r7, #4]
	#endif


		config.cfg.acc.odr      = BMI3_ACC_ODR_100HZ;
 8005924:	2308      	movs	r3, #8
 8005926:	70bb      	strb	r3, [r7, #2]

		/* Gravity range of the sensor (+/- 2G, 4G, 8G, 16G). */
		config.cfg.acc.range     = BMI3_ACC_RANGE_8G;
 8005928:	2302      	movs	r3, #2
 800592a:	717b      	strb	r3, [r7, #5]

		/* Set the configurations */
		rslt = bmi323_set_sensor_config(&config, 1, dev);
 800592c:	4b0e      	ldr	r3, [pc, #56]	@ (8005968 <Open_BMI323_ACC+0x88>)
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	463b      	mov	r3, r7
 8005932:	2101      	movs	r1, #1
 8005934:	4618      	mov	r0, r3
 8005936:	f7ff f967 	bl	8004c08 <bmi323_set_sensor_config>
 800593a:	4603      	mov	r3, r0
 800593c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (rslt != BMI3_OK)
 8005940:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005944:	2b00      	cmp	r3, #0
 8005946:	d109      	bne.n	800595c <Open_BMI323_ACC+0x7c>
		else
		{
			//printf("Open ACC set successfully\r\n");

			/* Get the configuration settings for validation */
			rslt = bmi323_get_sensor_config(&config, 1, dev);
 8005948:	4b07      	ldr	r3, [pc, #28]	@ (8005968 <Open_BMI323_ACC+0x88>)
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	463b      	mov	r3, r7
 800594e:	2101      	movs	r1, #1
 8005950:	4618      	mov	r0, r3
 8005952:	f7ff f96e 	bl	8004c32 <bmi323_get_sensor_config>
 8005956:	4603      	mov	r3, r0
 8005958:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				//printf("avg_num = %d\r\n", config.cfg.acc.avg_num);
			}
		}
	}

	return rslt;
 800595c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005960:	4618      	mov	r0, r3
 8005962:	3730      	adds	r7, #48	@ 0x30
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}
 8005968:	24000150 	.word	0x24000150

0800596c <Open_BMI323_GYRO>:

	return rslt;
}

int8_t Open_BMI323_GYRO()
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b08c      	sub	sp, #48	@ 0x30
 8005970:	af00      	add	r7, sp, #0
	int8_t rslt = BMI3_OK;
 8005972:	2300      	movs	r3, #0
 8005974:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Sensor configuration structure */
	struct bmi3_sens_config config = { 0 };
 8005978:	463b      	mov	r3, r7
 800597a:	222e      	movs	r2, #46	@ 0x2e
 800597c:	2100      	movs	r1, #0
 800597e:	4618      	mov	r0, r3
 8005980:	f00f fcd8 	bl	8015334 <memset>

	config.type = BMI3_GYRO;
 8005984:	2301      	movs	r3, #1
 8005986:	703b      	strb	r3, [r7, #0]

	/* Get the previous or default configuration settings */
	rslt = bmi323_get_sensor_config(&config, 1, dev);
 8005988:	4b1a      	ldr	r3, [pc, #104]	@ (80059f4 <Open_BMI323_GYRO+0x88>)
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	463b      	mov	r3, r7
 800598e:	2101      	movs	r1, #1
 8005990:	4618      	mov	r0, r3
 8005992:	f7ff f94e 	bl	8004c32 <bmi323_get_sensor_config>
 8005996:	4603      	mov	r3, r0
 8005998:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (rslt == BMI3_OK)
 800599c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d121      	bne.n	80059e8 <Open_BMI323_GYRO+0x7c>
	{
		config.cfg.gyr.odr = BMI3_GYR_ODR_100HZ;
 80059a4:	2308      	movs	r3, #8
 80059a6:	70bb      	strb	r3, [r7, #2]
		/* Gyroscope Angular Rate Measurement Range. By default the range is 2000dps. */
		config.cfg.gyr.range = BMI3_GYR_RANGE_2000DPS;
 80059a8:	2304      	movs	r3, #4
 80059aa:	717b      	strb	r3, [r7, #5]
		/*	The Gyroscope bandwidth coefficient defines the 3 dB cutoff frequency in relation to the ODR
		*	Value	Name	  Description
		*	  0   odr_half	 BW = gyr_odr/2
		*	  1  odr_quarter BW = gyr_odr/4
		*/
		config.cfg.gyr.bwp = BMI3_GYR_BW_ODR_HALF;
 80059ac:	2300      	movs	r3, #0
 80059ae:	70fb      	strb	r3, [r7, #3]
		/* By default the gyro is disabled. Gyro is enabled by selecting the mode. */
		config.cfg.gyr.gyr_mode = BMI3_GYR_MODE_HIGH_PERF;
 80059b0:	2307      	movs	r3, #7
 80059b2:	713b      	strb	r3, [r7, #4]
		*  011     avg_8   Averaging of 8 samples
		*  100     avg_16  Averaging of 16 samples
		*  101     avg_32  Averaging of 32 samples
		*  110     avg_64  Averaging of 64 samples
		*/
		config.cfg.gyr.avg_num = BMI3_GYR_AVG64;
 80059b4:	2306      	movs	r3, #6
 80059b6:	71bb      	strb	r3, [r7, #6]
	#endif

		/* Set the configurations */
		rslt = bmi323_set_sensor_config(&config, 1, dev);
 80059b8:	4b0e      	ldr	r3, [pc, #56]	@ (80059f4 <Open_BMI323_GYRO+0x88>)
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	463b      	mov	r3, r7
 80059be:	2101      	movs	r1, #1
 80059c0:	4618      	mov	r0, r3
 80059c2:	f7ff f921 	bl	8004c08 <bmi323_set_sensor_config>
 80059c6:	4603      	mov	r3, r0
 80059c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (rslt != BMI3_OK)
 80059cc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d109      	bne.n	80059e8 <Open_BMI323_GYRO+0x7c>
		else
		{
			//printf("Open GYRO successfully\r\n");

			/* Get the configuration settings for validation */
			rslt = bmi323_get_sensor_config(&config, 1, dev);
 80059d4:	4b07      	ldr	r3, [pc, #28]	@ (80059f4 <Open_BMI323_GYRO+0x88>)
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	463b      	mov	r3, r7
 80059da:	2101      	movs	r1, #1
 80059dc:	4618      	mov	r0, r3
 80059de:	f7ff f928 	bl	8004c32 <bmi323_get_sensor_config>
 80059e2:	4603      	mov	r3, r0
 80059e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				//printf("avg_num = %d\r\n", config.cfg.gyr.avg_num);
			}
		}
	}

	return rslt;
 80059e8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3730      	adds	r7, #48	@ 0x30
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}
 80059f4:	24000150 	.word	0x24000150

080059f8 <bst_delay_us>:

extern SPI_HandleTypeDef hspi1;


void bst_delay_us(uint32_t period, void *intf_ptr)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b085      	sub	sp, #20
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
//	HAL_Delay(period/1000);
	uint32_t i;

	while(period--)
 8005a02:	e008      	b.n	8005a16 <bst_delay_us+0x1e>
	{
		for(i = 0; i < 84; i++)
 8005a04:	2300      	movs	r3, #0
 8005a06:	60fb      	str	r3, [r7, #12]
 8005a08:	e002      	b.n	8005a10 <bst_delay_us+0x18>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	3301      	adds	r3, #1
 8005a0e:	60fb      	str	r3, [r7, #12]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2b53      	cmp	r3, #83	@ 0x53
 8005a14:	d9f9      	bls.n	8005a0a <bst_delay_us+0x12>
	while(period--)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	1e5a      	subs	r2, r3, #1
 8005a1a:	607a      	str	r2, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1f1      	bne.n	8005a04 <bst_delay_us+0xc>
		{
			;
		}
	}
}
 8005a20:	bf00      	nop
 8005a22:	bf00      	nop
 8005a24:	3714      	adds	r7, #20
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
	...

08005a30 <SensorAPI_SPIx_Read>:

#if defined(USE_BOSCH_SENSOR_API)


int8_t SensorAPI_SPIx_Read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af02      	add	r7, sp, #8
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	607a      	str	r2, [r7, #4]
 8005a3a:	603b      	str	r3, [r7, #0]
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	73fb      	strb	r3, [r7, #15]
    GTXBuffer[0] = reg_addr | 0x80;
 8005a40:	7bfb      	ldrb	r3, [r7, #15]
 8005a42:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	4b14      	ldr	r3, [pc, #80]	@ (8005a9c <SensorAPI_SPIx_Read+0x6c>)
 8005a4a:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET); // NSS low
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	2110      	movs	r1, #16
 8005a50:	4813      	ldr	r0, [pc, #76]	@ (8005aa0 <SensorAPI_SPIx_Read+0x70>)
 8005a52:	f003 f8c3 	bl	8008bdc <HAL_GPIO_WritePin>

    //HAL_SPI_TransmitReceive(&hspi2, pTxData, pRxData, ReadNumbr+1, BUS_TIMEOUT); // timeout 1000msec;
    HAL_SPI_TransmitReceive(&hspi1, GTXBuffer, GRXBuffer, length+1, BUS_TIMEOUT); // timeout 1000msec;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005a62:	9200      	str	r2, [sp, #0]
 8005a64:	4a0f      	ldr	r2, [pc, #60]	@ (8005aa4 <SensorAPI_SPIx_Read+0x74>)
 8005a66:	490d      	ldr	r1, [pc, #52]	@ (8005a9c <SensorAPI_SPIx_Read+0x6c>)
 8005a68:	480f      	ldr	r0, [pc, #60]	@ (8005aa8 <SensorAPI_SPIx_Read+0x78>)
 8005a6a:	f009 fb75 	bl	800f158 <HAL_SPI_TransmitReceive>
    while(hspi1.State == HAL_SPI_STATE_BUSY);  // wait for xmission complete
 8005a6e:	bf00      	nop
 8005a70:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa8 <SensorAPI_SPIx_Read+0x78>)
 8005a72:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005a76:	b2db      	uxtb	r3, r3
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d0f9      	beq.n	8005a70 <SensorAPI_SPIx_Read+0x40>

    HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_SET); // NSS high
 8005a7c:	2201      	movs	r2, #1
 8005a7e:	2110      	movs	r1, #16
 8005a80:	4807      	ldr	r0, [pc, #28]	@ (8005aa0 <SensorAPI_SPIx_Read+0x70>)
 8005a82:	f003 f8ab 	bl	8008bdc <HAL_GPIO_WritePin>
    memcpy(reg_data, GRXBuffer+1, length);
 8005a86:	4b09      	ldr	r3, [pc, #36]	@ (8005aac <SensorAPI_SPIx_Read+0x7c>)
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	4619      	mov	r1, r3
 8005a8c:	68b8      	ldr	r0, [r7, #8]
 8005a8e:	f00f fcd0 	bl	8015432 <memcpy>

    return 0;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	24000808 	.word	0x24000808
 8005aa0:	58020000 	.word	0x58020000
 8005aa4:	24000a08 	.word	0x24000a08
 8005aa8:	24001804 	.word	0x24001804
 8005aac:	24000a09 	.word	0x24000a09

08005ab0 <SensorAPI_SPIx_Write>:

int8_t SensorAPI_SPIx_Write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60b9      	str	r1, [r7, #8]
 8005ab8:	607a      	str	r2, [r7, #4]
 8005aba:	603b      	str	r3, [r7, #0]
 8005abc:	4603      	mov	r3, r0
 8005abe:	73fb      	strb	r3, [r7, #15]
    GTXBuffer[0] = reg_addr & 0x7F;
 8005ac0:	7bfb      	ldrb	r3, [r7, #15]
 8005ac2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ac6:	b2da      	uxtb	r2, r3
 8005ac8:	4b13      	ldr	r3, [pc, #76]	@ (8005b18 <SensorAPI_SPIx_Write+0x68>)
 8005aca:	701a      	strb	r2, [r3, #0]
    memcpy(&GTXBuffer[1], reg_data, length);
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	68b9      	ldr	r1, [r7, #8]
 8005ad0:	4812      	ldr	r0, [pc, #72]	@ (8005b1c <SensorAPI_SPIx_Write+0x6c>)
 8005ad2:	f00f fcae 	bl	8015432 <memcpy>

    HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET); // NSS low
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	2110      	movs	r1, #16
 8005ada:	4811      	ldr	r0, [pc, #68]	@ (8005b20 <SensorAPI_SPIx_Write+0x70>)
 8005adc:	f003 f87e 	bl	8008bdc <HAL_GPIO_WritePin>

    //HAL_SPI_TransmitReceive(&hspi2, pTxData, pRxData, WriteNumbr+1, BUS_TIMEOUT); // send register address + write data
    HAL_SPI_Transmit(&hspi1, GTXBuffer, length+1, BUS_TIMEOUT); // send register address + write data
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005aec:	490a      	ldr	r1, [pc, #40]	@ (8005b18 <SensorAPI_SPIx_Write+0x68>)
 8005aee:	480d      	ldr	r0, [pc, #52]	@ (8005b24 <SensorAPI_SPIx_Write+0x74>)
 8005af0:	f008 fed2 	bl	800e898 <HAL_SPI_Transmit>
    while(hspi1.State == HAL_SPI_STATE_BUSY);  // wait for xmission complete
 8005af4:	bf00      	nop
 8005af6:	4b0b      	ldr	r3, [pc, #44]	@ (8005b24 <SensorAPI_SPIx_Write+0x74>)
 8005af8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d0f9      	beq.n	8005af6 <SensorAPI_SPIx_Write+0x46>

    HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_SET); // NSS high
 8005b02:	2201      	movs	r2, #1
 8005b04:	2110      	movs	r1, #16
 8005b06:	4806      	ldr	r0, [pc, #24]	@ (8005b20 <SensorAPI_SPIx_Write+0x70>)
 8005b08:	f003 f868 	bl	8008bdc <HAL_GPIO_WritePin>

    return 0;
 8005b0c:	2300      	movs	r3, #0
}
 8005b0e:	4618      	mov	r0, r3
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}
 8005b16:	bf00      	nop
 8005b18:	24000808 	.word	0x24000808
 8005b1c:	24000809 	.word	0x24000809
 8005b20:	58020000 	.word	0x58020000
 8005b24:	24001804 	.word	0x24001804

08005b28 <bno055_init>:
 8005b28:	b590      	push	{r4, r7, lr}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	23ff      	movs	r3, #255	@ 0xff
 8005b32:	73fb      	strb	r3, [r7, #15]
 8005b34:	2300      	movs	r3, #0
 8005b36:	73bb      	strb	r3, [r7, #14]
 8005b38:	2300      	movs	r3, #0
 8005b3a:	737b      	strb	r3, [r7, #13]
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	813b      	strh	r3, [r7, #8]
 8005b40:	4a58      	ldr	r2, [pc, #352]	@ (8005ca4 <bno055_init+0x17c>)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	6013      	str	r3, [r2, #0]
 8005b46:	4b57      	ldr	r3, [pc, #348]	@ (8005ca4 <bno055_init+0x17c>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68dc      	ldr	r4, [r3, #12]
 8005b4c:	4b55      	ldr	r3, [pc, #340]	@ (8005ca4 <bno055_init+0x17c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	7a58      	ldrb	r0, [r3, #9]
 8005b52:	f107 020d 	add.w	r2, r7, #13
 8005b56:	2301      	movs	r3, #1
 8005b58:	2107      	movs	r1, #7
 8005b5a:	47a0      	blx	r4
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	73fb      	strb	r3, [r7, #15]
 8005b60:	4b50      	ldr	r3, [pc, #320]	@ (8005ca4 <bno055_init+0x17c>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	691c      	ldr	r4, [r3, #16]
 8005b66:	4b4f      	ldr	r3, [pc, #316]	@ (8005ca4 <bno055_init+0x17c>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	7a58      	ldrb	r0, [r3, #9]
 8005b6c:	f107 020e 	add.w	r2, r7, #14
 8005b70:	2301      	movs	r3, #1
 8005b72:	2100      	movs	r1, #0
 8005b74:	47a0      	blx	r4
 8005b76:	4603      	mov	r3, r0
 8005b78:	b2da      	uxtb	r2, r3
 8005b7a:	7bfb      	ldrb	r3, [r7, #15]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	73fb      	strb	r3, [r7, #15]
 8005b82:	4b48      	ldr	r3, [pc, #288]	@ (8005ca4 <bno055_init+0x17c>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	7bba      	ldrb	r2, [r7, #14]
 8005b88:	701a      	strb	r2, [r3, #0]
 8005b8a:	4b46      	ldr	r3, [pc, #280]	@ (8005ca4 <bno055_init+0x17c>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	691c      	ldr	r4, [r3, #16]
 8005b90:	4b44      	ldr	r3, [pc, #272]	@ (8005ca4 <bno055_init+0x17c>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	7a58      	ldrb	r0, [r3, #9]
 8005b96:	f107 020e 	add.w	r2, r7, #14
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	2101      	movs	r1, #1
 8005b9e:	47a0      	blx	r4
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	b2da      	uxtb	r2, r3
 8005ba4:	7bfb      	ldrb	r3, [r7, #15]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	73fb      	strb	r3, [r7, #15]
 8005bac:	4b3d      	ldr	r3, [pc, #244]	@ (8005ca4 <bno055_init+0x17c>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	7bba      	ldrb	r2, [r7, #14]
 8005bb2:	715a      	strb	r2, [r3, #5]
 8005bb4:	4b3b      	ldr	r3, [pc, #236]	@ (8005ca4 <bno055_init+0x17c>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	691c      	ldr	r4, [r3, #16]
 8005bba:	4b3a      	ldr	r3, [pc, #232]	@ (8005ca4 <bno055_init+0x17c>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	7a58      	ldrb	r0, [r3, #9]
 8005bc0:	f107 020e 	add.w	r2, r7, #14
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	2102      	movs	r1, #2
 8005bc8:	47a0      	blx	r4
 8005bca:	4603      	mov	r3, r0
 8005bcc:	b2da      	uxtb	r2, r3
 8005bce:	7bfb      	ldrb	r3, [r7, #15]
 8005bd0:	4413      	add	r3, r2
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	73fb      	strb	r3, [r7, #15]
 8005bd6:	4b33      	ldr	r3, [pc, #204]	@ (8005ca4 <bno055_init+0x17c>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	7bba      	ldrb	r2, [r7, #14]
 8005bdc:	719a      	strb	r2, [r3, #6]
 8005bde:	4b31      	ldr	r3, [pc, #196]	@ (8005ca4 <bno055_init+0x17c>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	691c      	ldr	r4, [r3, #16]
 8005be4:	4b2f      	ldr	r3, [pc, #188]	@ (8005ca4 <bno055_init+0x17c>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	7a58      	ldrb	r0, [r3, #9]
 8005bea:	f107 020e 	add.w	r2, r7, #14
 8005bee:	2301      	movs	r3, #1
 8005bf0:	2103      	movs	r1, #3
 8005bf2:	47a0      	blx	r4
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	7bfb      	ldrb	r3, [r7, #15]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	b2db      	uxtb	r3, r3
 8005bfe:	73fb      	strb	r3, [r7, #15]
 8005c00:	4b28      	ldr	r3, [pc, #160]	@ (8005ca4 <bno055_init+0x17c>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	7bba      	ldrb	r2, [r7, #14]
 8005c06:	71da      	strb	r2, [r3, #7]
 8005c08:	4b26      	ldr	r3, [pc, #152]	@ (8005ca4 <bno055_init+0x17c>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	691c      	ldr	r4, [r3, #16]
 8005c0e:	4b25      	ldr	r3, [pc, #148]	@ (8005ca4 <bno055_init+0x17c>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	7a58      	ldrb	r0, [r3, #9]
 8005c14:	f107 020e 	add.w	r2, r7, #14
 8005c18:	2301      	movs	r3, #1
 8005c1a:	2106      	movs	r1, #6
 8005c1c:	47a0      	blx	r4
 8005c1e:	4603      	mov	r3, r0
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	7bfb      	ldrb	r3, [r7, #15]
 8005c24:	4413      	add	r3, r2
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	73fb      	strb	r3, [r7, #15]
 8005c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8005ca4 <bno055_init+0x17c>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	7bba      	ldrb	r2, [r7, #14]
 8005c30:	721a      	strb	r2, [r3, #8]
 8005c32:	4b1c      	ldr	r3, [pc, #112]	@ (8005ca4 <bno055_init+0x17c>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	691c      	ldr	r4, [r3, #16]
 8005c38:	4b1a      	ldr	r3, [pc, #104]	@ (8005ca4 <bno055_init+0x17c>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	7a58      	ldrb	r0, [r3, #9]
 8005c3e:	f107 0208 	add.w	r2, r7, #8
 8005c42:	2302      	movs	r3, #2
 8005c44:	2104      	movs	r1, #4
 8005c46:	47a0      	blx	r4
 8005c48:	4603      	mov	r3, r0
 8005c4a:	b2da      	uxtb	r2, r3
 8005c4c:	7bfb      	ldrb	r3, [r7, #15]
 8005c4e:	4413      	add	r3, r2
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	73fb      	strb	r3, [r7, #15]
 8005c54:	7a3b      	ldrb	r3, [r7, #8]
 8005c56:	723b      	strb	r3, [r7, #8]
 8005c58:	7a7b      	ldrb	r3, [r7, #9]
 8005c5a:	021b      	lsls	r3, r3, #8
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	7a3b      	ldrb	r3, [r7, #8]
 8005c60:	4619      	mov	r1, r3
 8005c62:	4b10      	ldr	r3, [pc, #64]	@ (8005ca4 <bno055_init+0x17c>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	430a      	orrs	r2, r1
 8005c68:	b292      	uxth	r2, r2
 8005c6a:	805a      	strh	r2, [r3, #2]
 8005c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8005ca4 <bno055_init+0x17c>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	691c      	ldr	r4, [r3, #16]
 8005c72:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca4 <bno055_init+0x17c>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	7a58      	ldrb	r0, [r3, #9]
 8005c78:	f107 020e 	add.w	r2, r7, #14
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	2107      	movs	r1, #7
 8005c80:	47a0      	blx	r4
 8005c82:	4603      	mov	r3, r0
 8005c84:	b2da      	uxtb	r2, r3
 8005c86:	7bfb      	ldrb	r3, [r7, #15]
 8005c88:	4413      	add	r3, r2
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	73fb      	strb	r3, [r7, #15]
 8005c8e:	4b05      	ldr	r3, [pc, #20]	@ (8005ca4 <bno055_init+0x17c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	7bba      	ldrb	r2, [r7, #14]
 8005c94:	711a      	strb	r2, [r3, #4]
 8005c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3714      	adds	r7, #20
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd90      	pop	{r4, r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	24001208 	.word	0x24001208

08005ca8 <bno055_write_register>:
 8005ca8:	b590      	push	{r4, r7, lr}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	4603      	mov	r3, r0
 8005cb0:	6039      	str	r1, [r7, #0]
 8005cb2:	71fb      	strb	r3, [r7, #7]
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	71bb      	strb	r3, [r7, #6]
 8005cb8:	23ff      	movs	r3, #255	@ 0xff
 8005cba:	73fb      	strb	r3, [r7, #15]
 8005cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8005cf0 <bno055_write_register+0x48>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d102      	bne.n	8005cca <bno055_write_register+0x22>
 8005cc4:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8005cc8:	e00d      	b.n	8005ce6 <bno055_write_register+0x3e>
 8005cca:	4b09      	ldr	r3, [pc, #36]	@ (8005cf0 <bno055_write_register+0x48>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68dc      	ldr	r4, [r3, #12]
 8005cd0:	4b07      	ldr	r3, [pc, #28]	@ (8005cf0 <bno055_write_register+0x48>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	7a58      	ldrb	r0, [r3, #9]
 8005cd6:	79bb      	ldrb	r3, [r7, #6]
 8005cd8:	79f9      	ldrb	r1, [r7, #7]
 8005cda:	683a      	ldr	r2, [r7, #0]
 8005cdc:	47a0      	blx	r4
 8005cde:	4603      	mov	r3, r0
 8005ce0:	73fb      	strb	r3, [r7, #15]
 8005ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3714      	adds	r7, #20
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd90      	pop	{r4, r7, pc}
 8005cee:	bf00      	nop
 8005cf0:	24001208 	.word	0x24001208

08005cf4 <bno055_write_page_id>:
 8005cf4:	b590      	push	{r4, r7, lr}
 8005cf6:	b085      	sub	sp, #20
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	71fb      	strb	r3, [r7, #7]
 8005cfe:	23ff      	movs	r3, #255	@ 0xff
 8005d00:	73fb      	strb	r3, [r7, #15]
 8005d02:	2300      	movs	r3, #0
 8005d04:	73bb      	strb	r3, [r7, #14]
 8005d06:	4b1e      	ldr	r3, [pc, #120]	@ (8005d80 <bno055_write_page_id+0x8c>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d102      	bne.n	8005d14 <bno055_write_page_id+0x20>
 8005d0e:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8005d12:	e030      	b.n	8005d76 <bno055_write_page_id+0x82>
 8005d14:	4b1a      	ldr	r3, [pc, #104]	@ (8005d80 <bno055_write_page_id+0x8c>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	691c      	ldr	r4, [r3, #16]
 8005d1a:	4b19      	ldr	r3, [pc, #100]	@ (8005d80 <bno055_write_page_id+0x8c>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	7a58      	ldrb	r0, [r3, #9]
 8005d20:	f107 020e 	add.w	r2, r7, #14
 8005d24:	2301      	movs	r3, #1
 8005d26:	2107      	movs	r1, #7
 8005d28:	47a0      	blx	r4
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	73fb      	strb	r3, [r7, #15]
 8005d2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d11b      	bne.n	8005d6e <bno055_write_page_id+0x7a>
 8005d36:	79fb      	ldrb	r3, [r7, #7]
 8005d38:	73bb      	strb	r3, [r7, #14]
 8005d3a:	4b11      	ldr	r3, [pc, #68]	@ (8005d80 <bno055_write_page_id+0x8c>)
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68dc      	ldr	r4, [r3, #12]
 8005d40:	4b0f      	ldr	r3, [pc, #60]	@ (8005d80 <bno055_write_page_id+0x8c>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	7a58      	ldrb	r0, [r3, #9]
 8005d46:	f107 020e 	add.w	r2, r7, #14
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	2107      	movs	r1, #7
 8005d4e:	47a0      	blx	r4
 8005d50:	4603      	mov	r3, r0
 8005d52:	b2da      	uxtb	r2, r3
 8005d54:	7bfb      	ldrb	r3, [r7, #15]
 8005d56:	4413      	add	r3, r2
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	73fb      	strb	r3, [r7, #15]
 8005d5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d106      	bne.n	8005d72 <bno055_write_page_id+0x7e>
 8005d64:	4b06      	ldr	r3, [pc, #24]	@ (8005d80 <bno055_write_page_id+0x8c>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	79fa      	ldrb	r2, [r7, #7]
 8005d6a:	711a      	strb	r2, [r3, #4]
 8005d6c:	e001      	b.n	8005d72 <bno055_write_page_id+0x7e>
 8005d6e:	23ff      	movs	r3, #255	@ 0xff
 8005d70:	73fb      	strb	r3, [r7, #15]
 8005d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d76:	4618      	mov	r0, r3
 8005d78:	3714      	adds	r7, #20
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd90      	pop	{r4, r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	24001208 	.word	0x24001208

08005d84 <bno055_get_operation_mode>:
 8005d84:	b590      	push	{r4, r7, lr}
 8005d86:	b085      	sub	sp, #20
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	23ff      	movs	r3, #255	@ 0xff
 8005d8e:	73fb      	strb	r3, [r7, #15]
 8005d90:	2300      	movs	r3, #0
 8005d92:	737b      	strb	r3, [r7, #13]
 8005d94:	23ff      	movs	r3, #255	@ 0xff
 8005d96:	73bb      	strb	r3, [r7, #14]
 8005d98:	4b1a      	ldr	r3, [pc, #104]	@ (8005e04 <bno055_get_operation_mode+0x80>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d102      	bne.n	8005da6 <bno055_get_operation_mode+0x22>
 8005da0:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8005da4:	e02a      	b.n	8005dfc <bno055_get_operation_mode+0x78>
 8005da6:	4b17      	ldr	r3, [pc, #92]	@ (8005e04 <bno055_get_operation_mode+0x80>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	791b      	ldrb	r3, [r3, #4]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d004      	beq.n	8005dba <bno055_get_operation_mode+0x36>
 8005db0:	2000      	movs	r0, #0
 8005db2:	f7ff ff9f 	bl	8005cf4 <bno055_write_page_id>
 8005db6:	4603      	mov	r3, r0
 8005db8:	73bb      	strb	r3, [r7, #14]
 8005dba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d004      	beq.n	8005dcc <bno055_get_operation_mode+0x48>
 8005dc2:	4b10      	ldr	r3, [pc, #64]	@ (8005e04 <bno055_get_operation_mode+0x80>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	791b      	ldrb	r3, [r3, #4]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d113      	bne.n	8005df4 <bno055_get_operation_mode+0x70>
 8005dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8005e04 <bno055_get_operation_mode+0x80>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	691c      	ldr	r4, [r3, #16]
 8005dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8005e04 <bno055_get_operation_mode+0x80>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	7a58      	ldrb	r0, [r3, #9]
 8005dd8:	f107 020d 	add.w	r2, r7, #13
 8005ddc:	2301      	movs	r3, #1
 8005dde:	213d      	movs	r1, #61	@ 0x3d
 8005de0:	47a0      	blx	r4
 8005de2:	4603      	mov	r3, r0
 8005de4:	73fb      	strb	r3, [r7, #15]
 8005de6:	7b7b      	ldrb	r3, [r7, #13]
 8005de8:	f003 030f 	and.w	r3, r3, #15
 8005dec:	b2da      	uxtb	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	701a      	strb	r2, [r3, #0]
 8005df2:	e001      	b.n	8005df8 <bno055_get_operation_mode+0x74>
 8005df4:	23ff      	movs	r3, #255	@ 0xff
 8005df6:	73fb      	strb	r3, [r7, #15]
 8005df8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	3714      	adds	r7, #20
 8005e00:	46bd      	mov	sp, r7
 8005e02:	bd90      	pop	{r4, r7, pc}
 8005e04:	24001208 	.word	0x24001208

08005e08 <bno055_set_operation_mode>:
 8005e08:	b590      	push	{r4, r7, lr}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	4603      	mov	r3, r0
 8005e10:	71fb      	strb	r3, [r7, #7]
 8005e12:	23ff      	movs	r3, #255	@ 0xff
 8005e14:	73fb      	strb	r3, [r7, #15]
 8005e16:	2300      	movs	r3, #0
 8005e18:	737b      	strb	r3, [r7, #13]
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	733b      	strb	r3, [r7, #12]
 8005e1e:	23ff      	movs	r3, #255	@ 0xff
 8005e20:	73bb      	strb	r3, [r7, #14]
 8005e22:	4b5c      	ldr	r3, [pc, #368]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d102      	bne.n	8005e30 <bno055_set_operation_mode+0x28>
 8005e2a:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8005e2e:	e0ac      	b.n	8005f8a <bno055_set_operation_mode+0x182>
 8005e30:	f107 030c 	add.w	r3, r7, #12
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7ff ffa5 	bl	8005d84 <bno055_get_operation_mode>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	73bb      	strb	r3, [r7, #14]
 8005e3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f040 809d 	bne.w	8005f82 <bno055_set_operation_mode+0x17a>
 8005e48:	7b3b      	ldrb	r3, [r7, #12]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d137      	bne.n	8005ebe <bno055_set_operation_mode+0xb6>
 8005e4e:	4b51      	ldr	r3, [pc, #324]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	691c      	ldr	r4, [r3, #16]
 8005e54:	4b4f      	ldr	r3, [pc, #316]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	7a58      	ldrb	r0, [r3, #9]
 8005e5a:	f107 020d 	add.w	r2, r7, #13
 8005e5e:	2301      	movs	r3, #1
 8005e60:	213d      	movs	r1, #61	@ 0x3d
 8005e62:	47a0      	blx	r4
 8005e64:	4603      	mov	r3, r0
 8005e66:	73fb      	strb	r3, [r7, #15]
 8005e68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f040 808a 	bne.w	8005f86 <bno055_set_operation_mode+0x17e>
 8005e72:	7b7b      	ldrb	r3, [r7, #13]
 8005e74:	b25b      	sxtb	r3, r3
 8005e76:	f023 030f 	bic.w	r3, r3, #15
 8005e7a:	b25a      	sxtb	r2, r3
 8005e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e80:	f003 030f 	and.w	r3, r3, #15
 8005e84:	b25b      	sxtb	r3, r3
 8005e86:	4313      	orrs	r3, r2
 8005e88:	b25b      	sxtb	r3, r3
 8005e8a:	b2db      	uxtb	r3, r3
 8005e8c:	737b      	strb	r3, [r7, #13]
 8005e8e:	4b41      	ldr	r3, [pc, #260]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	68dc      	ldr	r4, [r3, #12]
 8005e94:	4b3f      	ldr	r3, [pc, #252]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	7a58      	ldrb	r0, [r3, #9]
 8005e9a:	f107 020d 	add.w	r2, r7, #13
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	213d      	movs	r1, #61	@ 0x3d
 8005ea2:	47a0      	blx	r4
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	b2da      	uxtb	r2, r3
 8005ea8:	7bfb      	ldrb	r3, [r7, #15]
 8005eaa:	4413      	add	r3, r2
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	73fb      	strb	r3, [r7, #15]
 8005eb0:	4b38      	ldr	r3, [pc, #224]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	695b      	ldr	r3, [r3, #20]
 8005eb6:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8005eba:	4798      	blx	r3
 8005ebc:	e063      	b.n	8005f86 <bno055_set_operation_mode+0x17e>
 8005ebe:	4b35      	ldr	r3, [pc, #212]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	691c      	ldr	r4, [r3, #16]
 8005ec4:	4b33      	ldr	r3, [pc, #204]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	7a58      	ldrb	r0, [r3, #9]
 8005eca:	f107 020d 	add.w	r2, r7, #13
 8005ece:	2301      	movs	r3, #1
 8005ed0:	213d      	movs	r1, #61	@ 0x3d
 8005ed2:	47a0      	blx	r4
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	73fb      	strb	r3, [r7, #15]
 8005ed8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d116      	bne.n	8005f0e <bno055_set_operation_mode+0x106>
 8005ee0:	7b7b      	ldrb	r3, [r7, #13]
 8005ee2:	f023 030f 	bic.w	r3, r3, #15
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	737b      	strb	r3, [r7, #13]
 8005eea:	f107 030d 	add.w	r3, r7, #13
 8005eee:	2201      	movs	r2, #1
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	203d      	movs	r0, #61	@ 0x3d
 8005ef4:	f7ff fed8 	bl	8005ca8 <bno055_write_register>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	b2da      	uxtb	r2, r3
 8005efc:	7bfb      	ldrb	r3, [r7, #15]
 8005efe:	4413      	add	r3, r2
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	73fb      	strb	r3, [r7, #15]
 8005f04:	4b23      	ldr	r3, [pc, #140]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	695b      	ldr	r3, [r3, #20]
 8005f0a:	2014      	movs	r0, #20
 8005f0c:	4798      	blx	r3
 8005f0e:	79fb      	ldrb	r3, [r7, #7]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d038      	beq.n	8005f86 <bno055_set_operation_mode+0x17e>
 8005f14:	4b1f      	ldr	r3, [pc, #124]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	691c      	ldr	r4, [r3, #16]
 8005f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	7a58      	ldrb	r0, [r3, #9]
 8005f20:	f107 020d 	add.w	r2, r7, #13
 8005f24:	2301      	movs	r3, #1
 8005f26:	213d      	movs	r1, #61	@ 0x3d
 8005f28:	47a0      	blx	r4
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	73fb      	strb	r3, [r7, #15]
 8005f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d127      	bne.n	8005f86 <bno055_set_operation_mode+0x17e>
 8005f36:	7b7b      	ldrb	r3, [r7, #13]
 8005f38:	b25b      	sxtb	r3, r3
 8005f3a:	f023 030f 	bic.w	r3, r3, #15
 8005f3e:	b25a      	sxtb	r2, r3
 8005f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f44:	f003 030f 	and.w	r3, r3, #15
 8005f48:	b25b      	sxtb	r3, r3
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	b25b      	sxtb	r3, r3
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	737b      	strb	r3, [r7, #13]
 8005f52:	4b10      	ldr	r3, [pc, #64]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68dc      	ldr	r4, [r3, #12]
 8005f58:	4b0e      	ldr	r3, [pc, #56]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	7a58      	ldrb	r0, [r3, #9]
 8005f5e:	f107 020d 	add.w	r2, r7, #13
 8005f62:	2301      	movs	r3, #1
 8005f64:	213d      	movs	r1, #61	@ 0x3d
 8005f66:	47a0      	blx	r4
 8005f68:	4603      	mov	r3, r0
 8005f6a:	b2da      	uxtb	r2, r3
 8005f6c:	7bfb      	ldrb	r3, [r7, #15]
 8005f6e:	4413      	add	r3, r2
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	73fb      	strb	r3, [r7, #15]
 8005f74:	4b07      	ldr	r3, [pc, #28]	@ (8005f94 <bno055_set_operation_mode+0x18c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	695b      	ldr	r3, [r3, #20]
 8005f7a:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8005f7e:	4798      	blx	r3
 8005f80:	e001      	b.n	8005f86 <bno055_set_operation_mode+0x17e>
 8005f82:	23ff      	movs	r3, #255	@ 0xff
 8005f84:	73fb      	strb	r3, [r7, #15]
 8005f86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3714      	adds	r7, #20
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd90      	pop	{r4, r7, pc}
 8005f92:	bf00      	nop
 8005f94:	24001208 	.word	0x24001208

08005f98 <bno055_set_power_mode>:
 8005f98:	b590      	push	{r4, r7, lr}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	71fb      	strb	r3, [r7, #7]
 8005fa2:	23ff      	movs	r3, #255	@ 0xff
 8005fa4:	73fb      	strb	r3, [r7, #15]
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	737b      	strb	r3, [r7, #13]
 8005faa:	2300      	movs	r3, #0
 8005fac:	733b      	strb	r3, [r7, #12]
 8005fae:	23ff      	movs	r3, #255	@ 0xff
 8005fb0:	73bb      	strb	r3, [r7, #14]
 8005fb2:	4b35      	ldr	r3, [pc, #212]	@ (8006088 <bno055_set_power_mode+0xf0>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d102      	bne.n	8005fc0 <bno055_set_power_mode+0x28>
 8005fba:	f06f 037e 	mvn.w	r3, #126	@ 0x7e
 8005fbe:	e05f      	b.n	8006080 <bno055_set_power_mode+0xe8>
 8005fc0:	f107 030c 	add.w	r3, r7, #12
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7ff fedd 	bl	8005d84 <bno055_get_operation_mode>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	73bb      	strb	r3, [r7, #14]
 8005fce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d143      	bne.n	800605e <bno055_set_power_mode+0xc6>
 8005fd6:	7b3b      	ldrb	r3, [r7, #12]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d008      	beq.n	8005fee <bno055_set_power_mode+0x56>
 8005fdc:	2000      	movs	r0, #0
 8005fde:	f7ff ff13 	bl	8005e08 <bno055_set_operation_mode>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	b2da      	uxtb	r2, r3
 8005fe6:	7bbb      	ldrb	r3, [r7, #14]
 8005fe8:	4413      	add	r3, r2
 8005fea:	b2db      	uxtb	r3, r3
 8005fec:	73bb      	strb	r3, [r7, #14]
 8005fee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d130      	bne.n	8006058 <bno055_set_power_mode+0xc0>
 8005ff6:	4b24      	ldr	r3, [pc, #144]	@ (8006088 <bno055_set_power_mode+0xf0>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	691c      	ldr	r4, [r3, #16]
 8005ffc:	4b22      	ldr	r3, [pc, #136]	@ (8006088 <bno055_set_power_mode+0xf0>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	7a58      	ldrb	r0, [r3, #9]
 8006002:	f107 020d 	add.w	r2, r7, #13
 8006006:	2301      	movs	r3, #1
 8006008:	213e      	movs	r1, #62	@ 0x3e
 800600a:	47a0      	blx	r4
 800600c:	4603      	mov	r3, r0
 800600e:	73fb      	strb	r3, [r7, #15]
 8006010:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d124      	bne.n	8006062 <bno055_set_power_mode+0xca>
 8006018:	7b7b      	ldrb	r3, [r7, #13]
 800601a:	b25b      	sxtb	r3, r3
 800601c:	f023 0303 	bic.w	r3, r3, #3
 8006020:	b25a      	sxtb	r2, r3
 8006022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006026:	f003 0303 	and.w	r3, r3, #3
 800602a:	b25b      	sxtb	r3, r3
 800602c:	4313      	orrs	r3, r2
 800602e:	b25b      	sxtb	r3, r3
 8006030:	b2db      	uxtb	r3, r3
 8006032:	737b      	strb	r3, [r7, #13]
 8006034:	4b14      	ldr	r3, [pc, #80]	@ (8006088 <bno055_set_power_mode+0xf0>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	68dc      	ldr	r4, [r3, #12]
 800603a:	4b13      	ldr	r3, [pc, #76]	@ (8006088 <bno055_set_power_mode+0xf0>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	7a58      	ldrb	r0, [r3, #9]
 8006040:	f107 020d 	add.w	r2, r7, #13
 8006044:	2301      	movs	r3, #1
 8006046:	213e      	movs	r1, #62	@ 0x3e
 8006048:	47a0      	blx	r4
 800604a:	4603      	mov	r3, r0
 800604c:	b2da      	uxtb	r2, r3
 800604e:	7bfb      	ldrb	r3, [r7, #15]
 8006050:	4413      	add	r3, r2
 8006052:	b2db      	uxtb	r3, r3
 8006054:	73fb      	strb	r3, [r7, #15]
 8006056:	e004      	b.n	8006062 <bno055_set_power_mode+0xca>
 8006058:	23ff      	movs	r3, #255	@ 0xff
 800605a:	73fb      	strb	r3, [r7, #15]
 800605c:	e001      	b.n	8006062 <bno055_set_power_mode+0xca>
 800605e:	23ff      	movs	r3, #255	@ 0xff
 8006060:	73fb      	strb	r3, [r7, #15]
 8006062:	7b3b      	ldrb	r3, [r7, #12]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d009      	beq.n	800607c <bno055_set_power_mode+0xe4>
 8006068:	7b3b      	ldrb	r3, [r7, #12]
 800606a:	4618      	mov	r0, r3
 800606c:	f7ff fecc 	bl	8005e08 <bno055_set_operation_mode>
 8006070:	4603      	mov	r3, r0
 8006072:	b2da      	uxtb	r2, r3
 8006074:	7bfb      	ldrb	r3, [r7, #15]
 8006076:	4413      	add	r3, r2
 8006078:	b2db      	uxtb	r3, r3
 800607a:	73fb      	strb	r3, [r7, #15]
 800607c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006080:	4618      	mov	r0, r3
 8006082:	3714      	adds	r7, #20
 8006084:	46bd      	mov	sp, r7
 8006086:	bd90      	pop	{r4, r7, pc}
 8006088:	24001208 	.word	0x24001208

0800608c <bno055_platform_read>:
  * @param  len     number of consecutive register to read
  * @retval         interface status (MANDATORY: return 0 -> no Error)
  *
  */
signed char bno055_platform_read(unsigned char slave_address7, unsigned char subaddress, unsigned char *pBuffer, unsigned char ReadNumbr)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b086      	sub	sp, #24
 8006090:	af02      	add	r7, sp, #8
 8006092:	603a      	str	r2, [r7, #0]
 8006094:	461a      	mov	r2, r3
 8006096:	4603      	mov	r3, r0
 8006098:	71fb      	strb	r3, [r7, #7]
 800609a:	460b      	mov	r3, r1
 800609c:	71bb      	strb	r3, [r7, #6]
 800609e:	4613      	mov	r3, r2
 80060a0:	717b      	strb	r3, [r7, #5]
    uint16_t DevAddress = slave_address7 << 1;
 80060a2:	79fb      	ldrb	r3, [r7, #7]
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	005b      	lsls	r3, r3, #1
 80060a8:	81fb      	strh	r3, [r7, #14]

    // send register address
    HAL_I2C_Master_Transmit(&BNO_I2C_HANDLE, DevAddress, &subaddress, 1, BUS_TIMEOUT);
 80060aa:	1dba      	adds	r2, r7, #6
 80060ac:	89f9      	ldrh	r1, [r7, #14]
 80060ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	2301      	movs	r3, #1
 80060b6:	4809      	ldr	r0, [pc, #36]	@ (80060dc <bno055_platform_read+0x50>)
 80060b8:	f002 fe46 	bl	8008d48 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BNO_I2C_HANDLE, DevAddress, pBuffer, ReadNumbr, BUS_TIMEOUT);
 80060bc:	797b      	ldrb	r3, [r7, #5]
 80060be:	b29b      	uxth	r3, r3
 80060c0:	89f9      	ldrh	r1, [r7, #14]
 80060c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80060c6:	9200      	str	r2, [sp, #0]
 80060c8:	683a      	ldr	r2, [r7, #0]
 80060ca:	4804      	ldr	r0, [pc, #16]	@ (80060dc <bno055_platform_read+0x50>)
 80060cc:	f002 ff54 	bl	8008f78 <HAL_I2C_Master_Receive>
    return 0;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	240016e0 	.word	0x240016e0

080060e0 <bno055_platform_write>:
  *
  */


signed char bno055_platform_write(unsigned char slave_address7, unsigned char subaddress, unsigned char *pBuffer, unsigned char WriteNumbr)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af02      	add	r7, sp, #8
 80060e6:	603a      	str	r2, [r7, #0]
 80060e8:	461a      	mov	r2, r3
 80060ea:	4603      	mov	r3, r0
 80060ec:	71fb      	strb	r3, [r7, #7]
 80060ee:	460b      	mov	r3, r1
 80060f0:	71bb      	strb	r3, [r7, #6]
 80060f2:	4613      	mov	r3, r2
 80060f4:	717b      	strb	r3, [r7, #5]
    uint16_t DevAddress = slave_address7 << 1;
 80060f6:	79fb      	ldrb	r3, [r7, #7]
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	005b      	lsls	r3, r3, #1
 80060fc:	81fb      	strh	r3, [r7, #14]

    BNO_GTXBuffer[0] = subaddress;
 80060fe:	4a0d      	ldr	r2, [pc, #52]	@ (8006134 <bno055_platform_write+0x54>)
 8006100:	79bb      	ldrb	r3, [r7, #6]
 8006102:	7013      	strb	r3, [r2, #0]
    memcpy(&BNO_GTXBuffer[1], pBuffer, WriteNumbr);
 8006104:	797b      	ldrb	r3, [r7, #5]
 8006106:	461a      	mov	r2, r3
 8006108:	6839      	ldr	r1, [r7, #0]
 800610a:	480b      	ldr	r0, [pc, #44]	@ (8006138 <bno055_platform_write+0x58>)
 800610c:	f00f f991 	bl	8015432 <memcpy>

    // send register address
    HAL_I2C_Master_Transmit(&BNO_I2C_HANDLE, DevAddress, BNO_GTXBuffer, WriteNumbr+1, BUS_TIMEOUT);
 8006110:	797b      	ldrb	r3, [r7, #5]
 8006112:	b29b      	uxth	r3, r3
 8006114:	3301      	adds	r3, #1
 8006116:	b29b      	uxth	r3, r3
 8006118:	89f9      	ldrh	r1, [r7, #14]
 800611a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800611e:	9200      	str	r2, [sp, #0]
 8006120:	4a04      	ldr	r2, [pc, #16]	@ (8006134 <bno055_platform_write+0x54>)
 8006122:	4806      	ldr	r0, [pc, #24]	@ (800613c <bno055_platform_write+0x5c>)
 8006124:	f002 fe10 	bl	8008d48 <HAL_I2C_Master_Transmit>
    return 0;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3710      	adds	r7, #16
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	24001224 	.word	0x24001224
 8006138:	24001225 	.word	0x24001225
 800613c:	240016e0 	.word	0x240016e0

08006140 <DelayUs>:
  *
  */


void DelayUs(unsigned int Delay)
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
	uint32_t i;

	while(Delay--)
 8006148:	e008      	b.n	800615c <DelayUs+0x1c>
	{
		for(i = 0; i < 84; i++)
 800614a:	2300      	movs	r3, #0
 800614c:	60fb      	str	r3, [r7, #12]
 800614e:	e002      	b.n	8006156 <DelayUs+0x16>
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	3301      	adds	r3, #1
 8006154:	60fb      	str	r3, [r7, #12]
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2b53      	cmp	r3, #83	@ 0x53
 800615a:	d9f9      	bls.n	8006150 <DelayUs+0x10>
	while(Delay--)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	1e5a      	subs	r2, r3, #1
 8006160:	607a      	str	r2, [r7, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d1f1      	bne.n	800614a <DelayUs+0xa>
			;
		}
	}

	//HAL_Delay(Delay);
}
 8006166:	bf00      	nop
 8006168:	bf00      	nop
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <BNO055_Init>:
  *
  * @param  		bno055_config     TODO -> Create this structure and add the parameter to this function.
  * @retval         Initialization Status (MANDATORY: return 1 or True -> no Error)
  *
  */
int8_t BNO055_Init(){
 8006174:	b580      	push	{r7, lr}
 8006176:	b082      	sub	sp, #8
 8006178:	af00      	add	r7, sp, #0
	bno055_dev.bus_write = bno055_platform_write;
 800617a:	4b23      	ldr	r3, [pc, #140]	@ (8006208 <BNO055_Init+0x94>)
 800617c:	4a23      	ldr	r2, [pc, #140]	@ (800620c <BNO055_Init+0x98>)
 800617e:	60da      	str	r2, [r3, #12]
	bno055_dev.bus_read = bno055_platform_read;
 8006180:	4b21      	ldr	r3, [pc, #132]	@ (8006208 <BNO055_Init+0x94>)
 8006182:	4a23      	ldr	r2, [pc, #140]	@ (8006210 <BNO055_Init+0x9c>)
 8006184:	611a      	str	r2, [r3, #16]
	bno055_dev.delay_msec = &DelayUs;
 8006186:	4b20      	ldr	r3, [pc, #128]	@ (8006208 <BNO055_Init+0x94>)
 8006188:	4a22      	ldr	r2, [pc, #136]	@ (8006214 <BNO055_Init+0xa0>)
 800618a:	615a      	str	r2, [r3, #20]
	bno055_dev.dev_addr = BNO055_I2C_ADDR1;
 800618c:	4b1e      	ldr	r3, [pc, #120]	@ (8006208 <BNO055_Init+0x94>)
 800618e:	2228      	movs	r2, #40	@ 0x28
 8006190:	725a      	strb	r2, [r3, #9]

	uint8_t value;
	bno055_platform_read(BNO055_I2C_ADDR1, 0x00, &value, 1);
 8006192:	1dfa      	adds	r2, r7, #7
 8006194:	2301      	movs	r3, #1
 8006196:	2100      	movs	r1, #0
 8006198:	2028      	movs	r0, #40	@ 0x28
 800619a:	f7ff ff77 	bl	800608c <bno055_platform_read>

	comres = bno055_init(&bno055_dev);
 800619e:	481a      	ldr	r0, [pc, #104]	@ (8006208 <BNO055_Init+0x94>)
 80061a0:	f7ff fcc2 	bl	8005b28 <bno055_init>
 80061a4:	4603      	mov	r3, r0
 80061a6:	461a      	mov	r2, r3
 80061a8:	4b1b      	ldr	r3, [pc, #108]	@ (8006218 <BNO055_Init+0xa4>)
 80061aa:	601a      	str	r2, [r3, #0]
//	{
//		printf("bno055_init failed, comres=%d\r\n", comres);
//	}

	/* set the power mode as NORMAL*/
	power_mode = BNO055_POWER_MODE_NORMAL;
 80061ac:	4b1b      	ldr	r3, [pc, #108]	@ (800621c <BNO055_Init+0xa8>)
 80061ae:	2200      	movs	r2, #0
 80061b0:	701a      	strb	r2, [r3, #0]
	comres += bno055_set_power_mode(power_mode);
 80061b2:	4b1a      	ldr	r3, [pc, #104]	@ (800621c <BNO055_Init+0xa8>)
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	4618      	mov	r0, r3
 80061b8:	f7ff feee 	bl	8005f98 <bno055_set_power_mode>
 80061bc:	4603      	mov	r3, r0
 80061be:	461a      	mov	r2, r3
 80061c0:	4b15      	ldr	r3, [pc, #84]	@ (8006218 <BNO055_Init+0xa4>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4413      	add	r3, r2
 80061c6:	4a14      	ldr	r2, [pc, #80]	@ (8006218 <BNO055_Init+0xa4>)
 80061c8:	6013      	str	r3, [r2, #0]
		* 0x0A - BNO055_OPERATION_MODE_M4G
		* 0x0B - BNO055_OPERATION_MODE_NDOF_FMC_OFF
		* 0x0C - BNO055_OPERATION_MODE_NDOF
		* based on the user need configure the operation mode*/
	    // Set the operation mode to NDOF
	    comres += bno055_set_operation_mode(BNO055_OPERATION_MODE_NDOF);
 80061ca:	200c      	movs	r0, #12
 80061cc:	f7ff fe1c 	bl	8005e08 <bno055_set_operation_mode>
 80061d0:	4603      	mov	r3, r0
 80061d2:	461a      	mov	r2, r3
 80061d4:	4b10      	ldr	r3, [pc, #64]	@ (8006218 <BNO055_Init+0xa4>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4413      	add	r3, r2
 80061da:	4a0f      	ldr	r2, [pc, #60]	@ (8006218 <BNO055_Init+0xa4>)
 80061dc:	6013      	str	r3, [r2, #0]
	    comres += bno055_get_operation_mode(&op_mode_current);
 80061de:	4810      	ldr	r0, [pc, #64]	@ (8006220 <BNO055_Init+0xac>)
 80061e0:	f7ff fdd0 	bl	8005d84 <bno055_get_operation_mode>
 80061e4:	4603      	mov	r3, r0
 80061e6:	461a      	mov	r2, r3
 80061e8:	4b0b      	ldr	r3, [pc, #44]	@ (8006218 <BNO055_Init+0xa4>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4413      	add	r3, r2
 80061ee:	4a0a      	ldr	r2, [pc, #40]	@ (8006218 <BNO055_Init+0xa4>)
 80061f0:	6013      	str	r3, [r2, #0]
//		}
//		else
//		{
//			printf("bno055_init failed, comres=%d\r\n", comres);
//		}
	    DelayUs(1000000); // 1 second
 80061f2:	480c      	ldr	r0, [pc, #48]	@ (8006224 <BNO055_Init+0xb0>)
 80061f4:	f7ff ffa4 	bl	8006140 <DelayUs>
//			printf("BNO Units configuration failed\r\n", comres);
//		}



	return (int8_t)comres;
 80061f8:	4b07      	ldr	r3, [pc, #28]	@ (8006218 <BNO055_Init+0xa4>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	b25b      	sxtb	r3, r3
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3708      	adds	r7, #8
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
 8006206:	bf00      	nop
 8006208:	2400120c 	.word	0x2400120c
 800620c:	080060e1 	.word	0x080060e1
 8006210:	0800608d 	.word	0x0800608d
 8006214:	08006141 	.word	0x08006141
 8006218:	24000154 	.word	0x24000154
 800621c:	24001425 	.word	0x24001425
 8006220:	24001424 	.word	0x24001424
 8006224:	000f4240 	.word	0x000f4240

08006228 <GPS_Init>:
 
  return decDeg;
}
//##################################################################################################################
int8_t GPS_Init(void)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b082      	sub	sp, #8
 800622c:	af00      	add	r7, sp, #0
	GPS.rxIndex=0;
 800622e:	4b0b      	ldr	r3, [pc, #44]	@ (800625c <GPS_Init+0x34>)
 8006230:	2200      	movs	r2, #0
 8006232:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
	HAL_StatusTypeDef status = HAL_UART_Receive_IT(&_GPS_UART,&GPS.rxTmp,1);
 8006236:	2201      	movs	r2, #1
 8006238:	4909      	ldr	r1, [pc, #36]	@ (8006260 <GPS_Init+0x38>)
 800623a:	480a      	ldr	r0, [pc, #40]	@ (8006264 <GPS_Init+0x3c>)
 800623c:	f009 fc00 	bl	800fa40 <HAL_UART_Receive_IT>
 8006240:	4603      	mov	r3, r0
 8006242:	71fb      	strb	r3, [r7, #7]

	return (status == HAL_OK) ? 0 : 1;
 8006244:	79fb      	ldrb	r3, [r7, #7]
 8006246:	2b00      	cmp	r3, #0
 8006248:	bf14      	ite	ne
 800624a:	2301      	movne	r3, #1
 800624c:	2300      	moveq	r3, #0
 800624e:	b2db      	uxtb	r3, r3
 8006250:	b25b      	sxtb	r3, r3
}
 8006252:	4618      	mov	r0, r3
 8006254:	3708      	adds	r7, #8
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}
 800625a:	bf00      	nop
 800625c:	24001428 	.word	0x24001428
 8006260:	2400162a 	.word	0x2400162a
 8006264:	2400199c 	.word	0x2400199c

08006268 <GPS_CallBack>:
//##################################################################################################################
void	GPS_CallBack(void)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	af00      	add	r7, sp, #0
	GPS.LastTime=HAL_GetTick();
 800626c:	f001 fbda 	bl	8007a24 <HAL_GetTick>
 8006270:	4603      	mov	r3, r0
 8006272:	4a10      	ldr	r2, [pc, #64]	@ (80062b4 <GPS_CallBack+0x4c>)
 8006274:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204
	if(GPS.rxIndex < sizeof(GPS.rxBuffer)-2)
 8006278:	4b0e      	ldr	r3, [pc, #56]	@ (80062b4 <GPS_CallBack+0x4c>)
 800627a:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 800627e:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8006282:	d210      	bcs.n	80062a6 <GPS_CallBack+0x3e>
	{
		GPS.rxBuffer[GPS.rxIndex] = GPS.rxTmp;
 8006284:	4b0b      	ldr	r3, [pc, #44]	@ (80062b4 <GPS_CallBack+0x4c>)
 8006286:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 800628a:	461a      	mov	r2, r3
 800628c:	4b09      	ldr	r3, [pc, #36]	@ (80062b4 <GPS_CallBack+0x4c>)
 800628e:	f893 1202 	ldrb.w	r1, [r3, #514]	@ 0x202
 8006292:	4b08      	ldr	r3, [pc, #32]	@ (80062b4 <GPS_CallBack+0x4c>)
 8006294:	5499      	strb	r1, [r3, r2]
		GPS.rxIndex++;
 8006296:	4b07      	ldr	r3, [pc, #28]	@ (80062b4 <GPS_CallBack+0x4c>)
 8006298:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 800629c:	3301      	adds	r3, #1
 800629e:	b29a      	uxth	r2, r3
 80062a0:	4b04      	ldr	r3, [pc, #16]	@ (80062b4 <GPS_CallBack+0x4c>)
 80062a2:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
	}	
	HAL_UART_Receive_IT(&_GPS_UART,&GPS.rxTmp,1);
 80062a6:	2201      	movs	r2, #1
 80062a8:	4903      	ldr	r1, [pc, #12]	@ (80062b8 <GPS_CallBack+0x50>)
 80062aa:	4804      	ldr	r0, [pc, #16]	@ (80062bc <GPS_CallBack+0x54>)
 80062ac:	f009 fbc8 	bl	800fa40 <HAL_UART_Receive_IT>
}
 80062b0:	bf00      	nop
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	24001428 	.word	0x24001428
 80062b8:	2400162a 	.word	0x2400162a
 80062bc:	2400199c 	.word	0x2400199c

080062c0 <HAL_UART_RxCpltCallback>:

// Override the weak implementation of the callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b082      	sub	sp, #8
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
    // Check if the callback is for UART8
    if (huart->Instance == UART8)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a04      	ldr	r2, [pc, #16]	@ (80062e0 <HAL_UART_RxCpltCallback+0x20>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d101      	bne.n	80062d6 <HAL_UART_RxCpltCallback+0x16>
    {
        // Call the GPS callback function
        GPS_CallBack();
 80062d2:	f7ff ffc9 	bl	8006268 <GPS_CallBack>
    }
}
 80062d6:	bf00      	nop
 80062d8:	3708      	adds	r7, #8
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	40007c00 	.word	0x40007c00

080062e4 <ms5607_delay_func>:
#define STANDARD_TEMP 288.15         // Standard temperature at sea level in K
#define PASCAL_TO_HECTOPASCAL 100 	 //Divide the pressure by this number to get hPa
#define PASCAL_TO_KILOPASCAL 1000	 //Divide the pressure by this number to get kPa

void ms5607_delay_func(uint32_t period)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
	uint32_t i;

	while(period--)
 80062ec:	e008      	b.n	8006300 <ms5607_delay_func+0x1c>
	{
		for(i = 0; i < 84; i++)
 80062ee:	2300      	movs	r3, #0
 80062f0:	60fb      	str	r3, [r7, #12]
 80062f2:	e002      	b.n	80062fa <ms5607_delay_func+0x16>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	3301      	adds	r3, #1
 80062f8:	60fb      	str	r3, [r7, #12]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2b53      	cmp	r3, #83	@ 0x53
 80062fe:	d9f9      	bls.n	80062f4 <ms5607_delay_func+0x10>
	while(period--)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	1e5a      	subs	r2, r3, #1
 8006304:	607a      	str	r2, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1f1      	bne.n	80062ee <ms5607_delay_func+0xa>
		{
			;
		}
	}
	//HAL_Delay(period/1000);
}
 800630a:	bf00      	nop
 800630c:	bf00      	nop
 800630e:	3714      	adds	r7, #20
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr

08006318 <MS5607_Init>:

/** Reset and prepare for general usage.
 * This will reset the device and perform the PROM reading to find the conversion values and if
 * the communication is working.
 */
int8_t MS5607_Init() {
 8006318:	b580      	push	{r7, lr}
 800631a:	af00      	add	r7, sp, #0

  enableCSB();
 800631c:	f000 f87c 	bl	8006418 <enableCSB>
  SPITransmitData = RESET_COMMAND;
 8006320:	4b12      	ldr	r3, [pc, #72]	@ (800636c <MS5607_Init+0x54>)
 8006322:	221e      	movs	r2, #30
 8006324:	701a      	strb	r2, [r3, #0]
  HAL_SPI_Transmit(&hspi4, &SPITransmitData, 1, 10);
 8006326:	230a      	movs	r3, #10
 8006328:	2201      	movs	r2, #1
 800632a:	4910      	ldr	r1, [pc, #64]	@ (800636c <MS5607_Init+0x54>)
 800632c:	4810      	ldr	r0, [pc, #64]	@ (8006370 <MS5607_Init+0x58>)
 800632e:	f008 fab3 	bl	800e898 <HAL_SPI_Transmit>
  while(hspi4.State == HAL_SPI_STATE_BUSY);  // wait for xmission complete
 8006332:	bf00      	nop
 8006334:	4b0e      	ldr	r3, [pc, #56]	@ (8006370 <MS5607_Init+0x58>)
 8006336:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800633a:	b2db      	uxtb	r3, r3
 800633c:	2b02      	cmp	r3, #2
 800633e:	d0f9      	beq.n	8006334 <MS5607_Init+0x1c>
//  HAL_Delay(3);
  ms5607_delay_func(3000);
 8006340:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8006344:	f7ff ffce 	bl	80062e4 <ms5607_delay_func>
  disableCSB();
 8006348:	f000 f872 	bl	8006430 <disableCSB>

  MS5607PromRead(&promData);
 800634c:	4809      	ldr	r0, [pc, #36]	@ (8006374 <MS5607_Init+0x5c>)
 800634e:	f000 f813 	bl	8006378 <MS5607PromRead>

  if (promData.reserved == 0x00 || promData.reserved == 0xff) {
 8006352:	4b08      	ldr	r3, [pc, #32]	@ (8006374 <MS5607_Init+0x5c>)
 8006354:	881b      	ldrh	r3, [r3, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d003      	beq.n	8006362 <MS5607_Init+0x4a>
 800635a:	4b06      	ldr	r3, [pc, #24]	@ (8006374 <MS5607_Init+0x5c>)
 800635c:	881b      	ldrh	r3, [r3, #0]
 800635e:	2bff      	cmp	r3, #255	@ 0xff
 8006360:	d101      	bne.n	8006366 <MS5607_Init+0x4e>
	 //printf("MS5607 Init fail! \n");
    return MS5607_STATE_FAILED;
 8006362:	2301      	movs	r3, #1
 8006364:	e000      	b.n	8006368 <MS5607_Init+0x50>
  } else {
	  //printf("MS5607 Init success! \n");
    return MS5607_STATE_READY;
 8006366:	2300      	movs	r3, #0
  }
}
 8006368:	4618      	mov	r0, r3
 800636a:	bd80      	pop	{r7, pc}
 800636c:	24001678 	.word	0x24001678
 8006370:	24001914 	.word	0x24001914
 8006374:	2400167c 	.word	0x2400167c

08006378 <MS5607PromRead>:

/* Performs a reading on the devices PROM. */
void MS5607PromRead(struct promData *prom){
 8006378:	b580      	push	{r7, lr}
 800637a:	b086      	sub	sp, #24
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  uint8_t   address;
  uint16_t  *structPointer;

  /* As the PROM is made of 8 16bit addresses I used a pointer for acessing the data structure */
  structPointer = (uint16_t *) prom;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	613b      	str	r3, [r7, #16]

  for (address = 0; address < 8; address++) {
 8006384:	2300      	movs	r3, #0
 8006386:	75fb      	strb	r3, [r7, #23]
 8006388:	e01e      	b.n	80063c8 <MS5607PromRead+0x50>
    SPITransmitData = PROM_READ(address);
 800638a:	7dfb      	ldrb	r3, [r7, #23]
 800638c:	005b      	lsls	r3, r3, #1
 800638e:	b25b      	sxtb	r3, r3
 8006390:	f063 035f 	orn	r3, r3, #95	@ 0x5f
 8006394:	b25b      	sxtb	r3, r3
 8006396:	b2da      	uxtb	r2, r3
 8006398:	4b1d      	ldr	r3, [pc, #116]	@ (8006410 <MS5607PromRead+0x98>)
 800639a:	701a      	strb	r2, [r3, #0]
    enableCSB();
 800639c:	f000 f83c 	bl	8006418 <enableCSB>
    HAL_SPI_Transmit(&hspi4, &SPITransmitData, 1, 10);
 80063a0:	230a      	movs	r3, #10
 80063a2:	2201      	movs	r2, #1
 80063a4:	491a      	ldr	r1, [pc, #104]	@ (8006410 <MS5607PromRead+0x98>)
 80063a6:	481b      	ldr	r0, [pc, #108]	@ (8006414 <MS5607PromRead+0x9c>)
 80063a8:	f008 fa76 	bl	800e898 <HAL_SPI_Transmit>
    /* Receive two bytes at once and stores it directly at the structure */
    HAL_SPI_Receive(&hspi4, structPointer, 2, 10);
 80063ac:	230a      	movs	r3, #10
 80063ae:	2202      	movs	r2, #2
 80063b0:	6939      	ldr	r1, [r7, #16]
 80063b2:	4818      	ldr	r0, [pc, #96]	@ (8006414 <MS5607PromRead+0x9c>)
 80063b4:	f008 fc5e 	bl	800ec74 <HAL_SPI_Receive>
    disableCSB();
 80063b8:	f000 f83a 	bl	8006430 <disableCSB>
    structPointer++;
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	3302      	adds	r3, #2
 80063c0:	613b      	str	r3, [r7, #16]
  for (address = 0; address < 8; address++) {
 80063c2:	7dfb      	ldrb	r3, [r7, #23]
 80063c4:	3301      	adds	r3, #1
 80063c6:	75fb      	strb	r3, [r7, #23]
 80063c8:	7dfb      	ldrb	r3, [r7, #23]
 80063ca:	2b07      	cmp	r3, #7
 80063cc:	d9dd      	bls.n	800638a <MS5607PromRead+0x12>
  }

  /* Byte swap on 16bit integers*/
  structPointer = (uint16_t *) prom;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	613b      	str	r3, [r7, #16]
  for (address = 0; address < 8; address++) {
 80063d2:	2300      	movs	r3, #0
 80063d4:	75fb      	strb	r3, [r7, #23]
 80063d6:	e012      	b.n	80063fe <MS5607PromRead+0x86>
    uint8_t   *toSwap = (uint8_t *) structPointer;
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	60fb      	str	r3, [r7, #12]
    uint8_t secondByte = toSwap[0];
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	72fb      	strb	r3, [r7, #11]
    toSwap[0] = toSwap[1];
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	785a      	ldrb	r2, [r3, #1]
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	701a      	strb	r2, [r3, #0]
    toSwap[1] = secondByte;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	3301      	adds	r3, #1
 80063ee:	7afa      	ldrb	r2, [r7, #11]
 80063f0:	701a      	strb	r2, [r3, #0]
    structPointer++;
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	3302      	adds	r3, #2
 80063f6:	613b      	str	r3, [r7, #16]
  for (address = 0; address < 8; address++) {
 80063f8:	7dfb      	ldrb	r3, [r7, #23]
 80063fa:	3301      	adds	r3, #1
 80063fc:	75fb      	strb	r3, [r7, #23]
 80063fe:	7dfb      	ldrb	r3, [r7, #23]
 8006400:	2b07      	cmp	r3, #7
 8006402:	d9e9      	bls.n	80063d8 <MS5607PromRead+0x60>
  }
}
 8006404:	bf00      	nop
 8006406:	bf00      	nop
 8006408:	3718      	adds	r7, #24
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	24001678 	.word	0x24001678
 8006414:	24001914 	.word	0x24001914

08006418 <enableCSB>:
int32_t MS5607GetPressurePa(void){
  return readings.pressure;
}

/* Sets the CS pin */
void enableCSB(void){
 8006418:	b580      	push	{r7, lr}
 800641a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_RESET);
 800641c:	2200      	movs	r2, #0
 800641e:	2110      	movs	r1, #16
 8006420:	4802      	ldr	r0, [pc, #8]	@ (800642c <enableCSB+0x14>)
 8006422:	f002 fbdb 	bl	8008bdc <HAL_GPIO_WritePin>
}
 8006426:	bf00      	nop
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	58021000 	.word	0x58021000

08006430 <disableCSB>:

/* Sets the CS pin */
void disableCSB(void){
 8006430:	b580      	push	{r7, lr}
 8006432:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_SET);
 8006434:	2201      	movs	r2, #1
 8006436:	2110      	movs	r1, #16
 8006438:	4802      	ldr	r0, [pc, #8]	@ (8006444 <disableCSB+0x14>)
 800643a:	f002 fbcf 	bl	8008bdc <HAL_GPIO_WritePin>
}
 800643e:	bf00      	nop
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	58021000 	.word	0x58021000

08006448 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8006448:	b480      	push	{r7}
 800644a:	b083      	sub	sp, #12
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006450:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8006454:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8006458:	f003 0301 	and.w	r3, r3, #1
 800645c:	2b00      	cmp	r3, #0
 800645e:	d013      	beq.n	8006488 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8006460:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8006464:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8006468:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800646c:	2b00      	cmp	r3, #0
 800646e:	d00b      	beq.n	8006488 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8006470:	e000      	b.n	8006474 <ITM_SendChar+0x2c>
    {
      __NOP();
 8006472:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8006474:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d0f9      	beq.n	8006472 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800647e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	b2d2      	uxtb	r2, r2
 8006486:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8006488:	687b      	ldr	r3, [r7, #4]
}
 800648a:	4618      	mov	r0, r3
 800648c:	370c      	adds	r7, #12
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr

08006496 <_write>:
}
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 8006496:	b580      	push	{r7, lr}
 8006498:	b086      	sub	sp, #24
 800649a:	af00      	add	r7, sp, #0
 800649c:	60f8      	str	r0, [r7, #12]
 800649e:	60b9      	str	r1, [r7, #8]
 80064a0:	607a      	str	r2, [r7, #4]
	int i=0;
 80064a2:	2300      	movs	r3, #0
 80064a4:	617b      	str	r3, [r7, #20]
	for(i=0 ; i < len ; i++){
 80064a6:	2300      	movs	r3, #0
 80064a8:	617b      	str	r3, [r7, #20]
 80064aa:	e009      	b.n	80064c0 <_write+0x2a>
		ITM_SendChar((*ptr++));
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	1c5a      	adds	r2, r3, #1
 80064b0:	60ba      	str	r2, [r7, #8]
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	4618      	mov	r0, r3
 80064b6:	f7ff ffc7 	bl	8006448 <ITM_SendChar>
	for(i=0 ; i < len ; i++){
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	3301      	adds	r3, #1
 80064be:	617b      	str	r3, [r7, #20]
 80064c0:	697a      	ldr	r2, [r7, #20]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	dbf1      	blt.n	80064ac <_write+0x16>
	}
	return len;
 80064c8:	687b      	ldr	r3, [r7, #4]
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	3718      	adds	r7, #24
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}

080064d2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80064d2:	b580      	push	{r7, lr}
 80064d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80064d6:	f000 fc29 	bl	8006d2c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80064da:	f001 fa1d 	bl	8007918 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80064de:	f000 f81b 	bl	8006518 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80064e2:	f000 fb11 	bl	8006b08 <MX_GPIO_Init>
  MX_SDMMC1_SD_Init();
 80064e6:	f000 f945 	bl	8006774 <MX_SDMMC1_SD_Init>
  MX_I2C1_Init();
 80064ea:	f000 f883 	bl	80065f4 <MX_I2C1_Init>
  MX_I2C2_Init();
 80064ee:	f000 f8c1 	bl	8006674 <MX_I2C2_Init>
  MX_I2C4_Init();
 80064f2:	f000 f8ff 	bl	80066f4 <MX_I2C4_Init>
  MX_SPI1_Init();
 80064f6:	f000 f95b 	bl	80067b0 <MX_SPI1_Init>
  MX_SPI2_Init();
 80064fa:	f000 f9af 	bl	800685c <MX_SPI2_Init>
  MX_UART8_Init();
 80064fe:	f000 fa59 	bl	80069b4 <MX_UART8_Init>
  MX_USART1_Init();
 8006502:	f000 faa3 	bl	8006a4c <MX_USART1_Init>
  MX_SPI4_Init();
 8006506:	f000 f9ff 	bl	8006908 <MX_SPI4_Init>
  MX_FATFS_Init();
 800650a:	f00d fcad 	bl	8013e68 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  //I2C_Scan(&hi2c2);
  SensorManager_Init();
 800650e:	f001 f97b 	bl	8007808 <SensorManager_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8006512:	bf00      	nop
 8006514:	e7fd      	b.n	8006512 <main+0x40>
	...

08006518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b09c      	sub	sp, #112	@ 0x70
 800651c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800651e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006522:	224c      	movs	r2, #76	@ 0x4c
 8006524:	2100      	movs	r1, #0
 8006526:	4618      	mov	r0, r3
 8006528:	f00e ff04 	bl	8015334 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800652c:	1d3b      	adds	r3, r7, #4
 800652e:	2220      	movs	r2, #32
 8006530:	2100      	movs	r1, #0
 8006532:	4618      	mov	r0, r3
 8006534:	f00e fefe 	bl	8015334 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8006538:	2002      	movs	r0, #2
 800653a:	f003 f951 	bl	80097e0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800653e:	2300      	movs	r3, #0
 8006540:	603b      	str	r3, [r7, #0]
 8006542:	4b2b      	ldr	r3, [pc, #172]	@ (80065f0 <SystemClock_Config+0xd8>)
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	4a2a      	ldr	r2, [pc, #168]	@ (80065f0 <SystemClock_Config+0xd8>)
 8006548:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800654c:	6193      	str	r3, [r2, #24]
 800654e:	4b28      	ldr	r3, [pc, #160]	@ (80065f0 <SystemClock_Config+0xd8>)
 8006550:	699b      	ldr	r3, [r3, #24]
 8006552:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006556:	603b      	str	r3, [r7, #0]
 8006558:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800655a:	bf00      	nop
 800655c:	4b24      	ldr	r3, [pc, #144]	@ (80065f0 <SystemClock_Config+0xd8>)
 800655e:	699b      	ldr	r3, [r3, #24]
 8006560:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006564:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006568:	d1f8      	bne.n	800655c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800656a:	2301      	movs	r3, #1
 800656c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800656e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006572:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006574:	2302      	movs	r3, #2
 8006576:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006578:	2302      	movs	r3, #2
 800657a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 800657c:	2303      	movs	r3, #3
 800657e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 31;
 8006580:	231f      	movs	r3, #31
 8006582:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8006584:	2301      	movs	r3, #1
 8006586:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8006588:	2302      	movs	r3, #2
 800658a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800658c:	2302      	movs	r3, #2
 800658e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8006590:	230c      	movs	r3, #12
 8006592:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8006594:	2300      	movs	r3, #0
 8006596:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 2048;
 8006598:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800659c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800659e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065a2:	4618      	mov	r0, r3
 80065a4:	f003 f956 	bl	8009854 <HAL_RCC_OscConfig>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d001      	beq.n	80065b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80065ae:	f000 fbe9 	bl	8006d84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80065b2:	233f      	movs	r3, #63	@ 0x3f
 80065b4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80065b6:	2303      	movs	r3, #3
 80065b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80065ba:	2300      	movs	r3, #0
 80065bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80065be:	2308      	movs	r3, #8
 80065c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80065c2:	2340      	movs	r3, #64	@ 0x40
 80065c4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80065c6:	2340      	movs	r3, #64	@ 0x40
 80065c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80065ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80065ce:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80065d0:	2340      	movs	r3, #64	@ 0x40
 80065d2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80065d4:	1d3b      	adds	r3, r7, #4
 80065d6:	2103      	movs	r1, #3
 80065d8:	4618      	mov	r0, r3
 80065da:	f003 fd15 	bl	800a008 <HAL_RCC_ClockConfig>
 80065de:	4603      	mov	r3, r0
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d001      	beq.n	80065e8 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80065e4:	f000 fbce 	bl	8006d84 <Error_Handler>
  }
}
 80065e8:	bf00      	nop
 80065ea:	3770      	adds	r7, #112	@ 0x70
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	58024800 	.word	0x58024800

080065f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80065f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006668 <MX_I2C1_Init+0x74>)
 80065fa:	4a1c      	ldr	r2, [pc, #112]	@ (800666c <MX_I2C1_Init+0x78>)
 80065fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20A0A3F6;
 80065fe:	4b1a      	ldr	r3, [pc, #104]	@ (8006668 <MX_I2C1_Init+0x74>)
 8006600:	4a1b      	ldr	r2, [pc, #108]	@ (8006670 <MX_I2C1_Init+0x7c>)
 8006602:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8006604:	4b18      	ldr	r3, [pc, #96]	@ (8006668 <MX_I2C1_Init+0x74>)
 8006606:	2200      	movs	r2, #0
 8006608:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800660a:	4b17      	ldr	r3, [pc, #92]	@ (8006668 <MX_I2C1_Init+0x74>)
 800660c:	2201      	movs	r2, #1
 800660e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006610:	4b15      	ldr	r3, [pc, #84]	@ (8006668 <MX_I2C1_Init+0x74>)
 8006612:	2200      	movs	r2, #0
 8006614:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8006616:	4b14      	ldr	r3, [pc, #80]	@ (8006668 <MX_I2C1_Init+0x74>)
 8006618:	2200      	movs	r2, #0
 800661a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800661c:	4b12      	ldr	r3, [pc, #72]	@ (8006668 <MX_I2C1_Init+0x74>)
 800661e:	2200      	movs	r2, #0
 8006620:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006622:	4b11      	ldr	r3, [pc, #68]	@ (8006668 <MX_I2C1_Init+0x74>)
 8006624:	2200      	movs	r2, #0
 8006626:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006628:	4b0f      	ldr	r3, [pc, #60]	@ (8006668 <MX_I2C1_Init+0x74>)
 800662a:	2200      	movs	r2, #0
 800662c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800662e:	480e      	ldr	r0, [pc, #56]	@ (8006668 <MX_I2C1_Init+0x74>)
 8006630:	f002 faee 	bl	8008c10 <HAL_I2C_Init>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d001      	beq.n	800663e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800663a:	f000 fba3 	bl	8006d84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800663e:	2100      	movs	r1, #0
 8006640:	4809      	ldr	r0, [pc, #36]	@ (8006668 <MX_I2C1_Init+0x74>)
 8006642:	f003 f835 	bl	80096b0 <HAL_I2CEx_ConfigAnalogFilter>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800664c:	f000 fb9a 	bl	8006d84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8006650:	2100      	movs	r1, #0
 8006652:	4805      	ldr	r0, [pc, #20]	@ (8006668 <MX_I2C1_Init+0x74>)
 8006654:	f003 f877 	bl	8009746 <HAL_I2CEx_ConfigDigitalFilter>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800665e:	f000 fb91 	bl	8006d84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006662:	bf00      	nop
 8006664:	bd80      	pop	{r7, pc}
 8006666:	bf00      	nop
 8006668:	2400168c 	.word	0x2400168c
 800666c:	40005400 	.word	0x40005400
 8006670:	20a0a3f6 	.word	0x20a0a3f6

08006674 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8006678:	4b1b      	ldr	r3, [pc, #108]	@ (80066e8 <MX_I2C2_Init+0x74>)
 800667a:	4a1c      	ldr	r2, [pc, #112]	@ (80066ec <MX_I2C2_Init+0x78>)
 800667c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20A0A3F6;
 800667e:	4b1a      	ldr	r3, [pc, #104]	@ (80066e8 <MX_I2C2_Init+0x74>)
 8006680:	4a1b      	ldr	r2, [pc, #108]	@ (80066f0 <MX_I2C2_Init+0x7c>)
 8006682:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8006684:	4b18      	ldr	r3, [pc, #96]	@ (80066e8 <MX_I2C2_Init+0x74>)
 8006686:	2200      	movs	r2, #0
 8006688:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800668a:	4b17      	ldr	r3, [pc, #92]	@ (80066e8 <MX_I2C2_Init+0x74>)
 800668c:	2201      	movs	r2, #1
 800668e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006690:	4b15      	ldr	r3, [pc, #84]	@ (80066e8 <MX_I2C2_Init+0x74>)
 8006692:	2200      	movs	r2, #0
 8006694:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8006696:	4b14      	ldr	r3, [pc, #80]	@ (80066e8 <MX_I2C2_Init+0x74>)
 8006698:	2200      	movs	r2, #0
 800669a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800669c:	4b12      	ldr	r3, [pc, #72]	@ (80066e8 <MX_I2C2_Init+0x74>)
 800669e:	2200      	movs	r2, #0
 80066a0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80066a2:	4b11      	ldr	r3, [pc, #68]	@ (80066e8 <MX_I2C2_Init+0x74>)
 80066a4:	2200      	movs	r2, #0
 80066a6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80066a8:	4b0f      	ldr	r3, [pc, #60]	@ (80066e8 <MX_I2C2_Init+0x74>)
 80066aa:	2200      	movs	r2, #0
 80066ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80066ae:	480e      	ldr	r0, [pc, #56]	@ (80066e8 <MX_I2C2_Init+0x74>)
 80066b0:	f002 faae 	bl	8008c10 <HAL_I2C_Init>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d001      	beq.n	80066be <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80066ba:	f000 fb63 	bl	8006d84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80066be:	2100      	movs	r1, #0
 80066c0:	4809      	ldr	r0, [pc, #36]	@ (80066e8 <MX_I2C2_Init+0x74>)
 80066c2:	f002 fff5 	bl	80096b0 <HAL_I2CEx_ConfigAnalogFilter>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d001      	beq.n	80066d0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80066cc:	f000 fb5a 	bl	8006d84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80066d0:	2100      	movs	r1, #0
 80066d2:	4805      	ldr	r0, [pc, #20]	@ (80066e8 <MX_I2C2_Init+0x74>)
 80066d4:	f003 f837 	bl	8009746 <HAL_I2CEx_ConfigDigitalFilter>
 80066d8:	4603      	mov	r3, r0
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d001      	beq.n	80066e2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80066de:	f000 fb51 	bl	8006d84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80066e2:	bf00      	nop
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	240016e0 	.word	0x240016e0
 80066ec:	40005800 	.word	0x40005800
 80066f0:	20a0a3f6 	.word	0x20a0a3f6

080066f4 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80066f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006768 <MX_I2C4_Init+0x74>)
 80066fa:	4a1c      	ldr	r2, [pc, #112]	@ (800676c <MX_I2C4_Init+0x78>)
 80066fc:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x60405858;
 80066fe:	4b1a      	ldr	r3, [pc, #104]	@ (8006768 <MX_I2C4_Init+0x74>)
 8006700:	4a1b      	ldr	r2, [pc, #108]	@ (8006770 <MX_I2C4_Init+0x7c>)
 8006702:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8006704:	4b18      	ldr	r3, [pc, #96]	@ (8006768 <MX_I2C4_Init+0x74>)
 8006706:	2200      	movs	r2, #0
 8006708:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800670a:	4b17      	ldr	r3, [pc, #92]	@ (8006768 <MX_I2C4_Init+0x74>)
 800670c:	2201      	movs	r2, #1
 800670e:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006710:	4b15      	ldr	r3, [pc, #84]	@ (8006768 <MX_I2C4_Init+0x74>)
 8006712:	2200      	movs	r2, #0
 8006714:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8006716:	4b14      	ldr	r3, [pc, #80]	@ (8006768 <MX_I2C4_Init+0x74>)
 8006718:	2200      	movs	r2, #0
 800671a:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800671c:	4b12      	ldr	r3, [pc, #72]	@ (8006768 <MX_I2C4_Init+0x74>)
 800671e:	2200      	movs	r2, #0
 8006720:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8006722:	4b11      	ldr	r3, [pc, #68]	@ (8006768 <MX_I2C4_Init+0x74>)
 8006724:	2200      	movs	r2, #0
 8006726:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006728:	4b0f      	ldr	r3, [pc, #60]	@ (8006768 <MX_I2C4_Init+0x74>)
 800672a:	2200      	movs	r2, #0
 800672c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 800672e:	480e      	ldr	r0, [pc, #56]	@ (8006768 <MX_I2C4_Init+0x74>)
 8006730:	f002 fa6e 	bl	8008c10 <HAL_I2C_Init>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d001      	beq.n	800673e <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 800673a:	f000 fb23 	bl	8006d84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 800673e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006742:	4809      	ldr	r0, [pc, #36]	@ (8006768 <MX_I2C4_Init+0x74>)
 8006744:	f002 ffb4 	bl	80096b0 <HAL_I2CEx_ConfigAnalogFilter>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d001      	beq.n	8006752 <MX_I2C4_Init+0x5e>
  {
    Error_Handler();
 800674e:	f000 fb19 	bl	8006d84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8006752:	2100      	movs	r1, #0
 8006754:	4804      	ldr	r0, [pc, #16]	@ (8006768 <MX_I2C4_Init+0x74>)
 8006756:	f002 fff6 	bl	8009746 <HAL_I2CEx_ConfigDigitalFilter>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d001      	beq.n	8006764 <MX_I2C4_Init+0x70>
  {
    Error_Handler();
 8006760:	f000 fb10 	bl	8006d84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8006764:	bf00      	nop
 8006766:	bd80      	pop	{r7, pc}
 8006768:	24001734 	.word	0x24001734
 800676c:	58001c00 	.word	0x58001c00
 8006770:	60405858 	.word	0x60405858

08006774 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8006774:	b480      	push	{r7}
 8006776:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8006778:	4b0b      	ldr	r3, [pc, #44]	@ (80067a8 <MX_SDMMC1_SD_Init+0x34>)
 800677a:	4a0c      	ldr	r2, [pc, #48]	@ (80067ac <MX_SDMMC1_SD_Init+0x38>)
 800677c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800677e:	4b0a      	ldr	r3, [pc, #40]	@ (80067a8 <MX_SDMMC1_SD_Init+0x34>)
 8006780:	2200      	movs	r2, #0
 8006782:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006784:	4b08      	ldr	r3, [pc, #32]	@ (80067a8 <MX_SDMMC1_SD_Init+0x34>)
 8006786:	2200      	movs	r2, #0
 8006788:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800678a:	4b07      	ldr	r3, [pc, #28]	@ (80067a8 <MX_SDMMC1_SD_Init+0x34>)
 800678c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006790:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006792:	4b05      	ldr	r3, [pc, #20]	@ (80067a8 <MX_SDMMC1_SD_Init+0x34>)
 8006794:	2200      	movs	r2, #0
 8006796:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8006798:	4b03      	ldr	r3, [pc, #12]	@ (80067a8 <MX_SDMMC1_SD_Init+0x34>)
 800679a:	2200      	movs	r2, #0
 800679c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 800679e:	bf00      	nop
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr
 80067a8:	24001788 	.word	0x24001788
 80067ac:	52007000 	.word	0x52007000

080067b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80067b4:	4b27      	ldr	r3, [pc, #156]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067b6:	4a28      	ldr	r2, [pc, #160]	@ (8006858 <MX_SPI1_Init+0xa8>)
 80067b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80067ba:	4b26      	ldr	r3, [pc, #152]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067bc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80067c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80067c2:	4b24      	ldr	r3, [pc, #144]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067c4:	2200      	movs	r2, #0
 80067c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80067c8:	4b22      	ldr	r3, [pc, #136]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067ca:	2207      	movs	r2, #7
 80067cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80067ce:	4b21      	ldr	r3, [pc, #132]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80067d4:	4b1f      	ldr	r3, [pc, #124]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067d6:	2200      	movs	r2, #0
 80067d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80067da:	4b1e      	ldr	r3, [pc, #120]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067dc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80067e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80067e2:	4b1c      	ldr	r3, [pc, #112]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067e4:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 80067e8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80067ea:	4b1a      	ldr	r3, [pc, #104]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067ec:	2200      	movs	r2, #0
 80067ee:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80067f0:	4b18      	ldr	r3, [pc, #96]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067f2:	2200      	movs	r2, #0
 80067f4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067f6:	4b17      	ldr	r3, [pc, #92]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067f8:	2200      	movs	r2, #0
 80067fa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80067fc:	4b15      	ldr	r3, [pc, #84]	@ (8006854 <MX_SPI1_Init+0xa4>)
 80067fe:	2200      	movs	r2, #0
 8006800:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8006802:	4b14      	ldr	r3, [pc, #80]	@ (8006854 <MX_SPI1_Init+0xa4>)
 8006804:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006808:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800680a:	4b12      	ldr	r3, [pc, #72]	@ (8006854 <MX_SPI1_Init+0xa4>)
 800680c:	2200      	movs	r2, #0
 800680e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8006810:	4b10      	ldr	r3, [pc, #64]	@ (8006854 <MX_SPI1_Init+0xa4>)
 8006812:	2200      	movs	r2, #0
 8006814:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8006816:	4b0f      	ldr	r3, [pc, #60]	@ (8006854 <MX_SPI1_Init+0xa4>)
 8006818:	2200      	movs	r2, #0
 800681a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800681c:	4b0d      	ldr	r3, [pc, #52]	@ (8006854 <MX_SPI1_Init+0xa4>)
 800681e:	2200      	movs	r2, #0
 8006820:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8006822:	4b0c      	ldr	r3, [pc, #48]	@ (8006854 <MX_SPI1_Init+0xa4>)
 8006824:	2200      	movs	r2, #0
 8006826:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8006828:	4b0a      	ldr	r3, [pc, #40]	@ (8006854 <MX_SPI1_Init+0xa4>)
 800682a:	2200      	movs	r2, #0
 800682c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800682e:	4b09      	ldr	r3, [pc, #36]	@ (8006854 <MX_SPI1_Init+0xa4>)
 8006830:	2200      	movs	r2, #0
 8006832:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8006834:	4b07      	ldr	r3, [pc, #28]	@ (8006854 <MX_SPI1_Init+0xa4>)
 8006836:	2200      	movs	r2, #0
 8006838:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800683a:	4b06      	ldr	r3, [pc, #24]	@ (8006854 <MX_SPI1_Init+0xa4>)
 800683c:	2200      	movs	r2, #0
 800683e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006840:	4804      	ldr	r0, [pc, #16]	@ (8006854 <MX_SPI1_Init+0xa4>)
 8006842:	f007 ff05 	bl	800e650 <HAL_SPI_Init>
 8006846:	4603      	mov	r3, r0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d001      	beq.n	8006850 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 800684c:	f000 fa9a 	bl	8006d84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006850:	bf00      	nop
 8006852:	bd80      	pop	{r7, pc}
 8006854:	24001804 	.word	0x24001804
 8006858:	40013000 	.word	0x40013000

0800685c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006860:	4b27      	ldr	r3, [pc, #156]	@ (8006900 <MX_SPI2_Init+0xa4>)
 8006862:	4a28      	ldr	r2, [pc, #160]	@ (8006904 <MX_SPI2_Init+0xa8>)
 8006864:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8006866:	4b26      	ldr	r3, [pc, #152]	@ (8006900 <MX_SPI2_Init+0xa4>)
 8006868:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800686c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800686e:	4b24      	ldr	r3, [pc, #144]	@ (8006900 <MX_SPI2_Init+0xa4>)
 8006870:	2200      	movs	r2, #0
 8006872:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006874:	4b22      	ldr	r3, [pc, #136]	@ (8006900 <MX_SPI2_Init+0xa4>)
 8006876:	2207      	movs	r2, #7
 8006878:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800687a:	4b21      	ldr	r3, [pc, #132]	@ (8006900 <MX_SPI2_Init+0xa4>)
 800687c:	2200      	movs	r2, #0
 800687e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006880:	4b1f      	ldr	r3, [pc, #124]	@ (8006900 <MX_SPI2_Init+0xa4>)
 8006882:	2200      	movs	r2, #0
 8006884:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8006886:	4b1e      	ldr	r3, [pc, #120]	@ (8006900 <MX_SPI2_Init+0xa4>)
 8006888:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800688c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800688e:	4b1c      	ldr	r3, [pc, #112]	@ (8006900 <MX_SPI2_Init+0xa4>)
 8006890:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8006894:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006896:	4b1a      	ldr	r3, [pc, #104]	@ (8006900 <MX_SPI2_Init+0xa4>)
 8006898:	2200      	movs	r2, #0
 800689a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800689c:	4b18      	ldr	r3, [pc, #96]	@ (8006900 <MX_SPI2_Init+0xa4>)
 800689e:	2200      	movs	r2, #0
 80068a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80068a2:	4b17      	ldr	r3, [pc, #92]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068a4:	2200      	movs	r2, #0
 80068a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80068a8:	4b15      	ldr	r3, [pc, #84]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80068ae:	4b14      	ldr	r3, [pc, #80]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80068b4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80068b6:	4b12      	ldr	r3, [pc, #72]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80068bc:	4b10      	ldr	r3, [pc, #64]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068be:	2200      	movs	r2, #0
 80068c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80068c2:	4b0f      	ldr	r3, [pc, #60]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068c4:	2200      	movs	r2, #0
 80068c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80068c8:	4b0d      	ldr	r3, [pc, #52]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068ca:	2200      	movs	r2, #0
 80068cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80068ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068d0:	2200      	movs	r2, #0
 80068d2:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80068d4:	4b0a      	ldr	r3, [pc, #40]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068d6:	2200      	movs	r2, #0
 80068d8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80068da:	4b09      	ldr	r3, [pc, #36]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068dc:	2200      	movs	r2, #0
 80068de:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80068e0:	4b07      	ldr	r3, [pc, #28]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068e2:	2200      	movs	r2, #0
 80068e4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80068e6:	4b06      	ldr	r3, [pc, #24]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068e8:	2200      	movs	r2, #0
 80068ea:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80068ec:	4804      	ldr	r0, [pc, #16]	@ (8006900 <MX_SPI2_Init+0xa4>)
 80068ee:	f007 feaf 	bl	800e650 <HAL_SPI_Init>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d001      	beq.n	80068fc <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 80068f8:	f000 fa44 	bl	8006d84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80068fc:	bf00      	nop
 80068fe:	bd80      	pop	{r7, pc}
 8006900:	2400188c 	.word	0x2400188c
 8006904:	40003800 	.word	0x40003800

08006908 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 800690c:	4b27      	ldr	r3, [pc, #156]	@ (80069ac <MX_SPI4_Init+0xa4>)
 800690e:	4a28      	ldr	r2, [pc, #160]	@ (80069b0 <MX_SPI4_Init+0xa8>)
 8006910:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8006912:	4b26      	ldr	r3, [pc, #152]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006914:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006918:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800691a:	4b24      	ldr	r3, [pc, #144]	@ (80069ac <MX_SPI4_Init+0xa4>)
 800691c:	2200      	movs	r2, #0
 800691e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8006920:	4b22      	ldr	r3, [pc, #136]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006922:	2207      	movs	r2, #7
 8006924:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006926:	4b21      	ldr	r3, [pc, #132]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006928:	2200      	movs	r2, #0
 800692a:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800692c:	4b1f      	ldr	r3, [pc, #124]	@ (80069ac <MX_SPI4_Init+0xa4>)
 800692e:	2200      	movs	r2, #0
 8006930:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8006932:	4b1e      	ldr	r3, [pc, #120]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006934:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8006938:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800693a:	4b1c      	ldr	r3, [pc, #112]	@ (80069ac <MX_SPI4_Init+0xa4>)
 800693c:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8006940:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006942:	4b1a      	ldr	r3, [pc, #104]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006944:	2200      	movs	r2, #0
 8006946:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8006948:	4b18      	ldr	r3, [pc, #96]	@ (80069ac <MX_SPI4_Init+0xa4>)
 800694a:	2200      	movs	r2, #0
 800694c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800694e:	4b17      	ldr	r3, [pc, #92]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006950:	2200      	movs	r2, #0
 8006952:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8006954:	4b15      	ldr	r3, [pc, #84]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006956:	2200      	movs	r2, #0
 8006958:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800695a:	4b14      	ldr	r3, [pc, #80]	@ (80069ac <MX_SPI4_Init+0xa4>)
 800695c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8006960:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8006962:	4b12      	ldr	r3, [pc, #72]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006964:	2200      	movs	r2, #0
 8006966:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8006968:	4b10      	ldr	r3, [pc, #64]	@ (80069ac <MX_SPI4_Init+0xa4>)
 800696a:	2200      	movs	r2, #0
 800696c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800696e:	4b0f      	ldr	r3, [pc, #60]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006970:	2200      	movs	r2, #0
 8006972:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8006974:	4b0d      	ldr	r3, [pc, #52]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006976:	2200      	movs	r2, #0
 8006978:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800697a:	4b0c      	ldr	r3, [pc, #48]	@ (80069ac <MX_SPI4_Init+0xa4>)
 800697c:	2200      	movs	r2, #0
 800697e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8006980:	4b0a      	ldr	r3, [pc, #40]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006982:	2200      	movs	r2, #0
 8006984:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8006986:	4b09      	ldr	r3, [pc, #36]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006988:	2200      	movs	r2, #0
 800698a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800698c:	4b07      	ldr	r3, [pc, #28]	@ (80069ac <MX_SPI4_Init+0xa4>)
 800698e:	2200      	movs	r2, #0
 8006990:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8006992:	4b06      	ldr	r3, [pc, #24]	@ (80069ac <MX_SPI4_Init+0xa4>)
 8006994:	2200      	movs	r2, #0
 8006996:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8006998:	4804      	ldr	r0, [pc, #16]	@ (80069ac <MX_SPI4_Init+0xa4>)
 800699a:	f007 fe59 	bl	800e650 <HAL_SPI_Init>
 800699e:	4603      	mov	r3, r0
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d001      	beq.n	80069a8 <MX_SPI4_Init+0xa0>
  {
    Error_Handler();
 80069a4:	f000 f9ee 	bl	8006d84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80069a8:	bf00      	nop
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	24001914 	.word	0x24001914
 80069b0:	40013400 	.word	0x40013400

080069b4 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80069b8:	4b22      	ldr	r3, [pc, #136]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069ba:	4a23      	ldr	r2, [pc, #140]	@ (8006a48 <MX_UART8_Init+0x94>)
 80069bc:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 9600;
 80069be:	4b21      	ldr	r3, [pc, #132]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069c0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80069c4:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80069c6:	4b1f      	ldr	r3, [pc, #124]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069c8:	2200      	movs	r2, #0
 80069ca:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80069cc:	4b1d      	ldr	r3, [pc, #116]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069ce:	2200      	movs	r2, #0
 80069d0:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80069d2:	4b1c      	ldr	r3, [pc, #112]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069d4:	2200      	movs	r2, #0
 80069d6:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80069d8:	4b1a      	ldr	r3, [pc, #104]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069da:	220c      	movs	r2, #12
 80069dc:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80069de:	4b19      	ldr	r3, [pc, #100]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069e0:	2200      	movs	r2, #0
 80069e2:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80069e4:	4b17      	ldr	r3, [pc, #92]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069e6:	2200      	movs	r2, #0
 80069e8:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80069ea:	4b16      	ldr	r3, [pc, #88]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069ec:	2200      	movs	r2, #0
 80069ee:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80069f0:	4b14      	ldr	r3, [pc, #80]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069f2:	2200      	movs	r2, #0
 80069f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80069f6:	4b13      	ldr	r3, [pc, #76]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069f8:	2200      	movs	r2, #0
 80069fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80069fc:	4811      	ldr	r0, [pc, #68]	@ (8006a44 <MX_UART8_Init+0x90>)
 80069fe:	f008 ffce 	bl	800f99e <HAL_UART_Init>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d001      	beq.n	8006a0c <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8006a08:	f000 f9bc 	bl	8006d84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006a0c:	2100      	movs	r1, #0
 8006a0e:	480d      	ldr	r0, [pc, #52]	@ (8006a44 <MX_UART8_Init+0x90>)
 8006a10:	f00b fb9f 	bl	8012152 <HAL_UARTEx_SetTxFifoThreshold>
 8006a14:	4603      	mov	r3, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d001      	beq.n	8006a1e <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8006a1a:	f000 f9b3 	bl	8006d84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006a1e:	2100      	movs	r1, #0
 8006a20:	4808      	ldr	r0, [pc, #32]	@ (8006a44 <MX_UART8_Init+0x90>)
 8006a22:	f00b fbd4 	bl	80121ce <HAL_UARTEx_SetRxFifoThreshold>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d001      	beq.n	8006a30 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8006a2c:	f000 f9aa 	bl	8006d84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8006a30:	4804      	ldr	r0, [pc, #16]	@ (8006a44 <MX_UART8_Init+0x90>)
 8006a32:	f00b fb55 	bl	80120e0 <HAL_UARTEx_DisableFifoMode>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d001      	beq.n	8006a40 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8006a3c:	f000 f9a2 	bl	8006d84 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8006a40:	bf00      	nop
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	2400199c 	.word	0x2400199c
 8006a48:	40007c00 	.word	0x40007c00

08006a4c <MX_USART1_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_Init(void)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 8006a50:	4b2b      	ldr	r3, [pc, #172]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a52:	4a2c      	ldr	r2, [pc, #176]	@ (8006b04 <MX_USART1_Init+0xb8>)
 8006a54:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 8006a56:	4b2a      	ldr	r3, [pc, #168]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a58:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006a5c:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 8006a5e:	4b28      	ldr	r3, [pc, #160]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a60:	2200      	movs	r2, #0
 8006a62:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 8006a64:	4b26      	ldr	r3, [pc, #152]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a66:	2200      	movs	r2, #0
 8006a68:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 8006a6a:	4b25      	ldr	r3, [pc, #148]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 8006a70:	4b23      	ldr	r3, [pc, #140]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a72:	220c      	movs	r2, #12
 8006a74:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 8006a76:	4b22      	ldr	r3, [pc, #136]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a78:	2200      	movs	r2, #0
 8006a7a:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 8006a7c:	4b20      	ldr	r3, [pc, #128]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a7e:	2200      	movs	r2, #0
 8006a80:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8006a82:	4b1f      	ldr	r3, [pc, #124]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a84:	2200      	movs	r2, #0
 8006a86:	621a      	str	r2, [r3, #32]
  husart1.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8006a88:	4b1d      	ldr	r3, [pc, #116]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	625a      	str	r2, [r3, #36]	@ 0x24
  husart1.SlaveMode = USART_SLAVEMODE_ENABLE;
 8006a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a90:	2201      	movs	r2, #1
 8006a92:	641a      	str	r2, [r3, #64]	@ 0x40
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8006a94:	481a      	ldr	r0, [pc, #104]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006a96:	f00b fc27 	bl	80122e8 <HAL_USART_Init>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d001      	beq.n	8006aa4 <MX_USART1_Init+0x58>
  {
    Error_Handler();
 8006aa0:	f000 f970 	bl	8006d84 <Error_Handler>
  }
  if (HAL_USARTEx_SetTxFifoThreshold(&husart1, USART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006aa4:	2100      	movs	r1, #0
 8006aa6:	4816      	ldr	r0, [pc, #88]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006aa8:	f00c fb4e 	bl	8013148 <HAL_USARTEx_SetTxFifoThreshold>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d001      	beq.n	8006ab6 <MX_USART1_Init+0x6a>
  {
    Error_Handler();
 8006ab2:	f000 f967 	bl	8006d84 <Error_Handler>
  }
  if (HAL_USARTEx_SetRxFifoThreshold(&husart1, USART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006ab6:	2100      	movs	r1, #0
 8006ab8:	4811      	ldr	r0, [pc, #68]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006aba:	f00c fb83 	bl	80131c4 <HAL_USARTEx_SetRxFifoThreshold>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d001      	beq.n	8006ac8 <MX_USART1_Init+0x7c>
  {
    Error_Handler();
 8006ac4:	f000 f95e 	bl	8006d84 <Error_Handler>
  }
  if (HAL_USARTEx_ConfigNSS(&husart1, USART_NSS_HARD) != HAL_OK)
 8006ac8:	2100      	movs	r1, #0
 8006aca:	480d      	ldr	r0, [pc, #52]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006acc:	f00c fac6 	bl	801305c <HAL_USARTEx_ConfigNSS>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d001      	beq.n	8006ada <MX_USART1_Init+0x8e>
  {
    Error_Handler();
 8006ad6:	f000 f955 	bl	8006d84 <Error_Handler>
  }
  if (HAL_USARTEx_DisableFifoMode(&husart1) != HAL_OK)
 8006ada:	4809      	ldr	r0, [pc, #36]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006adc:	f00c fafb 	bl	80130d6 <HAL_USARTEx_DisableFifoMode>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d001      	beq.n	8006aea <MX_USART1_Init+0x9e>
  {
    Error_Handler();
 8006ae6:	f000 f94d 	bl	8006d84 <Error_Handler>
  }
  if (HAL_USARTEx_EnableSlaveMode(&husart1) != HAL_OK)
 8006aea:	4805      	ldr	r0, [pc, #20]	@ (8006b00 <MX_USART1_Init+0xb4>)
 8006aec:	f00c fa61 	bl	8012fb2 <HAL_USARTEx_EnableSlaveMode>
 8006af0:	4603      	mov	r3, r0
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d001      	beq.n	8006afa <MX_USART1_Init+0xae>
  {
    Error_Handler();
 8006af6:	f000 f945 	bl	8006d84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006afa:	bf00      	nop
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	24001a30 	.word	0x24001a30
 8006b04:	40011000 	.word	0x40011000

08006b08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b08c      	sub	sp, #48	@ 0x30
 8006b0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b0e:	f107 031c 	add.w	r3, r7, #28
 8006b12:	2200      	movs	r2, #0
 8006b14:	601a      	str	r2, [r3, #0]
 8006b16:	605a      	str	r2, [r3, #4]
 8006b18:	609a      	str	r2, [r3, #8]
 8006b1a:	60da      	str	r2, [r3, #12]
 8006b1c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006b1e:	4b7d      	ldr	r3, [pc, #500]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b24:	4a7b      	ldr	r2, [pc, #492]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b26:	f043 0304 	orr.w	r3, r3, #4
 8006b2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006b2e:	4b79      	ldr	r3, [pc, #484]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b34:	f003 0304 	and.w	r3, r3, #4
 8006b38:	61bb      	str	r3, [r7, #24]
 8006b3a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b3c:	4b75      	ldr	r3, [pc, #468]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b42:	4a74      	ldr	r2, [pc, #464]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b44:	f043 0310 	orr.w	r3, r3, #16
 8006b48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006b4c:	4b71      	ldr	r3, [pc, #452]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b52:	f003 0310 	and.w	r3, r3, #16
 8006b56:	617b      	str	r3, [r7, #20]
 8006b58:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b5a:	4b6e      	ldr	r3, [pc, #440]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b60:	4a6c      	ldr	r2, [pc, #432]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b62:	f043 0302 	orr.w	r3, r3, #2
 8006b66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006b6a:	4b6a      	ldr	r3, [pc, #424]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b70:	f003 0302 	and.w	r3, r3, #2
 8006b74:	613b      	str	r3, [r7, #16]
 8006b76:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b78:	4b66      	ldr	r3, [pc, #408]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b7e:	4a65      	ldr	r2, [pc, #404]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b80:	f043 0301 	orr.w	r3, r3, #1
 8006b84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006b88:	4b62      	ldr	r3, [pc, #392]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b8e:	f003 0301 	and.w	r3, r3, #1
 8006b92:	60fb      	str	r3, [r7, #12]
 8006b94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006b96:	4b5f      	ldr	r3, [pc, #380]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b9c:	4a5d      	ldr	r2, [pc, #372]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006b9e:	f043 0308 	orr.w	r3, r3, #8
 8006ba2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006ba6:	4b5b      	ldr	r3, [pc, #364]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006bac:	f003 0308 	and.w	r3, r3, #8
 8006bb0:	60bb      	str	r3, [r7, #8]
 8006bb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006bb4:	4b57      	ldr	r3, [pc, #348]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006bb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006bba:	4a56      	ldr	r2, [pc, #344]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006bbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006bc4:	4b53      	ldr	r3, [pc, #332]	@ (8006d14 <MX_GPIO_Init+0x20c>)
 8006bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006bca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bce:	607b      	str	r3, [r7, #4]
 8006bd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_RESET);
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	2110      	movs	r1, #16
 8006bd6:	4850      	ldr	r0, [pc, #320]	@ (8006d18 <MX_GPIO_Init+0x210>)
 8006bd8:	f002 f800 	bl	8008bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 8006bdc:	2200      	movs	r2, #0
 8006bde:	2110      	movs	r1, #16
 8006be0:	484e      	ldr	r0, [pc, #312]	@ (8006d1c <MX_GPIO_Init+0x214>)
 8006be2:	f001 fffb 	bl	8008bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15|SPI2_CSB_Pin, GPIO_PIN_RESET);
 8006be6:	2200      	movs	r2, #0
 8006be8:	f44f 4110 	mov.w	r1, #36864	@ 0x9000
 8006bec:	484c      	ldr	r0, [pc, #304]	@ (8006d20 <MX_GPIO_Init+0x218>)
 8006bee:	f001 fff5 	bl	8008bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_7;
 8006bf2:	f44f 5302 	mov.w	r3, #8320	@ 0x2080
 8006bf6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c00:	f107 031c 	add.w	r3, r7, #28
 8006c04:	4619      	mov	r1, r3
 8006c06:	4847      	ldr	r0, [pc, #284]	@ (8006d24 <MX_GPIO_Init+0x21c>)
 8006c08:	f001 fe28 	bl	800885c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI4_CS_Pin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 8006c0c:	2310      	movs	r3, #16
 8006c0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c10:	2301      	movs	r3, #1
 8006c12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c14:	2300      	movs	r3, #0
 8006c16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006c18:	2302      	movs	r3, #2
 8006c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 8006c1c:	f107 031c 	add.w	r3, r7, #28
 8006c20:	4619      	mov	r1, r3
 8006c22:	483d      	ldr	r0, [pc, #244]	@ (8006d18 <MX_GPIO_Init+0x210>)
 8006c24:	f001 fe1a 	bl	800885c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006c28:	2302      	movs	r3, #2
 8006c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c2c:	2303      	movs	r3, #3
 8006c2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c30:	2300      	movs	r3, #0
 8006c32:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006c34:	f107 031c 	add.w	r3, r7, #28
 8006c38:	4619      	mov	r1, r3
 8006c3a:	483b      	ldr	r0, [pc, #236]	@ (8006d28 <MX_GPIO_Init+0x220>)
 8006c3c:	f001 fe0e 	bl	800885c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006c40:	2308      	movs	r3, #8
 8006c42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c44:	2303      	movs	r3, #3
 8006c46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c4c:	f107 031c 	add.w	r3, r7, #28
 8006c50:	4619      	mov	r1, r3
 8006c52:	4834      	ldr	r0, [pc, #208]	@ (8006d24 <MX_GPIO_Init+0x21c>)
 8006c54:	f001 fe02 	bl	800885c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 8006c58:	2310      	movs	r3, #16
 8006c5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c60:	2300      	movs	r3, #0
 8006c62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c64:	2300      	movs	r3, #0
 8006c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 8006c68:	f107 031c 	add.w	r3, r7, #28
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	482b      	ldr	r0, [pc, #172]	@ (8006d1c <MX_GPIO_Init+0x214>)
 8006c70:	f001 fdf4 	bl	800885c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8006c74:	2304      	movs	r3, #4
 8006c76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c80:	f107 031c 	add.w	r3, r7, #28
 8006c84:	4619      	mov	r1, r3
 8006c86:	4826      	ldr	r0, [pc, #152]	@ (8006d20 <MX_GPIO_Init+0x218>)
 8006c88:	f001 fde8 	bl	800885c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_12;
 8006c8c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8006c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006c92:	2300      	movs	r3, #0
 8006c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c96:	2300      	movs	r3, #0
 8006c98:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c9a:	f107 031c 	add.w	r3, r7, #28
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	481d      	ldr	r0, [pc, #116]	@ (8006d18 <MX_GPIO_Init+0x210>)
 8006ca2:	f001 fddb 	bl	800885c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB15 SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_15|SPI2_CSB_Pin;
 8006ca6:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 8006caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006cac:	2301      	movs	r3, #1
 8006cae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006cb8:	f107 031c 	add.w	r3, r7, #28
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	4818      	ldr	r0, [pc, #96]	@ (8006d20 <MX_GPIO_Init+0x218>)
 8006cc0:	f001 fdcc 	bl	800885c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8006cc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006cca:	2303      	movs	r3, #3
 8006ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006cd2:	f107 031c 	add.w	r3, r7, #28
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	480f      	ldr	r0, [pc, #60]	@ (8006d18 <MX_GPIO_Init+0x210>)
 8006cda:	f001 fdbf 	bl	800885c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006cde:	2308      	movs	r3, #8
 8006ce0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006cea:	f107 031c 	add.w	r3, r7, #28
 8006cee:	4619      	mov	r1, r3
 8006cf0:	480a      	ldr	r0, [pc, #40]	@ (8006d1c <MX_GPIO_Init+0x214>)
 8006cf2:	f001 fdb3 	bl	800885c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Pull SPI2_CSB low to select SPI interface */
  HAL_GPIO_WritePin(SPI2_CSB_GPIO_Port, SPI2_CSB_Pin, GPIO_PIN_RESET);
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8006cfc:	4808      	ldr	r0, [pc, #32]	@ (8006d20 <MX_GPIO_Init+0x218>)
 8006cfe:	f001 ff6d 	bl	8008bdc <HAL_GPIO_WritePin>

  /* Pull SPI1_CSB low to select SPI interface */
    HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 8006d02:	2200      	movs	r2, #0
 8006d04:	2110      	movs	r1, #16
 8006d06:	4805      	ldr	r0, [pc, #20]	@ (8006d1c <MX_GPIO_Init+0x214>)
 8006d08:	f001 ff68 	bl	8008bdc <HAL_GPIO_WritePin>
/* USER CODE END MX_GPIO_Init_2 */
}
 8006d0c:	bf00      	nop
 8006d0e:	3730      	adds	r7, #48	@ 0x30
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	58024400 	.word	0x58024400
 8006d18:	58021000 	.word	0x58021000
 8006d1c:	58020000 	.word	0x58020000
 8006d20:	58020400 	.word	0x58020400
 8006d24:	58020800 	.word	0x58020800
 8006d28:	58020c00 	.word	0x58020c00

08006d2c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b084      	sub	sp, #16
 8006d30:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8006d32:	463b      	mov	r3, r7
 8006d34:	2200      	movs	r2, #0
 8006d36:	601a      	str	r2, [r3, #0]
 8006d38:	605a      	str	r2, [r3, #4]
 8006d3a:	609a      	str	r2, [r3, #8]
 8006d3c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8006d3e:	f000 ffb1 	bl	8007ca4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8006d42:	2301      	movs	r3, #1
 8006d44:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8006d46:	2300      	movs	r3, #0
 8006d48:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8006d4e:	231f      	movs	r3, #31
 8006d50:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8006d52:	2387      	movs	r3, #135	@ 0x87
 8006d54:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8006d56:	2300      	movs	r3, #0
 8006d58:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8006d62:	2301      	movs	r3, #1
 8006d64:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8006d66:	2300      	movs	r3, #0
 8006d68:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8006d6e:	463b      	mov	r3, r7
 8006d70:	4618      	mov	r0, r3
 8006d72:	f000 ffcf 	bl	8007d14 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8006d76:	2004      	movs	r0, #4
 8006d78:	f000 ffac 	bl	8007cd4 <HAL_MPU_Enable>

}
 8006d7c:	bf00      	nop
 8006d7e:	3710      	adds	r7, #16
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006d84:	b480      	push	{r7}
 8006d86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8006d88:	b672      	cpsid	i
}
 8006d8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8006d8c:	bf00      	nop
 8006d8e:	e7fd      	b.n	8006d8c <Error_Handler+0x8>

08006d90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b083      	sub	sp, #12
 8006d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d96:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc0 <HAL_MspInit+0x30>)
 8006d98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d9c:	4a08      	ldr	r2, [pc, #32]	@ (8006dc0 <HAL_MspInit+0x30>)
 8006d9e:	f043 0302 	orr.w	r3, r3, #2
 8006da2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006da6:	4b06      	ldr	r3, [pc, #24]	@ (8006dc0 <HAL_MspInit+0x30>)
 8006da8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006dac:	f003 0302 	and.w	r3, r3, #2
 8006db0:	607b      	str	r3, [r7, #4]
 8006db2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr
 8006dc0:	58024400 	.word	0x58024400

08006dc4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b0bc      	sub	sp, #240	@ 0xf0
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dcc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	601a      	str	r2, [r3, #0]
 8006dd4:	605a      	str	r2, [r3, #4]
 8006dd6:	609a      	str	r2, [r3, #8]
 8006dd8:	60da      	str	r2, [r3, #12]
 8006dda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006ddc:	f107 0320 	add.w	r3, r7, #32
 8006de0:	22b8      	movs	r2, #184	@ 0xb8
 8006de2:	2100      	movs	r1, #0
 8006de4:	4618      	mov	r0, r3
 8006de6:	f00e faa5 	bl	8015334 <memset>
  if(hi2c->Instance==I2C1)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a74      	ldr	r2, [pc, #464]	@ (8006fc0 <HAL_I2C_MspInit+0x1fc>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d147      	bne.n	8006e84 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006df4:	f04f 0208 	mov.w	r2, #8
 8006df8:	f04f 0300 	mov.w	r3, #0
 8006dfc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8006e00:	2300      	movs	r3, #0
 8006e02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006e06:	f107 0320 	add.w	r3, r7, #32
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f003 fc88 	bl	800a720 <HAL_RCCEx_PeriphCLKConfig>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d001      	beq.n	8006e1a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8006e16:	f7ff ffb5 	bl	8006d84 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e1a:	4b6a      	ldr	r3, [pc, #424]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006e1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e20:	4a68      	ldr	r2, [pc, #416]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006e22:	f043 0302 	orr.w	r3, r3, #2
 8006e26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006e2a:	4b66      	ldr	r3, [pc, #408]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006e2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e30:	f003 0302 	and.w	r3, r3, #2
 8006e34:	61fb      	str	r3, [r7, #28]
 8006e36:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8006e38:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8006e3c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006e40:	2312      	movs	r3, #18
 8006e42:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e46:	2300      	movs	r3, #0
 8006e48:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006e52:	2304      	movs	r3, #4
 8006e54:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e58:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	485a      	ldr	r0, [pc, #360]	@ (8006fc8 <HAL_I2C_MspInit+0x204>)
 8006e60:	f001 fcfc 	bl	800885c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006e64:	4b57      	ldr	r3, [pc, #348]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006e66:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e6a:	4a56      	ldr	r2, [pc, #344]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006e6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006e70:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006e74:	4b53      	ldr	r3, [pc, #332]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006e76:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006e7e:	61bb      	str	r3, [r7, #24]
 8006e80:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8006e82:	e098      	b.n	8006fb6 <HAL_I2C_MspInit+0x1f2>
  else if(hi2c->Instance==I2C2)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a50      	ldr	r2, [pc, #320]	@ (8006fcc <HAL_I2C_MspInit+0x208>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d147      	bne.n	8006f1e <HAL_I2C_MspInit+0x15a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8006e8e:	f04f 0208 	mov.w	r2, #8
 8006e92:	f04f 0300 	mov.w	r3, #0
 8006e96:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006ea0:	f107 0320 	add.w	r3, r7, #32
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f003 fc3b 	bl	800a720 <HAL_RCCEx_PeriphCLKConfig>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d001      	beq.n	8006eb4 <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 8006eb0:	f7ff ff68 	bl	8006d84 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006eb4:	4b43      	ldr	r3, [pc, #268]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006eb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006eba:	4a42      	ldr	r2, [pc, #264]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006ebc:	f043 0302 	orr.w	r3, r3, #2
 8006ec0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006ec4:	4b3f      	ldr	r3, [pc, #252]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006ec6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006eca:	f003 0302 	and.w	r3, r3, #2
 8006ece:	617b      	str	r3, [r7, #20]
 8006ed0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006ed2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006ed6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006eda:	2312      	movs	r3, #18
 8006edc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006eec:	2304      	movs	r3, #4
 8006eee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ef2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	4833      	ldr	r0, [pc, #204]	@ (8006fc8 <HAL_I2C_MspInit+0x204>)
 8006efa:	f001 fcaf 	bl	800885c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006efe:	4b31      	ldr	r3, [pc, #196]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006f00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006f04:	4a2f      	ldr	r2, [pc, #188]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006f06:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006f0a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006f0e:	4b2d      	ldr	r3, [pc, #180]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006f10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006f14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f18:	613b      	str	r3, [r7, #16]
 8006f1a:	693b      	ldr	r3, [r7, #16]
}
 8006f1c:	e04b      	b.n	8006fb6 <HAL_I2C_MspInit+0x1f2>
  else if(hi2c->Instance==I2C4)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a2b      	ldr	r2, [pc, #172]	@ (8006fd0 <HAL_I2C_MspInit+0x20c>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d146      	bne.n	8006fb6 <HAL_I2C_MspInit+0x1f2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8006f28:	f04f 0210 	mov.w	r2, #16
 8006f2c:	f04f 0300 	mov.w	r3, #0
 8006f30:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8006f34:	2300      	movs	r3, #0
 8006f36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006f3a:	f107 0320 	add.w	r3, r7, #32
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f003 fbee 	bl	800a720 <HAL_RCCEx_PeriphCLKConfig>
 8006f44:	4603      	mov	r3, r0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <HAL_I2C_MspInit+0x18a>
      Error_Handler();
 8006f4a:	f7ff ff1b 	bl	8006d84 <Error_Handler>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006f4e:	4b1d      	ldr	r3, [pc, #116]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006f50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f54:	4a1b      	ldr	r2, [pc, #108]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006f56:	f043 0308 	orr.w	r3, r3, #8
 8006f5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006f5e:	4b19      	ldr	r3, [pc, #100]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006f60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f64:	f003 0308 	and.w	r3, r3, #8
 8006f68:	60fb      	str	r3, [r7, #12]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12;
 8006f6c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8006f70:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006f74:	2312      	movs	r3, #18
 8006f76:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f80:	2303      	movs	r3, #3
 8006f82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8006f86:	2304      	movs	r3, #4
 8006f88:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006f8c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8006f90:	4619      	mov	r1, r3
 8006f92:	4810      	ldr	r0, [pc, #64]	@ (8006fd4 <HAL_I2C_MspInit+0x210>)
 8006f94:	f001 fc62 	bl	800885c <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8006f98:	4b0a      	ldr	r3, [pc, #40]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006f9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f9e:	4a09      	ldr	r2, [pc, #36]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006fa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006fa8:	4b06      	ldr	r3, [pc, #24]	@ (8006fc4 <HAL_I2C_MspInit+0x200>)
 8006faa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fb2:	60bb      	str	r3, [r7, #8]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
}
 8006fb6:	bf00      	nop
 8006fb8:	37f0      	adds	r7, #240	@ 0xf0
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	40005400 	.word	0x40005400
 8006fc4:	58024400 	.word	0x58024400
 8006fc8:	58020400 	.word	0x58020400
 8006fcc:	40005800 	.word	0x40005800
 8006fd0:	58001c00 	.word	0x58001c00
 8006fd4:	58020c00 	.word	0x58020c00

08006fd8 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b0ba      	sub	sp, #232	@ 0xe8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006fe0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	601a      	str	r2, [r3, #0]
 8006fe8:	605a      	str	r2, [r3, #4]
 8006fea:	609a      	str	r2, [r3, #8]
 8006fec:	60da      	str	r2, [r3, #12]
 8006fee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006ff0:	f107 0318 	add.w	r3, r7, #24
 8006ff4:	22b8      	movs	r2, #184	@ 0xb8
 8006ff6:	2100      	movs	r1, #0
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f00e f99b 	bl	8015334 <memset>
  if(hsd->Instance==SDMMC1)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a38      	ldr	r2, [pc, #224]	@ (80070e4 <HAL_SD_MspInit+0x10c>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d169      	bne.n	80070dc <HAL_SD_MspInit+0x104>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8007008:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800700c:	f04f 0300 	mov.w	r3, #0
 8007010:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8007014:	2300      	movs	r3, #0
 8007016:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007018:	f107 0318 	add.w	r3, r7, #24
 800701c:	4618      	mov	r0, r3
 800701e:	f003 fb7f 	bl	800a720 <HAL_RCCEx_PeriphCLKConfig>
 8007022:	4603      	mov	r3, r0
 8007024:	2b00      	cmp	r3, #0
 8007026:	d001      	beq.n	800702c <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8007028:	f7ff feac 	bl	8006d84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800702c:	4b2e      	ldr	r3, [pc, #184]	@ (80070e8 <HAL_SD_MspInit+0x110>)
 800702e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007032:	4a2d      	ldr	r2, [pc, #180]	@ (80070e8 <HAL_SD_MspInit+0x110>)
 8007034:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007038:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800703c:	4b2a      	ldr	r3, [pc, #168]	@ (80070e8 <HAL_SD_MspInit+0x110>)
 800703e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007042:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007046:	617b      	str	r3, [r7, #20]
 8007048:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800704a:	4b27      	ldr	r3, [pc, #156]	@ (80070e8 <HAL_SD_MspInit+0x110>)
 800704c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007050:	4a25      	ldr	r2, [pc, #148]	@ (80070e8 <HAL_SD_MspInit+0x110>)
 8007052:	f043 0308 	orr.w	r3, r3, #8
 8007056:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800705a:	4b23      	ldr	r3, [pc, #140]	@ (80070e8 <HAL_SD_MspInit+0x110>)
 800705c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007060:	f003 0308 	and.w	r3, r3, #8
 8007064:	613b      	str	r3, [r7, #16]
 8007066:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007068:	4b1f      	ldr	r3, [pc, #124]	@ (80070e8 <HAL_SD_MspInit+0x110>)
 800706a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800706e:	4a1e      	ldr	r2, [pc, #120]	@ (80070e8 <HAL_SD_MspInit+0x110>)
 8007070:	f043 0304 	orr.w	r3, r3, #4
 8007074:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007078:	4b1b      	ldr	r3, [pc, #108]	@ (80070e8 <HAL_SD_MspInit+0x110>)
 800707a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800707e:	f003 0304 	and.w	r3, r3, #4
 8007082:	60fb      	str	r3, [r7, #12]
 8007084:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDMMC1_D2
    PC12     ------> SDMMC1_CK
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007086:	2304      	movs	r3, #4
 8007088:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800708c:	2302      	movs	r3, #2
 800708e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007092:	2300      	movs	r3, #0
 8007094:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007098:	2303      	movs	r3, #3
 800709a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800709e:	230c      	movs	r3, #12
 80070a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80070a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80070a8:	4619      	mov	r1, r3
 80070aa:	4810      	ldr	r0, [pc, #64]	@ (80070ec <HAL_SD_MspInit+0x114>)
 80070ac:	f001 fbd6 	bl	800885c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_9
 80070b0:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80070b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070b8:	2302      	movs	r3, #2
 80070ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070be:	2300      	movs	r3, #0
 80070c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80070c4:	2303      	movs	r3, #3
 80070c6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80070ca:	230c      	movs	r3, #12
 80070cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80070d0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80070d4:	4619      	mov	r1, r3
 80070d6:	4806      	ldr	r0, [pc, #24]	@ (80070f0 <HAL_SD_MspInit+0x118>)
 80070d8:	f001 fbc0 	bl	800885c <HAL_GPIO_Init>

  /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80070dc:	bf00      	nop
 80070de:	37e8      	adds	r7, #232	@ 0xe8
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}
 80070e4:	52007000 	.word	0x52007000
 80070e8:	58024400 	.word	0x58024400
 80070ec:	58020c00 	.word	0x58020c00
 80070f0:	58020800 	.word	0x58020800

080070f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b0be      	sub	sp, #248	@ 0xf8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80070fc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8007100:	2200      	movs	r2, #0
 8007102:	601a      	str	r2, [r3, #0]
 8007104:	605a      	str	r2, [r3, #4]
 8007106:	609a      	str	r2, [r3, #8]
 8007108:	60da      	str	r2, [r3, #12]
 800710a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800710c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007110:	22b8      	movs	r2, #184	@ 0xb8
 8007112:	2100      	movs	r1, #0
 8007114:	4618      	mov	r0, r3
 8007116:	f00e f90d 	bl	8015334 <memset>
  if(hspi->Instance==SPI1)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a97      	ldr	r2, [pc, #604]	@ (800737c <HAL_SPI_MspInit+0x288>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d16a      	bne.n	80071fa <HAL_SPI_MspInit+0x106>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8007124:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007128:	f04f 0300 	mov.w	r3, #0
 800712c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8007130:	2300      	movs	r3, #0
 8007132:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007136:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800713a:	4618      	mov	r0, r3
 800713c:	f003 faf0 	bl	800a720 <HAL_RCCEx_PeriphCLKConfig>
 8007140:	4603      	mov	r3, r0
 8007142:	2b00      	cmp	r3, #0
 8007144:	d001      	beq.n	800714a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8007146:	f7ff fe1d 	bl	8006d84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800714a:	4b8d      	ldr	r3, [pc, #564]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800714c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007150:	4a8b      	ldr	r2, [pc, #556]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 8007152:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007156:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800715a:	4b89      	ldr	r3, [pc, #548]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800715c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007160:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007164:	627b      	str	r3, [r7, #36]	@ 0x24
 8007166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007168:	4b85      	ldr	r3, [pc, #532]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800716a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800716e:	4a84      	ldr	r2, [pc, #528]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 8007170:	f043 0302 	orr.w	r3, r3, #2
 8007174:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007178:	4b81      	ldr	r3, [pc, #516]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800717a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	623b      	str	r3, [r7, #32]
 8007184:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007186:	4b7e      	ldr	r3, [pc, #504]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 8007188:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800718c:	4a7c      	ldr	r2, [pc, #496]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800718e:	f043 0301 	orr.w	r3, r3, #1
 8007192:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007196:	4b7a      	ldr	r3, [pc, #488]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 8007198:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800719c:	f003 0301 	and.w	r3, r3, #1
 80071a0:	61fb      	str	r3, [r7, #28]
 80071a2:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PB4(NJTRST)     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80071a4:	2310      	movs	r3, #16
 80071a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071aa:	2302      	movs	r3, #2
 80071ac:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071b0:	2300      	movs	r3, #0
 80071b2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071b6:	2300      	movs	r3, #0
 80071b8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80071bc:	2305      	movs	r3, #5
 80071be:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071c2:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80071c6:	4619      	mov	r1, r3
 80071c8:	486e      	ldr	r0, [pc, #440]	@ (8007384 <HAL_SPI_MspInit+0x290>)
 80071ca:	f001 fb47 	bl	800885c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80071ce:	23a0      	movs	r3, #160	@ 0xa0
 80071d0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071d4:	2302      	movs	r3, #2
 80071d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071da:	2300      	movs	r3, #0
 80071dc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80071e0:	2300      	movs	r3, #0
 80071e2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80071e6:	2305      	movs	r3, #5
 80071e8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071ec:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80071f0:	4619      	mov	r1, r3
 80071f2:	4865      	ldr	r0, [pc, #404]	@ (8007388 <HAL_SPI_MspInit+0x294>)
 80071f4:	f001 fb32 	bl	800885c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 80071f8:	e0bb      	b.n	8007372 <HAL_SPI_MspInit+0x27e>
  else if(hspi->Instance==SPI2)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a63      	ldr	r2, [pc, #396]	@ (800738c <HAL_SPI_MspInit+0x298>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d16b      	bne.n	80072dc <HAL_SPI_MspInit+0x1e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8007204:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007208:	f04f 0300 	mov.w	r3, #0
 800720c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8007210:	2300      	movs	r3, #0
 8007212:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007216:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800721a:	4618      	mov	r0, r3
 800721c:	f003 fa80 	bl	800a720 <HAL_RCCEx_PeriphCLKConfig>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d001      	beq.n	800722a <HAL_SPI_MspInit+0x136>
      Error_Handler();
 8007226:	f7ff fdad 	bl	8006d84 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800722a:	4b55      	ldr	r3, [pc, #340]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800722c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007230:	4a53      	ldr	r2, [pc, #332]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 8007232:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007236:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800723a:	4b51      	ldr	r3, [pc, #324]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800723c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007240:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007244:	61bb      	str	r3, [r7, #24]
 8007246:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007248:	4b4d      	ldr	r3, [pc, #308]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800724a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800724e:	4a4c      	ldr	r2, [pc, #304]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 8007250:	f043 0301 	orr.w	r3, r3, #1
 8007254:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007258:	4b49      	ldr	r3, [pc, #292]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800725a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800725e:	f003 0301 	and.w	r3, r3, #1
 8007262:	617b      	str	r3, [r7, #20]
 8007264:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007266:	4b46      	ldr	r3, [pc, #280]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 8007268:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800726c:	4a44      	ldr	r2, [pc, #272]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800726e:	f043 0304 	orr.w	r3, r3, #4
 8007272:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007276:	4b42      	ldr	r3, [pc, #264]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 8007278:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800727c:	f003 0304 	and.w	r3, r3, #4
 8007280:	613b      	str	r3, [r7, #16]
 8007282:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8007284:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007288:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800728c:	2302      	movs	r3, #2
 800728e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007292:	2300      	movs	r3, #0
 8007294:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007298:	2300      	movs	r3, #0
 800729a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800729e:	2305      	movs	r3, #5
 80072a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072a4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80072a8:	4619      	mov	r1, r3
 80072aa:	4837      	ldr	r0, [pc, #220]	@ (8007388 <HAL_SPI_MspInit+0x294>)
 80072ac:	f001 fad6 	bl	800885c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1;
 80072b0:	2306      	movs	r3, #6
 80072b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072b6:	2302      	movs	r3, #2
 80072b8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072bc:	2300      	movs	r3, #0
 80072be:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072c2:	2300      	movs	r3, #0
 80072c4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80072c8:	2305      	movs	r3, #5
 80072ca:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80072ce:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80072d2:	4619      	mov	r1, r3
 80072d4:	482e      	ldr	r0, [pc, #184]	@ (8007390 <HAL_SPI_MspInit+0x29c>)
 80072d6:	f001 fac1 	bl	800885c <HAL_GPIO_Init>
}
 80072da:	e04a      	b.n	8007372 <HAL_SPI_MspInit+0x27e>
  else if(hspi->Instance==SPI4)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a2c      	ldr	r2, [pc, #176]	@ (8007394 <HAL_SPI_MspInit+0x2a0>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d145      	bne.n	8007372 <HAL_SPI_MspInit+0x27e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80072e6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80072ea:	f04f 0300 	mov.w	r3, #0
 80072ee:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80072f2:	2300      	movs	r3, #0
 80072f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80072f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80072fc:	4618      	mov	r0, r3
 80072fe:	f003 fa0f 	bl	800a720 <HAL_RCCEx_PeriphCLKConfig>
 8007302:	4603      	mov	r3, r0
 8007304:	2b00      	cmp	r3, #0
 8007306:	d001      	beq.n	800730c <HAL_SPI_MspInit+0x218>
      Error_Handler();
 8007308:	f7ff fd3c 	bl	8006d84 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800730c:	4b1c      	ldr	r3, [pc, #112]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800730e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007312:	4a1b      	ldr	r2, [pc, #108]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 8007314:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007318:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800731c:	4b18      	ldr	r3, [pc, #96]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800731e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007322:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007326:	60fb      	str	r3, [r7, #12]
 8007328:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800732a:	4b15      	ldr	r3, [pc, #84]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800732c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007330:	4a13      	ldr	r2, [pc, #76]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 8007332:	f043 0310 	orr.w	r3, r3, #16
 8007336:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800733a:	4b11      	ldr	r3, [pc, #68]	@ (8007380 <HAL_SPI_MspInit+0x28c>)
 800733c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007340:	f003 0310 	and.w	r3, r3, #16
 8007344:	60bb      	str	r3, [r7, #8]
 8007346:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8007348:	2364      	movs	r3, #100	@ 0x64
 800734a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800734e:	2302      	movs	r3, #2
 8007350:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007354:	2300      	movs	r3, #0
 8007356:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800735a:	2300      	movs	r3, #0
 800735c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8007360:	2305      	movs	r3, #5
 8007362:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007366:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800736a:	4619      	mov	r1, r3
 800736c:	480a      	ldr	r0, [pc, #40]	@ (8007398 <HAL_SPI_MspInit+0x2a4>)
 800736e:	f001 fa75 	bl	800885c <HAL_GPIO_Init>
}
 8007372:	bf00      	nop
 8007374:	37f8      	adds	r7, #248	@ 0xf8
 8007376:	46bd      	mov	sp, r7
 8007378:	bd80      	pop	{r7, pc}
 800737a:	bf00      	nop
 800737c:	40013000 	.word	0x40013000
 8007380:	58024400 	.word	0x58024400
 8007384:	58020400 	.word	0x58020400
 8007388:	58020000 	.word	0x58020000
 800738c:	40003800 	.word	0x40003800
 8007390:	58020800 	.word	0x58020800
 8007394:	40013400 	.word	0x40013400
 8007398:	58021000 	.word	0x58021000

0800739c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b0b8      	sub	sp, #224	@ 0xe0
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073a4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80073a8:	2200      	movs	r2, #0
 80073aa:	601a      	str	r2, [r3, #0]
 80073ac:	605a      	str	r2, [r3, #4]
 80073ae:	609a      	str	r2, [r3, #8]
 80073b0:	60da      	str	r2, [r3, #12]
 80073b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80073b4:	f107 0310 	add.w	r3, r7, #16
 80073b8:	22b8      	movs	r2, #184	@ 0xb8
 80073ba:	2100      	movs	r1, #0
 80073bc:	4618      	mov	r0, r3
 80073be:	f00d ffb9 	bl	8015334 <memset>
  if(huart->Instance==UART8)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a2a      	ldr	r2, [pc, #168]	@ (8007470 <HAL_UART_MspInit+0xd4>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d14d      	bne.n	8007468 <HAL_UART_MspInit+0xcc>

  /* USER CODE END UART8_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 80073cc:	f04f 0202 	mov.w	r2, #2
 80073d0:	f04f 0300 	mov.w	r3, #0
 80073d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80073d8:	2300      	movs	r3, #0
 80073da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80073de:	f107 0310 	add.w	r3, r7, #16
 80073e2:	4618      	mov	r0, r3
 80073e4:	f003 f99c 	bl	800a720 <HAL_RCCEx_PeriphCLKConfig>
 80073e8:	4603      	mov	r3, r0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d001      	beq.n	80073f2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80073ee:	f7ff fcc9 	bl	8006d84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 80073f2:	4b20      	ldr	r3, [pc, #128]	@ (8007474 <HAL_UART_MspInit+0xd8>)
 80073f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80073f8:	4a1e      	ldr	r2, [pc, #120]	@ (8007474 <HAL_UART_MspInit+0xd8>)
 80073fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80073fe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007402:	4b1c      	ldr	r3, [pc, #112]	@ (8007474 <HAL_UART_MspInit+0xd8>)
 8007404:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007408:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800740c:	60fb      	str	r3, [r7, #12]
 800740e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007410:	4b18      	ldr	r3, [pc, #96]	@ (8007474 <HAL_UART_MspInit+0xd8>)
 8007412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007416:	4a17      	ldr	r2, [pc, #92]	@ (8007474 <HAL_UART_MspInit+0xd8>)
 8007418:	f043 0310 	orr.w	r3, r3, #16
 800741c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007420:	4b14      	ldr	r3, [pc, #80]	@ (8007474 <HAL_UART_MspInit+0xd8>)
 8007422:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007426:	f003 0310 	and.w	r3, r3, #16
 800742a:	60bb      	str	r3, [r7, #8]
 800742c:	68bb      	ldr	r3, [r7, #8]
    /**UART8 GPIO Configuration
    PE1     ------> UART8_TX
    PE0     ------> UART8_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 800742e:	2303      	movs	r3, #3
 8007430:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007434:	2302      	movs	r3, #2
 8007436:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800743a:	2300      	movs	r3, #0
 800743c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007440:	2300      	movs	r3, #0
 8007442:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8007446:	2308      	movs	r3, #8
 8007448:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800744c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8007450:	4619      	mov	r1, r3
 8007452:	4809      	ldr	r0, [pc, #36]	@ (8007478 <HAL_UART_MspInit+0xdc>)
 8007454:	f001 fa02 	bl	800885c <HAL_GPIO_Init>

    /* UART8 interrupt Init */
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
 8007458:	2200      	movs	r2, #0
 800745a:	2100      	movs	r1, #0
 800745c:	2053      	movs	r0, #83	@ 0x53
 800745e:	f000 fbec 	bl	8007c3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 8007462:	2053      	movs	r0, #83	@ 0x53
 8007464:	f000 fc03 	bl	8007c6e <HAL_NVIC_EnableIRQ>

  /* USER CODE END UART8_MspInit 1 */

  }

}
 8007468:	bf00      	nop
 800746a:	37e0      	adds	r7, #224	@ 0xe0
 800746c:	46bd      	mov	sp, r7
 800746e:	bd80      	pop	{r7, pc}
 8007470:	40007c00 	.word	0x40007c00
 8007474:	58024400 	.word	0x58024400
 8007478:	58021000 	.word	0x58021000

0800747c <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b0b8      	sub	sp, #224	@ 0xe0
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007484:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8007488:	2200      	movs	r2, #0
 800748a:	601a      	str	r2, [r3, #0]
 800748c:	605a      	str	r2, [r3, #4]
 800748e:	609a      	str	r2, [r3, #8]
 8007490:	60da      	str	r2, [r3, #12]
 8007492:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007494:	f107 0310 	add.w	r3, r7, #16
 8007498:	22b8      	movs	r2, #184	@ 0xb8
 800749a:	2100      	movs	r1, #0
 800749c:	4618      	mov	r0, r3
 800749e:	f00d ff49 	bl	8015334 <memset>
  if(husart->Instance==USART1)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a27      	ldr	r2, [pc, #156]	@ (8007544 <HAL_USART_MspInit+0xc8>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d146      	bne.n	800753a <HAL_USART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80074ac:	f04f 0201 	mov.w	r2, #1
 80074b0:	f04f 0300 	mov.w	r3, #0
 80074b4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80074b8:	2300      	movs	r3, #0
 80074ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80074be:	f107 0310 	add.w	r3, r7, #16
 80074c2:	4618      	mov	r0, r3
 80074c4:	f003 f92c 	bl	800a720 <HAL_RCCEx_PeriphCLKConfig>
 80074c8:	4603      	mov	r3, r0
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d001      	beq.n	80074d2 <HAL_USART_MspInit+0x56>
    {
      Error_Handler();
 80074ce:	f7ff fc59 	bl	8006d84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80074d2:	4b1d      	ldr	r3, [pc, #116]	@ (8007548 <HAL_USART_MspInit+0xcc>)
 80074d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074d8:	4a1b      	ldr	r2, [pc, #108]	@ (8007548 <HAL_USART_MspInit+0xcc>)
 80074da:	f043 0310 	orr.w	r3, r3, #16
 80074de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80074e2:	4b19      	ldr	r3, [pc, #100]	@ (8007548 <HAL_USART_MspInit+0xcc>)
 80074e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074e8:	f003 0310 	and.w	r3, r3, #16
 80074ec:	60fb      	str	r3, [r7, #12]
 80074ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074f0:	4b15      	ldr	r3, [pc, #84]	@ (8007548 <HAL_USART_MspInit+0xcc>)
 80074f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80074f6:	4a14      	ldr	r2, [pc, #80]	@ (8007548 <HAL_USART_MspInit+0xcc>)
 80074f8:	f043 0301 	orr.w	r3, r3, #1
 80074fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007500:	4b11      	ldr	r3, [pc, #68]	@ (8007548 <HAL_USART_MspInit+0xcc>)
 8007502:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007506:	f003 0301 	and.w	r3, r3, #1
 800750a:	60bb      	str	r3, [r7, #8]
 800750c:	68bb      	ldr	r3, [r7, #8]
    PA9     ------> USART1_TX
    PA11     ------> USART1_NSS
    PA8     ------> USART1_CK
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10;
 800750e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8007512:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007516:	2302      	movs	r3, #2
 8007518:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800751c:	2300      	movs	r3, #0
 800751e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007522:	2300      	movs	r3, #0
 8007524:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007528:	2307      	movs	r3, #7
 800752a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800752e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8007532:	4619      	mov	r1, r3
 8007534:	4805      	ldr	r0, [pc, #20]	@ (800754c <HAL_USART_MspInit+0xd0>)
 8007536:	f001 f991 	bl	800885c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800753a:	bf00      	nop
 800753c:	37e0      	adds	r7, #224	@ 0xe0
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	40011000 	.word	0x40011000
 8007548:	58024400 	.word	0x58024400
 800754c:	58020000 	.word	0x58020000

08007550 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007550:	b480      	push	{r7}
 8007552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007554:	bf00      	nop
 8007556:	e7fd      	b.n	8007554 <NMI_Handler+0x4>

08007558 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007558:	b480      	push	{r7}
 800755a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800755c:	bf00      	nop
 800755e:	e7fd      	b.n	800755c <HardFault_Handler+0x4>

08007560 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007560:	b480      	push	{r7}
 8007562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007564:	bf00      	nop
 8007566:	e7fd      	b.n	8007564 <MemManage_Handler+0x4>

08007568 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007568:	b480      	push	{r7}
 800756a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800756c:	bf00      	nop
 800756e:	e7fd      	b.n	800756c <BusFault_Handler+0x4>

08007570 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007570:	b480      	push	{r7}
 8007572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007574:	bf00      	nop
 8007576:	e7fd      	b.n	8007574 <UsageFault_Handler+0x4>

08007578 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007578:	b480      	push	{r7}
 800757a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800757c:	bf00      	nop
 800757e:	46bd      	mov	sp, r7
 8007580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007584:	4770      	bx	lr

08007586 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007586:	b480      	push	{r7}
 8007588:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800758a:	bf00      	nop
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007594:	b480      	push	{r7}
 8007596:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007598:	bf00      	nop
 800759a:	46bd      	mov	sp, r7
 800759c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a0:	4770      	bx	lr

080075a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80075a6:	f000 fa29 	bl	80079fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80075aa:	bf00      	nop
 80075ac:	bd80      	pop	{r7, pc}
	...

080075b0 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 80075b4:	4802      	ldr	r0, [pc, #8]	@ (80075c0 <UART8_IRQHandler+0x10>)
 80075b6:	f008 fa8f 	bl	800fad8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 80075ba:	bf00      	nop
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	2400199c 	.word	0x2400199c

080075c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80075c4:	b480      	push	{r7}
 80075c6:	af00      	add	r7, sp, #0
  return 1;
 80075c8:	2301      	movs	r3, #1
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <_kill>:

int _kill(int pid, int sig)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b082      	sub	sp, #8
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80075de:	f00d fefb 	bl	80153d8 <__errno>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2216      	movs	r2, #22
 80075e6:	601a      	str	r2, [r3, #0]
  return -1;
 80075e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3708      	adds	r7, #8
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}

080075f4 <_exit>:

void _exit (int status)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b082      	sub	sp, #8
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80075fc:	f04f 31ff 	mov.w	r1, #4294967295
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f7ff ffe7 	bl	80075d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8007606:	bf00      	nop
 8007608:	e7fd      	b.n	8007606 <_exit+0x12>

0800760a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800760a:	b580      	push	{r7, lr}
 800760c:	b086      	sub	sp, #24
 800760e:	af00      	add	r7, sp, #0
 8007610:	60f8      	str	r0, [r7, #12]
 8007612:	60b9      	str	r1, [r7, #8]
 8007614:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007616:	2300      	movs	r3, #0
 8007618:	617b      	str	r3, [r7, #20]
 800761a:	e00a      	b.n	8007632 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800761c:	f3af 8000 	nop.w
 8007620:	4601      	mov	r1, r0
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	1c5a      	adds	r2, r3, #1
 8007626:	60ba      	str	r2, [r7, #8]
 8007628:	b2ca      	uxtb	r2, r1
 800762a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	3301      	adds	r3, #1
 8007630:	617b      	str	r3, [r7, #20]
 8007632:	697a      	ldr	r2, [r7, #20]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	429a      	cmp	r2, r3
 8007638:	dbf0      	blt.n	800761c <_read+0x12>
  }

  return len;
 800763a:	687b      	ldr	r3, [r7, #4]
}
 800763c:	4618      	mov	r0, r3
 800763e:	3718      	adds	r7, #24
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}

08007644 <_close>:
  }
  return len;
}

int _close(int file)
{
 8007644:	b480      	push	{r7}
 8007646:	b083      	sub	sp, #12
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800764c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007650:	4618      	mov	r0, r3
 8007652:	370c      	adds	r7, #12
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800765c:	b480      	push	{r7}
 800765e:	b083      	sub	sp, #12
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
 8007664:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800766c:	605a      	str	r2, [r3, #4]
  return 0;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	370c      	adds	r7, #12
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <_isatty>:

int _isatty(int file)
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007684:	2301      	movs	r3, #1
}
 8007686:	4618      	mov	r0, r3
 8007688:	370c      	adds	r7, #12
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr

08007692 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007692:	b480      	push	{r7}
 8007694:	b085      	sub	sp, #20
 8007696:	af00      	add	r7, sp, #0
 8007698:	60f8      	str	r0, [r7, #12]
 800769a:	60b9      	str	r1, [r7, #8]
 800769c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800769e:	2300      	movs	r3, #0
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3714      	adds	r7, #20
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr

080076ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b086      	sub	sp, #24
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80076b4:	4a14      	ldr	r2, [pc, #80]	@ (8007708 <_sbrk+0x5c>)
 80076b6:	4b15      	ldr	r3, [pc, #84]	@ (800770c <_sbrk+0x60>)
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80076c0:	4b13      	ldr	r3, [pc, #76]	@ (8007710 <_sbrk+0x64>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d102      	bne.n	80076ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80076c8:	4b11      	ldr	r3, [pc, #68]	@ (8007710 <_sbrk+0x64>)
 80076ca:	4a12      	ldr	r2, [pc, #72]	@ (8007714 <_sbrk+0x68>)
 80076cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80076ce:	4b10      	ldr	r3, [pc, #64]	@ (8007710 <_sbrk+0x64>)
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4413      	add	r3, r2
 80076d6:	693a      	ldr	r2, [r7, #16]
 80076d8:	429a      	cmp	r2, r3
 80076da:	d207      	bcs.n	80076ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80076dc:	f00d fe7c 	bl	80153d8 <__errno>
 80076e0:	4603      	mov	r3, r0
 80076e2:	220c      	movs	r2, #12
 80076e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80076e6:	f04f 33ff 	mov.w	r3, #4294967295
 80076ea:	e009      	b.n	8007700 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80076ec:	4b08      	ldr	r3, [pc, #32]	@ (8007710 <_sbrk+0x64>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80076f2:	4b07      	ldr	r3, [pc, #28]	@ (8007710 <_sbrk+0x64>)
 80076f4:	681a      	ldr	r2, [r3, #0]
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4413      	add	r3, r2
 80076fa:	4a05      	ldr	r2, [pc, #20]	@ (8007710 <_sbrk+0x64>)
 80076fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80076fe:	68fb      	ldr	r3, [r7, #12]
}
 8007700:	4618      	mov	r0, r3
 8007702:	3718      	adds	r7, #24
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	24050000 	.word	0x24050000
 800770c:	00000400 	.word	0x00000400
 8007710:	24001a90 	.word	0x24001a90
 8007714:	24001bf8 	.word	0x24001bf8

08007718 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8007718:	b480      	push	{r7}
 800771a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800771c:	4b32      	ldr	r3, [pc, #200]	@ (80077e8 <SystemInit+0xd0>)
 800771e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007722:	4a31      	ldr	r2, [pc, #196]	@ (80077e8 <SystemInit+0xd0>)
 8007724:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007728:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800772c:	4b2f      	ldr	r3, [pc, #188]	@ (80077ec <SystemInit+0xd4>)
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 030f 	and.w	r3, r3, #15
 8007734:	2b06      	cmp	r3, #6
 8007736:	d807      	bhi.n	8007748 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007738:	4b2c      	ldr	r3, [pc, #176]	@ (80077ec <SystemInit+0xd4>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f023 030f 	bic.w	r3, r3, #15
 8007740:	4a2a      	ldr	r2, [pc, #168]	@ (80077ec <SystemInit+0xd4>)
 8007742:	f043 0307 	orr.w	r3, r3, #7
 8007746:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8007748:	4b29      	ldr	r3, [pc, #164]	@ (80077f0 <SystemInit+0xd8>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a28      	ldr	r2, [pc, #160]	@ (80077f0 <SystemInit+0xd8>)
 800774e:	f043 0301 	orr.w	r3, r3, #1
 8007752:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007754:	4b26      	ldr	r3, [pc, #152]	@ (80077f0 <SystemInit+0xd8>)
 8007756:	2200      	movs	r2, #0
 8007758:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800775a:	4b25      	ldr	r3, [pc, #148]	@ (80077f0 <SystemInit+0xd8>)
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	4924      	ldr	r1, [pc, #144]	@ (80077f0 <SystemInit+0xd8>)
 8007760:	4b24      	ldr	r3, [pc, #144]	@ (80077f4 <SystemInit+0xdc>)
 8007762:	4013      	ands	r3, r2
 8007764:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007766:	4b21      	ldr	r3, [pc, #132]	@ (80077ec <SystemInit+0xd4>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f003 0308 	and.w	r3, r3, #8
 800776e:	2b00      	cmp	r3, #0
 8007770:	d007      	beq.n	8007782 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007772:	4b1e      	ldr	r3, [pc, #120]	@ (80077ec <SystemInit+0xd4>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f023 030f 	bic.w	r3, r3, #15
 800777a:	4a1c      	ldr	r2, [pc, #112]	@ (80077ec <SystemInit+0xd4>)
 800777c:	f043 0307 	orr.w	r3, r3, #7
 8007780:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8007782:	4b1b      	ldr	r3, [pc, #108]	@ (80077f0 <SystemInit+0xd8>)
 8007784:	2200      	movs	r2, #0
 8007786:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8007788:	4b19      	ldr	r3, [pc, #100]	@ (80077f0 <SystemInit+0xd8>)
 800778a:	2200      	movs	r2, #0
 800778c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800778e:	4b18      	ldr	r3, [pc, #96]	@ (80077f0 <SystemInit+0xd8>)
 8007790:	2200      	movs	r2, #0
 8007792:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8007794:	4b16      	ldr	r3, [pc, #88]	@ (80077f0 <SystemInit+0xd8>)
 8007796:	4a18      	ldr	r2, [pc, #96]	@ (80077f8 <SystemInit+0xe0>)
 8007798:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800779a:	4b15      	ldr	r3, [pc, #84]	@ (80077f0 <SystemInit+0xd8>)
 800779c:	4a17      	ldr	r2, [pc, #92]	@ (80077fc <SystemInit+0xe4>)
 800779e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80077a0:	4b13      	ldr	r3, [pc, #76]	@ (80077f0 <SystemInit+0xd8>)
 80077a2:	4a17      	ldr	r2, [pc, #92]	@ (8007800 <SystemInit+0xe8>)
 80077a4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80077a6:	4b12      	ldr	r3, [pc, #72]	@ (80077f0 <SystemInit+0xd8>)
 80077a8:	2200      	movs	r2, #0
 80077aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80077ac:	4b10      	ldr	r3, [pc, #64]	@ (80077f0 <SystemInit+0xd8>)
 80077ae:	4a14      	ldr	r2, [pc, #80]	@ (8007800 <SystemInit+0xe8>)
 80077b0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80077b2:	4b0f      	ldr	r3, [pc, #60]	@ (80077f0 <SystemInit+0xd8>)
 80077b4:	2200      	movs	r2, #0
 80077b6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80077b8:	4b0d      	ldr	r3, [pc, #52]	@ (80077f0 <SystemInit+0xd8>)
 80077ba:	4a11      	ldr	r2, [pc, #68]	@ (8007800 <SystemInit+0xe8>)
 80077bc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80077be:	4b0c      	ldr	r3, [pc, #48]	@ (80077f0 <SystemInit+0xd8>)
 80077c0:	2200      	movs	r2, #0
 80077c2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80077c4:	4b0a      	ldr	r3, [pc, #40]	@ (80077f0 <SystemInit+0xd8>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a09      	ldr	r2, [pc, #36]	@ (80077f0 <SystemInit+0xd8>)
 80077ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80077ce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80077d0:	4b07      	ldr	r3, [pc, #28]	@ (80077f0 <SystemInit+0xd8>)
 80077d2:	2200      	movs	r2, #0
 80077d4:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80077d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007804 <SystemInit+0xec>)
 80077d8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80077dc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80077de:	bf00      	nop
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr
 80077e8:	e000ed00 	.word	0xe000ed00
 80077ec:	52002000 	.word	0x52002000
 80077f0:	58024400 	.word	0x58024400
 80077f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80077f8:	02020200 	.word	0x02020200
 80077fc:	01ff0000 	.word	0x01ff0000
 8007800:	01010280 	.word	0x01010280
 8007804:	52004000 	.word	0x52004000

08007808 <SensorManager_Init>:
    {MS5607_Init, "MS5607"},
    {GPS_Init, "ATGM336H"}
};


telemetry_init_status SensorManager_Init(void) {
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
    printf("Sensors Initialization routine started.\n");
 800780e:	4826      	ldr	r0, [pc, #152]	@ (80078a8 <SensorManager_Init+0xa0>)
 8007810:	f00d fc90 	bl	8015134 <puts>

    size_t num_sensors = sizeof(sensors) / sizeof(sensors[0]);
 8007814:	2305      	movs	r3, #5
 8007816:	607b      	str	r3, [r7, #4]
    bool all_success = true;
 8007818:	2301      	movs	r3, #1
 800781a:	73fb      	strb	r3, [r7, #15]
    bool any_success = false;
 800781c:	2300      	movs	r3, #0
 800781e:	73bb      	strb	r3, [r7, #14]

    for (size_t i = 0; i < num_sensors; ++i) {
 8007820:	2300      	movs	r3, #0
 8007822:	60bb      	str	r3, [r7, #8]
 8007824:	e024      	b.n	8007870 <SensorManager_Init+0x68>
        int8_t status = sensors[i].init_function();
 8007826:	4a21      	ldr	r2, [pc, #132]	@ (80078ac <SensorManager_Init+0xa4>)
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800782e:	4798      	blx	r3
 8007830:	4603      	mov	r3, r0
 8007832:	70fb      	strb	r3, [r7, #3]
        if (status != 0) {
 8007834:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d00b      	beq.n	8007854 <SensorManager_Init+0x4c>
            printf("%s initialization failed.\n", sensors[i].sensor_name);
 800783c:	4a1b      	ldr	r2, [pc, #108]	@ (80078ac <SensorManager_Init+0xa4>)
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	00db      	lsls	r3, r3, #3
 8007842:	4413      	add	r3, r2
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	4619      	mov	r1, r3
 8007848:	4819      	ldr	r0, [pc, #100]	@ (80078b0 <SensorManager_Init+0xa8>)
 800784a:	f00d fc0b 	bl	8015064 <iprintf>
            all_success = false;
 800784e:	2300      	movs	r3, #0
 8007850:	73fb      	strb	r3, [r7, #15]
 8007852:	e00a      	b.n	800786a <SensorManager_Init+0x62>
        } else {
            printf("[%s] device found! Initialization succeeded.\n", sensors[i].sensor_name);
 8007854:	4a15      	ldr	r2, [pc, #84]	@ (80078ac <SensorManager_Init+0xa4>)
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	00db      	lsls	r3, r3, #3
 800785a:	4413      	add	r3, r2
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	4619      	mov	r1, r3
 8007860:	4814      	ldr	r0, [pc, #80]	@ (80078b4 <SensorManager_Init+0xac>)
 8007862:	f00d fbff 	bl	8015064 <iprintf>
            any_success = true;
 8007866:	2301      	movs	r3, #1
 8007868:	73bb      	strb	r3, [r7, #14]
    for (size_t i = 0; i < num_sensors; ++i) {
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	3301      	adds	r3, #1
 800786e:	60bb      	str	r3, [r7, #8]
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	429a      	cmp	r2, r3
 8007876:	d3d6      	bcc.n	8007826 <SensorManager_Init+0x1e>
        }
    }

    if (all_success) {
 8007878:	7bfb      	ldrb	r3, [r7, #15]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d004      	beq.n	8007888 <SensorManager_Init+0x80>
        printf("All sensors initialized successfully.\n");
 800787e:	480e      	ldr	r0, [pc, #56]	@ (80078b8 <SensorManager_Init+0xb0>)
 8007880:	f00d fc58 	bl	8015134 <puts>
        return TELEMETRY_INIT_SUCCESS;
 8007884:	2300      	movs	r3, #0
 8007886:	e00b      	b.n	80078a0 <SensorManager_Init+0x98>
    } else if (any_success) {
 8007888:	7bbb      	ldrb	r3, [r7, #14]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d004      	beq.n	8007898 <SensorManager_Init+0x90>
        printf("Partial initialization success.\n");
 800788e:	480b      	ldr	r0, [pc, #44]	@ (80078bc <SensorManager_Init+0xb4>)
 8007890:	f00d fc50 	bl	8015134 <puts>
        return TELEMETRY_INIT_PARTIAL_SUCCESS;
 8007894:	2301      	movs	r3, #1
 8007896:	e003      	b.n	80078a0 <SensorManager_Init+0x98>
    } else {
        printf("All sensors initialization failed.\n");
 8007898:	4809      	ldr	r0, [pc, #36]	@ (80078c0 <SensorManager_Init+0xb8>)
 800789a:	f00d fc4b 	bl	8015134 <puts>
        return TELEMETRY_INIT_FAILURE;
 800789e:	2302      	movs	r3, #2
    }
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3710      	adds	r7, #16
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd80      	pop	{r7, pc}
 80078a8:	080189fc 	.word	0x080189fc
 80078ac:	24000160 	.word	0x24000160
 80078b0:	08018a24 	.word	0x08018a24
 80078b4:	08018a40 	.word	0x08018a40
 80078b8:	08018a70 	.word	0x08018a70
 80078bc:	08018a98 	.word	0x08018a98
 80078c0:	08018ab8 	.word	0x08018ab8

080078c4 <Reset_Handler>:
 80078c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80078fc <LoopFillZerobss+0xe>
 80078c8:	f7ff ff26 	bl	8007718 <SystemInit>
 80078cc:	480c      	ldr	r0, [pc, #48]	@ (8007900 <LoopFillZerobss+0x12>)
 80078ce:	490d      	ldr	r1, [pc, #52]	@ (8007904 <LoopFillZerobss+0x16>)
 80078d0:	4a0d      	ldr	r2, [pc, #52]	@ (8007908 <LoopFillZerobss+0x1a>)
 80078d2:	2300      	movs	r3, #0
 80078d4:	e002      	b.n	80078dc <LoopCopyDataInit>

080078d6 <CopyDataInit>:
 80078d6:	58d4      	ldr	r4, [r2, r3]
 80078d8:	50c4      	str	r4, [r0, r3]
 80078da:	3304      	adds	r3, #4

080078dc <LoopCopyDataInit>:
 80078dc:	18c4      	adds	r4, r0, r3
 80078de:	428c      	cmp	r4, r1
 80078e0:	d3f9      	bcc.n	80078d6 <CopyDataInit>
 80078e2:	4a0a      	ldr	r2, [pc, #40]	@ (800790c <LoopFillZerobss+0x1e>)
 80078e4:	4c0a      	ldr	r4, [pc, #40]	@ (8007910 <LoopFillZerobss+0x22>)
 80078e6:	2300      	movs	r3, #0
 80078e8:	e001      	b.n	80078ee <LoopFillZerobss>

080078ea <FillZerobss>:
 80078ea:	6013      	str	r3, [r2, #0]
 80078ec:	3204      	adds	r2, #4

080078ee <LoopFillZerobss>:
 80078ee:	42a2      	cmp	r2, r4
 80078f0:	d3fb      	bcc.n	80078ea <FillZerobss>
 80078f2:	f00d fd77 	bl	80153e4 <__libc_init_array>
 80078f6:	f7fe fdec 	bl	80064d2 <main>
 80078fa:	4770      	bx	lr
 80078fc:	24050000 	.word	0x24050000
 8007900:	24000000 	.word	0x24000000
 8007904:	24000358 	.word	0x24000358
 8007908:	08018fb0 	.word	0x08018fb0
 800790c:	24000358 	.word	0x24000358
 8007910:	24001bf8 	.word	0x24001bf8

08007914 <ADC3_IRQHandler>:
 8007914:	e7fe      	b.n	8007914 <ADC3_IRQHandler>
	...

08007918 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800791e:	2003      	movs	r0, #3
 8007920:	f000 f980 	bl	8007c24 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007924:	f002 fd26 	bl	800a374 <HAL_RCC_GetSysClockFreq>
 8007928:	4602      	mov	r2, r0
 800792a:	4b15      	ldr	r3, [pc, #84]	@ (8007980 <HAL_Init+0x68>)
 800792c:	699b      	ldr	r3, [r3, #24]
 800792e:	0a1b      	lsrs	r3, r3, #8
 8007930:	f003 030f 	and.w	r3, r3, #15
 8007934:	4913      	ldr	r1, [pc, #76]	@ (8007984 <HAL_Init+0x6c>)
 8007936:	5ccb      	ldrb	r3, [r1, r3]
 8007938:	f003 031f 	and.w	r3, r3, #31
 800793c:	fa22 f303 	lsr.w	r3, r2, r3
 8007940:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007942:	4b0f      	ldr	r3, [pc, #60]	@ (8007980 <HAL_Init+0x68>)
 8007944:	699b      	ldr	r3, [r3, #24]
 8007946:	f003 030f 	and.w	r3, r3, #15
 800794a:	4a0e      	ldr	r2, [pc, #56]	@ (8007984 <HAL_Init+0x6c>)
 800794c:	5cd3      	ldrb	r3, [r2, r3]
 800794e:	f003 031f 	and.w	r3, r3, #31
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	fa22 f303 	lsr.w	r3, r2, r3
 8007958:	4a0b      	ldr	r2, [pc, #44]	@ (8007988 <HAL_Init+0x70>)
 800795a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800795c:	4a0b      	ldr	r2, [pc, #44]	@ (800798c <HAL_Init+0x74>)
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007962:	2000      	movs	r0, #0
 8007964:	f000 f814 	bl	8007990 <HAL_InitTick>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d001      	beq.n	8007972 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	e002      	b.n	8007978 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8007972:	f7ff fa0d 	bl	8006d90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3708      	adds	r7, #8
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}
 8007980:	58024400 	.word	0x58024400
 8007984:	08018b14 	.word	0x08018b14
 8007988:	2400015c 	.word	0x2400015c
 800798c:	24000158 	.word	0x24000158

08007990 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b082      	sub	sp, #8
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8007998:	4b15      	ldr	r3, [pc, #84]	@ (80079f0 <HAL_InitTick+0x60>)
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d101      	bne.n	80079a4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80079a0:	2301      	movs	r3, #1
 80079a2:	e021      	b.n	80079e8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80079a4:	4b13      	ldr	r3, [pc, #76]	@ (80079f4 <HAL_InitTick+0x64>)
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	4b11      	ldr	r3, [pc, #68]	@ (80079f0 <HAL_InitTick+0x60>)
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	4619      	mov	r1, r3
 80079ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80079b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80079b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80079ba:	4618      	mov	r0, r3
 80079bc:	f000 f965 	bl	8007c8a <HAL_SYSTICK_Config>
 80079c0:	4603      	mov	r3, r0
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d001      	beq.n	80079ca <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e00e      	b.n	80079e8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2b0f      	cmp	r3, #15
 80079ce:	d80a      	bhi.n	80079e6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80079d0:	2200      	movs	r2, #0
 80079d2:	6879      	ldr	r1, [r7, #4]
 80079d4:	f04f 30ff 	mov.w	r0, #4294967295
 80079d8:	f000 f92f 	bl	8007c3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80079dc:	4a06      	ldr	r2, [pc, #24]	@ (80079f8 <HAL_InitTick+0x68>)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80079e2:	2300      	movs	r3, #0
 80079e4:	e000      	b.n	80079e8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80079e6:	2301      	movs	r3, #1
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3708      	adds	r7, #8
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}
 80079f0:	2400018c 	.word	0x2400018c
 80079f4:	24000158 	.word	0x24000158
 80079f8:	24000188 	.word	0x24000188

080079fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80079fc:	b480      	push	{r7}
 80079fe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007a00:	4b06      	ldr	r3, [pc, #24]	@ (8007a1c <HAL_IncTick+0x20>)
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	461a      	mov	r2, r3
 8007a06:	4b06      	ldr	r3, [pc, #24]	@ (8007a20 <HAL_IncTick+0x24>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	4a04      	ldr	r2, [pc, #16]	@ (8007a20 <HAL_IncTick+0x24>)
 8007a0e:	6013      	str	r3, [r2, #0]
}
 8007a10:	bf00      	nop
 8007a12:	46bd      	mov	sp, r7
 8007a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a18:	4770      	bx	lr
 8007a1a:	bf00      	nop
 8007a1c:	2400018c 	.word	0x2400018c
 8007a20:	24001a94 	.word	0x24001a94

08007a24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007a24:	b480      	push	{r7}
 8007a26:	af00      	add	r7, sp, #0
  return uwTick;
 8007a28:	4b03      	ldr	r3, [pc, #12]	@ (8007a38 <HAL_GetTick+0x14>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr
 8007a36:	bf00      	nop
 8007a38:	24001a94 	.word	0x24001a94

08007a3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007a44:	f7ff ffee 	bl	8007a24 <HAL_GetTick>
 8007a48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a54:	d005      	beq.n	8007a62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007a56:	4b0a      	ldr	r3, [pc, #40]	@ (8007a80 <HAL_Delay+0x44>)
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	4413      	add	r3, r2
 8007a60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007a62:	bf00      	nop
 8007a64:	f7ff ffde 	bl	8007a24 <HAL_GetTick>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	1ad3      	subs	r3, r2, r3
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d8f7      	bhi.n	8007a64 <HAL_Delay+0x28>
  {
  }
}
 8007a74:	bf00      	nop
 8007a76:	bf00      	nop
 8007a78:	3710      	adds	r7, #16
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	2400018c 	.word	0x2400018c

08007a84 <__NVIC_SetPriorityGrouping>:
{
 8007a84:	b480      	push	{r7}
 8007a86:	b085      	sub	sp, #20
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f003 0307 	and.w	r3, r3, #7
 8007a92:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007a94:	4b0b      	ldr	r3, [pc, #44]	@ (8007ac4 <__NVIC_SetPriorityGrouping+0x40>)
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007a9a:	68ba      	ldr	r2, [r7, #8]
 8007a9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007aac:	4b06      	ldr	r3, [pc, #24]	@ (8007ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007ab2:	4a04      	ldr	r2, [pc, #16]	@ (8007ac4 <__NVIC_SetPriorityGrouping+0x40>)
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	60d3      	str	r3, [r2, #12]
}
 8007ab8:	bf00      	nop
 8007aba:	3714      	adds	r7, #20
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr
 8007ac4:	e000ed00 	.word	0xe000ed00
 8007ac8:	05fa0000 	.word	0x05fa0000

08007acc <__NVIC_GetPriorityGrouping>:
{
 8007acc:	b480      	push	{r7}
 8007ace:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007ad0:	4b04      	ldr	r3, [pc, #16]	@ (8007ae4 <__NVIC_GetPriorityGrouping+0x18>)
 8007ad2:	68db      	ldr	r3, [r3, #12]
 8007ad4:	0a1b      	lsrs	r3, r3, #8
 8007ad6:	f003 0307 	and.w	r3, r3, #7
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	46bd      	mov	sp, r7
 8007ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae2:	4770      	bx	lr
 8007ae4:	e000ed00 	.word	0xe000ed00

08007ae8 <__NVIC_EnableIRQ>:
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	4603      	mov	r3, r0
 8007af0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007af2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	db0b      	blt.n	8007b12 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007afa:	88fb      	ldrh	r3, [r7, #6]
 8007afc:	f003 021f 	and.w	r2, r3, #31
 8007b00:	4907      	ldr	r1, [pc, #28]	@ (8007b20 <__NVIC_EnableIRQ+0x38>)
 8007b02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b06:	095b      	lsrs	r3, r3, #5
 8007b08:	2001      	movs	r0, #1
 8007b0a:	fa00 f202 	lsl.w	r2, r0, r2
 8007b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007b12:	bf00      	nop
 8007b14:	370c      	adds	r7, #12
 8007b16:	46bd      	mov	sp, r7
 8007b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1c:	4770      	bx	lr
 8007b1e:	bf00      	nop
 8007b20:	e000e100 	.word	0xe000e100

08007b24 <__NVIC_SetPriority>:
{
 8007b24:	b480      	push	{r7}
 8007b26:	b083      	sub	sp, #12
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	6039      	str	r1, [r7, #0]
 8007b2e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007b30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	db0a      	blt.n	8007b4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	b2da      	uxtb	r2, r3
 8007b3c:	490c      	ldr	r1, [pc, #48]	@ (8007b70 <__NVIC_SetPriority+0x4c>)
 8007b3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007b42:	0112      	lsls	r2, r2, #4
 8007b44:	b2d2      	uxtb	r2, r2
 8007b46:	440b      	add	r3, r1
 8007b48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007b4c:	e00a      	b.n	8007b64 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	b2da      	uxtb	r2, r3
 8007b52:	4908      	ldr	r1, [pc, #32]	@ (8007b74 <__NVIC_SetPriority+0x50>)
 8007b54:	88fb      	ldrh	r3, [r7, #6]
 8007b56:	f003 030f 	and.w	r3, r3, #15
 8007b5a:	3b04      	subs	r3, #4
 8007b5c:	0112      	lsls	r2, r2, #4
 8007b5e:	b2d2      	uxtb	r2, r2
 8007b60:	440b      	add	r3, r1
 8007b62:	761a      	strb	r2, [r3, #24]
}
 8007b64:	bf00      	nop
 8007b66:	370c      	adds	r7, #12
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6e:	4770      	bx	lr
 8007b70:	e000e100 	.word	0xe000e100
 8007b74:	e000ed00 	.word	0xe000ed00

08007b78 <NVIC_EncodePriority>:
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b089      	sub	sp, #36	@ 0x24
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f003 0307 	and.w	r3, r3, #7
 8007b8a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	f1c3 0307 	rsb	r3, r3, #7
 8007b92:	2b04      	cmp	r3, #4
 8007b94:	bf28      	it	cs
 8007b96:	2304      	movcs	r3, #4
 8007b98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	3304      	adds	r3, #4
 8007b9e:	2b06      	cmp	r3, #6
 8007ba0:	d902      	bls.n	8007ba8 <NVIC_EncodePriority+0x30>
 8007ba2:	69fb      	ldr	r3, [r7, #28]
 8007ba4:	3b03      	subs	r3, #3
 8007ba6:	e000      	b.n	8007baa <NVIC_EncodePriority+0x32>
 8007ba8:	2300      	movs	r3, #0
 8007baa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bac:	f04f 32ff 	mov.w	r2, #4294967295
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007bb6:	43da      	mvns	r2, r3
 8007bb8:	68bb      	ldr	r3, [r7, #8]
 8007bba:	401a      	ands	r2, r3
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bca:	43d9      	mvns	r1, r3
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bd0:	4313      	orrs	r3, r2
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3724      	adds	r7, #36	@ 0x24
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr
	...

08007be0 <SysTick_Config>:
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b082      	sub	sp, #8
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	3b01      	subs	r3, #1
 8007bec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007bf0:	d301      	bcc.n	8007bf6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e00f      	b.n	8007c16 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8007c20 <SysTick_Config+0x40>)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	3b01      	subs	r3, #1
 8007bfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007bfe:	210f      	movs	r1, #15
 8007c00:	f04f 30ff 	mov.w	r0, #4294967295
 8007c04:	f7ff ff8e 	bl	8007b24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007c08:	4b05      	ldr	r3, [pc, #20]	@ (8007c20 <SysTick_Config+0x40>)
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007c0e:	4b04      	ldr	r3, [pc, #16]	@ (8007c20 <SysTick_Config+0x40>)
 8007c10:	2207      	movs	r2, #7
 8007c12:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8007c14:	2300      	movs	r3, #0
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3708      	adds	r7, #8
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}
 8007c1e:	bf00      	nop
 8007c20:	e000e010 	.word	0xe000e010

08007c24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b082      	sub	sp, #8
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f7ff ff29 	bl	8007a84 <__NVIC_SetPriorityGrouping>
}
 8007c32:	bf00      	nop
 8007c34:	3708      	adds	r7, #8
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}

08007c3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007c3a:	b580      	push	{r7, lr}
 8007c3c:	b086      	sub	sp, #24
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	4603      	mov	r3, r0
 8007c42:	60b9      	str	r1, [r7, #8]
 8007c44:	607a      	str	r2, [r7, #4]
 8007c46:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007c48:	f7ff ff40 	bl	8007acc <__NVIC_GetPriorityGrouping>
 8007c4c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007c4e:	687a      	ldr	r2, [r7, #4]
 8007c50:	68b9      	ldr	r1, [r7, #8]
 8007c52:	6978      	ldr	r0, [r7, #20]
 8007c54:	f7ff ff90 	bl	8007b78 <NVIC_EncodePriority>
 8007c58:	4602      	mov	r2, r0
 8007c5a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007c5e:	4611      	mov	r1, r2
 8007c60:	4618      	mov	r0, r3
 8007c62:	f7ff ff5f 	bl	8007b24 <__NVIC_SetPriority>
}
 8007c66:	bf00      	nop
 8007c68:	3718      	adds	r7, #24
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}

08007c6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007c6e:	b580      	push	{r7, lr}
 8007c70:	b082      	sub	sp, #8
 8007c72:	af00      	add	r7, sp, #0
 8007c74:	4603      	mov	r3, r0
 8007c76:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007c78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f7ff ff33 	bl	8007ae8 <__NVIC_EnableIRQ>
}
 8007c82:	bf00      	nop
 8007c84:	3708      	adds	r7, #8
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b082      	sub	sp, #8
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f7ff ffa4 	bl	8007be0 <SysTick_Config>
 8007c98:	4603      	mov	r3, r0
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3708      	adds	r7, #8
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
	...

08007ca4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8007ca8:	f3bf 8f5f 	dmb	sy
}
 8007cac:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007cae:	4b07      	ldr	r3, [pc, #28]	@ (8007ccc <HAL_MPU_Disable+0x28>)
 8007cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb2:	4a06      	ldr	r2, [pc, #24]	@ (8007ccc <HAL_MPU_Disable+0x28>)
 8007cb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007cb8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007cba:	4b05      	ldr	r3, [pc, #20]	@ (8007cd0 <HAL_MPU_Disable+0x2c>)
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	605a      	str	r2, [r3, #4]
}
 8007cc0:	bf00      	nop
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
 8007cca:	bf00      	nop
 8007ccc:	e000ed00 	.word	0xe000ed00
 8007cd0:	e000ed90 	.word	0xe000ed90

08007cd4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007cdc:	4a0b      	ldr	r2, [pc, #44]	@ (8007d0c <HAL_MPU_Enable+0x38>)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	f043 0301 	orr.w	r3, r3, #1
 8007ce4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8007d10 <HAL_MPU_Enable+0x3c>)
 8007ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cea:	4a09      	ldr	r2, [pc, #36]	@ (8007d10 <HAL_MPU_Enable+0x3c>)
 8007cec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007cf0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007cf2:	f3bf 8f4f 	dsb	sy
}
 8007cf6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007cf8:	f3bf 8f6f 	isb	sy
}
 8007cfc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007cfe:	bf00      	nop
 8007d00:	370c      	adds	r7, #12
 8007d02:	46bd      	mov	sp, r7
 8007d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d08:	4770      	bx	lr
 8007d0a:	bf00      	nop
 8007d0c:	e000ed90 	.word	0xe000ed90
 8007d10:	e000ed00 	.word	0xe000ed00

08007d14 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	785a      	ldrb	r2, [r3, #1]
 8007d20:	4b1b      	ldr	r3, [pc, #108]	@ (8007d90 <HAL_MPU_ConfigRegion+0x7c>)
 8007d22:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007d24:	4b1a      	ldr	r3, [pc, #104]	@ (8007d90 <HAL_MPU_ConfigRegion+0x7c>)
 8007d26:	691b      	ldr	r3, [r3, #16]
 8007d28:	4a19      	ldr	r2, [pc, #100]	@ (8007d90 <HAL_MPU_ConfigRegion+0x7c>)
 8007d2a:	f023 0301 	bic.w	r3, r3, #1
 8007d2e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007d30:	4a17      	ldr	r2, [pc, #92]	@ (8007d90 <HAL_MPU_ConfigRegion+0x7c>)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	7b1b      	ldrb	r3, [r3, #12]
 8007d3c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	7adb      	ldrb	r3, [r3, #11]
 8007d42:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007d44:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	7a9b      	ldrb	r3, [r3, #10]
 8007d4a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007d4c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	7b5b      	ldrb	r3, [r3, #13]
 8007d52:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007d54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	7b9b      	ldrb	r3, [r3, #14]
 8007d5a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007d5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	7bdb      	ldrb	r3, [r3, #15]
 8007d62:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007d64:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	7a5b      	ldrb	r3, [r3, #9]
 8007d6a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007d6c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	7a1b      	ldrb	r3, [r3, #8]
 8007d72:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007d74:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007d76:	687a      	ldr	r2, [r7, #4]
 8007d78:	7812      	ldrb	r2, [r2, #0]
 8007d7a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007d7c:	4a04      	ldr	r2, [pc, #16]	@ (8007d90 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007d7e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007d80:	6113      	str	r3, [r2, #16]
}
 8007d82:	bf00      	nop
 8007d84:	370c      	adds	r7, #12
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop
 8007d90:	e000ed90 	.word	0xe000ed90

08007d94 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b086      	sub	sp, #24
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007d9c:	f7ff fe42 	bl	8007a24 <HAL_GetTick>
 8007da0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d101      	bne.n	8007dac <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e2dc      	b.n	8008366 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	2b02      	cmp	r3, #2
 8007db6:	d008      	beq.n	8007dca <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2280      	movs	r2, #128	@ 0x80
 8007dbc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	e2cd      	b.n	8008366 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a76      	ldr	r2, [pc, #472]	@ (8007fa8 <HAL_DMA_Abort+0x214>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d04a      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a74      	ldr	r2, [pc, #464]	@ (8007fac <HAL_DMA_Abort+0x218>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d045      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a73      	ldr	r2, [pc, #460]	@ (8007fb0 <HAL_DMA_Abort+0x21c>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d040      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a71      	ldr	r2, [pc, #452]	@ (8007fb4 <HAL_DMA_Abort+0x220>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d03b      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a70      	ldr	r2, [pc, #448]	@ (8007fb8 <HAL_DMA_Abort+0x224>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d036      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a6e      	ldr	r2, [pc, #440]	@ (8007fbc <HAL_DMA_Abort+0x228>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d031      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a6d      	ldr	r2, [pc, #436]	@ (8007fc0 <HAL_DMA_Abort+0x22c>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d02c      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a6b      	ldr	r2, [pc, #428]	@ (8007fc4 <HAL_DMA_Abort+0x230>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d027      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a6a      	ldr	r2, [pc, #424]	@ (8007fc8 <HAL_DMA_Abort+0x234>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d022      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a68      	ldr	r2, [pc, #416]	@ (8007fcc <HAL_DMA_Abort+0x238>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d01d      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a67      	ldr	r2, [pc, #412]	@ (8007fd0 <HAL_DMA_Abort+0x23c>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d018      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a65      	ldr	r2, [pc, #404]	@ (8007fd4 <HAL_DMA_Abort+0x240>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d013      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a64      	ldr	r2, [pc, #400]	@ (8007fd8 <HAL_DMA_Abort+0x244>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d00e      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a62      	ldr	r2, [pc, #392]	@ (8007fdc <HAL_DMA_Abort+0x248>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d009      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a61      	ldr	r2, [pc, #388]	@ (8007fe0 <HAL_DMA_Abort+0x24c>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d004      	beq.n	8007e6a <HAL_DMA_Abort+0xd6>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a5f      	ldr	r2, [pc, #380]	@ (8007fe4 <HAL_DMA_Abort+0x250>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d101      	bne.n	8007e6e <HAL_DMA_Abort+0xda>
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	e000      	b.n	8007e70 <HAL_DMA_Abort+0xdc>
 8007e6e:	2300      	movs	r3, #0
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d013      	beq.n	8007e9c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	681a      	ldr	r2, [r3, #0]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f022 021e 	bic.w	r2, r2, #30
 8007e82:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	695a      	ldr	r2, [r3, #20]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007e92:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	617b      	str	r3, [r7, #20]
 8007e9a:	e00a      	b.n	8007eb2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f022 020e 	bic.w	r2, r2, #14
 8007eaa:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4a3c      	ldr	r2, [pc, #240]	@ (8007fa8 <HAL_DMA_Abort+0x214>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d072      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a3a      	ldr	r2, [pc, #232]	@ (8007fac <HAL_DMA_Abort+0x218>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d06d      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a39      	ldr	r2, [pc, #228]	@ (8007fb0 <HAL_DMA_Abort+0x21c>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d068      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a37      	ldr	r2, [pc, #220]	@ (8007fb4 <HAL_DMA_Abort+0x220>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d063      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a36      	ldr	r2, [pc, #216]	@ (8007fb8 <HAL_DMA_Abort+0x224>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d05e      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a34      	ldr	r2, [pc, #208]	@ (8007fbc <HAL_DMA_Abort+0x228>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d059      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a33      	ldr	r2, [pc, #204]	@ (8007fc0 <HAL_DMA_Abort+0x22c>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d054      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a31      	ldr	r2, [pc, #196]	@ (8007fc4 <HAL_DMA_Abort+0x230>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d04f      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a30      	ldr	r2, [pc, #192]	@ (8007fc8 <HAL_DMA_Abort+0x234>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d04a      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a2e      	ldr	r2, [pc, #184]	@ (8007fcc <HAL_DMA_Abort+0x238>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d045      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a2d      	ldr	r2, [pc, #180]	@ (8007fd0 <HAL_DMA_Abort+0x23c>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d040      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a2b      	ldr	r2, [pc, #172]	@ (8007fd4 <HAL_DMA_Abort+0x240>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d03b      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a2a      	ldr	r2, [pc, #168]	@ (8007fd8 <HAL_DMA_Abort+0x244>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d036      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a28      	ldr	r2, [pc, #160]	@ (8007fdc <HAL_DMA_Abort+0x248>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d031      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a27      	ldr	r2, [pc, #156]	@ (8007fe0 <HAL_DMA_Abort+0x24c>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d02c      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a25      	ldr	r2, [pc, #148]	@ (8007fe4 <HAL_DMA_Abort+0x250>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d027      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	4a24      	ldr	r2, [pc, #144]	@ (8007fe8 <HAL_DMA_Abort+0x254>)
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d022      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	4a22      	ldr	r2, [pc, #136]	@ (8007fec <HAL_DMA_Abort+0x258>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d01d      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	4a21      	ldr	r2, [pc, #132]	@ (8007ff0 <HAL_DMA_Abort+0x25c>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d018      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a1f      	ldr	r2, [pc, #124]	@ (8007ff4 <HAL_DMA_Abort+0x260>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d013      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a1e      	ldr	r2, [pc, #120]	@ (8007ff8 <HAL_DMA_Abort+0x264>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d00e      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a1c      	ldr	r2, [pc, #112]	@ (8007ffc <HAL_DMA_Abort+0x268>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d009      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a1b      	ldr	r2, [pc, #108]	@ (8008000 <HAL_DMA_Abort+0x26c>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d004      	beq.n	8007fa2 <HAL_DMA_Abort+0x20e>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a19      	ldr	r2, [pc, #100]	@ (8008004 <HAL_DMA_Abort+0x270>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d132      	bne.n	8008008 <HAL_DMA_Abort+0x274>
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e031      	b.n	800800a <HAL_DMA_Abort+0x276>
 8007fa6:	bf00      	nop
 8007fa8:	40020010 	.word	0x40020010
 8007fac:	40020028 	.word	0x40020028
 8007fb0:	40020040 	.word	0x40020040
 8007fb4:	40020058 	.word	0x40020058
 8007fb8:	40020070 	.word	0x40020070
 8007fbc:	40020088 	.word	0x40020088
 8007fc0:	400200a0 	.word	0x400200a0
 8007fc4:	400200b8 	.word	0x400200b8
 8007fc8:	40020410 	.word	0x40020410
 8007fcc:	40020428 	.word	0x40020428
 8007fd0:	40020440 	.word	0x40020440
 8007fd4:	40020458 	.word	0x40020458
 8007fd8:	40020470 	.word	0x40020470
 8007fdc:	40020488 	.word	0x40020488
 8007fe0:	400204a0 	.word	0x400204a0
 8007fe4:	400204b8 	.word	0x400204b8
 8007fe8:	58025408 	.word	0x58025408
 8007fec:	5802541c 	.word	0x5802541c
 8007ff0:	58025430 	.word	0x58025430
 8007ff4:	58025444 	.word	0x58025444
 8007ff8:	58025458 	.word	0x58025458
 8007ffc:	5802546c 	.word	0x5802546c
 8008000:	58025480 	.word	0x58025480
 8008004:	58025494 	.word	0x58025494
 8008008:	2300      	movs	r3, #0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d007      	beq.n	800801e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008018:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800801c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a6d      	ldr	r2, [pc, #436]	@ (80081d8 <HAL_DMA_Abort+0x444>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d04a      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a6b      	ldr	r2, [pc, #428]	@ (80081dc <HAL_DMA_Abort+0x448>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d045      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a6a      	ldr	r2, [pc, #424]	@ (80081e0 <HAL_DMA_Abort+0x44c>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d040      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	4a68      	ldr	r2, [pc, #416]	@ (80081e4 <HAL_DMA_Abort+0x450>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d03b      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a67      	ldr	r2, [pc, #412]	@ (80081e8 <HAL_DMA_Abort+0x454>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d036      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4a65      	ldr	r2, [pc, #404]	@ (80081ec <HAL_DMA_Abort+0x458>)
 8008056:	4293      	cmp	r3, r2
 8008058:	d031      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a64      	ldr	r2, [pc, #400]	@ (80081f0 <HAL_DMA_Abort+0x45c>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d02c      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a62      	ldr	r2, [pc, #392]	@ (80081f4 <HAL_DMA_Abort+0x460>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d027      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a61      	ldr	r2, [pc, #388]	@ (80081f8 <HAL_DMA_Abort+0x464>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d022      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a5f      	ldr	r2, [pc, #380]	@ (80081fc <HAL_DMA_Abort+0x468>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d01d      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a5e      	ldr	r2, [pc, #376]	@ (8008200 <HAL_DMA_Abort+0x46c>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d018      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a5c      	ldr	r2, [pc, #368]	@ (8008204 <HAL_DMA_Abort+0x470>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d013      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a5b      	ldr	r2, [pc, #364]	@ (8008208 <HAL_DMA_Abort+0x474>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d00e      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a59      	ldr	r2, [pc, #356]	@ (800820c <HAL_DMA_Abort+0x478>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d009      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a58      	ldr	r2, [pc, #352]	@ (8008210 <HAL_DMA_Abort+0x47c>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d004      	beq.n	80080be <HAL_DMA_Abort+0x32a>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a56      	ldr	r2, [pc, #344]	@ (8008214 <HAL_DMA_Abort+0x480>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d108      	bne.n	80080d0 <HAL_DMA_Abort+0x33c>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f022 0201 	bic.w	r2, r2, #1
 80080cc:	601a      	str	r2, [r3, #0]
 80080ce:	e007      	b.n	80080e0 <HAL_DMA_Abort+0x34c>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	681a      	ldr	r2, [r3, #0]
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f022 0201 	bic.w	r2, r2, #1
 80080de:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80080e0:	e013      	b.n	800810a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80080e2:	f7ff fc9f 	bl	8007a24 <HAL_GetTick>
 80080e6:	4602      	mov	r2, r0
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	2b05      	cmp	r3, #5
 80080ee:	d90c      	bls.n	800810a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2220      	movs	r2, #32
 80080f4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2203      	movs	r2, #3
 80080fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e12d      	b.n	8008366 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800810a:	697b      	ldr	r3, [r7, #20]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f003 0301 	and.w	r3, r3, #1
 8008112:	2b00      	cmp	r3, #0
 8008114:	d1e5      	bne.n	80080e2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a2f      	ldr	r2, [pc, #188]	@ (80081d8 <HAL_DMA_Abort+0x444>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d04a      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a2d      	ldr	r2, [pc, #180]	@ (80081dc <HAL_DMA_Abort+0x448>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d045      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a2c      	ldr	r2, [pc, #176]	@ (80081e0 <HAL_DMA_Abort+0x44c>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d040      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a2a      	ldr	r2, [pc, #168]	@ (80081e4 <HAL_DMA_Abort+0x450>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d03b      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a29      	ldr	r2, [pc, #164]	@ (80081e8 <HAL_DMA_Abort+0x454>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d036      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a27      	ldr	r2, [pc, #156]	@ (80081ec <HAL_DMA_Abort+0x458>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d031      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a26      	ldr	r2, [pc, #152]	@ (80081f0 <HAL_DMA_Abort+0x45c>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d02c      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a24      	ldr	r2, [pc, #144]	@ (80081f4 <HAL_DMA_Abort+0x460>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d027      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a23      	ldr	r2, [pc, #140]	@ (80081f8 <HAL_DMA_Abort+0x464>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d022      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a21      	ldr	r2, [pc, #132]	@ (80081fc <HAL_DMA_Abort+0x468>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d01d      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a20      	ldr	r2, [pc, #128]	@ (8008200 <HAL_DMA_Abort+0x46c>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d018      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	4a1e      	ldr	r2, [pc, #120]	@ (8008204 <HAL_DMA_Abort+0x470>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d013      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	4a1d      	ldr	r2, [pc, #116]	@ (8008208 <HAL_DMA_Abort+0x474>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d00e      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a1b      	ldr	r2, [pc, #108]	@ (800820c <HAL_DMA_Abort+0x478>)
 800819e:	4293      	cmp	r3, r2
 80081a0:	d009      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4a1a      	ldr	r2, [pc, #104]	@ (8008210 <HAL_DMA_Abort+0x47c>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d004      	beq.n	80081b6 <HAL_DMA_Abort+0x422>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4a18      	ldr	r2, [pc, #96]	@ (8008214 <HAL_DMA_Abort+0x480>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d101      	bne.n	80081ba <HAL_DMA_Abort+0x426>
 80081b6:	2301      	movs	r3, #1
 80081b8:	e000      	b.n	80081bc <HAL_DMA_Abort+0x428>
 80081ba:	2300      	movs	r3, #0
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d02b      	beq.n	8008218 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081c4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081ca:	f003 031f 	and.w	r3, r3, #31
 80081ce:	223f      	movs	r2, #63	@ 0x3f
 80081d0:	409a      	lsls	r2, r3
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	609a      	str	r2, [r3, #8]
 80081d6:	e02a      	b.n	800822e <HAL_DMA_Abort+0x49a>
 80081d8:	40020010 	.word	0x40020010
 80081dc:	40020028 	.word	0x40020028
 80081e0:	40020040 	.word	0x40020040
 80081e4:	40020058 	.word	0x40020058
 80081e8:	40020070 	.word	0x40020070
 80081ec:	40020088 	.word	0x40020088
 80081f0:	400200a0 	.word	0x400200a0
 80081f4:	400200b8 	.word	0x400200b8
 80081f8:	40020410 	.word	0x40020410
 80081fc:	40020428 	.word	0x40020428
 8008200:	40020440 	.word	0x40020440
 8008204:	40020458 	.word	0x40020458
 8008208:	40020470 	.word	0x40020470
 800820c:	40020488 	.word	0x40020488
 8008210:	400204a0 	.word	0x400204a0
 8008214:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800821c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008222:	f003 031f 	and.w	r3, r3, #31
 8008226:	2201      	movs	r2, #1
 8008228:	409a      	lsls	r2, r3
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a4f      	ldr	r2, [pc, #316]	@ (8008370 <HAL_DMA_Abort+0x5dc>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d072      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	4a4d      	ldr	r2, [pc, #308]	@ (8008374 <HAL_DMA_Abort+0x5e0>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d06d      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	4a4c      	ldr	r2, [pc, #304]	@ (8008378 <HAL_DMA_Abort+0x5e4>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d068      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	4a4a      	ldr	r2, [pc, #296]	@ (800837c <HAL_DMA_Abort+0x5e8>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d063      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a49      	ldr	r2, [pc, #292]	@ (8008380 <HAL_DMA_Abort+0x5ec>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d05e      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	4a47      	ldr	r2, [pc, #284]	@ (8008384 <HAL_DMA_Abort+0x5f0>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d059      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a46      	ldr	r2, [pc, #280]	@ (8008388 <HAL_DMA_Abort+0x5f4>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d054      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a44      	ldr	r2, [pc, #272]	@ (800838c <HAL_DMA_Abort+0x5f8>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d04f      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	4a43      	ldr	r2, [pc, #268]	@ (8008390 <HAL_DMA_Abort+0x5fc>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d04a      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a41      	ldr	r2, [pc, #260]	@ (8008394 <HAL_DMA_Abort+0x600>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d045      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	4a40      	ldr	r2, [pc, #256]	@ (8008398 <HAL_DMA_Abort+0x604>)
 8008298:	4293      	cmp	r3, r2
 800829a:	d040      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	4a3e      	ldr	r2, [pc, #248]	@ (800839c <HAL_DMA_Abort+0x608>)
 80082a2:	4293      	cmp	r3, r2
 80082a4:	d03b      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a3d      	ldr	r2, [pc, #244]	@ (80083a0 <HAL_DMA_Abort+0x60c>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d036      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a3b      	ldr	r2, [pc, #236]	@ (80083a4 <HAL_DMA_Abort+0x610>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d031      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a3a      	ldr	r2, [pc, #232]	@ (80083a8 <HAL_DMA_Abort+0x614>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d02c      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a38      	ldr	r2, [pc, #224]	@ (80083ac <HAL_DMA_Abort+0x618>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d027      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	4a37      	ldr	r2, [pc, #220]	@ (80083b0 <HAL_DMA_Abort+0x61c>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d022      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	4a35      	ldr	r2, [pc, #212]	@ (80083b4 <HAL_DMA_Abort+0x620>)
 80082de:	4293      	cmp	r3, r2
 80082e0:	d01d      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a34      	ldr	r2, [pc, #208]	@ (80083b8 <HAL_DMA_Abort+0x624>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d018      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a32      	ldr	r2, [pc, #200]	@ (80083bc <HAL_DMA_Abort+0x628>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d013      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a31      	ldr	r2, [pc, #196]	@ (80083c0 <HAL_DMA_Abort+0x62c>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d00e      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a2f      	ldr	r2, [pc, #188]	@ (80083c4 <HAL_DMA_Abort+0x630>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d009      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a2e      	ldr	r2, [pc, #184]	@ (80083c8 <HAL_DMA_Abort+0x634>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d004      	beq.n	800831e <HAL_DMA_Abort+0x58a>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a2c      	ldr	r2, [pc, #176]	@ (80083cc <HAL_DMA_Abort+0x638>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d101      	bne.n	8008322 <HAL_DMA_Abort+0x58e>
 800831e:	2301      	movs	r3, #1
 8008320:	e000      	b.n	8008324 <HAL_DMA_Abort+0x590>
 8008322:	2300      	movs	r3, #0
 8008324:	2b00      	cmp	r3, #0
 8008326:	d015      	beq.n	8008354 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800832c:	687a      	ldr	r2, [r7, #4]
 800832e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008330:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008336:	2b00      	cmp	r3, #0
 8008338:	d00c      	beq.n	8008354 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800833e:	681a      	ldr	r2, [r3, #0]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008344:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008348:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800834e:	687a      	ldr	r2, [r7, #4]
 8008350:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008352:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3718      	adds	r7, #24
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	40020010 	.word	0x40020010
 8008374:	40020028 	.word	0x40020028
 8008378:	40020040 	.word	0x40020040
 800837c:	40020058 	.word	0x40020058
 8008380:	40020070 	.word	0x40020070
 8008384:	40020088 	.word	0x40020088
 8008388:	400200a0 	.word	0x400200a0
 800838c:	400200b8 	.word	0x400200b8
 8008390:	40020410 	.word	0x40020410
 8008394:	40020428 	.word	0x40020428
 8008398:	40020440 	.word	0x40020440
 800839c:	40020458 	.word	0x40020458
 80083a0:	40020470 	.word	0x40020470
 80083a4:	40020488 	.word	0x40020488
 80083a8:	400204a0 	.word	0x400204a0
 80083ac:	400204b8 	.word	0x400204b8
 80083b0:	58025408 	.word	0x58025408
 80083b4:	5802541c 	.word	0x5802541c
 80083b8:	58025430 	.word	0x58025430
 80083bc:	58025444 	.word	0x58025444
 80083c0:	58025458 	.word	0x58025458
 80083c4:	5802546c 	.word	0x5802546c
 80083c8:	58025480 	.word	0x58025480
 80083cc:	58025494 	.word	0x58025494

080083d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d101      	bne.n	80083e2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80083de:	2301      	movs	r3, #1
 80083e0:	e237      	b.n	8008852 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	2b02      	cmp	r3, #2
 80083ec:	d004      	beq.n	80083f8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2280      	movs	r2, #128	@ 0x80
 80083f2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	e22c      	b.n	8008852 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a5c      	ldr	r2, [pc, #368]	@ (8008570 <HAL_DMA_Abort_IT+0x1a0>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d04a      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a5b      	ldr	r2, [pc, #364]	@ (8008574 <HAL_DMA_Abort_IT+0x1a4>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d045      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a59      	ldr	r2, [pc, #356]	@ (8008578 <HAL_DMA_Abort_IT+0x1a8>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d040      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a58      	ldr	r2, [pc, #352]	@ (800857c <HAL_DMA_Abort_IT+0x1ac>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d03b      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a56      	ldr	r2, [pc, #344]	@ (8008580 <HAL_DMA_Abort_IT+0x1b0>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d036      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a55      	ldr	r2, [pc, #340]	@ (8008584 <HAL_DMA_Abort_IT+0x1b4>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d031      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a53      	ldr	r2, [pc, #332]	@ (8008588 <HAL_DMA_Abort_IT+0x1b8>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d02c      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a52      	ldr	r2, [pc, #328]	@ (800858c <HAL_DMA_Abort_IT+0x1bc>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d027      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a50      	ldr	r2, [pc, #320]	@ (8008590 <HAL_DMA_Abort_IT+0x1c0>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d022      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a4f      	ldr	r2, [pc, #316]	@ (8008594 <HAL_DMA_Abort_IT+0x1c4>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d01d      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a4d      	ldr	r2, [pc, #308]	@ (8008598 <HAL_DMA_Abort_IT+0x1c8>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d018      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a4c      	ldr	r2, [pc, #304]	@ (800859c <HAL_DMA_Abort_IT+0x1cc>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d013      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a4a      	ldr	r2, [pc, #296]	@ (80085a0 <HAL_DMA_Abort_IT+0x1d0>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d00e      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a49      	ldr	r2, [pc, #292]	@ (80085a4 <HAL_DMA_Abort_IT+0x1d4>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d009      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a47      	ldr	r2, [pc, #284]	@ (80085a8 <HAL_DMA_Abort_IT+0x1d8>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d004      	beq.n	8008498 <HAL_DMA_Abort_IT+0xc8>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	4a46      	ldr	r2, [pc, #280]	@ (80085ac <HAL_DMA_Abort_IT+0x1dc>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d101      	bne.n	800849c <HAL_DMA_Abort_IT+0xcc>
 8008498:	2301      	movs	r3, #1
 800849a:	e000      	b.n	800849e <HAL_DMA_Abort_IT+0xce>
 800849c:	2300      	movs	r3, #0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	f000 8086 	beq.w	80085b0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2204      	movs	r2, #4
 80084a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a2f      	ldr	r2, [pc, #188]	@ (8008570 <HAL_DMA_Abort_IT+0x1a0>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d04a      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a2e      	ldr	r2, [pc, #184]	@ (8008574 <HAL_DMA_Abort_IT+0x1a4>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d045      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a2c      	ldr	r2, [pc, #176]	@ (8008578 <HAL_DMA_Abort_IT+0x1a8>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d040      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a2b      	ldr	r2, [pc, #172]	@ (800857c <HAL_DMA_Abort_IT+0x1ac>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d03b      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a29      	ldr	r2, [pc, #164]	@ (8008580 <HAL_DMA_Abort_IT+0x1b0>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d036      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a28      	ldr	r2, [pc, #160]	@ (8008584 <HAL_DMA_Abort_IT+0x1b4>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d031      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a26      	ldr	r2, [pc, #152]	@ (8008588 <HAL_DMA_Abort_IT+0x1b8>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d02c      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a25      	ldr	r2, [pc, #148]	@ (800858c <HAL_DMA_Abort_IT+0x1bc>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d027      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a23      	ldr	r2, [pc, #140]	@ (8008590 <HAL_DMA_Abort_IT+0x1c0>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d022      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a22      	ldr	r2, [pc, #136]	@ (8008594 <HAL_DMA_Abort_IT+0x1c4>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d01d      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a20      	ldr	r2, [pc, #128]	@ (8008598 <HAL_DMA_Abort_IT+0x1c8>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d018      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a1f      	ldr	r2, [pc, #124]	@ (800859c <HAL_DMA_Abort_IT+0x1cc>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d013      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a1d      	ldr	r2, [pc, #116]	@ (80085a0 <HAL_DMA_Abort_IT+0x1d0>)
 800852a:	4293      	cmp	r3, r2
 800852c:	d00e      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	4a1c      	ldr	r2, [pc, #112]	@ (80085a4 <HAL_DMA_Abort_IT+0x1d4>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d009      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a1a      	ldr	r2, [pc, #104]	@ (80085a8 <HAL_DMA_Abort_IT+0x1d8>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d004      	beq.n	800854c <HAL_DMA_Abort_IT+0x17c>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a19      	ldr	r2, [pc, #100]	@ (80085ac <HAL_DMA_Abort_IT+0x1dc>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d108      	bne.n	800855e <HAL_DMA_Abort_IT+0x18e>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	681a      	ldr	r2, [r3, #0]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f022 0201 	bic.w	r2, r2, #1
 800855a:	601a      	str	r2, [r3, #0]
 800855c:	e178      	b.n	8008850 <HAL_DMA_Abort_IT+0x480>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f022 0201 	bic.w	r2, r2, #1
 800856c:	601a      	str	r2, [r3, #0]
 800856e:	e16f      	b.n	8008850 <HAL_DMA_Abort_IT+0x480>
 8008570:	40020010 	.word	0x40020010
 8008574:	40020028 	.word	0x40020028
 8008578:	40020040 	.word	0x40020040
 800857c:	40020058 	.word	0x40020058
 8008580:	40020070 	.word	0x40020070
 8008584:	40020088 	.word	0x40020088
 8008588:	400200a0 	.word	0x400200a0
 800858c:	400200b8 	.word	0x400200b8
 8008590:	40020410 	.word	0x40020410
 8008594:	40020428 	.word	0x40020428
 8008598:	40020440 	.word	0x40020440
 800859c:	40020458 	.word	0x40020458
 80085a0:	40020470 	.word	0x40020470
 80085a4:	40020488 	.word	0x40020488
 80085a8:	400204a0 	.word	0x400204a0
 80085ac:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	681a      	ldr	r2, [r3, #0]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f022 020e 	bic.w	r2, r2, #14
 80085be:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4a6c      	ldr	r2, [pc, #432]	@ (8008778 <HAL_DMA_Abort_IT+0x3a8>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d04a      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a6b      	ldr	r2, [pc, #428]	@ (800877c <HAL_DMA_Abort_IT+0x3ac>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d045      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a69      	ldr	r2, [pc, #420]	@ (8008780 <HAL_DMA_Abort_IT+0x3b0>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d040      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a68      	ldr	r2, [pc, #416]	@ (8008784 <HAL_DMA_Abort_IT+0x3b4>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d03b      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a66      	ldr	r2, [pc, #408]	@ (8008788 <HAL_DMA_Abort_IT+0x3b8>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d036      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a65      	ldr	r2, [pc, #404]	@ (800878c <HAL_DMA_Abort_IT+0x3bc>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d031      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a63      	ldr	r2, [pc, #396]	@ (8008790 <HAL_DMA_Abort_IT+0x3c0>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d02c      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a62      	ldr	r2, [pc, #392]	@ (8008794 <HAL_DMA_Abort_IT+0x3c4>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d027      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a60      	ldr	r2, [pc, #384]	@ (8008798 <HAL_DMA_Abort_IT+0x3c8>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d022      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a5f      	ldr	r2, [pc, #380]	@ (800879c <HAL_DMA_Abort_IT+0x3cc>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d01d      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a5d      	ldr	r2, [pc, #372]	@ (80087a0 <HAL_DMA_Abort_IT+0x3d0>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d018      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4a5c      	ldr	r2, [pc, #368]	@ (80087a4 <HAL_DMA_Abort_IT+0x3d4>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d013      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a5a      	ldr	r2, [pc, #360]	@ (80087a8 <HAL_DMA_Abort_IT+0x3d8>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d00e      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	4a59      	ldr	r2, [pc, #356]	@ (80087ac <HAL_DMA_Abort_IT+0x3dc>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d009      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a57      	ldr	r2, [pc, #348]	@ (80087b0 <HAL_DMA_Abort_IT+0x3e0>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d004      	beq.n	8008660 <HAL_DMA_Abort_IT+0x290>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	4a56      	ldr	r2, [pc, #344]	@ (80087b4 <HAL_DMA_Abort_IT+0x3e4>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d108      	bne.n	8008672 <HAL_DMA_Abort_IT+0x2a2>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f022 0201 	bic.w	r2, r2, #1
 800866e:	601a      	str	r2, [r3, #0]
 8008670:	e007      	b.n	8008682 <HAL_DMA_Abort_IT+0x2b2>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f022 0201 	bic.w	r2, r2, #1
 8008680:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a3c      	ldr	r2, [pc, #240]	@ (8008778 <HAL_DMA_Abort_IT+0x3a8>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d072      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a3a      	ldr	r2, [pc, #232]	@ (800877c <HAL_DMA_Abort_IT+0x3ac>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d06d      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a39      	ldr	r2, [pc, #228]	@ (8008780 <HAL_DMA_Abort_IT+0x3b0>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d068      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a37      	ldr	r2, [pc, #220]	@ (8008784 <HAL_DMA_Abort_IT+0x3b4>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d063      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a36      	ldr	r2, [pc, #216]	@ (8008788 <HAL_DMA_Abort_IT+0x3b8>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d05e      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a34      	ldr	r2, [pc, #208]	@ (800878c <HAL_DMA_Abort_IT+0x3bc>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d059      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a33      	ldr	r2, [pc, #204]	@ (8008790 <HAL_DMA_Abort_IT+0x3c0>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d054      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	4a31      	ldr	r2, [pc, #196]	@ (8008794 <HAL_DMA_Abort_IT+0x3c4>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d04f      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4a30      	ldr	r2, [pc, #192]	@ (8008798 <HAL_DMA_Abort_IT+0x3c8>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d04a      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a2e      	ldr	r2, [pc, #184]	@ (800879c <HAL_DMA_Abort_IT+0x3cc>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d045      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a2d      	ldr	r2, [pc, #180]	@ (80087a0 <HAL_DMA_Abort_IT+0x3d0>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d040      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a2b      	ldr	r2, [pc, #172]	@ (80087a4 <HAL_DMA_Abort_IT+0x3d4>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d03b      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a2a      	ldr	r2, [pc, #168]	@ (80087a8 <HAL_DMA_Abort_IT+0x3d8>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d036      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a28      	ldr	r2, [pc, #160]	@ (80087ac <HAL_DMA_Abort_IT+0x3dc>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d031      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a27      	ldr	r2, [pc, #156]	@ (80087b0 <HAL_DMA_Abort_IT+0x3e0>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d02c      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a25      	ldr	r2, [pc, #148]	@ (80087b4 <HAL_DMA_Abort_IT+0x3e4>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d027      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a24      	ldr	r2, [pc, #144]	@ (80087b8 <HAL_DMA_Abort_IT+0x3e8>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d022      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a22      	ldr	r2, [pc, #136]	@ (80087bc <HAL_DMA_Abort_IT+0x3ec>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d01d      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a21      	ldr	r2, [pc, #132]	@ (80087c0 <HAL_DMA_Abort_IT+0x3f0>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d018      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a1f      	ldr	r2, [pc, #124]	@ (80087c4 <HAL_DMA_Abort_IT+0x3f4>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d013      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a1e      	ldr	r2, [pc, #120]	@ (80087c8 <HAL_DMA_Abort_IT+0x3f8>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d00e      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a1c      	ldr	r2, [pc, #112]	@ (80087cc <HAL_DMA_Abort_IT+0x3fc>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d009      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a1b      	ldr	r2, [pc, #108]	@ (80087d0 <HAL_DMA_Abort_IT+0x400>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d004      	beq.n	8008772 <HAL_DMA_Abort_IT+0x3a2>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a19      	ldr	r2, [pc, #100]	@ (80087d4 <HAL_DMA_Abort_IT+0x404>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d132      	bne.n	80087d8 <HAL_DMA_Abort_IT+0x408>
 8008772:	2301      	movs	r3, #1
 8008774:	e031      	b.n	80087da <HAL_DMA_Abort_IT+0x40a>
 8008776:	bf00      	nop
 8008778:	40020010 	.word	0x40020010
 800877c:	40020028 	.word	0x40020028
 8008780:	40020040 	.word	0x40020040
 8008784:	40020058 	.word	0x40020058
 8008788:	40020070 	.word	0x40020070
 800878c:	40020088 	.word	0x40020088
 8008790:	400200a0 	.word	0x400200a0
 8008794:	400200b8 	.word	0x400200b8
 8008798:	40020410 	.word	0x40020410
 800879c:	40020428 	.word	0x40020428
 80087a0:	40020440 	.word	0x40020440
 80087a4:	40020458 	.word	0x40020458
 80087a8:	40020470 	.word	0x40020470
 80087ac:	40020488 	.word	0x40020488
 80087b0:	400204a0 	.word	0x400204a0
 80087b4:	400204b8 	.word	0x400204b8
 80087b8:	58025408 	.word	0x58025408
 80087bc:	5802541c 	.word	0x5802541c
 80087c0:	58025430 	.word	0x58025430
 80087c4:	58025444 	.word	0x58025444
 80087c8:	58025458 	.word	0x58025458
 80087cc:	5802546c 	.word	0x5802546c
 80087d0:	58025480 	.word	0x58025480
 80087d4:	58025494 	.word	0x58025494
 80087d8:	2300      	movs	r3, #0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d028      	beq.n	8008830 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087e2:	681a      	ldr	r2, [r3, #0]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80087ec:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087f2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087f8:	f003 031f 	and.w	r3, r3, #31
 80087fc:	2201      	movs	r2, #1
 80087fe:	409a      	lsls	r2, r3
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800880c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008812:	2b00      	cmp	r3, #0
 8008814:	d00c      	beq.n	8008830 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008820:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008824:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800882a:	687a      	ldr	r2, [r7, #4]
 800882c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800882e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2201      	movs	r2, #1
 8008834:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2200      	movs	r2, #0
 800883c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008844:	2b00      	cmp	r3, #0
 8008846:	d003      	beq.n	8008850 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008850:	2300      	movs	r3, #0
}
 8008852:	4618      	mov	r0, r3
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
 800885a:	bf00      	nop

0800885c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800885c:	b480      	push	{r7}
 800885e:	b089      	sub	sp, #36	@ 0x24
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008866:	2300      	movs	r3, #0
 8008868:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800886a:	4b86      	ldr	r3, [pc, #536]	@ (8008a84 <HAL_GPIO_Init+0x228>)
 800886c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800886e:	e18c      	b.n	8008b8a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	2101      	movs	r1, #1
 8008876:	69fb      	ldr	r3, [r7, #28]
 8008878:	fa01 f303 	lsl.w	r3, r1, r3
 800887c:	4013      	ands	r3, r2
 800887e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	2b00      	cmp	r3, #0
 8008884:	f000 817e 	beq.w	8008b84 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	f003 0303 	and.w	r3, r3, #3
 8008890:	2b01      	cmp	r3, #1
 8008892:	d005      	beq.n	80088a0 <HAL_GPIO_Init+0x44>
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	f003 0303 	and.w	r3, r3, #3
 800889c:	2b02      	cmp	r3, #2
 800889e:	d130      	bne.n	8008902 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80088a6:	69fb      	ldr	r3, [r7, #28]
 80088a8:	005b      	lsls	r3, r3, #1
 80088aa:	2203      	movs	r2, #3
 80088ac:	fa02 f303 	lsl.w	r3, r2, r3
 80088b0:	43db      	mvns	r3, r3
 80088b2:	69ba      	ldr	r2, [r7, #24]
 80088b4:	4013      	ands	r3, r2
 80088b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	68da      	ldr	r2, [r3, #12]
 80088bc:	69fb      	ldr	r3, [r7, #28]
 80088be:	005b      	lsls	r3, r3, #1
 80088c0:	fa02 f303 	lsl.w	r3, r2, r3
 80088c4:	69ba      	ldr	r2, [r7, #24]
 80088c6:	4313      	orrs	r3, r2
 80088c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	69ba      	ldr	r2, [r7, #24]
 80088ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80088d6:	2201      	movs	r2, #1
 80088d8:	69fb      	ldr	r3, [r7, #28]
 80088da:	fa02 f303 	lsl.w	r3, r2, r3
 80088de:	43db      	mvns	r3, r3
 80088e0:	69ba      	ldr	r2, [r7, #24]
 80088e2:	4013      	ands	r3, r2
 80088e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	091b      	lsrs	r3, r3, #4
 80088ec:	f003 0201 	and.w	r2, r3, #1
 80088f0:	69fb      	ldr	r3, [r7, #28]
 80088f2:	fa02 f303 	lsl.w	r3, r2, r3
 80088f6:	69ba      	ldr	r2, [r7, #24]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	69ba      	ldr	r2, [r7, #24]
 8008900:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	f003 0303 	and.w	r3, r3, #3
 800890a:	2b03      	cmp	r3, #3
 800890c:	d017      	beq.n	800893e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	68db      	ldr	r3, [r3, #12]
 8008912:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008914:	69fb      	ldr	r3, [r7, #28]
 8008916:	005b      	lsls	r3, r3, #1
 8008918:	2203      	movs	r2, #3
 800891a:	fa02 f303 	lsl.w	r3, r2, r3
 800891e:	43db      	mvns	r3, r3
 8008920:	69ba      	ldr	r2, [r7, #24]
 8008922:	4013      	ands	r3, r2
 8008924:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008926:	683b      	ldr	r3, [r7, #0]
 8008928:	689a      	ldr	r2, [r3, #8]
 800892a:	69fb      	ldr	r3, [r7, #28]
 800892c:	005b      	lsls	r3, r3, #1
 800892e:	fa02 f303 	lsl.w	r3, r2, r3
 8008932:	69ba      	ldr	r2, [r7, #24]
 8008934:	4313      	orrs	r3, r2
 8008936:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	69ba      	ldr	r2, [r7, #24]
 800893c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	685b      	ldr	r3, [r3, #4]
 8008942:	f003 0303 	and.w	r3, r3, #3
 8008946:	2b02      	cmp	r3, #2
 8008948:	d123      	bne.n	8008992 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800894a:	69fb      	ldr	r3, [r7, #28]
 800894c:	08da      	lsrs	r2, r3, #3
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	3208      	adds	r2, #8
 8008952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008956:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	f003 0307 	and.w	r3, r3, #7
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	220f      	movs	r2, #15
 8008962:	fa02 f303 	lsl.w	r3, r2, r3
 8008966:	43db      	mvns	r3, r3
 8008968:	69ba      	ldr	r2, [r7, #24]
 800896a:	4013      	ands	r3, r2
 800896c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	691a      	ldr	r2, [r3, #16]
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	f003 0307 	and.w	r3, r3, #7
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	fa02 f303 	lsl.w	r3, r2, r3
 800897e:	69ba      	ldr	r2, [r7, #24]
 8008980:	4313      	orrs	r3, r2
 8008982:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008984:	69fb      	ldr	r3, [r7, #28]
 8008986:	08da      	lsrs	r2, r3, #3
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	3208      	adds	r2, #8
 800898c:	69b9      	ldr	r1, [r7, #24]
 800898e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008998:	69fb      	ldr	r3, [r7, #28]
 800899a:	005b      	lsls	r3, r3, #1
 800899c:	2203      	movs	r2, #3
 800899e:	fa02 f303 	lsl.w	r3, r2, r3
 80089a2:	43db      	mvns	r3, r3
 80089a4:	69ba      	ldr	r2, [r7, #24]
 80089a6:	4013      	ands	r3, r2
 80089a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	685b      	ldr	r3, [r3, #4]
 80089ae:	f003 0203 	and.w	r2, r3, #3
 80089b2:	69fb      	ldr	r3, [r7, #28]
 80089b4:	005b      	lsls	r3, r3, #1
 80089b6:	fa02 f303 	lsl.w	r3, r2, r3
 80089ba:	69ba      	ldr	r2, [r7, #24]
 80089bc:	4313      	orrs	r3, r2
 80089be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	69ba      	ldr	r2, [r7, #24]
 80089c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	f000 80d8 	beq.w	8008b84 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80089d4:	4b2c      	ldr	r3, [pc, #176]	@ (8008a88 <HAL_GPIO_Init+0x22c>)
 80089d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80089da:	4a2b      	ldr	r2, [pc, #172]	@ (8008a88 <HAL_GPIO_Init+0x22c>)
 80089dc:	f043 0302 	orr.w	r3, r3, #2
 80089e0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80089e4:	4b28      	ldr	r3, [pc, #160]	@ (8008a88 <HAL_GPIO_Init+0x22c>)
 80089e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80089ea:	f003 0302 	and.w	r3, r3, #2
 80089ee:	60fb      	str	r3, [r7, #12]
 80089f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80089f2:	4a26      	ldr	r2, [pc, #152]	@ (8008a8c <HAL_GPIO_Init+0x230>)
 80089f4:	69fb      	ldr	r3, [r7, #28]
 80089f6:	089b      	lsrs	r3, r3, #2
 80089f8:	3302      	adds	r3, #2
 80089fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	f003 0303 	and.w	r3, r3, #3
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	220f      	movs	r2, #15
 8008a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a0e:	43db      	mvns	r3, r3
 8008a10:	69ba      	ldr	r2, [r7, #24]
 8008a12:	4013      	ands	r3, r2
 8008a14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	4a1d      	ldr	r2, [pc, #116]	@ (8008a90 <HAL_GPIO_Init+0x234>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d04a      	beq.n	8008ab4 <HAL_GPIO_Init+0x258>
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	4a1c      	ldr	r2, [pc, #112]	@ (8008a94 <HAL_GPIO_Init+0x238>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d02b      	beq.n	8008a7e <HAL_GPIO_Init+0x222>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	4a1b      	ldr	r2, [pc, #108]	@ (8008a98 <HAL_GPIO_Init+0x23c>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d025      	beq.n	8008a7a <HAL_GPIO_Init+0x21e>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	4a1a      	ldr	r2, [pc, #104]	@ (8008a9c <HAL_GPIO_Init+0x240>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d01f      	beq.n	8008a76 <HAL_GPIO_Init+0x21a>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4a19      	ldr	r2, [pc, #100]	@ (8008aa0 <HAL_GPIO_Init+0x244>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d019      	beq.n	8008a72 <HAL_GPIO_Init+0x216>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a18      	ldr	r2, [pc, #96]	@ (8008aa4 <HAL_GPIO_Init+0x248>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d013      	beq.n	8008a6e <HAL_GPIO_Init+0x212>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4a17      	ldr	r2, [pc, #92]	@ (8008aa8 <HAL_GPIO_Init+0x24c>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d00d      	beq.n	8008a6a <HAL_GPIO_Init+0x20e>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	4a16      	ldr	r2, [pc, #88]	@ (8008aac <HAL_GPIO_Init+0x250>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d007      	beq.n	8008a66 <HAL_GPIO_Init+0x20a>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	4a15      	ldr	r2, [pc, #84]	@ (8008ab0 <HAL_GPIO_Init+0x254>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d101      	bne.n	8008a62 <HAL_GPIO_Init+0x206>
 8008a5e:	2309      	movs	r3, #9
 8008a60:	e029      	b.n	8008ab6 <HAL_GPIO_Init+0x25a>
 8008a62:	230a      	movs	r3, #10
 8008a64:	e027      	b.n	8008ab6 <HAL_GPIO_Init+0x25a>
 8008a66:	2307      	movs	r3, #7
 8008a68:	e025      	b.n	8008ab6 <HAL_GPIO_Init+0x25a>
 8008a6a:	2306      	movs	r3, #6
 8008a6c:	e023      	b.n	8008ab6 <HAL_GPIO_Init+0x25a>
 8008a6e:	2305      	movs	r3, #5
 8008a70:	e021      	b.n	8008ab6 <HAL_GPIO_Init+0x25a>
 8008a72:	2304      	movs	r3, #4
 8008a74:	e01f      	b.n	8008ab6 <HAL_GPIO_Init+0x25a>
 8008a76:	2303      	movs	r3, #3
 8008a78:	e01d      	b.n	8008ab6 <HAL_GPIO_Init+0x25a>
 8008a7a:	2302      	movs	r3, #2
 8008a7c:	e01b      	b.n	8008ab6 <HAL_GPIO_Init+0x25a>
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e019      	b.n	8008ab6 <HAL_GPIO_Init+0x25a>
 8008a82:	bf00      	nop
 8008a84:	58000080 	.word	0x58000080
 8008a88:	58024400 	.word	0x58024400
 8008a8c:	58000400 	.word	0x58000400
 8008a90:	58020000 	.word	0x58020000
 8008a94:	58020400 	.word	0x58020400
 8008a98:	58020800 	.word	0x58020800
 8008a9c:	58020c00 	.word	0x58020c00
 8008aa0:	58021000 	.word	0x58021000
 8008aa4:	58021400 	.word	0x58021400
 8008aa8:	58021800 	.word	0x58021800
 8008aac:	58021c00 	.word	0x58021c00
 8008ab0:	58022400 	.word	0x58022400
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	69fa      	ldr	r2, [r7, #28]
 8008ab8:	f002 0203 	and.w	r2, r2, #3
 8008abc:	0092      	lsls	r2, r2, #2
 8008abe:	4093      	lsls	r3, r2
 8008ac0:	69ba      	ldr	r2, [r7, #24]
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008ac6:	4938      	ldr	r1, [pc, #224]	@ (8008ba8 <HAL_GPIO_Init+0x34c>)
 8008ac8:	69fb      	ldr	r3, [r7, #28]
 8008aca:	089b      	lsrs	r3, r3, #2
 8008acc:	3302      	adds	r3, #2
 8008ace:	69ba      	ldr	r2, [r7, #24]
 8008ad0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008ad4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	43db      	mvns	r3, r3
 8008ae0:	69ba      	ldr	r2, [r7, #24]
 8008ae2:	4013      	ands	r3, r2
 8008ae4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	685b      	ldr	r3, [r3, #4]
 8008aea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d003      	beq.n	8008afa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8008af2:	69ba      	ldr	r2, [r7, #24]
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008afa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008afe:	69bb      	ldr	r3, [r7, #24]
 8008b00:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008b02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008b06:	685b      	ldr	r3, [r3, #4]
 8008b08:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	43db      	mvns	r3, r3
 8008b0e:	69ba      	ldr	r2, [r7, #24]
 8008b10:	4013      	ands	r3, r2
 8008b12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d003      	beq.n	8008b28 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8008b20:	69ba      	ldr	r2, [r7, #24]
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	4313      	orrs	r3, r2
 8008b26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008b28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008b2c:	69bb      	ldr	r3, [r7, #24]
 8008b2e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008b30:	697b      	ldr	r3, [r7, #20]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	43db      	mvns	r3, r3
 8008b3a:	69ba      	ldr	r2, [r7, #24]
 8008b3c:	4013      	ands	r3, r2
 8008b3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	685b      	ldr	r3, [r3, #4]
 8008b44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d003      	beq.n	8008b54 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8008b4c:	69ba      	ldr	r2, [r7, #24]
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	69ba      	ldr	r2, [r7, #24]
 8008b58:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008b5a:	697b      	ldr	r3, [r7, #20]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	43db      	mvns	r3, r3
 8008b64:	69ba      	ldr	r2, [r7, #24]
 8008b66:	4013      	ands	r3, r2
 8008b68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d003      	beq.n	8008b7e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8008b76:	69ba      	ldr	r2, [r7, #24]
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	4313      	orrs	r3, r2
 8008b7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	69ba      	ldr	r2, [r7, #24]
 8008b82:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008b84:	69fb      	ldr	r3, [r7, #28]
 8008b86:	3301      	adds	r3, #1
 8008b88:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	fa22 f303 	lsr.w	r3, r2, r3
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	f47f ae6b 	bne.w	8008870 <HAL_GPIO_Init+0x14>
  }
}
 8008b9a:	bf00      	nop
 8008b9c:	bf00      	nop
 8008b9e:	3724      	adds	r7, #36	@ 0x24
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr
 8008ba8:	58000400 	.word	0x58000400

08008bac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b085      	sub	sp, #20
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
 8008bb4:	460b      	mov	r3, r1
 8008bb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	691a      	ldr	r2, [r3, #16]
 8008bbc:	887b      	ldrh	r3, [r7, #2]
 8008bbe:	4013      	ands	r3, r2
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d002      	beq.n	8008bca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	73fb      	strb	r3, [r7, #15]
 8008bc8:	e001      	b.n	8008bce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	3714      	adds	r7, #20
 8008bd4:	46bd      	mov	sp, r7
 8008bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bda:	4770      	bx	lr

08008bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	460b      	mov	r3, r1
 8008be6:	807b      	strh	r3, [r7, #2]
 8008be8:	4613      	mov	r3, r2
 8008bea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008bec:	787b      	ldrb	r3, [r7, #1]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d003      	beq.n	8008bfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008bf2:	887a      	ldrh	r2, [r7, #2]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008bf8:	e003      	b.n	8008c02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008bfa:	887b      	ldrh	r3, [r7, #2]
 8008bfc:	041a      	lsls	r2, r3, #16
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	619a      	str	r2, [r3, #24]
}
 8008c02:	bf00      	nop
 8008c04:	370c      	adds	r7, #12
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr
	...

08008c10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b082      	sub	sp, #8
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d101      	bne.n	8008c22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e08b      	b.n	8008d3a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c28:	b2db      	uxtb	r3, r3
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d106      	bne.n	8008c3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	2200      	movs	r2, #0
 8008c32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f7fe f8c4 	bl	8006dc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2224      	movs	r2, #36	@ 0x24
 8008c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f022 0201 	bic.w	r2, r2, #1
 8008c52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	685a      	ldr	r2, [r3, #4]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008c60:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	689a      	ldr	r2, [r3, #8]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008c70:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	68db      	ldr	r3, [r3, #12]
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d107      	bne.n	8008c8a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	689a      	ldr	r2, [r3, #8]
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008c86:	609a      	str	r2, [r3, #8]
 8008c88:	e006      	b.n	8008c98 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	689a      	ldr	r2, [r3, #8]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008c96:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	68db      	ldr	r3, [r3, #12]
 8008c9c:	2b02      	cmp	r3, #2
 8008c9e:	d108      	bne.n	8008cb2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	685a      	ldr	r2, [r3, #4]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008cae:	605a      	str	r2, [r3, #4]
 8008cb0:	e007      	b.n	8008cc2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	685a      	ldr	r2, [r3, #4]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008cc0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	6859      	ldr	r1, [r3, #4]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681a      	ldr	r2, [r3, #0]
 8008ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8008d44 <HAL_I2C_Init+0x134>)
 8008cce:	430b      	orrs	r3, r1
 8008cd0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	68da      	ldr	r2, [r3, #12]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008ce0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	691a      	ldr	r2, [r3, #16]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	695b      	ldr	r3, [r3, #20]
 8008cea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	699b      	ldr	r3, [r3, #24]
 8008cf2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	430a      	orrs	r2, r1
 8008cfa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	69d9      	ldr	r1, [r3, #28]
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	6a1a      	ldr	r2, [r3, #32]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	430a      	orrs	r2, r1
 8008d0a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	681a      	ldr	r2, [r3, #0]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f042 0201 	orr.w	r2, r2, #1
 8008d1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2220      	movs	r2, #32
 8008d26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008d38:	2300      	movs	r3, #0
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3708      	adds	r7, #8
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
 8008d42:	bf00      	nop
 8008d44:	02008000 	.word	0x02008000

08008d48 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b088      	sub	sp, #32
 8008d4c:	af02      	add	r7, sp, #8
 8008d4e:	60f8      	str	r0, [r7, #12]
 8008d50:	607a      	str	r2, [r7, #4]
 8008d52:	461a      	mov	r2, r3
 8008d54:	460b      	mov	r3, r1
 8008d56:	817b      	strh	r3, [r7, #10]
 8008d58:	4613      	mov	r3, r2
 8008d5a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d62:	b2db      	uxtb	r3, r3
 8008d64:	2b20      	cmp	r3, #32
 8008d66:	f040 80fd 	bne.w	8008f64 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d101      	bne.n	8008d78 <HAL_I2C_Master_Transmit+0x30>
 8008d74:	2302      	movs	r3, #2
 8008d76:	e0f6      	b.n	8008f66 <HAL_I2C_Master_Transmit+0x21e>
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008d80:	f7fe fe50 	bl	8007a24 <HAL_GetTick>
 8008d84:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	9300      	str	r3, [sp, #0]
 8008d8a:	2319      	movs	r3, #25
 8008d8c:	2201      	movs	r2, #1
 8008d8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008d92:	68f8      	ldr	r0, [r7, #12]
 8008d94:	f000 fa0a 	bl	80091ac <I2C_WaitOnFlagUntilTimeout>
 8008d98:	4603      	mov	r3, r0
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d001      	beq.n	8008da2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	e0e1      	b.n	8008f66 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2221      	movs	r2, #33	@ 0x21
 8008da6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2210      	movs	r2, #16
 8008dae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	2200      	movs	r2, #0
 8008db6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	893a      	ldrh	r2, [r7, #8]
 8008dc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008dce:	b29b      	uxth	r3, r3
 8008dd0:	2bff      	cmp	r3, #255	@ 0xff
 8008dd2:	d906      	bls.n	8008de2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	22ff      	movs	r2, #255	@ 0xff
 8008dd8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008dda:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008dde:	617b      	str	r3, [r7, #20]
 8008de0:	e007      	b.n	8008df2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008de6:	b29a      	uxth	r2, r3
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008dec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008df0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d024      	beq.n	8008e44 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dfe:	781a      	ldrb	r2, [r3, #0]
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e0a:	1c5a      	adds	r2, r3, #1
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e14:	b29b      	uxth	r3, r3
 8008e16:	3b01      	subs	r3, #1
 8008e18:	b29a      	uxth	r2, r3
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e22:	3b01      	subs	r3, #1
 8008e24:	b29a      	uxth	r2, r3
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	3301      	adds	r3, #1
 8008e32:	b2da      	uxtb	r2, r3
 8008e34:	8979      	ldrh	r1, [r7, #10]
 8008e36:	4b4e      	ldr	r3, [pc, #312]	@ (8008f70 <HAL_I2C_Master_Transmit+0x228>)
 8008e38:	9300      	str	r3, [sp, #0]
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	68f8      	ldr	r0, [r7, #12]
 8008e3e:	f000 fc05 	bl	800964c <I2C_TransferConfig>
 8008e42:	e066      	b.n	8008f12 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e48:	b2da      	uxtb	r2, r3
 8008e4a:	8979      	ldrh	r1, [r7, #10]
 8008e4c:	4b48      	ldr	r3, [pc, #288]	@ (8008f70 <HAL_I2C_Master_Transmit+0x228>)
 8008e4e:	9300      	str	r3, [sp, #0]
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	68f8      	ldr	r0, [r7, #12]
 8008e54:	f000 fbfa 	bl	800964c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008e58:	e05b      	b.n	8008f12 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e5a:	693a      	ldr	r2, [r7, #16]
 8008e5c:	6a39      	ldr	r1, [r7, #32]
 8008e5e:	68f8      	ldr	r0, [r7, #12]
 8008e60:	f000 f9fd 	bl	800925e <I2C_WaitOnTXISFlagUntilTimeout>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d001      	beq.n	8008e6e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	e07b      	b.n	8008f66 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e72:	781a      	ldrb	r2, [r3, #0]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e7e:	1c5a      	adds	r2, r3, #1
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	3b01      	subs	r3, #1
 8008e8c:	b29a      	uxth	r2, r3
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e96:	3b01      	subs	r3, #1
 8008e98:	b29a      	uxth	r2, r3
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ea2:	b29b      	uxth	r3, r3
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d034      	beq.n	8008f12 <HAL_I2C_Master_Transmit+0x1ca>
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d130      	bne.n	8008f12 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	9300      	str	r3, [sp, #0]
 8008eb4:	6a3b      	ldr	r3, [r7, #32]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	2180      	movs	r1, #128	@ 0x80
 8008eba:	68f8      	ldr	r0, [r7, #12]
 8008ebc:	f000 f976 	bl	80091ac <I2C_WaitOnFlagUntilTimeout>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d001      	beq.n	8008eca <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e04d      	b.n	8008f66 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	2bff      	cmp	r3, #255	@ 0xff
 8008ed2:	d90e      	bls.n	8008ef2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	22ff      	movs	r2, #255	@ 0xff
 8008ed8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ede:	b2da      	uxtb	r2, r3
 8008ee0:	8979      	ldrh	r1, [r7, #10]
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	9300      	str	r3, [sp, #0]
 8008ee6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008eea:	68f8      	ldr	r0, [r7, #12]
 8008eec:	f000 fbae 	bl	800964c <I2C_TransferConfig>
 8008ef0:	e00f      	b.n	8008f12 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ef6:	b29a      	uxth	r2, r3
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008f00:	b2da      	uxtb	r2, r3
 8008f02:	8979      	ldrh	r1, [r7, #10]
 8008f04:	2300      	movs	r3, #0
 8008f06:	9300      	str	r3, [sp, #0]
 8008f08:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008f0c:	68f8      	ldr	r0, [r7, #12]
 8008f0e:	f000 fb9d 	bl	800964c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d19e      	bne.n	8008e5a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f1c:	693a      	ldr	r2, [r7, #16]
 8008f1e:	6a39      	ldr	r1, [r7, #32]
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f000 f9e3 	bl	80092ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d001      	beq.n	8008f30 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	e01a      	b.n	8008f66 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2220      	movs	r2, #32
 8008f36:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	6859      	ldr	r1, [r3, #4]
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	4b0c      	ldr	r3, [pc, #48]	@ (8008f74 <HAL_I2C_Master_Transmit+0x22c>)
 8008f44:	400b      	ands	r3, r1
 8008f46:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2220      	movs	r2, #32
 8008f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2200      	movs	r2, #0
 8008f54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008f60:	2300      	movs	r3, #0
 8008f62:	e000      	b.n	8008f66 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8008f64:	2302      	movs	r3, #2
  }
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3718      	adds	r7, #24
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	80002000 	.word	0x80002000
 8008f74:	fe00e800 	.word	0xfe00e800

08008f78 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b088      	sub	sp, #32
 8008f7c:	af02      	add	r7, sp, #8
 8008f7e:	60f8      	str	r0, [r7, #12]
 8008f80:	607a      	str	r2, [r7, #4]
 8008f82:	461a      	mov	r2, r3
 8008f84:	460b      	mov	r3, r1
 8008f86:	817b      	strh	r3, [r7, #10]
 8008f88:	4613      	mov	r3, r2
 8008f8a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	2b20      	cmp	r3, #32
 8008f96:	f040 80db 	bne.w	8009150 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d101      	bne.n	8008fa8 <HAL_I2C_Master_Receive+0x30>
 8008fa4:	2302      	movs	r3, #2
 8008fa6:	e0d4      	b.n	8009152 <HAL_I2C_Master_Receive+0x1da>
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2201      	movs	r2, #1
 8008fac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008fb0:	f7fe fd38 	bl	8007a24 <HAL_GetTick>
 8008fb4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	9300      	str	r3, [sp, #0]
 8008fba:	2319      	movs	r3, #25
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008fc2:	68f8      	ldr	r0, [r7, #12]
 8008fc4:	f000 f8f2 	bl	80091ac <I2C_WaitOnFlagUntilTimeout>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d001      	beq.n	8008fd2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8008fce:	2301      	movs	r3, #1
 8008fd0:	e0bf      	b.n	8009152 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2222      	movs	r2, #34	@ 0x22
 8008fd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2210      	movs	r2, #16
 8008fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	687a      	ldr	r2, [r7, #4]
 8008fec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	893a      	ldrh	r2, [r7, #8]
 8008ff2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	2bff      	cmp	r3, #255	@ 0xff
 8009002:	d90e      	bls.n	8009022 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	22ff      	movs	r2, #255	@ 0xff
 8009008:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800900e:	b2da      	uxtb	r2, r3
 8009010:	8979      	ldrh	r1, [r7, #10]
 8009012:	4b52      	ldr	r3, [pc, #328]	@ (800915c <HAL_I2C_Master_Receive+0x1e4>)
 8009014:	9300      	str	r3, [sp, #0]
 8009016:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	f000 fb16 	bl	800964c <I2C_TransferConfig>
 8009020:	e06d      	b.n	80090fe <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009026:	b29a      	uxth	r2, r3
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009030:	b2da      	uxtb	r2, r3
 8009032:	8979      	ldrh	r1, [r7, #10]
 8009034:	4b49      	ldr	r3, [pc, #292]	@ (800915c <HAL_I2C_Master_Receive+0x1e4>)
 8009036:	9300      	str	r3, [sp, #0]
 8009038:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800903c:	68f8      	ldr	r0, [r7, #12]
 800903e:	f000 fb05 	bl	800964c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8009042:	e05c      	b.n	80090fe <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009044:	697a      	ldr	r2, [r7, #20]
 8009046:	6a39      	ldr	r1, [r7, #32]
 8009048:	68f8      	ldr	r0, [r7, #12]
 800904a:	f000 f993 	bl	8009374 <I2C_WaitOnRXNEFlagUntilTimeout>
 800904e:	4603      	mov	r3, r0
 8009050:	2b00      	cmp	r3, #0
 8009052:	d001      	beq.n	8009058 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8009054:	2301      	movs	r3, #1
 8009056:	e07c      	b.n	8009152 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009062:	b2d2      	uxtb	r2, r2
 8009064:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800906a:	1c5a      	adds	r2, r3, #1
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009074:	3b01      	subs	r3, #1
 8009076:	b29a      	uxth	r2, r3
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009080:	b29b      	uxth	r3, r3
 8009082:	3b01      	subs	r3, #1
 8009084:	b29a      	uxth	r2, r3
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800908e:	b29b      	uxth	r3, r3
 8009090:	2b00      	cmp	r3, #0
 8009092:	d034      	beq.n	80090fe <HAL_I2C_Master_Receive+0x186>
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009098:	2b00      	cmp	r3, #0
 800909a:	d130      	bne.n	80090fe <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	9300      	str	r3, [sp, #0]
 80090a0:	6a3b      	ldr	r3, [r7, #32]
 80090a2:	2200      	movs	r2, #0
 80090a4:	2180      	movs	r1, #128	@ 0x80
 80090a6:	68f8      	ldr	r0, [r7, #12]
 80090a8:	f000 f880 	bl	80091ac <I2C_WaitOnFlagUntilTimeout>
 80090ac:	4603      	mov	r3, r0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d001      	beq.n	80090b6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80090b2:	2301      	movs	r3, #1
 80090b4:	e04d      	b.n	8009152 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090ba:	b29b      	uxth	r3, r3
 80090bc:	2bff      	cmp	r3, #255	@ 0xff
 80090be:	d90e      	bls.n	80090de <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	22ff      	movs	r2, #255	@ 0xff
 80090c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090ca:	b2da      	uxtb	r2, r3
 80090cc:	8979      	ldrh	r1, [r7, #10]
 80090ce:	2300      	movs	r3, #0
 80090d0:	9300      	str	r3, [sp, #0]
 80090d2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80090d6:	68f8      	ldr	r0, [r7, #12]
 80090d8:	f000 fab8 	bl	800964c <I2C_TransferConfig>
 80090dc:	e00f      	b.n	80090fe <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090e2:	b29a      	uxth	r2, r3
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090ec:	b2da      	uxtb	r2, r3
 80090ee:	8979      	ldrh	r1, [r7, #10]
 80090f0:	2300      	movs	r3, #0
 80090f2:	9300      	str	r3, [sp, #0]
 80090f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80090f8:	68f8      	ldr	r0, [r7, #12]
 80090fa:	f000 faa7 	bl	800964c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009102:	b29b      	uxth	r3, r3
 8009104:	2b00      	cmp	r3, #0
 8009106:	d19d      	bne.n	8009044 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009108:	697a      	ldr	r2, [r7, #20]
 800910a:	6a39      	ldr	r1, [r7, #32]
 800910c:	68f8      	ldr	r0, [r7, #12]
 800910e:	f000 f8ed 	bl	80092ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d001      	beq.n	800911c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8009118:	2301      	movs	r3, #1
 800911a:	e01a      	b.n	8009152 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	2220      	movs	r2, #32
 8009122:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	6859      	ldr	r1, [r3, #4]
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	4b0c      	ldr	r3, [pc, #48]	@ (8009160 <HAL_I2C_Master_Receive+0x1e8>)
 8009130:	400b      	ands	r3, r1
 8009132:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	2220      	movs	r2, #32
 8009138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2200      	movs	r2, #0
 8009140:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	2200      	movs	r2, #0
 8009148:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800914c:	2300      	movs	r3, #0
 800914e:	e000      	b.n	8009152 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8009150:	2302      	movs	r3, #2
  }
}
 8009152:	4618      	mov	r0, r3
 8009154:	3718      	adds	r7, #24
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	80002400 	.word	0x80002400
 8009160:	fe00e800 	.word	0xfe00e800

08009164 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009164:	b480      	push	{r7}
 8009166:	b083      	sub	sp, #12
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	699b      	ldr	r3, [r3, #24]
 8009172:	f003 0302 	and.w	r3, r3, #2
 8009176:	2b02      	cmp	r3, #2
 8009178:	d103      	bne.n	8009182 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2200      	movs	r2, #0
 8009180:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	699b      	ldr	r3, [r3, #24]
 8009188:	f003 0301 	and.w	r3, r3, #1
 800918c:	2b01      	cmp	r3, #1
 800918e:	d007      	beq.n	80091a0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	699a      	ldr	r2, [r3, #24]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f042 0201 	orr.w	r2, r2, #1
 800919e:	619a      	str	r2, [r3, #24]
  }
}
 80091a0:	bf00      	nop
 80091a2:	370c      	adds	r7, #12
 80091a4:	46bd      	mov	sp, r7
 80091a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091aa:	4770      	bx	lr

080091ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	603b      	str	r3, [r7, #0]
 80091b8:	4613      	mov	r3, r2
 80091ba:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80091bc:	e03b      	b.n	8009236 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80091be:	69ba      	ldr	r2, [r7, #24]
 80091c0:	6839      	ldr	r1, [r7, #0]
 80091c2:	68f8      	ldr	r0, [r7, #12]
 80091c4:	f000 f962 	bl	800948c <I2C_IsErrorOccurred>
 80091c8:	4603      	mov	r3, r0
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d001      	beq.n	80091d2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80091ce:	2301      	movs	r3, #1
 80091d0:	e041      	b.n	8009256 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091d8:	d02d      	beq.n	8009236 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091da:	f7fe fc23 	bl	8007a24 <HAL_GetTick>
 80091de:	4602      	mov	r2, r0
 80091e0:	69bb      	ldr	r3, [r7, #24]
 80091e2:	1ad3      	subs	r3, r2, r3
 80091e4:	683a      	ldr	r2, [r7, #0]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d302      	bcc.n	80091f0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d122      	bne.n	8009236 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	699a      	ldr	r2, [r3, #24]
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	4013      	ands	r3, r2
 80091fa:	68ba      	ldr	r2, [r7, #8]
 80091fc:	429a      	cmp	r2, r3
 80091fe:	bf0c      	ite	eq
 8009200:	2301      	moveq	r3, #1
 8009202:	2300      	movne	r3, #0
 8009204:	b2db      	uxtb	r3, r3
 8009206:	461a      	mov	r2, r3
 8009208:	79fb      	ldrb	r3, [r7, #7]
 800920a:	429a      	cmp	r2, r3
 800920c:	d113      	bne.n	8009236 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009212:	f043 0220 	orr.w	r2, r3, #32
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2220      	movs	r2, #32
 800921e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	2200      	movs	r2, #0
 8009226:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2200      	movs	r2, #0
 800922e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009232:	2301      	movs	r3, #1
 8009234:	e00f      	b.n	8009256 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	699a      	ldr	r2, [r3, #24]
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	4013      	ands	r3, r2
 8009240:	68ba      	ldr	r2, [r7, #8]
 8009242:	429a      	cmp	r2, r3
 8009244:	bf0c      	ite	eq
 8009246:	2301      	moveq	r3, #1
 8009248:	2300      	movne	r3, #0
 800924a:	b2db      	uxtb	r3, r3
 800924c:	461a      	mov	r2, r3
 800924e:	79fb      	ldrb	r3, [r7, #7]
 8009250:	429a      	cmp	r2, r3
 8009252:	d0b4      	beq.n	80091be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009254:	2300      	movs	r3, #0
}
 8009256:	4618      	mov	r0, r3
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}

0800925e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800925e:	b580      	push	{r7, lr}
 8009260:	b084      	sub	sp, #16
 8009262:	af00      	add	r7, sp, #0
 8009264:	60f8      	str	r0, [r7, #12]
 8009266:	60b9      	str	r1, [r7, #8]
 8009268:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800926a:	e033      	b.n	80092d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	68b9      	ldr	r1, [r7, #8]
 8009270:	68f8      	ldr	r0, [r7, #12]
 8009272:	f000 f90b 	bl	800948c <I2C_IsErrorOccurred>
 8009276:	4603      	mov	r3, r0
 8009278:	2b00      	cmp	r3, #0
 800927a:	d001      	beq.n	8009280 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800927c:	2301      	movs	r3, #1
 800927e:	e031      	b.n	80092e4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009286:	d025      	beq.n	80092d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009288:	f7fe fbcc 	bl	8007a24 <HAL_GetTick>
 800928c:	4602      	mov	r2, r0
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	1ad3      	subs	r3, r2, r3
 8009292:	68ba      	ldr	r2, [r7, #8]
 8009294:	429a      	cmp	r2, r3
 8009296:	d302      	bcc.n	800929e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d11a      	bne.n	80092d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	699b      	ldr	r3, [r3, #24]
 80092a4:	f003 0302 	and.w	r3, r3, #2
 80092a8:	2b02      	cmp	r3, #2
 80092aa:	d013      	beq.n	80092d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092b0:	f043 0220 	orr.w	r2, r3, #32
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2220      	movs	r2, #32
 80092bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2200      	movs	r2, #0
 80092c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2200      	movs	r2, #0
 80092cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80092d0:	2301      	movs	r3, #1
 80092d2:	e007      	b.n	80092e4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	699b      	ldr	r3, [r3, #24]
 80092da:	f003 0302 	and.w	r3, r3, #2
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d1c4      	bne.n	800926c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80092e2:	2300      	movs	r3, #0
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	3710      	adds	r7, #16
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b084      	sub	sp, #16
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	60b9      	str	r1, [r7, #8]
 80092f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80092f8:	e02f      	b.n	800935a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	68b9      	ldr	r1, [r7, #8]
 80092fe:	68f8      	ldr	r0, [r7, #12]
 8009300:	f000 f8c4 	bl	800948c <I2C_IsErrorOccurred>
 8009304:	4603      	mov	r3, r0
 8009306:	2b00      	cmp	r3, #0
 8009308:	d001      	beq.n	800930e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	e02d      	b.n	800936a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800930e:	f7fe fb89 	bl	8007a24 <HAL_GetTick>
 8009312:	4602      	mov	r2, r0
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	1ad3      	subs	r3, r2, r3
 8009318:	68ba      	ldr	r2, [r7, #8]
 800931a:	429a      	cmp	r2, r3
 800931c:	d302      	bcc.n	8009324 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d11a      	bne.n	800935a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	699b      	ldr	r3, [r3, #24]
 800932a:	f003 0320 	and.w	r3, r3, #32
 800932e:	2b20      	cmp	r3, #32
 8009330:	d013      	beq.n	800935a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009336:	f043 0220 	orr.w	r2, r3, #32
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2220      	movs	r2, #32
 8009342:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2200      	movs	r2, #0
 800934a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2200      	movs	r2, #0
 8009352:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	e007      	b.n	800936a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	699b      	ldr	r3, [r3, #24]
 8009360:	f003 0320 	and.w	r3, r3, #32
 8009364:	2b20      	cmp	r3, #32
 8009366:	d1c8      	bne.n	80092fa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009368:	2300      	movs	r3, #0
}
 800936a:	4618      	mov	r0, r3
 800936c:	3710      	adds	r7, #16
 800936e:	46bd      	mov	sp, r7
 8009370:	bd80      	pop	{r7, pc}
	...

08009374 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b086      	sub	sp, #24
 8009378:	af00      	add	r7, sp, #0
 800937a:	60f8      	str	r0, [r7, #12]
 800937c:	60b9      	str	r1, [r7, #8]
 800937e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009380:	2300      	movs	r3, #0
 8009382:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009384:	e071      	b.n	800946a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	68b9      	ldr	r1, [r7, #8]
 800938a:	68f8      	ldr	r0, [r7, #12]
 800938c:	f000 f87e 	bl	800948c <I2C_IsErrorOccurred>
 8009390:	4603      	mov	r3, r0
 8009392:	2b00      	cmp	r3, #0
 8009394:	d001      	beq.n	800939a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	699b      	ldr	r3, [r3, #24]
 80093a0:	f003 0320 	and.w	r3, r3, #32
 80093a4:	2b20      	cmp	r3, #32
 80093a6:	d13b      	bne.n	8009420 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80093a8:	7dfb      	ldrb	r3, [r7, #23]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d138      	bne.n	8009420 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	699b      	ldr	r3, [r3, #24]
 80093b4:	f003 0304 	and.w	r3, r3, #4
 80093b8:	2b04      	cmp	r3, #4
 80093ba:	d105      	bne.n	80093c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d001      	beq.n	80093c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80093c4:	2300      	movs	r3, #0
 80093c6:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	699b      	ldr	r3, [r3, #24]
 80093ce:	f003 0310 	and.w	r3, r3, #16
 80093d2:	2b10      	cmp	r3, #16
 80093d4:	d121      	bne.n	800941a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	2210      	movs	r2, #16
 80093dc:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2204      	movs	r2, #4
 80093e2:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	2220      	movs	r2, #32
 80093ea:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	6859      	ldr	r1, [r3, #4]
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681a      	ldr	r2, [r3, #0]
 80093f6:	4b24      	ldr	r3, [pc, #144]	@ (8009488 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80093f8:	400b      	ands	r3, r1
 80093fa:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2220      	movs	r2, #32
 8009400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	2200      	movs	r2, #0
 8009410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8009414:	2301      	movs	r3, #1
 8009416:	75fb      	strb	r3, [r7, #23]
 8009418:	e002      	b.n	8009420 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	2200      	movs	r2, #0
 800941e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009420:	f7fe fb00 	bl	8007a24 <HAL_GetTick>
 8009424:	4602      	mov	r2, r0
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	1ad3      	subs	r3, r2, r3
 800942a:	68ba      	ldr	r2, [r7, #8]
 800942c:	429a      	cmp	r2, r3
 800942e:	d302      	bcc.n	8009436 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d119      	bne.n	800946a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8009436:	7dfb      	ldrb	r3, [r7, #23]
 8009438:	2b00      	cmp	r3, #0
 800943a:	d116      	bne.n	800946a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	699b      	ldr	r3, [r3, #24]
 8009442:	f003 0304 	and.w	r3, r3, #4
 8009446:	2b04      	cmp	r3, #4
 8009448:	d00f      	beq.n	800946a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800944e:	f043 0220 	orr.w	r2, r3, #32
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2220      	movs	r2, #32
 800945a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2200      	movs	r2, #0
 8009462:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8009466:	2301      	movs	r3, #1
 8009468:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	699b      	ldr	r3, [r3, #24]
 8009470:	f003 0304 	and.w	r3, r3, #4
 8009474:	2b04      	cmp	r3, #4
 8009476:	d002      	beq.n	800947e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009478:	7dfb      	ldrb	r3, [r7, #23]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d083      	beq.n	8009386 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800947e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009480:	4618      	mov	r0, r3
 8009482:	3718      	adds	r7, #24
 8009484:	46bd      	mov	sp, r7
 8009486:	bd80      	pop	{r7, pc}
 8009488:	fe00e800 	.word	0xfe00e800

0800948c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b08a      	sub	sp, #40	@ 0x28
 8009490:	af00      	add	r7, sp, #0
 8009492:	60f8      	str	r0, [r7, #12]
 8009494:	60b9      	str	r1, [r7, #8]
 8009496:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009498:	2300      	movs	r3, #0
 800949a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	699b      	ldr	r3, [r3, #24]
 80094a4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80094a6:	2300      	movs	r3, #0
 80094a8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80094ae:	69bb      	ldr	r3, [r7, #24]
 80094b0:	f003 0310 	and.w	r3, r3, #16
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d068      	beq.n	800958a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	2210      	movs	r2, #16
 80094be:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80094c0:	e049      	b.n	8009556 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094c8:	d045      	beq.n	8009556 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80094ca:	f7fe faab 	bl	8007a24 <HAL_GetTick>
 80094ce:	4602      	mov	r2, r0
 80094d0:	69fb      	ldr	r3, [r7, #28]
 80094d2:	1ad3      	subs	r3, r2, r3
 80094d4:	68ba      	ldr	r2, [r7, #8]
 80094d6:	429a      	cmp	r2, r3
 80094d8:	d302      	bcc.n	80094e0 <I2C_IsErrorOccurred+0x54>
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d13a      	bne.n	8009556 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80094ea:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80094f2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	699b      	ldr	r3, [r3, #24]
 80094fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80094fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009502:	d121      	bne.n	8009548 <I2C_IsErrorOccurred+0xbc>
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800950a:	d01d      	beq.n	8009548 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800950c:	7cfb      	ldrb	r3, [r7, #19]
 800950e:	2b20      	cmp	r3, #32
 8009510:	d01a      	beq.n	8009548 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	685a      	ldr	r2, [r3, #4]
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009520:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009522:	f7fe fa7f 	bl	8007a24 <HAL_GetTick>
 8009526:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009528:	e00e      	b.n	8009548 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800952a:	f7fe fa7b 	bl	8007a24 <HAL_GetTick>
 800952e:	4602      	mov	r2, r0
 8009530:	69fb      	ldr	r3, [r7, #28]
 8009532:	1ad3      	subs	r3, r2, r3
 8009534:	2b19      	cmp	r3, #25
 8009536:	d907      	bls.n	8009548 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009538:	6a3b      	ldr	r3, [r7, #32]
 800953a:	f043 0320 	orr.w	r3, r3, #32
 800953e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009540:	2301      	movs	r3, #1
 8009542:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009546:	e006      	b.n	8009556 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	699b      	ldr	r3, [r3, #24]
 800954e:	f003 0320 	and.w	r3, r3, #32
 8009552:	2b20      	cmp	r3, #32
 8009554:	d1e9      	bne.n	800952a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	699b      	ldr	r3, [r3, #24]
 800955c:	f003 0320 	and.w	r3, r3, #32
 8009560:	2b20      	cmp	r3, #32
 8009562:	d003      	beq.n	800956c <I2C_IsErrorOccurred+0xe0>
 8009564:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009568:	2b00      	cmp	r3, #0
 800956a:	d0aa      	beq.n	80094c2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800956c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009570:	2b00      	cmp	r3, #0
 8009572:	d103      	bne.n	800957c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	2220      	movs	r2, #32
 800957a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800957c:	6a3b      	ldr	r3, [r7, #32]
 800957e:	f043 0304 	orr.w	r3, r3, #4
 8009582:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009584:	2301      	movs	r3, #1
 8009586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	699b      	ldr	r3, [r3, #24]
 8009590:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009598:	2b00      	cmp	r3, #0
 800959a:	d00b      	beq.n	80095b4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800959c:	6a3b      	ldr	r3, [r7, #32]
 800959e:	f043 0301 	orr.w	r3, r3, #1
 80095a2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80095ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80095ae:	2301      	movs	r3, #1
 80095b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d00b      	beq.n	80095d6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80095be:	6a3b      	ldr	r3, [r7, #32]
 80095c0:	f043 0308 	orr.w	r3, r3, #8
 80095c4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80095ce:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80095d6:	69bb      	ldr	r3, [r7, #24]
 80095d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d00b      	beq.n	80095f8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80095e0:	6a3b      	ldr	r3, [r7, #32]
 80095e2:	f043 0302 	orr.w	r3, r3, #2
 80095e6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80095f2:	2301      	movs	r3, #1
 80095f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80095f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d01c      	beq.n	800963a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009600:	68f8      	ldr	r0, [r7, #12]
 8009602:	f7ff fdaf 	bl	8009164 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	6859      	ldr	r1, [r3, #4]
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	4b0d      	ldr	r3, [pc, #52]	@ (8009648 <I2C_IsErrorOccurred+0x1bc>)
 8009612:	400b      	ands	r3, r1
 8009614:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800961a:	6a3b      	ldr	r3, [r7, #32]
 800961c:	431a      	orrs	r2, r3
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	2220      	movs	r2, #32
 8009626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	2200      	movs	r2, #0
 800962e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	2200      	movs	r2, #0
 8009636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800963a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800963e:	4618      	mov	r0, r3
 8009640:	3728      	adds	r7, #40	@ 0x28
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
 8009646:	bf00      	nop
 8009648:	fe00e800 	.word	0xfe00e800

0800964c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800964c:	b480      	push	{r7}
 800964e:	b087      	sub	sp, #28
 8009650:	af00      	add	r7, sp, #0
 8009652:	60f8      	str	r0, [r7, #12]
 8009654:	607b      	str	r3, [r7, #4]
 8009656:	460b      	mov	r3, r1
 8009658:	817b      	strh	r3, [r7, #10]
 800965a:	4613      	mov	r3, r2
 800965c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800965e:	897b      	ldrh	r3, [r7, #10]
 8009660:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009664:	7a7b      	ldrb	r3, [r7, #9]
 8009666:	041b      	lsls	r3, r3, #16
 8009668:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800966c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009672:	6a3b      	ldr	r3, [r7, #32]
 8009674:	4313      	orrs	r3, r2
 8009676:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800967a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	685a      	ldr	r2, [r3, #4]
 8009682:	6a3b      	ldr	r3, [r7, #32]
 8009684:	0d5b      	lsrs	r3, r3, #21
 8009686:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800968a:	4b08      	ldr	r3, [pc, #32]	@ (80096ac <I2C_TransferConfig+0x60>)
 800968c:	430b      	orrs	r3, r1
 800968e:	43db      	mvns	r3, r3
 8009690:	ea02 0103 	and.w	r1, r2, r3
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	697a      	ldr	r2, [r7, #20]
 800969a:	430a      	orrs	r2, r1
 800969c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800969e:	bf00      	nop
 80096a0:	371c      	adds	r7, #28
 80096a2:	46bd      	mov	sp, r7
 80096a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a8:	4770      	bx	lr
 80096aa:	bf00      	nop
 80096ac:	03ff63ff 	.word	0x03ff63ff

080096b0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b083      	sub	sp, #12
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	2b20      	cmp	r3, #32
 80096c4:	d138      	bne.n	8009738 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d101      	bne.n	80096d4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80096d0:	2302      	movs	r3, #2
 80096d2:	e032      	b.n	800973a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2201      	movs	r2, #1
 80096d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2224      	movs	r2, #36	@ 0x24
 80096e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f022 0201 	bic.w	r2, r2, #1
 80096f2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	681a      	ldr	r2, [r3, #0]
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009702:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	6819      	ldr	r1, [r3, #0]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	683a      	ldr	r2, [r7, #0]
 8009710:	430a      	orrs	r2, r1
 8009712:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f042 0201 	orr.w	r2, r2, #1
 8009722:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2220      	movs	r2, #32
 8009728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2200      	movs	r2, #0
 8009730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009734:	2300      	movs	r3, #0
 8009736:	e000      	b.n	800973a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009738:	2302      	movs	r3, #2
  }
}
 800973a:	4618      	mov	r0, r3
 800973c:	370c      	adds	r7, #12
 800973e:	46bd      	mov	sp, r7
 8009740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009744:	4770      	bx	lr

08009746 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009746:	b480      	push	{r7}
 8009748:	b085      	sub	sp, #20
 800974a:	af00      	add	r7, sp, #0
 800974c:	6078      	str	r0, [r7, #4]
 800974e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009756:	b2db      	uxtb	r3, r3
 8009758:	2b20      	cmp	r3, #32
 800975a:	d139      	bne.n	80097d0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009762:	2b01      	cmp	r3, #1
 8009764:	d101      	bne.n	800976a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009766:	2302      	movs	r3, #2
 8009768:	e033      	b.n	80097d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2201      	movs	r2, #1
 800976e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2224      	movs	r2, #36	@ 0x24
 8009776:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	681a      	ldr	r2, [r3, #0]
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f022 0201 	bic.w	r2, r2, #1
 8009788:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009798:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	021b      	lsls	r3, r3, #8
 800979e:	68fa      	ldr	r2, [r7, #12]
 80097a0:	4313      	orrs	r3, r2
 80097a2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	68fa      	ldr	r2, [r7, #12]
 80097aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f042 0201 	orr.w	r2, r2, #1
 80097ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2220      	movs	r2, #32
 80097c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2200      	movs	r2, #0
 80097c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80097cc:	2300      	movs	r3, #0
 80097ce:	e000      	b.n	80097d2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80097d0:	2302      	movs	r3, #2
  }
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3714      	adds	r7, #20
 80097d6:	46bd      	mov	sp, r7
 80097d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097dc:	4770      	bx	lr
	...

080097e0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b084      	sub	sp, #16
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80097e8:	4b19      	ldr	r3, [pc, #100]	@ (8009850 <HAL_PWREx_ConfigSupply+0x70>)
 80097ea:	68db      	ldr	r3, [r3, #12]
 80097ec:	f003 0304 	and.w	r3, r3, #4
 80097f0:	2b04      	cmp	r3, #4
 80097f2:	d00a      	beq.n	800980a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80097f4:	4b16      	ldr	r3, [pc, #88]	@ (8009850 <HAL_PWREx_ConfigSupply+0x70>)
 80097f6:	68db      	ldr	r3, [r3, #12]
 80097f8:	f003 0307 	and.w	r3, r3, #7
 80097fc:	687a      	ldr	r2, [r7, #4]
 80097fe:	429a      	cmp	r2, r3
 8009800:	d001      	beq.n	8009806 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009802:	2301      	movs	r3, #1
 8009804:	e01f      	b.n	8009846 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009806:	2300      	movs	r3, #0
 8009808:	e01d      	b.n	8009846 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800980a:	4b11      	ldr	r3, [pc, #68]	@ (8009850 <HAL_PWREx_ConfigSupply+0x70>)
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	f023 0207 	bic.w	r2, r3, #7
 8009812:	490f      	ldr	r1, [pc, #60]	@ (8009850 <HAL_PWREx_ConfigSupply+0x70>)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	4313      	orrs	r3, r2
 8009818:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800981a:	f7fe f903 	bl	8007a24 <HAL_GetTick>
 800981e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009820:	e009      	b.n	8009836 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009822:	f7fe f8ff 	bl	8007a24 <HAL_GetTick>
 8009826:	4602      	mov	r2, r0
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009830:	d901      	bls.n	8009836 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009832:	2301      	movs	r3, #1
 8009834:	e007      	b.n	8009846 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009836:	4b06      	ldr	r3, [pc, #24]	@ (8009850 <HAL_PWREx_ConfigSupply+0x70>)
 8009838:	685b      	ldr	r3, [r3, #4]
 800983a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800983e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009842:	d1ee      	bne.n	8009822 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009844:	2300      	movs	r3, #0
}
 8009846:	4618      	mov	r0, r3
 8009848:	3710      	adds	r7, #16
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}
 800984e:	bf00      	nop
 8009850:	58024800 	.word	0x58024800

08009854 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b08c      	sub	sp, #48	@ 0x30
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d101      	bne.n	8009866 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009862:	2301      	movs	r3, #1
 8009864:	e3c8      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	2b00      	cmp	r3, #0
 8009870:	f000 8087 	beq.w	8009982 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009874:	4b88      	ldr	r3, [pc, #544]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009876:	691b      	ldr	r3, [r3, #16]
 8009878:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800987c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800987e:	4b86      	ldr	r3, [pc, #536]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009882:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009886:	2b10      	cmp	r3, #16
 8009888:	d007      	beq.n	800989a <HAL_RCC_OscConfig+0x46>
 800988a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800988c:	2b18      	cmp	r3, #24
 800988e:	d110      	bne.n	80098b2 <HAL_RCC_OscConfig+0x5e>
 8009890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009892:	f003 0303 	and.w	r3, r3, #3
 8009896:	2b02      	cmp	r3, #2
 8009898:	d10b      	bne.n	80098b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800989a:	4b7f      	ldr	r3, [pc, #508]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d06c      	beq.n	8009980 <HAL_RCC_OscConfig+0x12c>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d168      	bne.n	8009980 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80098ae:	2301      	movs	r3, #1
 80098b0:	e3a2      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	685b      	ldr	r3, [r3, #4]
 80098b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098ba:	d106      	bne.n	80098ca <HAL_RCC_OscConfig+0x76>
 80098bc:	4b76      	ldr	r3, [pc, #472]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a75      	ldr	r2, [pc, #468]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80098c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80098c6:	6013      	str	r3, [r2, #0]
 80098c8:	e02e      	b.n	8009928 <HAL_RCC_OscConfig+0xd4>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d10c      	bne.n	80098ec <HAL_RCC_OscConfig+0x98>
 80098d2:	4b71      	ldr	r3, [pc, #452]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	4a70      	ldr	r2, [pc, #448]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80098d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80098dc:	6013      	str	r3, [r2, #0]
 80098de:	4b6e      	ldr	r3, [pc, #440]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4a6d      	ldr	r2, [pc, #436]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80098e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80098e8:	6013      	str	r3, [r2, #0]
 80098ea:	e01d      	b.n	8009928 <HAL_RCC_OscConfig+0xd4>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80098f4:	d10c      	bne.n	8009910 <HAL_RCC_OscConfig+0xbc>
 80098f6:	4b68      	ldr	r3, [pc, #416]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4a67      	ldr	r2, [pc, #412]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80098fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009900:	6013      	str	r3, [r2, #0]
 8009902:	4b65      	ldr	r3, [pc, #404]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	4a64      	ldr	r2, [pc, #400]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800990c:	6013      	str	r3, [r2, #0]
 800990e:	e00b      	b.n	8009928 <HAL_RCC_OscConfig+0xd4>
 8009910:	4b61      	ldr	r3, [pc, #388]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	4a60      	ldr	r2, [pc, #384]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800991a:	6013      	str	r3, [r2, #0]
 800991c:	4b5e      	ldr	r3, [pc, #376]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4a5d      	ldr	r2, [pc, #372]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009926:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d013      	beq.n	8009958 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009930:	f7fe f878 	bl	8007a24 <HAL_GetTick>
 8009934:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009936:	e008      	b.n	800994a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009938:	f7fe f874 	bl	8007a24 <HAL_GetTick>
 800993c:	4602      	mov	r2, r0
 800993e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009940:	1ad3      	subs	r3, r2, r3
 8009942:	2b64      	cmp	r3, #100	@ 0x64
 8009944:	d901      	bls.n	800994a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009946:	2303      	movs	r3, #3
 8009948:	e356      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800994a:	4b53      	ldr	r3, [pc, #332]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009952:	2b00      	cmp	r3, #0
 8009954:	d0f0      	beq.n	8009938 <HAL_RCC_OscConfig+0xe4>
 8009956:	e014      	b.n	8009982 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009958:	f7fe f864 	bl	8007a24 <HAL_GetTick>
 800995c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800995e:	e008      	b.n	8009972 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009960:	f7fe f860 	bl	8007a24 <HAL_GetTick>
 8009964:	4602      	mov	r2, r0
 8009966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009968:	1ad3      	subs	r3, r2, r3
 800996a:	2b64      	cmp	r3, #100	@ 0x64
 800996c:	d901      	bls.n	8009972 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800996e:	2303      	movs	r3, #3
 8009970:	e342      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009972:	4b49      	ldr	r3, [pc, #292]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800997a:	2b00      	cmp	r3, #0
 800997c:	d1f0      	bne.n	8009960 <HAL_RCC_OscConfig+0x10c>
 800997e:	e000      	b.n	8009982 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009980:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f003 0302 	and.w	r3, r3, #2
 800998a:	2b00      	cmp	r3, #0
 800998c:	f000 808c 	beq.w	8009aa8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009990:	4b41      	ldr	r3, [pc, #260]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009992:	691b      	ldr	r3, [r3, #16]
 8009994:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009998:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800999a:	4b3f      	ldr	r3, [pc, #252]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 800999c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800999e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80099a0:	6a3b      	ldr	r3, [r7, #32]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d007      	beq.n	80099b6 <HAL_RCC_OscConfig+0x162>
 80099a6:	6a3b      	ldr	r3, [r7, #32]
 80099a8:	2b18      	cmp	r3, #24
 80099aa:	d137      	bne.n	8009a1c <HAL_RCC_OscConfig+0x1c8>
 80099ac:	69fb      	ldr	r3, [r7, #28]
 80099ae:	f003 0303 	and.w	r3, r3, #3
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d132      	bne.n	8009a1c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80099b6:	4b38      	ldr	r3, [pc, #224]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f003 0304 	and.w	r3, r3, #4
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d005      	beq.n	80099ce <HAL_RCC_OscConfig+0x17a>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	68db      	ldr	r3, [r3, #12]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d101      	bne.n	80099ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80099ca:	2301      	movs	r3, #1
 80099cc:	e314      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80099ce:	4b32      	ldr	r3, [pc, #200]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f023 0219 	bic.w	r2, r3, #25
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	68db      	ldr	r3, [r3, #12]
 80099da:	492f      	ldr	r1, [pc, #188]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80099dc:	4313      	orrs	r3, r2
 80099de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099e0:	f7fe f820 	bl	8007a24 <HAL_GetTick>
 80099e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80099e6:	e008      	b.n	80099fa <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80099e8:	f7fe f81c 	bl	8007a24 <HAL_GetTick>
 80099ec:	4602      	mov	r2, r0
 80099ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f0:	1ad3      	subs	r3, r2, r3
 80099f2:	2b02      	cmp	r3, #2
 80099f4:	d901      	bls.n	80099fa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80099f6:	2303      	movs	r3, #3
 80099f8:	e2fe      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80099fa:	4b27      	ldr	r3, [pc, #156]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	f003 0304 	and.w	r3, r3, #4
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d0f0      	beq.n	80099e8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a06:	4b24      	ldr	r3, [pc, #144]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009a08:	685b      	ldr	r3, [r3, #4]
 8009a0a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	691b      	ldr	r3, [r3, #16]
 8009a12:	061b      	lsls	r3, r3, #24
 8009a14:	4920      	ldr	r1, [pc, #128]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009a16:	4313      	orrs	r3, r2
 8009a18:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a1a:	e045      	b.n	8009aa8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	68db      	ldr	r3, [r3, #12]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d026      	beq.n	8009a72 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009a24:	4b1c      	ldr	r3, [pc, #112]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f023 0219 	bic.w	r2, r3, #25
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	68db      	ldr	r3, [r3, #12]
 8009a30:	4919      	ldr	r1, [pc, #100]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009a32:	4313      	orrs	r3, r2
 8009a34:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a36:	f7fd fff5 	bl	8007a24 <HAL_GetTick>
 8009a3a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a3c:	e008      	b.n	8009a50 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a3e:	f7fd fff1 	bl	8007a24 <HAL_GetTick>
 8009a42:	4602      	mov	r2, r0
 8009a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a46:	1ad3      	subs	r3, r2, r3
 8009a48:	2b02      	cmp	r3, #2
 8009a4a:	d901      	bls.n	8009a50 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009a4c:	2303      	movs	r3, #3
 8009a4e:	e2d3      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a50:	4b11      	ldr	r3, [pc, #68]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f003 0304 	and.w	r3, r3, #4
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d0f0      	beq.n	8009a3e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	061b      	lsls	r3, r3, #24
 8009a6a:	490b      	ldr	r1, [pc, #44]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009a6c:	4313      	orrs	r3, r2
 8009a6e:	604b      	str	r3, [r1, #4]
 8009a70:	e01a      	b.n	8009aa8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a72:	4b09      	ldr	r3, [pc, #36]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	4a08      	ldr	r2, [pc, #32]	@ (8009a98 <HAL_RCC_OscConfig+0x244>)
 8009a78:	f023 0301 	bic.w	r3, r3, #1
 8009a7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a7e:	f7fd ffd1 	bl	8007a24 <HAL_GetTick>
 8009a82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009a84:	e00a      	b.n	8009a9c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a86:	f7fd ffcd 	bl	8007a24 <HAL_GetTick>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8e:	1ad3      	subs	r3, r2, r3
 8009a90:	2b02      	cmp	r3, #2
 8009a92:	d903      	bls.n	8009a9c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009a94:	2303      	movs	r3, #3
 8009a96:	e2af      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
 8009a98:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009a9c:	4b96      	ldr	r3, [pc, #600]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f003 0304 	and.w	r3, r3, #4
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d1ee      	bne.n	8009a86 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f003 0310 	and.w	r3, r3, #16
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d06a      	beq.n	8009b8a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ab4:	4b90      	ldr	r3, [pc, #576]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009ab6:	691b      	ldr	r3, [r3, #16]
 8009ab8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009abc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009abe:	4b8e      	ldr	r3, [pc, #568]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009ac4:	69bb      	ldr	r3, [r7, #24]
 8009ac6:	2b08      	cmp	r3, #8
 8009ac8:	d007      	beq.n	8009ada <HAL_RCC_OscConfig+0x286>
 8009aca:	69bb      	ldr	r3, [r7, #24]
 8009acc:	2b18      	cmp	r3, #24
 8009ace:	d11b      	bne.n	8009b08 <HAL_RCC_OscConfig+0x2b4>
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	f003 0303 	and.w	r3, r3, #3
 8009ad6:	2b01      	cmp	r3, #1
 8009ad8:	d116      	bne.n	8009b08 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009ada:	4b87      	ldr	r3, [pc, #540]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d005      	beq.n	8009af2 <HAL_RCC_OscConfig+0x29e>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	69db      	ldr	r3, [r3, #28]
 8009aea:	2b80      	cmp	r3, #128	@ 0x80
 8009aec:	d001      	beq.n	8009af2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	e282      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009af2:	4b81      	ldr	r3, [pc, #516]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009af4:	68db      	ldr	r3, [r3, #12]
 8009af6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6a1b      	ldr	r3, [r3, #32]
 8009afe:	061b      	lsls	r3, r3, #24
 8009b00:	497d      	ldr	r1, [pc, #500]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009b02:	4313      	orrs	r3, r2
 8009b04:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009b06:	e040      	b.n	8009b8a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	69db      	ldr	r3, [r3, #28]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d023      	beq.n	8009b58 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009b10:	4b79      	ldr	r3, [pc, #484]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	4a78      	ldr	r2, [pc, #480]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009b16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b1c:	f7fd ff82 	bl	8007a24 <HAL_GetTick>
 8009b20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b22:	e008      	b.n	8009b36 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009b24:	f7fd ff7e 	bl	8007a24 <HAL_GetTick>
 8009b28:	4602      	mov	r2, r0
 8009b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b2c:	1ad3      	subs	r3, r2, r3
 8009b2e:	2b02      	cmp	r3, #2
 8009b30:	d901      	bls.n	8009b36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009b32:	2303      	movs	r3, #3
 8009b34:	e260      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b36:	4b70      	ldr	r3, [pc, #448]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d0f0      	beq.n	8009b24 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009b42:	4b6d      	ldr	r3, [pc, #436]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009b44:	68db      	ldr	r3, [r3, #12]
 8009b46:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6a1b      	ldr	r3, [r3, #32]
 8009b4e:	061b      	lsls	r3, r3, #24
 8009b50:	4969      	ldr	r1, [pc, #420]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009b52:	4313      	orrs	r3, r2
 8009b54:	60cb      	str	r3, [r1, #12]
 8009b56:	e018      	b.n	8009b8a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009b58:	4b67      	ldr	r3, [pc, #412]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4a66      	ldr	r2, [pc, #408]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009b5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b64:	f7fd ff5e 	bl	8007a24 <HAL_GetTick>
 8009b68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009b6a:	e008      	b.n	8009b7e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009b6c:	f7fd ff5a 	bl	8007a24 <HAL_GetTick>
 8009b70:	4602      	mov	r2, r0
 8009b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b74:	1ad3      	subs	r3, r2, r3
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	d901      	bls.n	8009b7e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8009b7a:	2303      	movs	r3, #3
 8009b7c:	e23c      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009b7e:	4b5e      	ldr	r3, [pc, #376]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d1f0      	bne.n	8009b6c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f003 0308 	and.w	r3, r3, #8
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d036      	beq.n	8009c04 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	695b      	ldr	r3, [r3, #20]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d019      	beq.n	8009bd2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b9e:	4b56      	ldr	r3, [pc, #344]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009ba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ba2:	4a55      	ldr	r2, [pc, #340]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009ba4:	f043 0301 	orr.w	r3, r3, #1
 8009ba8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009baa:	f7fd ff3b 	bl	8007a24 <HAL_GetTick>
 8009bae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009bb0:	e008      	b.n	8009bc4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bb2:	f7fd ff37 	bl	8007a24 <HAL_GetTick>
 8009bb6:	4602      	mov	r2, r0
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bba:	1ad3      	subs	r3, r2, r3
 8009bbc:	2b02      	cmp	r3, #2
 8009bbe:	d901      	bls.n	8009bc4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8009bc0:	2303      	movs	r3, #3
 8009bc2:	e219      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009bc4:	4b4c      	ldr	r3, [pc, #304]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009bc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bc8:	f003 0302 	and.w	r3, r3, #2
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d0f0      	beq.n	8009bb2 <HAL_RCC_OscConfig+0x35e>
 8009bd0:	e018      	b.n	8009c04 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009bd2:	4b49      	ldr	r3, [pc, #292]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bd6:	4a48      	ldr	r2, [pc, #288]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009bd8:	f023 0301 	bic.w	r3, r3, #1
 8009bdc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bde:	f7fd ff21 	bl	8007a24 <HAL_GetTick>
 8009be2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009be4:	e008      	b.n	8009bf8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009be6:	f7fd ff1d 	bl	8007a24 <HAL_GetTick>
 8009bea:	4602      	mov	r2, r0
 8009bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bee:	1ad3      	subs	r3, r2, r3
 8009bf0:	2b02      	cmp	r3, #2
 8009bf2:	d901      	bls.n	8009bf8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8009bf4:	2303      	movs	r3, #3
 8009bf6:	e1ff      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009bf8:	4b3f      	ldr	r3, [pc, #252]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009bfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009bfc:	f003 0302 	and.w	r3, r3, #2
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d1f0      	bne.n	8009be6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f003 0320 	and.w	r3, r3, #32
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d036      	beq.n	8009c7e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	699b      	ldr	r3, [r3, #24]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d019      	beq.n	8009c4c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009c18:	4b37      	ldr	r3, [pc, #220]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	4a36      	ldr	r2, [pc, #216]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009c1e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8009c22:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009c24:	f7fd fefe 	bl	8007a24 <HAL_GetTick>
 8009c28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009c2a:	e008      	b.n	8009c3e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c2c:	f7fd fefa 	bl	8007a24 <HAL_GetTick>
 8009c30:	4602      	mov	r2, r0
 8009c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c34:	1ad3      	subs	r3, r2, r3
 8009c36:	2b02      	cmp	r3, #2
 8009c38:	d901      	bls.n	8009c3e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8009c3a:	2303      	movs	r3, #3
 8009c3c:	e1dc      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009c3e:	4b2e      	ldr	r3, [pc, #184]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d0f0      	beq.n	8009c2c <HAL_RCC_OscConfig+0x3d8>
 8009c4a:	e018      	b.n	8009c7e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009c4c:	4b2a      	ldr	r3, [pc, #168]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a29      	ldr	r2, [pc, #164]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009c52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c56:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009c58:	f7fd fee4 	bl	8007a24 <HAL_GetTick>
 8009c5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009c5e:	e008      	b.n	8009c72 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009c60:	f7fd fee0 	bl	8007a24 <HAL_GetTick>
 8009c64:	4602      	mov	r2, r0
 8009c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c68:	1ad3      	subs	r3, r2, r3
 8009c6a:	2b02      	cmp	r3, #2
 8009c6c:	d901      	bls.n	8009c72 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8009c6e:	2303      	movs	r3, #3
 8009c70:	e1c2      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009c72:	4b21      	ldr	r3, [pc, #132]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d1f0      	bne.n	8009c60 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f003 0304 	and.w	r3, r3, #4
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	f000 8086 	beq.w	8009d98 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8009cfc <HAL_RCC_OscConfig+0x4a8>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	4a1a      	ldr	r2, [pc, #104]	@ (8009cfc <HAL_RCC_OscConfig+0x4a8>)
 8009c92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009c98:	f7fd fec4 	bl	8007a24 <HAL_GetTick>
 8009c9c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009c9e:	e008      	b.n	8009cb2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ca0:	f7fd fec0 	bl	8007a24 <HAL_GetTick>
 8009ca4:	4602      	mov	r2, r0
 8009ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca8:	1ad3      	subs	r3, r2, r3
 8009caa:	2b64      	cmp	r3, #100	@ 0x64
 8009cac:	d901      	bls.n	8009cb2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8009cae:	2303      	movs	r3, #3
 8009cb0:	e1a2      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009cb2:	4b12      	ldr	r3, [pc, #72]	@ (8009cfc <HAL_RCC_OscConfig+0x4a8>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d0f0      	beq.n	8009ca0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	689b      	ldr	r3, [r3, #8]
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d106      	bne.n	8009cd4 <HAL_RCC_OscConfig+0x480>
 8009cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cca:	4a0b      	ldr	r2, [pc, #44]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009ccc:	f043 0301 	orr.w	r3, r3, #1
 8009cd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8009cd2:	e032      	b.n	8009d3a <HAL_RCC_OscConfig+0x4e6>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	689b      	ldr	r3, [r3, #8]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d111      	bne.n	8009d00 <HAL_RCC_OscConfig+0x4ac>
 8009cdc:	4b06      	ldr	r3, [pc, #24]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ce0:	4a05      	ldr	r2, [pc, #20]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009ce2:	f023 0301 	bic.w	r3, r3, #1
 8009ce6:	6713      	str	r3, [r2, #112]	@ 0x70
 8009ce8:	4b03      	ldr	r3, [pc, #12]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009cea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cec:	4a02      	ldr	r2, [pc, #8]	@ (8009cf8 <HAL_RCC_OscConfig+0x4a4>)
 8009cee:	f023 0304 	bic.w	r3, r3, #4
 8009cf2:	6713      	str	r3, [r2, #112]	@ 0x70
 8009cf4:	e021      	b.n	8009d3a <HAL_RCC_OscConfig+0x4e6>
 8009cf6:	bf00      	nop
 8009cf8:	58024400 	.word	0x58024400
 8009cfc:	58024800 	.word	0x58024800
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	689b      	ldr	r3, [r3, #8]
 8009d04:	2b05      	cmp	r3, #5
 8009d06:	d10c      	bne.n	8009d22 <HAL_RCC_OscConfig+0x4ce>
 8009d08:	4b83      	ldr	r3, [pc, #524]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d0c:	4a82      	ldr	r2, [pc, #520]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009d0e:	f043 0304 	orr.w	r3, r3, #4
 8009d12:	6713      	str	r3, [r2, #112]	@ 0x70
 8009d14:	4b80      	ldr	r3, [pc, #512]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009d16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d18:	4a7f      	ldr	r2, [pc, #508]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009d1a:	f043 0301 	orr.w	r3, r3, #1
 8009d1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009d20:	e00b      	b.n	8009d3a <HAL_RCC_OscConfig+0x4e6>
 8009d22:	4b7d      	ldr	r3, [pc, #500]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d26:	4a7c      	ldr	r2, [pc, #496]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009d28:	f023 0301 	bic.w	r3, r3, #1
 8009d2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8009d2e:	4b7a      	ldr	r3, [pc, #488]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d32:	4a79      	ldr	r2, [pc, #484]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009d34:	f023 0304 	bic.w	r3, r3, #4
 8009d38:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	689b      	ldr	r3, [r3, #8]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d015      	beq.n	8009d6e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d42:	f7fd fe6f 	bl	8007a24 <HAL_GetTick>
 8009d46:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d48:	e00a      	b.n	8009d60 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d4a:	f7fd fe6b 	bl	8007a24 <HAL_GetTick>
 8009d4e:	4602      	mov	r2, r0
 8009d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d52:	1ad3      	subs	r3, r2, r3
 8009d54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d901      	bls.n	8009d60 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8009d5c:	2303      	movs	r3, #3
 8009d5e:	e14b      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d60:	4b6d      	ldr	r3, [pc, #436]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009d62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d64:	f003 0302 	and.w	r3, r3, #2
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d0ee      	beq.n	8009d4a <HAL_RCC_OscConfig+0x4f6>
 8009d6c:	e014      	b.n	8009d98 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d6e:	f7fd fe59 	bl	8007a24 <HAL_GetTick>
 8009d72:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009d74:	e00a      	b.n	8009d8c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d76:	f7fd fe55 	bl	8007a24 <HAL_GetTick>
 8009d7a:	4602      	mov	r2, r0
 8009d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d7e:	1ad3      	subs	r3, r2, r3
 8009d80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d901      	bls.n	8009d8c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8009d88:	2303      	movs	r3, #3
 8009d8a:	e135      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009d8c:	4b62      	ldr	r3, [pc, #392]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009d8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d90:	f003 0302 	and.w	r3, r3, #2
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d1ee      	bne.n	8009d76 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	f000 812a 	beq.w	8009ff6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009da2:	4b5d      	ldr	r3, [pc, #372]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009da4:	691b      	ldr	r3, [r3, #16]
 8009da6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009daa:	2b18      	cmp	r3, #24
 8009dac:	f000 80ba 	beq.w	8009f24 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009db4:	2b02      	cmp	r3, #2
 8009db6:	f040 8095 	bne.w	8009ee4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009dba:	4b57      	ldr	r3, [pc, #348]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a56      	ldr	r2, [pc, #344]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009dc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009dc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dc6:	f7fd fe2d 	bl	8007a24 <HAL_GetTick>
 8009dca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009dcc:	e008      	b.n	8009de0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009dce:	f7fd fe29 	bl	8007a24 <HAL_GetTick>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd6:	1ad3      	subs	r3, r2, r3
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d901      	bls.n	8009de0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	e10b      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009de0:	4b4d      	ldr	r3, [pc, #308]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1f0      	bne.n	8009dce <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009dec:	4b4a      	ldr	r3, [pc, #296]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009dee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009df0:	4b4a      	ldr	r3, [pc, #296]	@ (8009f1c <HAL_RCC_OscConfig+0x6c8>)
 8009df2:	4013      	ands	r3, r2
 8009df4:	687a      	ldr	r2, [r7, #4]
 8009df6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009dfc:	0112      	lsls	r2, r2, #4
 8009dfe:	430a      	orrs	r2, r1
 8009e00:	4945      	ldr	r1, [pc, #276]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e02:	4313      	orrs	r3, r2
 8009e04:	628b      	str	r3, [r1, #40]	@ 0x28
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e0a:	3b01      	subs	r3, #1
 8009e0c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009e14:	3b01      	subs	r3, #1
 8009e16:	025b      	lsls	r3, r3, #9
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	431a      	orrs	r2, r3
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e20:	3b01      	subs	r3, #1
 8009e22:	041b      	lsls	r3, r3, #16
 8009e24:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009e28:	431a      	orrs	r2, r3
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e2e:	3b01      	subs	r3, #1
 8009e30:	061b      	lsls	r3, r3, #24
 8009e32:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009e36:	4938      	ldr	r1, [pc, #224]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e38:	4313      	orrs	r3, r2
 8009e3a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009e3c:	4b36      	ldr	r3, [pc, #216]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e40:	4a35      	ldr	r2, [pc, #212]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e42:	f023 0301 	bic.w	r3, r3, #1
 8009e46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009e48:	4b33      	ldr	r3, [pc, #204]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009e4c:	4b34      	ldr	r3, [pc, #208]	@ (8009f20 <HAL_RCC_OscConfig+0x6cc>)
 8009e4e:	4013      	ands	r3, r2
 8009e50:	687a      	ldr	r2, [r7, #4]
 8009e52:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009e54:	00d2      	lsls	r2, r2, #3
 8009e56:	4930      	ldr	r1, [pc, #192]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009e5c:	4b2e      	ldr	r3, [pc, #184]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e60:	f023 020c 	bic.w	r2, r3, #12
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e68:	492b      	ldr	r1, [pc, #172]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009e6e:	4b2a      	ldr	r3, [pc, #168]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e72:	f023 0202 	bic.w	r2, r3, #2
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e7a:	4927      	ldr	r1, [pc, #156]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009e80:	4b25      	ldr	r3, [pc, #148]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e84:	4a24      	ldr	r2, [pc, #144]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009e8c:	4b22      	ldr	r3, [pc, #136]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e90:	4a21      	ldr	r2, [pc, #132]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009e98:	4b1f      	ldr	r3, [pc, #124]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e9c:	4a1e      	ldr	r2, [pc, #120]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009e9e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009ea2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009ea4:	4b1c      	ldr	r3, [pc, #112]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ea8:	4a1b      	ldr	r2, [pc, #108]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009eaa:	f043 0301 	orr.w	r3, r3, #1
 8009eae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009eb0:	4b19      	ldr	r3, [pc, #100]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4a18      	ldr	r2, [pc, #96]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009eb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009eba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ebc:	f7fd fdb2 	bl	8007a24 <HAL_GetTick>
 8009ec0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009ec2:	e008      	b.n	8009ed6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ec4:	f7fd fdae 	bl	8007a24 <HAL_GetTick>
 8009ec8:	4602      	mov	r2, r0
 8009eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ecc:	1ad3      	subs	r3, r2, r3
 8009ece:	2b02      	cmp	r3, #2
 8009ed0:	d901      	bls.n	8009ed6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8009ed2:	2303      	movs	r3, #3
 8009ed4:	e090      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009ed6:	4b10      	ldr	r3, [pc, #64]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d0f0      	beq.n	8009ec4 <HAL_RCC_OscConfig+0x670>
 8009ee2:	e088      	b.n	8009ff6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009eea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009eee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ef0:	f7fd fd98 	bl	8007a24 <HAL_GetTick>
 8009ef4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009ef6:	e008      	b.n	8009f0a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009ef8:	f7fd fd94 	bl	8007a24 <HAL_GetTick>
 8009efc:	4602      	mov	r2, r0
 8009efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f00:	1ad3      	subs	r3, r2, r3
 8009f02:	2b02      	cmp	r3, #2
 8009f04:	d901      	bls.n	8009f0a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8009f06:	2303      	movs	r3, #3
 8009f08:	e076      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f0a:	4b03      	ldr	r3, [pc, #12]	@ (8009f18 <HAL_RCC_OscConfig+0x6c4>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d1f0      	bne.n	8009ef8 <HAL_RCC_OscConfig+0x6a4>
 8009f16:	e06e      	b.n	8009ff6 <HAL_RCC_OscConfig+0x7a2>
 8009f18:	58024400 	.word	0x58024400
 8009f1c:	fffffc0c 	.word	0xfffffc0c
 8009f20:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009f24:	4b36      	ldr	r3, [pc, #216]	@ (800a000 <HAL_RCC_OscConfig+0x7ac>)
 8009f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f28:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009f2a:	4b35      	ldr	r3, [pc, #212]	@ (800a000 <HAL_RCC_OscConfig+0x7ac>)
 8009f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f2e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f34:	2b01      	cmp	r3, #1
 8009f36:	d031      	beq.n	8009f9c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	f003 0203 	and.w	r2, r3, #3
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009f42:	429a      	cmp	r2, r3
 8009f44:	d12a      	bne.n	8009f9c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f46:	693b      	ldr	r3, [r7, #16]
 8009f48:	091b      	lsrs	r3, r3, #4
 8009f4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d122      	bne.n	8009f9c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f60:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d11a      	bne.n	8009f9c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	0a5b      	lsrs	r3, r3, #9
 8009f6a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f72:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009f74:	429a      	cmp	r2, r3
 8009f76:	d111      	bne.n	8009f9c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	0c1b      	lsrs	r3, r3, #16
 8009f7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f84:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009f86:	429a      	cmp	r2, r3
 8009f88:	d108      	bne.n	8009f9c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	0e1b      	lsrs	r3, r3, #24
 8009f8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f96:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d001      	beq.n	8009fa0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	e02b      	b.n	8009ff8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009fa0:	4b17      	ldr	r3, [pc, #92]	@ (800a000 <HAL_RCC_OscConfig+0x7ac>)
 8009fa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fa4:	08db      	lsrs	r3, r3, #3
 8009fa6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009faa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009fb0:	693a      	ldr	r2, [r7, #16]
 8009fb2:	429a      	cmp	r2, r3
 8009fb4:	d01f      	beq.n	8009ff6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009fb6:	4b12      	ldr	r3, [pc, #72]	@ (800a000 <HAL_RCC_OscConfig+0x7ac>)
 8009fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fba:	4a11      	ldr	r2, [pc, #68]	@ (800a000 <HAL_RCC_OscConfig+0x7ac>)
 8009fbc:	f023 0301 	bic.w	r3, r3, #1
 8009fc0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009fc2:	f7fd fd2f 	bl	8007a24 <HAL_GetTick>
 8009fc6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009fc8:	bf00      	nop
 8009fca:	f7fd fd2b 	bl	8007a24 <HAL_GetTick>
 8009fce:	4602      	mov	r2, r0
 8009fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d0f9      	beq.n	8009fca <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009fd6:	4b0a      	ldr	r3, [pc, #40]	@ (800a000 <HAL_RCC_OscConfig+0x7ac>)
 8009fd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009fda:	4b0a      	ldr	r3, [pc, #40]	@ (800a004 <HAL_RCC_OscConfig+0x7b0>)
 8009fdc:	4013      	ands	r3, r2
 8009fde:	687a      	ldr	r2, [r7, #4]
 8009fe0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009fe2:	00d2      	lsls	r2, r2, #3
 8009fe4:	4906      	ldr	r1, [pc, #24]	@ (800a000 <HAL_RCC_OscConfig+0x7ac>)
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009fea:	4b05      	ldr	r3, [pc, #20]	@ (800a000 <HAL_RCC_OscConfig+0x7ac>)
 8009fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fee:	4a04      	ldr	r2, [pc, #16]	@ (800a000 <HAL_RCC_OscConfig+0x7ac>)
 8009ff0:	f043 0301 	orr.w	r3, r3, #1
 8009ff4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009ff6:	2300      	movs	r3, #0
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3730      	adds	r7, #48	@ 0x30
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}
 800a000:	58024400 	.word	0x58024400
 800a004:	ffff0007 	.word	0xffff0007

0800a008 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b086      	sub	sp, #24
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d101      	bne.n	800a01c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a018:	2301      	movs	r3, #1
 800a01a:	e19c      	b.n	800a356 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a01c:	4b8a      	ldr	r3, [pc, #552]	@ (800a248 <HAL_RCC_ClockConfig+0x240>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f003 030f 	and.w	r3, r3, #15
 800a024:	683a      	ldr	r2, [r7, #0]
 800a026:	429a      	cmp	r2, r3
 800a028:	d910      	bls.n	800a04c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a02a:	4b87      	ldr	r3, [pc, #540]	@ (800a248 <HAL_RCC_ClockConfig+0x240>)
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	f023 020f 	bic.w	r2, r3, #15
 800a032:	4985      	ldr	r1, [pc, #532]	@ (800a248 <HAL_RCC_ClockConfig+0x240>)
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	4313      	orrs	r3, r2
 800a038:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a03a:	4b83      	ldr	r3, [pc, #524]	@ (800a248 <HAL_RCC_ClockConfig+0x240>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f003 030f 	and.w	r3, r3, #15
 800a042:	683a      	ldr	r2, [r7, #0]
 800a044:	429a      	cmp	r2, r3
 800a046:	d001      	beq.n	800a04c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a048:	2301      	movs	r3, #1
 800a04a:	e184      	b.n	800a356 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f003 0304 	and.w	r3, r3, #4
 800a054:	2b00      	cmp	r3, #0
 800a056:	d010      	beq.n	800a07a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	691a      	ldr	r2, [r3, #16]
 800a05c:	4b7b      	ldr	r3, [pc, #492]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a05e:	699b      	ldr	r3, [r3, #24]
 800a060:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a064:	429a      	cmp	r2, r3
 800a066:	d908      	bls.n	800a07a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a068:	4b78      	ldr	r3, [pc, #480]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a06a:	699b      	ldr	r3, [r3, #24]
 800a06c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	691b      	ldr	r3, [r3, #16]
 800a074:	4975      	ldr	r1, [pc, #468]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a076:	4313      	orrs	r3, r2
 800a078:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f003 0308 	and.w	r3, r3, #8
 800a082:	2b00      	cmp	r3, #0
 800a084:	d010      	beq.n	800a0a8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	695a      	ldr	r2, [r3, #20]
 800a08a:	4b70      	ldr	r3, [pc, #448]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a08c:	69db      	ldr	r3, [r3, #28]
 800a08e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a092:	429a      	cmp	r2, r3
 800a094:	d908      	bls.n	800a0a8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a096:	4b6d      	ldr	r3, [pc, #436]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a098:	69db      	ldr	r3, [r3, #28]
 800a09a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	695b      	ldr	r3, [r3, #20]
 800a0a2:	496a      	ldr	r1, [pc, #424]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f003 0310 	and.w	r3, r3, #16
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d010      	beq.n	800a0d6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	699a      	ldr	r2, [r3, #24]
 800a0b8:	4b64      	ldr	r3, [pc, #400]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a0ba:	69db      	ldr	r3, [r3, #28]
 800a0bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a0c0:	429a      	cmp	r2, r3
 800a0c2:	d908      	bls.n	800a0d6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a0c4:	4b61      	ldr	r3, [pc, #388]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a0c6:	69db      	ldr	r3, [r3, #28]
 800a0c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	699b      	ldr	r3, [r3, #24]
 800a0d0:	495e      	ldr	r1, [pc, #376]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a0d2:	4313      	orrs	r3, r2
 800a0d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f003 0320 	and.w	r3, r3, #32
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d010      	beq.n	800a104 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	69da      	ldr	r2, [r3, #28]
 800a0e6:	4b59      	ldr	r3, [pc, #356]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a0e8:	6a1b      	ldr	r3, [r3, #32]
 800a0ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a0ee:	429a      	cmp	r2, r3
 800a0f0:	d908      	bls.n	800a104 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a0f2:	4b56      	ldr	r3, [pc, #344]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a0f4:	6a1b      	ldr	r3, [r3, #32]
 800a0f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	69db      	ldr	r3, [r3, #28]
 800a0fe:	4953      	ldr	r1, [pc, #332]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a100:	4313      	orrs	r3, r2
 800a102:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f003 0302 	and.w	r3, r3, #2
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d010      	beq.n	800a132 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	68da      	ldr	r2, [r3, #12]
 800a114:	4b4d      	ldr	r3, [pc, #308]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a116:	699b      	ldr	r3, [r3, #24]
 800a118:	f003 030f 	and.w	r3, r3, #15
 800a11c:	429a      	cmp	r2, r3
 800a11e:	d908      	bls.n	800a132 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a120:	4b4a      	ldr	r3, [pc, #296]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a122:	699b      	ldr	r3, [r3, #24]
 800a124:	f023 020f 	bic.w	r2, r3, #15
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	68db      	ldr	r3, [r3, #12]
 800a12c:	4947      	ldr	r1, [pc, #284]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a12e:	4313      	orrs	r3, r2
 800a130:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	f003 0301 	and.w	r3, r3, #1
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d055      	beq.n	800a1ea <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a13e:	4b43      	ldr	r3, [pc, #268]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a140:	699b      	ldr	r3, [r3, #24]
 800a142:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	689b      	ldr	r3, [r3, #8]
 800a14a:	4940      	ldr	r1, [pc, #256]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a14c:	4313      	orrs	r3, r2
 800a14e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	685b      	ldr	r3, [r3, #4]
 800a154:	2b02      	cmp	r3, #2
 800a156:	d107      	bne.n	800a168 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a158:	4b3c      	ldr	r3, [pc, #240]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a160:	2b00      	cmp	r3, #0
 800a162:	d121      	bne.n	800a1a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a164:	2301      	movs	r3, #1
 800a166:	e0f6      	b.n	800a356 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	685b      	ldr	r3, [r3, #4]
 800a16c:	2b03      	cmp	r3, #3
 800a16e:	d107      	bne.n	800a180 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a170:	4b36      	ldr	r3, [pc, #216]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d115      	bne.n	800a1a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a17c:	2301      	movs	r3, #1
 800a17e:	e0ea      	b.n	800a356 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	2b01      	cmp	r3, #1
 800a186:	d107      	bne.n	800a198 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a188:	4b30      	ldr	r3, [pc, #192]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a190:	2b00      	cmp	r3, #0
 800a192:	d109      	bne.n	800a1a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a194:	2301      	movs	r3, #1
 800a196:	e0de      	b.n	800a356 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a198:	4b2c      	ldr	r3, [pc, #176]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f003 0304 	and.w	r3, r3, #4
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d101      	bne.n	800a1a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e0d6      	b.n	800a356 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a1a8:	4b28      	ldr	r3, [pc, #160]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a1aa:	691b      	ldr	r3, [r3, #16]
 800a1ac:	f023 0207 	bic.w	r2, r3, #7
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	685b      	ldr	r3, [r3, #4]
 800a1b4:	4925      	ldr	r1, [pc, #148]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a1b6:	4313      	orrs	r3, r2
 800a1b8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a1ba:	f7fd fc33 	bl	8007a24 <HAL_GetTick>
 800a1be:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1c0:	e00a      	b.n	800a1d8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a1c2:	f7fd fc2f 	bl	8007a24 <HAL_GetTick>
 800a1c6:	4602      	mov	r2, r0
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	1ad3      	subs	r3, r2, r3
 800a1cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1d0:	4293      	cmp	r3, r2
 800a1d2:	d901      	bls.n	800a1d8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a1d4:	2303      	movs	r3, #3
 800a1d6:	e0be      	b.n	800a356 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a1d8:	4b1c      	ldr	r3, [pc, #112]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a1da:	691b      	ldr	r3, [r3, #16]
 800a1dc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	00db      	lsls	r3, r3, #3
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d1eb      	bne.n	800a1c2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f003 0302 	and.w	r3, r3, #2
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d010      	beq.n	800a218 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	68da      	ldr	r2, [r3, #12]
 800a1fa:	4b14      	ldr	r3, [pc, #80]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a1fc:	699b      	ldr	r3, [r3, #24]
 800a1fe:	f003 030f 	and.w	r3, r3, #15
 800a202:	429a      	cmp	r2, r3
 800a204:	d208      	bcs.n	800a218 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a206:	4b11      	ldr	r3, [pc, #68]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a208:	699b      	ldr	r3, [r3, #24]
 800a20a:	f023 020f 	bic.w	r2, r3, #15
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	68db      	ldr	r3, [r3, #12]
 800a212:	490e      	ldr	r1, [pc, #56]	@ (800a24c <HAL_RCC_ClockConfig+0x244>)
 800a214:	4313      	orrs	r3, r2
 800a216:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a218:	4b0b      	ldr	r3, [pc, #44]	@ (800a248 <HAL_RCC_ClockConfig+0x240>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f003 030f 	and.w	r3, r3, #15
 800a220:	683a      	ldr	r2, [r7, #0]
 800a222:	429a      	cmp	r2, r3
 800a224:	d214      	bcs.n	800a250 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a226:	4b08      	ldr	r3, [pc, #32]	@ (800a248 <HAL_RCC_ClockConfig+0x240>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f023 020f 	bic.w	r2, r3, #15
 800a22e:	4906      	ldr	r1, [pc, #24]	@ (800a248 <HAL_RCC_ClockConfig+0x240>)
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	4313      	orrs	r3, r2
 800a234:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a236:	4b04      	ldr	r3, [pc, #16]	@ (800a248 <HAL_RCC_ClockConfig+0x240>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	f003 030f 	and.w	r3, r3, #15
 800a23e:	683a      	ldr	r2, [r7, #0]
 800a240:	429a      	cmp	r2, r3
 800a242:	d005      	beq.n	800a250 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a244:	2301      	movs	r3, #1
 800a246:	e086      	b.n	800a356 <HAL_RCC_ClockConfig+0x34e>
 800a248:	52002000 	.word	0x52002000
 800a24c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 0304 	and.w	r3, r3, #4
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d010      	beq.n	800a27e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	691a      	ldr	r2, [r3, #16]
 800a260:	4b3f      	ldr	r3, [pc, #252]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a262:	699b      	ldr	r3, [r3, #24]
 800a264:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a268:	429a      	cmp	r2, r3
 800a26a:	d208      	bcs.n	800a27e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a26c:	4b3c      	ldr	r3, [pc, #240]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a26e:	699b      	ldr	r3, [r3, #24]
 800a270:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	691b      	ldr	r3, [r3, #16]
 800a278:	4939      	ldr	r1, [pc, #228]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a27a:	4313      	orrs	r3, r2
 800a27c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f003 0308 	and.w	r3, r3, #8
 800a286:	2b00      	cmp	r3, #0
 800a288:	d010      	beq.n	800a2ac <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	695a      	ldr	r2, [r3, #20]
 800a28e:	4b34      	ldr	r3, [pc, #208]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a290:	69db      	ldr	r3, [r3, #28]
 800a292:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a296:	429a      	cmp	r2, r3
 800a298:	d208      	bcs.n	800a2ac <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a29a:	4b31      	ldr	r3, [pc, #196]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a29c:	69db      	ldr	r3, [r3, #28]
 800a29e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	695b      	ldr	r3, [r3, #20]
 800a2a6:	492e      	ldr	r1, [pc, #184]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f003 0310 	and.w	r3, r3, #16
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d010      	beq.n	800a2da <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	699a      	ldr	r2, [r3, #24]
 800a2bc:	4b28      	ldr	r3, [pc, #160]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a2be:	69db      	ldr	r3, [r3, #28]
 800a2c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	d208      	bcs.n	800a2da <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a2c8:	4b25      	ldr	r3, [pc, #148]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a2ca:	69db      	ldr	r3, [r3, #28]
 800a2cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	699b      	ldr	r3, [r3, #24]
 800a2d4:	4922      	ldr	r1, [pc, #136]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f003 0320 	and.w	r3, r3, #32
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d010      	beq.n	800a308 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	69da      	ldr	r2, [r3, #28]
 800a2ea:	4b1d      	ldr	r3, [pc, #116]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a2ec:	6a1b      	ldr	r3, [r3, #32]
 800a2ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a2f2:	429a      	cmp	r2, r3
 800a2f4:	d208      	bcs.n	800a308 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a2f6:	4b1a      	ldr	r3, [pc, #104]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a2f8:	6a1b      	ldr	r3, [r3, #32]
 800a2fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	69db      	ldr	r3, [r3, #28]
 800a302:	4917      	ldr	r1, [pc, #92]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a304:	4313      	orrs	r3, r2
 800a306:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a308:	f000 f834 	bl	800a374 <HAL_RCC_GetSysClockFreq>
 800a30c:	4602      	mov	r2, r0
 800a30e:	4b14      	ldr	r3, [pc, #80]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a310:	699b      	ldr	r3, [r3, #24]
 800a312:	0a1b      	lsrs	r3, r3, #8
 800a314:	f003 030f 	and.w	r3, r3, #15
 800a318:	4912      	ldr	r1, [pc, #72]	@ (800a364 <HAL_RCC_ClockConfig+0x35c>)
 800a31a:	5ccb      	ldrb	r3, [r1, r3]
 800a31c:	f003 031f 	and.w	r3, r3, #31
 800a320:	fa22 f303 	lsr.w	r3, r2, r3
 800a324:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a326:	4b0e      	ldr	r3, [pc, #56]	@ (800a360 <HAL_RCC_ClockConfig+0x358>)
 800a328:	699b      	ldr	r3, [r3, #24]
 800a32a:	f003 030f 	and.w	r3, r3, #15
 800a32e:	4a0d      	ldr	r2, [pc, #52]	@ (800a364 <HAL_RCC_ClockConfig+0x35c>)
 800a330:	5cd3      	ldrb	r3, [r2, r3]
 800a332:	f003 031f 	and.w	r3, r3, #31
 800a336:	693a      	ldr	r2, [r7, #16]
 800a338:	fa22 f303 	lsr.w	r3, r2, r3
 800a33c:	4a0a      	ldr	r2, [pc, #40]	@ (800a368 <HAL_RCC_ClockConfig+0x360>)
 800a33e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a340:	4a0a      	ldr	r2, [pc, #40]	@ (800a36c <HAL_RCC_ClockConfig+0x364>)
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a346:	4b0a      	ldr	r3, [pc, #40]	@ (800a370 <HAL_RCC_ClockConfig+0x368>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4618      	mov	r0, r3
 800a34c:	f7fd fb20 	bl	8007990 <HAL_InitTick>
 800a350:	4603      	mov	r3, r0
 800a352:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a354:	7bfb      	ldrb	r3, [r7, #15]
}
 800a356:	4618      	mov	r0, r3
 800a358:	3718      	adds	r7, #24
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	58024400 	.word	0x58024400
 800a364:	08018b14 	.word	0x08018b14
 800a368:	2400015c 	.word	0x2400015c
 800a36c:	24000158 	.word	0x24000158
 800a370:	24000188 	.word	0x24000188

0800a374 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a374:	b480      	push	{r7}
 800a376:	b089      	sub	sp, #36	@ 0x24
 800a378:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a37a:	4bb3      	ldr	r3, [pc, #716]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a37c:	691b      	ldr	r3, [r3, #16]
 800a37e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a382:	2b18      	cmp	r3, #24
 800a384:	f200 8155 	bhi.w	800a632 <HAL_RCC_GetSysClockFreq+0x2be>
 800a388:	a201      	add	r2, pc, #4	@ (adr r2, 800a390 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a38a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a38e:	bf00      	nop
 800a390:	0800a3f5 	.word	0x0800a3f5
 800a394:	0800a633 	.word	0x0800a633
 800a398:	0800a633 	.word	0x0800a633
 800a39c:	0800a633 	.word	0x0800a633
 800a3a0:	0800a633 	.word	0x0800a633
 800a3a4:	0800a633 	.word	0x0800a633
 800a3a8:	0800a633 	.word	0x0800a633
 800a3ac:	0800a633 	.word	0x0800a633
 800a3b0:	0800a41b 	.word	0x0800a41b
 800a3b4:	0800a633 	.word	0x0800a633
 800a3b8:	0800a633 	.word	0x0800a633
 800a3bc:	0800a633 	.word	0x0800a633
 800a3c0:	0800a633 	.word	0x0800a633
 800a3c4:	0800a633 	.word	0x0800a633
 800a3c8:	0800a633 	.word	0x0800a633
 800a3cc:	0800a633 	.word	0x0800a633
 800a3d0:	0800a421 	.word	0x0800a421
 800a3d4:	0800a633 	.word	0x0800a633
 800a3d8:	0800a633 	.word	0x0800a633
 800a3dc:	0800a633 	.word	0x0800a633
 800a3e0:	0800a633 	.word	0x0800a633
 800a3e4:	0800a633 	.word	0x0800a633
 800a3e8:	0800a633 	.word	0x0800a633
 800a3ec:	0800a633 	.word	0x0800a633
 800a3f0:	0800a427 	.word	0x0800a427
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3f4:	4b94      	ldr	r3, [pc, #592]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f003 0320 	and.w	r3, r3, #32
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d009      	beq.n	800a414 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a400:	4b91      	ldr	r3, [pc, #580]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	08db      	lsrs	r3, r3, #3
 800a406:	f003 0303 	and.w	r3, r3, #3
 800a40a:	4a90      	ldr	r2, [pc, #576]	@ (800a64c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a40c:	fa22 f303 	lsr.w	r3, r2, r3
 800a410:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a412:	e111      	b.n	800a638 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a414:	4b8d      	ldr	r3, [pc, #564]	@ (800a64c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a416:	61bb      	str	r3, [r7, #24]
      break;
 800a418:	e10e      	b.n	800a638 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a41a:	4b8d      	ldr	r3, [pc, #564]	@ (800a650 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a41c:	61bb      	str	r3, [r7, #24]
      break;
 800a41e:	e10b      	b.n	800a638 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a420:	4b8c      	ldr	r3, [pc, #560]	@ (800a654 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a422:	61bb      	str	r3, [r7, #24]
      break;
 800a424:	e108      	b.n	800a638 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a426:	4b88      	ldr	r3, [pc, #544]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a42a:	f003 0303 	and.w	r3, r3, #3
 800a42e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a430:	4b85      	ldr	r3, [pc, #532]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a434:	091b      	lsrs	r3, r3, #4
 800a436:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a43a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a43c:	4b82      	ldr	r3, [pc, #520]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a43e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a440:	f003 0301 	and.w	r3, r3, #1
 800a444:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a446:	4b80      	ldr	r3, [pc, #512]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a44a:	08db      	lsrs	r3, r3, #3
 800a44c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a450:	68fa      	ldr	r2, [r7, #12]
 800a452:	fb02 f303 	mul.w	r3, r2, r3
 800a456:	ee07 3a90 	vmov	s15, r3
 800a45a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a45e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	2b00      	cmp	r3, #0
 800a466:	f000 80e1 	beq.w	800a62c <HAL_RCC_GetSysClockFreq+0x2b8>
 800a46a:	697b      	ldr	r3, [r7, #20]
 800a46c:	2b02      	cmp	r3, #2
 800a46e:	f000 8083 	beq.w	800a578 <HAL_RCC_GetSysClockFreq+0x204>
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	2b02      	cmp	r3, #2
 800a476:	f200 80a1 	bhi.w	800a5bc <HAL_RCC_GetSysClockFreq+0x248>
 800a47a:	697b      	ldr	r3, [r7, #20]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d003      	beq.n	800a488 <HAL_RCC_GetSysClockFreq+0x114>
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	2b01      	cmp	r3, #1
 800a484:	d056      	beq.n	800a534 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a486:	e099      	b.n	800a5bc <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a488:	4b6f      	ldr	r3, [pc, #444]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f003 0320 	and.w	r3, r3, #32
 800a490:	2b00      	cmp	r3, #0
 800a492:	d02d      	beq.n	800a4f0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a494:	4b6c      	ldr	r3, [pc, #432]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	08db      	lsrs	r3, r3, #3
 800a49a:	f003 0303 	and.w	r3, r3, #3
 800a49e:	4a6b      	ldr	r2, [pc, #428]	@ (800a64c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a4a0:	fa22 f303 	lsr.w	r3, r2, r3
 800a4a4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	ee07 3a90 	vmov	s15, r3
 800a4ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4b0:	693b      	ldr	r3, [r7, #16]
 800a4b2:	ee07 3a90 	vmov	s15, r3
 800a4b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4be:	4b62      	ldr	r3, [pc, #392]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4c6:	ee07 3a90 	vmov	s15, r3
 800a4ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4ce:	ed97 6a02 	vldr	s12, [r7, #8]
 800a4d2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800a658 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a4d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4ea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a4ee:	e087      	b.n	800a600 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a4f0:	693b      	ldr	r3, [r7, #16]
 800a4f2:	ee07 3a90 	vmov	s15, r3
 800a4f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4fa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800a65c <HAL_RCC_GetSysClockFreq+0x2e8>
 800a4fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a502:	4b51      	ldr	r3, [pc, #324]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a50a:	ee07 3a90 	vmov	s15, r3
 800a50e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a512:	ed97 6a02 	vldr	s12, [r7, #8]
 800a516:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800a658 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a51a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a51e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a522:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a526:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a52a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a52e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a532:	e065      	b.n	800a600 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	ee07 3a90 	vmov	s15, r3
 800a53a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a53e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800a660 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a542:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a546:	4b40      	ldr	r3, [pc, #256]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a54a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a54e:	ee07 3a90 	vmov	s15, r3
 800a552:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a556:	ed97 6a02 	vldr	s12, [r7, #8]
 800a55a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800a658 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a55e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a562:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a566:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a56a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a56e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a572:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a576:	e043      	b.n	800a600 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	ee07 3a90 	vmov	s15, r3
 800a57e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a582:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800a664 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a586:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a58a:	4b2f      	ldr	r3, [pc, #188]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a58c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a58e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a592:	ee07 3a90 	vmov	s15, r3
 800a596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a59a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a59e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800a658 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a5ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a5ba:	e021      	b.n	800a600 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	ee07 3a90 	vmov	s15, r3
 800a5c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5c6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a660 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a5ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5d6:	ee07 3a90 	vmov	s15, r3
 800a5da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5de:	ed97 6a02 	vldr	s12, [r7, #8]
 800a5e2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800a658 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a5f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a5fe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a600:	4b11      	ldr	r3, [pc, #68]	@ (800a648 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a604:	0a5b      	lsrs	r3, r3, #9
 800a606:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a60a:	3301      	adds	r3, #1
 800a60c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	ee07 3a90 	vmov	s15, r3
 800a614:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a618:	edd7 6a07 	vldr	s13, [r7, #28]
 800a61c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a620:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a624:	ee17 3a90 	vmov	r3, s15
 800a628:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a62a:	e005      	b.n	800a638 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a62c:	2300      	movs	r3, #0
 800a62e:	61bb      	str	r3, [r7, #24]
      break;
 800a630:	e002      	b.n	800a638 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a632:	4b07      	ldr	r3, [pc, #28]	@ (800a650 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a634:	61bb      	str	r3, [r7, #24]
      break;
 800a636:	bf00      	nop
  }

  return sysclockfreq;
 800a638:	69bb      	ldr	r3, [r7, #24]
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	3724      	adds	r7, #36	@ 0x24
 800a63e:	46bd      	mov	sp, r7
 800a640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a644:	4770      	bx	lr
 800a646:	bf00      	nop
 800a648:	58024400 	.word	0x58024400
 800a64c:	03d09000 	.word	0x03d09000
 800a650:	003d0900 	.word	0x003d0900
 800a654:	02dc6c00 	.word	0x02dc6c00
 800a658:	46000000 	.word	0x46000000
 800a65c:	4c742400 	.word	0x4c742400
 800a660:	4a742400 	.word	0x4a742400
 800a664:	4c371b00 	.word	0x4c371b00

0800a668 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a66e:	f7ff fe81 	bl	800a374 <HAL_RCC_GetSysClockFreq>
 800a672:	4602      	mov	r2, r0
 800a674:	4b10      	ldr	r3, [pc, #64]	@ (800a6b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800a676:	699b      	ldr	r3, [r3, #24]
 800a678:	0a1b      	lsrs	r3, r3, #8
 800a67a:	f003 030f 	and.w	r3, r3, #15
 800a67e:	490f      	ldr	r1, [pc, #60]	@ (800a6bc <HAL_RCC_GetHCLKFreq+0x54>)
 800a680:	5ccb      	ldrb	r3, [r1, r3]
 800a682:	f003 031f 	and.w	r3, r3, #31
 800a686:	fa22 f303 	lsr.w	r3, r2, r3
 800a68a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a68c:	4b0a      	ldr	r3, [pc, #40]	@ (800a6b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800a68e:	699b      	ldr	r3, [r3, #24]
 800a690:	f003 030f 	and.w	r3, r3, #15
 800a694:	4a09      	ldr	r2, [pc, #36]	@ (800a6bc <HAL_RCC_GetHCLKFreq+0x54>)
 800a696:	5cd3      	ldrb	r3, [r2, r3]
 800a698:	f003 031f 	and.w	r3, r3, #31
 800a69c:	687a      	ldr	r2, [r7, #4]
 800a69e:	fa22 f303 	lsr.w	r3, r2, r3
 800a6a2:	4a07      	ldr	r2, [pc, #28]	@ (800a6c0 <HAL_RCC_GetHCLKFreq+0x58>)
 800a6a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a6a6:	4a07      	ldr	r2, [pc, #28]	@ (800a6c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a6ac:	4b04      	ldr	r3, [pc, #16]	@ (800a6c0 <HAL_RCC_GetHCLKFreq+0x58>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
}
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	3708      	adds	r7, #8
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	58024400 	.word	0x58024400
 800a6bc:	08018b14 	.word	0x08018b14
 800a6c0:	2400015c 	.word	0x2400015c
 800a6c4:	24000158 	.word	0x24000158

0800a6c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a6cc:	f7ff ffcc 	bl	800a668 <HAL_RCC_GetHCLKFreq>
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	4b06      	ldr	r3, [pc, #24]	@ (800a6ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800a6d4:	69db      	ldr	r3, [r3, #28]
 800a6d6:	091b      	lsrs	r3, r3, #4
 800a6d8:	f003 0307 	and.w	r3, r3, #7
 800a6dc:	4904      	ldr	r1, [pc, #16]	@ (800a6f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a6de:	5ccb      	ldrb	r3, [r1, r3]
 800a6e0:	f003 031f 	and.w	r3, r3, #31
 800a6e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	bd80      	pop	{r7, pc}
 800a6ec:	58024400 	.word	0x58024400
 800a6f0:	08018b14 	.word	0x08018b14

0800a6f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a6f8:	f7ff ffb6 	bl	800a668 <HAL_RCC_GetHCLKFreq>
 800a6fc:	4602      	mov	r2, r0
 800a6fe:	4b06      	ldr	r3, [pc, #24]	@ (800a718 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a700:	69db      	ldr	r3, [r3, #28]
 800a702:	0a1b      	lsrs	r3, r3, #8
 800a704:	f003 0307 	and.w	r3, r3, #7
 800a708:	4904      	ldr	r1, [pc, #16]	@ (800a71c <HAL_RCC_GetPCLK2Freq+0x28>)
 800a70a:	5ccb      	ldrb	r3, [r1, r3]
 800a70c:	f003 031f 	and.w	r3, r3, #31
 800a710:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a714:	4618      	mov	r0, r3
 800a716:	bd80      	pop	{r7, pc}
 800a718:	58024400 	.word	0x58024400
 800a71c:	08018b14 	.word	0x08018b14

0800a720 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a724:	b0c6      	sub	sp, #280	@ 0x118
 800a726:	af00      	add	r7, sp, #0
 800a728:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a72c:	2300      	movs	r3, #0
 800a72e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a732:	2300      	movs	r3, #0
 800a734:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a738:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a740:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800a744:	2500      	movs	r5, #0
 800a746:	ea54 0305 	orrs.w	r3, r4, r5
 800a74a:	d049      	beq.n	800a7e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a74c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a750:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a752:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a756:	d02f      	beq.n	800a7b8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a758:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a75c:	d828      	bhi.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a75e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a762:	d01a      	beq.n	800a79a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a764:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a768:	d822      	bhi.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d003      	beq.n	800a776 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a76e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a772:	d007      	beq.n	800a784 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a774:	e01c      	b.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a776:	4bab      	ldr	r3, [pc, #684]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a77a:	4aaa      	ldr	r2, [pc, #680]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a77c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a780:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a782:	e01a      	b.n	800a7ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a788:	3308      	adds	r3, #8
 800a78a:	2102      	movs	r1, #2
 800a78c:	4618      	mov	r0, r3
 800a78e:	f002 fa49 	bl	800cc24 <RCCEx_PLL2_Config>
 800a792:	4603      	mov	r3, r0
 800a794:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a798:	e00f      	b.n	800a7ba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a79a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a79e:	3328      	adds	r3, #40	@ 0x28
 800a7a0:	2102      	movs	r1, #2
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f002 faf0 	bl	800cd88 <RCCEx_PLL3_Config>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a7ae:	e004      	b.n	800a7ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a7b6:	e000      	b.n	800a7ba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a7b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a7ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d10a      	bne.n	800a7d8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a7c2:	4b98      	ldr	r3, [pc, #608]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a7c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7c6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a7ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7d0:	4a94      	ldr	r2, [pc, #592]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a7d2:	430b      	orrs	r3, r1
 800a7d4:	6513      	str	r3, [r2, #80]	@ 0x50
 800a7d6:	e003      	b.n	800a7e0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a7e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800a7ec:	f04f 0900 	mov.w	r9, #0
 800a7f0:	ea58 0309 	orrs.w	r3, r8, r9
 800a7f4:	d047      	beq.n	800a886 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a7f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a7fc:	2b04      	cmp	r3, #4
 800a7fe:	d82a      	bhi.n	800a856 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a800:	a201      	add	r2, pc, #4	@ (adr r2, 800a808 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a806:	bf00      	nop
 800a808:	0800a81d 	.word	0x0800a81d
 800a80c:	0800a82b 	.word	0x0800a82b
 800a810:	0800a841 	.word	0x0800a841
 800a814:	0800a85f 	.word	0x0800a85f
 800a818:	0800a85f 	.word	0x0800a85f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a81c:	4b81      	ldr	r3, [pc, #516]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a81e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a820:	4a80      	ldr	r2, [pc, #512]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a822:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a826:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a828:	e01a      	b.n	800a860 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a82a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a82e:	3308      	adds	r3, #8
 800a830:	2100      	movs	r1, #0
 800a832:	4618      	mov	r0, r3
 800a834:	f002 f9f6 	bl	800cc24 <RCCEx_PLL2_Config>
 800a838:	4603      	mov	r3, r0
 800a83a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a83e:	e00f      	b.n	800a860 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a840:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a844:	3328      	adds	r3, #40	@ 0x28
 800a846:	2100      	movs	r1, #0
 800a848:	4618      	mov	r0, r3
 800a84a:	f002 fa9d 	bl	800cd88 <RCCEx_PLL3_Config>
 800a84e:	4603      	mov	r3, r0
 800a850:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a854:	e004      	b.n	800a860 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a856:	2301      	movs	r3, #1
 800a858:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a85c:	e000      	b.n	800a860 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a85e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a860:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a864:	2b00      	cmp	r3, #0
 800a866:	d10a      	bne.n	800a87e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a868:	4b6e      	ldr	r3, [pc, #440]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a86a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a86c:	f023 0107 	bic.w	r1, r3, #7
 800a870:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a876:	4a6b      	ldr	r2, [pc, #428]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a878:	430b      	orrs	r3, r1
 800a87a:	6513      	str	r3, [r2, #80]	@ 0x50
 800a87c:	e003      	b.n	800a886 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a87e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a882:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a886:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a88a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a88e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800a892:	f04f 0b00 	mov.w	fp, #0
 800a896:	ea5a 030b 	orrs.w	r3, sl, fp
 800a89a:	d05b      	beq.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a89c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8a0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a8a4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a8a8:	d03b      	beq.n	800a922 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800a8aa:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a8ae:	d834      	bhi.n	800a91a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a8b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a8b4:	d037      	beq.n	800a926 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a8b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a8ba:	d82e      	bhi.n	800a91a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a8bc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a8c0:	d033      	beq.n	800a92a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a8c2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a8c6:	d828      	bhi.n	800a91a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a8c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a8cc:	d01a      	beq.n	800a904 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800a8ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a8d2:	d822      	bhi.n	800a91a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d003      	beq.n	800a8e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800a8d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a8dc:	d007      	beq.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800a8de:	e01c      	b.n	800a91a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a8e0:	4b50      	ldr	r3, [pc, #320]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8e4:	4a4f      	ldr	r2, [pc, #316]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a8ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a8ec:	e01e      	b.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a8ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8f2:	3308      	adds	r3, #8
 800a8f4:	2100      	movs	r1, #0
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f002 f994 	bl	800cc24 <RCCEx_PLL2_Config>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a902:	e013      	b.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a904:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a908:	3328      	adds	r3, #40	@ 0x28
 800a90a:	2100      	movs	r1, #0
 800a90c:	4618      	mov	r0, r3
 800a90e:	f002 fa3b 	bl	800cd88 <RCCEx_PLL3_Config>
 800a912:	4603      	mov	r3, r0
 800a914:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a918:	e008      	b.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a91a:	2301      	movs	r3, #1
 800a91c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a920:	e004      	b.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a922:	bf00      	nop
 800a924:	e002      	b.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a926:	bf00      	nop
 800a928:	e000      	b.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a92a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a92c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a930:	2b00      	cmp	r3, #0
 800a932:	d10b      	bne.n	800a94c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a934:	4b3b      	ldr	r3, [pc, #236]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a936:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a938:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800a93c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a940:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a944:	4a37      	ldr	r2, [pc, #220]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a946:	430b      	orrs	r3, r1
 800a948:	6593      	str	r3, [r2, #88]	@ 0x58
 800a94a:	e003      	b.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a94c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a950:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a954:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a95c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800a960:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a964:	2300      	movs	r3, #0
 800a966:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800a96a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800a96e:	460b      	mov	r3, r1
 800a970:	4313      	orrs	r3, r2
 800a972:	d05d      	beq.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800a974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a978:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a97c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a980:	d03b      	beq.n	800a9fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800a982:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a986:	d834      	bhi.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a988:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a98c:	d037      	beq.n	800a9fe <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800a98e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a992:	d82e      	bhi.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a994:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a998:	d033      	beq.n	800aa02 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800a99a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a99e:	d828      	bhi.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a9a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a9a4:	d01a      	beq.n	800a9dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800a9a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a9aa:	d822      	bhi.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d003      	beq.n	800a9b8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800a9b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a9b4:	d007      	beq.n	800a9c6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800a9b6:	e01c      	b.n	800a9f2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9b8:	4b1a      	ldr	r3, [pc, #104]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9bc:	4a19      	ldr	r2, [pc, #100]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a9c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a9c4:	e01e      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a9c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9ca:	3308      	adds	r3, #8
 800a9cc:	2100      	movs	r1, #0
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f002 f928 	bl	800cc24 <RCCEx_PLL2_Config>
 800a9d4:	4603      	mov	r3, r0
 800a9d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a9da:	e013      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a9dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9e0:	3328      	adds	r3, #40	@ 0x28
 800a9e2:	2100      	movs	r1, #0
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	f002 f9cf 	bl	800cd88 <RCCEx_PLL3_Config>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a9f0:	e008      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a9f8:	e004      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a9fa:	bf00      	nop
 800a9fc:	e002      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a9fe:	bf00      	nop
 800aa00:	e000      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800aa02:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d10d      	bne.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800aa0c:	4b05      	ldr	r3, [pc, #20]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa10:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800aa14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa18:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800aa1c:	4a01      	ldr	r2, [pc, #4]	@ (800aa24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa1e:	430b      	orrs	r3, r1
 800aa20:	6593      	str	r3, [r2, #88]	@ 0x58
 800aa22:	e005      	b.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800aa24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800aa30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa38:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800aa3c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800aa40:	2300      	movs	r3, #0
 800aa42:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800aa46:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800aa4a:	460b      	mov	r3, r1
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	d03a      	beq.n	800aac6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800aa50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa56:	2b30      	cmp	r3, #48	@ 0x30
 800aa58:	d01f      	beq.n	800aa9a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800aa5a:	2b30      	cmp	r3, #48	@ 0x30
 800aa5c:	d819      	bhi.n	800aa92 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800aa5e:	2b20      	cmp	r3, #32
 800aa60:	d00c      	beq.n	800aa7c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800aa62:	2b20      	cmp	r3, #32
 800aa64:	d815      	bhi.n	800aa92 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d019      	beq.n	800aa9e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800aa6a:	2b10      	cmp	r3, #16
 800aa6c:	d111      	bne.n	800aa92 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa6e:	4baa      	ldr	r3, [pc, #680]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800aa70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa72:	4aa9      	ldr	r2, [pc, #676]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800aa74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aa78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800aa7a:	e011      	b.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aa7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa80:	3308      	adds	r3, #8
 800aa82:	2102      	movs	r1, #2
 800aa84:	4618      	mov	r0, r3
 800aa86:	f002 f8cd 	bl	800cc24 <RCCEx_PLL2_Config>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800aa90:	e006      	b.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800aa92:	2301      	movs	r3, #1
 800aa94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aa98:	e002      	b.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800aa9a:	bf00      	nop
 800aa9c:	e000      	b.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800aa9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aaa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d10a      	bne.n	800aabe <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800aaa8:	4b9b      	ldr	r3, [pc, #620]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800aaaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aaac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800aab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aab6:	4a98      	ldr	r2, [pc, #608]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800aab8:	430b      	orrs	r3, r1
 800aaba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800aabc:	e003      	b.n	800aac6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aabe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aac2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800aac6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aaca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aace:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800aad2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800aad6:	2300      	movs	r3, #0
 800aad8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800aadc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800aae0:	460b      	mov	r3, r1
 800aae2:	4313      	orrs	r3, r2
 800aae4:	d051      	beq.n	800ab8a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800aae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aaea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aaec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aaf0:	d035      	beq.n	800ab5e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800aaf2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800aaf6:	d82e      	bhi.n	800ab56 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800aaf8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800aafc:	d031      	beq.n	800ab62 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800aafe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ab02:	d828      	bhi.n	800ab56 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800ab04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab08:	d01a      	beq.n	800ab40 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800ab0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab0e:	d822      	bhi.n	800ab56 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d003      	beq.n	800ab1c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800ab14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab18:	d007      	beq.n	800ab2a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800ab1a:	e01c      	b.n	800ab56 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab1c:	4b7e      	ldr	r3, [pc, #504]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab20:	4a7d      	ldr	r2, [pc, #500]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ab26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ab28:	e01c      	b.n	800ab64 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ab2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab2e:	3308      	adds	r3, #8
 800ab30:	2100      	movs	r1, #0
 800ab32:	4618      	mov	r0, r3
 800ab34:	f002 f876 	bl	800cc24 <RCCEx_PLL2_Config>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ab3e:	e011      	b.n	800ab64 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ab40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab44:	3328      	adds	r3, #40	@ 0x28
 800ab46:	2100      	movs	r1, #0
 800ab48:	4618      	mov	r0, r3
 800ab4a:	f002 f91d 	bl	800cd88 <RCCEx_PLL3_Config>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ab54:	e006      	b.n	800ab64 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ab56:	2301      	movs	r3, #1
 800ab58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ab5c:	e002      	b.n	800ab64 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800ab5e:	bf00      	nop
 800ab60:	e000      	b.n	800ab64 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800ab62:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d10a      	bne.n	800ab82 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800ab6c:	4b6a      	ldr	r3, [pc, #424]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab70:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800ab74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab7a:	4a67      	ldr	r2, [pc, #412]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ab7c:	430b      	orrs	r3, r1
 800ab7e:	6513      	str	r3, [r2, #80]	@ 0x50
 800ab80:	e003      	b.n	800ab8a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ab8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab92:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800ab96:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800aba0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800aba4:	460b      	mov	r3, r1
 800aba6:	4313      	orrs	r3, r2
 800aba8:	d053      	beq.n	800ac52 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800abaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800abae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800abb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800abb4:	d033      	beq.n	800ac1e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800abb6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800abba:	d82c      	bhi.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800abbc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800abc0:	d02f      	beq.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800abc2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800abc6:	d826      	bhi.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800abc8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800abcc:	d02b      	beq.n	800ac26 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800abce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800abd2:	d820      	bhi.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800abd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abd8:	d012      	beq.n	800ac00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800abda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abde:	d81a      	bhi.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d022      	beq.n	800ac2a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800abe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800abe8:	d115      	bne.n	800ac16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800abea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800abee:	3308      	adds	r3, #8
 800abf0:	2101      	movs	r1, #1
 800abf2:	4618      	mov	r0, r3
 800abf4:	f002 f816 	bl	800cc24 <RCCEx_PLL2_Config>
 800abf8:	4603      	mov	r3, r0
 800abfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800abfe:	e015      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ac00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac04:	3328      	adds	r3, #40	@ 0x28
 800ac06:	2101      	movs	r1, #1
 800ac08:	4618      	mov	r0, r3
 800ac0a:	f002 f8bd 	bl	800cd88 <RCCEx_PLL3_Config>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ac14:	e00a      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac16:	2301      	movs	r3, #1
 800ac18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ac1c:	e006      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ac1e:	bf00      	nop
 800ac20:	e004      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ac22:	bf00      	nop
 800ac24:	e002      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ac26:	bf00      	nop
 800ac28:	e000      	b.n	800ac2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ac2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d10a      	bne.n	800ac4a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800ac34:	4b38      	ldr	r3, [pc, #224]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac38:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800ac3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ac42:	4a35      	ldr	r2, [pc, #212]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac44:	430b      	orrs	r3, r1
 800ac46:	6513      	str	r3, [r2, #80]	@ 0x50
 800ac48:	e003      	b.n	800ac52 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ac4e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800ac52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800ac5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800ac62:	2300      	movs	r3, #0
 800ac64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800ac68:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800ac6c:	460b      	mov	r3, r1
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	d058      	beq.n	800ad24 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800ac72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac76:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ac7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac7e:	d033      	beq.n	800ace8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800ac80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ac84:	d82c      	bhi.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ac86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac8a:	d02f      	beq.n	800acec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800ac8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac90:	d826      	bhi.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ac92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ac96:	d02b      	beq.n	800acf0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800ac98:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ac9c:	d820      	bhi.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ac9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aca2:	d012      	beq.n	800acca <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800aca4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aca8:	d81a      	bhi.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d022      	beq.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800acae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800acb2:	d115      	bne.n	800ace0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800acb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acb8:	3308      	adds	r3, #8
 800acba:	2101      	movs	r1, #1
 800acbc:	4618      	mov	r0, r3
 800acbe:	f001 ffb1 	bl	800cc24 <RCCEx_PLL2_Config>
 800acc2:	4603      	mov	r3, r0
 800acc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800acc8:	e015      	b.n	800acf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800acca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acce:	3328      	adds	r3, #40	@ 0x28
 800acd0:	2101      	movs	r1, #1
 800acd2:	4618      	mov	r0, r3
 800acd4:	f002 f858 	bl	800cd88 <RCCEx_PLL3_Config>
 800acd8:	4603      	mov	r3, r0
 800acda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800acde:	e00a      	b.n	800acf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ace0:	2301      	movs	r3, #1
 800ace2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ace6:	e006      	b.n	800acf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ace8:	bf00      	nop
 800acea:	e004      	b.n	800acf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800acec:	bf00      	nop
 800acee:	e002      	b.n	800acf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800acf0:	bf00      	nop
 800acf2:	e000      	b.n	800acf6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800acf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d10e      	bne.n	800ad1c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800acfe:	4b06      	ldr	r3, [pc, #24]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ad00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad02:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ad06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad0a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ad0e:	4a02      	ldr	r2, [pc, #8]	@ (800ad18 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ad10:	430b      	orrs	r3, r1
 800ad12:	6593      	str	r3, [r2, #88]	@ 0x58
 800ad14:	e006      	b.n	800ad24 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800ad16:	bf00      	nop
 800ad18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad1c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ad20:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ad24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad2c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800ad30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ad34:	2300      	movs	r3, #0
 800ad36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ad3a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800ad3e:	460b      	mov	r3, r1
 800ad40:	4313      	orrs	r3, r2
 800ad42:	d037      	beq.n	800adb4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800ad44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad4e:	d00e      	beq.n	800ad6e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800ad50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad54:	d816      	bhi.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d018      	beq.n	800ad8c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800ad5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ad5e:	d111      	bne.n	800ad84 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad60:	4bc4      	ldr	r3, [pc, #784]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ad62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad64:	4ac3      	ldr	r2, [pc, #780]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ad66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ad6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ad6c:	e00f      	b.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad72:	3308      	adds	r3, #8
 800ad74:	2101      	movs	r1, #1
 800ad76:	4618      	mov	r0, r3
 800ad78:	f001 ff54 	bl	800cc24 <RCCEx_PLL2_Config>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800ad82:	e004      	b.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad84:	2301      	movs	r3, #1
 800ad86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ad8a:	e000      	b.n	800ad8e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800ad8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d10a      	bne.n	800adac <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ad96:	4bb7      	ldr	r3, [pc, #732]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ad98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad9a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800ad9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ada2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ada4:	4ab3      	ldr	r2, [pc, #716]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ada6:	430b      	orrs	r3, r1
 800ada8:	6513      	str	r3, [r2, #80]	@ 0x50
 800adaa:	e003      	b.n	800adb4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800adac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800adb0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800adb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800adb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adbc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800adc0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800adc4:	2300      	movs	r3, #0
 800adc6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800adca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800adce:	460b      	mov	r3, r1
 800add0:	4313      	orrs	r3, r2
 800add2:	d039      	beq.n	800ae48 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800add4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800add8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800adda:	2b03      	cmp	r3, #3
 800addc:	d81c      	bhi.n	800ae18 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800adde:	a201      	add	r2, pc, #4	@ (adr r2, 800ade4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800ade0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ade4:	0800ae21 	.word	0x0800ae21
 800ade8:	0800adf5 	.word	0x0800adf5
 800adec:	0800ae03 	.word	0x0800ae03
 800adf0:	0800ae21 	.word	0x0800ae21
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800adf4:	4b9f      	ldr	r3, [pc, #636]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800adf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf8:	4a9e      	ldr	r2, [pc, #632]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800adfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800adfe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ae00:	e00f      	b.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ae02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae06:	3308      	adds	r3, #8
 800ae08:	2102      	movs	r1, #2
 800ae0a:	4618      	mov	r0, r3
 800ae0c:	f001 ff0a 	bl	800cc24 <RCCEx_PLL2_Config>
 800ae10:	4603      	mov	r3, r0
 800ae12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ae16:	e004      	b.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ae18:	2301      	movs	r3, #1
 800ae1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ae1e:	e000      	b.n	800ae22 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800ae20:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae22:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d10a      	bne.n	800ae40 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ae2a:	4b92      	ldr	r3, [pc, #584]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae2e:	f023 0103 	bic.w	r1, r3, #3
 800ae32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ae38:	4a8e      	ldr	r2, [pc, #568]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ae3a:	430b      	orrs	r3, r1
 800ae3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ae3e:	e003      	b.n	800ae48 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae44:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ae48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae50:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800ae54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ae58:	2300      	movs	r3, #0
 800ae5a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ae5e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ae62:	460b      	mov	r3, r1
 800ae64:	4313      	orrs	r3, r2
 800ae66:	f000 8099 	beq.w	800af9c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ae6a:	4b83      	ldr	r3, [pc, #524]	@ (800b078 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	4a82      	ldr	r2, [pc, #520]	@ (800b078 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ae70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ae74:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ae76:	f7fc fdd5 	bl	8007a24 <HAL_GetTick>
 800ae7a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ae7e:	e00b      	b.n	800ae98 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ae80:	f7fc fdd0 	bl	8007a24 <HAL_GetTick>
 800ae84:	4602      	mov	r2, r0
 800ae86:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800ae8a:	1ad3      	subs	r3, r2, r3
 800ae8c:	2b64      	cmp	r3, #100	@ 0x64
 800ae8e:	d903      	bls.n	800ae98 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800ae90:	2303      	movs	r3, #3
 800ae92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ae96:	e005      	b.n	800aea4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ae98:	4b77      	ldr	r3, [pc, #476]	@ (800b078 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d0ed      	beq.n	800ae80 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800aea4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d173      	bne.n	800af94 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800aeac:	4b71      	ldr	r3, [pc, #452]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aeae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800aeb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aeb4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800aeb8:	4053      	eors	r3, r2
 800aeba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d015      	beq.n	800aeee <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800aec2:	4b6c      	ldr	r3, [pc, #432]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aec6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aeca:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800aece:	4b69      	ldr	r3, [pc, #420]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aed2:	4a68      	ldr	r2, [pc, #416]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aed4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aed8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800aeda:	4b66      	ldr	r3, [pc, #408]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aedc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aede:	4a65      	ldr	r2, [pc, #404]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aee0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aee4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800aee6:	4a63      	ldr	r2, [pc, #396]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aee8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aeec:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800aeee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aef2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800aef6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aefa:	d118      	bne.n	800af2e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aefc:	f7fc fd92 	bl	8007a24 <HAL_GetTick>
 800af00:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800af04:	e00d      	b.n	800af22 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af06:	f7fc fd8d 	bl	8007a24 <HAL_GetTick>
 800af0a:	4602      	mov	r2, r0
 800af0c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800af10:	1ad2      	subs	r2, r2, r3
 800af12:	f241 3388 	movw	r3, #5000	@ 0x1388
 800af16:	429a      	cmp	r2, r3
 800af18:	d903      	bls.n	800af22 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800af1a:	2303      	movs	r3, #3
 800af1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800af20:	e005      	b.n	800af2e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800af22:	4b54      	ldr	r3, [pc, #336]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af26:	f003 0302 	and.w	r3, r3, #2
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d0eb      	beq.n	800af06 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800af2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800af32:	2b00      	cmp	r3, #0
 800af34:	d129      	bne.n	800af8a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800af36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af3a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800af3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800af42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800af46:	d10e      	bne.n	800af66 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800af48:	4b4a      	ldr	r3, [pc, #296]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af4a:	691b      	ldr	r3, [r3, #16]
 800af4c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800af50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800af58:	091a      	lsrs	r2, r3, #4
 800af5a:	4b48      	ldr	r3, [pc, #288]	@ (800b07c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800af5c:	4013      	ands	r3, r2
 800af5e:	4a45      	ldr	r2, [pc, #276]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af60:	430b      	orrs	r3, r1
 800af62:	6113      	str	r3, [r2, #16]
 800af64:	e005      	b.n	800af72 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800af66:	4b43      	ldr	r3, [pc, #268]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af68:	691b      	ldr	r3, [r3, #16]
 800af6a:	4a42      	ldr	r2, [pc, #264]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af6c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800af70:	6113      	str	r3, [r2, #16]
 800af72:	4b40      	ldr	r3, [pc, #256]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af74:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800af76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af7a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800af7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800af82:	4a3c      	ldr	r2, [pc, #240]	@ (800b074 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af84:	430b      	orrs	r3, r1
 800af86:	6713      	str	r3, [r2, #112]	@ 0x70
 800af88:	e008      	b.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800af8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800af8e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800af92:	e003      	b.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800af98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800af9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa4:	f002 0301 	and.w	r3, r2, #1
 800afa8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800afac:	2300      	movs	r3, #0
 800afae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800afb2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800afb6:	460b      	mov	r3, r1
 800afb8:	4313      	orrs	r3, r2
 800afba:	f000 808f 	beq.w	800b0dc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800afbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800afc4:	2b28      	cmp	r3, #40	@ 0x28
 800afc6:	d871      	bhi.n	800b0ac <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800afc8:	a201      	add	r2, pc, #4	@ (adr r2, 800afd0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800afca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afce:	bf00      	nop
 800afd0:	0800b0b5 	.word	0x0800b0b5
 800afd4:	0800b0ad 	.word	0x0800b0ad
 800afd8:	0800b0ad 	.word	0x0800b0ad
 800afdc:	0800b0ad 	.word	0x0800b0ad
 800afe0:	0800b0ad 	.word	0x0800b0ad
 800afe4:	0800b0ad 	.word	0x0800b0ad
 800afe8:	0800b0ad 	.word	0x0800b0ad
 800afec:	0800b0ad 	.word	0x0800b0ad
 800aff0:	0800b081 	.word	0x0800b081
 800aff4:	0800b0ad 	.word	0x0800b0ad
 800aff8:	0800b0ad 	.word	0x0800b0ad
 800affc:	0800b0ad 	.word	0x0800b0ad
 800b000:	0800b0ad 	.word	0x0800b0ad
 800b004:	0800b0ad 	.word	0x0800b0ad
 800b008:	0800b0ad 	.word	0x0800b0ad
 800b00c:	0800b0ad 	.word	0x0800b0ad
 800b010:	0800b097 	.word	0x0800b097
 800b014:	0800b0ad 	.word	0x0800b0ad
 800b018:	0800b0ad 	.word	0x0800b0ad
 800b01c:	0800b0ad 	.word	0x0800b0ad
 800b020:	0800b0ad 	.word	0x0800b0ad
 800b024:	0800b0ad 	.word	0x0800b0ad
 800b028:	0800b0ad 	.word	0x0800b0ad
 800b02c:	0800b0ad 	.word	0x0800b0ad
 800b030:	0800b0b5 	.word	0x0800b0b5
 800b034:	0800b0ad 	.word	0x0800b0ad
 800b038:	0800b0ad 	.word	0x0800b0ad
 800b03c:	0800b0ad 	.word	0x0800b0ad
 800b040:	0800b0ad 	.word	0x0800b0ad
 800b044:	0800b0ad 	.word	0x0800b0ad
 800b048:	0800b0ad 	.word	0x0800b0ad
 800b04c:	0800b0ad 	.word	0x0800b0ad
 800b050:	0800b0b5 	.word	0x0800b0b5
 800b054:	0800b0ad 	.word	0x0800b0ad
 800b058:	0800b0ad 	.word	0x0800b0ad
 800b05c:	0800b0ad 	.word	0x0800b0ad
 800b060:	0800b0ad 	.word	0x0800b0ad
 800b064:	0800b0ad 	.word	0x0800b0ad
 800b068:	0800b0ad 	.word	0x0800b0ad
 800b06c:	0800b0ad 	.word	0x0800b0ad
 800b070:	0800b0b5 	.word	0x0800b0b5
 800b074:	58024400 	.word	0x58024400
 800b078:	58024800 	.word	0x58024800
 800b07c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b080:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b084:	3308      	adds	r3, #8
 800b086:	2101      	movs	r1, #1
 800b088:	4618      	mov	r0, r3
 800b08a:	f001 fdcb 	bl	800cc24 <RCCEx_PLL2_Config>
 800b08e:	4603      	mov	r3, r0
 800b090:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b094:	e00f      	b.n	800b0b6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b096:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b09a:	3328      	adds	r3, #40	@ 0x28
 800b09c:	2101      	movs	r1, #1
 800b09e:	4618      	mov	r0, r3
 800b0a0:	f001 fe72 	bl	800cd88 <RCCEx_PLL3_Config>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b0aa:	e004      	b.n	800b0b6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b0ac:	2301      	movs	r3, #1
 800b0ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b0b2:	e000      	b.n	800b0b6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800b0b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b0b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d10a      	bne.n	800b0d4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b0be:	4bbf      	ldr	r3, [pc, #764]	@ (800b3bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b0c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0c2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800b0c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b0cc:	4abb      	ldr	r2, [pc, #748]	@ (800b3bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b0ce:	430b      	orrs	r3, r1
 800b0d0:	6553      	str	r3, [r2, #84]	@ 0x54
 800b0d2:	e003      	b.n	800b0dc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b0d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b0dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0e4:	f002 0302 	and.w	r3, r2, #2
 800b0e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b0f2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800b0f6:	460b      	mov	r3, r1
 800b0f8:	4313      	orrs	r3, r2
 800b0fa:	d041      	beq.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b0fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b100:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b102:	2b05      	cmp	r3, #5
 800b104:	d824      	bhi.n	800b150 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800b106:	a201      	add	r2, pc, #4	@ (adr r2, 800b10c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800b108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b10c:	0800b159 	.word	0x0800b159
 800b110:	0800b125 	.word	0x0800b125
 800b114:	0800b13b 	.word	0x0800b13b
 800b118:	0800b159 	.word	0x0800b159
 800b11c:	0800b159 	.word	0x0800b159
 800b120:	0800b159 	.word	0x0800b159
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b128:	3308      	adds	r3, #8
 800b12a:	2101      	movs	r1, #1
 800b12c:	4618      	mov	r0, r3
 800b12e:	f001 fd79 	bl	800cc24 <RCCEx_PLL2_Config>
 800b132:	4603      	mov	r3, r0
 800b134:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b138:	e00f      	b.n	800b15a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b13a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b13e:	3328      	adds	r3, #40	@ 0x28
 800b140:	2101      	movs	r1, #1
 800b142:	4618      	mov	r0, r3
 800b144:	f001 fe20 	bl	800cd88 <RCCEx_PLL3_Config>
 800b148:	4603      	mov	r3, r0
 800b14a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b14e:	e004      	b.n	800b15a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b150:	2301      	movs	r3, #1
 800b152:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b156:	e000      	b.n	800b15a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800b158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b15a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d10a      	bne.n	800b178 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b162:	4b96      	ldr	r3, [pc, #600]	@ (800b3bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b166:	f023 0107 	bic.w	r1, r3, #7
 800b16a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b16e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b170:	4a92      	ldr	r2, [pc, #584]	@ (800b3bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b172:	430b      	orrs	r3, r1
 800b174:	6553      	str	r3, [r2, #84]	@ 0x54
 800b176:	e003      	b.n	800b180 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b178:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b17c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b184:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b188:	f002 0304 	and.w	r3, r2, #4
 800b18c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b190:	2300      	movs	r3, #0
 800b192:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b196:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b19a:	460b      	mov	r3, r1
 800b19c:	4313      	orrs	r3, r2
 800b19e:	d044      	beq.n	800b22a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b1a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b1a8:	2b05      	cmp	r3, #5
 800b1aa:	d825      	bhi.n	800b1f8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800b1ac:	a201      	add	r2, pc, #4	@ (adr r2, 800b1b4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800b1ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1b2:	bf00      	nop
 800b1b4:	0800b201 	.word	0x0800b201
 800b1b8:	0800b1cd 	.word	0x0800b1cd
 800b1bc:	0800b1e3 	.word	0x0800b1e3
 800b1c0:	0800b201 	.word	0x0800b201
 800b1c4:	0800b201 	.word	0x0800b201
 800b1c8:	0800b201 	.word	0x0800b201
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b1cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1d0:	3308      	adds	r3, #8
 800b1d2:	2101      	movs	r1, #1
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	f001 fd25 	bl	800cc24 <RCCEx_PLL2_Config>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b1e0:	e00f      	b.n	800b202 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b1e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1e6:	3328      	adds	r3, #40	@ 0x28
 800b1e8:	2101      	movs	r1, #1
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	f001 fdcc 	bl	800cd88 <RCCEx_PLL3_Config>
 800b1f0:	4603      	mov	r3, r0
 800b1f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b1f6:	e004      	b.n	800b202 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b1fe:	e000      	b.n	800b202 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800b200:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b202:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b206:	2b00      	cmp	r3, #0
 800b208:	d10b      	bne.n	800b222 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b20a:	4b6c      	ldr	r3, [pc, #432]	@ (800b3bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b20c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b20e:	f023 0107 	bic.w	r1, r3, #7
 800b212:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b21a:	4a68      	ldr	r2, [pc, #416]	@ (800b3bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b21c:	430b      	orrs	r3, r1
 800b21e:	6593      	str	r3, [r2, #88]	@ 0x58
 800b220:	e003      	b.n	800b22a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b222:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b226:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b22a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b232:	f002 0320 	and.w	r3, r2, #32
 800b236:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b23a:	2300      	movs	r3, #0
 800b23c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b240:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800b244:	460b      	mov	r3, r1
 800b246:	4313      	orrs	r3, r2
 800b248:	d055      	beq.n	800b2f6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b24a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b24e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b252:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b256:	d033      	beq.n	800b2c0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800b258:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b25c:	d82c      	bhi.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b25e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b262:	d02f      	beq.n	800b2c4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800b264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b268:	d826      	bhi.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b26a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b26e:	d02b      	beq.n	800b2c8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800b270:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b274:	d820      	bhi.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b276:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b27a:	d012      	beq.n	800b2a2 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800b27c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b280:	d81a      	bhi.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b282:	2b00      	cmp	r3, #0
 800b284:	d022      	beq.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800b286:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b28a:	d115      	bne.n	800b2b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b28c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b290:	3308      	adds	r3, #8
 800b292:	2100      	movs	r1, #0
 800b294:	4618      	mov	r0, r3
 800b296:	f001 fcc5 	bl	800cc24 <RCCEx_PLL2_Config>
 800b29a:	4603      	mov	r3, r0
 800b29c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b2a0:	e015      	b.n	800b2ce <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b2a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2a6:	3328      	adds	r3, #40	@ 0x28
 800b2a8:	2102      	movs	r1, #2
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f001 fd6c 	bl	800cd88 <RCCEx_PLL3_Config>
 800b2b0:	4603      	mov	r3, r0
 800b2b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b2b6:	e00a      	b.n	800b2ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b2b8:	2301      	movs	r3, #1
 800b2ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b2be:	e006      	b.n	800b2ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b2c0:	bf00      	nop
 800b2c2:	e004      	b.n	800b2ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b2c4:	bf00      	nop
 800b2c6:	e002      	b.n	800b2ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b2c8:	bf00      	nop
 800b2ca:	e000      	b.n	800b2ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b2cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d10b      	bne.n	800b2ee <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b2d6:	4b39      	ldr	r3, [pc, #228]	@ (800b3bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b2d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2da:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b2de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b2e6:	4a35      	ldr	r2, [pc, #212]	@ (800b3bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b2e8:	430b      	orrs	r3, r1
 800b2ea:	6553      	str	r3, [r2, #84]	@ 0x54
 800b2ec:	e003      	b.n	800b2f6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b2f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b2f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800b302:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b306:	2300      	movs	r3, #0
 800b308:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b30c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800b310:	460b      	mov	r3, r1
 800b312:	4313      	orrs	r3, r2
 800b314:	d058      	beq.n	800b3c8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b316:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b31a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b31e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b322:	d033      	beq.n	800b38c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800b324:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b328:	d82c      	bhi.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b32a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b32e:	d02f      	beq.n	800b390 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800b330:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b334:	d826      	bhi.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b336:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b33a:	d02b      	beq.n	800b394 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800b33c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b340:	d820      	bhi.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b342:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b346:	d012      	beq.n	800b36e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800b348:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b34c:	d81a      	bhi.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d022      	beq.n	800b398 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800b352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b356:	d115      	bne.n	800b384 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b358:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b35c:	3308      	adds	r3, #8
 800b35e:	2100      	movs	r1, #0
 800b360:	4618      	mov	r0, r3
 800b362:	f001 fc5f 	bl	800cc24 <RCCEx_PLL2_Config>
 800b366:	4603      	mov	r3, r0
 800b368:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b36c:	e015      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b36e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b372:	3328      	adds	r3, #40	@ 0x28
 800b374:	2102      	movs	r1, #2
 800b376:	4618      	mov	r0, r3
 800b378:	f001 fd06 	bl	800cd88 <RCCEx_PLL3_Config>
 800b37c:	4603      	mov	r3, r0
 800b37e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b382:	e00a      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b384:	2301      	movs	r3, #1
 800b386:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b38a:	e006      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b38c:	bf00      	nop
 800b38e:	e004      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b390:	bf00      	nop
 800b392:	e002      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b394:	bf00      	nop
 800b396:	e000      	b.n	800b39a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b398:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b39a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d10e      	bne.n	800b3c0 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b3a2:	4b06      	ldr	r3, [pc, #24]	@ (800b3bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b3a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b3a6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800b3aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b3b2:	4a02      	ldr	r2, [pc, #8]	@ (800b3bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b3b4:	430b      	orrs	r3, r1
 800b3b6:	6593      	str	r3, [r2, #88]	@ 0x58
 800b3b8:	e006      	b.n	800b3c8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800b3ba:	bf00      	nop
 800b3bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b3c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b3c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800b3d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b3d8:	2300      	movs	r3, #0
 800b3da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b3de:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800b3e2:	460b      	mov	r3, r1
 800b3e4:	4313      	orrs	r3, r2
 800b3e6:	d055      	beq.n	800b494 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b3e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b3f0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b3f4:	d033      	beq.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800b3f6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b3fa:	d82c      	bhi.n	800b456 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b3fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b400:	d02f      	beq.n	800b462 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800b402:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b406:	d826      	bhi.n	800b456 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b408:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b40c:	d02b      	beq.n	800b466 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800b40e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b412:	d820      	bhi.n	800b456 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b414:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b418:	d012      	beq.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800b41a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b41e:	d81a      	bhi.n	800b456 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b420:	2b00      	cmp	r3, #0
 800b422:	d022      	beq.n	800b46a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800b424:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b428:	d115      	bne.n	800b456 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b42a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b42e:	3308      	adds	r3, #8
 800b430:	2100      	movs	r1, #0
 800b432:	4618      	mov	r0, r3
 800b434:	f001 fbf6 	bl	800cc24 <RCCEx_PLL2_Config>
 800b438:	4603      	mov	r3, r0
 800b43a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b43e:	e015      	b.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b440:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b444:	3328      	adds	r3, #40	@ 0x28
 800b446:	2102      	movs	r1, #2
 800b448:	4618      	mov	r0, r3
 800b44a:	f001 fc9d 	bl	800cd88 <RCCEx_PLL3_Config>
 800b44e:	4603      	mov	r3, r0
 800b450:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b454:	e00a      	b.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b456:	2301      	movs	r3, #1
 800b458:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b45c:	e006      	b.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b45e:	bf00      	nop
 800b460:	e004      	b.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b462:	bf00      	nop
 800b464:	e002      	b.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b466:	bf00      	nop
 800b468:	e000      	b.n	800b46c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b46a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b46c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b470:	2b00      	cmp	r3, #0
 800b472:	d10b      	bne.n	800b48c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b474:	4ba0      	ldr	r3, [pc, #640]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b478:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800b47c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b480:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b484:	4a9c      	ldr	r2, [pc, #624]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b486:	430b      	orrs	r3, r1
 800b488:	6593      	str	r3, [r2, #88]	@ 0x58
 800b48a:	e003      	b.n	800b494 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b48c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b490:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800b494:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49c:	f002 0308 	and.w	r3, r2, #8
 800b4a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b4aa:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800b4ae:	460b      	mov	r3, r1
 800b4b0:	4313      	orrs	r3, r2
 800b4b2:	d01e      	beq.n	800b4f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800b4b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4c0:	d10c      	bne.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b4c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4c6:	3328      	adds	r3, #40	@ 0x28
 800b4c8:	2102      	movs	r1, #2
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f001 fc5c 	bl	800cd88 <RCCEx_PLL3_Config>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d002      	beq.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800b4d6:	2301      	movs	r3, #1
 800b4d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800b4dc:	4b86      	ldr	r3, [pc, #536]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b4de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4e0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b4e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b4ec:	4a82      	ldr	r2, [pc, #520]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b4ee:	430b      	orrs	r3, r1
 800b4f0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b4f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4fa:	f002 0310 	and.w	r3, r2, #16
 800b4fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b502:	2300      	movs	r3, #0
 800b504:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b508:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800b50c:	460b      	mov	r3, r1
 800b50e:	4313      	orrs	r3, r2
 800b510:	d01e      	beq.n	800b550 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b512:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b516:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b51a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b51e:	d10c      	bne.n	800b53a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b524:	3328      	adds	r3, #40	@ 0x28
 800b526:	2102      	movs	r1, #2
 800b528:	4618      	mov	r0, r3
 800b52a:	f001 fc2d 	bl	800cd88 <RCCEx_PLL3_Config>
 800b52e:	4603      	mov	r3, r0
 800b530:	2b00      	cmp	r3, #0
 800b532:	d002      	beq.n	800b53a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800b534:	2301      	movs	r3, #1
 800b536:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b53a:	4b6f      	ldr	r3, [pc, #444]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b53c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b53e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b542:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b546:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b54a:	4a6b      	ldr	r2, [pc, #428]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b54c:	430b      	orrs	r3, r1
 800b54e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b558:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b55c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b55e:	2300      	movs	r3, #0
 800b560:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b562:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800b566:	460b      	mov	r3, r1
 800b568:	4313      	orrs	r3, r2
 800b56a:	d03e      	beq.n	800b5ea <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b56c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b570:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b574:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b578:	d022      	beq.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800b57a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b57e:	d81b      	bhi.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800b580:	2b00      	cmp	r3, #0
 800b582:	d003      	beq.n	800b58c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800b584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b588:	d00b      	beq.n	800b5a2 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800b58a:	e015      	b.n	800b5b8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b58c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b590:	3308      	adds	r3, #8
 800b592:	2100      	movs	r1, #0
 800b594:	4618      	mov	r0, r3
 800b596:	f001 fb45 	bl	800cc24 <RCCEx_PLL2_Config>
 800b59a:	4603      	mov	r3, r0
 800b59c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b5a0:	e00f      	b.n	800b5c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b5a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5a6:	3328      	adds	r3, #40	@ 0x28
 800b5a8:	2102      	movs	r1, #2
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	f001 fbec 	bl	800cd88 <RCCEx_PLL3_Config>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b5b6:	e004      	b.n	800b5c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b5b8:	2301      	movs	r3, #1
 800b5ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b5be:	e000      	b.n	800b5c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800b5c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b5c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d10b      	bne.n	800b5e2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b5ca:	4b4b      	ldr	r3, [pc, #300]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b5cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b5ce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b5d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b5da:	4a47      	ldr	r2, [pc, #284]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b5dc:	430b      	orrs	r3, r1
 800b5de:	6593      	str	r3, [r2, #88]	@ 0x58
 800b5e0:	e003      	b.n	800b5ea <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5e6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b5ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b5f6:	673b      	str	r3, [r7, #112]	@ 0x70
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	677b      	str	r3, [r7, #116]	@ 0x74
 800b5fc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800b600:	460b      	mov	r3, r1
 800b602:	4313      	orrs	r3, r2
 800b604:	d03b      	beq.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b606:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b60a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b60e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b612:	d01f      	beq.n	800b654 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b614:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b618:	d818      	bhi.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b61a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b61e:	d003      	beq.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800b620:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b624:	d007      	beq.n	800b636 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800b626:	e011      	b.n	800b64c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b628:	4b33      	ldr	r3, [pc, #204]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b62a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b62c:	4a32      	ldr	r2, [pc, #200]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b62e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b632:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b634:	e00f      	b.n	800b656 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b636:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b63a:	3328      	adds	r3, #40	@ 0x28
 800b63c:	2101      	movs	r1, #1
 800b63e:	4618      	mov	r0, r3
 800b640:	f001 fba2 	bl	800cd88 <RCCEx_PLL3_Config>
 800b644:	4603      	mov	r3, r0
 800b646:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800b64a:	e004      	b.n	800b656 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b652:	e000      	b.n	800b656 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800b654:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b656:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d10b      	bne.n	800b676 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b65e:	4b26      	ldr	r3, [pc, #152]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b662:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b666:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b66a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b66e:	4a22      	ldr	r2, [pc, #136]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b670:	430b      	orrs	r3, r1
 800b672:	6553      	str	r3, [r2, #84]	@ 0x54
 800b674:	e003      	b.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b676:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b67a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b67e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b686:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800b68a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b68c:	2300      	movs	r3, #0
 800b68e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b690:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800b694:	460b      	mov	r3, r1
 800b696:	4313      	orrs	r3, r2
 800b698:	d034      	beq.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b69a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b69e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d003      	beq.n	800b6ac <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800b6a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6a8:	d007      	beq.n	800b6ba <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800b6aa:	e011      	b.n	800b6d0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b6ac:	4b12      	ldr	r3, [pc, #72]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6b0:	4a11      	ldr	r2, [pc, #68]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b6b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b6b8:	e00e      	b.n	800b6d8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b6ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6be:	3308      	adds	r3, #8
 800b6c0:	2102      	movs	r1, #2
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	f001 faae 	bl	800cc24 <RCCEx_PLL2_Config>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b6ce:	e003      	b.n	800b6d8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b6d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d10d      	bne.n	800b6fc <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b6e0:	4b05      	ldr	r3, [pc, #20]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b6e4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b6e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b6ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6ee:	4a02      	ldr	r2, [pc, #8]	@ (800b6f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6f0:	430b      	orrs	r3, r1
 800b6f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b6f4:	e006      	b.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800b6f6:	bf00      	nop
 800b6f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b700:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b704:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b70c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800b710:	663b      	str	r3, [r7, #96]	@ 0x60
 800b712:	2300      	movs	r3, #0
 800b714:	667b      	str	r3, [r7, #100]	@ 0x64
 800b716:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800b71a:	460b      	mov	r3, r1
 800b71c:	4313      	orrs	r3, r2
 800b71e:	d00c      	beq.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b720:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b724:	3328      	adds	r3, #40	@ 0x28
 800b726:	2102      	movs	r1, #2
 800b728:	4618      	mov	r0, r3
 800b72a:	f001 fb2d 	bl	800cd88 <RCCEx_PLL3_Config>
 800b72e:	4603      	mov	r3, r0
 800b730:	2b00      	cmp	r3, #0
 800b732:	d002      	beq.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800b734:	2301      	movs	r3, #1
 800b736:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b73a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b742:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800b746:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b748:	2300      	movs	r3, #0
 800b74a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b74c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800b750:	460b      	mov	r3, r1
 800b752:	4313      	orrs	r3, r2
 800b754:	d036      	beq.n	800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b756:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b75a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b75c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b760:	d018      	beq.n	800b794 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800b762:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b766:	d811      	bhi.n	800b78c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b768:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b76c:	d014      	beq.n	800b798 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800b76e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b772:	d80b      	bhi.n	800b78c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b774:	2b00      	cmp	r3, #0
 800b776:	d011      	beq.n	800b79c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800b778:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b77c:	d106      	bne.n	800b78c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b77e:	4bb7      	ldr	r3, [pc, #732]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b782:	4ab6      	ldr	r2, [pc, #728]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b784:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b788:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b78a:	e008      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b78c:	2301      	movs	r3, #1
 800b78e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b792:	e004      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b794:	bf00      	nop
 800b796:	e002      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b798:	bf00      	nop
 800b79a:	e000      	b.n	800b79e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b79c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b79e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d10a      	bne.n	800b7bc <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b7a6:	4bad      	ldr	r3, [pc, #692]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b7a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b7aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b7ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b7b4:	4aa9      	ldr	r2, [pc, #676]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b7b6:	430b      	orrs	r3, r1
 800b7b8:	6553      	str	r3, [r2, #84]	@ 0x54
 800b7ba:	e003      	b.n	800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b7c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b7c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7cc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b7d0:	653b      	str	r3, [r7, #80]	@ 0x50
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	657b      	str	r3, [r7, #84]	@ 0x54
 800b7d6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b7da:	460b      	mov	r3, r1
 800b7dc:	4313      	orrs	r3, r2
 800b7de:	d009      	beq.n	800b7f4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b7e0:	4b9e      	ldr	r3, [pc, #632]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b7e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7e4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b7e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b7ee:	4a9b      	ldr	r2, [pc, #620]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b7f0:	430b      	orrs	r3, r1
 800b7f2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b7f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7fc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b800:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b802:	2300      	movs	r3, #0
 800b804:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b806:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800b80a:	460b      	mov	r3, r1
 800b80c:	4313      	orrs	r3, r2
 800b80e:	d009      	beq.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b810:	4b92      	ldr	r3, [pc, #584]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b814:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800b818:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b81c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b81e:	4a8f      	ldr	r2, [pc, #572]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b820:	430b      	orrs	r3, r1
 800b822:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b824:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800b830:	643b      	str	r3, [r7, #64]	@ 0x40
 800b832:	2300      	movs	r3, #0
 800b834:	647b      	str	r3, [r7, #68]	@ 0x44
 800b836:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800b83a:	460b      	mov	r3, r1
 800b83c:	4313      	orrs	r3, r2
 800b83e:	d00e      	beq.n	800b85e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b840:	4b86      	ldr	r3, [pc, #536]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b842:	691b      	ldr	r3, [r3, #16]
 800b844:	4a85      	ldr	r2, [pc, #532]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b846:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b84a:	6113      	str	r3, [r2, #16]
 800b84c:	4b83      	ldr	r3, [pc, #524]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b84e:	6919      	ldr	r1, [r3, #16]
 800b850:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b854:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b858:	4a80      	ldr	r2, [pc, #512]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b85a:	430b      	orrs	r3, r1
 800b85c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b85e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b866:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800b86a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b86c:	2300      	movs	r3, #0
 800b86e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b870:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800b874:	460b      	mov	r3, r1
 800b876:	4313      	orrs	r3, r2
 800b878:	d009      	beq.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b87a:	4b78      	ldr	r3, [pc, #480]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b87c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b87e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b882:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b888:	4a74      	ldr	r2, [pc, #464]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b88a:	430b      	orrs	r3, r1
 800b88c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b88e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b896:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b89a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b89c:	2300      	movs	r3, #0
 800b89e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b8a0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800b8a4:	460b      	mov	r3, r1
 800b8a6:	4313      	orrs	r3, r2
 800b8a8:	d00a      	beq.n	800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b8aa:	4b6c      	ldr	r3, [pc, #432]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8ae:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800b8b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b8ba:	4a68      	ldr	r2, [pc, #416]	@ (800ba5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8bc:	430b      	orrs	r3, r1
 800b8be:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b8c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8c8:	2100      	movs	r1, #0
 800b8ca:	62b9      	str	r1, [r7, #40]	@ 0x28
 800b8cc:	f003 0301 	and.w	r3, r3, #1
 800b8d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b8d2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800b8d6:	460b      	mov	r3, r1
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	d011      	beq.n	800b900 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b8dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b8e0:	3308      	adds	r3, #8
 800b8e2:	2100      	movs	r1, #0
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	f001 f99d 	bl	800cc24 <RCCEx_PLL2_Config>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b8f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d003      	beq.n	800b900 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b8fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b900:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b904:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b908:	2100      	movs	r1, #0
 800b90a:	6239      	str	r1, [r7, #32]
 800b90c:	f003 0302 	and.w	r3, r3, #2
 800b910:	627b      	str	r3, [r7, #36]	@ 0x24
 800b912:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b916:	460b      	mov	r3, r1
 800b918:	4313      	orrs	r3, r2
 800b91a:	d011      	beq.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b91c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b920:	3308      	adds	r3, #8
 800b922:	2101      	movs	r1, #1
 800b924:	4618      	mov	r0, r3
 800b926:	f001 f97d 	bl	800cc24 <RCCEx_PLL2_Config>
 800b92a:	4603      	mov	r3, r0
 800b92c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b930:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b934:	2b00      	cmp	r3, #0
 800b936:	d003      	beq.n	800b940 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b938:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b93c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b948:	2100      	movs	r1, #0
 800b94a:	61b9      	str	r1, [r7, #24]
 800b94c:	f003 0304 	and.w	r3, r3, #4
 800b950:	61fb      	str	r3, [r7, #28]
 800b952:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b956:	460b      	mov	r3, r1
 800b958:	4313      	orrs	r3, r2
 800b95a:	d011      	beq.n	800b980 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b95c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b960:	3308      	adds	r3, #8
 800b962:	2102      	movs	r1, #2
 800b964:	4618      	mov	r0, r3
 800b966:	f001 f95d 	bl	800cc24 <RCCEx_PLL2_Config>
 800b96a:	4603      	mov	r3, r0
 800b96c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b970:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b974:	2b00      	cmp	r3, #0
 800b976:	d003      	beq.n	800b980 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b978:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b97c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b980:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b988:	2100      	movs	r1, #0
 800b98a:	6139      	str	r1, [r7, #16]
 800b98c:	f003 0308 	and.w	r3, r3, #8
 800b990:	617b      	str	r3, [r7, #20]
 800b992:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b996:	460b      	mov	r3, r1
 800b998:	4313      	orrs	r3, r2
 800b99a:	d011      	beq.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b99c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9a0:	3328      	adds	r3, #40	@ 0x28
 800b9a2:	2100      	movs	r1, #0
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	f001 f9ef 	bl	800cd88 <RCCEx_PLL3_Config>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800b9b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d003      	beq.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b9bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b9c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c8:	2100      	movs	r1, #0
 800b9ca:	60b9      	str	r1, [r7, #8]
 800b9cc:	f003 0310 	and.w	r3, r3, #16
 800b9d0:	60fb      	str	r3, [r7, #12]
 800b9d2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b9d6:	460b      	mov	r3, r1
 800b9d8:	4313      	orrs	r3, r2
 800b9da:	d011      	beq.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b9dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b9e0:	3328      	adds	r3, #40	@ 0x28
 800b9e2:	2101      	movs	r1, #1
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	f001 f9cf 	bl	800cd88 <RCCEx_PLL3_Config>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b9f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d003      	beq.n	800ba00 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b9fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800ba00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba08:	2100      	movs	r1, #0
 800ba0a:	6039      	str	r1, [r7, #0]
 800ba0c:	f003 0320 	and.w	r3, r3, #32
 800ba10:	607b      	str	r3, [r7, #4]
 800ba12:	e9d7 1200 	ldrd	r1, r2, [r7]
 800ba16:	460b      	mov	r3, r1
 800ba18:	4313      	orrs	r3, r2
 800ba1a:	d011      	beq.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ba1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ba20:	3328      	adds	r3, #40	@ 0x28
 800ba22:	2102      	movs	r1, #2
 800ba24:	4618      	mov	r0, r3
 800ba26:	f001 f9af 	bl	800cd88 <RCCEx_PLL3_Config>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800ba30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d003      	beq.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ba3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800ba40:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d101      	bne.n	800ba4c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800ba48:	2300      	movs	r3, #0
 800ba4a:	e000      	b.n	800ba4e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800ba4c:	2301      	movs	r3, #1
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800ba54:	46bd      	mov	sp, r7
 800ba56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ba5a:	bf00      	nop
 800ba5c:	58024400 	.word	0x58024400

0800ba60 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b090      	sub	sp, #64	@ 0x40
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ba6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba6e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800ba72:	430b      	orrs	r3, r1
 800ba74:	f040 8094 	bne.w	800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800ba78:	4b9b      	ldr	r3, [pc, #620]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ba7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba7c:	f003 0307 	and.w	r3, r3, #7
 800ba80:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ba82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba84:	2b04      	cmp	r3, #4
 800ba86:	f200 8087 	bhi.w	800bb98 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800ba8a:	a201      	add	r2, pc, #4	@ (adr r2, 800ba90 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800ba8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba90:	0800baa5 	.word	0x0800baa5
 800ba94:	0800bacd 	.word	0x0800bacd
 800ba98:	0800baf5 	.word	0x0800baf5
 800ba9c:	0800bb91 	.word	0x0800bb91
 800baa0:	0800bb1d 	.word	0x0800bb1d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800baa4:	4b90      	ldr	r3, [pc, #576]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800baac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bab0:	d108      	bne.n	800bac4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bab2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bab6:	4618      	mov	r0, r3
 800bab8:	f000 ff62 	bl	800c980 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800babc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800babe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bac0:	f000 bc93 	b.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bac4:	2300      	movs	r3, #0
 800bac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bac8:	f000 bc8f 	b.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bacc:	4b86      	ldr	r3, [pc, #536]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bad4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bad8:	d108      	bne.n	800baec <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bada:	f107 0318 	add.w	r3, r7, #24
 800bade:	4618      	mov	r0, r3
 800bae0:	f000 fca6 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bae4:	69bb      	ldr	r3, [r7, #24]
 800bae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bae8:	f000 bc7f 	b.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800baec:	2300      	movs	r3, #0
 800baee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800baf0:	f000 bc7b 	b.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800baf4:	4b7c      	ldr	r3, [pc, #496]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bafc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb00:	d108      	bne.n	800bb14 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb02:	f107 030c 	add.w	r3, r7, #12
 800bb06:	4618      	mov	r0, r3
 800bb08:	f000 fde6 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb10:	f000 bc6b 	b.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bb14:	2300      	movs	r3, #0
 800bb16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb18:	f000 bc67 	b.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bb1c:	4b72      	ldr	r3, [pc, #456]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bb24:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bb26:	4b70      	ldr	r3, [pc, #448]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	f003 0304 	and.w	r3, r3, #4
 800bb2e:	2b04      	cmp	r3, #4
 800bb30:	d10c      	bne.n	800bb4c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800bb32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d109      	bne.n	800bb4c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bb38:	4b6b      	ldr	r3, [pc, #428]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	08db      	lsrs	r3, r3, #3
 800bb3e:	f003 0303 	and.w	r3, r3, #3
 800bb42:	4a6a      	ldr	r2, [pc, #424]	@ (800bcec <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bb44:	fa22 f303 	lsr.w	r3, r2, r3
 800bb48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb4a:	e01f      	b.n	800bb8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bb4c:	4b66      	ldr	r3, [pc, #408]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb58:	d106      	bne.n	800bb68 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800bb5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb60:	d102      	bne.n	800bb68 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bb62:	4b63      	ldr	r3, [pc, #396]	@ (800bcf0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800bb64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb66:	e011      	b.n	800bb8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bb68:	4b5f      	ldr	r3, [pc, #380]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb74:	d106      	bne.n	800bb84 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800bb76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb7c:	d102      	bne.n	800bb84 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bb7e:	4b5d      	ldr	r3, [pc, #372]	@ (800bcf4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bb80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb82:	e003      	b.n	800bb8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bb84:	2300      	movs	r3, #0
 800bb86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bb88:	f000 bc2f 	b.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bb8c:	f000 bc2d 	b.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bb90:	4b59      	ldr	r3, [pc, #356]	@ (800bcf8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bb92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb94:	f000 bc29 	b.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb9c:	f000 bc25 	b.w	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800bba0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bba4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800bba8:	430b      	orrs	r3, r1
 800bbaa:	f040 80a7 	bne.w	800bcfc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800bbae:	4b4e      	ldr	r3, [pc, #312]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bbb2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800bbb6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bbb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bbbe:	d054      	beq.n	800bc6a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800bbc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbc2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800bbc6:	f200 808b 	bhi.w	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bbca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbcc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bbd0:	f000 8083 	beq.w	800bcda <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800bbd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbd6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800bbda:	f200 8081 	bhi.w	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bbde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbe0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bbe4:	d02f      	beq.n	800bc46 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800bbe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbe8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800bbec:	d878      	bhi.n	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bbee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d004      	beq.n	800bbfe <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800bbf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbf6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bbfa:	d012      	beq.n	800bc22 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800bbfc:	e070      	b.n	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bbfe:	4b3a      	ldr	r3, [pc, #232]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bc06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bc0a:	d107      	bne.n	800bc1c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bc0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bc10:	4618      	mov	r0, r3
 800bc12:	f000 feb5 	bl	800c980 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bc16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc1a:	e3e6      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc20:	e3e3      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bc22:	4b31      	ldr	r3, [pc, #196]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bc2e:	d107      	bne.n	800bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc30:	f107 0318 	add.w	r3, r7, #24
 800bc34:	4618      	mov	r0, r3
 800bc36:	f000 fbfb 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bc3a:	69bb      	ldr	r3, [r7, #24]
 800bc3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc3e:	e3d4      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc40:	2300      	movs	r3, #0
 800bc42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc44:	e3d1      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bc46:	4b28      	ldr	r3, [pc, #160]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc52:	d107      	bne.n	800bc64 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc54:	f107 030c 	add.w	r3, r7, #12
 800bc58:	4618      	mov	r0, r3
 800bc5a:	f000 fd3d 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bc5e:	68fb      	ldr	r3, [r7, #12]
 800bc60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc62:	e3c2      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc64:	2300      	movs	r3, #0
 800bc66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc68:	e3bf      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bc6a:	4b1f      	ldr	r3, [pc, #124]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bc72:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bc74:	4b1c      	ldr	r3, [pc, #112]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f003 0304 	and.w	r3, r3, #4
 800bc7c:	2b04      	cmp	r3, #4
 800bc7e:	d10c      	bne.n	800bc9a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800bc80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d109      	bne.n	800bc9a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc86:	4b18      	ldr	r3, [pc, #96]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	08db      	lsrs	r3, r3, #3
 800bc8c:	f003 0303 	and.w	r3, r3, #3
 800bc90:	4a16      	ldr	r2, [pc, #88]	@ (800bcec <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bc92:	fa22 f303 	lsr.w	r3, r2, r3
 800bc96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bc98:	e01e      	b.n	800bcd8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bc9a:	4b13      	ldr	r3, [pc, #76]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bca2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bca6:	d106      	bne.n	800bcb6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800bca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bcae:	d102      	bne.n	800bcb6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bcb0:	4b0f      	ldr	r3, [pc, #60]	@ (800bcf0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800bcb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bcb4:	e010      	b.n	800bcd8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bcb6:	4b0c      	ldr	r3, [pc, #48]	@ (800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bcbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcc2:	d106      	bne.n	800bcd2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800bcc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bcca:	d102      	bne.n	800bcd2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bccc:	4b09      	ldr	r3, [pc, #36]	@ (800bcf4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bcce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bcd0:	e002      	b.n	800bcd8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bcd6:	e388      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bcd8:	e387      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bcda:	4b07      	ldr	r3, [pc, #28]	@ (800bcf8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bcdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcde:	e384      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bce0:	2300      	movs	r3, #0
 800bce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bce4:	e381      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bce6:	bf00      	nop
 800bce8:	58024400 	.word	0x58024400
 800bcec:	03d09000 	.word	0x03d09000
 800bcf0:	003d0900 	.word	0x003d0900
 800bcf4:	02dc6c00 	.word	0x02dc6c00
 800bcf8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800bcfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd00:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800bd04:	430b      	orrs	r3, r1
 800bd06:	f040 809c 	bne.w	800be42 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800bd0a:	4b9e      	ldr	r3, [pc, #632]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bd0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd0e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800bd12:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800bd14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bd1a:	d054      	beq.n	800bdc6 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800bd1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd1e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800bd22:	f200 808b 	bhi.w	800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800bd26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd28:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bd2c:	f000 8083 	beq.w	800be36 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800bd30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd32:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800bd36:	f200 8081 	bhi.w	800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800bd3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bd40:	d02f      	beq.n	800bda2 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800bd42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bd48:	d878      	bhi.n	800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800bd4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d004      	beq.n	800bd5a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800bd50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bd56:	d012      	beq.n	800bd7e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800bd58:	e070      	b.n	800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bd5a:	4b8a      	ldr	r3, [pc, #552]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bd62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bd66:	d107      	bne.n	800bd78 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bd68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f000 fe07 	bl	800c980 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bd72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd76:	e338      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd78:	2300      	movs	r3, #0
 800bd7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd7c:	e335      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bd7e:	4b81      	ldr	r3, [pc, #516]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bd86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bd8a:	d107      	bne.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd8c:	f107 0318 	add.w	r3, r7, #24
 800bd90:	4618      	mov	r0, r3
 800bd92:	f000 fb4d 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bd96:	69bb      	ldr	r3, [r7, #24]
 800bd98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd9a:	e326      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bda0:	e323      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bda2:	4b78      	ldr	r3, [pc, #480]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bdaa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bdae:	d107      	bne.n	800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bdb0:	f107 030c 	add.w	r3, r7, #12
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f000 fc8f 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bdbe:	e314      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdc4:	e311      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bdc6:	4b6f      	ldr	r3, [pc, #444]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bdc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bdce:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bdd0:	4b6c      	ldr	r3, [pc, #432]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	f003 0304 	and.w	r3, r3, #4
 800bdd8:	2b04      	cmp	r3, #4
 800bdda:	d10c      	bne.n	800bdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800bddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d109      	bne.n	800bdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bde2:	4b68      	ldr	r3, [pc, #416]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	08db      	lsrs	r3, r3, #3
 800bde8:	f003 0303 	and.w	r3, r3, #3
 800bdec:	4a66      	ldr	r2, [pc, #408]	@ (800bf88 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800bdee:	fa22 f303 	lsr.w	r3, r2, r3
 800bdf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bdf4:	e01e      	b.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bdf6:	4b63      	ldr	r3, [pc, #396]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bdfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be02:	d106      	bne.n	800be12 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800be04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be0a:	d102      	bne.n	800be12 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800be0c:	4b5f      	ldr	r3, [pc, #380]	@ (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800be0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800be10:	e010      	b.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800be12:	4b5c      	ldr	r3, [pc, #368]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800be1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800be1e:	d106      	bne.n	800be2e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800be20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be26:	d102      	bne.n	800be2e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800be28:	4b59      	ldr	r3, [pc, #356]	@ (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800be2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800be2c:	e002      	b.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800be2e:	2300      	movs	r3, #0
 800be30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800be32:	e2da      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800be34:	e2d9      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800be36:	4b57      	ldr	r3, [pc, #348]	@ (800bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800be38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be3a:	e2d6      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800be3c:	2300      	movs	r3, #0
 800be3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be40:	e2d3      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800be42:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be46:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800be4a:	430b      	orrs	r3, r1
 800be4c:	f040 80a7 	bne.w	800bf9e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800be50:	4b4c      	ldr	r3, [pc, #304]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800be54:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800be58:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800be5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800be60:	d055      	beq.n	800bf0e <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800be62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be64:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800be68:	f200 8096 	bhi.w	800bf98 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800be6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be6e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800be72:	f000 8084 	beq.w	800bf7e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800be76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be78:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800be7c:	f200 808c 	bhi.w	800bf98 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800be80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be86:	d030      	beq.n	800beea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800be88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be8e:	f200 8083 	bhi.w	800bf98 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800be92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be94:	2b00      	cmp	r3, #0
 800be96:	d004      	beq.n	800bea2 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800be98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be9e:	d012      	beq.n	800bec6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800bea0:	e07a      	b.n	800bf98 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bea2:	4b38      	ldr	r3, [pc, #224]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800beaa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800beae:	d107      	bne.n	800bec0 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800beb0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800beb4:	4618      	mov	r0, r3
 800beb6:	f000 fd63 	bl	800c980 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800beba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bebc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bebe:	e294      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bec0:	2300      	movs	r3, #0
 800bec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bec4:	e291      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bec6:	4b2f      	ldr	r3, [pc, #188]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bece:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bed2:	d107      	bne.n	800bee4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bed4:	f107 0318 	add.w	r3, r7, #24
 800bed8:	4618      	mov	r0, r3
 800beda:	f000 faa9 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bede:	69bb      	ldr	r3, [r7, #24]
 800bee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bee2:	e282      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bee4:	2300      	movs	r3, #0
 800bee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bee8:	e27f      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800beea:	4b26      	ldr	r3, [pc, #152]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bef2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bef6:	d107      	bne.n	800bf08 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bef8:	f107 030c 	add.w	r3, r7, #12
 800befc:	4618      	mov	r0, r3
 800befe:	f000 fbeb 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf06:	e270      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf08:	2300      	movs	r3, #0
 800bf0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf0c:	e26d      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bf0e:	4b1d      	ldr	r3, [pc, #116]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bf12:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bf16:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bf18:	4b1a      	ldr	r3, [pc, #104]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	f003 0304 	and.w	r3, r3, #4
 800bf20:	2b04      	cmp	r3, #4
 800bf22:	d10c      	bne.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800bf24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d109      	bne.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf2a:	4b16      	ldr	r3, [pc, #88]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	08db      	lsrs	r3, r3, #3
 800bf30:	f003 0303 	and.w	r3, r3, #3
 800bf34:	4a14      	ldr	r2, [pc, #80]	@ (800bf88 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800bf36:	fa22 f303 	lsr.w	r3, r2, r3
 800bf3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf3c:	e01e      	b.n	800bf7c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bf3e:	4b11      	ldr	r3, [pc, #68]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bf4a:	d106      	bne.n	800bf5a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800bf4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf52:	d102      	bne.n	800bf5a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bf54:	4b0d      	ldr	r3, [pc, #52]	@ (800bf8c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800bf56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf58:	e010      	b.n	800bf7c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bf5a:	4b0a      	ldr	r3, [pc, #40]	@ (800bf84 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bf62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bf66:	d106      	bne.n	800bf76 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800bf68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf6e:	d102      	bne.n	800bf76 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bf70:	4b07      	ldr	r3, [pc, #28]	@ (800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bf72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bf74:	e002      	b.n	800bf7c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bf76:	2300      	movs	r3, #0
 800bf78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bf7a:	e236      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bf7c:	e235      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bf7e:	4b05      	ldr	r3, [pc, #20]	@ (800bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bf80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf82:	e232      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bf84:	58024400 	.word	0x58024400
 800bf88:	03d09000 	.word	0x03d09000
 800bf8c:	003d0900 	.word	0x003d0900
 800bf90:	02dc6c00 	.word	0x02dc6c00
 800bf94:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800bf98:	2300      	movs	r3, #0
 800bf9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf9c:	e225      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800bf9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bfa2:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800bfa6:	430b      	orrs	r3, r1
 800bfa8:	f040 8085 	bne.w	800c0b6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800bfac:	4b9c      	ldr	r3, [pc, #624]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bfae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bfb0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800bfb4:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800bfb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfb8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bfbc:	d06b      	beq.n	800c096 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800bfbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bfc4:	d874      	bhi.n	800c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bfc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bfcc:	d056      	beq.n	800c07c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800bfce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfd0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bfd4:	d86c      	bhi.n	800c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bfd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bfdc:	d03b      	beq.n	800c056 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800bfde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bfe4:	d864      	bhi.n	800c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bfe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bfec:	d021      	beq.n	800c032 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800bfee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bff0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bff4:	d85c      	bhi.n	800c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d004      	beq.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800bffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bffe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c002:	d004      	beq.n	800c00e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800c004:	e054      	b.n	800c0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c006:	f7fe fb5f 	bl	800a6c8 <HAL_RCC_GetPCLK1Freq>
 800c00a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c00c:	e1ed      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c00e:	4b84      	ldr	r3, [pc, #528]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c016:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c01a:	d107      	bne.n	800c02c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c01c:	f107 0318 	add.w	r3, r7, #24
 800c020:	4618      	mov	r0, r3
 800c022:	f000 fa05 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c026:	69fb      	ldr	r3, [r7, #28]
 800c028:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c02a:	e1de      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c02c:	2300      	movs	r3, #0
 800c02e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c030:	e1db      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c032:	4b7b      	ldr	r3, [pc, #492]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c03a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c03e:	d107      	bne.n	800c050 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c040:	f107 030c 	add.w	r3, r7, #12
 800c044:	4618      	mov	r0, r3
 800c046:	f000 fb47 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c04a:	693b      	ldr	r3, [r7, #16]
 800c04c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c04e:	e1cc      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c050:	2300      	movs	r3, #0
 800c052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c054:	e1c9      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c056:	4b72      	ldr	r3, [pc, #456]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	f003 0304 	and.w	r3, r3, #4
 800c05e:	2b04      	cmp	r3, #4
 800c060:	d109      	bne.n	800c076 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c062:	4b6f      	ldr	r3, [pc, #444]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	08db      	lsrs	r3, r3, #3
 800c068:	f003 0303 	and.w	r3, r3, #3
 800c06c:	4a6d      	ldr	r2, [pc, #436]	@ (800c224 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c06e:	fa22 f303 	lsr.w	r3, r2, r3
 800c072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c074:	e1b9      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c076:	2300      	movs	r3, #0
 800c078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c07a:	e1b6      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c07c:	4b68      	ldr	r3, [pc, #416]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c084:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c088:	d102      	bne.n	800c090 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800c08a:	4b67      	ldr	r3, [pc, #412]	@ (800c228 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c08c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c08e:	e1ac      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c090:	2300      	movs	r3, #0
 800c092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c094:	e1a9      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c096:	4b62      	ldr	r3, [pc, #392]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c09e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c0a2:	d102      	bne.n	800c0aa <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800c0a4:	4b61      	ldr	r3, [pc, #388]	@ (800c22c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c0a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0a8:	e19f      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0ae:	e19c      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0b4:	e199      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c0b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c0ba:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800c0be:	430b      	orrs	r3, r1
 800c0c0:	d173      	bne.n	800c1aa <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c0c2:	4b57      	ldr	r3, [pc, #348]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c0c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c0c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c0ca:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c0cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c0d2:	d02f      	beq.n	800c134 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800c0d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c0da:	d863      	bhi.n	800c1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800c0dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d004      	beq.n	800c0ec <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800c0e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c0e8:	d012      	beq.n	800c110 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800c0ea:	e05b      	b.n	800c1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c0ec:	4b4c      	ldr	r3, [pc, #304]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c0f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c0f8:	d107      	bne.n	800c10a <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0fa:	f107 0318 	add.w	r3, r7, #24
 800c0fe:	4618      	mov	r0, r3
 800c100:	f000 f996 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c104:	69bb      	ldr	r3, [r7, #24]
 800c106:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c108:	e16f      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c10a:	2300      	movs	r3, #0
 800c10c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c10e:	e16c      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c110:	4b43      	ldr	r3, [pc, #268]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c118:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c11c:	d107      	bne.n	800c12e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c11e:	f107 030c 	add.w	r3, r7, #12
 800c122:	4618      	mov	r0, r3
 800c124:	f000 fad8 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c12c:	e15d      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c12e:	2300      	movs	r3, #0
 800c130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c132:	e15a      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c134:	4b3a      	ldr	r3, [pc, #232]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c138:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c13c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c13e:	4b38      	ldr	r3, [pc, #224]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	f003 0304 	and.w	r3, r3, #4
 800c146:	2b04      	cmp	r3, #4
 800c148:	d10c      	bne.n	800c164 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800c14a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d109      	bne.n	800c164 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c150:	4b33      	ldr	r3, [pc, #204]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	08db      	lsrs	r3, r3, #3
 800c156:	f003 0303 	and.w	r3, r3, #3
 800c15a:	4a32      	ldr	r2, [pc, #200]	@ (800c224 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c15c:	fa22 f303 	lsr.w	r3, r2, r3
 800c160:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c162:	e01e      	b.n	800c1a2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c164:	4b2e      	ldr	r3, [pc, #184]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c16c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c170:	d106      	bne.n	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800c172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c174:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c178:	d102      	bne.n	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c17a:	4b2b      	ldr	r3, [pc, #172]	@ (800c228 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c17c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c17e:	e010      	b.n	800c1a2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c180:	4b27      	ldr	r3, [pc, #156]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c188:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c18c:	d106      	bne.n	800c19c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800c18e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c190:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c194:	d102      	bne.n	800c19c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c196:	4b25      	ldr	r3, [pc, #148]	@ (800c22c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c198:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c19a:	e002      	b.n	800c1a2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c19c:	2300      	movs	r3, #0
 800c19e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c1a0:	e123      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c1a2:	e122      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1a8:	e11f      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c1aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1ae:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800c1b2:	430b      	orrs	r3, r1
 800c1b4:	d13c      	bne.n	800c230 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c1b6:	4b1a      	ldr	r3, [pc, #104]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c1ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c1be:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c1c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d004      	beq.n	800c1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800c1c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c1c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c1cc:	d012      	beq.n	800c1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800c1ce:	e023      	b.n	800c218 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c1d0:	4b13      	ldr	r3, [pc, #76]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c1d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c1dc:	d107      	bne.n	800c1ee <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c1de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f000 fbcc 	bl	800c980 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c1e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1ec:	e0fd      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1f2:	e0fa      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c1f4:	4b0a      	ldr	r3, [pc, #40]	@ (800c220 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c1fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c200:	d107      	bne.n	800c212 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c202:	f107 0318 	add.w	r3, r7, #24
 800c206:	4618      	mov	r0, r3
 800c208:	f000 f912 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c20c:	6a3b      	ldr	r3, [r7, #32]
 800c20e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c210:	e0eb      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c212:	2300      	movs	r3, #0
 800c214:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c216:	e0e8      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c218:	2300      	movs	r3, #0
 800c21a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c21c:	e0e5      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c21e:	bf00      	nop
 800c220:	58024400 	.word	0x58024400
 800c224:	03d09000 	.word	0x03d09000
 800c228:	003d0900 	.word	0x003d0900
 800c22c:	02dc6c00 	.word	0x02dc6c00
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c230:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c234:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800c238:	430b      	orrs	r3, r1
 800c23a:	f040 8085 	bne.w	800c348 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c23e:	4b6d      	ldr	r3, [pc, #436]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c242:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800c246:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c24a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c24e:	d06b      	beq.n	800c328 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800c250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c252:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c256:	d874      	bhi.n	800c342 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c25a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c25e:	d056      	beq.n	800c30e <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800c260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c266:	d86c      	bhi.n	800c342 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c26a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c26e:	d03b      	beq.n	800c2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800c270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c272:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c276:	d864      	bhi.n	800c342 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c27a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c27e:	d021      	beq.n	800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800c280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c286:	d85c      	bhi.n	800c342 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d004      	beq.n	800c298 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800c28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c290:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c294:	d004      	beq.n	800c2a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800c296:	e054      	b.n	800c342 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c298:	f000 f8b4 	bl	800c404 <HAL_RCCEx_GetD3PCLK1Freq>
 800c29c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c29e:	e0a4      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c2a0:	4b54      	ldr	r3, [pc, #336]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c2a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c2ac:	d107      	bne.n	800c2be <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c2ae:	f107 0318 	add.w	r3, r7, #24
 800c2b2:	4618      	mov	r0, r3
 800c2b4:	f000 f8bc 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c2b8:	69fb      	ldr	r3, [r7, #28]
 800c2ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2bc:	e095      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c2be:	2300      	movs	r3, #0
 800c2c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2c2:	e092      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c2c4:	4b4b      	ldr	r3, [pc, #300]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c2cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c2d0:	d107      	bne.n	800c2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c2d2:	f107 030c 	add.w	r3, r7, #12
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f000 f9fe 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c2dc:	693b      	ldr	r3, [r7, #16]
 800c2de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c2e0:	e083      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2e6:	e080      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c2e8:	4b42      	ldr	r3, [pc, #264]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	f003 0304 	and.w	r3, r3, #4
 800c2f0:	2b04      	cmp	r3, #4
 800c2f2:	d109      	bne.n	800c308 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c2f4:	4b3f      	ldr	r3, [pc, #252]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	08db      	lsrs	r3, r3, #3
 800c2fa:	f003 0303 	and.w	r3, r3, #3
 800c2fe:	4a3e      	ldr	r2, [pc, #248]	@ (800c3f8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800c300:	fa22 f303 	lsr.w	r3, r2, r3
 800c304:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c306:	e070      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c308:	2300      	movs	r3, #0
 800c30a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c30c:	e06d      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c30e:	4b39      	ldr	r3, [pc, #228]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c31a:	d102      	bne.n	800c322 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800c31c:	4b37      	ldr	r3, [pc, #220]	@ (800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800c31e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c320:	e063      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c322:	2300      	movs	r3, #0
 800c324:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c326:	e060      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c328:	4b32      	ldr	r3, [pc, #200]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c330:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c334:	d102      	bne.n	800c33c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800c336:	4b32      	ldr	r3, [pc, #200]	@ (800c400 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c338:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c33a:	e056      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c33c:	2300      	movs	r3, #0
 800c33e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c340:	e053      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c342:	2300      	movs	r3, #0
 800c344:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c346:	e050      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c348:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c34c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800c350:	430b      	orrs	r3, r1
 800c352:	d148      	bne.n	800c3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c354:	4b27      	ldr	r3, [pc, #156]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c356:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c358:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c35c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c35e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c360:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c364:	d02a      	beq.n	800c3bc <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800c366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c368:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c36c:	d838      	bhi.n	800c3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800c36e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c370:	2b00      	cmp	r3, #0
 800c372:	d004      	beq.n	800c37e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800c374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c376:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c37a:	d00d      	beq.n	800c398 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800c37c:	e030      	b.n	800c3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c37e:	4b1d      	ldr	r3, [pc, #116]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c386:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c38a:	d102      	bne.n	800c392 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800c38c:	4b1c      	ldr	r3, [pc, #112]	@ (800c400 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c38e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c390:	e02b      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c392:	2300      	movs	r3, #0
 800c394:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c396:	e028      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c398:	4b16      	ldr	r3, [pc, #88]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c3a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c3a4:	d107      	bne.n	800c3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c3a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f000 fae8 	bl	800c980 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c3b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3b4:	e019      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3ba:	e016      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c3bc:	4b0d      	ldr	r3, [pc, #52]	@ (800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c3c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c3c8:	d107      	bne.n	800c3da <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c3ca:	f107 0318 	add.w	r3, r7, #24
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f000 f82e 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c3d4:	69fb      	ldr	r3, [r7, #28]
 800c3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3d8:	e007      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c3da:	2300      	movs	r3, #0
 800c3dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3de:	e004      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3e4:	e001      	b.n	800c3ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800c3ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	3740      	adds	r7, #64	@ 0x40
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	bd80      	pop	{r7, pc}
 800c3f4:	58024400 	.word	0x58024400
 800c3f8:	03d09000 	.word	0x03d09000
 800c3fc:	003d0900 	.word	0x003d0900
 800c400:	02dc6c00 	.word	0x02dc6c00

0800c404 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c408:	f7fe f92e 	bl	800a668 <HAL_RCC_GetHCLKFreq>
 800c40c:	4602      	mov	r2, r0
 800c40e:	4b06      	ldr	r3, [pc, #24]	@ (800c428 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c410:	6a1b      	ldr	r3, [r3, #32]
 800c412:	091b      	lsrs	r3, r3, #4
 800c414:	f003 0307 	and.w	r3, r3, #7
 800c418:	4904      	ldr	r1, [pc, #16]	@ (800c42c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c41a:	5ccb      	ldrb	r3, [r1, r3]
 800c41c:	f003 031f 	and.w	r3, r3, #31
 800c420:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c424:	4618      	mov	r0, r3
 800c426:	bd80      	pop	{r7, pc}
 800c428:	58024400 	.word	0x58024400
 800c42c:	08018b14 	.word	0x08018b14

0800c430 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c430:	b480      	push	{r7}
 800c432:	b089      	sub	sp, #36	@ 0x24
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c438:	4ba1      	ldr	r3, [pc, #644]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c43a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c43c:	f003 0303 	and.w	r3, r3, #3
 800c440:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c442:	4b9f      	ldr	r3, [pc, #636]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c446:	0b1b      	lsrs	r3, r3, #12
 800c448:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c44c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c44e:	4b9c      	ldr	r3, [pc, #624]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c452:	091b      	lsrs	r3, r3, #4
 800c454:	f003 0301 	and.w	r3, r3, #1
 800c458:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c45a:	4b99      	ldr	r3, [pc, #612]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c45c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c45e:	08db      	lsrs	r3, r3, #3
 800c460:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c464:	693a      	ldr	r2, [r7, #16]
 800c466:	fb02 f303 	mul.w	r3, r2, r3
 800c46a:	ee07 3a90 	vmov	s15, r3
 800c46e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c472:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	f000 8111 	beq.w	800c6a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c47e:	69bb      	ldr	r3, [r7, #24]
 800c480:	2b02      	cmp	r3, #2
 800c482:	f000 8083 	beq.w	800c58c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c486:	69bb      	ldr	r3, [r7, #24]
 800c488:	2b02      	cmp	r3, #2
 800c48a:	f200 80a1 	bhi.w	800c5d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c48e:	69bb      	ldr	r3, [r7, #24]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d003      	beq.n	800c49c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c494:	69bb      	ldr	r3, [r7, #24]
 800c496:	2b01      	cmp	r3, #1
 800c498:	d056      	beq.n	800c548 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c49a:	e099      	b.n	800c5d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c49c:	4b88      	ldr	r3, [pc, #544]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	f003 0320 	and.w	r3, r3, #32
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d02d      	beq.n	800c504 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c4a8:	4b85      	ldr	r3, [pc, #532]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	08db      	lsrs	r3, r3, #3
 800c4ae:	f003 0303 	and.w	r3, r3, #3
 800c4b2:	4a84      	ldr	r2, [pc, #528]	@ (800c6c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c4b4:	fa22 f303 	lsr.w	r3, r2, r3
 800c4b8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c4ba:	68bb      	ldr	r3, [r7, #8]
 800c4bc:	ee07 3a90 	vmov	s15, r3
 800c4c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4c4:	697b      	ldr	r3, [r7, #20]
 800c4c6:	ee07 3a90 	vmov	s15, r3
 800c4ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4d2:	4b7b      	ldr	r3, [pc, #492]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c4d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4da:	ee07 3a90 	vmov	s15, r3
 800c4de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c4e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c4ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c502:	e087      	b.n	800c614 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c504:	697b      	ldr	r3, [r7, #20]
 800c506:	ee07 3a90 	vmov	s15, r3
 800c50a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c50e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c6cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c516:	4b6a      	ldr	r3, [pc, #424]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c51a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c51e:	ee07 3a90 	vmov	s15, r3
 800c522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c526:	ed97 6a03 	vldr	s12, [r7, #12]
 800c52a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c52e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c536:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c53a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c53e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c542:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c546:	e065      	b.n	800c614 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c548:	697b      	ldr	r3, [r7, #20]
 800c54a:	ee07 3a90 	vmov	s15, r3
 800c54e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c552:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c6d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c55a:	4b59      	ldr	r3, [pc, #356]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c55c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c55e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c562:	ee07 3a90 	vmov	s15, r3
 800c566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c56a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c56e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c57a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c57e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c582:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c586:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c58a:	e043      	b.n	800c614 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	ee07 3a90 	vmov	s15, r3
 800c592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c596:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c6d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c59a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c59e:	4b48      	ldr	r3, [pc, #288]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5a6:	ee07 3a90 	vmov	s15, r3
 800c5aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5ae:	ed97 6a03 	vldr	s12, [r7, #12]
 800c5b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c5b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c5ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c5be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c5c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c5ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c5ce:	e021      	b.n	800c614 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	ee07 3a90 	vmov	s15, r3
 800c5d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c6d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c5de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5e2:	4b37      	ldr	r3, [pc, #220]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c5e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5ea:	ee07 3a90 	vmov	s15, r3
 800c5ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5f2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c5f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c6c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c5fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c5fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c602:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c606:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c60a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c60e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c612:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c614:	4b2a      	ldr	r3, [pc, #168]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c618:	0a5b      	lsrs	r3, r3, #9
 800c61a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c61e:	ee07 3a90 	vmov	s15, r3
 800c622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c626:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c62a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c62e:	edd7 6a07 	vldr	s13, [r7, #28]
 800c632:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c636:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c63a:	ee17 2a90 	vmov	r2, s15
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c642:	4b1f      	ldr	r3, [pc, #124]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c646:	0c1b      	lsrs	r3, r3, #16
 800c648:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c64c:	ee07 3a90 	vmov	s15, r3
 800c650:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c654:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c658:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c65c:	edd7 6a07 	vldr	s13, [r7, #28]
 800c660:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c664:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c668:	ee17 2a90 	vmov	r2, s15
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c670:	4b13      	ldr	r3, [pc, #76]	@ (800c6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c674:	0e1b      	lsrs	r3, r3, #24
 800c676:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c67a:	ee07 3a90 	vmov	s15, r3
 800c67e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c682:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c686:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c68a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c68e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c692:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c696:	ee17 2a90 	vmov	r2, s15
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c69e:	e008      	b.n	800c6b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	609a      	str	r2, [r3, #8]
}
 800c6b2:	bf00      	nop
 800c6b4:	3724      	adds	r7, #36	@ 0x24
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6bc:	4770      	bx	lr
 800c6be:	bf00      	nop
 800c6c0:	58024400 	.word	0x58024400
 800c6c4:	03d09000 	.word	0x03d09000
 800c6c8:	46000000 	.word	0x46000000
 800c6cc:	4c742400 	.word	0x4c742400
 800c6d0:	4a742400 	.word	0x4a742400
 800c6d4:	4c371b00 	.word	0x4c371b00

0800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c6d8:	b480      	push	{r7}
 800c6da:	b089      	sub	sp, #36	@ 0x24
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c6e0:	4ba1      	ldr	r3, [pc, #644]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c6e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6e4:	f003 0303 	and.w	r3, r3, #3
 800c6e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c6ea:	4b9f      	ldr	r3, [pc, #636]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c6ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6ee:	0d1b      	lsrs	r3, r3, #20
 800c6f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c6f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c6f6:	4b9c      	ldr	r3, [pc, #624]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c6f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6fa:	0a1b      	lsrs	r3, r3, #8
 800c6fc:	f003 0301 	and.w	r3, r3, #1
 800c700:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c702:	4b99      	ldr	r3, [pc, #612]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c706:	08db      	lsrs	r3, r3, #3
 800c708:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c70c:	693a      	ldr	r2, [r7, #16]
 800c70e:	fb02 f303 	mul.w	r3, r2, r3
 800c712:	ee07 3a90 	vmov	s15, r3
 800c716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c71a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c71e:	697b      	ldr	r3, [r7, #20]
 800c720:	2b00      	cmp	r3, #0
 800c722:	f000 8111 	beq.w	800c948 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c726:	69bb      	ldr	r3, [r7, #24]
 800c728:	2b02      	cmp	r3, #2
 800c72a:	f000 8083 	beq.w	800c834 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c72e:	69bb      	ldr	r3, [r7, #24]
 800c730:	2b02      	cmp	r3, #2
 800c732:	f200 80a1 	bhi.w	800c878 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c736:	69bb      	ldr	r3, [r7, #24]
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d003      	beq.n	800c744 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c73c:	69bb      	ldr	r3, [r7, #24]
 800c73e:	2b01      	cmp	r3, #1
 800c740:	d056      	beq.n	800c7f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c742:	e099      	b.n	800c878 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c744:	4b88      	ldr	r3, [pc, #544]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f003 0320 	and.w	r3, r3, #32
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d02d      	beq.n	800c7ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c750:	4b85      	ldr	r3, [pc, #532]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	08db      	lsrs	r3, r3, #3
 800c756:	f003 0303 	and.w	r3, r3, #3
 800c75a:	4a84      	ldr	r2, [pc, #528]	@ (800c96c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c75c:	fa22 f303 	lsr.w	r3, r2, r3
 800c760:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c762:	68bb      	ldr	r3, [r7, #8]
 800c764:	ee07 3a90 	vmov	s15, r3
 800c768:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c76c:	697b      	ldr	r3, [r7, #20]
 800c76e:	ee07 3a90 	vmov	s15, r3
 800c772:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c77a:	4b7b      	ldr	r3, [pc, #492]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c77c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c77e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c782:	ee07 3a90 	vmov	s15, r3
 800c786:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c78a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c78e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c970 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c792:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c796:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c79a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c79e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c7a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c7aa:	e087      	b.n	800c8bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	ee07 3a90 	vmov	s15, r3
 800c7b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c974 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c7ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c7be:	4b6a      	ldr	r3, [pc, #424]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c7c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c7c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7c6:	ee07 3a90 	vmov	s15, r3
 800c7ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c7ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800c7d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c970 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c7d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c7da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c7de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c7e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c7e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c7ee:	e065      	b.n	800c8bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c7f0:	697b      	ldr	r3, [r7, #20]
 800c7f2:	ee07 3a90 	vmov	s15, r3
 800c7f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c978 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c7fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c802:	4b59      	ldr	r3, [pc, #356]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c806:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c80a:	ee07 3a90 	vmov	s15, r3
 800c80e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c812:	ed97 6a03 	vldr	s12, [r7, #12]
 800c816:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c970 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c81a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c81e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c822:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c826:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c82a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c82e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c832:	e043      	b.n	800c8bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c834:	697b      	ldr	r3, [r7, #20]
 800c836:	ee07 3a90 	vmov	s15, r3
 800c83a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c83e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c97c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c842:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c846:	4b48      	ldr	r3, [pc, #288]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c84a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c84e:	ee07 3a90 	vmov	s15, r3
 800c852:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c856:	ed97 6a03 	vldr	s12, [r7, #12]
 800c85a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c970 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c85e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c862:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c866:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c86a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c86e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c872:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c876:	e021      	b.n	800c8bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c878:	697b      	ldr	r3, [r7, #20]
 800c87a:	ee07 3a90 	vmov	s15, r3
 800c87e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c882:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c978 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c88a:	4b37      	ldr	r3, [pc, #220]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c88c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c88e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c892:	ee07 3a90 	vmov	s15, r3
 800c896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c89a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c89e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c970 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c8a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c8ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c8ba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c8bc:	4b2a      	ldr	r3, [pc, #168]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8c0:	0a5b      	lsrs	r3, r3, #9
 800c8c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c8c6:	ee07 3a90 	vmov	s15, r3
 800c8ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c8d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c8d6:	edd7 6a07 	vldr	s13, [r7, #28]
 800c8da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c8de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c8e2:	ee17 2a90 	vmov	r2, s15
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c8ea:	4b1f      	ldr	r3, [pc, #124]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8ee:	0c1b      	lsrs	r3, r3, #16
 800c8f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c8f4:	ee07 3a90 	vmov	s15, r3
 800c8f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c900:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c904:	edd7 6a07 	vldr	s13, [r7, #28]
 800c908:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c90c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c910:	ee17 2a90 	vmov	r2, s15
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c918:	4b13      	ldr	r3, [pc, #76]	@ (800c968 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c91a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c91c:	0e1b      	lsrs	r3, r3, #24
 800c91e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c922:	ee07 3a90 	vmov	s15, r3
 800c926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c92a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c92e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c932:	edd7 6a07 	vldr	s13, [r7, #28]
 800c936:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c93a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c93e:	ee17 2a90 	vmov	r2, s15
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c946:	e008      	b.n	800c95a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	2200      	movs	r2, #0
 800c94c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2200      	movs	r2, #0
 800c952:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2200      	movs	r2, #0
 800c958:	609a      	str	r2, [r3, #8]
}
 800c95a:	bf00      	nop
 800c95c:	3724      	adds	r7, #36	@ 0x24
 800c95e:	46bd      	mov	sp, r7
 800c960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c964:	4770      	bx	lr
 800c966:	bf00      	nop
 800c968:	58024400 	.word	0x58024400
 800c96c:	03d09000 	.word	0x03d09000
 800c970:	46000000 	.word	0x46000000
 800c974:	4c742400 	.word	0x4c742400
 800c978:	4a742400 	.word	0x4a742400
 800c97c:	4c371b00 	.word	0x4c371b00

0800c980 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800c980:	b480      	push	{r7}
 800c982:	b089      	sub	sp, #36	@ 0x24
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c988:	4ba0      	ldr	r3, [pc, #640]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c98a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c98c:	f003 0303 	and.w	r3, r3, #3
 800c990:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c992:	4b9e      	ldr	r3, [pc, #632]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c996:	091b      	lsrs	r3, r3, #4
 800c998:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c99c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c99e:	4b9b      	ldr	r3, [pc, #620]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c9a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9a2:	f003 0301 	and.w	r3, r3, #1
 800c9a6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c9a8:	4b98      	ldr	r3, [pc, #608]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c9aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c9ac:	08db      	lsrs	r3, r3, #3
 800c9ae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c9b2:	693a      	ldr	r2, [r7, #16]
 800c9b4:	fb02 f303 	mul.w	r3, r2, r3
 800c9b8:	ee07 3a90 	vmov	s15, r3
 800c9bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9c0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800c9c4:	697b      	ldr	r3, [r7, #20]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	f000 8111 	beq.w	800cbee <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800c9cc:	69bb      	ldr	r3, [r7, #24]
 800c9ce:	2b02      	cmp	r3, #2
 800c9d0:	f000 8083 	beq.w	800cada <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800c9d4:	69bb      	ldr	r3, [r7, #24]
 800c9d6:	2b02      	cmp	r3, #2
 800c9d8:	f200 80a1 	bhi.w	800cb1e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800c9dc:	69bb      	ldr	r3, [r7, #24]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d003      	beq.n	800c9ea <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800c9e2:	69bb      	ldr	r3, [r7, #24]
 800c9e4:	2b01      	cmp	r3, #1
 800c9e6:	d056      	beq.n	800ca96 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800c9e8:	e099      	b.n	800cb1e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c9ea:	4b88      	ldr	r3, [pc, #544]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c9ec:	681b      	ldr	r3, [r3, #0]
 800c9ee:	f003 0320 	and.w	r3, r3, #32
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d02d      	beq.n	800ca52 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c9f6:	4b85      	ldr	r3, [pc, #532]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	08db      	lsrs	r3, r3, #3
 800c9fc:	f003 0303 	and.w	r3, r3, #3
 800ca00:	4a83      	ldr	r2, [pc, #524]	@ (800cc10 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800ca02:	fa22 f303 	lsr.w	r3, r2, r3
 800ca06:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca08:	68bb      	ldr	r3, [r7, #8]
 800ca0a:	ee07 3a90 	vmov	s15, r3
 800ca0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca12:	697b      	ldr	r3, [r7, #20]
 800ca14:	ee07 3a90 	vmov	s15, r3
 800ca18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca20:	4b7a      	ldr	r3, [pc, #488]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca28:	ee07 3a90 	vmov	s15, r3
 800ca2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca30:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca34:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800cc14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ca38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca48:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca4c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ca50:	e087      	b.n	800cb62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	ee07 3a90 	vmov	s15, r3
 800ca58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca5c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800cc18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ca60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca64:	4b69      	ldr	r3, [pc, #420]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ca66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca6c:	ee07 3a90 	vmov	s15, r3
 800ca70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca74:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca78:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800cc14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ca7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ca88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca90:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca94:	e065      	b.n	800cb62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ca96:	697b      	ldr	r3, [r7, #20]
 800ca98:	ee07 3a90 	vmov	s15, r3
 800ca9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800caa0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800cc1c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800caa4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800caa8:	4b58      	ldr	r3, [pc, #352]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800caaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800caac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cab0:	ee07 3a90 	vmov	s15, r3
 800cab4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cab8:	ed97 6a03 	vldr	s12, [r7, #12]
 800cabc:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800cc14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cac0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cac4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cac8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cacc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cad0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cad4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cad8:	e043      	b.n	800cb62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cada:	697b      	ldr	r3, [r7, #20]
 800cadc:	ee07 3a90 	vmov	s15, r3
 800cae0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cae4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800cc20 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800cae8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800caec:	4b47      	ldr	r3, [pc, #284]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800caee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800caf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caf4:	ee07 3a90 	vmov	s15, r3
 800caf8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cafc:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb00:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800cc14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb0c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb14:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb18:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb1c:	e021      	b.n	800cb62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb1e:	697b      	ldr	r3, [r7, #20]
 800cb20:	ee07 3a90 	vmov	s15, r3
 800cb24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb28:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800cc18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cb2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb30:	4b36      	ldr	r3, [pc, #216]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb38:	ee07 3a90 	vmov	s15, r3
 800cb3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb40:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb44:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800cc14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb58:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb5c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb60:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800cb62:	4b2a      	ldr	r3, [pc, #168]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb66:	0a5b      	lsrs	r3, r3, #9
 800cb68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb6c:	ee07 3a90 	vmov	s15, r3
 800cb70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cb78:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cb7c:	edd7 6a07 	vldr	s13, [r7, #28]
 800cb80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cb84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cb88:	ee17 2a90 	vmov	r2, s15
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800cb90:	4b1e      	ldr	r3, [pc, #120]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb94:	0c1b      	lsrs	r3, r3, #16
 800cb96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb9a:	ee07 3a90 	vmov	s15, r3
 800cb9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cba2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cba6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cbaa:	edd7 6a07 	vldr	s13, [r7, #28]
 800cbae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cbb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cbb6:	ee17 2a90 	vmov	r2, s15
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800cbbe:	4b13      	ldr	r3, [pc, #76]	@ (800cc0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cbc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbc2:	0e1b      	lsrs	r3, r3, #24
 800cbc4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbc8:	ee07 3a90 	vmov	s15, r3
 800cbcc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbd0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cbd4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cbd8:	edd7 6a07 	vldr	s13, [r7, #28]
 800cbdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cbe0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cbe4:	ee17 2a90 	vmov	r2, s15
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800cbec:	e008      	b.n	800cc00 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	609a      	str	r2, [r3, #8]
}
 800cc00:	bf00      	nop
 800cc02:	3724      	adds	r7, #36	@ 0x24
 800cc04:	46bd      	mov	sp, r7
 800cc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0a:	4770      	bx	lr
 800cc0c:	58024400 	.word	0x58024400
 800cc10:	03d09000 	.word	0x03d09000
 800cc14:	46000000 	.word	0x46000000
 800cc18:	4c742400 	.word	0x4c742400
 800cc1c:	4a742400 	.word	0x4a742400
 800cc20:	4c371b00 	.word	0x4c371b00

0800cc24 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cc24:	b580      	push	{r7, lr}
 800cc26:	b084      	sub	sp, #16
 800cc28:	af00      	add	r7, sp, #0
 800cc2a:	6078      	str	r0, [r7, #4]
 800cc2c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cc2e:	2300      	movs	r3, #0
 800cc30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cc32:	4b53      	ldr	r3, [pc, #332]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cc34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc36:	f003 0303 	and.w	r3, r3, #3
 800cc3a:	2b03      	cmp	r3, #3
 800cc3c:	d101      	bne.n	800cc42 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cc3e:	2301      	movs	r3, #1
 800cc40:	e099      	b.n	800cd76 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cc42:	4b4f      	ldr	r3, [pc, #316]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	4a4e      	ldr	r2, [pc, #312]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cc48:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cc4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cc4e:	f7fa fee9 	bl	8007a24 <HAL_GetTick>
 800cc52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cc54:	e008      	b.n	800cc68 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cc56:	f7fa fee5 	bl	8007a24 <HAL_GetTick>
 800cc5a:	4602      	mov	r2, r0
 800cc5c:	68bb      	ldr	r3, [r7, #8]
 800cc5e:	1ad3      	subs	r3, r2, r3
 800cc60:	2b02      	cmp	r3, #2
 800cc62:	d901      	bls.n	800cc68 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cc64:	2303      	movs	r3, #3
 800cc66:	e086      	b.n	800cd76 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cc68:	4b45      	ldr	r3, [pc, #276]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d1f0      	bne.n	800cc56 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cc74:	4b42      	ldr	r3, [pc, #264]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cc76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc78:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	031b      	lsls	r3, r3, #12
 800cc82:	493f      	ldr	r1, [pc, #252]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cc84:	4313      	orrs	r3, r2
 800cc86:	628b      	str	r3, [r1, #40]	@ 0x28
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	685b      	ldr	r3, [r3, #4]
 800cc8c:	3b01      	subs	r3, #1
 800cc8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	689b      	ldr	r3, [r3, #8]
 800cc96:	3b01      	subs	r3, #1
 800cc98:	025b      	lsls	r3, r3, #9
 800cc9a:	b29b      	uxth	r3, r3
 800cc9c:	431a      	orrs	r2, r3
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	68db      	ldr	r3, [r3, #12]
 800cca2:	3b01      	subs	r3, #1
 800cca4:	041b      	lsls	r3, r3, #16
 800cca6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ccaa:	431a      	orrs	r2, r3
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	691b      	ldr	r3, [r3, #16]
 800ccb0:	3b01      	subs	r3, #1
 800ccb2:	061b      	lsls	r3, r3, #24
 800ccb4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ccb8:	4931      	ldr	r1, [pc, #196]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800ccba:	4313      	orrs	r3, r2
 800ccbc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ccbe:	4b30      	ldr	r3, [pc, #192]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800ccc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccc2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	695b      	ldr	r3, [r3, #20]
 800ccca:	492d      	ldr	r1, [pc, #180]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cccc:	4313      	orrs	r3, r2
 800ccce:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800ccd0:	4b2b      	ldr	r3, [pc, #172]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800ccd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccd4:	f023 0220 	bic.w	r2, r3, #32
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	699b      	ldr	r3, [r3, #24]
 800ccdc:	4928      	ldr	r1, [pc, #160]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800ccde:	4313      	orrs	r3, r2
 800cce0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800cce2:	4b27      	ldr	r3, [pc, #156]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cce6:	4a26      	ldr	r2, [pc, #152]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cce8:	f023 0310 	bic.w	r3, r3, #16
 800ccec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ccee:	4b24      	ldr	r3, [pc, #144]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800ccf0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ccf2:	4b24      	ldr	r3, [pc, #144]	@ (800cd84 <RCCEx_PLL2_Config+0x160>)
 800ccf4:	4013      	ands	r3, r2
 800ccf6:	687a      	ldr	r2, [r7, #4]
 800ccf8:	69d2      	ldr	r2, [r2, #28]
 800ccfa:	00d2      	lsls	r2, r2, #3
 800ccfc:	4920      	ldr	r1, [pc, #128]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800ccfe:	4313      	orrs	r3, r2
 800cd00:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800cd02:	4b1f      	ldr	r3, [pc, #124]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd06:	4a1e      	ldr	r2, [pc, #120]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd08:	f043 0310 	orr.w	r3, r3, #16
 800cd0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d106      	bne.n	800cd22 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cd14:	4b1a      	ldr	r3, [pc, #104]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd18:	4a19      	ldr	r2, [pc, #100]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cd1e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cd20:	e00f      	b.n	800cd42 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	2b01      	cmp	r3, #1
 800cd26:	d106      	bne.n	800cd36 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800cd28:	4b15      	ldr	r3, [pc, #84]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd2c:	4a14      	ldr	r2, [pc, #80]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cd32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cd34:	e005      	b.n	800cd42 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800cd36:	4b12      	ldr	r3, [pc, #72]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd3a:	4a11      	ldr	r2, [pc, #68]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800cd40:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800cd42:	4b0f      	ldr	r3, [pc, #60]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	4a0e      	ldr	r2, [pc, #56]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd48:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cd4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cd4e:	f7fa fe69 	bl	8007a24 <HAL_GetTick>
 800cd52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cd54:	e008      	b.n	800cd68 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cd56:	f7fa fe65 	bl	8007a24 <HAL_GetTick>
 800cd5a:	4602      	mov	r2, r0
 800cd5c:	68bb      	ldr	r3, [r7, #8]
 800cd5e:	1ad3      	subs	r3, r2, r3
 800cd60:	2b02      	cmp	r3, #2
 800cd62:	d901      	bls.n	800cd68 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cd64:	2303      	movs	r3, #3
 800cd66:	e006      	b.n	800cd76 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cd68:	4b05      	ldr	r3, [pc, #20]	@ (800cd80 <RCCEx_PLL2_Config+0x15c>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d0f0      	beq.n	800cd56 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800cd74:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3710      	adds	r7, #16
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}
 800cd7e:	bf00      	nop
 800cd80:	58024400 	.word	0x58024400
 800cd84:	ffff0007 	.word	0xffff0007

0800cd88 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b084      	sub	sp, #16
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cd92:	2300      	movs	r3, #0
 800cd94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cd96:	4b53      	ldr	r3, [pc, #332]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800cd98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd9a:	f003 0303 	and.w	r3, r3, #3
 800cd9e:	2b03      	cmp	r3, #3
 800cda0:	d101      	bne.n	800cda6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800cda2:	2301      	movs	r3, #1
 800cda4:	e099      	b.n	800ceda <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800cda6:	4b4f      	ldr	r3, [pc, #316]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	4a4e      	ldr	r2, [pc, #312]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800cdac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cdb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cdb2:	f7fa fe37 	bl	8007a24 <HAL_GetTick>
 800cdb6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cdb8:	e008      	b.n	800cdcc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cdba:	f7fa fe33 	bl	8007a24 <HAL_GetTick>
 800cdbe:	4602      	mov	r2, r0
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	1ad3      	subs	r3, r2, r3
 800cdc4:	2b02      	cmp	r3, #2
 800cdc6:	d901      	bls.n	800cdcc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cdc8:	2303      	movs	r3, #3
 800cdca:	e086      	b.n	800ceda <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cdcc:	4b45      	ldr	r3, [pc, #276]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d1f0      	bne.n	800cdba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800cdd8:	4b42      	ldr	r3, [pc, #264]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800cdda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cddc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	051b      	lsls	r3, r3, #20
 800cde6:	493f      	ldr	r1, [pc, #252]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800cde8:	4313      	orrs	r3, r2
 800cdea:	628b      	str	r3, [r1, #40]	@ 0x28
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	685b      	ldr	r3, [r3, #4]
 800cdf0:	3b01      	subs	r3, #1
 800cdf2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	689b      	ldr	r3, [r3, #8]
 800cdfa:	3b01      	subs	r3, #1
 800cdfc:	025b      	lsls	r3, r3, #9
 800cdfe:	b29b      	uxth	r3, r3
 800ce00:	431a      	orrs	r2, r3
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	68db      	ldr	r3, [r3, #12]
 800ce06:	3b01      	subs	r3, #1
 800ce08:	041b      	lsls	r3, r3, #16
 800ce0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ce0e:	431a      	orrs	r2, r3
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	691b      	ldr	r3, [r3, #16]
 800ce14:	3b01      	subs	r3, #1
 800ce16:	061b      	lsls	r3, r3, #24
 800ce18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ce1c:	4931      	ldr	r1, [pc, #196]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce1e:	4313      	orrs	r3, r2
 800ce20:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ce22:	4b30      	ldr	r3, [pc, #192]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce26:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	695b      	ldr	r3, [r3, #20]
 800ce2e:	492d      	ldr	r1, [pc, #180]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce30:	4313      	orrs	r3, r2
 800ce32:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ce34:	4b2b      	ldr	r3, [pc, #172]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce38:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	699b      	ldr	r3, [r3, #24]
 800ce40:	4928      	ldr	r1, [pc, #160]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce42:	4313      	orrs	r3, r2
 800ce44:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ce46:	4b27      	ldr	r3, [pc, #156]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce4a:	4a26      	ldr	r2, [pc, #152]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ce50:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ce52:	4b24      	ldr	r3, [pc, #144]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ce56:	4b24      	ldr	r3, [pc, #144]	@ (800cee8 <RCCEx_PLL3_Config+0x160>)
 800ce58:	4013      	ands	r3, r2
 800ce5a:	687a      	ldr	r2, [r7, #4]
 800ce5c:	69d2      	ldr	r2, [r2, #28]
 800ce5e:	00d2      	lsls	r2, r2, #3
 800ce60:	4920      	ldr	r1, [pc, #128]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce62:	4313      	orrs	r3, r2
 800ce64:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ce66:	4b1f      	ldr	r3, [pc, #124]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce6a:	4a1e      	ldr	r2, [pc, #120]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ce70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d106      	bne.n	800ce86 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ce78:	4b1a      	ldr	r3, [pc, #104]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce7c:	4a19      	ldr	r2, [pc, #100]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce7e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ce82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ce84:	e00f      	b.n	800cea6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d106      	bne.n	800ce9a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ce8c:	4b15      	ldr	r3, [pc, #84]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce90:	4a14      	ldr	r2, [pc, #80]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce92:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ce96:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ce98:	e005      	b.n	800cea6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800ce9a:	4b12      	ldr	r3, [pc, #72]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ce9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce9e:	4a11      	ldr	r2, [pc, #68]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800cea0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cea4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800cea6:	4b0f      	ldr	r3, [pc, #60]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	4a0e      	ldr	r2, [pc, #56]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800ceac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ceb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ceb2:	f7fa fdb7 	bl	8007a24 <HAL_GetTick>
 800ceb6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ceb8:	e008      	b.n	800cecc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ceba:	f7fa fdb3 	bl	8007a24 <HAL_GetTick>
 800cebe:	4602      	mov	r2, r0
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	1ad3      	subs	r3, r2, r3
 800cec4:	2b02      	cmp	r3, #2
 800cec6:	d901      	bls.n	800cecc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cec8:	2303      	movs	r3, #3
 800ceca:	e006      	b.n	800ceda <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cecc:	4b05      	ldr	r3, [pc, #20]	@ (800cee4 <RCCEx_PLL3_Config+0x15c>)
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d0f0      	beq.n	800ceba <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800ced8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ceda:	4618      	mov	r0, r3
 800cedc:	3710      	adds	r7, #16
 800cede:	46bd      	mov	sp, r7
 800cee0:	bd80      	pop	{r7, pc}
 800cee2:	bf00      	nop
 800cee4:	58024400 	.word	0x58024400
 800cee8:	ffff0007 	.word	0xffff0007

0800ceec <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800ceec:	b580      	push	{r7, lr}
 800ceee:	b08a      	sub	sp, #40	@ 0x28
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d101      	bne.n	800cefe <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800cefa:	2301      	movs	r3, #1
 800cefc:	e075      	b.n	800cfea <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800cf04:	b2db      	uxtb	r3, r3
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d105      	bne.n	800cf16 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	2200      	movs	r2, #0
 800cf0e:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800cf10:	6878      	ldr	r0, [r7, #4]
 800cf12:	f7fa f861 	bl	8006fd8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	2204      	movs	r2, #4
 800cf1a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800cf1e:	6878      	ldr	r0, [r7, #4]
 800cf20:	f000 f868 	bl	800cff4 <HAL_SD_InitCard>
 800cf24:	4603      	mov	r3, r0
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d001      	beq.n	800cf2e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800cf2a:	2301      	movs	r3, #1
 800cf2c:	e05d      	b.n	800cfea <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800cf2e:	f107 0308 	add.w	r3, r7, #8
 800cf32:	4619      	mov	r1, r3
 800cf34:	6878      	ldr	r0, [r7, #4]
 800cf36:	f000 fdb5 	bl	800daa4 <HAL_SD_GetCardStatus>
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d001      	beq.n	800cf44 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800cf40:	2301      	movs	r3, #1
 800cf42:	e052      	b.n	800cfea <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800cf44:	7e3b      	ldrb	r3, [r7, #24]
 800cf46:	b2db      	uxtb	r3, r3
 800cf48:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800cf4a:	7e7b      	ldrb	r3, [r7, #25]
 800cf4c:	b2db      	uxtb	r3, r3
 800cf4e:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf54:	2b01      	cmp	r3, #1
 800cf56:	d10a      	bne.n	800cf6e <HAL_SD_Init+0x82>
 800cf58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d102      	bne.n	800cf64 <HAL_SD_Init+0x78>
 800cf5e:	6a3b      	ldr	r3, [r7, #32]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d004      	beq.n	800cf6e <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cf6a:	659a      	str	r2, [r3, #88]	@ 0x58
 800cf6c:	e00b      	b.n	800cf86 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf72:	2b01      	cmp	r3, #1
 800cf74:	d104      	bne.n	800cf80 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cf7c:	659a      	str	r2, [r3, #88]	@ 0x58
 800cf7e:	e002      	b.n	800cf86 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	2200      	movs	r2, #0
 800cf84:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	68db      	ldr	r3, [r3, #12]
 800cf8a:	4619      	mov	r1, r3
 800cf8c:	6878      	ldr	r0, [r7, #4]
 800cf8e:	f000 fe73 	bl	800dc78 <HAL_SD_ConfigWideBusOperation>
 800cf92:	4603      	mov	r3, r0
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d001      	beq.n	800cf9c <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800cf98:	2301      	movs	r3, #1
 800cf9a:	e026      	b.n	800cfea <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800cf9c:	f7fa fd42 	bl	8007a24 <HAL_GetTick>
 800cfa0:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800cfa2:	e011      	b.n	800cfc8 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800cfa4:	f7fa fd3e 	bl	8007a24 <HAL_GetTick>
 800cfa8:	4602      	mov	r2, r0
 800cfaa:	69fb      	ldr	r3, [r7, #28]
 800cfac:	1ad3      	subs	r3, r2, r3
 800cfae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfb2:	d109      	bne.n	800cfc8 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800cfba:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	2201      	movs	r2, #1
 800cfc0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 800cfc4:	2303      	movs	r3, #3
 800cfc6:	e010      	b.n	800cfea <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800cfc8:	6878      	ldr	r0, [r7, #4]
 800cfca:	f000 ff67 	bl	800de9c <HAL_SD_GetCardState>
 800cfce:	4603      	mov	r3, r0
 800cfd0:	2b04      	cmp	r3, #4
 800cfd2:	d1e7      	bne.n	800cfa4 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2200      	movs	r2, #0
 800cfd8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	2200      	movs	r2, #0
 800cfde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800cfe8:	2300      	movs	r3, #0
}
 800cfea:	4618      	mov	r0, r3
 800cfec:	3728      	adds	r7, #40	@ 0x28
 800cfee:	46bd      	mov	sp, r7
 800cff0:	bd80      	pop	{r7, pc}
	...

0800cff4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800cff4:	b590      	push	{r4, r7, lr}
 800cff6:	b08d      	sub	sp, #52	@ 0x34
 800cff8:	af02      	add	r7, sp, #8
 800cffa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800cffc:	2300      	movs	r3, #0
 800cffe:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d000:	2300      	movs	r3, #0
 800d002:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d004:	2300      	movs	r3, #0
 800d006:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d008:	2300      	movs	r3, #0
 800d00a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800d00c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800d010:	f04f 0100 	mov.w	r1, #0
 800d014:	f7fe fd24 	bl	800ba60 <HAL_RCCEx_GetPeriphCLKFreq>
 800d018:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 800d01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d109      	bne.n	800d034 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	2201      	movs	r2, #1
 800d024:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800d02e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d030:	2301      	movs	r3, #1
 800d032:	e070      	b.n	800d116 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800d034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d036:	0a1b      	lsrs	r3, r3, #8
 800d038:	4a39      	ldr	r2, [pc, #228]	@ (800d120 <HAL_SD_InitCard+0x12c>)
 800d03a:	fba2 2303 	umull	r2, r3, r2, r3
 800d03e:	091b      	lsrs	r3, r3, #4
 800d040:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	681c      	ldr	r4, [r3, #0]
 800d046:	466a      	mov	r2, sp
 800d048:	f107 0318 	add.w	r3, r7, #24
 800d04c:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d050:	e882 0003 	stmia.w	r2, {r0, r1}
 800d054:	f107 030c 	add.w	r3, r7, #12
 800d058:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d05a:	4620      	mov	r0, r4
 800d05c:	f006 f93a 	bl	80132d4 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	4618      	mov	r0, r3
 800d066:	f006 f97d 	bl	8013364 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800d06a:	69fb      	ldr	r3, [r7, #28]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d005      	beq.n	800d07c <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800d070:	69fb      	ldr	r3, [r7, #28]
 800d072:	005b      	lsls	r3, r3, #1
 800d074:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d076:	fbb2 f3f3 	udiv	r3, r2, r3
 800d07a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 800d07c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d007      	beq.n	800d092 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800d082:	4a28      	ldr	r2, [pc, #160]	@ (800d124 <HAL_SD_InitCard+0x130>)
 800d084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d086:	fbb2 f3f3 	udiv	r3, r2, r3
 800d08a:	3301      	adds	r3, #1
 800d08c:	4618      	mov	r0, r3
 800d08e:	f7fa fcd5 	bl	8007a3c <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d092:	6878      	ldr	r0, [r7, #4]
 800d094:	f000 fff0 	bl	800e078 <SD_PowerON>
 800d098:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d09a:	6a3b      	ldr	r3, [r7, #32]
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d00b      	beq.n	800d0b8 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	2201      	movs	r2, #1
 800d0a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d0ac:	6a3b      	ldr	r3, [r7, #32]
 800d0ae:	431a      	orrs	r2, r3
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d0b4:	2301      	movs	r3, #1
 800d0b6:	e02e      	b.n	800d116 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d0b8:	6878      	ldr	r0, [r7, #4]
 800d0ba:	f000 ff0f 	bl	800dedc <SD_InitCard>
 800d0be:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d0c0:	6a3b      	ldr	r3, [r7, #32]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d00b      	beq.n	800d0de <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	2201      	movs	r2, #1
 800d0ca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d0d2:	6a3b      	ldr	r3, [r7, #32]
 800d0d4:	431a      	orrs	r2, r3
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d0da:	2301      	movs	r3, #1
 800d0dc:	e01b      	b.n	800d116 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d0e6:	4618      	mov	r0, r3
 800d0e8:	f006 f9d2 	bl	8013490 <SDMMC_CmdBlockLength>
 800d0ec:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d0ee:	6a3b      	ldr	r3, [r7, #32]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d00f      	beq.n	800d114 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	681b      	ldr	r3, [r3, #0]
 800d0f8:	4a0b      	ldr	r2, [pc, #44]	@ (800d128 <HAL_SD_InitCard+0x134>)
 800d0fa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d100:	6a3b      	ldr	r3, [r7, #32]
 800d102:	431a      	orrs	r2, r3
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2201      	movs	r2, #1
 800d10c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800d110:	2301      	movs	r3, #1
 800d112:	e000      	b.n	800d116 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800d114:	2300      	movs	r3, #0
}
 800d116:	4618      	mov	r0, r3
 800d118:	372c      	adds	r7, #44	@ 0x2c
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bd90      	pop	{r4, r7, pc}
 800d11e:	bf00      	nop
 800d120:	014f8b59 	.word	0x014f8b59
 800d124:	00012110 	.word	0x00012110
 800d128:	1fe00fff 	.word	0x1fe00fff

0800d12c <HAL_SD_ReadBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks,
                                    uint32_t Timeout)
{
 800d12c:	b580      	push	{r7, lr}
 800d12e:	b092      	sub	sp, #72	@ 0x48
 800d130:	af00      	add	r7, sp, #0
 800d132:	60f8      	str	r0, [r7, #12]
 800d134:	60b9      	str	r1, [r7, #8]
 800d136:	607a      	str	r2, [r7, #4]
 800d138:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d13a:	f7fa fc73 	bl	8007a24 <HAL_GetTick>
 800d13e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800d144:	68bb      	ldr	r3, [r7, #8]
 800d146:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 800d148:	68bb      	ldr	r3, [r7, #8]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d107      	bne.n	800d15e <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d152:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d15a:	2301      	movs	r3, #1
 800d15c:	e167      	b.n	800d42e <HAL_SD_ReadBlocks+0x302>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d164:	b2db      	uxtb	r3, r3
 800d166:	2b01      	cmp	r3, #1
 800d168:	f040 815a 	bne.w	800d420 <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	2200      	movs	r2, #0
 800d170:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d172:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d174:	683b      	ldr	r3, [r7, #0]
 800d176:	441a      	add	r2, r3
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d17c:	429a      	cmp	r2, r3
 800d17e:	d907      	bls.n	800d190 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d180:	68fb      	ldr	r3, [r7, #12]
 800d182:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d184:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800d18c:	2301      	movs	r3, #1
 800d18e:	e14e      	b.n	800d42e <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	2203      	movs	r2, #3
 800d194:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	2200      	movs	r2, #0
 800d19e:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d1a4:	2b01      	cmp	r3, #1
 800d1a6:	d002      	beq.n	800d1ae <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 800d1a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1aa:	025b      	lsls	r3, r3, #9
 800d1ac:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d1ae:	f04f 33ff 	mov.w	r3, #4294967295
 800d1b2:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800d1b4:	683b      	ldr	r3, [r7, #0]
 800d1b6:	025b      	lsls	r3, r3, #9
 800d1b8:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d1ba:	2390      	movs	r3, #144	@ 0x90
 800d1bc:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d1be:	2302      	movs	r3, #2
 800d1c0:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	f107 0214 	add.w	r2, r7, #20
 800d1d2:	4611      	mov	r1, r2
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	f006 f92f 	bl	8013438 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	68da      	ldr	r2, [r3, #12]
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d1e8:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if (NumberOfBlocks > 1U)
 800d1ea:	683b      	ldr	r3, [r7, #0]
 800d1ec:	2b01      	cmp	r3, #1
 800d1ee:	d90a      	bls.n	800d206 <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	2202      	movs	r2, #2
 800d1f4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f006 f98d 	bl	801351c <SDMMC_CmdReadMultiBlock>
 800d202:	6478      	str	r0, [r7, #68]	@ 0x44
 800d204:	e009      	b.n	800d21a <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	2201      	movs	r2, #1
 800d20a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d212:	4618      	mov	r0, r3
 800d214:	f006 f95f 	bl	80134d6 <SDMMC_CmdReadSingleBlock>
 800d218:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800d21a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d012      	beq.n	800d246 <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	4a84      	ldr	r2, [pc, #528]	@ (800d438 <HAL_SD_ReadBlocks+0x30c>)
 800d226:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d22c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d22e:	431a      	orrs	r2, r3
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	2201      	movs	r2, #1
 800d238:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	2200      	movs	r2, #0
 800d240:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800d242:	2301      	movs	r3, #1
 800d244:	e0f3      	b.n	800d42e <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 800d246:	69bb      	ldr	r3, [r7, #24]
 800d248:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d24a:	e058      	b.n	800d2fe <HAL_SD_ReadBlocks+0x1d2>
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d252:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d256:	2b00      	cmp	r3, #0
 800d258:	d033      	beq.n	800d2c2 <HAL_SD_ReadBlocks+0x196>
 800d25a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d25c:	2b1f      	cmp	r3, #31
 800d25e:	d930      	bls.n	800d2c2 <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < 8U; count++)
 800d260:	2300      	movs	r3, #0
 800d262:	643b      	str	r3, [r7, #64]	@ 0x40
 800d264:	e027      	b.n	800d2b6 <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	4618      	mov	r0, r3
 800d26c:	f006 f85c 	bl	8013328 <SDMMC_ReadFIFO>
 800d270:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800d272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d274:	b2da      	uxtb	r2, r3
 800d276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d278:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800d27a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d27c:	3301      	adds	r3, #1
 800d27e:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800d280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d282:	0a1b      	lsrs	r3, r3, #8
 800d284:	b2da      	uxtb	r2, r3
 800d286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d288:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800d28a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d28c:	3301      	adds	r3, #1
 800d28e:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800d290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d292:	0c1b      	lsrs	r3, r3, #16
 800d294:	b2da      	uxtb	r2, r3
 800d296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d298:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800d29a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d29c:	3301      	adds	r3, #1
 800d29e:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800d2a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2a2:	0e1b      	lsrs	r3, r3, #24
 800d2a4:	b2da      	uxtb	r2, r3
 800d2a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2a8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800d2aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2ac:	3301      	adds	r3, #1
 800d2ae:	637b      	str	r3, [r7, #52]	@ 0x34
        for (count = 0U; count < 8U; count++)
 800d2b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2b2:	3301      	adds	r3, #1
 800d2b4:	643b      	str	r3, [r7, #64]	@ 0x40
 800d2b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d2b8:	2b07      	cmp	r3, #7
 800d2ba:	d9d4      	bls.n	800d266 <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= 32U;
 800d2bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d2be:	3b20      	subs	r3, #32
 800d2c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 800d2c2:	f7fa fbaf 	bl	8007a24 <HAL_GetTick>
 800d2c6:	4602      	mov	r2, r0
 800d2c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2ca:	1ad3      	subs	r3, r2, r3
 800d2cc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d2ce:	429a      	cmp	r2, r3
 800d2d0:	d902      	bls.n	800d2d8 <HAL_SD_ReadBlocks+0x1ac>
 800d2d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d112      	bne.n	800d2fe <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	4a56      	ldr	r2, [pc, #344]	@ (800d438 <HAL_SD_ReadBlocks+0x30c>)
 800d2de:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d2e4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	2201      	movs	r2, #1
 800d2f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 800d2fa:	2303      	movs	r3, #3
 800d2fc:	e097      	b.n	800d42e <HAL_SD_ReadBlocks+0x302>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d304:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d09f      	beq.n	800d24c <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	68da      	ldr	r2, [r3, #12]
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d31a:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d322:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d326:	2b00      	cmp	r3, #0
 800d328:	d022      	beq.n	800d370 <HAL_SD_ReadBlocks+0x244>
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	2b01      	cmp	r3, #1
 800d32e:	d91f      	bls.n	800d370 <HAL_SD_ReadBlocks+0x244>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d334:	2b03      	cmp	r3, #3
 800d336:	d01b      	beq.n	800d370 <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	4618      	mov	r0, r3
 800d33e:	f006 f957 	bl	80135f0 <SDMMC_CmdStopTransfer>
 800d342:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 800d344:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d346:	2b00      	cmp	r3, #0
 800d348:	d012      	beq.n	800d370 <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	4a3a      	ldr	r2, [pc, #232]	@ (800d438 <HAL_SD_ReadBlocks+0x30c>)
 800d350:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d356:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d358:	431a      	orrs	r2, r3
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	2201      	movs	r2, #1
 800d362:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	2200      	movs	r2, #0
 800d36a:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 800d36c:	2301      	movs	r3, #1
 800d36e:	e05e      	b.n	800d42e <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d376:	f003 0308 	and.w	r3, r3, #8
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d012      	beq.n	800d3a4 <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	4a2d      	ldr	r2, [pc, #180]	@ (800d438 <HAL_SD_ReadBlocks+0x30c>)
 800d384:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d38a:	f043 0208 	orr.w	r2, r3, #8
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	2201      	movs	r2, #1
 800d396:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	2200      	movs	r2, #0
 800d39e:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	e044      	b.n	800d42e <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3aa:	f003 0302 	and.w	r3, r3, #2
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d012      	beq.n	800d3d8 <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	4a20      	ldr	r2, [pc, #128]	@ (800d438 <HAL_SD_ReadBlocks+0x30c>)
 800d3b8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3be:	f043 0202 	orr.w	r2, r3, #2
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	2201      	movs	r2, #1
 800d3ca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	2200      	movs	r2, #0
 800d3d2:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	e02a      	b.n	800d42e <HAL_SD_ReadBlocks+0x302>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3de:	f003 0320 	and.w	r3, r3, #32
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d012      	beq.n	800d40c <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	4a13      	ldr	r2, [pc, #76]	@ (800d438 <HAL_SD_ReadBlocks+0x30c>)
 800d3ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3f2:	f043 0220 	orr.w	r2, r3, #32
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	2201      	movs	r2, #1
 800d3fe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	2200      	movs	r2, #0
 800d406:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800d408:	2301      	movs	r3, #1
 800d40a:	e010      	b.n	800d42e <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d40c:	68fb      	ldr	r3, [r7, #12]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4a0a      	ldr	r2, [pc, #40]	@ (800d43c <HAL_SD_ReadBlocks+0x310>)
 800d412:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	2201      	movs	r2, #1
 800d418:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 800d41c:	2300      	movs	r3, #0
 800d41e:	e006      	b.n	800d42e <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d424:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d42c:	2301      	movs	r3, #1
  }
}
 800d42e:	4618      	mov	r0, r3
 800d430:	3748      	adds	r7, #72	@ 0x48
 800d432:	46bd      	mov	sp, r7
 800d434:	bd80      	pop	{r7, pc}
 800d436:	bf00      	nop
 800d438:	1fe00fff 	.word	0x1fe00fff
 800d43c:	18000f3a 	.word	0x18000f3a

0800d440 <HAL_SD_WriteBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                     uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800d440:	b580      	push	{r7, lr}
 800d442:	b092      	sub	sp, #72	@ 0x48
 800d444:	af00      	add	r7, sp, #0
 800d446:	60f8      	str	r0, [r7, #12]
 800d448:	60b9      	str	r1, [r7, #8]
 800d44a:	607a      	str	r2, [r7, #4]
 800d44c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800d44e:	f7fa fae9 	bl	8007a24 <HAL_GetTick>
 800d452:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint8_t *tempbuff = pData;
 800d458:	68bb      	ldr	r3, [r7, #8]
 800d45a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d107      	bne.n	800d472 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d466:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d46e:	2301      	movs	r3, #1
 800d470:	e16b      	b.n	800d74a <HAL_SD_WriteBlocks+0x30a>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d478:	b2db      	uxtb	r3, r3
 800d47a:	2b01      	cmp	r3, #1
 800d47c:	f040 815e 	bne.w	800d73c <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	2200      	movs	r2, #0
 800d484:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d486:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	441a      	add	r2, r3
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d490:	429a      	cmp	r2, r3
 800d492:	d907      	bls.n	800d4a4 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d498:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800d4a0:	2301      	movs	r3, #1
 800d4a2:	e152      	b.n	800d74a <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	2203      	movs	r2, #3
 800d4a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4b8:	2b01      	cmp	r3, #1
 800d4ba:	d002      	beq.n	800d4c2 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800d4bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4be:	025b      	lsls	r3, r3, #9
 800d4c0:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d4c2:	f04f 33ff 	mov.w	r3, #4294967295
 800d4c6:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800d4c8:	683b      	ldr	r3, [r7, #0]
 800d4ca:	025b      	lsls	r3, r3, #9
 800d4cc:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d4ce:	2390      	movs	r3, #144	@ 0x90
 800d4d0:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	f107 0218 	add.w	r2, r7, #24
 800d4e6:	4611      	mov	r1, r2
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	f005 ffa5 	bl	8013438 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800d4ee:	68fb      	ldr	r3, [r7, #12]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	68da      	ldr	r2, [r3, #12]
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d4fc:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	2b01      	cmp	r3, #1
 800d502:	d90a      	bls.n	800d51a <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	2220      	movs	r2, #32
 800d508:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d510:	4618      	mov	r0, r3
 800d512:	f006 f849 	bl	80135a8 <SDMMC_CmdWriteMultiBlock>
 800d516:	6478      	str	r0, [r7, #68]	@ 0x44
 800d518:	e009      	b.n	800d52e <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	2210      	movs	r2, #16
 800d51e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d526:	4618      	mov	r0, r3
 800d528:	f006 f81b 	bl	8013562 <SDMMC_CmdWriteSingleBlock>
 800d52c:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800d52e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d530:	2b00      	cmp	r3, #0
 800d532:	d012      	beq.n	800d55a <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	4a86      	ldr	r2, [pc, #536]	@ (800d754 <HAL_SD_WriteBlocks+0x314>)
 800d53a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d540:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d542:	431a      	orrs	r2, r3
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	2201      	movs	r2, #1
 800d54c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	2200      	movs	r2, #0
 800d554:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800d556:	2301      	movs	r3, #1
 800d558:	e0f7      	b.n	800d74a <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800d55a:	69fb      	ldr	r3, [r7, #28]
 800d55c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 800d55e:	e05c      	b.n	800d61a <HAL_SD_WriteBlocks+0x1da>
                              SDMMC_FLAG_DATAEND))
    {
      if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d566:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d037      	beq.n	800d5de <HAL_SD_WriteBlocks+0x19e>
 800d56e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d570:	2b1f      	cmp	r3, #31
 800d572:	d934      	bls.n	800d5de <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for (count = 0U; count < 8U; count++)
 800d574:	2300      	movs	r3, #0
 800d576:	643b      	str	r3, [r7, #64]	@ 0x40
 800d578:	e02b      	b.n	800d5d2 <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 800d57a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d57c:	781b      	ldrb	r3, [r3, #0]
 800d57e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d582:	3301      	adds	r3, #1
 800d584:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 800d586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d588:	781b      	ldrb	r3, [r3, #0]
 800d58a:	021a      	lsls	r2, r3, #8
 800d58c:	697b      	ldr	r3, [r7, #20]
 800d58e:	4313      	orrs	r3, r2
 800d590:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d594:	3301      	adds	r3, #1
 800d596:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 800d598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d59a:	781b      	ldrb	r3, [r3, #0]
 800d59c:	041a      	lsls	r2, r3, #16
 800d59e:	697b      	ldr	r3, [r7, #20]
 800d5a0:	4313      	orrs	r3, r2
 800d5a2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d5a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5a6:	3301      	adds	r3, #1
 800d5a8:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 800d5aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5ac:	781b      	ldrb	r3, [r3, #0]
 800d5ae:	061a      	lsls	r2, r3, #24
 800d5b0:	697b      	ldr	r3, [r7, #20]
 800d5b2:	4313      	orrs	r3, r2
 800d5b4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800d5b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5b8:	3301      	adds	r3, #1
 800d5ba:	637b      	str	r3, [r7, #52]	@ 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	f107 0214 	add.w	r2, r7, #20
 800d5c4:	4611      	mov	r1, r2
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	f005 febb 	bl	8013342 <SDMMC_WriteFIFO>
        for (count = 0U; count < 8U; count++)
 800d5cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5ce:	3301      	adds	r3, #1
 800d5d0:	643b      	str	r3, [r7, #64]	@ 0x40
 800d5d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5d4:	2b07      	cmp	r3, #7
 800d5d6:	d9d0      	bls.n	800d57a <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= 32U;
 800d5d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5da:	3b20      	subs	r3, #32
 800d5dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 800d5de:	f7fa fa21 	bl	8007a24 <HAL_GetTick>
 800d5e2:	4602      	mov	r2, r0
 800d5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5e6:	1ad3      	subs	r3, r2, r3
 800d5e8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d5ea:	429a      	cmp	r2, r3
 800d5ec:	d902      	bls.n	800d5f4 <HAL_SD_WriteBlocks+0x1b4>
 800d5ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d112      	bne.n	800d61a <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	4a56      	ldr	r2, [pc, #344]	@ (800d754 <HAL_SD_WriteBlocks+0x314>)
 800d5fa:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d602:	431a      	orrs	r2, r3
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	635a      	str	r2, [r3, #52]	@ 0x34
        hsd->State = HAL_SD_STATE_READY;
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	2201      	movs	r2, #1
 800d60c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        hsd->Context = SD_CONTEXT_NONE;
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	2200      	movs	r2, #0
 800d614:	62da      	str	r2, [r3, #44]	@ 0x2c
        return HAL_TIMEOUT;
 800d616:	2303      	movs	r3, #3
 800d618:	e097      	b.n	800d74a <HAL_SD_WriteBlocks+0x30a>
    while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d620:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 800d624:	2b00      	cmp	r3, #0
 800d626:	d09b      	beq.n	800d560 <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	68da      	ldr	r2, [r3, #12]
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d636:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d63e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d642:	2b00      	cmp	r3, #0
 800d644:	d022      	beq.n	800d68c <HAL_SD_WriteBlocks+0x24c>
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	2b01      	cmp	r3, #1
 800d64a:	d91f      	bls.n	800d68c <HAL_SD_WriteBlocks+0x24c>
    {
      if (hsd->SdCard.CardType != CARD_SECURED)
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d650:	2b03      	cmp	r3, #3
 800d652:	d01b      	beq.n	800d68c <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	4618      	mov	r0, r3
 800d65a:	f005 ffc9 	bl	80135f0 <SDMMC_CmdStopTransfer>
 800d65e:	6478      	str	r0, [r7, #68]	@ 0x44
        if (errorstate != HAL_SD_ERROR_NONE)
 800d660:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d662:	2b00      	cmp	r3, #0
 800d664:	d012      	beq.n	800d68c <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	4a3a      	ldr	r2, [pc, #232]	@ (800d754 <HAL_SD_WriteBlocks+0x314>)
 800d66c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d672:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d674:	431a      	orrs	r2, r3
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	635a      	str	r2, [r3, #52]	@ 0x34
          hsd->State = HAL_SD_STATE_READY;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	2201      	movs	r2, #1
 800d67e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          hsd->Context = SD_CONTEXT_NONE;
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	2200      	movs	r2, #0
 800d686:	62da      	str	r2, [r3, #44]	@ 0x2c
          return HAL_ERROR;
 800d688:	2301      	movs	r3, #1
 800d68a:	e05e      	b.n	800d74a <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800d68c:	68fb      	ldr	r3, [r7, #12]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d692:	f003 0308 	and.w	r3, r3, #8
 800d696:	2b00      	cmp	r3, #0
 800d698:	d012      	beq.n	800d6c0 <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	4a2d      	ldr	r2, [pc, #180]	@ (800d754 <HAL_SD_WriteBlocks+0x314>)
 800d6a0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6a6:	f043 0208 	orr.w	r2, r3, #8
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	2201      	movs	r2, #1
 800d6b2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800d6bc:	2301      	movs	r3, #1
 800d6be:	e044      	b.n	800d74a <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	681b      	ldr	r3, [r3, #0]
 800d6c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6c6:	f003 0302 	and.w	r3, r3, #2
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d012      	beq.n	800d6f4 <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	4a20      	ldr	r2, [pc, #128]	@ (800d754 <HAL_SD_WriteBlocks+0x314>)
 800d6d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6da:	f043 0202 	orr.w	r2, r3, #2
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	2201      	movs	r2, #1
 800d6e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	2200      	movs	r2, #0
 800d6ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	e02a      	b.n	800d74a <HAL_SD_WriteBlocks+0x30a>
    }
    else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6fa:	f003 0310 	and.w	r3, r3, #16
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d012      	beq.n	800d728 <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	681b      	ldr	r3, [r3, #0]
 800d706:	4a13      	ldr	r2, [pc, #76]	@ (800d754 <HAL_SD_WriteBlocks+0x314>)
 800d708:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d70e:	f043 0210 	orr.w	r2, r3, #16
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d716:	68fb      	ldr	r3, [r7, #12]
 800d718:	2201      	movs	r2, #1
 800d71a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	2200      	movs	r2, #0
 800d722:	62da      	str	r2, [r3, #44]	@ 0x2c
      return HAL_ERROR;
 800d724:	2301      	movs	r3, #1
 800d726:	e010      	b.n	800d74a <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	4a0a      	ldr	r2, [pc, #40]	@ (800d758 <HAL_SD_WriteBlocks+0x318>)
 800d72e:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2201      	movs	r2, #1
 800d734:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 800d738:	2300      	movs	r3, #0
 800d73a:	e006      	b.n	800d74a <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d740:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d748:	2301      	movs	r3, #1
  }
}
 800d74a:	4618      	mov	r0, r3
 800d74c:	3748      	adds	r7, #72	@ 0x48
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
 800d752:	bf00      	nop
 800d754:	1fe00fff 	.word	0x1fe00fff
 800d758:	18000f3a 	.word	0x18000f3a

0800d75c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d75c:	b480      	push	{r7}
 800d75e:	b083      	sub	sp, #12
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
 800d764:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d76a:	0f9b      	lsrs	r3, r3, #30
 800d76c:	b2da      	uxtb	r2, r3
 800d76e:	683b      	ldr	r3, [r7, #0]
 800d770:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d776:	0e9b      	lsrs	r3, r3, #26
 800d778:	b2db      	uxtb	r3, r3
 800d77a:	f003 030f 	and.w	r3, r3, #15
 800d77e:	b2da      	uxtb	r2, r3
 800d780:	683b      	ldr	r3, [r7, #0]
 800d782:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d788:	0e1b      	lsrs	r3, r3, #24
 800d78a:	b2db      	uxtb	r3, r3
 800d78c:	f003 0303 	and.w	r3, r3, #3
 800d790:	b2da      	uxtb	r2, r3
 800d792:	683b      	ldr	r3, [r7, #0]
 800d794:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d79a:	0c1b      	lsrs	r3, r3, #16
 800d79c:	b2da      	uxtb	r2, r3
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d7a6:	0a1b      	lsrs	r3, r3, #8
 800d7a8:	b2da      	uxtb	r2, r3
 800d7aa:	683b      	ldr	r3, [r7, #0]
 800d7ac:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d7b2:	b2da      	uxtb	r2, r3
 800d7b4:	683b      	ldr	r3, [r7, #0]
 800d7b6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d7bc:	0d1b      	lsrs	r3, r3, #20
 800d7be:	b29a      	uxth	r2, r3
 800d7c0:	683b      	ldr	r3, [r7, #0]
 800d7c2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d7c8:	0c1b      	lsrs	r3, r3, #16
 800d7ca:	b2db      	uxtb	r3, r3
 800d7cc:	f003 030f 	and.w	r3, r3, #15
 800d7d0:	b2da      	uxtb	r2, r3
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d7da:	0bdb      	lsrs	r3, r3, #15
 800d7dc:	b2db      	uxtb	r3, r3
 800d7de:	f003 0301 	and.w	r3, r3, #1
 800d7e2:	b2da      	uxtb	r2, r3
 800d7e4:	683b      	ldr	r3, [r7, #0]
 800d7e6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d7ec:	0b9b      	lsrs	r3, r3, #14
 800d7ee:	b2db      	uxtb	r3, r3
 800d7f0:	f003 0301 	and.w	r3, r3, #1
 800d7f4:	b2da      	uxtb	r2, r3
 800d7f6:	683b      	ldr	r3, [r7, #0]
 800d7f8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d7fe:	0b5b      	lsrs	r3, r3, #13
 800d800:	b2db      	uxtb	r3, r3
 800d802:	f003 0301 	and.w	r3, r3, #1
 800d806:	b2da      	uxtb	r2, r3
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d810:	0b1b      	lsrs	r3, r3, #12
 800d812:	b2db      	uxtb	r3, r3
 800d814:	f003 0301 	and.w	r3, r3, #1
 800d818:	b2da      	uxtb	r2, r3
 800d81a:	683b      	ldr	r3, [r7, #0]
 800d81c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d81e:	683b      	ldr	r3, [r7, #0]
 800d820:	2200      	movs	r2, #0
 800d822:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d163      	bne.n	800d8f4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d830:	009a      	lsls	r2, r3, #2
 800d832:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800d836:	4013      	ands	r3, r2
 800d838:	687a      	ldr	r2, [r7, #4]
 800d83a:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 800d83c:	0f92      	lsrs	r2, r2, #30
 800d83e:	431a      	orrs	r2, r3
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d848:	0edb      	lsrs	r3, r3, #27
 800d84a:	b2db      	uxtb	r3, r3
 800d84c:	f003 0307 	and.w	r3, r3, #7
 800d850:	b2da      	uxtb	r2, r3
 800d852:	683b      	ldr	r3, [r7, #0]
 800d854:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d85a:	0e1b      	lsrs	r3, r3, #24
 800d85c:	b2db      	uxtb	r3, r3
 800d85e:	f003 0307 	and.w	r3, r3, #7
 800d862:	b2da      	uxtb	r2, r3
 800d864:	683b      	ldr	r3, [r7, #0]
 800d866:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d86c:	0d5b      	lsrs	r3, r3, #21
 800d86e:	b2db      	uxtb	r3, r3
 800d870:	f003 0307 	and.w	r3, r3, #7
 800d874:	b2da      	uxtb	r2, r3
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d87e:	0c9b      	lsrs	r3, r3, #18
 800d880:	b2db      	uxtb	r3, r3
 800d882:	f003 0307 	and.w	r3, r3, #7
 800d886:	b2da      	uxtb	r2, r3
 800d888:	683b      	ldr	r3, [r7, #0]
 800d88a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d890:	0bdb      	lsrs	r3, r3, #15
 800d892:	b2db      	uxtb	r3, r3
 800d894:	f003 0307 	and.w	r3, r3, #7
 800d898:	b2da      	uxtb	r2, r3
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	691b      	ldr	r3, [r3, #16]
 800d8a2:	1c5a      	adds	r2, r3, #1
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d8a8:	683b      	ldr	r3, [r7, #0]
 800d8aa:	7e1b      	ldrb	r3, [r3, #24]
 800d8ac:	b2db      	uxtb	r3, r3
 800d8ae:	f003 0307 	and.w	r3, r3, #7
 800d8b2:	3302      	adds	r3, #2
 800d8b4:	2201      	movs	r2, #1
 800d8b6:	fa02 f303 	lsl.w	r3, r2, r3
 800d8ba:	687a      	ldr	r2, [r7, #4]
 800d8bc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d8be:	fb03 f202 	mul.w	r2, r3, r2
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	7a1b      	ldrb	r3, [r3, #8]
 800d8ca:	b2db      	uxtb	r3, r3
 800d8cc:	f003 030f 	and.w	r3, r3, #15
 800d8d0:	2201      	movs	r2, #1
 800d8d2:	409a      	lsls	r2, r3
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d8dc:	687a      	ldr	r2, [r7, #4]
 800d8de:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800d8e0:	0a52      	lsrs	r2, r2, #9
 800d8e2:	fb03 f202 	mul.w	r2, r3, r2
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d8f0:	655a      	str	r2, [r3, #84]	@ 0x54
 800d8f2:	e031      	b.n	800d958 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8f8:	2b01      	cmp	r3, #1
 800d8fa:	d11d      	bne.n	800d938 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d900:	041b      	lsls	r3, r3, #16
 800d902:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d90a:	0c1b      	lsrs	r3, r3, #16
 800d90c:	431a      	orrs	r2, r3
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800d912:	683b      	ldr	r3, [r7, #0]
 800d914:	691b      	ldr	r3, [r3, #16]
 800d916:	3301      	adds	r3, #1
 800d918:	029a      	lsls	r2, r3, #10
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = 512U;
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d92c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	655a      	str	r2, [r3, #84]	@ 0x54
 800d936:	e00f      	b.n	800d958 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4a58      	ldr	r2, [pc, #352]	@ (800daa0 <HAL_SD_GetCardCSD+0x344>)
 800d93e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d944:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	2201      	movs	r2, #1
 800d950:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 800d954:	2301      	movs	r3, #1
 800d956:	e09d      	b.n	800da94 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d95c:	0b9b      	lsrs	r3, r3, #14
 800d95e:	b2db      	uxtb	r3, r3
 800d960:	f003 0301 	and.w	r3, r3, #1
 800d964:	b2da      	uxtb	r2, r3
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d96e:	09db      	lsrs	r3, r3, #7
 800d970:	b2db      	uxtb	r3, r3
 800d972:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d976:	b2da      	uxtb	r2, r3
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d980:	b2db      	uxtb	r3, r3
 800d982:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d986:	b2da      	uxtb	r2, r3
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d990:	0fdb      	lsrs	r3, r3, #31
 800d992:	b2da      	uxtb	r2, r3
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d99c:	0f5b      	lsrs	r3, r3, #29
 800d99e:	b2db      	uxtb	r3, r3
 800d9a0:	f003 0303 	and.w	r3, r3, #3
 800d9a4:	b2da      	uxtb	r2, r3
 800d9a6:	683b      	ldr	r3, [r7, #0]
 800d9a8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d9ae:	0e9b      	lsrs	r3, r3, #26
 800d9b0:	b2db      	uxtb	r3, r3
 800d9b2:	f003 0307 	and.w	r3, r3, #7
 800d9b6:	b2da      	uxtb	r2, r3
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d9c0:	0d9b      	lsrs	r3, r3, #22
 800d9c2:	b2db      	uxtb	r3, r3
 800d9c4:	f003 030f 	and.w	r3, r3, #15
 800d9c8:	b2da      	uxtb	r2, r3
 800d9ca:	683b      	ldr	r3, [r7, #0]
 800d9cc:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d9d2:	0d5b      	lsrs	r3, r3, #21
 800d9d4:	b2db      	uxtb	r3, r3
 800d9d6:	f003 0301 	and.w	r3, r3, #1
 800d9da:	b2da      	uxtb	r2, r3
 800d9dc:	683b      	ldr	r3, [r7, #0]
 800d9de:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d9ee:	0c1b      	lsrs	r3, r3, #16
 800d9f0:	b2db      	uxtb	r3, r3
 800d9f2:	f003 0301 	and.w	r3, r3, #1
 800d9f6:	b2da      	uxtb	r2, r3
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800da02:	0bdb      	lsrs	r3, r3, #15
 800da04:	b2db      	uxtb	r3, r3
 800da06:	f003 0301 	and.w	r3, r3, #1
 800da0a:	b2da      	uxtb	r2, r3
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800da16:	0b9b      	lsrs	r3, r3, #14
 800da18:	b2db      	uxtb	r3, r3
 800da1a:	f003 0301 	and.w	r3, r3, #1
 800da1e:	b2da      	uxtb	r2, r3
 800da20:	683b      	ldr	r3, [r7, #0]
 800da22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800da2a:	0b5b      	lsrs	r3, r3, #13
 800da2c:	b2db      	uxtb	r3, r3
 800da2e:	f003 0301 	and.w	r3, r3, #1
 800da32:	b2da      	uxtb	r2, r3
 800da34:	683b      	ldr	r3, [r7, #0]
 800da36:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800da3e:	0b1b      	lsrs	r3, r3, #12
 800da40:	b2db      	uxtb	r3, r3
 800da42:	f003 0301 	and.w	r3, r3, #1
 800da46:	b2da      	uxtb	r2, r3
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800da52:	0a9b      	lsrs	r3, r3, #10
 800da54:	b2db      	uxtb	r3, r3
 800da56:	f003 0303 	and.w	r3, r3, #3
 800da5a:	b2da      	uxtb	r2, r3
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800da66:	0a1b      	lsrs	r3, r3, #8
 800da68:	b2db      	uxtb	r3, r3
 800da6a:	f003 0303 	and.w	r3, r3, #3
 800da6e:	b2da      	uxtb	r2, r3
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800da7a:	085b      	lsrs	r3, r3, #1
 800da7c:	b2db      	uxtb	r3, r3
 800da7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da82:	b2da      	uxtb	r2, r3
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800da8a:	683b      	ldr	r3, [r7, #0]
 800da8c:	2201      	movs	r2, #1
 800da8e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800da92:	2300      	movs	r3, #0
}
 800da94:	4618      	mov	r0, r3
 800da96:	370c      	adds	r7, #12
 800da98:	46bd      	mov	sp, r7
 800da9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9e:	4770      	bx	lr
 800daa0:	1fe00fff 	.word	0x1fe00fff

0800daa4 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b094      	sub	sp, #80	@ 0x50
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]
 800daac:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800daae:	2300      	movs	r3, #0
 800dab0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800daba:	b2db      	uxtb	r3, r3
 800dabc:	2b03      	cmp	r3, #3
 800dabe:	d101      	bne.n	800dac4 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800dac0:	2301      	movs	r3, #1
 800dac2:	e0a7      	b.n	800dc14 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800dac4:	f107 0308 	add.w	r3, r7, #8
 800dac8:	4619      	mov	r1, r3
 800daca:	6878      	ldr	r0, [r7, #4]
 800dacc:	f000 fb62 	bl	800e194 <SD_SendSDStatus>
 800dad0:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800dad2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dad4:	2b00      	cmp	r3, #0
 800dad6:	d011      	beq.n	800dafc <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	4a4f      	ldr	r2, [pc, #316]	@ (800dc1c <HAL_SD_GetCardStatus+0x178>)
 800dade:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dae4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dae6:	431a      	orrs	r2, r3
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	2201      	movs	r2, #1
 800daf0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800daf4:	2301      	movs	r3, #1
 800daf6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800dafa:	e070      	b.n	800dbde <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800dafc:	68bb      	ldr	r3, [r7, #8]
 800dafe:	099b      	lsrs	r3, r3, #6
 800db00:	b2db      	uxtb	r3, r3
 800db02:	f003 0303 	and.w	r3, r3, #3
 800db06:	b2da      	uxtb	r2, r3
 800db08:	683b      	ldr	r3, [r7, #0]
 800db0a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800db0c:	68bb      	ldr	r3, [r7, #8]
 800db0e:	095b      	lsrs	r3, r3, #5
 800db10:	b2db      	uxtb	r3, r3
 800db12:	f003 0301 	and.w	r3, r3, #1
 800db16:	b2da      	uxtb	r2, r3
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800db1c:	68bb      	ldr	r3, [r7, #8]
 800db1e:	0a1b      	lsrs	r3, r3, #8
 800db20:	b29b      	uxth	r3, r3
 800db22:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800db26:	b29a      	uxth	r2, r3
 800db28:	68bb      	ldr	r3, [r7, #8]
 800db2a:	0e1b      	lsrs	r3, r3, #24
 800db2c:	b29b      	uxth	r3, r3
 800db2e:	4313      	orrs	r3, r2
 800db30:	b29a      	uxth	r2, r3
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	061a      	lsls	r2, r3, #24
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	021b      	lsls	r3, r3, #8
 800db3e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800db42:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	0a1b      	lsrs	r3, r3, #8
 800db48:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800db4c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	0e1b      	lsrs	r3, r3, #24
 800db52:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800db58:	693b      	ldr	r3, [r7, #16]
 800db5a:	b2da      	uxtb	r2, r3
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800db60:	693b      	ldr	r3, [r7, #16]
 800db62:	0a1b      	lsrs	r3, r3, #8
 800db64:	b2da      	uxtb	r2, r3
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800db6a:	693b      	ldr	r3, [r7, #16]
 800db6c:	0d1b      	lsrs	r3, r3, #20
 800db6e:	b2db      	uxtb	r3, r3
 800db70:	f003 030f 	and.w	r3, r3, #15
 800db74:	b2da      	uxtb	r2, r3
 800db76:	683b      	ldr	r3, [r7, #0]
 800db78:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	0c1b      	lsrs	r3, r3, #16
 800db7e:	b29b      	uxth	r3, r3
 800db80:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800db84:	b29a      	uxth	r2, r3
 800db86:	697b      	ldr	r3, [r7, #20]
 800db88:	b29b      	uxth	r3, r3
 800db8a:	b2db      	uxtb	r3, r3
 800db8c:	b29b      	uxth	r3, r3
 800db8e:	4313      	orrs	r3, r2
 800db90:	b29a      	uxth	r2, r3
 800db92:	683b      	ldr	r3, [r7, #0]
 800db94:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800db96:	697b      	ldr	r3, [r7, #20]
 800db98:	0a9b      	lsrs	r3, r3, #10
 800db9a:	b2db      	uxtb	r3, r3
 800db9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dba0:	b2da      	uxtb	r2, r3
 800dba2:	683b      	ldr	r3, [r7, #0]
 800dba4:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800dba6:	697b      	ldr	r3, [r7, #20]
 800dba8:	0a1b      	lsrs	r3, r3, #8
 800dbaa:	b2db      	uxtb	r3, r3
 800dbac:	f003 0303 	and.w	r3, r3, #3
 800dbb0:	b2da      	uxtb	r2, r3
 800dbb2:	683b      	ldr	r3, [r7, #0]
 800dbb4:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800dbb6:	697b      	ldr	r3, [r7, #20]
 800dbb8:	091b      	lsrs	r3, r3, #4
 800dbba:	b2db      	uxtb	r3, r3
 800dbbc:	f003 030f 	and.w	r3, r3, #15
 800dbc0:	b2da      	uxtb	r2, r3
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800dbc6:	697b      	ldr	r3, [r7, #20]
 800dbc8:	b2db      	uxtb	r3, r3
 800dbca:	f003 030f 	and.w	r3, r3, #15
 800dbce:	b2da      	uxtb	r2, r3
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800dbd4:	69bb      	ldr	r3, [r7, #24]
 800dbd6:	0e1b      	lsrs	r3, r3, #24
 800dbd8:	b2da      	uxtb	r2, r3
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	f005 fc52 	bl	8013490 <SDMMC_CmdBlockLength>
 800dbec:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800dbee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d00d      	beq.n	800dc10 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	4a08      	ldr	r2, [pc, #32]	@ (800dc1c <HAL_SD_GetCardStatus+0x178>)
 800dbfa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dc00:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	2201      	movs	r2, #1
 800dc06:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }


  return status;
 800dc10:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 800dc14:	4618      	mov	r0, r3
 800dc16:	3750      	adds	r7, #80	@ 0x50
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	bd80      	pop	{r7, pc}
 800dc1c:	1fe00fff 	.word	0x1fe00fff

0800dc20 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800dc20:	b480      	push	{r7}
 800dc22:	b083      	sub	sp, #12
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	6078      	str	r0, [r7, #4]
 800dc28:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dc3e:	683b      	ldr	r3, [r7, #0]
 800dc40:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dc4e:	683b      	ldr	r3, [r7, #0]
 800dc50:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dc56:	683b      	ldr	r3, [r7, #0]
 800dc58:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800dc5e:	683b      	ldr	r3, [r7, #0]
 800dc60:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800dc62:	687b      	ldr	r3, [r7, #4]
 800dc64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800dc6a:	2300      	movs	r3, #0
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	370c      	adds	r7, #12
 800dc70:	46bd      	mov	sp, r7
 800dc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc76:	4770      	bx	lr

0800dc78 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800dc78:	b590      	push	{r4, r7, lr}
 800dc7a:	b08d      	sub	sp, #52	@ 0x34
 800dc7c:	af02      	add	r7, sp, #8
 800dc7e:	6078      	str	r0, [r7, #4]
 800dc80:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800dc82:	2300      	movs	r3, #0
 800dc84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	2203      	movs	r2, #3
 800dc8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc94:	2b03      	cmp	r3, #3
 800dc96:	d02e      	beq.n	800dcf6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dc9e:	d106      	bne.n	800dcae <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dca4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	635a      	str	r2, [r3, #52]	@ 0x34
 800dcac:	e029      	b.n	800dd02 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800dcae:	683b      	ldr	r3, [r7, #0]
 800dcb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800dcb4:	d10a      	bne.n	800dccc <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800dcb6:	6878      	ldr	r0, [r7, #4]
 800dcb8:	f000 fb64 	bl	800e384 <SD_WideBus_Enable>
 800dcbc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dcc2:	6a3b      	ldr	r3, [r7, #32]
 800dcc4:	431a      	orrs	r2, r3
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	635a      	str	r2, [r3, #52]	@ 0x34
 800dcca:	e01a      	b.n	800dd02 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d10a      	bne.n	800dce8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800dcd2:	6878      	ldr	r0, [r7, #4]
 800dcd4:	f000 fba1 	bl	800e41a <SD_WideBus_Disable>
 800dcd8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dcde:	6a3b      	ldr	r3, [r7, #32]
 800dce0:	431a      	orrs	r2, r3
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	635a      	str	r2, [r3, #52]	@ 0x34
 800dce6:	e00c      	b.n	800dd02 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcec:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	635a      	str	r2, [r3, #52]	@ 0x34
 800dcf4:	e005      	b.n	800dd02 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcfa:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d007      	beq.n	800dd1a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	4a5f      	ldr	r2, [pc, #380]	@ (800de8c <HAL_SD_ConfigWideBusOperation+0x214>)
 800dd10:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800dd12:	2301      	movs	r3, #1
 800dd14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800dd18:	e096      	b.n	800de48 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800dd1a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800dd1e:	f04f 0100 	mov.w	r1, #0
 800dd22:	f7fd fe9d 	bl	800ba60 <HAL_RCCEx_GetPeriphCLKFreq>
 800dd26:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800dd28:	69fb      	ldr	r3, [r7, #28]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	f000 8083 	beq.w	800de36 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	685b      	ldr	r3, [r3, #4]
 800dd34:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	689b      	ldr	r3, [r3, #8]
 800dd3a:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800dd40:	687b      	ldr	r3, [r7, #4]
 800dd42:	691b      	ldr	r3, [r3, #16]
 800dd44:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	695a      	ldr	r2, [r3, #20]
 800dd4a:	69fb      	ldr	r3, [r7, #28]
 800dd4c:	4950      	ldr	r1, [pc, #320]	@ (800de90 <HAL_SD_ConfigWideBusOperation+0x218>)
 800dd4e:	fba1 1303 	umull	r1, r3, r1, r3
 800dd52:	0e1b      	lsrs	r3, r3, #24
 800dd54:	429a      	cmp	r2, r3
 800dd56:	d303      	bcc.n	800dd60 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	695b      	ldr	r3, [r3, #20]
 800dd5c:	61bb      	str	r3, [r7, #24]
 800dd5e:	e05a      	b.n	800de16 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd68:	d103      	bne.n	800dd72 <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800dd6a:	687b      	ldr	r3, [r7, #4]
 800dd6c:	695b      	ldr	r3, [r3, #20]
 800dd6e:	61bb      	str	r3, [r7, #24]
 800dd70:	e051      	b.n	800de16 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dd7a:	d126      	bne.n	800ddca <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	695b      	ldr	r3, [r3, #20]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d10e      	bne.n	800dda2 <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800dd84:	69fb      	ldr	r3, [r7, #28]
 800dd86:	4a43      	ldr	r2, [pc, #268]	@ (800de94 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800dd88:	4293      	cmp	r3, r2
 800dd8a:	d906      	bls.n	800dd9a <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800dd8c:	69fb      	ldr	r3, [r7, #28]
 800dd8e:	4a40      	ldr	r2, [pc, #256]	@ (800de90 <HAL_SD_ConfigWideBusOperation+0x218>)
 800dd90:	fba2 2303 	umull	r2, r3, r2, r3
 800dd94:	0e5b      	lsrs	r3, r3, #25
 800dd96:	61bb      	str	r3, [r7, #24]
 800dd98:	e03d      	b.n	800de16 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	695b      	ldr	r3, [r3, #20]
 800dd9e:	61bb      	str	r3, [r7, #24]
 800dda0:	e039      	b.n	800de16 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	695b      	ldr	r3, [r3, #20]
 800dda6:	005b      	lsls	r3, r3, #1
 800dda8:	69fa      	ldr	r2, [r7, #28]
 800ddaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddae:	4a39      	ldr	r2, [pc, #228]	@ (800de94 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ddb0:	4293      	cmp	r3, r2
 800ddb2:	d906      	bls.n	800ddc2 <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ddb4:	69fb      	ldr	r3, [r7, #28]
 800ddb6:	4a36      	ldr	r2, [pc, #216]	@ (800de90 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ddb8:	fba2 2303 	umull	r2, r3, r2, r3
 800ddbc:	0e5b      	lsrs	r3, r3, #25
 800ddbe:	61bb      	str	r3, [r7, #24]
 800ddc0:	e029      	b.n	800de16 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	695b      	ldr	r3, [r3, #20]
 800ddc6:	61bb      	str	r3, [r7, #24]
 800ddc8:	e025      	b.n	800de16 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	695b      	ldr	r3, [r3, #20]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d10e      	bne.n	800ddf0 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800ddd2:	69fb      	ldr	r3, [r7, #28]
 800ddd4:	4a30      	ldr	r2, [pc, #192]	@ (800de98 <HAL_SD_ConfigWideBusOperation+0x220>)
 800ddd6:	4293      	cmp	r3, r2
 800ddd8:	d906      	bls.n	800dde8 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800ddda:	69fb      	ldr	r3, [r7, #28]
 800dddc:	4a2c      	ldr	r2, [pc, #176]	@ (800de90 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ddde:	fba2 2303 	umull	r2, r3, r2, r3
 800dde2:	0e1b      	lsrs	r3, r3, #24
 800dde4:	61bb      	str	r3, [r7, #24]
 800dde6:	e016      	b.n	800de16 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	695b      	ldr	r3, [r3, #20]
 800ddec:	61bb      	str	r3, [r7, #24]
 800ddee:	e012      	b.n	800de16 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	695b      	ldr	r3, [r3, #20]
 800ddf4:	005b      	lsls	r3, r3, #1
 800ddf6:	69fa      	ldr	r2, [r7, #28]
 800ddf8:	fbb2 f3f3 	udiv	r3, r2, r3
 800ddfc:	4a26      	ldr	r2, [pc, #152]	@ (800de98 <HAL_SD_ConfigWideBusOperation+0x220>)
 800ddfe:	4293      	cmp	r3, r2
 800de00:	d906      	bls.n	800de10 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800de02:	69fb      	ldr	r3, [r7, #28]
 800de04:	4a22      	ldr	r2, [pc, #136]	@ (800de90 <HAL_SD_ConfigWideBusOperation+0x218>)
 800de06:	fba2 2303 	umull	r2, r3, r2, r3
 800de0a:	0e1b      	lsrs	r3, r3, #24
 800de0c:	61bb      	str	r3, [r7, #24]
 800de0e:	e002      	b.n	800de16 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	695b      	ldr	r3, [r3, #20]
 800de14:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681c      	ldr	r4, [r3, #0]
 800de1a:	466a      	mov	r2, sp
 800de1c:	f107 0314 	add.w	r3, r7, #20
 800de20:	e893 0003 	ldmia.w	r3, {r0, r1}
 800de24:	e882 0003 	stmia.w	r2, {r0, r1}
 800de28:	f107 0308 	add.w	r3, r7, #8
 800de2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800de2e:	4620      	mov	r0, r4
 800de30:	f005 fa50 	bl	80132d4 <SDMMC_Init>
 800de34:	e008      	b.n	800de48 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de3a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 800de42:	2301      	movs	r3, #1
 800de44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800de50:	4618      	mov	r0, r3
 800de52:	f005 fb1d 	bl	8013490 <SDMMC_CmdBlockLength>
 800de56:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800de58:	6a3b      	ldr	r3, [r7, #32]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d00c      	beq.n	800de78 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	4a0a      	ldr	r2, [pc, #40]	@ (800de8c <HAL_SD_ConfigWideBusOperation+0x214>)
 800de64:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800de6a:	6a3b      	ldr	r3, [r7, #32]
 800de6c:	431a      	orrs	r2, r3
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800de72:	2301      	movs	r3, #1
 800de74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2201      	movs	r2, #1
 800de7c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 800de80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800de84:	4618      	mov	r0, r3
 800de86:	372c      	adds	r7, #44	@ 0x2c
 800de88:	46bd      	mov	sp, r7
 800de8a:	bd90      	pop	{r4, r7, pc}
 800de8c:	1fe00fff 	.word	0x1fe00fff
 800de90:	55e63b89 	.word	0x55e63b89
 800de94:	02faf080 	.word	0x02faf080
 800de98:	017d7840 	.word	0x017d7840

0800de9c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	b086      	sub	sp, #24
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800dea4:	2300      	movs	r3, #0
 800dea6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800dea8:	f107 030c 	add.w	r3, r7, #12
 800deac:	4619      	mov	r1, r3
 800deae:	6878      	ldr	r0, [r7, #4]
 800deb0:	f000 fa40 	bl	800e334 <SD_SendStatus>
 800deb4:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800deb6:	697b      	ldr	r3, [r7, #20]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d005      	beq.n	800dec8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dec0:	697b      	ldr	r3, [r7, #20]
 800dec2:	431a      	orrs	r2, r3
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	0a5b      	lsrs	r3, r3, #9
 800decc:	f003 030f 	and.w	r3, r3, #15
 800ded0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800ded2:	693b      	ldr	r3, [r7, #16]
}
 800ded4:	4618      	mov	r0, r3
 800ded6:	3718      	adds	r7, #24
 800ded8:	46bd      	mov	sp, r7
 800deda:	bd80      	pop	{r7, pc}

0800dedc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b090      	sub	sp, #64	@ 0x40
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800dee4:	2300      	movs	r3, #0
 800dee6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800dee8:	f7f9 fd9c 	bl	8007a24 <HAL_GetTick>
 800deec:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	4618      	mov	r0, r3
 800def4:	f005 fa47 	bl	8013386 <SDMMC_GetPowerState>
 800def8:	4603      	mov	r3, r0
 800defa:	2b00      	cmp	r3, #0
 800defc:	d102      	bne.n	800df04 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800defe:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800df02:	e0b5      	b.n	800e070 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df08:	2b03      	cmp	r3, #3
 800df0a:	d02e      	beq.n	800df6a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	4618      	mov	r0, r3
 800df12:	f005 fc92 	bl	801383a <SDMMC_CmdSendCID>
 800df16:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800df18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d001      	beq.n	800df22 <SD_InitCard+0x46>
    {
      return errorstate;
 800df1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df20:	e0a6      	b.n	800e070 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	2100      	movs	r1, #0
 800df28:	4618      	mov	r0, r3
 800df2a:	f005 fa72 	bl	8013412 <SDMMC_GetResponse>
 800df2e:	4602      	mov	r2, r0
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	2104      	movs	r1, #4
 800df3a:	4618      	mov	r0, r3
 800df3c:	f005 fa69 	bl	8013412 <SDMMC_GetResponse>
 800df40:	4602      	mov	r2, r0
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	2108      	movs	r1, #8
 800df4c:	4618      	mov	r0, r3
 800df4e:	f005 fa60 	bl	8013412 <SDMMC_GetResponse>
 800df52:	4602      	mov	r2, r0
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	210c      	movs	r1, #12
 800df5e:	4618      	mov	r0, r3
 800df60:	f005 fa57 	bl	8013412 <SDMMC_GetResponse>
 800df64:	4602      	mov	r2, r0
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df6e:	2b03      	cmp	r3, #3
 800df70:	d01d      	beq.n	800dfae <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800df72:	e019      	b.n	800dfa8 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	f107 020a 	add.w	r2, r7, #10
 800df7c:	4611      	mov	r1, r2
 800df7e:	4618      	mov	r0, r3
 800df80:	f005 fc9a 	bl	80138b8 <SDMMC_CmdSetRelAdd>
 800df84:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800df86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d001      	beq.n	800df90 <SD_InitCard+0xb4>
      {
        return errorstate;
 800df8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df8e:	e06f      	b.n	800e070 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800df90:	f7f9 fd48 	bl	8007a24 <HAL_GetTick>
 800df94:	4602      	mov	r2, r0
 800df96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df98:	1ad3      	subs	r3, r2, r3
 800df9a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800df9e:	4293      	cmp	r3, r2
 800dfa0:	d902      	bls.n	800dfa8 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800dfa2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800dfa6:	e063      	b.n	800e070 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800dfa8:	897b      	ldrh	r3, [r7, #10]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d0e2      	beq.n	800df74 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfb2:	2b03      	cmp	r3, #3
 800dfb4:	d036      	beq.n	800e024 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800dfb6:	897b      	ldrh	r3, [r7, #10]
 800dfb8:	461a      	mov	r2, r3
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	681a      	ldr	r2, [r3, #0]
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfc6:	041b      	lsls	r3, r3, #16
 800dfc8:	4619      	mov	r1, r3
 800dfca:	4610      	mov	r0, r2
 800dfcc:	f005 fc54 	bl	8013878 <SDMMC_CmdSendCSD>
 800dfd0:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800dfd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d001      	beq.n	800dfdc <SD_InitCard+0x100>
    {
      return errorstate;
 800dfd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dfda:	e049      	b.n	800e070 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	2100      	movs	r1, #0
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	f005 fa15 	bl	8013412 <SDMMC_GetResponse>
 800dfe8:	4602      	mov	r2, r0
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	2104      	movs	r1, #4
 800dff4:	4618      	mov	r0, r3
 800dff6:	f005 fa0c 	bl	8013412 <SDMMC_GetResponse>
 800dffa:	4602      	mov	r2, r0
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	2108      	movs	r1, #8
 800e006:	4618      	mov	r0, r3
 800e008:	f005 fa03 	bl	8013412 <SDMMC_GetResponse>
 800e00c:	4602      	mov	r2, r0
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	210c      	movs	r1, #12
 800e018:	4618      	mov	r0, r3
 800e01a:	f005 f9fa 	bl	8013412 <SDMMC_GetResponse>
 800e01e:	4602      	mov	r2, r0
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	2104      	movs	r1, #4
 800e02a:	4618      	mov	r0, r3
 800e02c:	f005 f9f1 	bl	8013412 <SDMMC_GetResponse>
 800e030:	4603      	mov	r3, r0
 800e032:	0d1a      	lsrs	r2, r3, #20
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e038:	f107 030c 	add.w	r3, r7, #12
 800e03c:	4619      	mov	r1, r3
 800e03e:	6878      	ldr	r0, [r7, #4]
 800e040:	f7ff fb8c 	bl	800d75c <HAL_SD_GetCardCSD>
 800e044:	4603      	mov	r3, r0
 800e046:	2b00      	cmp	r3, #0
 800e048:	d002      	beq.n	800e050 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e04a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e04e:	e00f      	b.n	800e070 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	681a      	ldr	r2, [r3, #0]
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e058:	041b      	lsls	r3, r3, #16
 800e05a:	4619      	mov	r1, r3
 800e05c:	4610      	mov	r0, r2
 800e05e:	f005 fb03 	bl	8013668 <SDMMC_CmdSelDesel>
 800e062:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800e064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e066:	2b00      	cmp	r3, #0
 800e068:	d001      	beq.n	800e06e <SD_InitCard+0x192>
  {
    return errorstate;
 800e06a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e06c:	e000      	b.n	800e070 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e06e:	2300      	movs	r3, #0
}
 800e070:	4618      	mov	r0, r3
 800e072:	3740      	adds	r7, #64	@ 0x40
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}

0800e078 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b086      	sub	sp, #24
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e080:	2300      	movs	r3, #0
 800e082:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800e084:	2300      	movs	r3, #0
 800e086:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800e088:	2300      	movs	r3, #0
 800e08a:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	4618      	mov	r0, r3
 800e092:	f005 fb0c 	bl	80136ae <SDMMC_CmdGoIdleState>
 800e096:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e098:	68fb      	ldr	r3, [r7, #12]
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d001      	beq.n	800e0a2 <SD_PowerON+0x2a>
  {
    return errorstate;
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	e072      	b.n	800e188 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f005 fb1f 	bl	80136ea <SDMMC_CmdOperCond>
 800e0ac:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800e0b4:	d10d      	bne.n	800e0d2 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	2200      	movs	r2, #0
 800e0ba:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f005 faf4 	bl	80136ae <SDMMC_CmdGoIdleState>
 800e0c6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d004      	beq.n	800e0d8 <SD_PowerON+0x60>
    {
      return errorstate;
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	e05a      	b.n	800e188 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	2201      	movs	r2, #1
 800e0d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0dc:	2b01      	cmp	r3, #1
 800e0de:	d137      	bne.n	800e150 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	2100      	movs	r1, #0
 800e0e6:	4618      	mov	r0, r3
 800e0e8:	f005 fb1f 	bl	801372a <SDMMC_CmdAppCommand>
 800e0ec:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d02d      	beq.n	800e150 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e0f4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e0f8:	e046      	b.n	800e188 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	2100      	movs	r1, #0
 800e100:	4618      	mov	r0, r3
 800e102:	f005 fb12 	bl	801372a <SDMMC_CmdAppCommand>
 800e106:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	2b00      	cmp	r3, #0
 800e10c:	d001      	beq.n	800e112 <SD_PowerON+0x9a>
    {
      return errorstate;
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	e03a      	b.n	800e188 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	491e      	ldr	r1, [pc, #120]	@ (800e190 <SD_PowerON+0x118>)
 800e118:	4618      	mov	r0, r3
 800e11a:	f005 fb29 	bl	8013770 <SDMMC_CmdAppOperCommand>
 800e11e:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d002      	beq.n	800e12c <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e126:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e12a:	e02d      	b.n	800e188 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	2100      	movs	r1, #0
 800e132:	4618      	mov	r0, r3
 800e134:	f005 f96d 	bl	8013412 <SDMMC_GetResponse>
 800e138:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e13a:	697b      	ldr	r3, [r7, #20]
 800e13c:	0fdb      	lsrs	r3, r3, #31
 800e13e:	2b01      	cmp	r3, #1
 800e140:	d101      	bne.n	800e146 <SD_PowerON+0xce>
 800e142:	2301      	movs	r3, #1
 800e144:	e000      	b.n	800e148 <SD_PowerON+0xd0>
 800e146:	2300      	movs	r3, #0
 800e148:	613b      	str	r3, [r7, #16]

    count++;
 800e14a:	68bb      	ldr	r3, [r7, #8]
 800e14c:	3301      	adds	r3, #1
 800e14e:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e150:	68bb      	ldr	r3, [r7, #8]
 800e152:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e156:	4293      	cmp	r3, r2
 800e158:	d802      	bhi.n	800e160 <SD_PowerON+0xe8>
 800e15a:	693b      	ldr	r3, [r7, #16]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d0cc      	beq.n	800e0fa <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800e160:	68bb      	ldr	r3, [r7, #8]
 800e162:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e166:	4293      	cmp	r3, r2
 800e168:	d902      	bls.n	800e170 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e16a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e16e:	e00b      	b.n	800e188 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2200      	movs	r2, #0
 800e174:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800e176:	697b      	ldr	r3, [r7, #20]
 800e178:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d002      	beq.n	800e186 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	2201      	movs	r2, #1
 800e184:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800e186:	2300      	movs	r3, #0
}
 800e188:	4618      	mov	r0, r3
 800e18a:	3718      	adds	r7, #24
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bd80      	pop	{r7, pc}
 800e190:	c1100000 	.word	0xc1100000

0800e194 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800e194:	b580      	push	{r7, lr}
 800e196:	b08c      	sub	sp, #48	@ 0x30
 800e198:	af00      	add	r7, sp, #0
 800e19a:	6078      	str	r0, [r7, #4]
 800e19c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e19e:	f7f9 fc41 	bl	8007a24 <HAL_GetTick>
 800e1a2:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	2100      	movs	r1, #0
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	f005 f92f 	bl	8013412 <SDMMC_GetResponse>
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e1ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e1be:	d102      	bne.n	800e1c6 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e1c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e1c4:	e0b0      	b.n	800e328 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	2140      	movs	r1, #64	@ 0x40
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	f005 f95f 	bl	8013490 <SDMMC_CmdBlockLength>
 800e1d2:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e1d4:	6a3b      	ldr	r3, [r7, #32]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d005      	beq.n	800e1e6 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800e1e2:	6a3b      	ldr	r3, [r7, #32]
 800e1e4:	e0a0      	b.n	800e328 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	681a      	ldr	r2, [r3, #0]
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e1ee:	041b      	lsls	r3, r3, #16
 800e1f0:	4619      	mov	r1, r3
 800e1f2:	4610      	mov	r0, r2
 800e1f4:	f005 fa99 	bl	801372a <SDMMC_CmdAppCommand>
 800e1f8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e1fa:	6a3b      	ldr	r3, [r7, #32]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d005      	beq.n	800e20c <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800e208:	6a3b      	ldr	r3, [r7, #32]
 800e20a:	e08d      	b.n	800e328 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e20c:	f04f 33ff 	mov.w	r3, #4294967295
 800e210:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800e212:	2340      	movs	r3, #64	@ 0x40
 800e214:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800e216:	2360      	movs	r3, #96	@ 0x60
 800e218:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e21a:	2302      	movs	r3, #2
 800e21c:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e21e:	2300      	movs	r3, #0
 800e220:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e222:	2301      	movs	r3, #1
 800e224:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	f107 0208 	add.w	r2, r7, #8
 800e22e:	4611      	mov	r1, r2
 800e230:	4618      	mov	r0, r3
 800e232:	f005 f901 	bl	8013438 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	4618      	mov	r0, r3
 800e23c:	f005 fb81 	bl	8013942 <SDMMC_CmdStatusRegister>
 800e240:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e242:	6a3b      	ldr	r3, [r7, #32]
 800e244:	2b00      	cmp	r3, #0
 800e246:	d02b      	beq.n	800e2a0 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 800e250:	6a3b      	ldr	r3, [r7, #32]
 800e252:	e069      	b.n	800e328 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e25a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d013      	beq.n	800e28a <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800e262:	2300      	movs	r3, #0
 800e264:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e266:	e00d      	b.n	800e284 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	4618      	mov	r0, r3
 800e26e:	f005 f85b 	bl	8013328 <SDMMC_ReadFIFO>
 800e272:	4602      	mov	r2, r0
 800e274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e276:	601a      	str	r2, [r3, #0]
        pData++;
 800e278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e27a:	3304      	adds	r3, #4
 800e27c:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 800e27e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e280:	3301      	adds	r3, #1
 800e282:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e284:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e286:	2b07      	cmp	r3, #7
 800e288:	d9ee      	bls.n	800e268 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e28a:	f7f9 fbcb 	bl	8007a24 <HAL_GetTick>
 800e28e:	4602      	mov	r2, r0
 800e290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e292:	1ad3      	subs	r3, r2, r3
 800e294:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e298:	d102      	bne.n	800e2a0 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e29a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e29e:	e043      	b.n	800e328 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e2a6:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d0d2      	beq.n	800e254 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e2b4:	f003 0308 	and.w	r3, r3, #8
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d001      	beq.n	800e2c0 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e2bc:	2308      	movs	r3, #8
 800e2be:	e033      	b.n	800e328 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e2c6:	f003 0302 	and.w	r3, r3, #2
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d001      	beq.n	800e2d2 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e2ce:	2302      	movs	r3, #2
 800e2d0:	e02a      	b.n	800e328 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e2d8:	f003 0320 	and.w	r3, r3, #32
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d017      	beq.n	800e310 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800e2e0:	2320      	movs	r3, #32
 800e2e2:	e021      	b.n	800e328 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	f005 f81d 	bl	8013328 <SDMMC_ReadFIFO>
 800e2ee:	4602      	mov	r2, r0
 800e2f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2f2:	601a      	str	r2, [r3, #0]
    pData++;
 800e2f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2f6:	3304      	adds	r3, #4
 800e2f8:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e2fa:	f7f9 fb93 	bl	8007a24 <HAL_GetTick>
 800e2fe:	4602      	mov	r2, r0
 800e300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e302:	1ad3      	subs	r3, r2, r3
 800e304:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e308:	d102      	bne.n	800e310 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e30a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e30e:	e00b      	b.n	800e328 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e316:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d1e2      	bne.n	800e2e4 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	4a03      	ldr	r2, [pc, #12]	@ (800e330 <SD_SendSDStatus+0x19c>)
 800e324:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 800e326:	2300      	movs	r3, #0
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3730      	adds	r7, #48	@ 0x30
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}
 800e330:	18000f3a 	.word	0x18000f3a

0800e334 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e334:	b580      	push	{r7, lr}
 800e336:	b084      	sub	sp, #16
 800e338:	af00      	add	r7, sp, #0
 800e33a:	6078      	str	r0, [r7, #4]
 800e33c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800e33e:	683b      	ldr	r3, [r7, #0]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d102      	bne.n	800e34a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e344:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e348:	e018      	b.n	800e37c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681a      	ldr	r2, [r3, #0]
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e352:	041b      	lsls	r3, r3, #16
 800e354:	4619      	mov	r1, r3
 800e356:	4610      	mov	r0, r2
 800e358:	f005 fad0 	bl	80138fc <SDMMC_CmdSendStatus>
 800e35c:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d001      	beq.n	800e368 <SD_SendStatus+0x34>
  {
    return errorstate;
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	e009      	b.n	800e37c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	2100      	movs	r1, #0
 800e36e:	4618      	mov	r0, r3
 800e370:	f005 f84f 	bl	8013412 <SDMMC_GetResponse>
 800e374:	4602      	mov	r2, r0
 800e376:	683b      	ldr	r3, [r7, #0]
 800e378:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e37a:	2300      	movs	r3, #0
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	3710      	adds	r7, #16
 800e380:	46bd      	mov	sp, r7
 800e382:	bd80      	pop	{r7, pc}

0800e384 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b086      	sub	sp, #24
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e38c:	2300      	movs	r3, #0
 800e38e:	60fb      	str	r3, [r7, #12]
 800e390:	2300      	movs	r3, #0
 800e392:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	2100      	movs	r1, #0
 800e39a:	4618      	mov	r0, r3
 800e39c:	f005 f839 	bl	8013412 <SDMMC_GetResponse>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e3a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e3aa:	d102      	bne.n	800e3b2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e3ac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e3b0:	e02f      	b.n	800e412 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e3b2:	f107 030c 	add.w	r3, r7, #12
 800e3b6:	4619      	mov	r1, r3
 800e3b8:	6878      	ldr	r0, [r7, #4]
 800e3ba:	f000 f879 	bl	800e4b0 <SD_FindSCR>
 800e3be:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e3c0:	697b      	ldr	r3, [r7, #20]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d001      	beq.n	800e3ca <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e3c6:	697b      	ldr	r3, [r7, #20]
 800e3c8:	e023      	b.n	800e412 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e3ca:	693b      	ldr	r3, [r7, #16]
 800e3cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d01c      	beq.n	800e40e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681a      	ldr	r2, [r3, #0]
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3dc:	041b      	lsls	r3, r3, #16
 800e3de:	4619      	mov	r1, r3
 800e3e0:	4610      	mov	r0, r2
 800e3e2:	f005 f9a2 	bl	801372a <SDMMC_CmdAppCommand>
 800e3e6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e3e8:	697b      	ldr	r3, [r7, #20]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d001      	beq.n	800e3f2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e3ee:	697b      	ldr	r3, [r7, #20]
 800e3f0:	e00f      	b.n	800e412 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	2102      	movs	r1, #2
 800e3f8:	4618      	mov	r0, r3
 800e3fa:	f005 f9d9 	bl	80137b0 <SDMMC_CmdBusWidth>
 800e3fe:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e400:	697b      	ldr	r3, [r7, #20]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d001      	beq.n	800e40a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e406:	697b      	ldr	r3, [r7, #20]
 800e408:	e003      	b.n	800e412 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e40a:	2300      	movs	r3, #0
 800e40c:	e001      	b.n	800e412 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e40e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e412:	4618      	mov	r0, r3
 800e414:	3718      	adds	r7, #24
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}

0800e41a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e41a:	b580      	push	{r7, lr}
 800e41c:	b086      	sub	sp, #24
 800e41e:	af00      	add	r7, sp, #0
 800e420:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e422:	2300      	movs	r3, #0
 800e424:	60fb      	str	r3, [r7, #12]
 800e426:	2300      	movs	r3, #0
 800e428:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	2100      	movs	r1, #0
 800e430:	4618      	mov	r0, r3
 800e432:	f004 ffee 	bl	8013412 <SDMMC_GetResponse>
 800e436:	4603      	mov	r3, r0
 800e438:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e43c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e440:	d102      	bne.n	800e448 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e442:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e446:	e02f      	b.n	800e4a8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e448:	f107 030c 	add.w	r3, r7, #12
 800e44c:	4619      	mov	r1, r3
 800e44e:	6878      	ldr	r0, [r7, #4]
 800e450:	f000 f82e 	bl	800e4b0 <SD_FindSCR>
 800e454:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e456:	697b      	ldr	r3, [r7, #20]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d001      	beq.n	800e460 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e45c:	697b      	ldr	r3, [r7, #20]
 800e45e:	e023      	b.n	800e4a8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e460:	693b      	ldr	r3, [r7, #16]
 800e462:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e466:	2b00      	cmp	r3, #0
 800e468:	d01c      	beq.n	800e4a4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	681a      	ldr	r2, [r3, #0]
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e472:	041b      	lsls	r3, r3, #16
 800e474:	4619      	mov	r1, r3
 800e476:	4610      	mov	r0, r2
 800e478:	f005 f957 	bl	801372a <SDMMC_CmdAppCommand>
 800e47c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e47e:	697b      	ldr	r3, [r7, #20]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d001      	beq.n	800e488 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e484:	697b      	ldr	r3, [r7, #20]
 800e486:	e00f      	b.n	800e4a8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	2100      	movs	r1, #0
 800e48e:	4618      	mov	r0, r3
 800e490:	f005 f98e 	bl	80137b0 <SDMMC_CmdBusWidth>
 800e494:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e496:	697b      	ldr	r3, [r7, #20]
 800e498:	2b00      	cmp	r3, #0
 800e49a:	d001      	beq.n	800e4a0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e49c:	697b      	ldr	r3, [r7, #20]
 800e49e:	e003      	b.n	800e4a8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	e001      	b.n	800e4a8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e4a4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	3718      	adds	r7, #24
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	bd80      	pop	{r7, pc}

0800e4b0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b08e      	sub	sp, #56	@ 0x38
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	6078      	str	r0, [r7, #4]
 800e4b8:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e4ba:	f7f9 fab3 	bl	8007a24 <HAL_GetTick>
 800e4be:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800e4c0:	2300      	movs	r3, #0
 800e4c2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	60bb      	str	r3, [r7, #8]
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e4cc:	683b      	ldr	r3, [r7, #0]
 800e4ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	2108      	movs	r1, #8
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	f004 ffda 	bl	8013490 <SDMMC_CmdBlockLength>
 800e4dc:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e4de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d001      	beq.n	800e4e8 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e4e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4e6:	e0ad      	b.n	800e644 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	681a      	ldr	r2, [r3, #0]
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4f0:	041b      	lsls	r3, r3, #16
 800e4f2:	4619      	mov	r1, r3
 800e4f4:	4610      	mov	r0, r2
 800e4f6:	f005 f918 	bl	801372a <SDMMC_CmdAppCommand>
 800e4fa:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e4fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d001      	beq.n	800e506 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e504:	e09e      	b.n	800e644 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e506:	f04f 33ff 	mov.w	r3, #4294967295
 800e50a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e50c:	2308      	movs	r3, #8
 800e50e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e510:	2330      	movs	r3, #48	@ 0x30
 800e512:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e514:	2302      	movs	r3, #2
 800e516:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e518:	2300      	movs	r3, #0
 800e51a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e51c:	2301      	movs	r3, #1
 800e51e:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	f107 0210 	add.w	r2, r7, #16
 800e528:	4611      	mov	r1, r2
 800e52a:	4618      	mov	r0, r3
 800e52c:	f004 ff84 	bl	8013438 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	4618      	mov	r0, r3
 800e536:	f005 f95e 	bl	80137f6 <SDMMC_CmdSendSCR>
 800e53a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e53c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d027      	beq.n	800e592 <SD_FindSCR+0xe2>
  {
    return errorstate;
 800e542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e544:	e07e      	b.n	800e644 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e54c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e550:	2b00      	cmp	r3, #0
 800e552:	d113      	bne.n	800e57c <SD_FindSCR+0xcc>
 800e554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e556:	2b00      	cmp	r3, #0
 800e558:	d110      	bne.n	800e57c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	4618      	mov	r0, r3
 800e560:	f004 fee2 	bl	8013328 <SDMMC_ReadFIFO>
 800e564:	4603      	mov	r3, r0
 800e566:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	4618      	mov	r0, r3
 800e56e:	f004 fedb 	bl	8013328 <SDMMC_ReadFIFO>
 800e572:	4603      	mov	r3, r0
 800e574:	60fb      	str	r3, [r7, #12]
      index++;
 800e576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e578:	3301      	adds	r3, #1
 800e57a:	637b      	str	r3, [r7, #52]	@ 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e57c:	f7f9 fa52 	bl	8007a24 <HAL_GetTick>
 800e580:	4602      	mov	r2, r0
 800e582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e584:	1ad3      	subs	r3, r2, r3
 800e586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e58a:	d102      	bne.n	800e592 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e58c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e590:	e058      	b.n	800e644 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e598:	f240 532a 	movw	r3, #1322	@ 0x52a
 800e59c:	4013      	ands	r3, r2
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d0d1      	beq.n	800e546 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5a8:	f003 0308 	and.w	r3, r3, #8
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d005      	beq.n	800e5bc <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	2208      	movs	r2, #8
 800e5b6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e5b8:	2308      	movs	r3, #8
 800e5ba:	e043      	b.n	800e644 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5c2:	f003 0302 	and.w	r3, r3, #2
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d005      	beq.n	800e5d6 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	2202      	movs	r2, #2
 800e5d0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e5d2:	2302      	movs	r3, #2
 800e5d4:	e036      	b.n	800e644 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e5dc:	f003 0320 	and.w	r3, r3, #32
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d005      	beq.n	800e5f0 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	2220      	movs	r2, #32
 800e5ea:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e5ec:	2320      	movs	r3, #32
 800e5ee:	e029      	b.n	800e644 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e5f0:	687b      	ldr	r3, [r7, #4]
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	4a15      	ldr	r2, [pc, #84]	@ (800e64c <SD_FindSCR+0x19c>)
 800e5f6:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	061a      	lsls	r2, r3, #24
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	021b      	lsls	r3, r3, #8
 800e600:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e604:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	0a1b      	lsrs	r3, r3, #8
 800e60a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e60e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e610:	68fb      	ldr	r3, [r7, #12]
 800e612:	0e1b      	lsrs	r3, r3, #24
 800e614:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e618:	601a      	str	r2, [r3, #0]
    scr++;
 800e61a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e61c:	3304      	adds	r3, #4
 800e61e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e620:	68bb      	ldr	r3, [r7, #8]
 800e622:	061a      	lsls	r2, r3, #24
 800e624:	68bb      	ldr	r3, [r7, #8]
 800e626:	021b      	lsls	r3, r3, #8
 800e628:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e62c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e62e:	68bb      	ldr	r3, [r7, #8]
 800e630:	0a1b      	lsrs	r3, r3, #8
 800e632:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e636:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e638:	68bb      	ldr	r3, [r7, #8]
 800e63a:	0e1b      	lsrs	r3, r3, #24
 800e63c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e63e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e640:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e642:	2300      	movs	r3, #0
}
 800e644:	4618      	mov	r0, r3
 800e646:	3738      	adds	r7, #56	@ 0x38
 800e648:	46bd      	mov	sp, r7
 800e64a:	bd80      	pop	{r7, pc}
 800e64c:	18000f3a 	.word	0x18000f3a

0800e650 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e650:	b580      	push	{r7, lr}
 800e652:	b084      	sub	sp, #16
 800e654:	af00      	add	r7, sp, #0
 800e656:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d101      	bne.n	800e662 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e65e:	2301      	movs	r3, #1
 800e660:	e10f      	b.n	800e882 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	2200      	movs	r2, #0
 800e666:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	4a87      	ldr	r2, [pc, #540]	@ (800e88c <HAL_SPI_Init+0x23c>)
 800e66e:	4293      	cmp	r3, r2
 800e670:	d00f      	beq.n	800e692 <HAL_SPI_Init+0x42>
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	4a86      	ldr	r2, [pc, #536]	@ (800e890 <HAL_SPI_Init+0x240>)
 800e678:	4293      	cmp	r3, r2
 800e67a:	d00a      	beq.n	800e692 <HAL_SPI_Init+0x42>
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	4a84      	ldr	r2, [pc, #528]	@ (800e894 <HAL_SPI_Init+0x244>)
 800e682:	4293      	cmp	r3, r2
 800e684:	d005      	beq.n	800e692 <HAL_SPI_Init+0x42>
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	68db      	ldr	r3, [r3, #12]
 800e68a:	2b0f      	cmp	r3, #15
 800e68c:	d901      	bls.n	800e692 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800e68e:	2301      	movs	r3, #1
 800e690:	e0f7      	b.n	800e882 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800e692:	6878      	ldr	r0, [r7, #4]
 800e694:	f001 f968 	bl	800f968 <SPI_GetPacketSize>
 800e698:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	4a7b      	ldr	r2, [pc, #492]	@ (800e88c <HAL_SPI_Init+0x23c>)
 800e6a0:	4293      	cmp	r3, r2
 800e6a2:	d00c      	beq.n	800e6be <HAL_SPI_Init+0x6e>
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	4a79      	ldr	r2, [pc, #484]	@ (800e890 <HAL_SPI_Init+0x240>)
 800e6aa:	4293      	cmp	r3, r2
 800e6ac:	d007      	beq.n	800e6be <HAL_SPI_Init+0x6e>
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	4a78      	ldr	r2, [pc, #480]	@ (800e894 <HAL_SPI_Init+0x244>)
 800e6b4:	4293      	cmp	r3, r2
 800e6b6:	d002      	beq.n	800e6be <HAL_SPI_Init+0x6e>
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	2b08      	cmp	r3, #8
 800e6bc:	d811      	bhi.n	800e6e2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e6c2:	4a72      	ldr	r2, [pc, #456]	@ (800e88c <HAL_SPI_Init+0x23c>)
 800e6c4:	4293      	cmp	r3, r2
 800e6c6:	d009      	beq.n	800e6dc <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	4a70      	ldr	r2, [pc, #448]	@ (800e890 <HAL_SPI_Init+0x240>)
 800e6ce:	4293      	cmp	r3, r2
 800e6d0:	d004      	beq.n	800e6dc <HAL_SPI_Init+0x8c>
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	681b      	ldr	r3, [r3, #0]
 800e6d6:	4a6f      	ldr	r2, [pc, #444]	@ (800e894 <HAL_SPI_Init+0x244>)
 800e6d8:	4293      	cmp	r3, r2
 800e6da:	d104      	bne.n	800e6e6 <HAL_SPI_Init+0x96>
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	2b10      	cmp	r3, #16
 800e6e0:	d901      	bls.n	800e6e6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800e6e2:	2301      	movs	r3, #1
 800e6e4:	e0cd      	b.n	800e882 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e6ec:	b2db      	uxtb	r3, r3
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d106      	bne.n	800e700 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e6fa:	6878      	ldr	r0, [r7, #4]
 800e6fc:	f7f8 fcfa 	bl	80070f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	2202      	movs	r2, #2
 800e704:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	681a      	ldr	r2, [r3, #0]
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	f022 0201 	bic.w	r2, r2, #1
 800e716:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	689b      	ldr	r3, [r3, #8]
 800e71e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800e722:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	699b      	ldr	r3, [r3, #24]
 800e728:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e72c:	d119      	bne.n	800e762 <HAL_SPI_Init+0x112>
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	685b      	ldr	r3, [r3, #4]
 800e732:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e736:	d103      	bne.n	800e740 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d008      	beq.n	800e752 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e744:	2b00      	cmp	r3, #0
 800e746:	d10c      	bne.n	800e762 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e74c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e750:	d107      	bne.n	800e762 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	681a      	ldr	r2, [r3, #0]
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	681b      	ldr	r3, [r3, #0]
 800e75c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e760:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	685b      	ldr	r3, [r3, #4]
 800e766:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d00f      	beq.n	800e78e <HAL_SPI_Init+0x13e>
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	68db      	ldr	r3, [r3, #12]
 800e772:	2b06      	cmp	r3, #6
 800e774:	d90b      	bls.n	800e78e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	430a      	orrs	r2, r1
 800e78a:	601a      	str	r2, [r3, #0]
 800e78c:	e007      	b.n	800e79e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	681a      	ldr	r2, [r3, #0]
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e79c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	69da      	ldr	r2, [r3, #28]
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7a6:	431a      	orrs	r2, r3
 800e7a8:	68bb      	ldr	r3, [r7, #8]
 800e7aa:	431a      	orrs	r2, r3
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e7b0:	ea42 0103 	orr.w	r1, r2, r3
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	68da      	ldr	r2, [r3, #12]
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	430a      	orrs	r2, r1
 800e7be:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e7c8:	431a      	orrs	r2, r3
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7ce:	431a      	orrs	r2, r3
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	699b      	ldr	r3, [r3, #24]
 800e7d4:	431a      	orrs	r2, r3
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	691b      	ldr	r3, [r3, #16]
 800e7da:	431a      	orrs	r2, r3
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	695b      	ldr	r3, [r3, #20]
 800e7e0:	431a      	orrs	r2, r3
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	6a1b      	ldr	r3, [r3, #32]
 800e7e6:	431a      	orrs	r2, r3
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	685b      	ldr	r3, [r3, #4]
 800e7ec:	431a      	orrs	r2, r3
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e7f2:	431a      	orrs	r2, r3
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	689b      	ldr	r3, [r3, #8]
 800e7f8:	431a      	orrs	r2, r3
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e7fe:	ea42 0103 	orr.w	r1, r2, r3
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	430a      	orrs	r2, r1
 800e80c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	685b      	ldr	r3, [r3, #4]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d113      	bne.n	800e83e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	689b      	ldr	r3, [r3, #8]
 800e81c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e828:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	689b      	ldr	r3, [r3, #8]
 800e830:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e83c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	f022 0201 	bic.w	r2, r2, #1
 800e84c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	685b      	ldr	r3, [r3, #4]
 800e852:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e856:	2b00      	cmp	r3, #0
 800e858:	d00a      	beq.n	800e870 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	68db      	ldr	r3, [r3, #12]
 800e860:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	430a      	orrs	r2, r1
 800e86e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	2200      	movs	r2, #0
 800e874:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	2201      	movs	r2, #1
 800e87c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800e880:	2300      	movs	r3, #0
}
 800e882:	4618      	mov	r0, r3
 800e884:	3710      	adds	r7, #16
 800e886:	46bd      	mov	sp, r7
 800e888:	bd80      	pop	{r7, pc}
 800e88a:	bf00      	nop
 800e88c:	40013000 	.word	0x40013000
 800e890:	40003800 	.word	0x40003800
 800e894:	40003c00 	.word	0x40003c00

0800e898 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e898:	b580      	push	{r7, lr}
 800e89a:	b088      	sub	sp, #32
 800e89c:	af02      	add	r7, sp, #8
 800e89e:	60f8      	str	r0, [r7, #12]
 800e8a0:	60b9      	str	r1, [r7, #8]
 800e8a2:	603b      	str	r3, [r7, #0]
 800e8a4:	4613      	mov	r3, r2
 800e8a6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	3320      	adds	r3, #32
 800e8ae:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e8b0:	f7f9 f8b8 	bl	8007a24 <HAL_GetTick>
 800e8b4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e8bc:	b2db      	uxtb	r3, r3
 800e8be:	2b01      	cmp	r3, #1
 800e8c0:	d001      	beq.n	800e8c6 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800e8c2:	2302      	movs	r3, #2
 800e8c4:	e1d1      	b.n	800ec6a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e8c6:	68bb      	ldr	r3, [r7, #8]
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d002      	beq.n	800e8d2 <HAL_SPI_Transmit+0x3a>
 800e8cc:	88fb      	ldrh	r3, [r7, #6]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d101      	bne.n	800e8d6 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800e8d2:	2301      	movs	r3, #1
 800e8d4:	e1c9      	b.n	800ec6a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e8dc:	2b01      	cmp	r3, #1
 800e8de:	d101      	bne.n	800e8e4 <HAL_SPI_Transmit+0x4c>
 800e8e0:	2302      	movs	r3, #2
 800e8e2:	e1c2      	b.n	800ec6a <HAL_SPI_Transmit+0x3d2>
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	2201      	movs	r2, #1
 800e8e8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	2203      	movs	r2, #3
 800e8f0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	2200      	movs	r2, #0
 800e8f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	68ba      	ldr	r2, [r7, #8]
 800e900:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	88fa      	ldrh	r2, [r7, #6]
 800e906:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	88fa      	ldrh	r2, [r7, #6]
 800e90e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	2200      	movs	r2, #0
 800e916:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	2200      	movs	r2, #0
 800e91c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	2200      	movs	r2, #0
 800e924:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	2200      	movs	r2, #0
 800e92c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	2200      	movs	r2, #0
 800e932:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	689b      	ldr	r3, [r3, #8]
 800e938:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800e93c:	d108      	bne.n	800e950 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800e93e:	68fb      	ldr	r3, [r7, #12]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	681a      	ldr	r2, [r3, #0]
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e94c:	601a      	str	r2, [r3, #0]
 800e94e:	e009      	b.n	800e964 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	68db      	ldr	r3, [r3, #12]
 800e956:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800e962:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	681b      	ldr	r3, [r3, #0]
 800e968:	685a      	ldr	r2, [r3, #4]
 800e96a:	4b96      	ldr	r3, [pc, #600]	@ (800ebc4 <HAL_SPI_Transmit+0x32c>)
 800e96c:	4013      	ands	r3, r2
 800e96e:	88f9      	ldrh	r1, [r7, #6]
 800e970:	68fa      	ldr	r2, [r7, #12]
 800e972:	6812      	ldr	r2, [r2, #0]
 800e974:	430b      	orrs	r3, r1
 800e976:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	681a      	ldr	r2, [r3, #0]
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	f042 0201 	orr.w	r2, r2, #1
 800e986:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	685b      	ldr	r3, [r3, #4]
 800e98c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e990:	d107      	bne.n	800e9a2 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	681a      	ldr	r2, [r3, #0]
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e9a0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	68db      	ldr	r3, [r3, #12]
 800e9a6:	2b0f      	cmp	r3, #15
 800e9a8:	d947      	bls.n	800ea3a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e9aa:	e03f      	b.n	800ea2c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	695b      	ldr	r3, [r3, #20]
 800e9b2:	f003 0302 	and.w	r3, r3, #2
 800e9b6:	2b02      	cmp	r3, #2
 800e9b8:	d114      	bne.n	800e9e4 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	6812      	ldr	r2, [r2, #0]
 800e9c4:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e9ca:	1d1a      	adds	r2, r3, #4
 800e9cc:	68fb      	ldr	r3, [r7, #12]
 800e9ce:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e9d6:	b29b      	uxth	r3, r3
 800e9d8:	3b01      	subs	r3, #1
 800e9da:	b29a      	uxth	r2, r3
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e9e2:	e023      	b.n	800ea2c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e9e4:	f7f9 f81e 	bl	8007a24 <HAL_GetTick>
 800e9e8:	4602      	mov	r2, r0
 800e9ea:	693b      	ldr	r3, [r7, #16]
 800e9ec:	1ad3      	subs	r3, r2, r3
 800e9ee:	683a      	ldr	r2, [r7, #0]
 800e9f0:	429a      	cmp	r2, r3
 800e9f2:	d803      	bhi.n	800e9fc <HAL_SPI_Transmit+0x164>
 800e9f4:	683b      	ldr	r3, [r7, #0]
 800e9f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9fa:	d102      	bne.n	800ea02 <HAL_SPI_Transmit+0x16a>
 800e9fc:	683b      	ldr	r3, [r7, #0]
 800e9fe:	2b00      	cmp	r3, #0
 800ea00:	d114      	bne.n	800ea2c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ea02:	68f8      	ldr	r0, [r7, #12]
 800ea04:	f000 fee2 	bl	800f7cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea0e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	2201      	movs	r2, #1
 800ea1c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	2200      	movs	r2, #0
 800ea24:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800ea28:	2303      	movs	r3, #3
 800ea2a:	e11e      	b.n	800ec6a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ea32:	b29b      	uxth	r3, r3
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	d1b9      	bne.n	800e9ac <HAL_SPI_Transmit+0x114>
 800ea38:	e0f1      	b.n	800ec1e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	68db      	ldr	r3, [r3, #12]
 800ea3e:	2b07      	cmp	r3, #7
 800ea40:	f240 80e6 	bls.w	800ec10 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ea44:	e05d      	b.n	800eb02 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	695b      	ldr	r3, [r3, #20]
 800ea4c:	f003 0302 	and.w	r3, r3, #2
 800ea50:	2b02      	cmp	r3, #2
 800ea52:	d132      	bne.n	800eaba <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ea5a:	b29b      	uxth	r3, r3
 800ea5c:	2b01      	cmp	r3, #1
 800ea5e:	d918      	bls.n	800ea92 <HAL_SPI_Transmit+0x1fa>
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ea64:	2b00      	cmp	r3, #0
 800ea66:	d014      	beq.n	800ea92 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	681b      	ldr	r3, [r3, #0]
 800ea70:	6812      	ldr	r2, [r2, #0]
 800ea72:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea78:	1d1a      	adds	r2, r3, #4
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ea84:	b29b      	uxth	r3, r3
 800ea86:	3b02      	subs	r3, #2
 800ea88:	b29a      	uxth	r2, r3
 800ea8a:	68fb      	ldr	r3, [r7, #12]
 800ea8c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800ea90:	e037      	b.n	800eb02 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ea96:	881a      	ldrh	r2, [r3, #0]
 800ea98:	697b      	ldr	r3, [r7, #20]
 800ea9a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eaa0:	1c9a      	adds	r2, r3, #2
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eaac:	b29b      	uxth	r3, r3
 800eaae:	3b01      	subs	r3, #1
 800eab0:	b29a      	uxth	r2, r3
 800eab2:	68fb      	ldr	r3, [r7, #12]
 800eab4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800eab8:	e023      	b.n	800eb02 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eaba:	f7f8 ffb3 	bl	8007a24 <HAL_GetTick>
 800eabe:	4602      	mov	r2, r0
 800eac0:	693b      	ldr	r3, [r7, #16]
 800eac2:	1ad3      	subs	r3, r2, r3
 800eac4:	683a      	ldr	r2, [r7, #0]
 800eac6:	429a      	cmp	r2, r3
 800eac8:	d803      	bhi.n	800ead2 <HAL_SPI_Transmit+0x23a>
 800eaca:	683b      	ldr	r3, [r7, #0]
 800eacc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ead0:	d102      	bne.n	800ead8 <HAL_SPI_Transmit+0x240>
 800ead2:	683b      	ldr	r3, [r7, #0]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d114      	bne.n	800eb02 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ead8:	68f8      	ldr	r0, [r7, #12]
 800eada:	f000 fe77 	bl	800f7cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eae4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	2201      	movs	r2, #1
 800eaf2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	2200      	movs	r2, #0
 800eafa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800eafe:	2303      	movs	r3, #3
 800eb00:	e0b3      	b.n	800ec6a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb08:	b29b      	uxth	r3, r3
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d19b      	bne.n	800ea46 <HAL_SPI_Transmit+0x1ae>
 800eb0e:	e086      	b.n	800ec1e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	695b      	ldr	r3, [r3, #20]
 800eb16:	f003 0302 	and.w	r3, r3, #2
 800eb1a:	2b02      	cmp	r3, #2
 800eb1c:	d154      	bne.n	800ebc8 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb24:	b29b      	uxth	r3, r3
 800eb26:	2b03      	cmp	r3, #3
 800eb28:	d918      	bls.n	800eb5c <HAL_SPI_Transmit+0x2c4>
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb2e:	2b40      	cmp	r3, #64	@ 0x40
 800eb30:	d914      	bls.n	800eb5c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	6812      	ldr	r2, [r2, #0]
 800eb3c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eb42:	1d1a      	adds	r2, r3, #4
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb4e:	b29b      	uxth	r3, r3
 800eb50:	3b04      	subs	r3, #4
 800eb52:	b29a      	uxth	r2, r3
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800eb5a:	e059      	b.n	800ec10 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800eb5c:	68fb      	ldr	r3, [r7, #12]
 800eb5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb62:	b29b      	uxth	r3, r3
 800eb64:	2b01      	cmp	r3, #1
 800eb66:	d917      	bls.n	800eb98 <HAL_SPI_Transmit+0x300>
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d013      	beq.n	800eb98 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eb74:	881a      	ldrh	r2, [r3, #0]
 800eb76:	697b      	ldr	r3, [r7, #20]
 800eb78:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eb7e:	1c9a      	adds	r2, r3, #2
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb8a:	b29b      	uxth	r3, r3
 800eb8c:	3b02      	subs	r3, #2
 800eb8e:	b29a      	uxth	r2, r3
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800eb96:	e03b      	b.n	800ec10 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	681b      	ldr	r3, [r3, #0]
 800eba0:	3320      	adds	r3, #32
 800eba2:	7812      	ldrb	r2, [r2, #0]
 800eba4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ebaa:	1c5a      	adds	r2, r3, #1
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ebb6:	b29b      	uxth	r3, r3
 800ebb8:	3b01      	subs	r3, #1
 800ebba:	b29a      	uxth	r2, r3
 800ebbc:	68fb      	ldr	r3, [r7, #12]
 800ebbe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800ebc2:	e025      	b.n	800ec10 <HAL_SPI_Transmit+0x378>
 800ebc4:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ebc8:	f7f8 ff2c 	bl	8007a24 <HAL_GetTick>
 800ebcc:	4602      	mov	r2, r0
 800ebce:	693b      	ldr	r3, [r7, #16]
 800ebd0:	1ad3      	subs	r3, r2, r3
 800ebd2:	683a      	ldr	r2, [r7, #0]
 800ebd4:	429a      	cmp	r2, r3
 800ebd6:	d803      	bhi.n	800ebe0 <HAL_SPI_Transmit+0x348>
 800ebd8:	683b      	ldr	r3, [r7, #0]
 800ebda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebde:	d102      	bne.n	800ebe6 <HAL_SPI_Transmit+0x34e>
 800ebe0:	683b      	ldr	r3, [r7, #0]
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d114      	bne.n	800ec10 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ebe6:	68f8      	ldr	r0, [r7, #12]
 800ebe8:	f000 fdf0 	bl	800f7cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ebf2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ebf6:	68fb      	ldr	r3, [r7, #12]
 800ebf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	2201      	movs	r2, #1
 800ec00:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	2200      	movs	r2, #0
 800ec08:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800ec0c:	2303      	movs	r3, #3
 800ec0e:	e02c      	b.n	800ec6a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ec16:	b29b      	uxth	r3, r3
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	f47f af79 	bne.w	800eb10 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800ec1e:	693b      	ldr	r3, [r7, #16]
 800ec20:	9300      	str	r3, [sp, #0]
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	2200      	movs	r2, #0
 800ec26:	2108      	movs	r1, #8
 800ec28:	68f8      	ldr	r0, [r7, #12]
 800ec2a:	f000 fe6f 	bl	800f90c <SPI_WaitOnFlagUntilTimeout>
 800ec2e:	4603      	mov	r3, r0
 800ec30:	2b00      	cmp	r3, #0
 800ec32:	d007      	beq.n	800ec44 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ec3a:	f043 0220 	orr.w	r2, r3, #32
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ec44:	68f8      	ldr	r0, [r7, #12]
 800ec46:	f000 fdc1 	bl	800f7cc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	2201      	movs	r2, #1
 800ec4e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	2200      	movs	r2, #0
 800ec56:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d001      	beq.n	800ec68 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800ec64:	2301      	movs	r3, #1
 800ec66:	e000      	b.n	800ec6a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800ec68:	2300      	movs	r3, #0
  }
}
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	3718      	adds	r7, #24
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	bd80      	pop	{r7, pc}
 800ec72:	bf00      	nop

0800ec74 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ec74:	b580      	push	{r7, lr}
 800ec76:	b088      	sub	sp, #32
 800ec78:	af00      	add	r7, sp, #0
 800ec7a:	60f8      	str	r0, [r7, #12]
 800ec7c:	60b9      	str	r1, [r7, #8]
 800ec7e:	603b      	str	r3, [r7, #0]
 800ec80:	4613      	mov	r3, r2
 800ec82:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ec88:	095b      	lsrs	r3, r3, #5
 800ec8a:	b29b      	uxth	r3, r3
 800ec8c:	3301      	adds	r3, #1
 800ec8e:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	681b      	ldr	r3, [r3, #0]
 800ec94:	3330      	adds	r3, #48	@ 0x30
 800ec96:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ec98:	f7f8 fec4 	bl	8007a24 <HAL_GetTick>
 800ec9c:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800eca4:	b2db      	uxtb	r3, r3
 800eca6:	2b01      	cmp	r3, #1
 800eca8:	d001      	beq.n	800ecae <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 800ecaa:	2302      	movs	r3, #2
 800ecac:	e250      	b.n	800f150 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800ecae:	68bb      	ldr	r3, [r7, #8]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d002      	beq.n	800ecba <HAL_SPI_Receive+0x46>
 800ecb4:	88fb      	ldrh	r3, [r7, #6]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d101      	bne.n	800ecbe <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 800ecba:	2301      	movs	r3, #1
 800ecbc:	e248      	b.n	800f150 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ecc4:	2b01      	cmp	r3, #1
 800ecc6:	d101      	bne.n	800eccc <HAL_SPI_Receive+0x58>
 800ecc8:	2302      	movs	r3, #2
 800ecca:	e241      	b.n	800f150 <HAL_SPI_Receive+0x4dc>
 800eccc:	68fb      	ldr	r3, [r7, #12]
 800ecce:	2201      	movs	r2, #1
 800ecd0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ecd4:	68fb      	ldr	r3, [r7, #12]
 800ecd6:	2204      	movs	r2, #4
 800ecd8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	2200      	movs	r2, #0
 800ece0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	68ba      	ldr	r2, [r7, #8]
 800ece8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	88fa      	ldrh	r2, [r7, #6]
 800ecee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	88fa      	ldrh	r2, [r7, #6]
 800ecf6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	2200      	movs	r2, #0
 800ecfe:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	2200      	movs	r2, #0
 800ed04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	2200      	movs	r2, #0
 800ed14:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	2200      	movs	r2, #0
 800ed1a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	689b      	ldr	r3, [r3, #8]
 800ed20:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800ed24:	d108      	bne.n	800ed38 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800ed26:	68fb      	ldr	r3, [r7, #12]
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	681a      	ldr	r2, [r3, #0]
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ed34:	601a      	str	r2, [r3, #0]
 800ed36:	e009      	b.n	800ed4c <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	681b      	ldr	r3, [r3, #0]
 800ed3c:	68db      	ldr	r3, [r3, #12]
 800ed3e:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800ed4a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	685a      	ldr	r2, [r3, #4]
 800ed52:	4b95      	ldr	r3, [pc, #596]	@ (800efa8 <HAL_SPI_Receive+0x334>)
 800ed54:	4013      	ands	r3, r2
 800ed56:	88f9      	ldrh	r1, [r7, #6]
 800ed58:	68fa      	ldr	r2, [r7, #12]
 800ed5a:	6812      	ldr	r2, [r2, #0]
 800ed5c:	430b      	orrs	r3, r1
 800ed5e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	681a      	ldr	r2, [r3, #0]
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	f042 0201 	orr.w	r2, r2, #1
 800ed6e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	685b      	ldr	r3, [r3, #4]
 800ed74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ed78:	d107      	bne.n	800ed8a <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	681a      	ldr	r2, [r3, #0]
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ed88:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	68db      	ldr	r3, [r3, #12]
 800ed8e:	2b0f      	cmp	r3, #15
 800ed90:	d96c      	bls.n	800ee6c <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800ed92:	e064      	b.n	800ee5e <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	695b      	ldr	r3, [r3, #20]
 800ed9a:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	695b      	ldr	r3, [r3, #20]
 800eda2:	f003 0301 	and.w	r3, r3, #1
 800eda6:	2b01      	cmp	r3, #1
 800eda8:	d114      	bne.n	800edd4 <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	681a      	ldr	r2, [r3, #0]
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800edb2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800edb4:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800edba:	1d1a      	adds	r2, r3, #4
 800edbc:	68fb      	ldr	r3, [r7, #12]
 800edbe:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800edc6:	b29b      	uxth	r3, r3
 800edc8:	3b01      	subs	r3, #1
 800edca:	b29a      	uxth	r2, r3
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800edd2:	e044      	b.n	800ee5e <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800edda:	b29b      	uxth	r3, r3
 800eddc:	8bfa      	ldrh	r2, [r7, #30]
 800edde:	429a      	cmp	r2, r3
 800ede0:	d919      	bls.n	800ee16 <HAL_SPI_Receive+0x1a2>
 800ede2:	693b      	ldr	r3, [r7, #16]
 800ede4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ede8:	2b00      	cmp	r3, #0
 800edea:	d014      	beq.n	800ee16 <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	681a      	ldr	r2, [r3, #0]
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800edf4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800edf6:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800edfc:	1d1a      	adds	r2, r3, #4
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ee08:	b29b      	uxth	r3, r3
 800ee0a:	3b01      	subs	r3, #1
 800ee0c:	b29a      	uxth	r2, r3
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800ee14:	e023      	b.n	800ee5e <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee16:	f7f8 fe05 	bl	8007a24 <HAL_GetTick>
 800ee1a:	4602      	mov	r2, r0
 800ee1c:	697b      	ldr	r3, [r7, #20]
 800ee1e:	1ad3      	subs	r3, r2, r3
 800ee20:	683a      	ldr	r2, [r7, #0]
 800ee22:	429a      	cmp	r2, r3
 800ee24:	d803      	bhi.n	800ee2e <HAL_SPI_Receive+0x1ba>
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee2c:	d102      	bne.n	800ee34 <HAL_SPI_Receive+0x1c0>
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d114      	bne.n	800ee5e <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ee34:	68f8      	ldr	r0, [r7, #12]
 800ee36:	f000 fcc9 	bl	800f7cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ee40:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	2201      	movs	r2, #1
 800ee4e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ee52:	68fb      	ldr	r3, [r7, #12]
 800ee54:	2200      	movs	r2, #0
 800ee56:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800ee5a:	2303      	movs	r3, #3
 800ee5c:	e178      	b.n	800f150 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ee64:	b29b      	uxth	r3, r3
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d194      	bne.n	800ed94 <HAL_SPI_Receive+0x120>
 800ee6a:	e15e      	b.n	800f12a <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	68db      	ldr	r3, [r3, #12]
 800ee70:	2b07      	cmp	r3, #7
 800ee72:	f240 8153 	bls.w	800f11c <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800ee76:	e08f      	b.n	800ef98 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	695b      	ldr	r3, [r3, #20]
 800ee7e:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	681b      	ldr	r3, [r3, #0]
 800ee84:	695b      	ldr	r3, [r3, #20]
 800ee86:	f003 0301 	and.w	r3, r3, #1
 800ee8a:	2b01      	cmp	r3, #1
 800ee8c:	d114      	bne.n	800eeb8 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ee92:	69ba      	ldr	r2, [r7, #24]
 800ee94:	8812      	ldrh	r2, [r2, #0]
 800ee96:	b292      	uxth	r2, r2
 800ee98:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ee9a:	68fb      	ldr	r3, [r7, #12]
 800ee9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ee9e:	1c9a      	adds	r2, r3, #2
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eeaa:	b29b      	uxth	r3, r3
 800eeac:	3b01      	subs	r3, #1
 800eeae:	b29a      	uxth	r2, r3
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800eeb6:	e06f      	b.n	800ef98 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eebe:	b29b      	uxth	r3, r3
 800eec0:	8bfa      	ldrh	r2, [r7, #30]
 800eec2:	429a      	cmp	r2, r3
 800eec4:	d924      	bls.n	800ef10 <HAL_SPI_Receive+0x29c>
 800eec6:	693b      	ldr	r3, [r7, #16]
 800eec8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d01f      	beq.n	800ef10 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800eed0:	68fb      	ldr	r3, [r7, #12]
 800eed2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eed4:	69ba      	ldr	r2, [r7, #24]
 800eed6:	8812      	ldrh	r2, [r2, #0]
 800eed8:	b292      	uxth	r2, r2
 800eeda:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eee0:	1c9a      	adds	r2, r3, #2
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eeea:	69ba      	ldr	r2, [r7, #24]
 800eeec:	8812      	ldrh	r2, [r2, #0]
 800eeee:	b292      	uxth	r2, r2
 800eef0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eef6:	1c9a      	adds	r2, r3, #2
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ef02:	b29b      	uxth	r3, r3
 800ef04:	3b02      	subs	r3, #2
 800ef06:	b29a      	uxth	r2, r3
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800ef0e:	e043      	b.n	800ef98 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800ef10:	68fb      	ldr	r3, [r7, #12]
 800ef12:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ef16:	b29b      	uxth	r3, r3
 800ef18:	2b01      	cmp	r3, #1
 800ef1a:	d119      	bne.n	800ef50 <HAL_SPI_Receive+0x2dc>
 800ef1c:	693b      	ldr	r3, [r7, #16]
 800ef1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	d014      	beq.n	800ef50 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef2a:	69ba      	ldr	r2, [r7, #24]
 800ef2c:	8812      	ldrh	r2, [r2, #0]
 800ef2e:	b292      	uxth	r2, r2
 800ef30:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800ef32:	68fb      	ldr	r3, [r7, #12]
 800ef34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef36:	1c9a      	adds	r2, r3, #2
 800ef38:	68fb      	ldr	r3, [r7, #12]
 800ef3a:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ef42:	b29b      	uxth	r3, r3
 800ef44:	3b01      	subs	r3, #1
 800ef46:	b29a      	uxth	r2, r3
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800ef4e:	e023      	b.n	800ef98 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ef50:	f7f8 fd68 	bl	8007a24 <HAL_GetTick>
 800ef54:	4602      	mov	r2, r0
 800ef56:	697b      	ldr	r3, [r7, #20]
 800ef58:	1ad3      	subs	r3, r2, r3
 800ef5a:	683a      	ldr	r2, [r7, #0]
 800ef5c:	429a      	cmp	r2, r3
 800ef5e:	d803      	bhi.n	800ef68 <HAL_SPI_Receive+0x2f4>
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef66:	d102      	bne.n	800ef6e <HAL_SPI_Receive+0x2fa>
 800ef68:	683b      	ldr	r3, [r7, #0]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d114      	bne.n	800ef98 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ef6e:	68f8      	ldr	r0, [r7, #12]
 800ef70:	f000 fc2c 	bl	800f7cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef7a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	2201      	movs	r2, #1
 800ef88:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	2200      	movs	r2, #0
 800ef90:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800ef94:	2303      	movs	r3, #3
 800ef96:	e0db      	b.n	800f150 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ef9e:	b29b      	uxth	r3, r3
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	f47f af69 	bne.w	800ee78 <HAL_SPI_Receive+0x204>
 800efa6:	e0c0      	b.n	800f12a <HAL_SPI_Receive+0x4b6>
 800efa8:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	695b      	ldr	r3, [r3, #20]
 800efb2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	681b      	ldr	r3, [r3, #0]
 800efb8:	695b      	ldr	r3, [r3, #20]
 800efba:	f003 0301 	and.w	r3, r3, #1
 800efbe:	2b01      	cmp	r3, #1
 800efc0:	d117      	bne.n	800eff2 <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800efce:	7812      	ldrb	r2, [r2, #0]
 800efd0:	b2d2      	uxtb	r2, r2
 800efd2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800efd8:	1c5a      	adds	r2, r3, #1
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800efe4:	b29b      	uxth	r3, r3
 800efe6:	3b01      	subs	r3, #1
 800efe8:	b29a      	uxth	r2, r3
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800eff0:	e094      	b.n	800f11c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eff8:	b29b      	uxth	r3, r3
 800effa:	8bfa      	ldrh	r2, [r7, #30]
 800effc:	429a      	cmp	r2, r3
 800effe:	d946      	bls.n	800f08e <HAL_SPI_Receive+0x41a>
 800f000:	693b      	ldr	r3, [r7, #16]
 800f002:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f006:	2b00      	cmp	r3, #0
 800f008:	d041      	beq.n	800f08e <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f016:	7812      	ldrb	r2, [r2, #0]
 800f018:	b2d2      	uxtb	r2, r2
 800f01a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f020:	1c5a      	adds	r2, r3, #1
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f032:	7812      	ldrb	r2, [r2, #0]
 800f034:	b2d2      	uxtb	r2, r2
 800f036:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f03c:	1c5a      	adds	r2, r3, #1
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f04e:	7812      	ldrb	r2, [r2, #0]
 800f050:	b2d2      	uxtb	r2, r2
 800f052:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f058:	1c5a      	adds	r2, r3, #1
 800f05a:	68fb      	ldr	r3, [r7, #12]
 800f05c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f06a:	7812      	ldrb	r2, [r2, #0]
 800f06c:	b2d2      	uxtb	r2, r2
 800f06e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f074:	1c5a      	adds	r2, r3, #1
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f080:	b29b      	uxth	r3, r3
 800f082:	3b04      	subs	r3, #4
 800f084:	b29a      	uxth	r2, r3
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800f08c:	e046      	b.n	800f11c <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800f08e:	68fb      	ldr	r3, [r7, #12]
 800f090:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f094:	b29b      	uxth	r3, r3
 800f096:	2b03      	cmp	r3, #3
 800f098:	d81c      	bhi.n	800f0d4 <HAL_SPI_Receive+0x460>
 800f09a:	693b      	ldr	r3, [r7, #16]
 800f09c:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d017      	beq.n	800f0d4 <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f0ac:	68fb      	ldr	r3, [r7, #12]
 800f0ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f0b0:	7812      	ldrb	r2, [r2, #0]
 800f0b2:	b2d2      	uxtb	r2, r2
 800f0b4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f0ba:	1c5a      	adds	r2, r3, #1
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f0c6:	b29b      	uxth	r3, r3
 800f0c8:	3b01      	subs	r3, #1
 800f0ca:	b29a      	uxth	r2, r3
 800f0cc:	68fb      	ldr	r3, [r7, #12]
 800f0ce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800f0d2:	e023      	b.n	800f11c <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f0d4:	f7f8 fca6 	bl	8007a24 <HAL_GetTick>
 800f0d8:	4602      	mov	r2, r0
 800f0da:	697b      	ldr	r3, [r7, #20]
 800f0dc:	1ad3      	subs	r3, r2, r3
 800f0de:	683a      	ldr	r2, [r7, #0]
 800f0e0:	429a      	cmp	r2, r3
 800f0e2:	d803      	bhi.n	800f0ec <HAL_SPI_Receive+0x478>
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0ea:	d102      	bne.n	800f0f2 <HAL_SPI_Receive+0x47e>
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d114      	bne.n	800f11c <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f0f2:	68f8      	ldr	r0, [r7, #12]
 800f0f4:	f000 fb6a 	bl	800f7cc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f0fe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	2201      	movs	r2, #1
 800f10c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	2200      	movs	r2, #0
 800f114:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800f118:	2303      	movs	r3, #3
 800f11a:	e019      	b.n	800f150 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f122:	b29b      	uxth	r3, r3
 800f124:	2b00      	cmp	r3, #0
 800f126:	f47f af41 	bne.w	800efac <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800f12a:	68f8      	ldr	r0, [r7, #12]
 800f12c:	f000 fb4e 	bl	800f7cc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	2201      	movs	r2, #1
 800f134:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	2200      	movs	r2, #0
 800f13c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f140:	68fb      	ldr	r3, [r7, #12]
 800f142:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f146:	2b00      	cmp	r3, #0
 800f148:	d001      	beq.n	800f14e <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 800f14a:	2301      	movs	r3, #1
 800f14c:	e000      	b.n	800f150 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 800f14e:	2300      	movs	r3, #0
  }
}
 800f150:	4618      	mov	r0, r3
 800f152:	3720      	adds	r7, #32
 800f154:	46bd      	mov	sp, r7
 800f156:	bd80      	pop	{r7, pc}

0800f158 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b08e      	sub	sp, #56	@ 0x38
 800f15c:	af02      	add	r7, sp, #8
 800f15e:	60f8      	str	r0, [r7, #12]
 800f160:	60b9      	str	r1, [r7, #8]
 800f162:	607a      	str	r2, [r7, #4]
 800f164:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800f166:	68fb      	ldr	r3, [r7, #12]
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	3320      	adds	r3, #32
 800f16c:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	3330      	adds	r3, #48	@ 0x30
 800f174:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f17a:	095b      	lsrs	r3, r3, #5
 800f17c:	b29b      	uxth	r3, r3
 800f17e:	3301      	adds	r3, #1
 800f180:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800f182:	f7f8 fc4f 	bl	8007a24 <HAL_GetTick>
 800f186:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800f188:	887b      	ldrh	r3, [r7, #2]
 800f18a:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800f18c:	887b      	ldrh	r3, [r7, #2]
 800f18e:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f196:	b2db      	uxtb	r3, r3
 800f198:	2b01      	cmp	r3, #1
 800f19a:	d001      	beq.n	800f1a0 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800f19c:	2302      	movs	r3, #2
 800f19e:	e310      	b.n	800f7c2 <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800f1a0:	68bb      	ldr	r3, [r7, #8]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d005      	beq.n	800f1b2 <HAL_SPI_TransmitReceive+0x5a>
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	d002      	beq.n	800f1b2 <HAL_SPI_TransmitReceive+0x5a>
 800f1ac:	887b      	ldrh	r3, [r7, #2]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d101      	bne.n	800f1b6 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800f1b2:	2301      	movs	r3, #1
 800f1b4:	e305      	b.n	800f7c2 <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800f1b6:	68fb      	ldr	r3, [r7, #12]
 800f1b8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800f1bc:	2b01      	cmp	r3, #1
 800f1be:	d101      	bne.n	800f1c4 <HAL_SPI_TransmitReceive+0x6c>
 800f1c0:	2302      	movs	r3, #2
 800f1c2:	e2fe      	b.n	800f7c2 <HAL_SPI_TransmitReceive+0x66a>
 800f1c4:	68fb      	ldr	r3, [r7, #12]
 800f1c6:	2201      	movs	r2, #1
 800f1c8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	2205      	movs	r2, #5
 800f1d0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f1d4:	68fb      	ldr	r3, [r7, #12]
 800f1d6:	2200      	movs	r2, #0
 800f1d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	687a      	ldr	r2, [r7, #4]
 800f1e0:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	887a      	ldrh	r2, [r7, #2]
 800f1e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800f1ea:	68fb      	ldr	r3, [r7, #12]
 800f1ec:	887a      	ldrh	r2, [r7, #2]
 800f1ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	68ba      	ldr	r2, [r7, #8]
 800f1f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800f1f8:	68fb      	ldr	r3, [r7, #12]
 800f1fa:	887a      	ldrh	r2, [r7, #2]
 800f1fc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	887a      	ldrh	r2, [r7, #2]
 800f204:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	2200      	movs	r2, #0
 800f20c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800f20e:	68fb      	ldr	r3, [r7, #12]
 800f210:	2200      	movs	r2, #0
 800f212:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800f214:	68fb      	ldr	r3, [r7, #12]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	68da      	ldr	r2, [r3, #12]
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800f222:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800f224:	68fb      	ldr	r3, [r7, #12]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	4a70      	ldr	r2, [pc, #448]	@ (800f3ec <HAL_SPI_TransmitReceive+0x294>)
 800f22a:	4293      	cmp	r3, r2
 800f22c:	d009      	beq.n	800f242 <HAL_SPI_TransmitReceive+0xea>
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	4a6f      	ldr	r2, [pc, #444]	@ (800f3f0 <HAL_SPI_TransmitReceive+0x298>)
 800f234:	4293      	cmp	r3, r2
 800f236:	d004      	beq.n	800f242 <HAL_SPI_TransmitReceive+0xea>
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	4a6d      	ldr	r2, [pc, #436]	@ (800f3f4 <HAL_SPI_TransmitReceive+0x29c>)
 800f23e:	4293      	cmp	r3, r2
 800f240:	d102      	bne.n	800f248 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800f242:	2310      	movs	r3, #16
 800f244:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f246:	e001      	b.n	800f24c <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800f248:	2308      	movs	r3, #8
 800f24a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	685a      	ldr	r2, [r3, #4]
 800f252:	4b69      	ldr	r3, [pc, #420]	@ (800f3f8 <HAL_SPI_TransmitReceive+0x2a0>)
 800f254:	4013      	ands	r3, r2
 800f256:	8879      	ldrh	r1, [r7, #2]
 800f258:	68fa      	ldr	r2, [r7, #12]
 800f25a:	6812      	ldr	r2, [r2, #0]
 800f25c:	430b      	orrs	r3, r1
 800f25e:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	681a      	ldr	r2, [r3, #0]
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	f042 0201 	orr.w	r2, r2, #1
 800f26e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	685b      	ldr	r3, [r3, #4]
 800f274:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f278:	d107      	bne.n	800f28a <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	681a      	ldr	r2, [r3, #0]
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f288:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800f28a:	68fb      	ldr	r3, [r7, #12]
 800f28c:	68db      	ldr	r3, [r3, #12]
 800f28e:	2b0f      	cmp	r3, #15
 800f290:	f240 80a2 	bls.w	800f3d8 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800f294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f296:	089b      	lsrs	r3, r3, #2
 800f298:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800f29a:	e094      	b.n	800f3c6 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	695b      	ldr	r3, [r3, #20]
 800f2a2:	f003 0302 	and.w	r3, r3, #2
 800f2a6:	2b02      	cmp	r3, #2
 800f2a8:	d120      	bne.n	800f2ec <HAL_SPI_TransmitReceive+0x194>
 800f2aa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	d01d      	beq.n	800f2ec <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800f2b0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f2b2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f2b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f2b6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800f2b8:	429a      	cmp	r2, r3
 800f2ba:	d217      	bcs.n	800f2ec <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	6812      	ldr	r2, [r2, #0]
 800f2c6:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f2cc:	1d1a      	adds	r2, r3, #4
 800f2ce:	68fb      	ldr	r3, [r7, #12]
 800f2d0:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800f2d8:	b29b      	uxth	r3, r3
 800f2da:	3b01      	subs	r3, #1
 800f2dc:	b29a      	uxth	r2, r3
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800f2ea:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	695b      	ldr	r3, [r3, #20]
 800f2f2:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800f2f4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d065      	beq.n	800f3c6 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	695b      	ldr	r3, [r3, #20]
 800f300:	f003 0301 	and.w	r3, r3, #1
 800f304:	2b01      	cmp	r3, #1
 800f306:	d118      	bne.n	800f33a <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	681a      	ldr	r2, [r3, #0]
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f310:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800f312:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f318:	1d1a      	adds	r2, r3, #4
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f324:	b29b      	uxth	r3, r3
 800f326:	3b01      	subs	r3, #1
 800f328:	b29a      	uxth	r2, r3
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f330:	68fb      	ldr	r3, [r7, #12]
 800f332:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f336:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f338:	e045      	b.n	800f3c6 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800f33a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f33c:	8bfb      	ldrh	r3, [r7, #30]
 800f33e:	429a      	cmp	r2, r3
 800f340:	d21d      	bcs.n	800f37e <HAL_SPI_TransmitReceive+0x226>
 800f342:	697b      	ldr	r3, [r7, #20]
 800f344:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d018      	beq.n	800f37e <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	681a      	ldr	r2, [r3, #0]
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f354:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800f356:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f35c:	1d1a      	adds	r2, r3, #4
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800f362:	68fb      	ldr	r3, [r7, #12]
 800f364:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f368:	b29b      	uxth	r3, r3
 800f36a:	3b01      	subs	r3, #1
 800f36c:	b29a      	uxth	r2, r3
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f37a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f37c:	e023      	b.n	800f3c6 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f37e:	f7f8 fb51 	bl	8007a24 <HAL_GetTick>
 800f382:	4602      	mov	r2, r0
 800f384:	69bb      	ldr	r3, [r7, #24]
 800f386:	1ad3      	subs	r3, r2, r3
 800f388:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f38a:	429a      	cmp	r2, r3
 800f38c:	d803      	bhi.n	800f396 <HAL_SPI_TransmitReceive+0x23e>
 800f38e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f390:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f394:	d102      	bne.n	800f39c <HAL_SPI_TransmitReceive+0x244>
 800f396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d114      	bne.n	800f3c6 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800f39c:	68f8      	ldr	r0, [r7, #12]
 800f39e:	f000 fa15 	bl	800f7cc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f3a8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	2201      	movs	r2, #1
 800f3b6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	2200      	movs	r2, #0
 800f3be:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800f3c2:	2303      	movs	r3, #3
 800f3c4:	e1fd      	b.n	800f7c2 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800f3c6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	f47f af67 	bne.w	800f29c <HAL_SPI_TransmitReceive+0x144>
 800f3ce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	f47f af63 	bne.w	800f29c <HAL_SPI_TransmitReceive+0x144>
 800f3d6:	e1ce      	b.n	800f776 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	68db      	ldr	r3, [r3, #12]
 800f3dc:	2b07      	cmp	r3, #7
 800f3de:	f240 81c2 	bls.w	800f766 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800f3e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3e4:	085b      	lsrs	r3, r3, #1
 800f3e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800f3e8:	e0c9      	b.n	800f57e <HAL_SPI_TransmitReceive+0x426>
 800f3ea:	bf00      	nop
 800f3ec:	40013000 	.word	0x40013000
 800f3f0:	40003800 	.word	0x40003800
 800f3f4:	40003c00 	.word	0x40003c00
 800f3f8:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	695b      	ldr	r3, [r3, #20]
 800f402:	f003 0302 	and.w	r3, r3, #2
 800f406:	2b02      	cmp	r3, #2
 800f408:	d11f      	bne.n	800f44a <HAL_SPI_TransmitReceive+0x2f2>
 800f40a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d01c      	beq.n	800f44a <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800f410:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f412:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f416:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800f418:	429a      	cmp	r2, r3
 800f41a:	d216      	bcs.n	800f44a <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800f41c:	68fb      	ldr	r3, [r7, #12]
 800f41e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f420:	881a      	ldrh	r2, [r3, #0]
 800f422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f424:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f426:	68fb      	ldr	r3, [r7, #12]
 800f428:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f42a:	1c9a      	adds	r2, r3, #2
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800f436:	b29b      	uxth	r3, r3
 800f438:	3b01      	subs	r3, #1
 800f43a:	b29a      	uxth	r2, r3
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800f448:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800f44a:	68fb      	ldr	r3, [r7, #12]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	695b      	ldr	r3, [r3, #20]
 800f450:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800f452:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f454:	2b00      	cmp	r3, #0
 800f456:	f000 8092 	beq.w	800f57e <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800f45a:	68fb      	ldr	r3, [r7, #12]
 800f45c:	681b      	ldr	r3, [r3, #0]
 800f45e:	695b      	ldr	r3, [r3, #20]
 800f460:	f003 0301 	and.w	r3, r3, #1
 800f464:	2b01      	cmp	r3, #1
 800f466:	d118      	bne.n	800f49a <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f46c:	6a3a      	ldr	r2, [r7, #32]
 800f46e:	8812      	ldrh	r2, [r2, #0]
 800f470:	b292      	uxth	r2, r2
 800f472:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f478:	1c9a      	adds	r2, r3, #2
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f484:	b29b      	uxth	r3, r3
 800f486:	3b01      	subs	r3, #1
 800f488:	b29a      	uxth	r2, r3
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f490:	68fb      	ldr	r3, [r7, #12]
 800f492:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f496:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f498:	e071      	b.n	800f57e <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800f49a:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f49c:	8bfb      	ldrh	r3, [r7, #30]
 800f49e:	429a      	cmp	r2, r3
 800f4a0:	d228      	bcs.n	800f4f4 <HAL_SPI_TransmitReceive+0x39c>
 800f4a2:	697b      	ldr	r3, [r7, #20]
 800f4a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d023      	beq.n	800f4f4 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800f4ac:	68fb      	ldr	r3, [r7, #12]
 800f4ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f4b0:	6a3a      	ldr	r2, [r7, #32]
 800f4b2:	8812      	ldrh	r2, [r2, #0]
 800f4b4:	b292      	uxth	r2, r2
 800f4b6:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f4b8:	68fb      	ldr	r3, [r7, #12]
 800f4ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f4bc:	1c9a      	adds	r2, r3, #2
 800f4be:	68fb      	ldr	r3, [r7, #12]
 800f4c0:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f4c6:	6a3a      	ldr	r2, [r7, #32]
 800f4c8:	8812      	ldrh	r2, [r2, #0]
 800f4ca:	b292      	uxth	r2, r2
 800f4cc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f4ce:	68fb      	ldr	r3, [r7, #12]
 800f4d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f4d2:	1c9a      	adds	r2, r3, #2
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f4de:	b29b      	uxth	r3, r3
 800f4e0:	3b02      	subs	r3, #2
 800f4e2:	b29a      	uxth	r2, r3
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f4f0:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f4f2:	e044      	b.n	800f57e <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800f4f4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f4f6:	2b01      	cmp	r3, #1
 800f4f8:	d11d      	bne.n	800f536 <HAL_SPI_TransmitReceive+0x3de>
 800f4fa:	697b      	ldr	r3, [r7, #20]
 800f4fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f500:	2b00      	cmp	r3, #0
 800f502:	d018      	beq.n	800f536 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f508:	6a3a      	ldr	r2, [r7, #32]
 800f50a:	8812      	ldrh	r2, [r2, #0]
 800f50c:	b292      	uxth	r2, r2
 800f50e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f510:	68fb      	ldr	r3, [r7, #12]
 800f512:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f514:	1c9a      	adds	r2, r3, #2
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800f51a:	68fb      	ldr	r3, [r7, #12]
 800f51c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f520:	b29b      	uxth	r3, r3
 800f522:	3b01      	subs	r3, #1
 800f524:	b29a      	uxth	r2, r3
 800f526:	68fb      	ldr	r3, [r7, #12]
 800f528:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f52c:	68fb      	ldr	r3, [r7, #12]
 800f52e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f532:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f534:	e023      	b.n	800f57e <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f536:	f7f8 fa75 	bl	8007a24 <HAL_GetTick>
 800f53a:	4602      	mov	r2, r0
 800f53c:	69bb      	ldr	r3, [r7, #24]
 800f53e:	1ad3      	subs	r3, r2, r3
 800f540:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f542:	429a      	cmp	r2, r3
 800f544:	d803      	bhi.n	800f54e <HAL_SPI_TransmitReceive+0x3f6>
 800f546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f54c:	d102      	bne.n	800f554 <HAL_SPI_TransmitReceive+0x3fc>
 800f54e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f550:	2b00      	cmp	r3, #0
 800f552:	d114      	bne.n	800f57e <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800f554:	68f8      	ldr	r0, [r7, #12]
 800f556:	f000 f939 	bl	800f7cc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f55a:	68fb      	ldr	r3, [r7, #12]
 800f55c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f560:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	2201      	movs	r2, #1
 800f56e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	2200      	movs	r2, #0
 800f576:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800f57a:	2303      	movs	r3, #3
 800f57c:	e121      	b.n	800f7c2 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800f57e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f580:	2b00      	cmp	r3, #0
 800f582:	f47f af3b 	bne.w	800f3fc <HAL_SPI_TransmitReceive+0x2a4>
 800f586:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f588:	2b00      	cmp	r3, #0
 800f58a:	f47f af37 	bne.w	800f3fc <HAL_SPI_TransmitReceive+0x2a4>
 800f58e:	e0f2      	b.n	800f776 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	695b      	ldr	r3, [r3, #20]
 800f596:	f003 0302 	and.w	r3, r3, #2
 800f59a:	2b02      	cmp	r3, #2
 800f59c:	d121      	bne.n	800f5e2 <HAL_SPI_TransmitReceive+0x48a>
 800f59e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d01e      	beq.n	800f5e2 <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800f5a4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f5a6:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800f5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5aa:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800f5ac:	429a      	cmp	r2, r3
 800f5ae:	d218      	bcs.n	800f5e2 <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	3320      	adds	r3, #32
 800f5ba:	7812      	ldrb	r2, [r2, #0]
 800f5bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f5c2:	1c5a      	adds	r2, r3, #1
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800f5ce:	b29b      	uxth	r3, r3
 800f5d0:	3b01      	subs	r3, #1
 800f5d2:	b29a      	uxth	r2, r3
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800f5e0:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	695b      	ldr	r3, [r3, #20]
 800f5e8:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800f5ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	f000 80ba 	beq.w	800f766 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	695b      	ldr	r3, [r3, #20]
 800f5f8:	f003 0301 	and.w	r3, r3, #1
 800f5fc:	2b01      	cmp	r3, #1
 800f5fe:	d11b      	bne.n	800f638 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f60c:	7812      	ldrb	r2, [r2, #0]
 800f60e:	b2d2      	uxtb	r2, r2
 800f610:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f616:	1c5a      	adds	r2, r3, #1
 800f618:	68fb      	ldr	r3, [r7, #12]
 800f61a:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f622:	b29b      	uxth	r3, r3
 800f624:	3b01      	subs	r3, #1
 800f626:	b29a      	uxth	r2, r3
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f634:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f636:	e096      	b.n	800f766 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800f638:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800f63a:	8bfb      	ldrh	r3, [r7, #30]
 800f63c:	429a      	cmp	r2, r3
 800f63e:	d24a      	bcs.n	800f6d6 <HAL_SPI_TransmitReceive+0x57e>
 800f640:	697b      	ldr	r3, [r7, #20]
 800f642:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800f646:	2b00      	cmp	r3, #0
 800f648:	d045      	beq.n	800f6d6 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f64a:	68fb      	ldr	r3, [r7, #12]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f656:	7812      	ldrb	r2, [r2, #0]
 800f658:	b2d2      	uxtb	r2, r2
 800f65a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f660:	1c5a      	adds	r2, r3, #1
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f672:	7812      	ldrb	r2, [r2, #0]
 800f674:	b2d2      	uxtb	r2, r2
 800f676:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f67c:	1c5a      	adds	r2, r3, #1
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	681b      	ldr	r3, [r3, #0]
 800f686:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f68e:	7812      	ldrb	r2, [r2, #0]
 800f690:	b2d2      	uxtb	r2, r2
 800f692:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f694:	68fb      	ldr	r3, [r7, #12]
 800f696:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f698:	1c5a      	adds	r2, r3, #1
 800f69a:	68fb      	ldr	r3, [r7, #12]
 800f69c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f6aa:	7812      	ldrb	r2, [r2, #0]
 800f6ac:	b2d2      	uxtb	r2, r2
 800f6ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f6b4:	1c5a      	adds	r2, r3, #1
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f6c0:	b29b      	uxth	r3, r3
 800f6c2:	3b04      	subs	r3, #4
 800f6c4:	b29a      	uxth	r2, r3
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f6d2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f6d4:	e047      	b.n	800f766 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800f6d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f6d8:	2b03      	cmp	r3, #3
 800f6da:	d820      	bhi.n	800f71e <HAL_SPI_TransmitReceive+0x5c6>
 800f6dc:	697b      	ldr	r3, [r7, #20]
 800f6de:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d01b      	beq.n	800f71e <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f6f2:	7812      	ldrb	r2, [r2, #0]
 800f6f4:	b2d2      	uxtb	r2, r2
 800f6f6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f6fc:	1c5a      	adds	r2, r3, #1
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800f702:	68fb      	ldr	r3, [r7, #12]
 800f704:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f708:	b29b      	uxth	r3, r3
 800f70a:	3b01      	subs	r3, #1
 800f70c:	b29a      	uxth	r2, r3
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800f71a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f71c:	e023      	b.n	800f766 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f71e:	f7f8 f981 	bl	8007a24 <HAL_GetTick>
 800f722:	4602      	mov	r2, r0
 800f724:	69bb      	ldr	r3, [r7, #24]
 800f726:	1ad3      	subs	r3, r2, r3
 800f728:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f72a:	429a      	cmp	r2, r3
 800f72c:	d803      	bhi.n	800f736 <HAL_SPI_TransmitReceive+0x5de>
 800f72e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f730:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f734:	d102      	bne.n	800f73c <HAL_SPI_TransmitReceive+0x5e4>
 800f736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d114      	bne.n	800f766 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800f73c:	68f8      	ldr	r0, [r7, #12]
 800f73e:	f000 f845 	bl	800f7cc <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f748:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	2201      	movs	r2, #1
 800f756:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	2200      	movs	r2, #0
 800f75e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800f762:	2303      	movs	r3, #3
 800f764:	e02d      	b.n	800f7c2 <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800f766:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f768:	2b00      	cmp	r3, #0
 800f76a:	f47f af11 	bne.w	800f590 <HAL_SPI_TransmitReceive+0x438>
 800f76e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f770:	2b00      	cmp	r3, #0
 800f772:	f47f af0d 	bne.w	800f590 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800f776:	69bb      	ldr	r3, [r7, #24]
 800f778:	9300      	str	r3, [sp, #0]
 800f77a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f77c:	2200      	movs	r2, #0
 800f77e:	2108      	movs	r1, #8
 800f780:	68f8      	ldr	r0, [r7, #12]
 800f782:	f000 f8c3 	bl	800f90c <SPI_WaitOnFlagUntilTimeout>
 800f786:	4603      	mov	r3, r0
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d007      	beq.n	800f79c <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f78c:	68fb      	ldr	r3, [r7, #12]
 800f78e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f792:	f043 0220 	orr.w	r2, r3, #32
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800f79c:	68f8      	ldr	r0, [r7, #12]
 800f79e:	f000 f815 	bl	800f7cc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	2201      	movs	r2, #1
 800f7a6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	2200      	movs	r2, #0
 800f7ae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d001      	beq.n	800f7c0 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800f7bc:	2301      	movs	r3, #1
 800f7be:	e000      	b.n	800f7c2 <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800f7c0:	2300      	movs	r3, #0
  }
}
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	3730      	adds	r7, #48	@ 0x30
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}
 800f7ca:	bf00      	nop

0800f7cc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800f7cc:	b480      	push	{r7}
 800f7ce:	b085      	sub	sp, #20
 800f7d0:	af00      	add	r7, sp, #0
 800f7d2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	695b      	ldr	r3, [r3, #20]
 800f7da:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	699a      	ldr	r2, [r3, #24]
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	f042 0208 	orr.w	r2, r2, #8
 800f7ea:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	699a      	ldr	r2, [r3, #24]
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	f042 0210 	orr.w	r2, r2, #16
 800f7fa:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	681a      	ldr	r2, [r3, #0]
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	f022 0201 	bic.w	r2, r2, #1
 800f80a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	6919      	ldr	r1, [r3, #16]
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	681a      	ldr	r2, [r3, #0]
 800f816:	4b3c      	ldr	r3, [pc, #240]	@ (800f908 <SPI_CloseTransfer+0x13c>)
 800f818:	400b      	ands	r3, r1
 800f81a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	689a      	ldr	r2, [r3, #8]
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800f82a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f832:	b2db      	uxtb	r3, r3
 800f834:	2b04      	cmp	r3, #4
 800f836:	d014      	beq.n	800f862 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	f003 0320 	and.w	r3, r3, #32
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d00f      	beq.n	800f862 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f848:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	699a      	ldr	r2, [r3, #24]
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	f042 0220 	orr.w	r2, r2, #32
 800f860:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f868:	b2db      	uxtb	r3, r3
 800f86a:	2b03      	cmp	r3, #3
 800f86c:	d014      	beq.n	800f898 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f874:	2b00      	cmp	r3, #0
 800f876:	d00f      	beq.n	800f898 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f87e:	f043 0204 	orr.w	r2, r3, #4
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	699a      	ldr	r2, [r3, #24]
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f896:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800f898:	68fb      	ldr	r3, [r7, #12]
 800f89a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d00f      	beq.n	800f8c2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8a8:	f043 0201 	orr.w	r2, r3, #1
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	681b      	ldr	r3, [r3, #0]
 800f8b6:	699a      	ldr	r2, [r3, #24]
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	681b      	ldr	r3, [r3, #0]
 800f8bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f8c0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d00f      	beq.n	800f8ec <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8d2:	f043 0208 	orr.w	r2, r3, #8
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	699a      	ldr	r2, [r3, #24]
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f8ea:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	2200      	movs	r2, #0
 800f8f0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	2200      	movs	r2, #0
 800f8f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800f8fc:	bf00      	nop
 800f8fe:	3714      	adds	r7, #20
 800f900:	46bd      	mov	sp, r7
 800f902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f906:	4770      	bx	lr
 800f908:	fffffc90 	.word	0xfffffc90

0800f90c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800f90c:	b580      	push	{r7, lr}
 800f90e:	b084      	sub	sp, #16
 800f910:	af00      	add	r7, sp, #0
 800f912:	60f8      	str	r0, [r7, #12]
 800f914:	60b9      	str	r1, [r7, #8]
 800f916:	603b      	str	r3, [r7, #0]
 800f918:	4613      	mov	r3, r2
 800f91a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f91c:	e010      	b.n	800f940 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f91e:	f7f8 f881 	bl	8007a24 <HAL_GetTick>
 800f922:	4602      	mov	r2, r0
 800f924:	69bb      	ldr	r3, [r7, #24]
 800f926:	1ad3      	subs	r3, r2, r3
 800f928:	683a      	ldr	r2, [r7, #0]
 800f92a:	429a      	cmp	r2, r3
 800f92c:	d803      	bhi.n	800f936 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800f92e:	683b      	ldr	r3, [r7, #0]
 800f930:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f934:	d102      	bne.n	800f93c <SPI_WaitOnFlagUntilTimeout+0x30>
 800f936:	683b      	ldr	r3, [r7, #0]
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d101      	bne.n	800f940 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800f93c:	2303      	movs	r3, #3
 800f93e:	e00f      	b.n	800f960 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	695a      	ldr	r2, [r3, #20]
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	4013      	ands	r3, r2
 800f94a:	68ba      	ldr	r2, [r7, #8]
 800f94c:	429a      	cmp	r2, r3
 800f94e:	bf0c      	ite	eq
 800f950:	2301      	moveq	r3, #1
 800f952:	2300      	movne	r3, #0
 800f954:	b2db      	uxtb	r3, r3
 800f956:	461a      	mov	r2, r3
 800f958:	79fb      	ldrb	r3, [r7, #7]
 800f95a:	429a      	cmp	r2, r3
 800f95c:	d0df      	beq.n	800f91e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800f95e:	2300      	movs	r3, #0
}
 800f960:	4618      	mov	r0, r3
 800f962:	3710      	adds	r7, #16
 800f964:	46bd      	mov	sp, r7
 800f966:	bd80      	pop	{r7, pc}

0800f968 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800f968:	b480      	push	{r7}
 800f96a:	b085      	sub	sp, #20
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f974:	095b      	lsrs	r3, r3, #5
 800f976:	3301      	adds	r3, #1
 800f978:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	68db      	ldr	r3, [r3, #12]
 800f97e:	3301      	adds	r3, #1
 800f980:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800f982:	68bb      	ldr	r3, [r7, #8]
 800f984:	3307      	adds	r3, #7
 800f986:	08db      	lsrs	r3, r3, #3
 800f988:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800f98a:	68bb      	ldr	r3, [r7, #8]
 800f98c:	68fa      	ldr	r2, [r7, #12]
 800f98e:	fb02 f303 	mul.w	r3, r2, r3
}
 800f992:	4618      	mov	r0, r3
 800f994:	3714      	adds	r7, #20
 800f996:	46bd      	mov	sp, r7
 800f998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f99c:	4770      	bx	lr

0800f99e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f99e:	b580      	push	{r7, lr}
 800f9a0:	b082      	sub	sp, #8
 800f9a2:	af00      	add	r7, sp, #0
 800f9a4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	d101      	bne.n	800f9b0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f9ac:	2301      	movs	r3, #1
 800f9ae:	e042      	b.n	800fa36 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d106      	bne.n	800f9c8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	2200      	movs	r2, #0
 800f9be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f9c2:	6878      	ldr	r0, [r7, #4]
 800f9c4:	f7f7 fcea 	bl	800739c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	2224      	movs	r2, #36	@ 0x24
 800f9cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	681a      	ldr	r2, [r3, #0]
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	f022 0201 	bic.w	r2, r2, #1
 800f9de:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d002      	beq.n	800f9ee <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f9e8:	6878      	ldr	r0, [r7, #4]
 800f9ea:	f001 fabb 	bl	8010f64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f9ee:	6878      	ldr	r0, [r7, #4]
 800f9f0:	f000 fc4c 	bl	801028c <UART_SetConfig>
 800f9f4:	4603      	mov	r3, r0
 800f9f6:	2b01      	cmp	r3, #1
 800f9f8:	d101      	bne.n	800f9fe <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f9fa:	2301      	movs	r3, #1
 800f9fc:	e01b      	b.n	800fa36 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	685a      	ldr	r2, [r3, #4]
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fa0c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	689a      	ldr	r2, [r3, #8]
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fa1c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	681b      	ldr	r3, [r3, #0]
 800fa22:	681a      	ldr	r2, [r3, #0]
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	f042 0201 	orr.w	r2, r2, #1
 800fa2c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fa2e:	6878      	ldr	r0, [r7, #4]
 800fa30:	f001 fb3a 	bl	80110a8 <UART_CheckIdleState>
 800fa34:	4603      	mov	r3, r0
}
 800fa36:	4618      	mov	r0, r3
 800fa38:	3708      	adds	r7, #8
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	bd80      	pop	{r7, pc}
	...

0800fa40 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fa40:	b580      	push	{r7, lr}
 800fa42:	b08a      	sub	sp, #40	@ 0x28
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	60f8      	str	r0, [r7, #12]
 800fa48:	60b9      	str	r1, [r7, #8]
 800fa4a:	4613      	mov	r3, r2
 800fa4c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fa54:	2b20      	cmp	r3, #32
 800fa56:	d137      	bne.n	800fac8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800fa58:	68bb      	ldr	r3, [r7, #8]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d002      	beq.n	800fa64 <HAL_UART_Receive_IT+0x24>
 800fa5e:	88fb      	ldrh	r3, [r7, #6]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d101      	bne.n	800fa68 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800fa64:	2301      	movs	r3, #1
 800fa66:	e030      	b.n	800faca <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	2200      	movs	r2, #0
 800fa6c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	681b      	ldr	r3, [r3, #0]
 800fa72:	4a18      	ldr	r2, [pc, #96]	@ (800fad4 <HAL_UART_Receive_IT+0x94>)
 800fa74:	4293      	cmp	r3, r2
 800fa76:	d01f      	beq.n	800fab8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	685b      	ldr	r3, [r3, #4]
 800fa7e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d018      	beq.n	800fab8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	681b      	ldr	r3, [r3, #0]
 800fa8a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa8c:	697b      	ldr	r3, [r7, #20]
 800fa8e:	e853 3f00 	ldrex	r3, [r3]
 800fa92:	613b      	str	r3, [r7, #16]
   return(result);
 800fa94:	693b      	ldr	r3, [r7, #16]
 800fa96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fa9a:	627b      	str	r3, [r7, #36]	@ 0x24
 800fa9c:	68fb      	ldr	r3, [r7, #12]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	461a      	mov	r2, r3
 800faa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800faa4:	623b      	str	r3, [r7, #32]
 800faa6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faa8:	69f9      	ldr	r1, [r7, #28]
 800faaa:	6a3a      	ldr	r2, [r7, #32]
 800faac:	e841 2300 	strex	r3, r2, [r1]
 800fab0:	61bb      	str	r3, [r7, #24]
   return(result);
 800fab2:	69bb      	ldr	r3, [r7, #24]
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d1e6      	bne.n	800fa86 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800fab8:	88fb      	ldrh	r3, [r7, #6]
 800faba:	461a      	mov	r2, r3
 800fabc:	68b9      	ldr	r1, [r7, #8]
 800fabe:	68f8      	ldr	r0, [r7, #12]
 800fac0:	f001 fc0a 	bl	80112d8 <UART_Start_Receive_IT>
 800fac4:	4603      	mov	r3, r0
 800fac6:	e000      	b.n	800faca <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800fac8:	2302      	movs	r3, #2
  }
}
 800faca:	4618      	mov	r0, r3
 800facc:	3728      	adds	r7, #40	@ 0x28
 800face:	46bd      	mov	sp, r7
 800fad0:	bd80      	pop	{r7, pc}
 800fad2:	bf00      	nop
 800fad4:	58000c00 	.word	0x58000c00

0800fad8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fad8:	b580      	push	{r7, lr}
 800fada:	b0ba      	sub	sp, #232	@ 0xe8
 800fadc:	af00      	add	r7, sp, #0
 800fade:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	69db      	ldr	r3, [r3, #28]
 800fae6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681b      	ldr	r3, [r3, #0]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	689b      	ldr	r3, [r3, #8]
 800fafa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fafe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fb02:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fb06:	4013      	ands	r3, r2
 800fb08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fb0c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d11b      	bne.n	800fb4c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fb14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb18:	f003 0320 	and.w	r3, r3, #32
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d015      	beq.n	800fb4c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fb20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fb24:	f003 0320 	and.w	r3, r3, #32
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d105      	bne.n	800fb38 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fb2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fb30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d009      	beq.n	800fb4c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	f000 8377 	beq.w	8010230 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb46:	6878      	ldr	r0, [r7, #4]
 800fb48:	4798      	blx	r3
      }
      return;
 800fb4a:	e371      	b.n	8010230 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800fb4c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	f000 8123 	beq.w	800fd9c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800fb56:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fb5a:	4b8d      	ldr	r3, [pc, #564]	@ (800fd90 <HAL_UART_IRQHandler+0x2b8>)
 800fb5c:	4013      	ands	r3, r2
 800fb5e:	2b00      	cmp	r3, #0
 800fb60:	d106      	bne.n	800fb70 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fb62:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fb66:	4b8b      	ldr	r3, [pc, #556]	@ (800fd94 <HAL_UART_IRQHandler+0x2bc>)
 800fb68:	4013      	ands	r3, r2
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	f000 8116 	beq.w	800fd9c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fb70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb74:	f003 0301 	and.w	r3, r3, #1
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d011      	beq.n	800fba0 <HAL_UART_IRQHandler+0xc8>
 800fb7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fb80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	d00b      	beq.n	800fba0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	2201      	movs	r2, #1
 800fb8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fb96:	f043 0201 	orr.w	r2, r3, #1
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fba4:	f003 0302 	and.w	r3, r3, #2
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d011      	beq.n	800fbd0 <HAL_UART_IRQHandler+0xf8>
 800fbac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fbb0:	f003 0301 	and.w	r3, r3, #1
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d00b      	beq.n	800fbd0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	2202      	movs	r2, #2
 800fbbe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fbc6:	f043 0204 	orr.w	r2, r3, #4
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fbd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fbd4:	f003 0304 	and.w	r3, r3, #4
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d011      	beq.n	800fc00 <HAL_UART_IRQHandler+0x128>
 800fbdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fbe0:	f003 0301 	and.w	r3, r3, #1
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	d00b      	beq.n	800fc00 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	2204      	movs	r2, #4
 800fbee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fbf6:	f043 0202 	orr.w	r2, r3, #2
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800fc00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc04:	f003 0308 	and.w	r3, r3, #8
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d017      	beq.n	800fc3c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fc0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc10:	f003 0320 	and.w	r3, r3, #32
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d105      	bne.n	800fc24 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800fc18:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fc1c:	4b5c      	ldr	r3, [pc, #368]	@ (800fd90 <HAL_UART_IRQHandler+0x2b8>)
 800fc1e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d00b      	beq.n	800fc3c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	2208      	movs	r2, #8
 800fc2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc32:	f043 0208 	orr.w	r2, r3, #8
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fc3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d012      	beq.n	800fc6e <HAL_UART_IRQHandler+0x196>
 800fc48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc4c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d00c      	beq.n	800fc6e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	681b      	ldr	r3, [r3, #0]
 800fc58:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fc5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fc5e:	687b      	ldr	r3, [r7, #4]
 800fc60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc64:	f043 0220 	orr.w	r2, r3, #32
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	f000 82dd 	beq.w	8010234 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fc7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc7e:	f003 0320 	and.w	r3, r3, #32
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d013      	beq.n	800fcae <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fc86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc8a:	f003 0320 	and.w	r3, r3, #32
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d105      	bne.n	800fc9e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fc92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fc96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d007      	beq.n	800fcae <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d003      	beq.n	800fcae <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fcaa:	6878      	ldr	r0, [r7, #4]
 800fcac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fcb4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	689b      	ldr	r3, [r3, #8]
 800fcbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fcc2:	2b40      	cmp	r3, #64	@ 0x40
 800fcc4:	d005      	beq.n	800fcd2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fcc6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fcca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d054      	beq.n	800fd7c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fcd2:	6878      	ldr	r0, [r7, #4]
 800fcd4:	f001 fc22 	bl	801151c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	689b      	ldr	r3, [r3, #8]
 800fcde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fce2:	2b40      	cmp	r3, #64	@ 0x40
 800fce4:	d146      	bne.n	800fd74 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	3308      	adds	r3, #8
 800fcec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcf0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fcf4:	e853 3f00 	ldrex	r3, [r3]
 800fcf8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fcfc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fd00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fd04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	681b      	ldr	r3, [r3, #0]
 800fd0c:	3308      	adds	r3, #8
 800fd0e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fd12:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fd16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd1a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fd1e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fd22:	e841 2300 	strex	r3, r2, [r1]
 800fd26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fd2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d1d9      	bne.n	800fce6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d017      	beq.n	800fd6c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd42:	4a15      	ldr	r2, [pc, #84]	@ (800fd98 <HAL_UART_IRQHandler+0x2c0>)
 800fd44:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd4c:	4618      	mov	r0, r3
 800fd4e:	f7f8 fb3f 	bl	80083d0 <HAL_DMA_Abort_IT>
 800fd52:	4603      	mov	r3, r0
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d019      	beq.n	800fd8c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fd60:	687a      	ldr	r2, [r7, #4]
 800fd62:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fd66:	4610      	mov	r0, r2
 800fd68:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fd6a:	e00f      	b.n	800fd8c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fd6c:	6878      	ldr	r0, [r7, #4]
 800fd6e:	f000 fa77 	bl	8010260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fd72:	e00b      	b.n	800fd8c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fd74:	6878      	ldr	r0, [r7, #4]
 800fd76:	f000 fa73 	bl	8010260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fd7a:	e007      	b.n	800fd8c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fd7c:	6878      	ldr	r0, [r7, #4]
 800fd7e:	f000 fa6f 	bl	8010260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	2200      	movs	r2, #0
 800fd86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fd8a:	e253      	b.n	8010234 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fd8c:	bf00      	nop
    return;
 800fd8e:	e251      	b.n	8010234 <HAL_UART_IRQHandler+0x75c>
 800fd90:	10000001 	.word	0x10000001
 800fd94:	04000120 	.word	0x04000120
 800fd98:	080115e9 	.word	0x080115e9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fda0:	2b01      	cmp	r3, #1
 800fda2:	f040 81e7 	bne.w	8010174 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fda6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fdaa:	f003 0310 	and.w	r3, r3, #16
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	f000 81e0 	beq.w	8010174 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fdb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdb8:	f003 0310 	and.w	r3, r3, #16
 800fdbc:	2b00      	cmp	r3, #0
 800fdbe:	f000 81d9 	beq.w	8010174 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	2210      	movs	r2, #16
 800fdc8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	689b      	ldr	r3, [r3, #8]
 800fdd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fdd4:	2b40      	cmp	r3, #64	@ 0x40
 800fdd6:	f040 8151 	bne.w	801007c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	4a96      	ldr	r2, [pc, #600]	@ (801003c <HAL_UART_IRQHandler+0x564>)
 800fde4:	4293      	cmp	r3, r2
 800fde6:	d068      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	4a93      	ldr	r2, [pc, #588]	@ (8010040 <HAL_UART_IRQHandler+0x568>)
 800fdf2:	4293      	cmp	r3, r2
 800fdf4:	d061      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	4a91      	ldr	r2, [pc, #580]	@ (8010044 <HAL_UART_IRQHandler+0x56c>)
 800fe00:	4293      	cmp	r3, r2
 800fe02:	d05a      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe0a:	681b      	ldr	r3, [r3, #0]
 800fe0c:	4a8e      	ldr	r2, [pc, #568]	@ (8010048 <HAL_UART_IRQHandler+0x570>)
 800fe0e:	4293      	cmp	r3, r2
 800fe10:	d053      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	4a8c      	ldr	r2, [pc, #560]	@ (801004c <HAL_UART_IRQHandler+0x574>)
 800fe1c:	4293      	cmp	r3, r2
 800fe1e:	d04c      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	4a89      	ldr	r2, [pc, #548]	@ (8010050 <HAL_UART_IRQHandler+0x578>)
 800fe2a:	4293      	cmp	r3, r2
 800fe2c:	d045      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	4a87      	ldr	r2, [pc, #540]	@ (8010054 <HAL_UART_IRQHandler+0x57c>)
 800fe38:	4293      	cmp	r3, r2
 800fe3a:	d03e      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	4a84      	ldr	r2, [pc, #528]	@ (8010058 <HAL_UART_IRQHandler+0x580>)
 800fe46:	4293      	cmp	r3, r2
 800fe48:	d037      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	4a82      	ldr	r2, [pc, #520]	@ (801005c <HAL_UART_IRQHandler+0x584>)
 800fe54:	4293      	cmp	r3, r2
 800fe56:	d030      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	4a7f      	ldr	r2, [pc, #508]	@ (8010060 <HAL_UART_IRQHandler+0x588>)
 800fe62:	4293      	cmp	r3, r2
 800fe64:	d029      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe6c:	681b      	ldr	r3, [r3, #0]
 800fe6e:	4a7d      	ldr	r2, [pc, #500]	@ (8010064 <HAL_UART_IRQHandler+0x58c>)
 800fe70:	4293      	cmp	r3, r2
 800fe72:	d022      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe7a:	681b      	ldr	r3, [r3, #0]
 800fe7c:	4a7a      	ldr	r2, [pc, #488]	@ (8010068 <HAL_UART_IRQHandler+0x590>)
 800fe7e:	4293      	cmp	r3, r2
 800fe80:	d01b      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	4a78      	ldr	r2, [pc, #480]	@ (801006c <HAL_UART_IRQHandler+0x594>)
 800fe8c:	4293      	cmp	r3, r2
 800fe8e:	d014      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	4a75      	ldr	r2, [pc, #468]	@ (8010070 <HAL_UART_IRQHandler+0x598>)
 800fe9a:	4293      	cmp	r3, r2
 800fe9c:	d00d      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	4a73      	ldr	r2, [pc, #460]	@ (8010074 <HAL_UART_IRQHandler+0x59c>)
 800fea8:	4293      	cmp	r3, r2
 800feaa:	d006      	beq.n	800feba <HAL_UART_IRQHandler+0x3e2>
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	4a70      	ldr	r2, [pc, #448]	@ (8010078 <HAL_UART_IRQHandler+0x5a0>)
 800feb6:	4293      	cmp	r3, r2
 800feb8:	d106      	bne.n	800fec8 <HAL_UART_IRQHandler+0x3f0>
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fec0:	681b      	ldr	r3, [r3, #0]
 800fec2:	685b      	ldr	r3, [r3, #4]
 800fec4:	b29b      	uxth	r3, r3
 800fec6:	e005      	b.n	800fed4 <HAL_UART_IRQHandler+0x3fc>
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	685b      	ldr	r3, [r3, #4]
 800fed2:	b29b      	uxth	r3, r3
 800fed4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fed8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fedc:	2b00      	cmp	r3, #0
 800fede:	f000 81ab 	beq.w	8010238 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fee8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800feec:	429a      	cmp	r2, r3
 800feee:	f080 81a3 	bcs.w	8010238 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fef8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff02:	69db      	ldr	r3, [r3, #28]
 800ff04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ff08:	f000 8087 	beq.w	801001a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ff0c:	687b      	ldr	r3, [r7, #4]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ff18:	e853 3f00 	ldrex	r3, [r3]
 800ff1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ff20:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ff24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ff28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	461a      	mov	r2, r3
 800ff32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ff36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ff3a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ff42:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ff46:	e841 2300 	strex	r3, r2, [r1]
 800ff4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ff4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d1da      	bne.n	800ff0c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	3308      	adds	r3, #8
 800ff5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ff60:	e853 3f00 	ldrex	r3, [r3]
 800ff64:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ff66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ff68:	f023 0301 	bic.w	r3, r3, #1
 800ff6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	3308      	adds	r3, #8
 800ff76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ff7a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ff7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff80:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ff82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ff86:	e841 2300 	strex	r3, r2, [r1]
 800ff8a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ff8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d1e1      	bne.n	800ff56 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ff92:	687b      	ldr	r3, [r7, #4]
 800ff94:	681b      	ldr	r3, [r3, #0]
 800ff96:	3308      	adds	r3, #8
 800ff98:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ff9c:	e853 3f00 	ldrex	r3, [r3]
 800ffa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ffa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ffa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ffa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	3308      	adds	r3, #8
 800ffb2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ffb6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ffb8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ffbc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ffbe:	e841 2300 	strex	r3, r2, [r1]
 800ffc2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ffc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d1e3      	bne.n	800ff92 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	2220      	movs	r2, #32
 800ffce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	2200      	movs	r2, #0
 800ffd6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	681b      	ldr	r3, [r3, #0]
 800ffdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ffe0:	e853 3f00 	ldrex	r3, [r3]
 800ffe4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ffe6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ffe8:	f023 0310 	bic.w	r3, r3, #16
 800ffec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	461a      	mov	r2, r3
 800fff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fffa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fffc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fffe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010000:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010002:	e841 2300 	strex	r3, r2, [r1]
 8010006:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010008:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801000a:	2b00      	cmp	r3, #0
 801000c:	d1e4      	bne.n	800ffd8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010014:	4618      	mov	r0, r3
 8010016:	f7f7 febd 	bl	8007d94 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	2202      	movs	r2, #2
 801001e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801002c:	b29b      	uxth	r3, r3
 801002e:	1ad3      	subs	r3, r2, r3
 8010030:	b29b      	uxth	r3, r3
 8010032:	4619      	mov	r1, r3
 8010034:	6878      	ldr	r0, [r7, #4]
 8010036:	f000 f91d 	bl	8010274 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 801003a:	e0fd      	b.n	8010238 <HAL_UART_IRQHandler+0x760>
 801003c:	40020010 	.word	0x40020010
 8010040:	40020028 	.word	0x40020028
 8010044:	40020040 	.word	0x40020040
 8010048:	40020058 	.word	0x40020058
 801004c:	40020070 	.word	0x40020070
 8010050:	40020088 	.word	0x40020088
 8010054:	400200a0 	.word	0x400200a0
 8010058:	400200b8 	.word	0x400200b8
 801005c:	40020410 	.word	0x40020410
 8010060:	40020428 	.word	0x40020428
 8010064:	40020440 	.word	0x40020440
 8010068:	40020458 	.word	0x40020458
 801006c:	40020470 	.word	0x40020470
 8010070:	40020488 	.word	0x40020488
 8010074:	400204a0 	.word	0x400204a0
 8010078:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010088:	b29b      	uxth	r3, r3
 801008a:	1ad3      	subs	r3, r2, r3
 801008c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010096:	b29b      	uxth	r3, r3
 8010098:	2b00      	cmp	r3, #0
 801009a:	f000 80cf 	beq.w	801023c <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 801009e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	f000 80ca 	beq.w	801023c <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100b0:	e853 3f00 	ldrex	r3, [r3]
 80100b4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80100b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80100b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80100bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	681b      	ldr	r3, [r3, #0]
 80100c4:	461a      	mov	r2, r3
 80100c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80100ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80100cc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80100ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80100d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80100d2:	e841 2300 	strex	r3, r2, [r1]
 80100d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80100d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d1e4      	bne.n	80100a8 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	3308      	adds	r3, #8
 80100e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80100e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80100e8:	e853 3f00 	ldrex	r3, [r3]
 80100ec:	623b      	str	r3, [r7, #32]
   return(result);
 80100ee:	6a3a      	ldr	r2, [r7, #32]
 80100f0:	4b55      	ldr	r3, [pc, #340]	@ (8010248 <HAL_UART_IRQHandler+0x770>)
 80100f2:	4013      	ands	r3, r2
 80100f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	3308      	adds	r3, #8
 80100fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010102:	633a      	str	r2, [r7, #48]	@ 0x30
 8010104:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010106:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010108:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801010a:	e841 2300 	strex	r3, r2, [r1]
 801010e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010112:	2b00      	cmp	r3, #0
 8010114:	d1e3      	bne.n	80100de <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	2220      	movs	r2, #32
 801011a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	2200      	movs	r2, #0
 8010122:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010124:	687b      	ldr	r3, [r7, #4]
 8010126:	2200      	movs	r2, #0
 8010128:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010130:	693b      	ldr	r3, [r7, #16]
 8010132:	e853 3f00 	ldrex	r3, [r3]
 8010136:	60fb      	str	r3, [r7, #12]
   return(result);
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	f023 0310 	bic.w	r3, r3, #16
 801013e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	461a      	mov	r2, r3
 8010148:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801014c:	61fb      	str	r3, [r7, #28]
 801014e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010150:	69b9      	ldr	r1, [r7, #24]
 8010152:	69fa      	ldr	r2, [r7, #28]
 8010154:	e841 2300 	strex	r3, r2, [r1]
 8010158:	617b      	str	r3, [r7, #20]
   return(result);
 801015a:	697b      	ldr	r3, [r7, #20]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d1e4      	bne.n	801012a <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	2202      	movs	r2, #2
 8010164:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010166:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801016a:	4619      	mov	r1, r3
 801016c:	6878      	ldr	r0, [r7, #4]
 801016e:	f000 f881 	bl	8010274 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010172:	e063      	b.n	801023c <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010178:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801017c:	2b00      	cmp	r3, #0
 801017e:	d00e      	beq.n	801019e <HAL_UART_IRQHandler+0x6c6>
 8010180:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010184:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010188:	2b00      	cmp	r3, #0
 801018a:	d008      	beq.n	801019e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	681b      	ldr	r3, [r3, #0]
 8010190:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8010194:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010196:	6878      	ldr	r0, [r7, #4]
 8010198:	f001 ff84 	bl	80120a4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801019c:	e051      	b.n	8010242 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801019e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d014      	beq.n	80101d4 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80101aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80101ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d105      	bne.n	80101c2 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80101b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80101ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d008      	beq.n	80101d4 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d03a      	beq.n	8010240 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80101ce:	6878      	ldr	r0, [r7, #4]
 80101d0:	4798      	blx	r3
    }
    return;
 80101d2:	e035      	b.n	8010240 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80101d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d009      	beq.n	80101f4 <HAL_UART_IRQHandler+0x71c>
 80101e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80101e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d003      	beq.n	80101f4 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 80101ec:	6878      	ldr	r0, [r7, #4]
 80101ee:	f001 fa11 	bl	8011614 <UART_EndTransmit_IT>
    return;
 80101f2:	e026      	b.n	8010242 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80101f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80101fc:	2b00      	cmp	r3, #0
 80101fe:	d009      	beq.n	8010214 <HAL_UART_IRQHandler+0x73c>
 8010200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010204:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010208:	2b00      	cmp	r3, #0
 801020a:	d003      	beq.n	8010214 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 801020c:	6878      	ldr	r0, [r7, #4]
 801020e:	f001 ff5d 	bl	80120cc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010212:	e016      	b.n	8010242 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010218:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801021c:	2b00      	cmp	r3, #0
 801021e:	d010      	beq.n	8010242 <HAL_UART_IRQHandler+0x76a>
 8010220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010224:	2b00      	cmp	r3, #0
 8010226:	da0c      	bge.n	8010242 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010228:	6878      	ldr	r0, [r7, #4]
 801022a:	f001 ff45 	bl	80120b8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801022e:	e008      	b.n	8010242 <HAL_UART_IRQHandler+0x76a>
      return;
 8010230:	bf00      	nop
 8010232:	e006      	b.n	8010242 <HAL_UART_IRQHandler+0x76a>
    return;
 8010234:	bf00      	nop
 8010236:	e004      	b.n	8010242 <HAL_UART_IRQHandler+0x76a>
      return;
 8010238:	bf00      	nop
 801023a:	e002      	b.n	8010242 <HAL_UART_IRQHandler+0x76a>
      return;
 801023c:	bf00      	nop
 801023e:	e000      	b.n	8010242 <HAL_UART_IRQHandler+0x76a>
    return;
 8010240:	bf00      	nop
  }
}
 8010242:	37e8      	adds	r7, #232	@ 0xe8
 8010244:	46bd      	mov	sp, r7
 8010246:	bd80      	pop	{r7, pc}
 8010248:	effffffe 	.word	0xeffffffe

0801024c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 801024c:	b480      	push	{r7}
 801024e:	b083      	sub	sp, #12
 8010250:	af00      	add	r7, sp, #0
 8010252:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8010254:	bf00      	nop
 8010256:	370c      	adds	r7, #12
 8010258:	46bd      	mov	sp, r7
 801025a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801025e:	4770      	bx	lr

08010260 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010260:	b480      	push	{r7}
 8010262:	b083      	sub	sp, #12
 8010264:	af00      	add	r7, sp, #0
 8010266:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8010268:	bf00      	nop
 801026a:	370c      	adds	r7, #12
 801026c:	46bd      	mov	sp, r7
 801026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010272:	4770      	bx	lr

08010274 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010274:	b480      	push	{r7}
 8010276:	b083      	sub	sp, #12
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
 801027c:	460b      	mov	r3, r1
 801027e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010280:	bf00      	nop
 8010282:	370c      	adds	r7, #12
 8010284:	46bd      	mov	sp, r7
 8010286:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028a:	4770      	bx	lr

0801028c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801028c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010290:	b092      	sub	sp, #72	@ 0x48
 8010292:	af00      	add	r7, sp, #0
 8010294:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010296:	2300      	movs	r3, #0
 8010298:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801029c:	697b      	ldr	r3, [r7, #20]
 801029e:	689a      	ldr	r2, [r3, #8]
 80102a0:	697b      	ldr	r3, [r7, #20]
 80102a2:	691b      	ldr	r3, [r3, #16]
 80102a4:	431a      	orrs	r2, r3
 80102a6:	697b      	ldr	r3, [r7, #20]
 80102a8:	695b      	ldr	r3, [r3, #20]
 80102aa:	431a      	orrs	r2, r3
 80102ac:	697b      	ldr	r3, [r7, #20]
 80102ae:	69db      	ldr	r3, [r3, #28]
 80102b0:	4313      	orrs	r3, r2
 80102b2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80102b4:	697b      	ldr	r3, [r7, #20]
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	681a      	ldr	r2, [r3, #0]
 80102ba:	4bbe      	ldr	r3, [pc, #760]	@ (80105b4 <UART_SetConfig+0x328>)
 80102bc:	4013      	ands	r3, r2
 80102be:	697a      	ldr	r2, [r7, #20]
 80102c0:	6812      	ldr	r2, [r2, #0]
 80102c2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80102c4:	430b      	orrs	r3, r1
 80102c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80102c8:	697b      	ldr	r3, [r7, #20]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	685b      	ldr	r3, [r3, #4]
 80102ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80102d2:	697b      	ldr	r3, [r7, #20]
 80102d4:	68da      	ldr	r2, [r3, #12]
 80102d6:	697b      	ldr	r3, [r7, #20]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	430a      	orrs	r2, r1
 80102dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80102de:	697b      	ldr	r3, [r7, #20]
 80102e0:	699b      	ldr	r3, [r3, #24]
 80102e2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80102e4:	697b      	ldr	r3, [r7, #20]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	4ab3      	ldr	r2, [pc, #716]	@ (80105b8 <UART_SetConfig+0x32c>)
 80102ea:	4293      	cmp	r3, r2
 80102ec:	d004      	beq.n	80102f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80102ee:	697b      	ldr	r3, [r7, #20]
 80102f0:	6a1b      	ldr	r3, [r3, #32]
 80102f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80102f4:	4313      	orrs	r3, r2
 80102f6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80102f8:	697b      	ldr	r3, [r7, #20]
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	689a      	ldr	r2, [r3, #8]
 80102fe:	4baf      	ldr	r3, [pc, #700]	@ (80105bc <UART_SetConfig+0x330>)
 8010300:	4013      	ands	r3, r2
 8010302:	697a      	ldr	r2, [r7, #20]
 8010304:	6812      	ldr	r2, [r2, #0]
 8010306:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010308:	430b      	orrs	r3, r1
 801030a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801030c:	697b      	ldr	r3, [r7, #20]
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010312:	f023 010f 	bic.w	r1, r3, #15
 8010316:	697b      	ldr	r3, [r7, #20]
 8010318:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801031a:	697b      	ldr	r3, [r7, #20]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	430a      	orrs	r2, r1
 8010320:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010322:	697b      	ldr	r3, [r7, #20]
 8010324:	681b      	ldr	r3, [r3, #0]
 8010326:	4aa6      	ldr	r2, [pc, #664]	@ (80105c0 <UART_SetConfig+0x334>)
 8010328:	4293      	cmp	r3, r2
 801032a:	d177      	bne.n	801041c <UART_SetConfig+0x190>
 801032c:	4ba5      	ldr	r3, [pc, #660]	@ (80105c4 <UART_SetConfig+0x338>)
 801032e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010330:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010334:	2b28      	cmp	r3, #40	@ 0x28
 8010336:	d86d      	bhi.n	8010414 <UART_SetConfig+0x188>
 8010338:	a201      	add	r2, pc, #4	@ (adr r2, 8010340 <UART_SetConfig+0xb4>)
 801033a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801033e:	bf00      	nop
 8010340:	080103e5 	.word	0x080103e5
 8010344:	08010415 	.word	0x08010415
 8010348:	08010415 	.word	0x08010415
 801034c:	08010415 	.word	0x08010415
 8010350:	08010415 	.word	0x08010415
 8010354:	08010415 	.word	0x08010415
 8010358:	08010415 	.word	0x08010415
 801035c:	08010415 	.word	0x08010415
 8010360:	080103ed 	.word	0x080103ed
 8010364:	08010415 	.word	0x08010415
 8010368:	08010415 	.word	0x08010415
 801036c:	08010415 	.word	0x08010415
 8010370:	08010415 	.word	0x08010415
 8010374:	08010415 	.word	0x08010415
 8010378:	08010415 	.word	0x08010415
 801037c:	08010415 	.word	0x08010415
 8010380:	080103f5 	.word	0x080103f5
 8010384:	08010415 	.word	0x08010415
 8010388:	08010415 	.word	0x08010415
 801038c:	08010415 	.word	0x08010415
 8010390:	08010415 	.word	0x08010415
 8010394:	08010415 	.word	0x08010415
 8010398:	08010415 	.word	0x08010415
 801039c:	08010415 	.word	0x08010415
 80103a0:	080103fd 	.word	0x080103fd
 80103a4:	08010415 	.word	0x08010415
 80103a8:	08010415 	.word	0x08010415
 80103ac:	08010415 	.word	0x08010415
 80103b0:	08010415 	.word	0x08010415
 80103b4:	08010415 	.word	0x08010415
 80103b8:	08010415 	.word	0x08010415
 80103bc:	08010415 	.word	0x08010415
 80103c0:	08010405 	.word	0x08010405
 80103c4:	08010415 	.word	0x08010415
 80103c8:	08010415 	.word	0x08010415
 80103cc:	08010415 	.word	0x08010415
 80103d0:	08010415 	.word	0x08010415
 80103d4:	08010415 	.word	0x08010415
 80103d8:	08010415 	.word	0x08010415
 80103dc:	08010415 	.word	0x08010415
 80103e0:	0801040d 	.word	0x0801040d
 80103e4:	2301      	movs	r3, #1
 80103e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80103ea:	e326      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80103ec:	2304      	movs	r3, #4
 80103ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80103f2:	e322      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80103f4:	2308      	movs	r3, #8
 80103f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80103fa:	e31e      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80103fc:	2310      	movs	r3, #16
 80103fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010402:	e31a      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010404:	2320      	movs	r3, #32
 8010406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801040a:	e316      	b.n	8010a3a <UART_SetConfig+0x7ae>
 801040c:	2340      	movs	r3, #64	@ 0x40
 801040e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010412:	e312      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010414:	2380      	movs	r3, #128	@ 0x80
 8010416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801041a:	e30e      	b.n	8010a3a <UART_SetConfig+0x7ae>
 801041c:	697b      	ldr	r3, [r7, #20]
 801041e:	681b      	ldr	r3, [r3, #0]
 8010420:	4a69      	ldr	r2, [pc, #420]	@ (80105c8 <UART_SetConfig+0x33c>)
 8010422:	4293      	cmp	r3, r2
 8010424:	d130      	bne.n	8010488 <UART_SetConfig+0x1fc>
 8010426:	4b67      	ldr	r3, [pc, #412]	@ (80105c4 <UART_SetConfig+0x338>)
 8010428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801042a:	f003 0307 	and.w	r3, r3, #7
 801042e:	2b05      	cmp	r3, #5
 8010430:	d826      	bhi.n	8010480 <UART_SetConfig+0x1f4>
 8010432:	a201      	add	r2, pc, #4	@ (adr r2, 8010438 <UART_SetConfig+0x1ac>)
 8010434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010438:	08010451 	.word	0x08010451
 801043c:	08010459 	.word	0x08010459
 8010440:	08010461 	.word	0x08010461
 8010444:	08010469 	.word	0x08010469
 8010448:	08010471 	.word	0x08010471
 801044c:	08010479 	.word	0x08010479
 8010450:	2300      	movs	r3, #0
 8010452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010456:	e2f0      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010458:	2304      	movs	r3, #4
 801045a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801045e:	e2ec      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010460:	2308      	movs	r3, #8
 8010462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010466:	e2e8      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010468:	2310      	movs	r3, #16
 801046a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801046e:	e2e4      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010470:	2320      	movs	r3, #32
 8010472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010476:	e2e0      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010478:	2340      	movs	r3, #64	@ 0x40
 801047a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801047e:	e2dc      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010480:	2380      	movs	r3, #128	@ 0x80
 8010482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010486:	e2d8      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010488:	697b      	ldr	r3, [r7, #20]
 801048a:	681b      	ldr	r3, [r3, #0]
 801048c:	4a4f      	ldr	r2, [pc, #316]	@ (80105cc <UART_SetConfig+0x340>)
 801048e:	4293      	cmp	r3, r2
 8010490:	d130      	bne.n	80104f4 <UART_SetConfig+0x268>
 8010492:	4b4c      	ldr	r3, [pc, #304]	@ (80105c4 <UART_SetConfig+0x338>)
 8010494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010496:	f003 0307 	and.w	r3, r3, #7
 801049a:	2b05      	cmp	r3, #5
 801049c:	d826      	bhi.n	80104ec <UART_SetConfig+0x260>
 801049e:	a201      	add	r2, pc, #4	@ (adr r2, 80104a4 <UART_SetConfig+0x218>)
 80104a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104a4:	080104bd 	.word	0x080104bd
 80104a8:	080104c5 	.word	0x080104c5
 80104ac:	080104cd 	.word	0x080104cd
 80104b0:	080104d5 	.word	0x080104d5
 80104b4:	080104dd 	.word	0x080104dd
 80104b8:	080104e5 	.word	0x080104e5
 80104bc:	2300      	movs	r3, #0
 80104be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104c2:	e2ba      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80104c4:	2304      	movs	r3, #4
 80104c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104ca:	e2b6      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80104cc:	2308      	movs	r3, #8
 80104ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104d2:	e2b2      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80104d4:	2310      	movs	r3, #16
 80104d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104da:	e2ae      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80104dc:	2320      	movs	r3, #32
 80104de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104e2:	e2aa      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80104e4:	2340      	movs	r3, #64	@ 0x40
 80104e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104ea:	e2a6      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80104ec:	2380      	movs	r3, #128	@ 0x80
 80104ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104f2:	e2a2      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80104f4:	697b      	ldr	r3, [r7, #20]
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	4a35      	ldr	r2, [pc, #212]	@ (80105d0 <UART_SetConfig+0x344>)
 80104fa:	4293      	cmp	r3, r2
 80104fc:	d130      	bne.n	8010560 <UART_SetConfig+0x2d4>
 80104fe:	4b31      	ldr	r3, [pc, #196]	@ (80105c4 <UART_SetConfig+0x338>)
 8010500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010502:	f003 0307 	and.w	r3, r3, #7
 8010506:	2b05      	cmp	r3, #5
 8010508:	d826      	bhi.n	8010558 <UART_SetConfig+0x2cc>
 801050a:	a201      	add	r2, pc, #4	@ (adr r2, 8010510 <UART_SetConfig+0x284>)
 801050c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010510:	08010529 	.word	0x08010529
 8010514:	08010531 	.word	0x08010531
 8010518:	08010539 	.word	0x08010539
 801051c:	08010541 	.word	0x08010541
 8010520:	08010549 	.word	0x08010549
 8010524:	08010551 	.word	0x08010551
 8010528:	2300      	movs	r3, #0
 801052a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801052e:	e284      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010530:	2304      	movs	r3, #4
 8010532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010536:	e280      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010538:	2308      	movs	r3, #8
 801053a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801053e:	e27c      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010540:	2310      	movs	r3, #16
 8010542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010546:	e278      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010548:	2320      	movs	r3, #32
 801054a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801054e:	e274      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010550:	2340      	movs	r3, #64	@ 0x40
 8010552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010556:	e270      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010558:	2380      	movs	r3, #128	@ 0x80
 801055a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801055e:	e26c      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010560:	697b      	ldr	r3, [r7, #20]
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	4a1b      	ldr	r2, [pc, #108]	@ (80105d4 <UART_SetConfig+0x348>)
 8010566:	4293      	cmp	r3, r2
 8010568:	d142      	bne.n	80105f0 <UART_SetConfig+0x364>
 801056a:	4b16      	ldr	r3, [pc, #88]	@ (80105c4 <UART_SetConfig+0x338>)
 801056c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801056e:	f003 0307 	and.w	r3, r3, #7
 8010572:	2b05      	cmp	r3, #5
 8010574:	d838      	bhi.n	80105e8 <UART_SetConfig+0x35c>
 8010576:	a201      	add	r2, pc, #4	@ (adr r2, 801057c <UART_SetConfig+0x2f0>)
 8010578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801057c:	08010595 	.word	0x08010595
 8010580:	0801059d 	.word	0x0801059d
 8010584:	080105a5 	.word	0x080105a5
 8010588:	080105ad 	.word	0x080105ad
 801058c:	080105d9 	.word	0x080105d9
 8010590:	080105e1 	.word	0x080105e1
 8010594:	2300      	movs	r3, #0
 8010596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801059a:	e24e      	b.n	8010a3a <UART_SetConfig+0x7ae>
 801059c:	2304      	movs	r3, #4
 801059e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105a2:	e24a      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80105a4:	2308      	movs	r3, #8
 80105a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105aa:	e246      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80105ac:	2310      	movs	r3, #16
 80105ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105b2:	e242      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80105b4:	cfff69f3 	.word	0xcfff69f3
 80105b8:	58000c00 	.word	0x58000c00
 80105bc:	11fff4ff 	.word	0x11fff4ff
 80105c0:	40011000 	.word	0x40011000
 80105c4:	58024400 	.word	0x58024400
 80105c8:	40004400 	.word	0x40004400
 80105cc:	40004800 	.word	0x40004800
 80105d0:	40004c00 	.word	0x40004c00
 80105d4:	40005000 	.word	0x40005000
 80105d8:	2320      	movs	r3, #32
 80105da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105de:	e22c      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80105e0:	2340      	movs	r3, #64	@ 0x40
 80105e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105e6:	e228      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80105e8:	2380      	movs	r3, #128	@ 0x80
 80105ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105ee:	e224      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80105f0:	697b      	ldr	r3, [r7, #20]
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	4ab1      	ldr	r2, [pc, #708]	@ (80108bc <UART_SetConfig+0x630>)
 80105f6:	4293      	cmp	r3, r2
 80105f8:	d176      	bne.n	80106e8 <UART_SetConfig+0x45c>
 80105fa:	4bb1      	ldr	r3, [pc, #708]	@ (80108c0 <UART_SetConfig+0x634>)
 80105fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010602:	2b28      	cmp	r3, #40	@ 0x28
 8010604:	d86c      	bhi.n	80106e0 <UART_SetConfig+0x454>
 8010606:	a201      	add	r2, pc, #4	@ (adr r2, 801060c <UART_SetConfig+0x380>)
 8010608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801060c:	080106b1 	.word	0x080106b1
 8010610:	080106e1 	.word	0x080106e1
 8010614:	080106e1 	.word	0x080106e1
 8010618:	080106e1 	.word	0x080106e1
 801061c:	080106e1 	.word	0x080106e1
 8010620:	080106e1 	.word	0x080106e1
 8010624:	080106e1 	.word	0x080106e1
 8010628:	080106e1 	.word	0x080106e1
 801062c:	080106b9 	.word	0x080106b9
 8010630:	080106e1 	.word	0x080106e1
 8010634:	080106e1 	.word	0x080106e1
 8010638:	080106e1 	.word	0x080106e1
 801063c:	080106e1 	.word	0x080106e1
 8010640:	080106e1 	.word	0x080106e1
 8010644:	080106e1 	.word	0x080106e1
 8010648:	080106e1 	.word	0x080106e1
 801064c:	080106c1 	.word	0x080106c1
 8010650:	080106e1 	.word	0x080106e1
 8010654:	080106e1 	.word	0x080106e1
 8010658:	080106e1 	.word	0x080106e1
 801065c:	080106e1 	.word	0x080106e1
 8010660:	080106e1 	.word	0x080106e1
 8010664:	080106e1 	.word	0x080106e1
 8010668:	080106e1 	.word	0x080106e1
 801066c:	080106c9 	.word	0x080106c9
 8010670:	080106e1 	.word	0x080106e1
 8010674:	080106e1 	.word	0x080106e1
 8010678:	080106e1 	.word	0x080106e1
 801067c:	080106e1 	.word	0x080106e1
 8010680:	080106e1 	.word	0x080106e1
 8010684:	080106e1 	.word	0x080106e1
 8010688:	080106e1 	.word	0x080106e1
 801068c:	080106d1 	.word	0x080106d1
 8010690:	080106e1 	.word	0x080106e1
 8010694:	080106e1 	.word	0x080106e1
 8010698:	080106e1 	.word	0x080106e1
 801069c:	080106e1 	.word	0x080106e1
 80106a0:	080106e1 	.word	0x080106e1
 80106a4:	080106e1 	.word	0x080106e1
 80106a8:	080106e1 	.word	0x080106e1
 80106ac:	080106d9 	.word	0x080106d9
 80106b0:	2301      	movs	r3, #1
 80106b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106b6:	e1c0      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80106b8:	2304      	movs	r3, #4
 80106ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106be:	e1bc      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80106c0:	2308      	movs	r3, #8
 80106c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106c6:	e1b8      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80106c8:	2310      	movs	r3, #16
 80106ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106ce:	e1b4      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80106d0:	2320      	movs	r3, #32
 80106d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106d6:	e1b0      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80106d8:	2340      	movs	r3, #64	@ 0x40
 80106da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106de:	e1ac      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80106e0:	2380      	movs	r3, #128	@ 0x80
 80106e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80106e6:	e1a8      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80106e8:	697b      	ldr	r3, [r7, #20]
 80106ea:	681b      	ldr	r3, [r3, #0]
 80106ec:	4a75      	ldr	r2, [pc, #468]	@ (80108c4 <UART_SetConfig+0x638>)
 80106ee:	4293      	cmp	r3, r2
 80106f0:	d130      	bne.n	8010754 <UART_SetConfig+0x4c8>
 80106f2:	4b73      	ldr	r3, [pc, #460]	@ (80108c0 <UART_SetConfig+0x634>)
 80106f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106f6:	f003 0307 	and.w	r3, r3, #7
 80106fa:	2b05      	cmp	r3, #5
 80106fc:	d826      	bhi.n	801074c <UART_SetConfig+0x4c0>
 80106fe:	a201      	add	r2, pc, #4	@ (adr r2, 8010704 <UART_SetConfig+0x478>)
 8010700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010704:	0801071d 	.word	0x0801071d
 8010708:	08010725 	.word	0x08010725
 801070c:	0801072d 	.word	0x0801072d
 8010710:	08010735 	.word	0x08010735
 8010714:	0801073d 	.word	0x0801073d
 8010718:	08010745 	.word	0x08010745
 801071c:	2300      	movs	r3, #0
 801071e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010722:	e18a      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010724:	2304      	movs	r3, #4
 8010726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801072a:	e186      	b.n	8010a3a <UART_SetConfig+0x7ae>
 801072c:	2308      	movs	r3, #8
 801072e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010732:	e182      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010734:	2310      	movs	r3, #16
 8010736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801073a:	e17e      	b.n	8010a3a <UART_SetConfig+0x7ae>
 801073c:	2320      	movs	r3, #32
 801073e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010742:	e17a      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010744:	2340      	movs	r3, #64	@ 0x40
 8010746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801074a:	e176      	b.n	8010a3a <UART_SetConfig+0x7ae>
 801074c:	2380      	movs	r3, #128	@ 0x80
 801074e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010752:	e172      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010754:	697b      	ldr	r3, [r7, #20]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	4a5b      	ldr	r2, [pc, #364]	@ (80108c8 <UART_SetConfig+0x63c>)
 801075a:	4293      	cmp	r3, r2
 801075c:	d130      	bne.n	80107c0 <UART_SetConfig+0x534>
 801075e:	4b58      	ldr	r3, [pc, #352]	@ (80108c0 <UART_SetConfig+0x634>)
 8010760:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010762:	f003 0307 	and.w	r3, r3, #7
 8010766:	2b05      	cmp	r3, #5
 8010768:	d826      	bhi.n	80107b8 <UART_SetConfig+0x52c>
 801076a:	a201      	add	r2, pc, #4	@ (adr r2, 8010770 <UART_SetConfig+0x4e4>)
 801076c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010770:	08010789 	.word	0x08010789
 8010774:	08010791 	.word	0x08010791
 8010778:	08010799 	.word	0x08010799
 801077c:	080107a1 	.word	0x080107a1
 8010780:	080107a9 	.word	0x080107a9
 8010784:	080107b1 	.word	0x080107b1
 8010788:	2300      	movs	r3, #0
 801078a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801078e:	e154      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010790:	2304      	movs	r3, #4
 8010792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010796:	e150      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010798:	2308      	movs	r3, #8
 801079a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801079e:	e14c      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80107a0:	2310      	movs	r3, #16
 80107a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107a6:	e148      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80107a8:	2320      	movs	r3, #32
 80107aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107ae:	e144      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80107b0:	2340      	movs	r3, #64	@ 0x40
 80107b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107b6:	e140      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80107b8:	2380      	movs	r3, #128	@ 0x80
 80107ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107be:	e13c      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80107c0:	697b      	ldr	r3, [r7, #20]
 80107c2:	681b      	ldr	r3, [r3, #0]
 80107c4:	4a41      	ldr	r2, [pc, #260]	@ (80108cc <UART_SetConfig+0x640>)
 80107c6:	4293      	cmp	r3, r2
 80107c8:	f040 8082 	bne.w	80108d0 <UART_SetConfig+0x644>
 80107cc:	4b3c      	ldr	r3, [pc, #240]	@ (80108c0 <UART_SetConfig+0x634>)
 80107ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80107d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80107d4:	2b28      	cmp	r3, #40	@ 0x28
 80107d6:	d86d      	bhi.n	80108b4 <UART_SetConfig+0x628>
 80107d8:	a201      	add	r2, pc, #4	@ (adr r2, 80107e0 <UART_SetConfig+0x554>)
 80107da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107de:	bf00      	nop
 80107e0:	08010885 	.word	0x08010885
 80107e4:	080108b5 	.word	0x080108b5
 80107e8:	080108b5 	.word	0x080108b5
 80107ec:	080108b5 	.word	0x080108b5
 80107f0:	080108b5 	.word	0x080108b5
 80107f4:	080108b5 	.word	0x080108b5
 80107f8:	080108b5 	.word	0x080108b5
 80107fc:	080108b5 	.word	0x080108b5
 8010800:	0801088d 	.word	0x0801088d
 8010804:	080108b5 	.word	0x080108b5
 8010808:	080108b5 	.word	0x080108b5
 801080c:	080108b5 	.word	0x080108b5
 8010810:	080108b5 	.word	0x080108b5
 8010814:	080108b5 	.word	0x080108b5
 8010818:	080108b5 	.word	0x080108b5
 801081c:	080108b5 	.word	0x080108b5
 8010820:	08010895 	.word	0x08010895
 8010824:	080108b5 	.word	0x080108b5
 8010828:	080108b5 	.word	0x080108b5
 801082c:	080108b5 	.word	0x080108b5
 8010830:	080108b5 	.word	0x080108b5
 8010834:	080108b5 	.word	0x080108b5
 8010838:	080108b5 	.word	0x080108b5
 801083c:	080108b5 	.word	0x080108b5
 8010840:	0801089d 	.word	0x0801089d
 8010844:	080108b5 	.word	0x080108b5
 8010848:	080108b5 	.word	0x080108b5
 801084c:	080108b5 	.word	0x080108b5
 8010850:	080108b5 	.word	0x080108b5
 8010854:	080108b5 	.word	0x080108b5
 8010858:	080108b5 	.word	0x080108b5
 801085c:	080108b5 	.word	0x080108b5
 8010860:	080108a5 	.word	0x080108a5
 8010864:	080108b5 	.word	0x080108b5
 8010868:	080108b5 	.word	0x080108b5
 801086c:	080108b5 	.word	0x080108b5
 8010870:	080108b5 	.word	0x080108b5
 8010874:	080108b5 	.word	0x080108b5
 8010878:	080108b5 	.word	0x080108b5
 801087c:	080108b5 	.word	0x080108b5
 8010880:	080108ad 	.word	0x080108ad
 8010884:	2301      	movs	r3, #1
 8010886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801088a:	e0d6      	b.n	8010a3a <UART_SetConfig+0x7ae>
 801088c:	2304      	movs	r3, #4
 801088e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010892:	e0d2      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010894:	2308      	movs	r3, #8
 8010896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801089a:	e0ce      	b.n	8010a3a <UART_SetConfig+0x7ae>
 801089c:	2310      	movs	r3, #16
 801089e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108a2:	e0ca      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80108a4:	2320      	movs	r3, #32
 80108a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108aa:	e0c6      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80108ac:	2340      	movs	r3, #64	@ 0x40
 80108ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108b2:	e0c2      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80108b4:	2380      	movs	r3, #128	@ 0x80
 80108b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108ba:	e0be      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80108bc:	40011400 	.word	0x40011400
 80108c0:	58024400 	.word	0x58024400
 80108c4:	40007800 	.word	0x40007800
 80108c8:	40007c00 	.word	0x40007c00
 80108cc:	40011800 	.word	0x40011800
 80108d0:	697b      	ldr	r3, [r7, #20]
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	4aad      	ldr	r2, [pc, #692]	@ (8010b8c <UART_SetConfig+0x900>)
 80108d6:	4293      	cmp	r3, r2
 80108d8:	d176      	bne.n	80109c8 <UART_SetConfig+0x73c>
 80108da:	4bad      	ldr	r3, [pc, #692]	@ (8010b90 <UART_SetConfig+0x904>)
 80108dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80108e2:	2b28      	cmp	r3, #40	@ 0x28
 80108e4:	d86c      	bhi.n	80109c0 <UART_SetConfig+0x734>
 80108e6:	a201      	add	r2, pc, #4	@ (adr r2, 80108ec <UART_SetConfig+0x660>)
 80108e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108ec:	08010991 	.word	0x08010991
 80108f0:	080109c1 	.word	0x080109c1
 80108f4:	080109c1 	.word	0x080109c1
 80108f8:	080109c1 	.word	0x080109c1
 80108fc:	080109c1 	.word	0x080109c1
 8010900:	080109c1 	.word	0x080109c1
 8010904:	080109c1 	.word	0x080109c1
 8010908:	080109c1 	.word	0x080109c1
 801090c:	08010999 	.word	0x08010999
 8010910:	080109c1 	.word	0x080109c1
 8010914:	080109c1 	.word	0x080109c1
 8010918:	080109c1 	.word	0x080109c1
 801091c:	080109c1 	.word	0x080109c1
 8010920:	080109c1 	.word	0x080109c1
 8010924:	080109c1 	.word	0x080109c1
 8010928:	080109c1 	.word	0x080109c1
 801092c:	080109a1 	.word	0x080109a1
 8010930:	080109c1 	.word	0x080109c1
 8010934:	080109c1 	.word	0x080109c1
 8010938:	080109c1 	.word	0x080109c1
 801093c:	080109c1 	.word	0x080109c1
 8010940:	080109c1 	.word	0x080109c1
 8010944:	080109c1 	.word	0x080109c1
 8010948:	080109c1 	.word	0x080109c1
 801094c:	080109a9 	.word	0x080109a9
 8010950:	080109c1 	.word	0x080109c1
 8010954:	080109c1 	.word	0x080109c1
 8010958:	080109c1 	.word	0x080109c1
 801095c:	080109c1 	.word	0x080109c1
 8010960:	080109c1 	.word	0x080109c1
 8010964:	080109c1 	.word	0x080109c1
 8010968:	080109c1 	.word	0x080109c1
 801096c:	080109b1 	.word	0x080109b1
 8010970:	080109c1 	.word	0x080109c1
 8010974:	080109c1 	.word	0x080109c1
 8010978:	080109c1 	.word	0x080109c1
 801097c:	080109c1 	.word	0x080109c1
 8010980:	080109c1 	.word	0x080109c1
 8010984:	080109c1 	.word	0x080109c1
 8010988:	080109c1 	.word	0x080109c1
 801098c:	080109b9 	.word	0x080109b9
 8010990:	2301      	movs	r3, #1
 8010992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010996:	e050      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010998:	2304      	movs	r3, #4
 801099a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801099e:	e04c      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80109a0:	2308      	movs	r3, #8
 80109a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80109a6:	e048      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80109a8:	2310      	movs	r3, #16
 80109aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80109ae:	e044      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80109b0:	2320      	movs	r3, #32
 80109b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80109b6:	e040      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80109b8:	2340      	movs	r3, #64	@ 0x40
 80109ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80109be:	e03c      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80109c0:	2380      	movs	r3, #128	@ 0x80
 80109c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80109c6:	e038      	b.n	8010a3a <UART_SetConfig+0x7ae>
 80109c8:	697b      	ldr	r3, [r7, #20]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	4a71      	ldr	r2, [pc, #452]	@ (8010b94 <UART_SetConfig+0x908>)
 80109ce:	4293      	cmp	r3, r2
 80109d0:	d130      	bne.n	8010a34 <UART_SetConfig+0x7a8>
 80109d2:	4b6f      	ldr	r3, [pc, #444]	@ (8010b90 <UART_SetConfig+0x904>)
 80109d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80109d6:	f003 0307 	and.w	r3, r3, #7
 80109da:	2b05      	cmp	r3, #5
 80109dc:	d826      	bhi.n	8010a2c <UART_SetConfig+0x7a0>
 80109de:	a201      	add	r2, pc, #4	@ (adr r2, 80109e4 <UART_SetConfig+0x758>)
 80109e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109e4:	080109fd 	.word	0x080109fd
 80109e8:	08010a05 	.word	0x08010a05
 80109ec:	08010a0d 	.word	0x08010a0d
 80109f0:	08010a15 	.word	0x08010a15
 80109f4:	08010a1d 	.word	0x08010a1d
 80109f8:	08010a25 	.word	0x08010a25
 80109fc:	2302      	movs	r3, #2
 80109fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a02:	e01a      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010a04:	2304      	movs	r3, #4
 8010a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a0a:	e016      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010a0c:	2308      	movs	r3, #8
 8010a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a12:	e012      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010a14:	2310      	movs	r3, #16
 8010a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a1a:	e00e      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010a1c:	2320      	movs	r3, #32
 8010a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a22:	e00a      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010a24:	2340      	movs	r3, #64	@ 0x40
 8010a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a2a:	e006      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010a2c:	2380      	movs	r3, #128	@ 0x80
 8010a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010a32:	e002      	b.n	8010a3a <UART_SetConfig+0x7ae>
 8010a34:	2380      	movs	r3, #128	@ 0x80
 8010a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010a3a:	697b      	ldr	r3, [r7, #20]
 8010a3c:	681b      	ldr	r3, [r3, #0]
 8010a3e:	4a55      	ldr	r2, [pc, #340]	@ (8010b94 <UART_SetConfig+0x908>)
 8010a40:	4293      	cmp	r3, r2
 8010a42:	f040 80f8 	bne.w	8010c36 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010a46:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010a4a:	2b20      	cmp	r3, #32
 8010a4c:	dc46      	bgt.n	8010adc <UART_SetConfig+0x850>
 8010a4e:	2b02      	cmp	r3, #2
 8010a50:	db75      	blt.n	8010b3e <UART_SetConfig+0x8b2>
 8010a52:	3b02      	subs	r3, #2
 8010a54:	2b1e      	cmp	r3, #30
 8010a56:	d872      	bhi.n	8010b3e <UART_SetConfig+0x8b2>
 8010a58:	a201      	add	r2, pc, #4	@ (adr r2, 8010a60 <UART_SetConfig+0x7d4>)
 8010a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a5e:	bf00      	nop
 8010a60:	08010ae3 	.word	0x08010ae3
 8010a64:	08010b3f 	.word	0x08010b3f
 8010a68:	08010aeb 	.word	0x08010aeb
 8010a6c:	08010b3f 	.word	0x08010b3f
 8010a70:	08010b3f 	.word	0x08010b3f
 8010a74:	08010b3f 	.word	0x08010b3f
 8010a78:	08010afb 	.word	0x08010afb
 8010a7c:	08010b3f 	.word	0x08010b3f
 8010a80:	08010b3f 	.word	0x08010b3f
 8010a84:	08010b3f 	.word	0x08010b3f
 8010a88:	08010b3f 	.word	0x08010b3f
 8010a8c:	08010b3f 	.word	0x08010b3f
 8010a90:	08010b3f 	.word	0x08010b3f
 8010a94:	08010b3f 	.word	0x08010b3f
 8010a98:	08010b0b 	.word	0x08010b0b
 8010a9c:	08010b3f 	.word	0x08010b3f
 8010aa0:	08010b3f 	.word	0x08010b3f
 8010aa4:	08010b3f 	.word	0x08010b3f
 8010aa8:	08010b3f 	.word	0x08010b3f
 8010aac:	08010b3f 	.word	0x08010b3f
 8010ab0:	08010b3f 	.word	0x08010b3f
 8010ab4:	08010b3f 	.word	0x08010b3f
 8010ab8:	08010b3f 	.word	0x08010b3f
 8010abc:	08010b3f 	.word	0x08010b3f
 8010ac0:	08010b3f 	.word	0x08010b3f
 8010ac4:	08010b3f 	.word	0x08010b3f
 8010ac8:	08010b3f 	.word	0x08010b3f
 8010acc:	08010b3f 	.word	0x08010b3f
 8010ad0:	08010b3f 	.word	0x08010b3f
 8010ad4:	08010b3f 	.word	0x08010b3f
 8010ad8:	08010b31 	.word	0x08010b31
 8010adc:	2b40      	cmp	r3, #64	@ 0x40
 8010ade:	d02a      	beq.n	8010b36 <UART_SetConfig+0x8aa>
 8010ae0:	e02d      	b.n	8010b3e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010ae2:	f7fb fc8f 	bl	800c404 <HAL_RCCEx_GetD3PCLK1Freq>
 8010ae6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010ae8:	e02f      	b.n	8010b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010aea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010aee:	4618      	mov	r0, r3
 8010af0:	f7fb fc9e 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010af8:	e027      	b.n	8010b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010afa:	f107 0318 	add.w	r3, r7, #24
 8010afe:	4618      	mov	r0, r3
 8010b00:	f7fb fdea 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010b04:	69fb      	ldr	r3, [r7, #28]
 8010b06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b08:	e01f      	b.n	8010b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010b0a:	4b21      	ldr	r3, [pc, #132]	@ (8010b90 <UART_SetConfig+0x904>)
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	f003 0320 	and.w	r3, r3, #32
 8010b12:	2b00      	cmp	r3, #0
 8010b14:	d009      	beq.n	8010b2a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010b16:	4b1e      	ldr	r3, [pc, #120]	@ (8010b90 <UART_SetConfig+0x904>)
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	08db      	lsrs	r3, r3, #3
 8010b1c:	f003 0303 	and.w	r3, r3, #3
 8010b20:	4a1d      	ldr	r2, [pc, #116]	@ (8010b98 <UART_SetConfig+0x90c>)
 8010b22:	fa22 f303 	lsr.w	r3, r2, r3
 8010b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010b28:	e00f      	b.n	8010b4a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8010b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8010b98 <UART_SetConfig+0x90c>)
 8010b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b2e:	e00c      	b.n	8010b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010b30:	4b1a      	ldr	r3, [pc, #104]	@ (8010b9c <UART_SetConfig+0x910>)
 8010b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b34:	e009      	b.n	8010b4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b3c:	e005      	b.n	8010b4a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8010b3e:	2300      	movs	r3, #0
 8010b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010b42:	2301      	movs	r3, #1
 8010b44:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010b48:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	f000 81ee 	beq.w	8010f2e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010b52:	697b      	ldr	r3, [r7, #20]
 8010b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b56:	4a12      	ldr	r2, [pc, #72]	@ (8010ba0 <UART_SetConfig+0x914>)
 8010b58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010b5c:	461a      	mov	r2, r3
 8010b5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010b60:	fbb3 f3f2 	udiv	r3, r3, r2
 8010b64:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010b66:	697b      	ldr	r3, [r7, #20]
 8010b68:	685a      	ldr	r2, [r3, #4]
 8010b6a:	4613      	mov	r3, r2
 8010b6c:	005b      	lsls	r3, r3, #1
 8010b6e:	4413      	add	r3, r2
 8010b70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b72:	429a      	cmp	r2, r3
 8010b74:	d305      	bcc.n	8010b82 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010b76:	697b      	ldr	r3, [r7, #20]
 8010b78:	685b      	ldr	r3, [r3, #4]
 8010b7a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010b7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010b7e:	429a      	cmp	r2, r3
 8010b80:	d910      	bls.n	8010ba4 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8010b82:	2301      	movs	r3, #1
 8010b84:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010b88:	e1d1      	b.n	8010f2e <UART_SetConfig+0xca2>
 8010b8a:	bf00      	nop
 8010b8c:	40011c00 	.word	0x40011c00
 8010b90:	58024400 	.word	0x58024400
 8010b94:	58000c00 	.word	0x58000c00
 8010b98:	03d09000 	.word	0x03d09000
 8010b9c:	003d0900 	.word	0x003d0900
 8010ba0:	08018b24 	.word	0x08018b24
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010ba4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ba6:	2200      	movs	r2, #0
 8010ba8:	60bb      	str	r3, [r7, #8]
 8010baa:	60fa      	str	r2, [r7, #12]
 8010bac:	697b      	ldr	r3, [r7, #20]
 8010bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bb0:	4ac0      	ldr	r2, [pc, #768]	@ (8010eb4 <UART_SetConfig+0xc28>)
 8010bb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010bb6:	b29b      	uxth	r3, r3
 8010bb8:	2200      	movs	r2, #0
 8010bba:	603b      	str	r3, [r7, #0]
 8010bbc:	607a      	str	r2, [r7, #4]
 8010bbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010bc2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010bc6:	f7ef fdb7 	bl	8000738 <__aeabi_uldivmod>
 8010bca:	4602      	mov	r2, r0
 8010bcc:	460b      	mov	r3, r1
 8010bce:	4610      	mov	r0, r2
 8010bd0:	4619      	mov	r1, r3
 8010bd2:	f04f 0200 	mov.w	r2, #0
 8010bd6:	f04f 0300 	mov.w	r3, #0
 8010bda:	020b      	lsls	r3, r1, #8
 8010bdc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010be0:	0202      	lsls	r2, r0, #8
 8010be2:	6979      	ldr	r1, [r7, #20]
 8010be4:	6849      	ldr	r1, [r1, #4]
 8010be6:	0849      	lsrs	r1, r1, #1
 8010be8:	2000      	movs	r0, #0
 8010bea:	460c      	mov	r4, r1
 8010bec:	4605      	mov	r5, r0
 8010bee:	eb12 0804 	adds.w	r8, r2, r4
 8010bf2:	eb43 0905 	adc.w	r9, r3, r5
 8010bf6:	697b      	ldr	r3, [r7, #20]
 8010bf8:	685b      	ldr	r3, [r3, #4]
 8010bfa:	2200      	movs	r2, #0
 8010bfc:	469a      	mov	sl, r3
 8010bfe:	4693      	mov	fp, r2
 8010c00:	4652      	mov	r2, sl
 8010c02:	465b      	mov	r3, fp
 8010c04:	4640      	mov	r0, r8
 8010c06:	4649      	mov	r1, r9
 8010c08:	f7ef fd96 	bl	8000738 <__aeabi_uldivmod>
 8010c0c:	4602      	mov	r2, r0
 8010c0e:	460b      	mov	r3, r1
 8010c10:	4613      	mov	r3, r2
 8010c12:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010c14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010c1a:	d308      	bcc.n	8010c2e <UART_SetConfig+0x9a2>
 8010c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010c22:	d204      	bcs.n	8010c2e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8010c24:	697b      	ldr	r3, [r7, #20]
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010c2a:	60da      	str	r2, [r3, #12]
 8010c2c:	e17f      	b.n	8010f2e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8010c2e:	2301      	movs	r3, #1
 8010c30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010c34:	e17b      	b.n	8010f2e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010c36:	697b      	ldr	r3, [r7, #20]
 8010c38:	69db      	ldr	r3, [r3, #28]
 8010c3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010c3e:	f040 80bd 	bne.w	8010dbc <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8010c42:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010c46:	2b20      	cmp	r3, #32
 8010c48:	dc48      	bgt.n	8010cdc <UART_SetConfig+0xa50>
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	db7b      	blt.n	8010d46 <UART_SetConfig+0xaba>
 8010c4e:	2b20      	cmp	r3, #32
 8010c50:	d879      	bhi.n	8010d46 <UART_SetConfig+0xaba>
 8010c52:	a201      	add	r2, pc, #4	@ (adr r2, 8010c58 <UART_SetConfig+0x9cc>)
 8010c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c58:	08010ce3 	.word	0x08010ce3
 8010c5c:	08010ceb 	.word	0x08010ceb
 8010c60:	08010d47 	.word	0x08010d47
 8010c64:	08010d47 	.word	0x08010d47
 8010c68:	08010cf3 	.word	0x08010cf3
 8010c6c:	08010d47 	.word	0x08010d47
 8010c70:	08010d47 	.word	0x08010d47
 8010c74:	08010d47 	.word	0x08010d47
 8010c78:	08010d03 	.word	0x08010d03
 8010c7c:	08010d47 	.word	0x08010d47
 8010c80:	08010d47 	.word	0x08010d47
 8010c84:	08010d47 	.word	0x08010d47
 8010c88:	08010d47 	.word	0x08010d47
 8010c8c:	08010d47 	.word	0x08010d47
 8010c90:	08010d47 	.word	0x08010d47
 8010c94:	08010d47 	.word	0x08010d47
 8010c98:	08010d13 	.word	0x08010d13
 8010c9c:	08010d47 	.word	0x08010d47
 8010ca0:	08010d47 	.word	0x08010d47
 8010ca4:	08010d47 	.word	0x08010d47
 8010ca8:	08010d47 	.word	0x08010d47
 8010cac:	08010d47 	.word	0x08010d47
 8010cb0:	08010d47 	.word	0x08010d47
 8010cb4:	08010d47 	.word	0x08010d47
 8010cb8:	08010d47 	.word	0x08010d47
 8010cbc:	08010d47 	.word	0x08010d47
 8010cc0:	08010d47 	.word	0x08010d47
 8010cc4:	08010d47 	.word	0x08010d47
 8010cc8:	08010d47 	.word	0x08010d47
 8010ccc:	08010d47 	.word	0x08010d47
 8010cd0:	08010d47 	.word	0x08010d47
 8010cd4:	08010d47 	.word	0x08010d47
 8010cd8:	08010d39 	.word	0x08010d39
 8010cdc:	2b40      	cmp	r3, #64	@ 0x40
 8010cde:	d02e      	beq.n	8010d3e <UART_SetConfig+0xab2>
 8010ce0:	e031      	b.n	8010d46 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010ce2:	f7f9 fcf1 	bl	800a6c8 <HAL_RCC_GetPCLK1Freq>
 8010ce6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010ce8:	e033      	b.n	8010d52 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010cea:	f7f9 fd03 	bl	800a6f4 <HAL_RCC_GetPCLK2Freq>
 8010cee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010cf0:	e02f      	b.n	8010d52 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010cf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	f7fb fb9a 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d00:	e027      	b.n	8010d52 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010d02:	f107 0318 	add.w	r3, r7, #24
 8010d06:	4618      	mov	r0, r3
 8010d08:	f7fb fce6 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010d0c:	69fb      	ldr	r3, [r7, #28]
 8010d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d10:	e01f      	b.n	8010d52 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010d12:	4b69      	ldr	r3, [pc, #420]	@ (8010eb8 <UART_SetConfig+0xc2c>)
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	f003 0320 	and.w	r3, r3, #32
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d009      	beq.n	8010d32 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010d1e:	4b66      	ldr	r3, [pc, #408]	@ (8010eb8 <UART_SetConfig+0xc2c>)
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	08db      	lsrs	r3, r3, #3
 8010d24:	f003 0303 	and.w	r3, r3, #3
 8010d28:	4a64      	ldr	r2, [pc, #400]	@ (8010ebc <UART_SetConfig+0xc30>)
 8010d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8010d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010d30:	e00f      	b.n	8010d52 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8010d32:	4b62      	ldr	r3, [pc, #392]	@ (8010ebc <UART_SetConfig+0xc30>)
 8010d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d36:	e00c      	b.n	8010d52 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010d38:	4b61      	ldr	r3, [pc, #388]	@ (8010ec0 <UART_SetConfig+0xc34>)
 8010d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d3c:	e009      	b.n	8010d52 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010d3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d44:	e005      	b.n	8010d52 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8010d46:	2300      	movs	r3, #0
 8010d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010d4a:	2301      	movs	r3, #1
 8010d4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010d50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	f000 80ea 	beq.w	8010f2e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010d5a:	697b      	ldr	r3, [r7, #20]
 8010d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d5e:	4a55      	ldr	r2, [pc, #340]	@ (8010eb4 <UART_SetConfig+0xc28>)
 8010d60:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d64:	461a      	mov	r2, r3
 8010d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d68:	fbb3 f3f2 	udiv	r3, r3, r2
 8010d6c:	005a      	lsls	r2, r3, #1
 8010d6e:	697b      	ldr	r3, [r7, #20]
 8010d70:	685b      	ldr	r3, [r3, #4]
 8010d72:	085b      	lsrs	r3, r3, #1
 8010d74:	441a      	add	r2, r3
 8010d76:	697b      	ldr	r3, [r7, #20]
 8010d78:	685b      	ldr	r3, [r3, #4]
 8010d7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d7e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d82:	2b0f      	cmp	r3, #15
 8010d84:	d916      	bls.n	8010db4 <UART_SetConfig+0xb28>
 8010d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010d8c:	d212      	bcs.n	8010db4 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d90:	b29b      	uxth	r3, r3
 8010d92:	f023 030f 	bic.w	r3, r3, #15
 8010d96:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d9a:	085b      	lsrs	r3, r3, #1
 8010d9c:	b29b      	uxth	r3, r3
 8010d9e:	f003 0307 	and.w	r3, r3, #7
 8010da2:	b29a      	uxth	r2, r3
 8010da4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010da6:	4313      	orrs	r3, r2
 8010da8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8010daa:	697b      	ldr	r3, [r7, #20]
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010db0:	60da      	str	r2, [r3, #12]
 8010db2:	e0bc      	b.n	8010f2e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8010db4:	2301      	movs	r3, #1
 8010db6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010dba:	e0b8      	b.n	8010f2e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010dbc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010dc0:	2b20      	cmp	r3, #32
 8010dc2:	dc4b      	bgt.n	8010e5c <UART_SetConfig+0xbd0>
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	f2c0 8087 	blt.w	8010ed8 <UART_SetConfig+0xc4c>
 8010dca:	2b20      	cmp	r3, #32
 8010dcc:	f200 8084 	bhi.w	8010ed8 <UART_SetConfig+0xc4c>
 8010dd0:	a201      	add	r2, pc, #4	@ (adr r2, 8010dd8 <UART_SetConfig+0xb4c>)
 8010dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dd6:	bf00      	nop
 8010dd8:	08010e63 	.word	0x08010e63
 8010ddc:	08010e6b 	.word	0x08010e6b
 8010de0:	08010ed9 	.word	0x08010ed9
 8010de4:	08010ed9 	.word	0x08010ed9
 8010de8:	08010e73 	.word	0x08010e73
 8010dec:	08010ed9 	.word	0x08010ed9
 8010df0:	08010ed9 	.word	0x08010ed9
 8010df4:	08010ed9 	.word	0x08010ed9
 8010df8:	08010e83 	.word	0x08010e83
 8010dfc:	08010ed9 	.word	0x08010ed9
 8010e00:	08010ed9 	.word	0x08010ed9
 8010e04:	08010ed9 	.word	0x08010ed9
 8010e08:	08010ed9 	.word	0x08010ed9
 8010e0c:	08010ed9 	.word	0x08010ed9
 8010e10:	08010ed9 	.word	0x08010ed9
 8010e14:	08010ed9 	.word	0x08010ed9
 8010e18:	08010e93 	.word	0x08010e93
 8010e1c:	08010ed9 	.word	0x08010ed9
 8010e20:	08010ed9 	.word	0x08010ed9
 8010e24:	08010ed9 	.word	0x08010ed9
 8010e28:	08010ed9 	.word	0x08010ed9
 8010e2c:	08010ed9 	.word	0x08010ed9
 8010e30:	08010ed9 	.word	0x08010ed9
 8010e34:	08010ed9 	.word	0x08010ed9
 8010e38:	08010ed9 	.word	0x08010ed9
 8010e3c:	08010ed9 	.word	0x08010ed9
 8010e40:	08010ed9 	.word	0x08010ed9
 8010e44:	08010ed9 	.word	0x08010ed9
 8010e48:	08010ed9 	.word	0x08010ed9
 8010e4c:	08010ed9 	.word	0x08010ed9
 8010e50:	08010ed9 	.word	0x08010ed9
 8010e54:	08010ed9 	.word	0x08010ed9
 8010e58:	08010ecb 	.word	0x08010ecb
 8010e5c:	2b40      	cmp	r3, #64	@ 0x40
 8010e5e:	d037      	beq.n	8010ed0 <UART_SetConfig+0xc44>
 8010e60:	e03a      	b.n	8010ed8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010e62:	f7f9 fc31 	bl	800a6c8 <HAL_RCC_GetPCLK1Freq>
 8010e66:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010e68:	e03c      	b.n	8010ee4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010e6a:	f7f9 fc43 	bl	800a6f4 <HAL_RCC_GetPCLK2Freq>
 8010e6e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010e70:	e038      	b.n	8010ee4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010e72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010e76:	4618      	mov	r0, r3
 8010e78:	f7fb fada 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e80:	e030      	b.n	8010ee4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010e82:	f107 0318 	add.w	r3, r7, #24
 8010e86:	4618      	mov	r0, r3
 8010e88:	f7fb fc26 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010e8c:	69fb      	ldr	r3, [r7, #28]
 8010e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010e90:	e028      	b.n	8010ee4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010e92:	4b09      	ldr	r3, [pc, #36]	@ (8010eb8 <UART_SetConfig+0xc2c>)
 8010e94:	681b      	ldr	r3, [r3, #0]
 8010e96:	f003 0320 	and.w	r3, r3, #32
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d012      	beq.n	8010ec4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010e9e:	4b06      	ldr	r3, [pc, #24]	@ (8010eb8 <UART_SetConfig+0xc2c>)
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	08db      	lsrs	r3, r3, #3
 8010ea4:	f003 0303 	and.w	r3, r3, #3
 8010ea8:	4a04      	ldr	r2, [pc, #16]	@ (8010ebc <UART_SetConfig+0xc30>)
 8010eaa:	fa22 f303 	lsr.w	r3, r2, r3
 8010eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010eb0:	e018      	b.n	8010ee4 <UART_SetConfig+0xc58>
 8010eb2:	bf00      	nop
 8010eb4:	08018b24 	.word	0x08018b24
 8010eb8:	58024400 	.word	0x58024400
 8010ebc:	03d09000 	.word	0x03d09000
 8010ec0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8010ec4:	4b24      	ldr	r3, [pc, #144]	@ (8010f58 <UART_SetConfig+0xccc>)
 8010ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ec8:	e00c      	b.n	8010ee4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010eca:	4b24      	ldr	r3, [pc, #144]	@ (8010f5c <UART_SetConfig+0xcd0>)
 8010ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ece:	e009      	b.n	8010ee4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010ed0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010ed6:	e005      	b.n	8010ee4 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8010ed8:	2300      	movs	r3, #0
 8010eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010edc:	2301      	movs	r3, #1
 8010ede:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010ee2:	bf00      	nop
    }

    if (pclk != 0U)
 8010ee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d021      	beq.n	8010f2e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010eea:	697b      	ldr	r3, [r7, #20]
 8010eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010eee:	4a1c      	ldr	r2, [pc, #112]	@ (8010f60 <UART_SetConfig+0xcd4>)
 8010ef0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010ef4:	461a      	mov	r2, r3
 8010ef6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ef8:	fbb3 f2f2 	udiv	r2, r3, r2
 8010efc:	697b      	ldr	r3, [r7, #20]
 8010efe:	685b      	ldr	r3, [r3, #4]
 8010f00:	085b      	lsrs	r3, r3, #1
 8010f02:	441a      	add	r2, r3
 8010f04:	697b      	ldr	r3, [r7, #20]
 8010f06:	685b      	ldr	r3, [r3, #4]
 8010f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8010f0c:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f10:	2b0f      	cmp	r3, #15
 8010f12:	d909      	bls.n	8010f28 <UART_SetConfig+0xc9c>
 8010f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010f1a:	d205      	bcs.n	8010f28 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f1e:	b29a      	uxth	r2, r3
 8010f20:	697b      	ldr	r3, [r7, #20]
 8010f22:	681b      	ldr	r3, [r3, #0]
 8010f24:	60da      	str	r2, [r3, #12]
 8010f26:	e002      	b.n	8010f2e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8010f28:	2301      	movs	r3, #1
 8010f2a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010f2e:	697b      	ldr	r3, [r7, #20]
 8010f30:	2201      	movs	r2, #1
 8010f32:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010f36:	697b      	ldr	r3, [r7, #20]
 8010f38:	2201      	movs	r2, #1
 8010f3a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010f3e:	697b      	ldr	r3, [r7, #20]
 8010f40:	2200      	movs	r2, #0
 8010f42:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010f44:	697b      	ldr	r3, [r7, #20]
 8010f46:	2200      	movs	r2, #0
 8010f48:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010f4a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8010f4e:	4618      	mov	r0, r3
 8010f50:	3748      	adds	r7, #72	@ 0x48
 8010f52:	46bd      	mov	sp, r7
 8010f54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010f58:	03d09000 	.word	0x03d09000
 8010f5c:	003d0900 	.word	0x003d0900
 8010f60:	08018b24 	.word	0x08018b24

08010f64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010f64:	b480      	push	{r7}
 8010f66:	b083      	sub	sp, #12
 8010f68:	af00      	add	r7, sp, #0
 8010f6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f70:	f003 0308 	and.w	r3, r3, #8
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d00a      	beq.n	8010f8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	681b      	ldr	r3, [r3, #0]
 8010f7c:	685b      	ldr	r3, [r3, #4]
 8010f7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010f82:	687b      	ldr	r3, [r7, #4]
 8010f84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	430a      	orrs	r2, r1
 8010f8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010f92:	f003 0301 	and.w	r3, r3, #1
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d00a      	beq.n	8010fb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	685b      	ldr	r3, [r3, #4]
 8010fa0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010fa4:	687b      	ldr	r3, [r7, #4]
 8010fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	430a      	orrs	r2, r1
 8010fae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fb4:	f003 0302 	and.w	r3, r3, #2
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d00a      	beq.n	8010fd2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	685b      	ldr	r3, [r3, #4]
 8010fc2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	430a      	orrs	r2, r1
 8010fd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010fd6:	f003 0304 	and.w	r3, r3, #4
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d00a      	beq.n	8010ff4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	685b      	ldr	r3, [r3, #4]
 8010fe4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	430a      	orrs	r2, r1
 8010ff2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ff8:	f003 0310 	and.w	r3, r3, #16
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d00a      	beq.n	8011016 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	681b      	ldr	r3, [r3, #0]
 8011004:	689b      	ldr	r3, [r3, #8]
 8011006:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	430a      	orrs	r2, r1
 8011014:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801101a:	f003 0320 	and.w	r3, r3, #32
 801101e:	2b00      	cmp	r3, #0
 8011020:	d00a      	beq.n	8011038 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	689b      	ldr	r3, [r3, #8]
 8011028:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011030:	687b      	ldr	r3, [r7, #4]
 8011032:	681b      	ldr	r3, [r3, #0]
 8011034:	430a      	orrs	r2, r1
 8011036:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801103c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011040:	2b00      	cmp	r3, #0
 8011042:	d01a      	beq.n	801107a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	681b      	ldr	r3, [r3, #0]
 8011048:	685b      	ldr	r3, [r3, #4]
 801104a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	430a      	orrs	r2, r1
 8011058:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801105e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8011062:	d10a      	bne.n	801107a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	685b      	ldr	r3, [r3, #4]
 801106a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	430a      	orrs	r2, r1
 8011078:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801107e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011082:	2b00      	cmp	r3, #0
 8011084:	d00a      	beq.n	801109c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	685b      	ldr	r3, [r3, #4]
 801108c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	430a      	orrs	r2, r1
 801109a:	605a      	str	r2, [r3, #4]
  }
}
 801109c:	bf00      	nop
 801109e:	370c      	adds	r7, #12
 80110a0:	46bd      	mov	sp, r7
 80110a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a6:	4770      	bx	lr

080110a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	b098      	sub	sp, #96	@ 0x60
 80110ac:	af02      	add	r7, sp, #8
 80110ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	2200      	movs	r2, #0
 80110b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80110b8:	f7f6 fcb4 	bl	8007a24 <HAL_GetTick>
 80110bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	f003 0308 	and.w	r3, r3, #8
 80110c8:	2b08      	cmp	r3, #8
 80110ca:	d12f      	bne.n	801112c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80110cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80110d0:	9300      	str	r3, [sp, #0]
 80110d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80110d4:	2200      	movs	r2, #0
 80110d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80110da:	6878      	ldr	r0, [r7, #4]
 80110dc:	f000 f88e 	bl	80111fc <UART_WaitOnFlagUntilTimeout>
 80110e0:	4603      	mov	r3, r0
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	d022      	beq.n	801112c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110ee:	e853 3f00 	ldrex	r3, [r3]
 80110f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80110f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80110fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	461a      	mov	r2, r3
 8011102:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011104:	647b      	str	r3, [r7, #68]	@ 0x44
 8011106:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011108:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801110a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801110c:	e841 2300 	strex	r3, r2, [r1]
 8011110:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011114:	2b00      	cmp	r3, #0
 8011116:	d1e6      	bne.n	80110e6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	2220      	movs	r2, #32
 801111c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	2200      	movs	r2, #0
 8011124:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011128:	2303      	movs	r3, #3
 801112a:	e063      	b.n	80111f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801112c:	687b      	ldr	r3, [r7, #4]
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	f003 0304 	and.w	r3, r3, #4
 8011136:	2b04      	cmp	r3, #4
 8011138:	d149      	bne.n	80111ce <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801113a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801113e:	9300      	str	r3, [sp, #0]
 8011140:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011142:	2200      	movs	r2, #0
 8011144:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8011148:	6878      	ldr	r0, [r7, #4]
 801114a:	f000 f857 	bl	80111fc <UART_WaitOnFlagUntilTimeout>
 801114e:	4603      	mov	r3, r0
 8011150:	2b00      	cmp	r3, #0
 8011152:	d03c      	beq.n	80111ce <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801115a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801115c:	e853 3f00 	ldrex	r3, [r3]
 8011160:	623b      	str	r3, [r7, #32]
   return(result);
 8011162:	6a3b      	ldr	r3, [r7, #32]
 8011164:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011168:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	461a      	mov	r2, r3
 8011170:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011172:	633b      	str	r3, [r7, #48]	@ 0x30
 8011174:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011176:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011178:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801117a:	e841 2300 	strex	r3, r2, [r1]
 801117e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011182:	2b00      	cmp	r3, #0
 8011184:	d1e6      	bne.n	8011154 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	3308      	adds	r3, #8
 801118c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801118e:	693b      	ldr	r3, [r7, #16]
 8011190:	e853 3f00 	ldrex	r3, [r3]
 8011194:	60fb      	str	r3, [r7, #12]
   return(result);
 8011196:	68fb      	ldr	r3, [r7, #12]
 8011198:	f023 0301 	bic.w	r3, r3, #1
 801119c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	681b      	ldr	r3, [r3, #0]
 80111a2:	3308      	adds	r3, #8
 80111a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80111a6:	61fa      	str	r2, [r7, #28]
 80111a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111aa:	69b9      	ldr	r1, [r7, #24]
 80111ac:	69fa      	ldr	r2, [r7, #28]
 80111ae:	e841 2300 	strex	r3, r2, [r1]
 80111b2:	617b      	str	r3, [r7, #20]
   return(result);
 80111b4:	697b      	ldr	r3, [r7, #20]
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d1e5      	bne.n	8011186 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	2220      	movs	r2, #32
 80111be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	2200      	movs	r2, #0
 80111c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80111ca:	2303      	movs	r3, #3
 80111cc:	e012      	b.n	80111f4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	2220      	movs	r2, #32
 80111d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	2220      	movs	r2, #32
 80111da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	2200      	movs	r2, #0
 80111e2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	2200      	movs	r2, #0
 80111e8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	2200      	movs	r2, #0
 80111ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80111f2:	2300      	movs	r3, #0
}
 80111f4:	4618      	mov	r0, r3
 80111f6:	3758      	adds	r7, #88	@ 0x58
 80111f8:	46bd      	mov	sp, r7
 80111fa:	bd80      	pop	{r7, pc}

080111fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80111fc:	b580      	push	{r7, lr}
 80111fe:	b084      	sub	sp, #16
 8011200:	af00      	add	r7, sp, #0
 8011202:	60f8      	str	r0, [r7, #12]
 8011204:	60b9      	str	r1, [r7, #8]
 8011206:	603b      	str	r3, [r7, #0]
 8011208:	4613      	mov	r3, r2
 801120a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801120c:	e04f      	b.n	80112ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801120e:	69bb      	ldr	r3, [r7, #24]
 8011210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011214:	d04b      	beq.n	80112ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011216:	f7f6 fc05 	bl	8007a24 <HAL_GetTick>
 801121a:	4602      	mov	r2, r0
 801121c:	683b      	ldr	r3, [r7, #0]
 801121e:	1ad3      	subs	r3, r2, r3
 8011220:	69ba      	ldr	r2, [r7, #24]
 8011222:	429a      	cmp	r2, r3
 8011224:	d302      	bcc.n	801122c <UART_WaitOnFlagUntilTimeout+0x30>
 8011226:	69bb      	ldr	r3, [r7, #24]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d101      	bne.n	8011230 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801122c:	2303      	movs	r3, #3
 801122e:	e04e      	b.n	80112ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	f003 0304 	and.w	r3, r3, #4
 801123a:	2b00      	cmp	r3, #0
 801123c:	d037      	beq.n	80112ae <UART_WaitOnFlagUntilTimeout+0xb2>
 801123e:	68bb      	ldr	r3, [r7, #8]
 8011240:	2b80      	cmp	r3, #128	@ 0x80
 8011242:	d034      	beq.n	80112ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8011244:	68bb      	ldr	r3, [r7, #8]
 8011246:	2b40      	cmp	r3, #64	@ 0x40
 8011248:	d031      	beq.n	80112ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	69db      	ldr	r3, [r3, #28]
 8011250:	f003 0308 	and.w	r3, r3, #8
 8011254:	2b08      	cmp	r3, #8
 8011256:	d110      	bne.n	801127a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	2208      	movs	r2, #8
 801125e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011260:	68f8      	ldr	r0, [r7, #12]
 8011262:	f000 f95b 	bl	801151c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011266:	68fb      	ldr	r3, [r7, #12]
 8011268:	2208      	movs	r2, #8
 801126a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	2200      	movs	r2, #0
 8011272:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8011276:	2301      	movs	r3, #1
 8011278:	e029      	b.n	80112ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	69db      	ldr	r3, [r3, #28]
 8011280:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011284:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011288:	d111      	bne.n	80112ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011292:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011294:	68f8      	ldr	r0, [r7, #12]
 8011296:	f000 f941 	bl	801151c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801129a:	68fb      	ldr	r3, [r7, #12]
 801129c:	2220      	movs	r2, #32
 801129e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	2200      	movs	r2, #0
 80112a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80112aa:	2303      	movs	r3, #3
 80112ac:	e00f      	b.n	80112ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	681b      	ldr	r3, [r3, #0]
 80112b2:	69da      	ldr	r2, [r3, #28]
 80112b4:	68bb      	ldr	r3, [r7, #8]
 80112b6:	4013      	ands	r3, r2
 80112b8:	68ba      	ldr	r2, [r7, #8]
 80112ba:	429a      	cmp	r2, r3
 80112bc:	bf0c      	ite	eq
 80112be:	2301      	moveq	r3, #1
 80112c0:	2300      	movne	r3, #0
 80112c2:	b2db      	uxtb	r3, r3
 80112c4:	461a      	mov	r2, r3
 80112c6:	79fb      	ldrb	r3, [r7, #7]
 80112c8:	429a      	cmp	r2, r3
 80112ca:	d0a0      	beq.n	801120e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80112cc:	2300      	movs	r3, #0
}
 80112ce:	4618      	mov	r0, r3
 80112d0:	3710      	adds	r7, #16
 80112d2:	46bd      	mov	sp, r7
 80112d4:	bd80      	pop	{r7, pc}
	...

080112d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80112d8:	b480      	push	{r7}
 80112da:	b0a3      	sub	sp, #140	@ 0x8c
 80112dc:	af00      	add	r7, sp, #0
 80112de:	60f8      	str	r0, [r7, #12]
 80112e0:	60b9      	str	r1, [r7, #8]
 80112e2:	4613      	mov	r3, r2
 80112e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	68ba      	ldr	r2, [r7, #8]
 80112ea:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80112ec:	68fb      	ldr	r3, [r7, #12]
 80112ee:	88fa      	ldrh	r2, [r7, #6]
 80112f0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	88fa      	ldrh	r2, [r7, #6]
 80112f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	2200      	movs	r2, #0
 8011300:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	689b      	ldr	r3, [r3, #8]
 8011306:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801130a:	d10e      	bne.n	801132a <UART_Start_Receive_IT+0x52>
 801130c:	68fb      	ldr	r3, [r7, #12]
 801130e:	691b      	ldr	r3, [r3, #16]
 8011310:	2b00      	cmp	r3, #0
 8011312:	d105      	bne.n	8011320 <UART_Start_Receive_IT+0x48>
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	f240 12ff 	movw	r2, #511	@ 0x1ff
 801131a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801131e:	e02d      	b.n	801137c <UART_Start_Receive_IT+0xa4>
 8011320:	68fb      	ldr	r3, [r7, #12]
 8011322:	22ff      	movs	r2, #255	@ 0xff
 8011324:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011328:	e028      	b.n	801137c <UART_Start_Receive_IT+0xa4>
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	689b      	ldr	r3, [r3, #8]
 801132e:	2b00      	cmp	r3, #0
 8011330:	d10d      	bne.n	801134e <UART_Start_Receive_IT+0x76>
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	691b      	ldr	r3, [r3, #16]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d104      	bne.n	8011344 <UART_Start_Receive_IT+0x6c>
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	22ff      	movs	r2, #255	@ 0xff
 801133e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011342:	e01b      	b.n	801137c <UART_Start_Receive_IT+0xa4>
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	227f      	movs	r2, #127	@ 0x7f
 8011348:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801134c:	e016      	b.n	801137c <UART_Start_Receive_IT+0xa4>
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	689b      	ldr	r3, [r3, #8]
 8011352:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011356:	d10d      	bne.n	8011374 <UART_Start_Receive_IT+0x9c>
 8011358:	68fb      	ldr	r3, [r7, #12]
 801135a:	691b      	ldr	r3, [r3, #16]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d104      	bne.n	801136a <UART_Start_Receive_IT+0x92>
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	227f      	movs	r2, #127	@ 0x7f
 8011364:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011368:	e008      	b.n	801137c <UART_Start_Receive_IT+0xa4>
 801136a:	68fb      	ldr	r3, [r7, #12]
 801136c:	223f      	movs	r2, #63	@ 0x3f
 801136e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8011372:	e003      	b.n	801137c <UART_Start_Receive_IT+0xa4>
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	2200      	movs	r2, #0
 8011378:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	2200      	movs	r2, #0
 8011380:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	2222      	movs	r2, #34	@ 0x22
 8011388:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	3308      	adds	r3, #8
 8011392:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011394:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011396:	e853 3f00 	ldrex	r3, [r3]
 801139a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 801139c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801139e:	f043 0301 	orr.w	r3, r3, #1
 80113a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	3308      	adds	r3, #8
 80113ac:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80113b0:	673a      	str	r2, [r7, #112]	@ 0x70
 80113b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113b4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80113b6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80113b8:	e841 2300 	strex	r3, r2, [r1]
 80113bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80113be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d1e3      	bne.n	801138c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80113c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80113cc:	d14f      	bne.n	801146e <UART_Start_Receive_IT+0x196>
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80113d4:	88fa      	ldrh	r2, [r7, #6]
 80113d6:	429a      	cmp	r2, r3
 80113d8:	d349      	bcc.n	801146e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	689b      	ldr	r3, [r3, #8]
 80113de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80113e2:	d107      	bne.n	80113f4 <UART_Start_Receive_IT+0x11c>
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	691b      	ldr	r3, [r3, #16]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	d103      	bne.n	80113f4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	4a47      	ldr	r2, [pc, #284]	@ (801150c <UART_Start_Receive_IT+0x234>)
 80113f0:	675a      	str	r2, [r3, #116]	@ 0x74
 80113f2:	e002      	b.n	80113fa <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	4a46      	ldr	r2, [pc, #280]	@ (8011510 <UART_Start_Receive_IT+0x238>)
 80113f8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	691b      	ldr	r3, [r3, #16]
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d01a      	beq.n	8011438 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011408:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801140a:	e853 3f00 	ldrex	r3, [r3]
 801140e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011410:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011412:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011416:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801141a:	68fb      	ldr	r3, [r7, #12]
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	461a      	mov	r2, r3
 8011420:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011424:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011426:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011428:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801142a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801142c:	e841 2300 	strex	r3, r2, [r1]
 8011430:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8011432:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011434:	2b00      	cmp	r3, #0
 8011436:	d1e4      	bne.n	8011402 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011438:	68fb      	ldr	r3, [r7, #12]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	3308      	adds	r3, #8
 801143e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011442:	e853 3f00 	ldrex	r3, [r3]
 8011446:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801144a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801144e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	3308      	adds	r3, #8
 8011456:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8011458:	64ba      	str	r2, [r7, #72]	@ 0x48
 801145a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801145c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801145e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011460:	e841 2300 	strex	r3, r2, [r1]
 8011464:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011466:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011468:	2b00      	cmp	r3, #0
 801146a:	d1e5      	bne.n	8011438 <UART_Start_Receive_IT+0x160>
 801146c:	e046      	b.n	80114fc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	689b      	ldr	r3, [r3, #8]
 8011472:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011476:	d107      	bne.n	8011488 <UART_Start_Receive_IT+0x1b0>
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	691b      	ldr	r3, [r3, #16]
 801147c:	2b00      	cmp	r3, #0
 801147e:	d103      	bne.n	8011488 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	4a24      	ldr	r2, [pc, #144]	@ (8011514 <UART_Start_Receive_IT+0x23c>)
 8011484:	675a      	str	r2, [r3, #116]	@ 0x74
 8011486:	e002      	b.n	801148e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	4a23      	ldr	r2, [pc, #140]	@ (8011518 <UART_Start_Receive_IT+0x240>)
 801148c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	691b      	ldr	r3, [r3, #16]
 8011492:	2b00      	cmp	r3, #0
 8011494:	d019      	beq.n	80114ca <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801149c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801149e:	e853 3f00 	ldrex	r3, [r3]
 80114a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80114a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114a6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80114aa:	677b      	str	r3, [r7, #116]	@ 0x74
 80114ac:	68fb      	ldr	r3, [r7, #12]
 80114ae:	681b      	ldr	r3, [r3, #0]
 80114b0:	461a      	mov	r2, r3
 80114b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80114b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80114b6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80114ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80114bc:	e841 2300 	strex	r3, r2, [r1]
 80114c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80114c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d1e6      	bne.n	8011496 <UART_Start_Receive_IT+0x1be>
 80114c8:	e018      	b.n	80114fc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114d0:	697b      	ldr	r3, [r7, #20]
 80114d2:	e853 3f00 	ldrex	r3, [r3]
 80114d6:	613b      	str	r3, [r7, #16]
   return(result);
 80114d8:	693b      	ldr	r3, [r7, #16]
 80114da:	f043 0320 	orr.w	r3, r3, #32
 80114de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	681b      	ldr	r3, [r3, #0]
 80114e4:	461a      	mov	r2, r3
 80114e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80114e8:	623b      	str	r3, [r7, #32]
 80114ea:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114ec:	69f9      	ldr	r1, [r7, #28]
 80114ee:	6a3a      	ldr	r2, [r7, #32]
 80114f0:	e841 2300 	strex	r3, r2, [r1]
 80114f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80114f6:	69bb      	ldr	r3, [r7, #24]
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d1e6      	bne.n	80114ca <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80114fc:	2300      	movs	r3, #0
}
 80114fe:	4618      	mov	r0, r3
 8011500:	378c      	adds	r7, #140	@ 0x8c
 8011502:	46bd      	mov	sp, r7
 8011504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011508:	4770      	bx	lr
 801150a:	bf00      	nop
 801150c:	08011d3d 	.word	0x08011d3d
 8011510:	080119dd 	.word	0x080119dd
 8011514:	08011825 	.word	0x08011825
 8011518:	0801166d 	.word	0x0801166d

0801151c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801151c:	b480      	push	{r7}
 801151e:	b095      	sub	sp, #84	@ 0x54
 8011520:	af00      	add	r7, sp, #0
 8011522:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801152a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801152c:	e853 3f00 	ldrex	r3, [r3]
 8011530:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011534:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011538:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	461a      	mov	r2, r3
 8011540:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011542:	643b      	str	r3, [r7, #64]	@ 0x40
 8011544:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011546:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011548:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801154a:	e841 2300 	strex	r3, r2, [r1]
 801154e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011552:	2b00      	cmp	r3, #0
 8011554:	d1e6      	bne.n	8011524 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	681b      	ldr	r3, [r3, #0]
 801155a:	3308      	adds	r3, #8
 801155c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801155e:	6a3b      	ldr	r3, [r7, #32]
 8011560:	e853 3f00 	ldrex	r3, [r3]
 8011564:	61fb      	str	r3, [r7, #28]
   return(result);
 8011566:	69fa      	ldr	r2, [r7, #28]
 8011568:	4b1e      	ldr	r3, [pc, #120]	@ (80115e4 <UART_EndRxTransfer+0xc8>)
 801156a:	4013      	ands	r3, r2
 801156c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	3308      	adds	r3, #8
 8011574:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011576:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011578:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801157a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801157c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801157e:	e841 2300 	strex	r3, r2, [r1]
 8011582:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011586:	2b00      	cmp	r3, #0
 8011588:	d1e5      	bne.n	8011556 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801158e:	2b01      	cmp	r3, #1
 8011590:	d118      	bne.n	80115c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	e853 3f00 	ldrex	r3, [r3]
 801159e:	60bb      	str	r3, [r7, #8]
   return(result);
 80115a0:	68bb      	ldr	r3, [r7, #8]
 80115a2:	f023 0310 	bic.w	r3, r3, #16
 80115a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	461a      	mov	r2, r3
 80115ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80115b0:	61bb      	str	r3, [r7, #24]
 80115b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115b4:	6979      	ldr	r1, [r7, #20]
 80115b6:	69ba      	ldr	r2, [r7, #24]
 80115b8:	e841 2300 	strex	r3, r2, [r1]
 80115bc:	613b      	str	r3, [r7, #16]
   return(result);
 80115be:	693b      	ldr	r3, [r7, #16]
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d1e6      	bne.n	8011592 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	2220      	movs	r2, #32
 80115c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	2200      	movs	r2, #0
 80115d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	2200      	movs	r2, #0
 80115d6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80115d8:	bf00      	nop
 80115da:	3754      	adds	r7, #84	@ 0x54
 80115dc:	46bd      	mov	sp, r7
 80115de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e2:	4770      	bx	lr
 80115e4:	effffffe 	.word	0xeffffffe

080115e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80115e8:	b580      	push	{r7, lr}
 80115ea:	b084      	sub	sp, #16
 80115ec:	af00      	add	r7, sp, #0
 80115ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80115f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	2200      	movs	r2, #0
 80115fa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	2200      	movs	r2, #0
 8011602:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011606:	68f8      	ldr	r0, [r7, #12]
 8011608:	f7fe fe2a 	bl	8010260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801160c:	bf00      	nop
 801160e:	3710      	adds	r7, #16
 8011610:	46bd      	mov	sp, r7
 8011612:	bd80      	pop	{r7, pc}

08011614 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011614:	b580      	push	{r7, lr}
 8011616:	b088      	sub	sp, #32
 8011618:	af00      	add	r7, sp, #0
 801161a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	681b      	ldr	r3, [r3, #0]
 8011620:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	e853 3f00 	ldrex	r3, [r3]
 8011628:	60bb      	str	r3, [r7, #8]
   return(result);
 801162a:	68bb      	ldr	r3, [r7, #8]
 801162c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011630:	61fb      	str	r3, [r7, #28]
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	461a      	mov	r2, r3
 8011638:	69fb      	ldr	r3, [r7, #28]
 801163a:	61bb      	str	r3, [r7, #24]
 801163c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801163e:	6979      	ldr	r1, [r7, #20]
 8011640:	69ba      	ldr	r2, [r7, #24]
 8011642:	e841 2300 	strex	r3, r2, [r1]
 8011646:	613b      	str	r3, [r7, #16]
   return(result);
 8011648:	693b      	ldr	r3, [r7, #16]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d1e6      	bne.n	801161c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	2220      	movs	r2, #32
 8011652:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	2200      	movs	r2, #0
 801165a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801165c:	6878      	ldr	r0, [r7, #4]
 801165e:	f7fe fdf5 	bl	801024c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011662:	bf00      	nop
 8011664:	3720      	adds	r7, #32
 8011666:	46bd      	mov	sp, r7
 8011668:	bd80      	pop	{r7, pc}
	...

0801166c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 801166c:	b580      	push	{r7, lr}
 801166e:	b09c      	sub	sp, #112	@ 0x70
 8011670:	af00      	add	r7, sp, #0
 8011672:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801167a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011684:	2b22      	cmp	r3, #34	@ 0x22
 8011686:	f040 80be 	bne.w	8011806 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011690:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011694:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8011698:	b2d9      	uxtb	r1, r3
 801169a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801169e:	b2da      	uxtb	r2, r3
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80116a4:	400a      	ands	r2, r1
 80116a6:	b2d2      	uxtb	r2, r2
 80116a8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80116ae:	1c5a      	adds	r2, r3, #1
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80116ba:	b29b      	uxth	r3, r3
 80116bc:	3b01      	subs	r3, #1
 80116be:	b29a      	uxth	r2, r3
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80116cc:	b29b      	uxth	r3, r3
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	f040 80a1 	bne.w	8011816 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80116dc:	e853 3f00 	ldrex	r3, [r3]
 80116e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80116e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80116e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80116e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	461a      	mov	r2, r3
 80116f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80116f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80116f4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80116f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80116fa:	e841 2300 	strex	r3, r2, [r1]
 80116fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011700:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011702:	2b00      	cmp	r3, #0
 8011704:	d1e6      	bne.n	80116d4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	3308      	adds	r3, #8
 801170c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801170e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011710:	e853 3f00 	ldrex	r3, [r3]
 8011714:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011716:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011718:	f023 0301 	bic.w	r3, r3, #1
 801171c:	667b      	str	r3, [r7, #100]	@ 0x64
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	3308      	adds	r3, #8
 8011724:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8011726:	647a      	str	r2, [r7, #68]	@ 0x44
 8011728:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801172a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801172c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801172e:	e841 2300 	strex	r3, r2, [r1]
 8011732:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011734:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011736:	2b00      	cmp	r3, #0
 8011738:	d1e5      	bne.n	8011706 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	2220      	movs	r2, #32
 801173e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	2200      	movs	r2, #0
 8011746:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	2200      	movs	r2, #0
 801174c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	4a33      	ldr	r2, [pc, #204]	@ (8011820 <UART_RxISR_8BIT+0x1b4>)
 8011754:	4293      	cmp	r3, r2
 8011756:	d01f      	beq.n	8011798 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	681b      	ldr	r3, [r3, #0]
 801175c:	685b      	ldr	r3, [r3, #4]
 801175e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011762:	2b00      	cmp	r3, #0
 8011764:	d018      	beq.n	8011798 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801176c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801176e:	e853 3f00 	ldrex	r3, [r3]
 8011772:	623b      	str	r3, [r7, #32]
   return(result);
 8011774:	6a3b      	ldr	r3, [r7, #32]
 8011776:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801177a:	663b      	str	r3, [r7, #96]	@ 0x60
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	461a      	mov	r2, r3
 8011782:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011784:	633b      	str	r3, [r7, #48]	@ 0x30
 8011786:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011788:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801178a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801178c:	e841 2300 	strex	r3, r2, [r1]
 8011790:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011794:	2b00      	cmp	r3, #0
 8011796:	d1e6      	bne.n	8011766 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801179c:	2b01      	cmp	r3, #1
 801179e:	d12e      	bne.n	80117fe <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	2200      	movs	r2, #0
 80117a4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117ac:	693b      	ldr	r3, [r7, #16]
 80117ae:	e853 3f00 	ldrex	r3, [r3]
 80117b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	f023 0310 	bic.w	r3, r3, #16
 80117ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	681b      	ldr	r3, [r3, #0]
 80117c0:	461a      	mov	r2, r3
 80117c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80117c4:	61fb      	str	r3, [r7, #28]
 80117c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117c8:	69b9      	ldr	r1, [r7, #24]
 80117ca:	69fa      	ldr	r2, [r7, #28]
 80117cc:	e841 2300 	strex	r3, r2, [r1]
 80117d0:	617b      	str	r3, [r7, #20]
   return(result);
 80117d2:	697b      	ldr	r3, [r7, #20]
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d1e6      	bne.n	80117a6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	69db      	ldr	r3, [r3, #28]
 80117de:	f003 0310 	and.w	r3, r3, #16
 80117e2:	2b10      	cmp	r3, #16
 80117e4:	d103      	bne.n	80117ee <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	681b      	ldr	r3, [r3, #0]
 80117ea:	2210      	movs	r2, #16
 80117ec:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80117f4:	4619      	mov	r1, r3
 80117f6:	6878      	ldr	r0, [r7, #4]
 80117f8:	f7fe fd3c 	bl	8010274 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80117fc:	e00b      	b.n	8011816 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80117fe:	6878      	ldr	r0, [r7, #4]
 8011800:	f7f4 fd5e 	bl	80062c0 <HAL_UART_RxCpltCallback>
}
 8011804:	e007      	b.n	8011816 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	699a      	ldr	r2, [r3, #24]
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	f042 0208 	orr.w	r2, r2, #8
 8011814:	619a      	str	r2, [r3, #24]
}
 8011816:	bf00      	nop
 8011818:	3770      	adds	r7, #112	@ 0x70
 801181a:	46bd      	mov	sp, r7
 801181c:	bd80      	pop	{r7, pc}
 801181e:	bf00      	nop
 8011820:	58000c00 	.word	0x58000c00

08011824 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8011824:	b580      	push	{r7, lr}
 8011826:	b09c      	sub	sp, #112	@ 0x70
 8011828:	af00      	add	r7, sp, #0
 801182a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801182c:	687b      	ldr	r3, [r7, #4]
 801182e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011832:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801183c:	2b22      	cmp	r3, #34	@ 0x22
 801183e:	f040 80be 	bne.w	80119be <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011848:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011850:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8011852:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8011856:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 801185a:	4013      	ands	r3, r2
 801185c:	b29a      	uxth	r2, r3
 801185e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011860:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011866:	1c9a      	adds	r2, r3, #2
 8011868:	687b      	ldr	r3, [r7, #4]
 801186a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011872:	b29b      	uxth	r3, r3
 8011874:	3b01      	subs	r3, #1
 8011876:	b29a      	uxth	r2, r3
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011884:	b29b      	uxth	r3, r3
 8011886:	2b00      	cmp	r3, #0
 8011888:	f040 80a1 	bne.w	80119ce <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	681b      	ldr	r3, [r3, #0]
 8011890:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011892:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011894:	e853 3f00 	ldrex	r3, [r3]
 8011898:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801189a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801189c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80118a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	461a      	mov	r2, r3
 80118a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80118ac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80118b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80118b2:	e841 2300 	strex	r3, r2, [r1]
 80118b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80118b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d1e6      	bne.n	801188c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	3308      	adds	r3, #8
 80118c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118c8:	e853 3f00 	ldrex	r3, [r3]
 80118cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80118ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80118d0:	f023 0301 	bic.w	r3, r3, #1
 80118d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	3308      	adds	r3, #8
 80118dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80118de:	643a      	str	r2, [r7, #64]	@ 0x40
 80118e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80118e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80118e6:	e841 2300 	strex	r3, r2, [r1]
 80118ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80118ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d1e5      	bne.n	80118be <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	2220      	movs	r2, #32
 80118f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	2200      	movs	r2, #0
 80118fe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	2200      	movs	r2, #0
 8011904:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	4a33      	ldr	r2, [pc, #204]	@ (80119d8 <UART_RxISR_16BIT+0x1b4>)
 801190c:	4293      	cmp	r3, r2
 801190e:	d01f      	beq.n	8011950 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	685b      	ldr	r3, [r3, #4]
 8011916:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801191a:	2b00      	cmp	r3, #0
 801191c:	d018      	beq.n	8011950 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011924:	6a3b      	ldr	r3, [r7, #32]
 8011926:	e853 3f00 	ldrex	r3, [r3]
 801192a:	61fb      	str	r3, [r7, #28]
   return(result);
 801192c:	69fb      	ldr	r3, [r7, #28]
 801192e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011932:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	681b      	ldr	r3, [r3, #0]
 8011938:	461a      	mov	r2, r3
 801193a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801193c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801193e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011940:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011942:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011944:	e841 2300 	strex	r3, r2, [r1]
 8011948:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801194a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801194c:	2b00      	cmp	r3, #0
 801194e:	d1e6      	bne.n	801191e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011954:	2b01      	cmp	r3, #1
 8011956:	d12e      	bne.n	80119b6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	2200      	movs	r2, #0
 801195c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	e853 3f00 	ldrex	r3, [r3]
 801196a:	60bb      	str	r3, [r7, #8]
   return(result);
 801196c:	68bb      	ldr	r3, [r7, #8]
 801196e:	f023 0310 	bic.w	r3, r3, #16
 8011972:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	461a      	mov	r2, r3
 801197a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801197c:	61bb      	str	r3, [r7, #24]
 801197e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011980:	6979      	ldr	r1, [r7, #20]
 8011982:	69ba      	ldr	r2, [r7, #24]
 8011984:	e841 2300 	strex	r3, r2, [r1]
 8011988:	613b      	str	r3, [r7, #16]
   return(result);
 801198a:	693b      	ldr	r3, [r7, #16]
 801198c:	2b00      	cmp	r3, #0
 801198e:	d1e6      	bne.n	801195e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	681b      	ldr	r3, [r3, #0]
 8011994:	69db      	ldr	r3, [r3, #28]
 8011996:	f003 0310 	and.w	r3, r3, #16
 801199a:	2b10      	cmp	r3, #16
 801199c:	d103      	bne.n	80119a6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	681b      	ldr	r3, [r3, #0]
 80119a2:	2210      	movs	r2, #16
 80119a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80119ac:	4619      	mov	r1, r3
 80119ae:	6878      	ldr	r0, [r7, #4]
 80119b0:	f7fe fc60 	bl	8010274 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80119b4:	e00b      	b.n	80119ce <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80119b6:	6878      	ldr	r0, [r7, #4]
 80119b8:	f7f4 fc82 	bl	80062c0 <HAL_UART_RxCpltCallback>
}
 80119bc:	e007      	b.n	80119ce <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	699a      	ldr	r2, [r3, #24]
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	681b      	ldr	r3, [r3, #0]
 80119c8:	f042 0208 	orr.w	r2, r2, #8
 80119cc:	619a      	str	r2, [r3, #24]
}
 80119ce:	bf00      	nop
 80119d0:	3770      	adds	r7, #112	@ 0x70
 80119d2:	46bd      	mov	sp, r7
 80119d4:	bd80      	pop	{r7, pc}
 80119d6:	bf00      	nop
 80119d8:	58000c00 	.word	0x58000c00

080119dc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80119dc:	b580      	push	{r7, lr}
 80119de:	b0ac      	sub	sp, #176	@ 0xb0
 80119e0:	af00      	add	r7, sp, #0
 80119e2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80119ea:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	69db      	ldr	r3, [r3, #28]
 80119f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80119f8:	687b      	ldr	r3, [r7, #4]
 80119fa:	681b      	ldr	r3, [r3, #0]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	689b      	ldr	r3, [r3, #8]
 8011a08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011a12:	2b22      	cmp	r3, #34	@ 0x22
 8011a14:	f040 8180 	bne.w	8011d18 <UART_RxISR_8BIT_FIFOEN+0x33c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011a1e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011a22:	e123      	b.n	8011c6c <UART_RxISR_8BIT_FIFOEN+0x290>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	681b      	ldr	r3, [r3, #0]
 8011a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a2a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011a2e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8011a32:	b2d9      	uxtb	r1, r3
 8011a34:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8011a38:	b2da      	uxtb	r2, r3
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a3e:	400a      	ands	r2, r1
 8011a40:	b2d2      	uxtb	r2, r2
 8011a42:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011a48:	1c5a      	adds	r2, r3, #1
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011a54:	b29b      	uxth	r3, r3
 8011a56:	3b01      	subs	r3, #1
 8011a58:	b29a      	uxth	r2, r3
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	69db      	ldr	r3, [r3, #28]
 8011a66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011a6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a6e:	f003 0307 	and.w	r3, r3, #7
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d053      	beq.n	8011b1e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011a76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a7a:	f003 0301 	and.w	r3, r3, #1
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d011      	beq.n	8011aa6 <UART_RxISR_8BIT_FIFOEN+0xca>
 8011a82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8011a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011a8a:	2b00      	cmp	r3, #0
 8011a8c:	d00b      	beq.n	8011aa6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	2201      	movs	r2, #1
 8011a94:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011a96:	687b      	ldr	r3, [r7, #4]
 8011a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011a9c:	f043 0201 	orr.w	r2, r3, #1
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011aa6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011aaa:	f003 0302 	and.w	r3, r3, #2
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d011      	beq.n	8011ad6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8011ab2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011ab6:	f003 0301 	and.w	r3, r3, #1
 8011aba:	2b00      	cmp	r3, #0
 8011abc:	d00b      	beq.n	8011ad6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	2202      	movs	r2, #2
 8011ac4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011acc:	f043 0204 	orr.w	r2, r3, #4
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011ad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011ada:	f003 0304 	and.w	r3, r3, #4
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d011      	beq.n	8011b06 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8011ae2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011ae6:	f003 0301 	and.w	r3, r3, #1
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d00b      	beq.n	8011b06 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	2204      	movs	r2, #4
 8011af4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011afc:	f043 0202 	orr.w	r2, r3, #2
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d006      	beq.n	8011b1e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011b10:	6878      	ldr	r0, [r7, #4]
 8011b12:	f7fe fba5 	bl	8010260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	2200      	movs	r2, #0
 8011b1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011b24:	b29b      	uxth	r3, r3
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	f040 80a0 	bne.w	8011c6c <UART_RxISR_8BIT_FIFOEN+0x290>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	681b      	ldr	r3, [r3, #0]
 8011b30:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011b34:	e853 3f00 	ldrex	r3, [r3]
 8011b38:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8011b3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011b3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011b40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	681b      	ldr	r3, [r3, #0]
 8011b48:	461a      	mov	r2, r3
 8011b4a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011b4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011b50:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b52:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8011b54:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8011b56:	e841 2300 	strex	r3, r2, [r1]
 8011b5a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8011b5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d1e4      	bne.n	8011b2c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	681b      	ldr	r3, [r3, #0]
 8011b66:	3308      	adds	r3, #8
 8011b68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011b6c:	e853 3f00 	ldrex	r3, [r3]
 8011b70:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8011b72:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011b74:	4b6e      	ldr	r3, [pc, #440]	@ (8011d30 <UART_RxISR_8BIT_FIFOEN+0x354>)
 8011b76:	4013      	ands	r3, r2
 8011b78:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011b7c:	687b      	ldr	r3, [r7, #4]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	3308      	adds	r3, #8
 8011b82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8011b86:	66ba      	str	r2, [r7, #104]	@ 0x68
 8011b88:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b8a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8011b8c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011b8e:	e841 2300 	strex	r3, r2, [r1]
 8011b92:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8011b94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d1e3      	bne.n	8011b62 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	2220      	movs	r2, #32
 8011b9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	2200      	movs	r2, #0
 8011ba6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	2200      	movs	r2, #0
 8011bac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	4a60      	ldr	r2, [pc, #384]	@ (8011d34 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8011bb4:	4293      	cmp	r3, r2
 8011bb6:	d021      	beq.n	8011bfc <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	681b      	ldr	r3, [r3, #0]
 8011bbc:	685b      	ldr	r3, [r3, #4]
 8011bbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d01a      	beq.n	8011bfc <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	681b      	ldr	r3, [r3, #0]
 8011bca:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011bcc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011bce:	e853 3f00 	ldrex	r3, [r3]
 8011bd2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bd6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011bda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	681b      	ldr	r3, [r3, #0]
 8011be2:	461a      	mov	r2, r3
 8011be4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011be8:	657b      	str	r3, [r7, #84]	@ 0x54
 8011bea:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011bec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011bee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011bf0:	e841 2300 	strex	r3, r2, [r1]
 8011bf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011bf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d1e4      	bne.n	8011bc6 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011c00:	2b01      	cmp	r3, #1
 8011c02:	d130      	bne.n	8011c66 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	2200      	movs	r2, #0
 8011c08:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c12:	e853 3f00 	ldrex	r3, [r3]
 8011c16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c1a:	f023 0310 	bic.w	r3, r3, #16
 8011c1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	461a      	mov	r2, r3
 8011c28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011c2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8011c2e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011c32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011c34:	e841 2300 	strex	r3, r2, [r1]
 8011c38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d1e4      	bne.n	8011c0a <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	69db      	ldr	r3, [r3, #28]
 8011c46:	f003 0310 	and.w	r3, r3, #16
 8011c4a:	2b10      	cmp	r3, #16
 8011c4c:	d103      	bne.n	8011c56 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011c4e:	687b      	ldr	r3, [r7, #4]
 8011c50:	681b      	ldr	r3, [r3, #0]
 8011c52:	2210      	movs	r2, #16
 8011c54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011c5c:	4619      	mov	r1, r3
 8011c5e:	6878      	ldr	r0, [r7, #4]
 8011c60:	f7fe fb08 	bl	8010274 <HAL_UARTEx_RxEventCallback>
 8011c64:	e002      	b.n	8011c6c <UART_RxISR_8BIT_FIFOEN+0x290>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8011c66:	6878      	ldr	r0, [r7, #4]
 8011c68:	f7f4 fb2a 	bl	80062c0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011c6c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8011c70:	2b00      	cmp	r3, #0
 8011c72:	d006      	beq.n	8011c82 <UART_RxISR_8BIT_FIFOEN+0x2a6>
 8011c74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c78:	f003 0320 	and.w	r3, r3, #32
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	f47f aed1 	bne.w	8011a24 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011c88:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011c8c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d049      	beq.n	8011d28 <UART_RxISR_8BIT_FIFOEN+0x34c>
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011c9a:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8011c9e:	429a      	cmp	r2, r3
 8011ca0:	d242      	bcs.n	8011d28 <UART_RxISR_8BIT_FIFOEN+0x34c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	3308      	adds	r3, #8
 8011ca8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011caa:	6a3b      	ldr	r3, [r7, #32]
 8011cac:	e853 3f00 	ldrex	r3, [r3]
 8011cb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8011cb2:	69fb      	ldr	r3, [r7, #28]
 8011cb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011cb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	3308      	adds	r3, #8
 8011cc2:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8011cc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011ccc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011cce:	e841 2300 	strex	r3, r2, [r1]
 8011cd2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cd6:	2b00      	cmp	r3, #0
 8011cd8:	d1e3      	bne.n	8011ca2 <UART_RxISR_8BIT_FIFOEN+0x2c6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	4a16      	ldr	r2, [pc, #88]	@ (8011d38 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8011cde:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	681b      	ldr	r3, [r3, #0]
 8011ce4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	e853 3f00 	ldrex	r3, [r3]
 8011cec:	60bb      	str	r3, [r7, #8]
   return(result);
 8011cee:	68bb      	ldr	r3, [r7, #8]
 8011cf0:	f043 0320 	orr.w	r3, r3, #32
 8011cf4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	461a      	mov	r2, r3
 8011cfe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011d02:	61bb      	str	r3, [r7, #24]
 8011d04:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d06:	6979      	ldr	r1, [r7, #20]
 8011d08:	69ba      	ldr	r2, [r7, #24]
 8011d0a:	e841 2300 	strex	r3, r2, [r1]
 8011d0e:	613b      	str	r3, [r7, #16]
   return(result);
 8011d10:	693b      	ldr	r3, [r7, #16]
 8011d12:	2b00      	cmp	r3, #0
 8011d14:	d1e4      	bne.n	8011ce0 <UART_RxISR_8BIT_FIFOEN+0x304>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011d16:	e007      	b.n	8011d28 <UART_RxISR_8BIT_FIFOEN+0x34c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	699a      	ldr	r2, [r3, #24]
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	681b      	ldr	r3, [r3, #0]
 8011d22:	f042 0208 	orr.w	r2, r2, #8
 8011d26:	619a      	str	r2, [r3, #24]
}
 8011d28:	bf00      	nop
 8011d2a:	37b0      	adds	r7, #176	@ 0xb0
 8011d2c:	46bd      	mov	sp, r7
 8011d2e:	bd80      	pop	{r7, pc}
 8011d30:	effffffe 	.word	0xeffffffe
 8011d34:	58000c00 	.word	0x58000c00
 8011d38:	0801166d 	.word	0x0801166d

08011d3c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011d3c:	b580      	push	{r7, lr}
 8011d3e:	b0ae      	sub	sp, #184	@ 0xb8
 8011d40:	af00      	add	r7, sp, #0
 8011d42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011d4a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	69db      	ldr	r3, [r3, #28]
 8011d54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	681b      	ldr	r3, [r3, #0]
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	689b      	ldr	r3, [r3, #8]
 8011d68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011d72:	2b22      	cmp	r3, #34	@ 0x22
 8011d74:	f040 8184 	bne.w	8012080 <UART_RxISR_16BIT_FIFOEN+0x344>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011d78:	687b      	ldr	r3, [r7, #4]
 8011d7a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011d7e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011d82:	e127      	b.n	8011fd4 <UART_RxISR_16BIT_FIFOEN+0x298>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011d84:	687b      	ldr	r3, [r7, #4]
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011d8a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011d92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8011d96:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8011d9a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8011d9e:	4013      	ands	r3, r2
 8011da0:	b29a      	uxth	r2, r3
 8011da2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011da6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011dac:	1c9a      	adds	r2, r3, #2
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011db8:	b29b      	uxth	r3, r3
 8011dba:	3b01      	subs	r3, #1
 8011dbc:	b29a      	uxth	r2, r3
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	69db      	ldr	r3, [r3, #28]
 8011dca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011dce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011dd2:	f003 0307 	and.w	r3, r3, #7
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d053      	beq.n	8011e82 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011dda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011dde:	f003 0301 	and.w	r3, r3, #1
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d011      	beq.n	8011e0a <UART_RxISR_16BIT_FIFOEN+0xce>
 8011de6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d00b      	beq.n	8011e0a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011df2:	687b      	ldr	r3, [r7, #4]
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	2201      	movs	r2, #1
 8011df8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011e00:	f043 0201 	orr.w	r2, r3, #1
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011e0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011e0e:	f003 0302 	and.w	r3, r3, #2
 8011e12:	2b00      	cmp	r3, #0
 8011e14:	d011      	beq.n	8011e3a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8011e16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011e1a:	f003 0301 	and.w	r3, r3, #1
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	d00b      	beq.n	8011e3a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	2202      	movs	r2, #2
 8011e28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011e30:	f043 0204 	orr.w	r2, r3, #4
 8011e34:	687b      	ldr	r3, [r7, #4]
 8011e36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011e3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011e3e:	f003 0304 	and.w	r3, r3, #4
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	d011      	beq.n	8011e6a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8011e46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011e4a:	f003 0301 	and.w	r3, r3, #1
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d00b      	beq.n	8011e6a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	2204      	movs	r2, #4
 8011e58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011e5a:	687b      	ldr	r3, [r7, #4]
 8011e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011e60:	f043 0202 	orr.w	r2, r3, #2
 8011e64:	687b      	ldr	r3, [r7, #4]
 8011e66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d006      	beq.n	8011e82 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011e74:	6878      	ldr	r0, [r7, #4]
 8011e76:	f7fe f9f3 	bl	8010260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	2200      	movs	r2, #0
 8011e7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8011e82:	687b      	ldr	r3, [r7, #4]
 8011e84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011e88:	b29b      	uxth	r3, r3
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	f040 80a2 	bne.w	8011fd4 <UART_RxISR_16BIT_FIFOEN+0x298>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	681b      	ldr	r3, [r3, #0]
 8011e94:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011e98:	e853 3f00 	ldrex	r3, [r3]
 8011e9c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8011e9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011ea0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011ea4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	681b      	ldr	r3, [r3, #0]
 8011eac:	461a      	mov	r2, r3
 8011eae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011eb2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011eb6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011eb8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011eba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011ebe:	e841 2300 	strex	r3, r2, [r1]
 8011ec2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011ec4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d1e2      	bne.n	8011e90 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	681b      	ldr	r3, [r3, #0]
 8011ece:	3308      	adds	r3, #8
 8011ed0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ed2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011ed4:	e853 3f00 	ldrex	r3, [r3]
 8011ed8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011eda:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011edc:	4b6e      	ldr	r3, [pc, #440]	@ (8012098 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 8011ede:	4013      	ands	r3, r2
 8011ee0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011ee4:	687b      	ldr	r3, [r7, #4]
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	3308      	adds	r3, #8
 8011eea:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8011eee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011ef0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ef2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011ef4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011ef6:	e841 2300 	strex	r3, r2, [r1]
 8011efa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011efc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d1e3      	bne.n	8011eca <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	2220      	movs	r2, #32
 8011f06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011f0a:	687b      	ldr	r3, [r7, #4]
 8011f0c:	2200      	movs	r2, #0
 8011f0e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	2200      	movs	r2, #0
 8011f14:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	681b      	ldr	r3, [r3, #0]
 8011f1a:	4a60      	ldr	r2, [pc, #384]	@ (801209c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8011f1c:	4293      	cmp	r3, r2
 8011f1e:	d021      	beq.n	8011f64 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	685b      	ldr	r3, [r3, #4]
 8011f26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d01a      	beq.n	8011f64 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011f36:	e853 3f00 	ldrex	r3, [r3]
 8011f3a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011f3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011f3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011f42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	681b      	ldr	r3, [r3, #0]
 8011f4a:	461a      	mov	r2, r3
 8011f4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011f50:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011f52:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f54:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011f56:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011f58:	e841 2300 	strex	r3, r2, [r1]
 8011f5c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011f5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d1e4      	bne.n	8011f2e <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011f68:	2b01      	cmp	r3, #1
 8011f6a:	d130      	bne.n	8011fce <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	2200      	movs	r2, #0
 8011f70:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	681b      	ldr	r3, [r3, #0]
 8011f76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011f7a:	e853 3f00 	ldrex	r3, [r3]
 8011f7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011f80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011f82:	f023 0310 	bic.w	r3, r3, #16
 8011f86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	681b      	ldr	r3, [r3, #0]
 8011f8e:	461a      	mov	r2, r3
 8011f90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011f94:	647b      	str	r3, [r7, #68]	@ 0x44
 8011f96:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f98:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011f9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011f9c:	e841 2300 	strex	r3, r2, [r1]
 8011fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011fa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d1e4      	bne.n	8011f72 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	69db      	ldr	r3, [r3, #28]
 8011fae:	f003 0310 	and.w	r3, r3, #16
 8011fb2:	2b10      	cmp	r3, #16
 8011fb4:	d103      	bne.n	8011fbe <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	2210      	movs	r2, #16
 8011fbc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011fc4:	4619      	mov	r1, r3
 8011fc6:	6878      	ldr	r0, [r7, #4]
 8011fc8:	f7fe f954 	bl	8010274 <HAL_UARTEx_RxEventCallback>
 8011fcc:	e002      	b.n	8011fd4 <UART_RxISR_16BIT_FIFOEN+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8011fce:	6878      	ldr	r0, [r7, #4]
 8011fd0:	f7f4 f976 	bl	80062c0 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011fd4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8011fd8:	2b00      	cmp	r3, #0
 8011fda:	d006      	beq.n	8011fea <UART_RxISR_16BIT_FIFOEN+0x2ae>
 8011fdc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011fe0:	f003 0320 	and.w	r3, r3, #32
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	f47f aecd 	bne.w	8011d84 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011ff0:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011ff4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8011ff8:	2b00      	cmp	r3, #0
 8011ffa:	d049      	beq.n	8012090 <UART_RxISR_16BIT_FIFOEN+0x354>
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8012002:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8012006:	429a      	cmp	r2, r3
 8012008:	d242      	bcs.n	8012090 <UART_RxISR_16BIT_FIFOEN+0x354>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	681b      	ldr	r3, [r3, #0]
 801200e:	3308      	adds	r3, #8
 8012010:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012014:	e853 3f00 	ldrex	r3, [r3]
 8012018:	623b      	str	r3, [r7, #32]
   return(result);
 801201a:	6a3b      	ldr	r3, [r7, #32]
 801201c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8012020:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	3308      	adds	r3, #8
 801202a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801202e:	633a      	str	r2, [r7, #48]	@ 0x30
 8012030:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012032:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012034:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012036:	e841 2300 	strex	r3, r2, [r1]
 801203a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801203c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801203e:	2b00      	cmp	r3, #0
 8012040:	d1e3      	bne.n	801200a <UART_RxISR_16BIT_FIFOEN+0x2ce>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	4a16      	ldr	r2, [pc, #88]	@ (80120a0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8012046:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801204e:	693b      	ldr	r3, [r7, #16]
 8012050:	e853 3f00 	ldrex	r3, [r3]
 8012054:	60fb      	str	r3, [r7, #12]
   return(result);
 8012056:	68fb      	ldr	r3, [r7, #12]
 8012058:	f043 0320 	orr.w	r3, r3, #32
 801205c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	461a      	mov	r2, r3
 8012066:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801206a:	61fb      	str	r3, [r7, #28]
 801206c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801206e:	69b9      	ldr	r1, [r7, #24]
 8012070:	69fa      	ldr	r2, [r7, #28]
 8012072:	e841 2300 	strex	r3, r2, [r1]
 8012076:	617b      	str	r3, [r7, #20]
   return(result);
 8012078:	697b      	ldr	r3, [r7, #20]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d1e4      	bne.n	8012048 <UART_RxISR_16BIT_FIFOEN+0x30c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801207e:	e007      	b.n	8012090 <UART_RxISR_16BIT_FIFOEN+0x354>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	681b      	ldr	r3, [r3, #0]
 8012084:	699a      	ldr	r2, [r3, #24]
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	681b      	ldr	r3, [r3, #0]
 801208a:	f042 0208 	orr.w	r2, r2, #8
 801208e:	619a      	str	r2, [r3, #24]
}
 8012090:	bf00      	nop
 8012092:	37b8      	adds	r7, #184	@ 0xb8
 8012094:	46bd      	mov	sp, r7
 8012096:	bd80      	pop	{r7, pc}
 8012098:	effffffe 	.word	0xeffffffe
 801209c:	58000c00 	.word	0x58000c00
 80120a0:	08011825 	.word	0x08011825

080120a4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80120a4:	b480      	push	{r7}
 80120a6:	b083      	sub	sp, #12
 80120a8:	af00      	add	r7, sp, #0
 80120aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80120ac:	bf00      	nop
 80120ae:	370c      	adds	r7, #12
 80120b0:	46bd      	mov	sp, r7
 80120b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120b6:	4770      	bx	lr

080120b8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80120b8:	b480      	push	{r7}
 80120ba:	b083      	sub	sp, #12
 80120bc:	af00      	add	r7, sp, #0
 80120be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80120c0:	bf00      	nop
 80120c2:	370c      	adds	r7, #12
 80120c4:	46bd      	mov	sp, r7
 80120c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ca:	4770      	bx	lr

080120cc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80120cc:	b480      	push	{r7}
 80120ce:	b083      	sub	sp, #12
 80120d0:	af00      	add	r7, sp, #0
 80120d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80120d4:	bf00      	nop
 80120d6:	370c      	adds	r7, #12
 80120d8:	46bd      	mov	sp, r7
 80120da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120de:	4770      	bx	lr

080120e0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80120e0:	b480      	push	{r7}
 80120e2:	b085      	sub	sp, #20
 80120e4:	af00      	add	r7, sp, #0
 80120e6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80120ee:	2b01      	cmp	r3, #1
 80120f0:	d101      	bne.n	80120f6 <HAL_UARTEx_DisableFifoMode+0x16>
 80120f2:	2302      	movs	r3, #2
 80120f4:	e027      	b.n	8012146 <HAL_UARTEx_DisableFifoMode+0x66>
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	2201      	movs	r2, #1
 80120fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80120fe:	687b      	ldr	r3, [r7, #4]
 8012100:	2224      	movs	r2, #36	@ 0x24
 8012102:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	681b      	ldr	r3, [r3, #0]
 8012112:	681a      	ldr	r2, [r3, #0]
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	f022 0201 	bic.w	r2, r2, #1
 801211c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8012124:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	2200      	movs	r2, #0
 801212a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	68fa      	ldr	r2, [r7, #12]
 8012132:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012134:	687b      	ldr	r3, [r7, #4]
 8012136:	2220      	movs	r2, #32
 8012138:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	2200      	movs	r2, #0
 8012140:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012144:	2300      	movs	r3, #0
}
 8012146:	4618      	mov	r0, r3
 8012148:	3714      	adds	r7, #20
 801214a:	46bd      	mov	sp, r7
 801214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012150:	4770      	bx	lr

08012152 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012152:	b580      	push	{r7, lr}
 8012154:	b084      	sub	sp, #16
 8012156:	af00      	add	r7, sp, #0
 8012158:	6078      	str	r0, [r7, #4]
 801215a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012162:	2b01      	cmp	r3, #1
 8012164:	d101      	bne.n	801216a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012166:	2302      	movs	r3, #2
 8012168:	e02d      	b.n	80121c6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	2201      	movs	r2, #1
 801216e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012172:	687b      	ldr	r3, [r7, #4]
 8012174:	2224      	movs	r2, #36	@ 0x24
 8012176:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801217a:	687b      	ldr	r3, [r7, #4]
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012182:	687b      	ldr	r3, [r7, #4]
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	681a      	ldr	r2, [r3, #0]
 8012188:	687b      	ldr	r3, [r7, #4]
 801218a:	681b      	ldr	r3, [r3, #0]
 801218c:	f022 0201 	bic.w	r2, r2, #1
 8012190:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	681b      	ldr	r3, [r3, #0]
 8012196:	689b      	ldr	r3, [r3, #8]
 8012198:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	683a      	ldr	r2, [r7, #0]
 80121a2:	430a      	orrs	r2, r1
 80121a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80121a6:	6878      	ldr	r0, [r7, #4]
 80121a8:	f000 f850 	bl	801224c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	68fa      	ldr	r2, [r7, #12]
 80121b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	2220      	movs	r2, #32
 80121b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	2200      	movs	r2, #0
 80121c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80121c4:	2300      	movs	r3, #0
}
 80121c6:	4618      	mov	r0, r3
 80121c8:	3710      	adds	r7, #16
 80121ca:	46bd      	mov	sp, r7
 80121cc:	bd80      	pop	{r7, pc}

080121ce <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80121ce:	b580      	push	{r7, lr}
 80121d0:	b084      	sub	sp, #16
 80121d2:	af00      	add	r7, sp, #0
 80121d4:	6078      	str	r0, [r7, #4]
 80121d6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80121d8:	687b      	ldr	r3, [r7, #4]
 80121da:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80121de:	2b01      	cmp	r3, #1
 80121e0:	d101      	bne.n	80121e6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80121e2:	2302      	movs	r3, #2
 80121e4:	e02d      	b.n	8012242 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	2201      	movs	r2, #1
 80121ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2224      	movs	r2, #36	@ 0x24
 80121f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	681b      	ldr	r3, [r3, #0]
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	681a      	ldr	r2, [r3, #0]
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	f022 0201 	bic.w	r2, r2, #1
 801220c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	681b      	ldr	r3, [r3, #0]
 8012212:	689b      	ldr	r3, [r3, #8]
 8012214:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8012218:	687b      	ldr	r3, [r7, #4]
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	683a      	ldr	r2, [r7, #0]
 801221e:	430a      	orrs	r2, r1
 8012220:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012222:	6878      	ldr	r0, [r7, #4]
 8012224:	f000 f812 	bl	801224c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	681b      	ldr	r3, [r3, #0]
 801222c:	68fa      	ldr	r2, [r7, #12]
 801222e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	2220      	movs	r2, #32
 8012234:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012238:	687b      	ldr	r3, [r7, #4]
 801223a:	2200      	movs	r2, #0
 801223c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012240:	2300      	movs	r3, #0
}
 8012242:	4618      	mov	r0, r3
 8012244:	3710      	adds	r7, #16
 8012246:	46bd      	mov	sp, r7
 8012248:	bd80      	pop	{r7, pc}
	...

0801224c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801224c:	b480      	push	{r7}
 801224e:	b085      	sub	sp, #20
 8012250:	af00      	add	r7, sp, #0
 8012252:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012258:	2b00      	cmp	r3, #0
 801225a:	d108      	bne.n	801226e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	2201      	movs	r2, #1
 8012260:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	2201      	movs	r2, #1
 8012268:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801226c:	e031      	b.n	80122d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801226e:	2310      	movs	r3, #16
 8012270:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012272:	2310      	movs	r3, #16
 8012274:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	689b      	ldr	r3, [r3, #8]
 801227c:	0e5b      	lsrs	r3, r3, #25
 801227e:	b2db      	uxtb	r3, r3
 8012280:	f003 0307 	and.w	r3, r3, #7
 8012284:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	689b      	ldr	r3, [r3, #8]
 801228c:	0f5b      	lsrs	r3, r3, #29
 801228e:	b2db      	uxtb	r3, r3
 8012290:	f003 0307 	and.w	r3, r3, #7
 8012294:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012296:	7bbb      	ldrb	r3, [r7, #14]
 8012298:	7b3a      	ldrb	r2, [r7, #12]
 801229a:	4911      	ldr	r1, [pc, #68]	@ (80122e0 <UARTEx_SetNbDataToProcess+0x94>)
 801229c:	5c8a      	ldrb	r2, [r1, r2]
 801229e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80122a2:	7b3a      	ldrb	r2, [r7, #12]
 80122a4:	490f      	ldr	r1, [pc, #60]	@ (80122e4 <UARTEx_SetNbDataToProcess+0x98>)
 80122a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80122a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80122ac:	b29a      	uxth	r2, r3
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80122b4:	7bfb      	ldrb	r3, [r7, #15]
 80122b6:	7b7a      	ldrb	r2, [r7, #13]
 80122b8:	4909      	ldr	r1, [pc, #36]	@ (80122e0 <UARTEx_SetNbDataToProcess+0x94>)
 80122ba:	5c8a      	ldrb	r2, [r1, r2]
 80122bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80122c0:	7b7a      	ldrb	r2, [r7, #13]
 80122c2:	4908      	ldr	r1, [pc, #32]	@ (80122e4 <UARTEx_SetNbDataToProcess+0x98>)
 80122c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80122c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80122ca:	b29a      	uxth	r2, r3
 80122cc:	687b      	ldr	r3, [r7, #4]
 80122ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80122d2:	bf00      	nop
 80122d4:	3714      	adds	r7, #20
 80122d6:	46bd      	mov	sp, r7
 80122d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122dc:	4770      	bx	lr
 80122de:	bf00      	nop
 80122e0:	08018b3c 	.word	0x08018b3c
 80122e4:	08018b44 	.word	0x08018b44

080122e8 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80122e8:	b580      	push	{r7, lr}
 80122ea:	b082      	sub	sp, #8
 80122ec:	af00      	add	r7, sp, #0
 80122ee:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d101      	bne.n	80122fa <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 80122f6:	2301      	movs	r3, #1
 80122f8:	e03c      	b.n	8012374 <HAL_USART_Init+0x8c>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 80122fa:	687b      	ldr	r3, [r7, #4]
 80122fc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8012300:	b2db      	uxtb	r3, r3
 8012302:	2b00      	cmp	r3, #0
 8012304:	d106      	bne.n	8012314 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	2200      	movs	r2, #0
 801230a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 801230e:	6878      	ldr	r0, [r7, #4]
 8012310:	f7f5 f8b4 	bl	800747c <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	2202      	movs	r2, #2
 8012318:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	681a      	ldr	r2, [r3, #0]
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	681b      	ldr	r3, [r3, #0]
 8012326:	f022 0201 	bic.w	r2, r2, #1
 801232a:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 801232c:	6878      	ldr	r0, [r7, #4]
 801232e:	f000 f85b 	bl	80123e8 <USART_SetConfig>
 8012332:	4603      	mov	r3, r0
 8012334:	2b01      	cmp	r3, #1
 8012336:	d101      	bne.n	801233c <HAL_USART_Init+0x54>
  {
    return HAL_ERROR;
 8012338:	2301      	movs	r3, #1
 801233a:	e01b      	b.n	8012374 <HAL_USART_Init+0x8c>

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.
  */
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	685a      	ldr	r2, [r3, #4]
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 801234a:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 801234c:	687b      	ldr	r3, [r7, #4]
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	689a      	ldr	r2, [r3, #8]
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801235a:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 801235c:	687b      	ldr	r3, [r7, #4]
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	681a      	ldr	r2, [r3, #0]
 8012362:	687b      	ldr	r3, [r7, #4]
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	f042 0201 	orr.w	r2, r2, #1
 801236a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 801236c:	6878      	ldr	r0, [r7, #4]
 801236e:	f000 fddd 	bl	8012f2c <USART_CheckIdleState>
 8012372:	4603      	mov	r3, r0
}
 8012374:	4618      	mov	r0, r3
 8012376:	3708      	adds	r7, #8
 8012378:	46bd      	mov	sp, r7
 801237a:	bd80      	pop	{r7, pc}

0801237c <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 801237c:	b580      	push	{r7, lr}
 801237e:	b084      	sub	sp, #16
 8012380:	af00      	add	r7, sp, #0
 8012382:	60f8      	str	r0, [r7, #12]
 8012384:	60b9      	str	r1, [r7, #8]
 8012386:	603b      	str	r3, [r7, #0]
 8012388:	4613      	mov	r3, r2
 801238a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 801238c:	e018      	b.n	80123c0 <USART_WaitOnFlagUntilTimeout+0x44>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801238e:	69bb      	ldr	r3, [r7, #24]
 8012390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012394:	d014      	beq.n	80123c0 <USART_WaitOnFlagUntilTimeout+0x44>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012396:	f7f5 fb45 	bl	8007a24 <HAL_GetTick>
 801239a:	4602      	mov	r2, r0
 801239c:	683b      	ldr	r3, [r7, #0]
 801239e:	1ad3      	subs	r3, r2, r3
 80123a0:	69ba      	ldr	r2, [r7, #24]
 80123a2:	429a      	cmp	r2, r3
 80123a4:	d302      	bcc.n	80123ac <USART_WaitOnFlagUntilTimeout+0x30>
 80123a6:	69bb      	ldr	r3, [r7, #24]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d109      	bne.n	80123c0 <USART_WaitOnFlagUntilTimeout+0x44>
      {
        husart->State = HAL_USART_STATE_READY;
 80123ac:	68fb      	ldr	r3, [r7, #12]
 80123ae:	2201      	movs	r2, #1
 80123b0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 80123b4:	68fb      	ldr	r3, [r7, #12]
 80123b6:	2200      	movs	r2, #0
 80123b8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 80123bc:	2303      	movs	r3, #3
 80123be:	e00f      	b.n	80123e0 <USART_WaitOnFlagUntilTimeout+0x64>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	69da      	ldr	r2, [r3, #28]
 80123c6:	68bb      	ldr	r3, [r7, #8]
 80123c8:	4013      	ands	r3, r2
 80123ca:	68ba      	ldr	r2, [r7, #8]
 80123cc:	429a      	cmp	r2, r3
 80123ce:	bf0c      	ite	eq
 80123d0:	2301      	moveq	r3, #1
 80123d2:	2300      	movne	r3, #0
 80123d4:	b2db      	uxtb	r3, r3
 80123d6:	461a      	mov	r2, r3
 80123d8:	79fb      	ldrb	r3, [r7, #7]
 80123da:	429a      	cmp	r2, r3
 80123dc:	d0d7      	beq.n	801238e <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80123de:	2300      	movs	r3, #0
}
 80123e0:	4618      	mov	r0, r3
 80123e2:	3710      	adds	r7, #16
 80123e4:	46bd      	mov	sp, r7
 80123e6:	bd80      	pop	{r7, pc}

080123e8 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 80123e8:	b580      	push	{r7, lr}
 80123ea:	b08e      	sub	sp, #56	@ 0x38
 80123ec:	af00      	add	r7, sp, #0
 80123ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 80123f0:	2300      	movs	r3, #0
 80123f2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 80123f6:	2300      	movs	r3, #0
 80123f8:	633b      	str	r3, [r7, #48]	@ 0x30
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	689a      	ldr	r2, [r3, #8]
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	691b      	ldr	r3, [r3, #16]
 8012402:	431a      	orrs	r2, r3
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	695b      	ldr	r3, [r3, #20]
 8012408:	4313      	orrs	r3, r2
 801240a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801240e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	681b      	ldr	r3, [r3, #0]
 8012414:	681a      	ldr	r2, [r3, #0]
 8012416:	4bc9      	ldr	r3, [pc, #804]	@ (801273c <USART_SetConfig+0x354>)
 8012418:	4013      	ands	r3, r2
 801241a:	687a      	ldr	r2, [r7, #4]
 801241c:	6812      	ldr	r2, [r2, #0]
 801241e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012420:	430b      	orrs	r3, r1
 8012422:	6013      	str	r3, [r2, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 8012424:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012428:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	6a1b      	ldr	r3, [r3, #32]
 801242e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012430:	4313      	orrs	r3, r2
 8012432:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8012434:	687b      	ldr	r3, [r7, #4]
 8012436:	699a      	ldr	r2, [r3, #24]
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	69db      	ldr	r3, [r3, #28]
 801243c:	4313      	orrs	r3, r2
 801243e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012440:	4313      	orrs	r3, r2
 8012442:	62fb      	str	r3, [r7, #44]	@ 0x2c
  tmpreg |= (uint32_t)husart->Init.StopBits;
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	68db      	ldr	r3, [r3, #12]
 8012448:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801244a:	4313      	orrs	r3, r2
 801244c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	685a      	ldr	r2, [r3, #4]
 8012454:	4bba      	ldr	r3, [pc, #744]	@ (8012740 <USART_SetConfig+0x358>)
 8012456:	4013      	ands	r3, r2
 8012458:	687a      	ldr	r2, [r7, #4]
 801245a:	6812      	ldr	r2, [r2, #0]
 801245c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801245e:	430b      	orrs	r3, r1
 8012460:	6053      	str	r3, [r2, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012468:	f023 010f 	bic.w	r1, r3, #15
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012470:	687b      	ldr	r3, [r7, #4]
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	430a      	orrs	r2, r1
 8012476:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	4ab1      	ldr	r2, [pc, #708]	@ (8012744 <USART_SetConfig+0x35c>)
 801247e:	4293      	cmp	r3, r2
 8012480:	d176      	bne.n	8012570 <USART_SetConfig+0x188>
 8012482:	4bb1      	ldr	r3, [pc, #708]	@ (8012748 <USART_SetConfig+0x360>)
 8012484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012486:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801248a:	2b28      	cmp	r3, #40	@ 0x28
 801248c:	d86c      	bhi.n	8012568 <USART_SetConfig+0x180>
 801248e:	a201      	add	r2, pc, #4	@ (adr r2, 8012494 <USART_SetConfig+0xac>)
 8012490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012494:	08012539 	.word	0x08012539
 8012498:	08012569 	.word	0x08012569
 801249c:	08012569 	.word	0x08012569
 80124a0:	08012569 	.word	0x08012569
 80124a4:	08012569 	.word	0x08012569
 80124a8:	08012569 	.word	0x08012569
 80124ac:	08012569 	.word	0x08012569
 80124b0:	08012569 	.word	0x08012569
 80124b4:	08012541 	.word	0x08012541
 80124b8:	08012569 	.word	0x08012569
 80124bc:	08012569 	.word	0x08012569
 80124c0:	08012569 	.word	0x08012569
 80124c4:	08012569 	.word	0x08012569
 80124c8:	08012569 	.word	0x08012569
 80124cc:	08012569 	.word	0x08012569
 80124d0:	08012569 	.word	0x08012569
 80124d4:	08012549 	.word	0x08012549
 80124d8:	08012569 	.word	0x08012569
 80124dc:	08012569 	.word	0x08012569
 80124e0:	08012569 	.word	0x08012569
 80124e4:	08012569 	.word	0x08012569
 80124e8:	08012569 	.word	0x08012569
 80124ec:	08012569 	.word	0x08012569
 80124f0:	08012569 	.word	0x08012569
 80124f4:	08012551 	.word	0x08012551
 80124f8:	08012569 	.word	0x08012569
 80124fc:	08012569 	.word	0x08012569
 8012500:	08012569 	.word	0x08012569
 8012504:	08012569 	.word	0x08012569
 8012508:	08012569 	.word	0x08012569
 801250c:	08012569 	.word	0x08012569
 8012510:	08012569 	.word	0x08012569
 8012514:	08012559 	.word	0x08012559
 8012518:	08012569 	.word	0x08012569
 801251c:	08012569 	.word	0x08012569
 8012520:	08012569 	.word	0x08012569
 8012524:	08012569 	.word	0x08012569
 8012528:	08012569 	.word	0x08012569
 801252c:	08012569 	.word	0x08012569
 8012530:	08012569 	.word	0x08012569
 8012534:	08012561 	.word	0x08012561
 8012538:	2301      	movs	r3, #1
 801253a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801253e:	e18e      	b.n	801285e <USART_SetConfig+0x476>
 8012540:	2302      	movs	r3, #2
 8012542:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012546:	e18a      	b.n	801285e <USART_SetConfig+0x476>
 8012548:	2304      	movs	r3, #4
 801254a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801254e:	e186      	b.n	801285e <USART_SetConfig+0x476>
 8012550:	2308      	movs	r3, #8
 8012552:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012556:	e182      	b.n	801285e <USART_SetConfig+0x476>
 8012558:	2310      	movs	r3, #16
 801255a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801255e:	e17e      	b.n	801285e <USART_SetConfig+0x476>
 8012560:	2320      	movs	r3, #32
 8012562:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012566:	e17a      	b.n	801285e <USART_SetConfig+0x476>
 8012568:	2340      	movs	r3, #64	@ 0x40
 801256a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801256e:	e176      	b.n	801285e <USART_SetConfig+0x476>
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	4a75      	ldr	r2, [pc, #468]	@ (801274c <USART_SetConfig+0x364>)
 8012576:	4293      	cmp	r3, r2
 8012578:	d130      	bne.n	80125dc <USART_SetConfig+0x1f4>
 801257a:	4b73      	ldr	r3, [pc, #460]	@ (8012748 <USART_SetConfig+0x360>)
 801257c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801257e:	f003 0307 	and.w	r3, r3, #7
 8012582:	2b05      	cmp	r3, #5
 8012584:	d826      	bhi.n	80125d4 <USART_SetConfig+0x1ec>
 8012586:	a201      	add	r2, pc, #4	@ (adr r2, 801258c <USART_SetConfig+0x1a4>)
 8012588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801258c:	080125a5 	.word	0x080125a5
 8012590:	080125ad 	.word	0x080125ad
 8012594:	080125b5 	.word	0x080125b5
 8012598:	080125bd 	.word	0x080125bd
 801259c:	080125c5 	.word	0x080125c5
 80125a0:	080125cd 	.word	0x080125cd
 80125a4:	2300      	movs	r3, #0
 80125a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80125aa:	e158      	b.n	801285e <USART_SetConfig+0x476>
 80125ac:	2302      	movs	r3, #2
 80125ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80125b2:	e154      	b.n	801285e <USART_SetConfig+0x476>
 80125b4:	2304      	movs	r3, #4
 80125b6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80125ba:	e150      	b.n	801285e <USART_SetConfig+0x476>
 80125bc:	2308      	movs	r3, #8
 80125be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80125c2:	e14c      	b.n	801285e <USART_SetConfig+0x476>
 80125c4:	2310      	movs	r3, #16
 80125c6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80125ca:	e148      	b.n	801285e <USART_SetConfig+0x476>
 80125cc:	2320      	movs	r3, #32
 80125ce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80125d2:	e144      	b.n	801285e <USART_SetConfig+0x476>
 80125d4:	2340      	movs	r3, #64	@ 0x40
 80125d6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80125da:	e140      	b.n	801285e <USART_SetConfig+0x476>
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	4a5b      	ldr	r2, [pc, #364]	@ (8012750 <USART_SetConfig+0x368>)
 80125e2:	4293      	cmp	r3, r2
 80125e4:	d130      	bne.n	8012648 <USART_SetConfig+0x260>
 80125e6:	4b58      	ldr	r3, [pc, #352]	@ (8012748 <USART_SetConfig+0x360>)
 80125e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80125ea:	f003 0307 	and.w	r3, r3, #7
 80125ee:	2b05      	cmp	r3, #5
 80125f0:	d826      	bhi.n	8012640 <USART_SetConfig+0x258>
 80125f2:	a201      	add	r2, pc, #4	@ (adr r2, 80125f8 <USART_SetConfig+0x210>)
 80125f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80125f8:	08012611 	.word	0x08012611
 80125fc:	08012619 	.word	0x08012619
 8012600:	08012621 	.word	0x08012621
 8012604:	08012629 	.word	0x08012629
 8012608:	08012631 	.word	0x08012631
 801260c:	08012639 	.word	0x08012639
 8012610:	2300      	movs	r3, #0
 8012612:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012616:	e122      	b.n	801285e <USART_SetConfig+0x476>
 8012618:	2302      	movs	r3, #2
 801261a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801261e:	e11e      	b.n	801285e <USART_SetConfig+0x476>
 8012620:	2304      	movs	r3, #4
 8012622:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012626:	e11a      	b.n	801285e <USART_SetConfig+0x476>
 8012628:	2308      	movs	r3, #8
 801262a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801262e:	e116      	b.n	801285e <USART_SetConfig+0x476>
 8012630:	2310      	movs	r3, #16
 8012632:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012636:	e112      	b.n	801285e <USART_SetConfig+0x476>
 8012638:	2320      	movs	r3, #32
 801263a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801263e:	e10e      	b.n	801285e <USART_SetConfig+0x476>
 8012640:	2340      	movs	r3, #64	@ 0x40
 8012642:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012646:	e10a      	b.n	801285e <USART_SetConfig+0x476>
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	4a41      	ldr	r2, [pc, #260]	@ (8012754 <USART_SetConfig+0x36c>)
 801264e:	4293      	cmp	r3, r2
 8012650:	f040 8086 	bne.w	8012760 <USART_SetConfig+0x378>
 8012654:	4b3c      	ldr	r3, [pc, #240]	@ (8012748 <USART_SetConfig+0x360>)
 8012656:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012658:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801265c:	2b28      	cmp	r3, #40	@ 0x28
 801265e:	d87b      	bhi.n	8012758 <USART_SetConfig+0x370>
 8012660:	a201      	add	r2, pc, #4	@ (adr r2, 8012668 <USART_SetConfig+0x280>)
 8012662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012666:	bf00      	nop
 8012668:	0801270d 	.word	0x0801270d
 801266c:	08012759 	.word	0x08012759
 8012670:	08012759 	.word	0x08012759
 8012674:	08012759 	.word	0x08012759
 8012678:	08012759 	.word	0x08012759
 801267c:	08012759 	.word	0x08012759
 8012680:	08012759 	.word	0x08012759
 8012684:	08012759 	.word	0x08012759
 8012688:	08012715 	.word	0x08012715
 801268c:	08012759 	.word	0x08012759
 8012690:	08012759 	.word	0x08012759
 8012694:	08012759 	.word	0x08012759
 8012698:	08012759 	.word	0x08012759
 801269c:	08012759 	.word	0x08012759
 80126a0:	08012759 	.word	0x08012759
 80126a4:	08012759 	.word	0x08012759
 80126a8:	0801271d 	.word	0x0801271d
 80126ac:	08012759 	.word	0x08012759
 80126b0:	08012759 	.word	0x08012759
 80126b4:	08012759 	.word	0x08012759
 80126b8:	08012759 	.word	0x08012759
 80126bc:	08012759 	.word	0x08012759
 80126c0:	08012759 	.word	0x08012759
 80126c4:	08012759 	.word	0x08012759
 80126c8:	08012725 	.word	0x08012725
 80126cc:	08012759 	.word	0x08012759
 80126d0:	08012759 	.word	0x08012759
 80126d4:	08012759 	.word	0x08012759
 80126d8:	08012759 	.word	0x08012759
 80126dc:	08012759 	.word	0x08012759
 80126e0:	08012759 	.word	0x08012759
 80126e4:	08012759 	.word	0x08012759
 80126e8:	0801272d 	.word	0x0801272d
 80126ec:	08012759 	.word	0x08012759
 80126f0:	08012759 	.word	0x08012759
 80126f4:	08012759 	.word	0x08012759
 80126f8:	08012759 	.word	0x08012759
 80126fc:	08012759 	.word	0x08012759
 8012700:	08012759 	.word	0x08012759
 8012704:	08012759 	.word	0x08012759
 8012708:	08012735 	.word	0x08012735
 801270c:	2301      	movs	r3, #1
 801270e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012712:	e0a4      	b.n	801285e <USART_SetConfig+0x476>
 8012714:	2302      	movs	r3, #2
 8012716:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801271a:	e0a0      	b.n	801285e <USART_SetConfig+0x476>
 801271c:	2304      	movs	r3, #4
 801271e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012722:	e09c      	b.n	801285e <USART_SetConfig+0x476>
 8012724:	2308      	movs	r3, #8
 8012726:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801272a:	e098      	b.n	801285e <USART_SetConfig+0x476>
 801272c:	2310      	movs	r3, #16
 801272e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012732:	e094      	b.n	801285e <USART_SetConfig+0x476>
 8012734:	2320      	movs	r3, #32
 8012736:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801273a:	e090      	b.n	801285e <USART_SetConfig+0x476>
 801273c:	cfff69f3 	.word	0xcfff69f3
 8012740:	ffffc0f6 	.word	0xffffc0f6
 8012744:	40011000 	.word	0x40011000
 8012748:	58024400 	.word	0x58024400
 801274c:	40004400 	.word	0x40004400
 8012750:	40004800 	.word	0x40004800
 8012754:	40011400 	.word	0x40011400
 8012758:	2340      	movs	r3, #64	@ 0x40
 801275a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801275e:	e07e      	b.n	801285e <USART_SetConfig+0x476>
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	681b      	ldr	r3, [r3, #0]
 8012764:	4ab5      	ldr	r2, [pc, #724]	@ (8012a3c <USART_SetConfig+0x654>)
 8012766:	4293      	cmp	r3, r2
 8012768:	d176      	bne.n	8012858 <USART_SetConfig+0x470>
 801276a:	4bb5      	ldr	r3, [pc, #724]	@ (8012a40 <USART_SetConfig+0x658>)
 801276c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801276e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012772:	2b28      	cmp	r3, #40	@ 0x28
 8012774:	d86c      	bhi.n	8012850 <USART_SetConfig+0x468>
 8012776:	a201      	add	r2, pc, #4	@ (adr r2, 801277c <USART_SetConfig+0x394>)
 8012778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801277c:	08012821 	.word	0x08012821
 8012780:	08012851 	.word	0x08012851
 8012784:	08012851 	.word	0x08012851
 8012788:	08012851 	.word	0x08012851
 801278c:	08012851 	.word	0x08012851
 8012790:	08012851 	.word	0x08012851
 8012794:	08012851 	.word	0x08012851
 8012798:	08012851 	.word	0x08012851
 801279c:	08012829 	.word	0x08012829
 80127a0:	08012851 	.word	0x08012851
 80127a4:	08012851 	.word	0x08012851
 80127a8:	08012851 	.word	0x08012851
 80127ac:	08012851 	.word	0x08012851
 80127b0:	08012851 	.word	0x08012851
 80127b4:	08012851 	.word	0x08012851
 80127b8:	08012851 	.word	0x08012851
 80127bc:	08012831 	.word	0x08012831
 80127c0:	08012851 	.word	0x08012851
 80127c4:	08012851 	.word	0x08012851
 80127c8:	08012851 	.word	0x08012851
 80127cc:	08012851 	.word	0x08012851
 80127d0:	08012851 	.word	0x08012851
 80127d4:	08012851 	.word	0x08012851
 80127d8:	08012851 	.word	0x08012851
 80127dc:	08012839 	.word	0x08012839
 80127e0:	08012851 	.word	0x08012851
 80127e4:	08012851 	.word	0x08012851
 80127e8:	08012851 	.word	0x08012851
 80127ec:	08012851 	.word	0x08012851
 80127f0:	08012851 	.word	0x08012851
 80127f4:	08012851 	.word	0x08012851
 80127f8:	08012851 	.word	0x08012851
 80127fc:	08012841 	.word	0x08012841
 8012800:	08012851 	.word	0x08012851
 8012804:	08012851 	.word	0x08012851
 8012808:	08012851 	.word	0x08012851
 801280c:	08012851 	.word	0x08012851
 8012810:	08012851 	.word	0x08012851
 8012814:	08012851 	.word	0x08012851
 8012818:	08012851 	.word	0x08012851
 801281c:	08012849 	.word	0x08012849
 8012820:	2301      	movs	r3, #1
 8012822:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012826:	e01a      	b.n	801285e <USART_SetConfig+0x476>
 8012828:	2302      	movs	r3, #2
 801282a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801282e:	e016      	b.n	801285e <USART_SetConfig+0x476>
 8012830:	2304      	movs	r3, #4
 8012832:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012836:	e012      	b.n	801285e <USART_SetConfig+0x476>
 8012838:	2308      	movs	r3, #8
 801283a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801283e:	e00e      	b.n	801285e <USART_SetConfig+0x476>
 8012840:	2310      	movs	r3, #16
 8012842:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012846:	e00a      	b.n	801285e <USART_SetConfig+0x476>
 8012848:	2320      	movs	r3, #32
 801284a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801284e:	e006      	b.n	801285e <USART_SetConfig+0x476>
 8012850:	2340      	movs	r3, #64	@ 0x40
 8012852:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8012856:	e002      	b.n	801285e <USART_SetConfig+0x476>
 8012858:	2340      	movs	r3, #64	@ 0x40
 801285a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  switch (clocksource)
 801285e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012862:	2b20      	cmp	r3, #32
 8012864:	f200 832f 	bhi.w	8012ec6 <USART_SetConfig+0xade>
 8012868:	a201      	add	r2, pc, #4	@ (adr r2, 8012870 <USART_SetConfig+0x488>)
 801286a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801286e:	bf00      	nop
 8012870:	080128f5 	.word	0x080128f5
 8012874:	080129ab 	.word	0x080129ab
 8012878:	08012a6b 	.word	0x08012a6b
 801287c:	08012ec7 	.word	0x08012ec7
 8012880:	08012b25 	.word	0x08012b25
 8012884:	08012ec7 	.word	0x08012ec7
 8012888:	08012ec7 	.word	0x08012ec7
 801288c:	08012ec7 	.word	0x08012ec7
 8012890:	08012bdf 	.word	0x08012bdf
 8012894:	08012ec7 	.word	0x08012ec7
 8012898:	08012ec7 	.word	0x08012ec7
 801289c:	08012ec7 	.word	0x08012ec7
 80128a0:	08012ec7 	.word	0x08012ec7
 80128a4:	08012ec7 	.word	0x08012ec7
 80128a8:	08012ec7 	.word	0x08012ec7
 80128ac:	08012ec7 	.word	0x08012ec7
 80128b0:	08012d57 	.word	0x08012d57
 80128b4:	08012ec7 	.word	0x08012ec7
 80128b8:	08012ec7 	.word	0x08012ec7
 80128bc:	08012ec7 	.word	0x08012ec7
 80128c0:	08012ec7 	.word	0x08012ec7
 80128c4:	08012ec7 	.word	0x08012ec7
 80128c8:	08012ec7 	.word	0x08012ec7
 80128cc:	08012ec7 	.word	0x08012ec7
 80128d0:	08012ec7 	.word	0x08012ec7
 80128d4:	08012ec7 	.word	0x08012ec7
 80128d8:	08012ec7 	.word	0x08012ec7
 80128dc:	08012ec7 	.word	0x08012ec7
 80128e0:	08012ec7 	.word	0x08012ec7
 80128e4:	08012ec7 	.word	0x08012ec7
 80128e8:	08012ec7 	.word	0x08012ec7
 80128ec:	08012ec7 	.word	0x08012ec7
 80128f0:	08012e15 	.word	0x08012e15
  {
    case USART_CLOCKSOURCE_D2PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 80128f4:	f7f7 fee8 	bl	800a6c8 <HAL_RCC_GetPCLK1Freq>
 80128f8:	62b8      	str	r0, [r7, #40]	@ 0x28
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d044      	beq.n	801298c <USART_SetConfig+0x5a4>
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012906:	2b01      	cmp	r3, #1
 8012908:	d03e      	beq.n	8012988 <USART_SetConfig+0x5a0>
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801290e:	2b02      	cmp	r3, #2
 8012910:	d038      	beq.n	8012984 <USART_SetConfig+0x59c>
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012916:	2b03      	cmp	r3, #3
 8012918:	d032      	beq.n	8012980 <USART_SetConfig+0x598>
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801291e:	2b04      	cmp	r3, #4
 8012920:	d02c      	beq.n	801297c <USART_SetConfig+0x594>
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012926:	2b05      	cmp	r3, #5
 8012928:	d026      	beq.n	8012978 <USART_SetConfig+0x590>
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801292e:	2b06      	cmp	r3, #6
 8012930:	d020      	beq.n	8012974 <USART_SetConfig+0x58c>
 8012932:	687b      	ldr	r3, [r7, #4]
 8012934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012936:	2b07      	cmp	r3, #7
 8012938:	d01a      	beq.n	8012970 <USART_SetConfig+0x588>
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801293e:	2b08      	cmp	r3, #8
 8012940:	d014      	beq.n	801296c <USART_SetConfig+0x584>
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012946:	2b09      	cmp	r3, #9
 8012948:	d00e      	beq.n	8012968 <USART_SetConfig+0x580>
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801294e:	2b0a      	cmp	r3, #10
 8012950:	d008      	beq.n	8012964 <USART_SetConfig+0x57c>
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012956:	2b0b      	cmp	r3, #11
 8012958:	d102      	bne.n	8012960 <USART_SetConfig+0x578>
 801295a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801295e:	e016      	b.n	801298e <USART_SetConfig+0x5a6>
 8012960:	2301      	movs	r3, #1
 8012962:	e014      	b.n	801298e <USART_SetConfig+0x5a6>
 8012964:	2380      	movs	r3, #128	@ 0x80
 8012966:	e012      	b.n	801298e <USART_SetConfig+0x5a6>
 8012968:	2340      	movs	r3, #64	@ 0x40
 801296a:	e010      	b.n	801298e <USART_SetConfig+0x5a6>
 801296c:	2320      	movs	r3, #32
 801296e:	e00e      	b.n	801298e <USART_SetConfig+0x5a6>
 8012970:	2310      	movs	r3, #16
 8012972:	e00c      	b.n	801298e <USART_SetConfig+0x5a6>
 8012974:	230c      	movs	r3, #12
 8012976:	e00a      	b.n	801298e <USART_SetConfig+0x5a6>
 8012978:	230a      	movs	r3, #10
 801297a:	e008      	b.n	801298e <USART_SetConfig+0x5a6>
 801297c:	2308      	movs	r3, #8
 801297e:	e006      	b.n	801298e <USART_SetConfig+0x5a6>
 8012980:	2306      	movs	r3, #6
 8012982:	e004      	b.n	801298e <USART_SetConfig+0x5a6>
 8012984:	2304      	movs	r3, #4
 8012986:	e002      	b.n	801298e <USART_SetConfig+0x5a6>
 8012988:	2302      	movs	r3, #2
 801298a:	e000      	b.n	801298e <USART_SetConfig+0x5a6>
 801298c:	2301      	movs	r3, #1
 801298e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012990:	fbb2 f3f3 	udiv	r3, r2, r3
 8012994:	005a      	lsls	r2, r3, #1
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	685b      	ldr	r3, [r3, #4]
 801299a:	085b      	lsrs	r3, r3, #1
 801299c:	441a      	add	r2, r3
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	685b      	ldr	r3, [r3, #4]
 80129a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80129a6:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 80129a8:	e291      	b.n	8012ece <USART_SetConfig+0xae6>
    case USART_CLOCKSOURCE_D2PCLK2:
      pclk = HAL_RCC_GetPCLK2Freq();
 80129aa:	f7f7 fea3 	bl	800a6f4 <HAL_RCC_GetPCLK2Freq>
 80129ae:	62b8      	str	r0, [r7, #40]	@ 0x28
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d049      	beq.n	8012a4c <USART_SetConfig+0x664>
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129bc:	2b01      	cmp	r3, #1
 80129be:	d043      	beq.n	8012a48 <USART_SetConfig+0x660>
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129c4:	2b02      	cmp	r3, #2
 80129c6:	d03d      	beq.n	8012a44 <USART_SetConfig+0x65c>
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129cc:	2b03      	cmp	r3, #3
 80129ce:	d032      	beq.n	8012a36 <USART_SetConfig+0x64e>
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129d4:	2b04      	cmp	r3, #4
 80129d6:	d02c      	beq.n	8012a32 <USART_SetConfig+0x64a>
 80129d8:	687b      	ldr	r3, [r7, #4]
 80129da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129dc:	2b05      	cmp	r3, #5
 80129de:	d026      	beq.n	8012a2e <USART_SetConfig+0x646>
 80129e0:	687b      	ldr	r3, [r7, #4]
 80129e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129e4:	2b06      	cmp	r3, #6
 80129e6:	d020      	beq.n	8012a2a <USART_SetConfig+0x642>
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129ec:	2b07      	cmp	r3, #7
 80129ee:	d01a      	beq.n	8012a26 <USART_SetConfig+0x63e>
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129f4:	2b08      	cmp	r3, #8
 80129f6:	d014      	beq.n	8012a22 <USART_SetConfig+0x63a>
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129fc:	2b09      	cmp	r3, #9
 80129fe:	d00e      	beq.n	8012a1e <USART_SetConfig+0x636>
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a04:	2b0a      	cmp	r3, #10
 8012a06:	d008      	beq.n	8012a1a <USART_SetConfig+0x632>
 8012a08:	687b      	ldr	r3, [r7, #4]
 8012a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a0c:	2b0b      	cmp	r3, #11
 8012a0e:	d102      	bne.n	8012a16 <USART_SetConfig+0x62e>
 8012a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012a14:	e01b      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a16:	2301      	movs	r3, #1
 8012a18:	e019      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a1a:	2380      	movs	r3, #128	@ 0x80
 8012a1c:	e017      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a1e:	2340      	movs	r3, #64	@ 0x40
 8012a20:	e015      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a22:	2320      	movs	r3, #32
 8012a24:	e013      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a26:	2310      	movs	r3, #16
 8012a28:	e011      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a2a:	230c      	movs	r3, #12
 8012a2c:	e00f      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a2e:	230a      	movs	r3, #10
 8012a30:	e00d      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a32:	2308      	movs	r3, #8
 8012a34:	e00b      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a36:	2306      	movs	r3, #6
 8012a38:	e009      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a3a:	bf00      	nop
 8012a3c:	40011c00 	.word	0x40011c00
 8012a40:	58024400 	.word	0x58024400
 8012a44:	2304      	movs	r3, #4
 8012a46:	e002      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a48:	2302      	movs	r3, #2
 8012a4a:	e000      	b.n	8012a4e <USART_SetConfig+0x666>
 8012a4c:	2301      	movs	r3, #1
 8012a4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8012a54:	005a      	lsls	r2, r3, #1
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	685b      	ldr	r3, [r3, #4]
 8012a5a:	085b      	lsrs	r3, r3, #1
 8012a5c:	441a      	add	r2, r3
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	685b      	ldr	r3, [r3, #4]
 8012a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8012a66:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8012a68:	e231      	b.n	8012ece <USART_SetConfig+0xae6>
    case USART_CLOCKSOURCE_PLL2:
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012a6a:	f107 0318 	add.w	r3, r7, #24
 8012a6e:	4618      	mov	r0, r3
 8012a70:	f7f9 fcde 	bl	800c430 <HAL_RCCEx_GetPLL2ClockFreq>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pll2_clocks.PLL2_Q_Frequency, husart->Init.BaudRate,
 8012a74:	69fa      	ldr	r2, [r7, #28]
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	d044      	beq.n	8012b08 <USART_SetConfig+0x720>
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a82:	2b01      	cmp	r3, #1
 8012a84:	d03e      	beq.n	8012b04 <USART_SetConfig+0x71c>
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a8a:	2b02      	cmp	r3, #2
 8012a8c:	d038      	beq.n	8012b00 <USART_SetConfig+0x718>
 8012a8e:	687b      	ldr	r3, [r7, #4]
 8012a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a92:	2b03      	cmp	r3, #3
 8012a94:	d032      	beq.n	8012afc <USART_SetConfig+0x714>
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a9a:	2b04      	cmp	r3, #4
 8012a9c:	d02c      	beq.n	8012af8 <USART_SetConfig+0x710>
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012aa2:	2b05      	cmp	r3, #5
 8012aa4:	d026      	beq.n	8012af4 <USART_SetConfig+0x70c>
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012aaa:	2b06      	cmp	r3, #6
 8012aac:	d020      	beq.n	8012af0 <USART_SetConfig+0x708>
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ab2:	2b07      	cmp	r3, #7
 8012ab4:	d01a      	beq.n	8012aec <USART_SetConfig+0x704>
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012aba:	2b08      	cmp	r3, #8
 8012abc:	d014      	beq.n	8012ae8 <USART_SetConfig+0x700>
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ac2:	2b09      	cmp	r3, #9
 8012ac4:	d00e      	beq.n	8012ae4 <USART_SetConfig+0x6fc>
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012aca:	2b0a      	cmp	r3, #10
 8012acc:	d008      	beq.n	8012ae0 <USART_SetConfig+0x6f8>
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ad2:	2b0b      	cmp	r3, #11
 8012ad4:	d102      	bne.n	8012adc <USART_SetConfig+0x6f4>
 8012ad6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012ada:	e016      	b.n	8012b0a <USART_SetConfig+0x722>
 8012adc:	2301      	movs	r3, #1
 8012ade:	e014      	b.n	8012b0a <USART_SetConfig+0x722>
 8012ae0:	2380      	movs	r3, #128	@ 0x80
 8012ae2:	e012      	b.n	8012b0a <USART_SetConfig+0x722>
 8012ae4:	2340      	movs	r3, #64	@ 0x40
 8012ae6:	e010      	b.n	8012b0a <USART_SetConfig+0x722>
 8012ae8:	2320      	movs	r3, #32
 8012aea:	e00e      	b.n	8012b0a <USART_SetConfig+0x722>
 8012aec:	2310      	movs	r3, #16
 8012aee:	e00c      	b.n	8012b0a <USART_SetConfig+0x722>
 8012af0:	230c      	movs	r3, #12
 8012af2:	e00a      	b.n	8012b0a <USART_SetConfig+0x722>
 8012af4:	230a      	movs	r3, #10
 8012af6:	e008      	b.n	8012b0a <USART_SetConfig+0x722>
 8012af8:	2308      	movs	r3, #8
 8012afa:	e006      	b.n	8012b0a <USART_SetConfig+0x722>
 8012afc:	2306      	movs	r3, #6
 8012afe:	e004      	b.n	8012b0a <USART_SetConfig+0x722>
 8012b00:	2304      	movs	r3, #4
 8012b02:	e002      	b.n	8012b0a <USART_SetConfig+0x722>
 8012b04:	2302      	movs	r3, #2
 8012b06:	e000      	b.n	8012b0a <USART_SetConfig+0x722>
 8012b08:	2301      	movs	r3, #1
 8012b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8012b0e:	005a      	lsls	r2, r3, #1
 8012b10:	687b      	ldr	r3, [r7, #4]
 8012b12:	685b      	ldr	r3, [r3, #4]
 8012b14:	085b      	lsrs	r3, r3, #1
 8012b16:	441a      	add	r2, r3
 8012b18:	687b      	ldr	r3, [r7, #4]
 8012b1a:	685b      	ldr	r3, [r3, #4]
 8012b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012b20:	633b      	str	r3, [r7, #48]	@ 0x30
                                                husart->Init.ClockPrescaler));
      break;
 8012b22:	e1d4      	b.n	8012ece <USART_SetConfig+0xae6>
    case USART_CLOCKSOURCE_PLL3:
      HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012b24:	f107 030c 	add.w	r3, r7, #12
 8012b28:	4618      	mov	r0, r3
 8012b2a:	f7f9 fdd5 	bl	800c6d8 <HAL_RCCEx_GetPLL3ClockFreq>
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pll3_clocks.PLL3_Q_Frequency, husart->Init.BaudRate,
 8012b2e:	693a      	ldr	r2, [r7, #16]
 8012b30:	687b      	ldr	r3, [r7, #4]
 8012b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d044      	beq.n	8012bc2 <USART_SetConfig+0x7da>
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b3c:	2b01      	cmp	r3, #1
 8012b3e:	d03e      	beq.n	8012bbe <USART_SetConfig+0x7d6>
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b44:	2b02      	cmp	r3, #2
 8012b46:	d038      	beq.n	8012bba <USART_SetConfig+0x7d2>
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b4c:	2b03      	cmp	r3, #3
 8012b4e:	d032      	beq.n	8012bb6 <USART_SetConfig+0x7ce>
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b54:	2b04      	cmp	r3, #4
 8012b56:	d02c      	beq.n	8012bb2 <USART_SetConfig+0x7ca>
 8012b58:	687b      	ldr	r3, [r7, #4]
 8012b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b5c:	2b05      	cmp	r3, #5
 8012b5e:	d026      	beq.n	8012bae <USART_SetConfig+0x7c6>
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b64:	2b06      	cmp	r3, #6
 8012b66:	d020      	beq.n	8012baa <USART_SetConfig+0x7c2>
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b6c:	2b07      	cmp	r3, #7
 8012b6e:	d01a      	beq.n	8012ba6 <USART_SetConfig+0x7be>
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b74:	2b08      	cmp	r3, #8
 8012b76:	d014      	beq.n	8012ba2 <USART_SetConfig+0x7ba>
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b7c:	2b09      	cmp	r3, #9
 8012b7e:	d00e      	beq.n	8012b9e <USART_SetConfig+0x7b6>
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b84:	2b0a      	cmp	r3, #10
 8012b86:	d008      	beq.n	8012b9a <USART_SetConfig+0x7b2>
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012b8c:	2b0b      	cmp	r3, #11
 8012b8e:	d102      	bne.n	8012b96 <USART_SetConfig+0x7ae>
 8012b90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012b94:	e016      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012b96:	2301      	movs	r3, #1
 8012b98:	e014      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012b9a:	2380      	movs	r3, #128	@ 0x80
 8012b9c:	e012      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012b9e:	2340      	movs	r3, #64	@ 0x40
 8012ba0:	e010      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012ba2:	2320      	movs	r3, #32
 8012ba4:	e00e      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012ba6:	2310      	movs	r3, #16
 8012ba8:	e00c      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012baa:	230c      	movs	r3, #12
 8012bac:	e00a      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012bae:	230a      	movs	r3, #10
 8012bb0:	e008      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012bb2:	2308      	movs	r3, #8
 8012bb4:	e006      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012bb6:	2306      	movs	r3, #6
 8012bb8:	e004      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012bba:	2304      	movs	r3, #4
 8012bbc:	e002      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012bbe:	2302      	movs	r3, #2
 8012bc0:	e000      	b.n	8012bc4 <USART_SetConfig+0x7dc>
 8012bc2:	2301      	movs	r3, #1
 8012bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8012bc8:	005a      	lsls	r2, r3, #1
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	685b      	ldr	r3, [r3, #4]
 8012bce:	085b      	lsrs	r3, r3, #1
 8012bd0:	441a      	add	r2, r3
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	685b      	ldr	r3, [r3, #4]
 8012bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8012bda:	633b      	str	r3, [r7, #48]	@ 0x30
                                                husart->Init.ClockPrescaler));
      break;
 8012bdc:	e177      	b.n	8012ece <USART_SetConfig+0xae6>
    case USART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012bde:	4b8a      	ldr	r3, [pc, #552]	@ (8012e08 <USART_SetConfig+0xa20>)
 8012be0:	681b      	ldr	r3, [r3, #0]
 8012be2:	f003 0320 	and.w	r3, r3, #32
 8012be6:	2b00      	cmp	r3, #0
 8012be8:	d05d      	beq.n	8012ca6 <USART_SetConfig+0x8be>
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8((HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U)),
 8012bea:	4b87      	ldr	r3, [pc, #540]	@ (8012e08 <USART_SetConfig+0xa20>)
 8012bec:	681b      	ldr	r3, [r3, #0]
 8012bee:	08db      	lsrs	r3, r3, #3
 8012bf0:	f003 0303 	and.w	r3, r3, #3
 8012bf4:	4a85      	ldr	r2, [pc, #532]	@ (8012e0c <USART_SetConfig+0xa24>)
 8012bf6:	40da      	lsrs	r2, r3
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d044      	beq.n	8012c8a <USART_SetConfig+0x8a2>
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c04:	2b01      	cmp	r3, #1
 8012c06:	d03e      	beq.n	8012c86 <USART_SetConfig+0x89e>
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c0c:	2b02      	cmp	r3, #2
 8012c0e:	d038      	beq.n	8012c82 <USART_SetConfig+0x89a>
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c14:	2b03      	cmp	r3, #3
 8012c16:	d032      	beq.n	8012c7e <USART_SetConfig+0x896>
 8012c18:	687b      	ldr	r3, [r7, #4]
 8012c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c1c:	2b04      	cmp	r3, #4
 8012c1e:	d02c      	beq.n	8012c7a <USART_SetConfig+0x892>
 8012c20:	687b      	ldr	r3, [r7, #4]
 8012c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c24:	2b05      	cmp	r3, #5
 8012c26:	d026      	beq.n	8012c76 <USART_SetConfig+0x88e>
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c2c:	2b06      	cmp	r3, #6
 8012c2e:	d020      	beq.n	8012c72 <USART_SetConfig+0x88a>
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c34:	2b07      	cmp	r3, #7
 8012c36:	d01a      	beq.n	8012c6e <USART_SetConfig+0x886>
 8012c38:	687b      	ldr	r3, [r7, #4]
 8012c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c3c:	2b08      	cmp	r3, #8
 8012c3e:	d014      	beq.n	8012c6a <USART_SetConfig+0x882>
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c44:	2b09      	cmp	r3, #9
 8012c46:	d00e      	beq.n	8012c66 <USART_SetConfig+0x87e>
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c4c:	2b0a      	cmp	r3, #10
 8012c4e:	d008      	beq.n	8012c62 <USART_SetConfig+0x87a>
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c54:	2b0b      	cmp	r3, #11
 8012c56:	d102      	bne.n	8012c5e <USART_SetConfig+0x876>
 8012c58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012c5c:	e016      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c5e:	2301      	movs	r3, #1
 8012c60:	e014      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c62:	2380      	movs	r3, #128	@ 0x80
 8012c64:	e012      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c66:	2340      	movs	r3, #64	@ 0x40
 8012c68:	e010      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c6a:	2320      	movs	r3, #32
 8012c6c:	e00e      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c6e:	2310      	movs	r3, #16
 8012c70:	e00c      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c72:	230c      	movs	r3, #12
 8012c74:	e00a      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c76:	230a      	movs	r3, #10
 8012c78:	e008      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c7a:	2308      	movs	r3, #8
 8012c7c:	e006      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c7e:	2306      	movs	r3, #6
 8012c80:	e004      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c82:	2304      	movs	r3, #4
 8012c84:	e002      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c86:	2302      	movs	r3, #2
 8012c88:	e000      	b.n	8012c8c <USART_SetConfig+0x8a4>
 8012c8a:	2301      	movs	r3, #1
 8012c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012c90:	005a      	lsls	r2, r3, #1
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	685b      	ldr	r3, [r3, #4]
 8012c96:	085b      	lsrs	r3, r3, #1
 8012c98:	441a      	add	r2, r3
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	685b      	ldr	r3, [r3, #4]
 8012c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012ca2:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
      }
      break;
 8012ca4:	e113      	b.n	8012ece <USART_SetConfig+0xae6>
        usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d044      	beq.n	8012d38 <USART_SetConfig+0x950>
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cb2:	2b01      	cmp	r3, #1
 8012cb4:	d03e      	beq.n	8012d34 <USART_SetConfig+0x94c>
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cba:	2b02      	cmp	r3, #2
 8012cbc:	d038      	beq.n	8012d30 <USART_SetConfig+0x948>
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cc2:	2b03      	cmp	r3, #3
 8012cc4:	d032      	beq.n	8012d2c <USART_SetConfig+0x944>
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cca:	2b04      	cmp	r3, #4
 8012ccc:	d02c      	beq.n	8012d28 <USART_SetConfig+0x940>
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cd2:	2b05      	cmp	r3, #5
 8012cd4:	d026      	beq.n	8012d24 <USART_SetConfig+0x93c>
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cda:	2b06      	cmp	r3, #6
 8012cdc:	d020      	beq.n	8012d20 <USART_SetConfig+0x938>
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ce2:	2b07      	cmp	r3, #7
 8012ce4:	d01a      	beq.n	8012d1c <USART_SetConfig+0x934>
 8012ce6:	687b      	ldr	r3, [r7, #4]
 8012ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cea:	2b08      	cmp	r3, #8
 8012cec:	d014      	beq.n	8012d18 <USART_SetConfig+0x930>
 8012cee:	687b      	ldr	r3, [r7, #4]
 8012cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cf2:	2b09      	cmp	r3, #9
 8012cf4:	d00e      	beq.n	8012d14 <USART_SetConfig+0x92c>
 8012cf6:	687b      	ldr	r3, [r7, #4]
 8012cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012cfa:	2b0a      	cmp	r3, #10
 8012cfc:	d008      	beq.n	8012d10 <USART_SetConfig+0x928>
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d02:	2b0b      	cmp	r3, #11
 8012d04:	d102      	bne.n	8012d0c <USART_SetConfig+0x924>
 8012d06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012d0a:	e016      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d0c:	2301      	movs	r3, #1
 8012d0e:	e014      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d10:	2380      	movs	r3, #128	@ 0x80
 8012d12:	e012      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d14:	2340      	movs	r3, #64	@ 0x40
 8012d16:	e010      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d18:	2320      	movs	r3, #32
 8012d1a:	e00e      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d1c:	2310      	movs	r3, #16
 8012d1e:	e00c      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d20:	230c      	movs	r3, #12
 8012d22:	e00a      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d24:	230a      	movs	r3, #10
 8012d26:	e008      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d28:	2308      	movs	r3, #8
 8012d2a:	e006      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d2c:	2306      	movs	r3, #6
 8012d2e:	e004      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d30:	2304      	movs	r3, #4
 8012d32:	e002      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d34:	2302      	movs	r3, #2
 8012d36:	e000      	b.n	8012d3a <USART_SetConfig+0x952>
 8012d38:	2301      	movs	r3, #1
 8012d3a:	4a34      	ldr	r2, [pc, #208]	@ (8012e0c <USART_SetConfig+0xa24>)
 8012d3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012d40:	005a      	lsls	r2, r3, #1
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	685b      	ldr	r3, [r3, #4]
 8012d46:	085b      	lsrs	r3, r3, #1
 8012d48:	441a      	add	r2, r3
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	685b      	ldr	r3, [r3, #4]
 8012d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012d52:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8012d54:	e0bb      	b.n	8012ece <USART_SetConfig+0xae6>
    case USART_CLOCKSOURCE_CSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(CSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	d044      	beq.n	8012de8 <USART_SetConfig+0xa00>
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d62:	2b01      	cmp	r3, #1
 8012d64:	d03e      	beq.n	8012de4 <USART_SetConfig+0x9fc>
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d6a:	2b02      	cmp	r3, #2
 8012d6c:	d038      	beq.n	8012de0 <USART_SetConfig+0x9f8>
 8012d6e:	687b      	ldr	r3, [r7, #4]
 8012d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d72:	2b03      	cmp	r3, #3
 8012d74:	d032      	beq.n	8012ddc <USART_SetConfig+0x9f4>
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d7a:	2b04      	cmp	r3, #4
 8012d7c:	d02c      	beq.n	8012dd8 <USART_SetConfig+0x9f0>
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d82:	2b05      	cmp	r3, #5
 8012d84:	d026      	beq.n	8012dd4 <USART_SetConfig+0x9ec>
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d8a:	2b06      	cmp	r3, #6
 8012d8c:	d020      	beq.n	8012dd0 <USART_SetConfig+0x9e8>
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d92:	2b07      	cmp	r3, #7
 8012d94:	d01a      	beq.n	8012dcc <USART_SetConfig+0x9e4>
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012d9a:	2b08      	cmp	r3, #8
 8012d9c:	d014      	beq.n	8012dc8 <USART_SetConfig+0x9e0>
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012da2:	2b09      	cmp	r3, #9
 8012da4:	d00e      	beq.n	8012dc4 <USART_SetConfig+0x9dc>
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012daa:	2b0a      	cmp	r3, #10
 8012dac:	d008      	beq.n	8012dc0 <USART_SetConfig+0x9d8>
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012db2:	2b0b      	cmp	r3, #11
 8012db4:	d102      	bne.n	8012dbc <USART_SetConfig+0x9d4>
 8012db6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012dba:	e016      	b.n	8012dea <USART_SetConfig+0xa02>
 8012dbc:	2301      	movs	r3, #1
 8012dbe:	e014      	b.n	8012dea <USART_SetConfig+0xa02>
 8012dc0:	2380      	movs	r3, #128	@ 0x80
 8012dc2:	e012      	b.n	8012dea <USART_SetConfig+0xa02>
 8012dc4:	2340      	movs	r3, #64	@ 0x40
 8012dc6:	e010      	b.n	8012dea <USART_SetConfig+0xa02>
 8012dc8:	2320      	movs	r3, #32
 8012dca:	e00e      	b.n	8012dea <USART_SetConfig+0xa02>
 8012dcc:	2310      	movs	r3, #16
 8012dce:	e00c      	b.n	8012dea <USART_SetConfig+0xa02>
 8012dd0:	230c      	movs	r3, #12
 8012dd2:	e00a      	b.n	8012dea <USART_SetConfig+0xa02>
 8012dd4:	230a      	movs	r3, #10
 8012dd6:	e008      	b.n	8012dea <USART_SetConfig+0xa02>
 8012dd8:	2308      	movs	r3, #8
 8012dda:	e006      	b.n	8012dea <USART_SetConfig+0xa02>
 8012ddc:	2306      	movs	r3, #6
 8012dde:	e004      	b.n	8012dea <USART_SetConfig+0xa02>
 8012de0:	2304      	movs	r3, #4
 8012de2:	e002      	b.n	8012dea <USART_SetConfig+0xa02>
 8012de4:	2302      	movs	r3, #2
 8012de6:	e000      	b.n	8012dea <USART_SetConfig+0xa02>
 8012de8:	2301      	movs	r3, #1
 8012dea:	4a09      	ldr	r2, [pc, #36]	@ (8012e10 <USART_SetConfig+0xa28>)
 8012dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8012df0:	005a      	lsls	r2, r3, #1
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	685b      	ldr	r3, [r3, #4]
 8012df6:	085b      	lsrs	r3, r3, #1
 8012df8:	441a      	add	r2, r3
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	685b      	ldr	r3, [r3, #4]
 8012dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8012e02:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8012e04:	e063      	b.n	8012ece <USART_SetConfig+0xae6>
 8012e06:	bf00      	nop
 8012e08:	58024400 	.word	0x58024400
 8012e0c:	03d09000 	.word	0x03d09000
 8012e10:	003d0900 	.word	0x003d0900
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d044      	beq.n	8012ea6 <USART_SetConfig+0xabe>
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e20:	2b01      	cmp	r3, #1
 8012e22:	d03e      	beq.n	8012ea2 <USART_SetConfig+0xaba>
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e28:	2b02      	cmp	r3, #2
 8012e2a:	d038      	beq.n	8012e9e <USART_SetConfig+0xab6>
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e30:	2b03      	cmp	r3, #3
 8012e32:	d032      	beq.n	8012e9a <USART_SetConfig+0xab2>
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e38:	2b04      	cmp	r3, #4
 8012e3a:	d02c      	beq.n	8012e96 <USART_SetConfig+0xaae>
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e40:	2b05      	cmp	r3, #5
 8012e42:	d026      	beq.n	8012e92 <USART_SetConfig+0xaaa>
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e48:	2b06      	cmp	r3, #6
 8012e4a:	d020      	beq.n	8012e8e <USART_SetConfig+0xaa6>
 8012e4c:	687b      	ldr	r3, [r7, #4]
 8012e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e50:	2b07      	cmp	r3, #7
 8012e52:	d01a      	beq.n	8012e8a <USART_SetConfig+0xaa2>
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e58:	2b08      	cmp	r3, #8
 8012e5a:	d014      	beq.n	8012e86 <USART_SetConfig+0xa9e>
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e60:	2b09      	cmp	r3, #9
 8012e62:	d00e      	beq.n	8012e82 <USART_SetConfig+0xa9a>
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e68:	2b0a      	cmp	r3, #10
 8012e6a:	d008      	beq.n	8012e7e <USART_SetConfig+0xa96>
 8012e6c:	687b      	ldr	r3, [r7, #4]
 8012e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e70:	2b0b      	cmp	r3, #11
 8012e72:	d102      	bne.n	8012e7a <USART_SetConfig+0xa92>
 8012e74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012e78:	e016      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012e7a:	2301      	movs	r3, #1
 8012e7c:	e014      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012e7e:	2380      	movs	r3, #128	@ 0x80
 8012e80:	e012      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012e82:	2340      	movs	r3, #64	@ 0x40
 8012e84:	e010      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012e86:	2320      	movs	r3, #32
 8012e88:	e00e      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012e8a:	2310      	movs	r3, #16
 8012e8c:	e00c      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012e8e:	230c      	movs	r3, #12
 8012e90:	e00a      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012e92:	230a      	movs	r3, #10
 8012e94:	e008      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012e96:	2308      	movs	r3, #8
 8012e98:	e006      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012e9a:	2306      	movs	r3, #6
 8012e9c:	e004      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012e9e:	2304      	movs	r3, #4
 8012ea0:	e002      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012ea2:	2302      	movs	r3, #2
 8012ea4:	e000      	b.n	8012ea8 <USART_SetConfig+0xac0>
 8012ea6:	2301      	movs	r3, #1
 8012ea8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8012eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8012eb0:	005a      	lsls	r2, r3, #1
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	685b      	ldr	r3, [r3, #4]
 8012eb6:	085b      	lsrs	r3, r3, #1
 8012eb8:	441a      	add	r2, r3
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	685b      	ldr	r3, [r3, #4]
 8012ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8012ec2:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8012ec4:	e003      	b.n	8012ece <USART_SetConfig+0xae6>
    default:
      ret = HAL_ERROR;
 8012ec6:	2301      	movs	r3, #1
 8012ec8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
      break;
 8012ecc:	bf00      	nop
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 8012ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ed0:	2b0f      	cmp	r3, #15
 8012ed2:	d916      	bls.n	8012f02 <USART_SetConfig+0xb1a>
 8012ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ed6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012eda:	d212      	bcs.n	8012f02 <USART_SetConfig+0xb1a>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ede:	b29b      	uxth	r3, r3
 8012ee0:	f023 030f 	bic.w	r3, r3, #15
 8012ee4:	84fb      	strh	r3, [r7, #38]	@ 0x26
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ee8:	085b      	lsrs	r3, r3, #1
 8012eea:	b29b      	uxth	r3, r3
 8012eec:	f003 0307 	and.w	r3, r3, #7
 8012ef0:	b29a      	uxth	r2, r3
 8012ef2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012ef4:	4313      	orrs	r3, r2
 8012ef6:	84fb      	strh	r3, [r7, #38]	@ 0x26
    husart->Instance->BRR = brrtemp;
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8012efe:	60da      	str	r2, [r3, #12]
 8012f00:	e002      	b.n	8012f08 <USART_SetConfig+0xb20>
  }
  else
  {
    ret = HAL_ERROR;
 8012f02:	2301      	movs	r3, #1
 8012f04:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	2201      	movs	r2, #1
 8012f0c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  husart->NbRxDataToProcess = 1U;
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	2201      	movs	r2, #1
 8012f12:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	2200      	movs	r2, #0
 8012f18:	649a      	str	r2, [r3, #72]	@ 0x48
  husart->TxISR   = NULL;
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	2200      	movs	r2, #0
 8012f1e:	64da      	str	r2, [r3, #76]	@ 0x4c

  return ret;
 8012f20:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
}
 8012f24:	4618      	mov	r0, r3
 8012f26:	3738      	adds	r7, #56	@ 0x38
 8012f28:	46bd      	mov	sp, r7
 8012f2a:	bd80      	pop	{r7, pc}

08012f2c <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 8012f2c:	b580      	push	{r7, lr}
 8012f2e:	b086      	sub	sp, #24
 8012f30:	af02      	add	r7, sp, #8
 8012f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	2200      	movs	r2, #0
 8012f38:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012f3a:	f7f4 fd73 	bl	8007a24 <HAL_GetTick>
 8012f3e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	681b      	ldr	r3, [r3, #0]
 8012f44:	681b      	ldr	r3, [r3, #0]
 8012f46:	f003 0308 	and.w	r3, r3, #8
 8012f4a:	2b08      	cmp	r3, #8
 8012f4c:	d10e      	bne.n	8012f6c <USART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8012f4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8012f52:	9300      	str	r3, [sp, #0]
 8012f54:	68fb      	ldr	r3, [r7, #12]
 8012f56:	2200      	movs	r2, #0
 8012f58:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8012f5c:	6878      	ldr	r0, [r7, #4]
 8012f5e:	f7ff fa0d 	bl	801237c <USART_WaitOnFlagUntilTimeout>
 8012f62:	4603      	mov	r3, r0
 8012f64:	2b00      	cmp	r3, #0
 8012f66:	d001      	beq.n	8012f6c <USART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012f68:	2303      	movs	r3, #3
 8012f6a:	e01e      	b.n	8012faa <USART_CheckIdleState+0x7e>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	681b      	ldr	r3, [r3, #0]
 8012f70:	681b      	ldr	r3, [r3, #0]
 8012f72:	f003 0304 	and.w	r3, r3, #4
 8012f76:	2b04      	cmp	r3, #4
 8012f78:	d10e      	bne.n	8012f98 <USART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8012f7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8012f7e:	9300      	str	r3, [sp, #0]
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	2200      	movs	r2, #0
 8012f84:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8012f88:	6878      	ldr	r0, [r7, #4]
 8012f8a:	f7ff f9f7 	bl	801237c <USART_WaitOnFlagUntilTimeout>
 8012f8e:	4603      	mov	r3, r0
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d001      	beq.n	8012f98 <USART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012f94:	2303      	movs	r3, #3
 8012f96:	e008      	b.n	8012faa <USART_CheckIdleState+0x7e>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	2201      	movs	r2, #1
 8012f9c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8012fa0:	687b      	ldr	r3, [r7, #4]
 8012fa2:	2200      	movs	r2, #0
 8012fa4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8012fa8:	2300      	movs	r3, #0
}
 8012faa:	4618      	mov	r0, r3
 8012fac:	3710      	adds	r7, #16
 8012fae:	46bd      	mov	sp, r7
 8012fb0:	bd80      	pop	{r7, pc}

08012fb2 <HAL_USARTEx_EnableSlaveMode>:
  *       otherwise the SPI slave will transmit zeros.
  * @param husart      USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_EnableSlaveMode(USART_HandleTypeDef *husart)
{
 8012fb2:	b480      	push	{r7}
 8012fb4:	b085      	sub	sp, #20
 8012fb6:	af00      	add	r7, sp, #0
 8012fb8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_SPI_SLAVE_INSTANCE(husart->Instance));

  /* Process Locked */
  __HAL_LOCK(husart);
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8012fc0:	2b01      	cmp	r3, #1
 8012fc2:	d101      	bne.n	8012fc8 <HAL_USARTEx_EnableSlaveMode+0x16>
 8012fc4:	2302      	movs	r3, #2
 8012fc6:	e043      	b.n	8013050 <HAL_USARTEx_EnableSlaveMode+0x9e>
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	2201      	movs	r2, #1
 8012fcc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	2202      	movs	r2, #2
 8012fd4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8012fd8:	687b      	ldr	r3, [r7, #4]
 8012fda:	681b      	ldr	r3, [r3, #0]
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	681b      	ldr	r3, [r3, #0]
 8012fe4:	681a      	ldr	r2, [r3, #0]
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	f022 0201 	bic.w	r2, r2, #1
 8012fee:	601a      	str	r2, [r3, #0]

  /* In SPI slave mode mode, the following bits must be kept cleared:
  - LINEN and CLKEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(husart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	681b      	ldr	r3, [r3, #0]
 8012ff4:	685a      	ldr	r2, [r3, #4]
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	681b      	ldr	r3, [r3, #0]
 8012ffa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8012ffe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	681b      	ldr	r3, [r3, #0]
 8013004:	689a      	ldr	r2, [r3, #8]
 8013006:	687b      	ldr	r3, [r7, #4]
 8013008:	681b      	ldr	r3, [r3, #0]
 801300a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801300e:	609a      	str	r2, [r3, #8]

  /* Enable SPI slave mode */
  SET_BIT(husart->Instance->CR2, USART_CR2_SLVEN);
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	681b      	ldr	r3, [r3, #0]
 8013014:	685a      	ldr	r2, [r3, #4]
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	681b      	ldr	r3, [r3, #0]
 801301a:	f042 0201 	orr.w	r2, r2, #1
 801301e:	605a      	str	r2, [r3, #4]

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	681b      	ldr	r3, [r3, #0]
 8013024:	68fa      	ldr	r2, [r7, #12]
 8013026:	601a      	str	r2, [r3, #0]

  husart->SlaveMode = USART_SLAVEMODE_ENABLE;
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	2201      	movs	r2, #1
 801302c:	641a      	str	r2, [r3, #64]	@ 0x40

  husart->State = HAL_USART_STATE_READY;
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	2201      	movs	r2, #1
 8013032:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Enable USART */
  __HAL_USART_ENABLE(husart);
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	681b      	ldr	r3, [r3, #0]
 801303a:	681a      	ldr	r2, [r3, #0]
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	681b      	ldr	r3, [r3, #0]
 8013040:	f042 0201 	orr.w	r2, r2, #1
 8013044:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	2200      	movs	r2, #0
 801304a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801304e:	2300      	movs	r3, #0
}
 8013050:	4618      	mov	r0, r3
 8013052:	3714      	adds	r7, #20
 8013054:	46bd      	mov	sp, r7
 8013056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305a:	4770      	bx	lr

0801305c <HAL_USARTEx_ConfigNSS>:
  *            @arg @ref USART_NSS_HARD
  *            @arg @ref USART_NSS_SOFT
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_ConfigNSS(USART_HandleTypeDef *husart, uint32_t NSSConfig)
{
 801305c:	b480      	push	{r7}
 801305e:	b085      	sub	sp, #20
 8013060:	af00      	add	r7, sp, #0
 8013062:	6078      	str	r0, [r7, #4]
 8013064:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_SPI_SLAVE_INSTANCE(husart->Instance));
  assert_param(IS_USART_NSS(NSSConfig));

  /* Process Locked */
  __HAL_LOCK(husart);
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 801306c:	2b01      	cmp	r3, #1
 801306e:	d101      	bne.n	8013074 <HAL_USARTEx_ConfigNSS+0x18>
 8013070:	2302      	movs	r3, #2
 8013072:	e02a      	b.n	80130ca <HAL_USARTEx_ConfigNSS+0x6e>
 8013074:	687b      	ldr	r3, [r7, #4]
 8013076:	2201      	movs	r2, #1
 8013078:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	2202      	movs	r2, #2
 8013080:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8013084:	687b      	ldr	r3, [r7, #4]
 8013086:	681b      	ldr	r3, [r3, #0]
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	681b      	ldr	r3, [r3, #0]
 8013090:	681a      	ldr	r2, [r3, #0]
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	681b      	ldr	r3, [r3, #0]
 8013096:	f022 0201 	bic.w	r2, r2, #1
 801309a:	601a      	str	r2, [r3, #0]

  /* Program DIS_NSS bit in the USART_CR2 register */
  MODIFY_REG(husart->Instance->CR2, USART_CR2_DIS_NSS, NSSConfig);
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	681b      	ldr	r3, [r3, #0]
 80130a0:	685b      	ldr	r3, [r3, #4]
 80130a2:	f023 0108 	bic.w	r1, r3, #8
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	683a      	ldr	r2, [r7, #0]
 80130ac:	430a      	orrs	r2, r1
 80130ae:	605a      	str	r2, [r3, #4]

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	681b      	ldr	r3, [r3, #0]
 80130b4:	68fa      	ldr	r2, [r7, #12]
 80130b6:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 80130b8:	687b      	ldr	r3, [r7, #4]
 80130ba:	2201      	movs	r2, #1
 80130bc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	2200      	movs	r2, #0
 80130c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80130c8:	2300      	movs	r3, #0
}
 80130ca:	4618      	mov	r0, r3
 80130cc:	3714      	adds	r7, #20
 80130ce:	46bd      	mov	sp, r7
 80130d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130d4:	4770      	bx	lr

080130d6 <HAL_USARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param husart      USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(USART_HandleTypeDef *husart)
{
 80130d6:	b480      	push	{r7}
 80130d8:	b085      	sub	sp, #20
 80130da:	af00      	add	r7, sp, #0
 80130dc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));

  /* Process Locked */
  __HAL_LOCK(husart);
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80130e4:	2b01      	cmp	r3, #1
 80130e6:	d101      	bne.n	80130ec <HAL_USARTEx_DisableFifoMode+0x16>
 80130e8:	2302      	movs	r3, #2
 80130ea:	e027      	b.n	801313c <HAL_USARTEx_DisableFifoMode+0x66>
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	2201      	movs	r2, #1
 80130f0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	2202      	movs	r2, #2
 80130f8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	681b      	ldr	r3, [r3, #0]
 8013102:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8013104:	687b      	ldr	r3, [r7, #4]
 8013106:	681b      	ldr	r3, [r3, #0]
 8013108:	681a      	ldr	r2, [r3, #0]
 801310a:	687b      	ldr	r3, [r7, #4]
 801310c:	681b      	ldr	r3, [r3, #0]
 801310e:	f022 0201 	bic.w	r2, r2, #1
 8013112:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8013114:	68fb      	ldr	r3, [r7, #12]
 8013116:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801311a:	60fb      	str	r3, [r7, #12]
  husart->FifoMode = USART_FIFOMODE_DISABLE;
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	2200      	movs	r2, #0
 8013120:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	68fa      	ldr	r2, [r7, #12]
 8013128:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	2201      	movs	r2, #1
 801312e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	2200      	movs	r2, #0
 8013136:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801313a:	2300      	movs	r3, #0
}
 801313c:	4618      	mov	r0, r3
 801313e:	3714      	adds	r7, #20
 8013140:	46bd      	mov	sp, r7
 8013142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013146:	4770      	bx	lr

08013148 <HAL_USARTEx_SetTxFifoThreshold>:
  *            @arg @ref USART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref USART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
{
 8013148:	b580      	push	{r7, lr}
 801314a:	b084      	sub	sp, #16
 801314c:	af00      	add	r7, sp, #0
 801314e:	6078      	str	r0, [r7, #4]
 8013150:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
  assert_param(IS_USART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(husart);
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8013158:	2b01      	cmp	r3, #1
 801315a:	d101      	bne.n	8013160 <HAL_USARTEx_SetTxFifoThreshold+0x18>
 801315c:	2302      	movs	r3, #2
 801315e:	e02d      	b.n	80131bc <HAL_USARTEx_SetTxFifoThreshold+0x74>
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	2201      	movs	r2, #1
 8013164:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	2202      	movs	r2, #2
 801316c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	681b      	ldr	r3, [r3, #0]
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 8013178:	687b      	ldr	r3, [r7, #4]
 801317a:	681b      	ldr	r3, [r3, #0]
 801317c:	681a      	ldr	r2, [r3, #0]
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	f022 0201 	bic.w	r2, r2, #1
 8013186:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(husart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	681b      	ldr	r3, [r3, #0]
 801318c:	689b      	ldr	r3, [r3, #8]
 801318e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	681b      	ldr	r3, [r3, #0]
 8013196:	683a      	ldr	r2, [r7, #0]
 8013198:	430a      	orrs	r2, r1
 801319a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  USARTEx_SetNbDataToProcess(husart);
 801319c:	6878      	ldr	r0, [r7, #4]
 801319e:	f000 f84f 	bl	8013240 <USARTEx_SetNbDataToProcess>

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 80131a2:	687b      	ldr	r3, [r7, #4]
 80131a4:	681b      	ldr	r3, [r3, #0]
 80131a6:	68fa      	ldr	r2, [r7, #12]
 80131a8:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 80131aa:	687b      	ldr	r3, [r7, #4]
 80131ac:	2201      	movs	r2, #1
 80131ae:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 80131b2:	687b      	ldr	r3, [r7, #4]
 80131b4:	2200      	movs	r2, #0
 80131b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80131ba:	2300      	movs	r3, #0
}
 80131bc:	4618      	mov	r0, r3
 80131be:	3710      	adds	r7, #16
 80131c0:	46bd      	mov	sp, r7
 80131c2:	bd80      	pop	{r7, pc}

080131c4 <HAL_USARTEx_SetRxFifoThreshold>:
  *            @arg @ref USART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref USART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold)
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	b084      	sub	sp, #16
 80131c8:	af00      	add	r7, sp, #0
 80131ca:	6078      	str	r0, [r7, #4]
 80131cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(husart->Instance));
  assert_param(IS_USART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(husart);
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80131d4:	2b01      	cmp	r3, #1
 80131d6:	d101      	bne.n	80131dc <HAL_USARTEx_SetRxFifoThreshold+0x18>
 80131d8:	2302      	movs	r3, #2
 80131da:	e02d      	b.n	8013238 <HAL_USARTEx_SetRxFifoThreshold+0x74>
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	2201      	movs	r2, #1
 80131e0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  husart->State = HAL_USART_STATE_BUSY;
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	2202      	movs	r2, #2
 80131e8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Save actual USART configuration */
  tmpcr1 = READ_REG(husart->Instance->CR1);
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	681b      	ldr	r3, [r3, #0]
 80131f2:	60fb      	str	r3, [r7, #12]

  /* Disable USART */
  __HAL_USART_DISABLE(husart);
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	681b      	ldr	r3, [r3, #0]
 80131f8:	681a      	ldr	r2, [r3, #0]
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	681b      	ldr	r3, [r3, #0]
 80131fe:	f022 0201 	bic.w	r2, r2, #1
 8013202:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(husart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	681b      	ldr	r3, [r3, #0]
 8013208:	689b      	ldr	r3, [r3, #8]
 801320a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	681b      	ldr	r3, [r3, #0]
 8013212:	683a      	ldr	r2, [r7, #0]
 8013214:	430a      	orrs	r2, r1
 8013216:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  USARTEx_SetNbDataToProcess(husart);
 8013218:	6878      	ldr	r0, [r7, #4]
 801321a:	f000 f811 	bl	8013240 <USARTEx_SetNbDataToProcess>

  /* Restore USART configuration */
  WRITE_REG(husart->Instance->CR1, tmpcr1);
 801321e:	687b      	ldr	r3, [r7, #4]
 8013220:	681b      	ldr	r3, [r3, #0]
 8013222:	68fa      	ldr	r2, [r7, #12]
 8013224:	601a      	str	r2, [r3, #0]

  husart->State = HAL_USART_STATE_READY;
 8013226:	687b      	ldr	r3, [r7, #4]
 8013228:	2201      	movs	r2, #1
 801322a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	2200      	movs	r2, #0
 8013232:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8013236:	2300      	movs	r3, #0
}
 8013238:	4618      	mov	r0, r3
 801323a:	3710      	adds	r7, #16
 801323c:	46bd      	mov	sp, r7
 801323e:	bd80      	pop	{r7, pc}

08013240 <USARTEx_SetNbDataToProcess>:
  *       the USART configuration registers.
  * @param husart USART handle.
  * @retval None
  */
static void USARTEx_SetNbDataToProcess(USART_HandleTypeDef *husart)
{
 8013240:	b480      	push	{r7}
 8013242:	b085      	sub	sp, #20
 8013244:	af00      	add	r7, sp, #0
 8013246:	6078      	str	r0, [r7, #4]
  uint8_t tx_fifo_threshold;
  /* 2 0U/1U added for MISRAC2012-Rule-18.1_b and MISRAC2012-Rule-18.1_d */
  static const uint8_t numerator[]   = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (husart->FifoMode == USART_FIFOMODE_DISABLE)
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801324c:	2b00      	cmp	r3, #0
 801324e:	d106      	bne.n	801325e <USARTEx_SetNbDataToProcess+0x1e>
  {
    husart->NbTxDataToProcess = 1U;
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	2201      	movs	r2, #1
 8013254:	879a      	strh	r2, [r3, #60]	@ 0x3c
    husart->NbRxDataToProcess = 1U;
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	2201      	movs	r2, #1
 801325a:	875a      	strh	r2, [r3, #58]	@ 0x3a
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                                (uint16_t)denominator[tx_fifo_threshold];
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                                (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801325c:	e02f      	b.n	80132be <USARTEx_SetNbDataToProcess+0x7e>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801325e:	2310      	movs	r3, #16
 8013260:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8013262:	2310      	movs	r3, #16
 8013264:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	681b      	ldr	r3, [r3, #0]
 801326a:	689b      	ldr	r3, [r3, #8]
                                            USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos) & 0xFFU);
 801326c:	0e5b      	lsrs	r3, r3, #25
    rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 801326e:	b2db      	uxtb	r3, r3
 8013270:	f003 0307 	and.w	r3, r3, #7
 8013274:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	689b      	ldr	r3, [r3, #8]
                                            USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos) & 0xFFU);
 801327c:	0f5b      	lsrs	r3, r3, #29
    tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3,
 801327e:	b2db      	uxtb	r3, r3
 8013280:	f003 0307 	and.w	r3, r3, #7
 8013284:	733b      	strb	r3, [r7, #12]
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8013286:	7bbb      	ldrb	r3, [r7, #14]
 8013288:	7b3a      	ldrb	r2, [r7, #12]
 801328a:	4910      	ldr	r1, [pc, #64]	@ (80132cc <USARTEx_SetNbDataToProcess+0x8c>)
 801328c:	5c8a      	ldrb	r2, [r1, r2]
 801328e:	fb02 f303 	mul.w	r3, r2, r3
                                (uint16_t)denominator[tx_fifo_threshold];
 8013292:	7b3a      	ldrb	r2, [r7, #12]
 8013294:	490e      	ldr	r1, [pc, #56]	@ (80132d0 <USARTEx_SetNbDataToProcess+0x90>)
 8013296:	5c8a      	ldrb	r2, [r1, r2]
    husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8013298:	fb93 f3f2 	sdiv	r3, r3, r2
 801329c:	b29a      	uxth	r2, r3
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	879a      	strh	r2, [r3, #60]	@ 0x3c
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80132a2:	7bfb      	ldrb	r3, [r7, #15]
 80132a4:	7b7a      	ldrb	r2, [r7, #13]
 80132a6:	4909      	ldr	r1, [pc, #36]	@ (80132cc <USARTEx_SetNbDataToProcess+0x8c>)
 80132a8:	5c8a      	ldrb	r2, [r1, r2]
 80132aa:	fb02 f303 	mul.w	r3, r2, r3
                                (uint16_t)denominator[rx_fifo_threshold];
 80132ae:	7b7a      	ldrb	r2, [r7, #13]
 80132b0:	4907      	ldr	r1, [pc, #28]	@ (80132d0 <USARTEx_SetNbDataToProcess+0x90>)
 80132b2:	5c8a      	ldrb	r2, [r1, r2]
    husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80132b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80132b8:	b29a      	uxth	r2, r3
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	875a      	strh	r2, [r3, #58]	@ 0x3a
}
 80132be:	bf00      	nop
 80132c0:	3714      	adds	r7, #20
 80132c2:	46bd      	mov	sp, r7
 80132c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c8:	4770      	bx	lr
 80132ca:	bf00      	nop
 80132cc:	08018b4c 	.word	0x08018b4c
 80132d0:	08018b54 	.word	0x08018b54

080132d4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80132d4:	b084      	sub	sp, #16
 80132d6:	b480      	push	{r7}
 80132d8:	b085      	sub	sp, #20
 80132da:	af00      	add	r7, sp, #0
 80132dc:	6078      	str	r0, [r7, #4]
 80132de:	f107 001c 	add.w	r0, r7, #28
 80132e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80132e6:	2300      	movs	r3, #0
 80132e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 80132ea:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 80132ec:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 80132ee:	431a      	orrs	r2, r3
             Init.BusWide             | \
 80132f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 80132f2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 80132f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 80132f6:	431a      	orrs	r2, r3
             Init.ClockDiv
 80132f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 80132fa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 80132fc:	68fa      	ldr	r2, [r7, #12]
 80132fe:	4313      	orrs	r3, r2
 8013300:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	685a      	ldr	r2, [r3, #4]
 8013306:	4b07      	ldr	r3, [pc, #28]	@ (8013324 <SDMMC_Init+0x50>)
 8013308:	4013      	ands	r3, r2
 801330a:	68fa      	ldr	r2, [r7, #12]
 801330c:	431a      	orrs	r2, r3
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8013312:	2300      	movs	r3, #0
}
 8013314:	4618      	mov	r0, r3
 8013316:	3714      	adds	r7, #20
 8013318:	46bd      	mov	sp, r7
 801331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801331e:	b004      	add	sp, #16
 8013320:	4770      	bx	lr
 8013322:	bf00      	nop
 8013324:	ffc02c00 	.word	0xffc02c00

08013328 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8013328:	b480      	push	{r7}
 801332a:	b083      	sub	sp, #12
 801332c:	af00      	add	r7, sp, #0
 801332e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8013336:	4618      	mov	r0, r3
 8013338:	370c      	adds	r7, #12
 801333a:	46bd      	mov	sp, r7
 801333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013340:	4770      	bx	lr

08013342 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8013342:	b480      	push	{r7}
 8013344:	b083      	sub	sp, #12
 8013346:	af00      	add	r7, sp, #0
 8013348:	6078      	str	r0, [r7, #4]
 801334a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 801334c:	683b      	ldr	r3, [r7, #0]
 801334e:	681a      	ldr	r2, [r3, #0]
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8013356:	2300      	movs	r3, #0
}
 8013358:	4618      	mov	r0, r3
 801335a:	370c      	adds	r7, #12
 801335c:	46bd      	mov	sp, r7
 801335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013362:	4770      	bx	lr

08013364 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8013364:	b480      	push	{r7}
 8013366:	b083      	sub	sp, #12
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	681b      	ldr	r3, [r3, #0]
 8013370:	f043 0203 	orr.w	r2, r3, #3
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8013378:	2300      	movs	r3, #0
}
 801337a:	4618      	mov	r0, r3
 801337c:	370c      	adds	r7, #12
 801337e:	46bd      	mov	sp, r7
 8013380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013384:	4770      	bx	lr

08013386 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8013386:	b480      	push	{r7}
 8013388:	b083      	sub	sp, #12
 801338a:	af00      	add	r7, sp, #0
 801338c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	f003 0303 	and.w	r3, r3, #3
}
 8013396:	4618      	mov	r0, r3
 8013398:	370c      	adds	r7, #12
 801339a:	46bd      	mov	sp, r7
 801339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133a0:	4770      	bx	lr
	...

080133a4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80133a4:	b480      	push	{r7}
 80133a6:	b085      	sub	sp, #20
 80133a8:	af00      	add	r7, sp, #0
 80133aa:	6078      	str	r0, [r7, #4]
 80133ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80133ae:	2300      	movs	r3, #0
 80133b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80133b2:	683b      	ldr	r3, [r7, #0]
 80133b4:	681a      	ldr	r2, [r3, #0]
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80133ba:	683b      	ldr	r3, [r7, #0]
 80133bc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 80133be:	683b      	ldr	r3, [r7, #0]
 80133c0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80133c2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 80133c4:	683b      	ldr	r3, [r7, #0]
 80133c6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 80133c8:	431a      	orrs	r2, r3
                       Command->CPSM);
 80133ca:	683b      	ldr	r3, [r7, #0]
 80133cc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 80133ce:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 80133d0:	68fa      	ldr	r2, [r7, #12]
 80133d2:	4313      	orrs	r3, r2
 80133d4:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	68da      	ldr	r2, [r3, #12]
 80133da:	4b06      	ldr	r3, [pc, #24]	@ (80133f4 <SDMMC_SendCommand+0x50>)
 80133dc:	4013      	ands	r3, r2
 80133de:	68fa      	ldr	r2, [r7, #12]
 80133e0:	431a      	orrs	r2, r3
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80133e6:	2300      	movs	r3, #0
}
 80133e8:	4618      	mov	r0, r3
 80133ea:	3714      	adds	r7, #20
 80133ec:	46bd      	mov	sp, r7
 80133ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133f2:	4770      	bx	lr
 80133f4:	fffee0c0 	.word	0xfffee0c0

080133f8 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80133f8:	b480      	push	{r7}
 80133fa:	b083      	sub	sp, #12
 80133fc:	af00      	add	r7, sp, #0
 80133fe:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	691b      	ldr	r3, [r3, #16]
 8013404:	b2db      	uxtb	r3, r3
}
 8013406:	4618      	mov	r0, r3
 8013408:	370c      	adds	r7, #12
 801340a:	46bd      	mov	sp, r7
 801340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013410:	4770      	bx	lr

08013412 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8013412:	b480      	push	{r7}
 8013414:	b085      	sub	sp, #20
 8013416:	af00      	add	r7, sp, #0
 8013418:	6078      	str	r0, [r7, #4]
 801341a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	3314      	adds	r3, #20
 8013420:	461a      	mov	r2, r3
 8013422:	683b      	ldr	r3, [r7, #0]
 8013424:	4413      	add	r3, r2
 8013426:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8013428:	68fb      	ldr	r3, [r7, #12]
 801342a:	681b      	ldr	r3, [r3, #0]
}
 801342c:	4618      	mov	r0, r3
 801342e:	3714      	adds	r7, #20
 8013430:	46bd      	mov	sp, r7
 8013432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013436:	4770      	bx	lr

08013438 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8013438:	b480      	push	{r7}
 801343a:	b085      	sub	sp, #20
 801343c:	af00      	add	r7, sp, #0
 801343e:	6078      	str	r0, [r7, #4]
 8013440:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8013442:	2300      	movs	r3, #0
 8013444:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8013446:	683b      	ldr	r3, [r7, #0]
 8013448:	681a      	ldr	r2, [r3, #0]
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 801344e:	683b      	ldr	r3, [r7, #0]
 8013450:	685a      	ldr	r2, [r3, #4]
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8013456:	683b      	ldr	r3, [r7, #0]
 8013458:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 801345a:	683b      	ldr	r3, [r7, #0]
 801345c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801345e:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8013460:	683b      	ldr	r3, [r7, #0]
 8013462:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8013464:	431a      	orrs	r2, r3
                       Data->DPSM);
 8013466:	683b      	ldr	r3, [r7, #0]
 8013468:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 801346a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801346c:	68fa      	ldr	r2, [r7, #12]
 801346e:	4313      	orrs	r3, r2
 8013470:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013476:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801347a:	68fb      	ldr	r3, [r7, #12]
 801347c:	431a      	orrs	r2, r3
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8013482:	2300      	movs	r3, #0

}
 8013484:	4618      	mov	r0, r3
 8013486:	3714      	adds	r7, #20
 8013488:	46bd      	mov	sp, r7
 801348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801348e:	4770      	bx	lr

08013490 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8013490:	b580      	push	{r7, lr}
 8013492:	b088      	sub	sp, #32
 8013494:	af00      	add	r7, sp, #0
 8013496:	6078      	str	r0, [r7, #4]
 8013498:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801349a:	683b      	ldr	r3, [r7, #0]
 801349c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 801349e:	2310      	movs	r3, #16
 80134a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80134a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80134a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80134a8:	2300      	movs	r3, #0
 80134aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80134ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80134b0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80134b2:	f107 0308 	add.w	r3, r7, #8
 80134b6:	4619      	mov	r1, r3
 80134b8:	6878      	ldr	r0, [r7, #4]
 80134ba:	f7ff ff73 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80134be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80134c2:	2110      	movs	r1, #16
 80134c4:	6878      	ldr	r0, [r7, #4]
 80134c6:	f000 fa5f 	bl	8013988 <SDMMC_GetCmdResp1>
 80134ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80134cc:	69fb      	ldr	r3, [r7, #28]
}
 80134ce:	4618      	mov	r0, r3
 80134d0:	3720      	adds	r7, #32
 80134d2:	46bd      	mov	sp, r7
 80134d4:	bd80      	pop	{r7, pc}

080134d6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80134d6:	b580      	push	{r7, lr}
 80134d8:	b088      	sub	sp, #32
 80134da:	af00      	add	r7, sp, #0
 80134dc:	6078      	str	r0, [r7, #4]
 80134de:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80134e0:	683b      	ldr	r3, [r7, #0]
 80134e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80134e4:	2311      	movs	r3, #17
 80134e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80134e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80134ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80134ee:	2300      	movs	r3, #0
 80134f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80134f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80134f6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80134f8:	f107 0308 	add.w	r3, r7, #8
 80134fc:	4619      	mov	r1, r3
 80134fe:	6878      	ldr	r0, [r7, #4]
 8013500:	f7ff ff50 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8013504:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013508:	2111      	movs	r1, #17
 801350a:	6878      	ldr	r0, [r7, #4]
 801350c:	f000 fa3c 	bl	8013988 <SDMMC_GetCmdResp1>
 8013510:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013512:	69fb      	ldr	r3, [r7, #28]
}
 8013514:	4618      	mov	r0, r3
 8013516:	3720      	adds	r7, #32
 8013518:	46bd      	mov	sp, r7
 801351a:	bd80      	pop	{r7, pc}

0801351c <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801351c:	b580      	push	{r7, lr}
 801351e:	b088      	sub	sp, #32
 8013520:	af00      	add	r7, sp, #0
 8013522:	6078      	str	r0, [r7, #4]
 8013524:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8013526:	683b      	ldr	r3, [r7, #0]
 8013528:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 801352a:	2312      	movs	r3, #18
 801352c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801352e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013532:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013534:	2300      	movs	r3, #0
 8013536:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013538:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801353c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801353e:	f107 0308 	add.w	r3, r7, #8
 8013542:	4619      	mov	r1, r3
 8013544:	6878      	ldr	r0, [r7, #4]
 8013546:	f7ff ff2d 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801354a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801354e:	2112      	movs	r1, #18
 8013550:	6878      	ldr	r0, [r7, #4]
 8013552:	f000 fa19 	bl	8013988 <SDMMC_GetCmdResp1>
 8013556:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013558:	69fb      	ldr	r3, [r7, #28]
}
 801355a:	4618      	mov	r0, r3
 801355c:	3720      	adds	r7, #32
 801355e:	46bd      	mov	sp, r7
 8013560:	bd80      	pop	{r7, pc}

08013562 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8013562:	b580      	push	{r7, lr}
 8013564:	b088      	sub	sp, #32
 8013566:	af00      	add	r7, sp, #0
 8013568:	6078      	str	r0, [r7, #4]
 801356a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801356c:	683b      	ldr	r3, [r7, #0]
 801356e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8013570:	2318      	movs	r3, #24
 8013572:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013574:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013578:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801357a:	2300      	movs	r3, #0
 801357c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801357e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013582:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013584:	f107 0308 	add.w	r3, r7, #8
 8013588:	4619      	mov	r1, r3
 801358a:	6878      	ldr	r0, [r7, #4]
 801358c:	f7ff ff0a 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8013590:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013594:	2118      	movs	r1, #24
 8013596:	6878      	ldr	r0, [r7, #4]
 8013598:	f000 f9f6 	bl	8013988 <SDMMC_GetCmdResp1>
 801359c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801359e:	69fb      	ldr	r3, [r7, #28]
}
 80135a0:	4618      	mov	r0, r3
 80135a2:	3720      	adds	r7, #32
 80135a4:	46bd      	mov	sp, r7
 80135a6:	bd80      	pop	{r7, pc}

080135a8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b088      	sub	sp, #32
 80135ac:	af00      	add	r7, sp, #0
 80135ae:	6078      	str	r0, [r7, #4]
 80135b0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80135b2:	683b      	ldr	r3, [r7, #0]
 80135b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80135b6:	2319      	movs	r3, #25
 80135b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80135ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80135be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80135c0:	2300      	movs	r3, #0
 80135c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80135c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80135c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80135ca:	f107 0308 	add.w	r3, r7, #8
 80135ce:	4619      	mov	r1, r3
 80135d0:	6878      	ldr	r0, [r7, #4]
 80135d2:	f7ff fee7 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80135d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80135da:	2119      	movs	r1, #25
 80135dc:	6878      	ldr	r0, [r7, #4]
 80135de:	f000 f9d3 	bl	8013988 <SDMMC_GetCmdResp1>
 80135e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80135e4:	69fb      	ldr	r3, [r7, #28]
}
 80135e6:	4618      	mov	r0, r3
 80135e8:	3720      	adds	r7, #32
 80135ea:	46bd      	mov	sp, r7
 80135ec:	bd80      	pop	{r7, pc}
	...

080135f0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80135f0:	b580      	push	{r7, lr}
 80135f2:	b088      	sub	sp, #32
 80135f4:	af00      	add	r7, sp, #0
 80135f6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80135f8:	2300      	movs	r3, #0
 80135fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80135fc:	230c      	movs	r3, #12
 80135fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013600:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013604:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013606:	2300      	movs	r3, #0
 8013608:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801360a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801360e:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	68db      	ldr	r3, [r3, #12]
 8013614:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	68db      	ldr	r3, [r3, #12]
 8013620:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013628:	f107 0308 	add.w	r3, r7, #8
 801362c:	4619      	mov	r1, r3
 801362e:	6878      	ldr	r0, [r7, #4]
 8013630:	f7ff feb8 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8013634:	4a0b      	ldr	r2, [pc, #44]	@ (8013664 <SDMMC_CmdStopTransfer+0x74>)
 8013636:	210c      	movs	r1, #12
 8013638:	6878      	ldr	r0, [r7, #4]
 801363a:	f000 f9a5 	bl	8013988 <SDMMC_GetCmdResp1>
 801363e:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	68db      	ldr	r3, [r3, #12]
 8013644:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 801364c:	69fb      	ldr	r3, [r7, #28]
 801364e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8013652:	d101      	bne.n	8013658 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8013654:	2300      	movs	r3, #0
 8013656:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8013658:	69fb      	ldr	r3, [r7, #28]
}
 801365a:	4618      	mov	r0, r3
 801365c:	3720      	adds	r7, #32
 801365e:	46bd      	mov	sp, r7
 8013660:	bd80      	pop	{r7, pc}
 8013662:	bf00      	nop
 8013664:	05f5e100 	.word	0x05f5e100

08013668 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8013668:	b580      	push	{r7, lr}
 801366a:	b088      	sub	sp, #32
 801366c:	af00      	add	r7, sp, #0
 801366e:	6078      	str	r0, [r7, #4]
 8013670:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8013672:	683b      	ldr	r3, [r7, #0]
 8013674:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8013676:	2307      	movs	r3, #7
 8013678:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801367a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801367e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013680:	2300      	movs	r3, #0
 8013682:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013684:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013688:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801368a:	f107 0308 	add.w	r3, r7, #8
 801368e:	4619      	mov	r1, r3
 8013690:	6878      	ldr	r0, [r7, #4]
 8013692:	f7ff fe87 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8013696:	f241 3288 	movw	r2, #5000	@ 0x1388
 801369a:	2107      	movs	r1, #7
 801369c:	6878      	ldr	r0, [r7, #4]
 801369e:	f000 f973 	bl	8013988 <SDMMC_GetCmdResp1>
 80136a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80136a4:	69fb      	ldr	r3, [r7, #28]
}
 80136a6:	4618      	mov	r0, r3
 80136a8:	3720      	adds	r7, #32
 80136aa:	46bd      	mov	sp, r7
 80136ac:	bd80      	pop	{r7, pc}

080136ae <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80136ae:	b580      	push	{r7, lr}
 80136b0:	b088      	sub	sp, #32
 80136b2:	af00      	add	r7, sp, #0
 80136b4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80136b6:	2300      	movs	r3, #0
 80136b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80136ba:	2300      	movs	r3, #0
 80136bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80136be:	2300      	movs	r3, #0
 80136c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80136c2:	2300      	movs	r3, #0
 80136c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80136c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80136ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80136cc:	f107 0308 	add.w	r3, r7, #8
 80136d0:	4619      	mov	r1, r3
 80136d2:	6878      	ldr	r0, [r7, #4]
 80136d4:	f7ff fe66 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80136d8:	6878      	ldr	r0, [r7, #4]
 80136da:	f000 fb97 	bl	8013e0c <SDMMC_GetCmdError>
 80136de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80136e0:	69fb      	ldr	r3, [r7, #28]
}
 80136e2:	4618      	mov	r0, r3
 80136e4:	3720      	adds	r7, #32
 80136e6:	46bd      	mov	sp, r7
 80136e8:	bd80      	pop	{r7, pc}

080136ea <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80136ea:	b580      	push	{r7, lr}
 80136ec:	b088      	sub	sp, #32
 80136ee:	af00      	add	r7, sp, #0
 80136f0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80136f2:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80136f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80136f8:	2308      	movs	r3, #8
 80136fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80136fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013700:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013702:	2300      	movs	r3, #0
 8013704:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013706:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801370a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801370c:	f107 0308 	add.w	r3, r7, #8
 8013710:	4619      	mov	r1, r3
 8013712:	6878      	ldr	r0, [r7, #4]
 8013714:	f7ff fe46 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8013718:	6878      	ldr	r0, [r7, #4]
 801371a:	f000 fb29 	bl	8013d70 <SDMMC_GetCmdResp7>
 801371e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013720:	69fb      	ldr	r3, [r7, #28]
}
 8013722:	4618      	mov	r0, r3
 8013724:	3720      	adds	r7, #32
 8013726:	46bd      	mov	sp, r7
 8013728:	bd80      	pop	{r7, pc}

0801372a <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801372a:	b580      	push	{r7, lr}
 801372c:	b088      	sub	sp, #32
 801372e:	af00      	add	r7, sp, #0
 8013730:	6078      	str	r0, [r7, #4]
 8013732:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8013734:	683b      	ldr	r3, [r7, #0]
 8013736:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8013738:	2337      	movs	r3, #55	@ 0x37
 801373a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801373c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013740:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013742:	2300      	movs	r3, #0
 8013744:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013746:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801374a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801374c:	f107 0308 	add.w	r3, r7, #8
 8013750:	4619      	mov	r1, r3
 8013752:	6878      	ldr	r0, [r7, #4]
 8013754:	f7ff fe26 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8013758:	f241 3288 	movw	r2, #5000	@ 0x1388
 801375c:	2137      	movs	r1, #55	@ 0x37
 801375e:	6878      	ldr	r0, [r7, #4]
 8013760:	f000 f912 	bl	8013988 <SDMMC_GetCmdResp1>
 8013764:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013766:	69fb      	ldr	r3, [r7, #28]
}
 8013768:	4618      	mov	r0, r3
 801376a:	3720      	adds	r7, #32
 801376c:	46bd      	mov	sp, r7
 801376e:	bd80      	pop	{r7, pc}

08013770 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013770:	b580      	push	{r7, lr}
 8013772:	b088      	sub	sp, #32
 8013774:	af00      	add	r7, sp, #0
 8013776:	6078      	str	r0, [r7, #4]
 8013778:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 801377a:	683b      	ldr	r3, [r7, #0]
 801377c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 801377e:	2329      	movs	r3, #41	@ 0x29
 8013780:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013782:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013786:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013788:	2300      	movs	r3, #0
 801378a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801378c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013790:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013792:	f107 0308 	add.w	r3, r7, #8
 8013796:	4619      	mov	r1, r3
 8013798:	6878      	ldr	r0, [r7, #4]
 801379a:	f7ff fe03 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 801379e:	6878      	ldr	r0, [r7, #4]
 80137a0:	f000 fa2e 	bl	8013c00 <SDMMC_GetCmdResp3>
 80137a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80137a6:	69fb      	ldr	r3, [r7, #28]
}
 80137a8:	4618      	mov	r0, r3
 80137aa:	3720      	adds	r7, #32
 80137ac:	46bd      	mov	sp, r7
 80137ae:	bd80      	pop	{r7, pc}

080137b0 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80137b0:	b580      	push	{r7, lr}
 80137b2:	b088      	sub	sp, #32
 80137b4:	af00      	add	r7, sp, #0
 80137b6:	6078      	str	r0, [r7, #4]
 80137b8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80137ba:	683b      	ldr	r3, [r7, #0]
 80137bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80137be:	2306      	movs	r3, #6
 80137c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80137c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80137c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80137c8:	2300      	movs	r3, #0
 80137ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80137cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80137d0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80137d2:	f107 0308 	add.w	r3, r7, #8
 80137d6:	4619      	mov	r1, r3
 80137d8:	6878      	ldr	r0, [r7, #4]
 80137da:	f7ff fde3 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80137de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80137e2:	2106      	movs	r1, #6
 80137e4:	6878      	ldr	r0, [r7, #4]
 80137e6:	f000 f8cf 	bl	8013988 <SDMMC_GetCmdResp1>
 80137ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80137ec:	69fb      	ldr	r3, [r7, #28]
}
 80137ee:	4618      	mov	r0, r3
 80137f0:	3720      	adds	r7, #32
 80137f2:	46bd      	mov	sp, r7
 80137f4:	bd80      	pop	{r7, pc}

080137f6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80137f6:	b580      	push	{r7, lr}
 80137f8:	b088      	sub	sp, #32
 80137fa:	af00      	add	r7, sp, #0
 80137fc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80137fe:	2300      	movs	r3, #0
 8013800:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8013802:	2333      	movs	r3, #51	@ 0x33
 8013804:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013806:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801380a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801380c:	2300      	movs	r3, #0
 801380e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013810:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013814:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013816:	f107 0308 	add.w	r3, r7, #8
 801381a:	4619      	mov	r1, r3
 801381c:	6878      	ldr	r0, [r7, #4]
 801381e:	f7ff fdc1 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8013822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013826:	2133      	movs	r1, #51	@ 0x33
 8013828:	6878      	ldr	r0, [r7, #4]
 801382a:	f000 f8ad 	bl	8013988 <SDMMC_GetCmdResp1>
 801382e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013830:	69fb      	ldr	r3, [r7, #28]
}
 8013832:	4618      	mov	r0, r3
 8013834:	3720      	adds	r7, #32
 8013836:	46bd      	mov	sp, r7
 8013838:	bd80      	pop	{r7, pc}

0801383a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801383a:	b580      	push	{r7, lr}
 801383c:	b088      	sub	sp, #32
 801383e:	af00      	add	r7, sp, #0
 8013840:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8013842:	2300      	movs	r3, #0
 8013844:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8013846:	2302      	movs	r3, #2
 8013848:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801384a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 801384e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013850:	2300      	movs	r3, #0
 8013852:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013854:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013858:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801385a:	f107 0308 	add.w	r3, r7, #8
 801385e:	4619      	mov	r1, r3
 8013860:	6878      	ldr	r0, [r7, #4]
 8013862:	f7ff fd9f 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8013866:	6878      	ldr	r0, [r7, #4]
 8013868:	f000 f980 	bl	8013b6c <SDMMC_GetCmdResp2>
 801386c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801386e:	69fb      	ldr	r3, [r7, #28]
}
 8013870:	4618      	mov	r0, r3
 8013872:	3720      	adds	r7, #32
 8013874:	46bd      	mov	sp, r7
 8013876:	bd80      	pop	{r7, pc}

08013878 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013878:	b580      	push	{r7, lr}
 801387a:	b088      	sub	sp, #32
 801387c:	af00      	add	r7, sp, #0
 801387e:	6078      	str	r0, [r7, #4]
 8013880:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8013882:	683b      	ldr	r3, [r7, #0]
 8013884:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8013886:	2309      	movs	r3, #9
 8013888:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 801388a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 801388e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013890:	2300      	movs	r3, #0
 8013892:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013894:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013898:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801389a:	f107 0308 	add.w	r3, r7, #8
 801389e:	4619      	mov	r1, r3
 80138a0:	6878      	ldr	r0, [r7, #4]
 80138a2:	f7ff fd7f 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80138a6:	6878      	ldr	r0, [r7, #4]
 80138a8:	f000 f960 	bl	8013b6c <SDMMC_GetCmdResp2>
 80138ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80138ae:	69fb      	ldr	r3, [r7, #28]
}
 80138b0:	4618      	mov	r0, r3
 80138b2:	3720      	adds	r7, #32
 80138b4:	46bd      	mov	sp, r7
 80138b6:	bd80      	pop	{r7, pc}

080138b8 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 80138b8:	b580      	push	{r7, lr}
 80138ba:	b088      	sub	sp, #32
 80138bc:	af00      	add	r7, sp, #0
 80138be:	6078      	str	r0, [r7, #4]
 80138c0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80138c2:	2300      	movs	r3, #0
 80138c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80138c6:	2303      	movs	r3, #3
 80138c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80138ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80138ce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80138d0:	2300      	movs	r3, #0
 80138d2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80138d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80138d8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80138da:	f107 0308 	add.w	r3, r7, #8
 80138de:	4619      	mov	r1, r3
 80138e0:	6878      	ldr	r0, [r7, #4]
 80138e2:	f7ff fd5f 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80138e6:	683a      	ldr	r2, [r7, #0]
 80138e8:	2103      	movs	r1, #3
 80138ea:	6878      	ldr	r0, [r7, #4]
 80138ec:	f000 f9c8 	bl	8013c80 <SDMMC_GetCmdResp6>
 80138f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80138f2:	69fb      	ldr	r3, [r7, #28]
}
 80138f4:	4618      	mov	r0, r3
 80138f6:	3720      	adds	r7, #32
 80138f8:	46bd      	mov	sp, r7
 80138fa:	bd80      	pop	{r7, pc}

080138fc <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80138fc:	b580      	push	{r7, lr}
 80138fe:	b088      	sub	sp, #32
 8013900:	af00      	add	r7, sp, #0
 8013902:	6078      	str	r0, [r7, #4]
 8013904:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8013906:	683b      	ldr	r3, [r7, #0]
 8013908:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 801390a:	230d      	movs	r3, #13
 801390c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801390e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013912:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013914:	2300      	movs	r3, #0
 8013916:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013918:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801391c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801391e:	f107 0308 	add.w	r3, r7, #8
 8013922:	4619      	mov	r1, r3
 8013924:	6878      	ldr	r0, [r7, #4]
 8013926:	f7ff fd3d 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 801392a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801392e:	210d      	movs	r1, #13
 8013930:	6878      	ldr	r0, [r7, #4]
 8013932:	f000 f829 	bl	8013988 <SDMMC_GetCmdResp1>
 8013936:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013938:	69fb      	ldr	r3, [r7, #28]
}
 801393a:	4618      	mov	r0, r3
 801393c:	3720      	adds	r7, #32
 801393e:	46bd      	mov	sp, r7
 8013940:	bd80      	pop	{r7, pc}

08013942 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8013942:	b580      	push	{r7, lr}
 8013944:	b088      	sub	sp, #32
 8013946:	af00      	add	r7, sp, #0
 8013948:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801394a:	2300      	movs	r3, #0
 801394c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 801394e:	230d      	movs	r3, #13
 8013950:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013952:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013956:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013958:	2300      	movs	r3, #0
 801395a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801395c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013960:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013962:	f107 0308 	add.w	r3, r7, #8
 8013966:	4619      	mov	r1, r3
 8013968:	6878      	ldr	r0, [r7, #4]
 801396a:	f7ff fd1b 	bl	80133a4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 801396e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013972:	210d      	movs	r1, #13
 8013974:	6878      	ldr	r0, [r7, #4]
 8013976:	f000 f807 	bl	8013988 <SDMMC_GetCmdResp1>
 801397a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801397c:	69fb      	ldr	r3, [r7, #28]
}
 801397e:	4618      	mov	r0, r3
 8013980:	3720      	adds	r7, #32
 8013982:	46bd      	mov	sp, r7
 8013984:	bd80      	pop	{r7, pc}
	...

08013988 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8013988:	b580      	push	{r7, lr}
 801398a:	b088      	sub	sp, #32
 801398c:	af00      	add	r7, sp, #0
 801398e:	60f8      	str	r0, [r7, #12]
 8013990:	460b      	mov	r3, r1
 8013992:	607a      	str	r2, [r7, #4]
 8013994:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8013996:	4b70      	ldr	r3, [pc, #448]	@ (8013b58 <SDMMC_GetCmdResp1+0x1d0>)
 8013998:	681b      	ldr	r3, [r3, #0]
 801399a:	4a70      	ldr	r2, [pc, #448]	@ (8013b5c <SDMMC_GetCmdResp1+0x1d4>)
 801399c:	fba2 2303 	umull	r2, r3, r2, r3
 80139a0:	0a5a      	lsrs	r2, r3, #9
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	fb02 f303 	mul.w	r3, r2, r3
 80139a8:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80139aa:	69fb      	ldr	r3, [r7, #28]
 80139ac:	1e5a      	subs	r2, r3, #1
 80139ae:	61fa      	str	r2, [r7, #28]
 80139b0:	2b00      	cmp	r3, #0
 80139b2:	d102      	bne.n	80139ba <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80139b4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80139b8:	e0c9      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 80139ba:	68fb      	ldr	r3, [r7, #12]
 80139bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80139be:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 80139c0:	69ba      	ldr	r2, [r7, #24]
 80139c2:	4b67      	ldr	r3, [pc, #412]	@ (8013b60 <SDMMC_GetCmdResp1+0x1d8>)
 80139c4:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d0ef      	beq.n	80139aa <SDMMC_GetCmdResp1+0x22>
 80139ca:	69bb      	ldr	r3, [r7, #24]
 80139cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d1ea      	bne.n	80139aa <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80139d4:	68fb      	ldr	r3, [r7, #12]
 80139d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80139d8:	f003 0304 	and.w	r3, r3, #4
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d004      	beq.n	80139ea <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80139e0:	68fb      	ldr	r3, [r7, #12]
 80139e2:	2204      	movs	r2, #4
 80139e4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80139e6:	2304      	movs	r3, #4
 80139e8:	e0b1      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80139ee:	f003 0301 	and.w	r3, r3, #1
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d004      	beq.n	8013a00 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	2201      	movs	r2, #1
 80139fa:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80139fc:	2301      	movs	r3, #1
 80139fe:	e0a6      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	4a58      	ldr	r2, [pc, #352]	@ (8013b64 <SDMMC_GetCmdResp1+0x1dc>)
 8013a04:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8013a06:	68f8      	ldr	r0, [r7, #12]
 8013a08:	f7ff fcf6 	bl	80133f8 <SDMMC_GetCommandResponse>
 8013a0c:	4603      	mov	r3, r0
 8013a0e:	461a      	mov	r2, r3
 8013a10:	7afb      	ldrb	r3, [r7, #11]
 8013a12:	4293      	cmp	r3, r2
 8013a14:	d001      	beq.n	8013a1a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013a16:	2301      	movs	r3, #1
 8013a18:	e099      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8013a1a:	2100      	movs	r1, #0
 8013a1c:	68f8      	ldr	r0, [r7, #12]
 8013a1e:	f7ff fcf8 	bl	8013412 <SDMMC_GetResponse>
 8013a22:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8013a24:	697a      	ldr	r2, [r7, #20]
 8013a26:	4b50      	ldr	r3, [pc, #320]	@ (8013b68 <SDMMC_GetCmdResp1+0x1e0>)
 8013a28:	4013      	ands	r3, r2
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d101      	bne.n	8013a32 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8013a2e:	2300      	movs	r3, #0
 8013a30:	e08d      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8013a32:	697b      	ldr	r3, [r7, #20]
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	da02      	bge.n	8013a3e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8013a38:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8013a3c:	e087      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8013a3e:	697b      	ldr	r3, [r7, #20]
 8013a40:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	d001      	beq.n	8013a4c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8013a48:	2340      	movs	r3, #64	@ 0x40
 8013a4a:	e080      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8013a4c:	697b      	ldr	r3, [r7, #20]
 8013a4e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8013a52:	2b00      	cmp	r3, #0
 8013a54:	d001      	beq.n	8013a5a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8013a56:	2380      	movs	r3, #128	@ 0x80
 8013a58:	e079      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8013a5a:	697b      	ldr	r3, [r7, #20]
 8013a5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d002      	beq.n	8013a6a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8013a64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013a68:	e071      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8013a6a:	697b      	ldr	r3, [r7, #20]
 8013a6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	d002      	beq.n	8013a7a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8013a74:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013a78:	e069      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8013a7a:	697b      	ldr	r3, [r7, #20]
 8013a7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d002      	beq.n	8013a8a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8013a84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013a88:	e061      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8013a8a:	697b      	ldr	r3, [r7, #20]
 8013a8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	d002      	beq.n	8013a9a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8013a94:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013a98:	e059      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8013a9a:	697b      	ldr	r3, [r7, #20]
 8013a9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d002      	beq.n	8013aaa <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013aa4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013aa8:	e051      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8013aaa:	697b      	ldr	r3, [r7, #20]
 8013aac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d002      	beq.n	8013aba <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013ab4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8013ab8:	e049      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8013aba:	697b      	ldr	r3, [r7, #20]
 8013abc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	d002      	beq.n	8013aca <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8013ac4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8013ac8:	e041      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8013aca:	697b      	ldr	r3, [r7, #20]
 8013acc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	d002      	beq.n	8013ada <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8013ad4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013ad8:	e039      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8013ada:	697b      	ldr	r3, [r7, #20]
 8013adc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8013ae0:	2b00      	cmp	r3, #0
 8013ae2:	d002      	beq.n	8013aea <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8013ae4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8013ae8:	e031      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8013aea:	697b      	ldr	r3, [r7, #20]
 8013aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d002      	beq.n	8013afa <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8013af4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8013af8:	e029      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8013afa:	697b      	ldr	r3, [r7, #20]
 8013afc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	d002      	beq.n	8013b0a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8013b04:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013b08:	e021      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8013b0a:	697b      	ldr	r3, [r7, #20]
 8013b0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d002      	beq.n	8013b1a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8013b14:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8013b18:	e019      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8013b1a:	697b      	ldr	r3, [r7, #20]
 8013b1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d002      	beq.n	8013b2a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8013b24:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8013b28:	e011      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8013b2a:	697b      	ldr	r3, [r7, #20]
 8013b2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8013b30:	2b00      	cmp	r3, #0
 8013b32:	d002      	beq.n	8013b3a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8013b34:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8013b38:	e009      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8013b3a:	697b      	ldr	r3, [r7, #20]
 8013b3c:	f003 0308 	and.w	r3, r3, #8
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	d002      	beq.n	8013b4a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8013b44:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8013b48:	e001      	b.n	8013b4e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013b4a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8013b4e:	4618      	mov	r0, r3
 8013b50:	3720      	adds	r7, #32
 8013b52:	46bd      	mov	sp, r7
 8013b54:	bd80      	pop	{r7, pc}
 8013b56:	bf00      	nop
 8013b58:	24000158 	.word	0x24000158
 8013b5c:	10624dd3 	.word	0x10624dd3
 8013b60:	00200045 	.word	0x00200045
 8013b64:	002000c5 	.word	0x002000c5
 8013b68:	fdffe008 	.word	0xfdffe008

08013b6c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8013b6c:	b480      	push	{r7}
 8013b6e:	b085      	sub	sp, #20
 8013b70:	af00      	add	r7, sp, #0
 8013b72:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013b74:	4b1f      	ldr	r3, [pc, #124]	@ (8013bf4 <SDMMC_GetCmdResp2+0x88>)
 8013b76:	681b      	ldr	r3, [r3, #0]
 8013b78:	4a1f      	ldr	r2, [pc, #124]	@ (8013bf8 <SDMMC_GetCmdResp2+0x8c>)
 8013b7a:	fba2 2303 	umull	r2, r3, r2, r3
 8013b7e:	0a5b      	lsrs	r3, r3, #9
 8013b80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013b84:	fb02 f303 	mul.w	r3, r2, r3
 8013b88:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013b8a:	68fb      	ldr	r3, [r7, #12]
 8013b8c:	1e5a      	subs	r2, r3, #1
 8013b8e:	60fa      	str	r2, [r7, #12]
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d102      	bne.n	8013b9a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013b94:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013b98:	e026      	b.n	8013be8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013b9e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013ba0:	68bb      	ldr	r3, [r7, #8]
 8013ba2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d0ef      	beq.n	8013b8a <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013baa:	68bb      	ldr	r3, [r7, #8]
 8013bac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d1ea      	bne.n	8013b8a <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013bb8:	f003 0304 	and.w	r3, r3, #4
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d004      	beq.n	8013bca <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	2204      	movs	r2, #4
 8013bc4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013bc6:	2304      	movs	r3, #4
 8013bc8:	e00e      	b.n	8013be8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013bce:	f003 0301 	and.w	r3, r3, #1
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d004      	beq.n	8013be0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	2201      	movs	r2, #1
 8013bda:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013bdc:	2301      	movs	r3, #1
 8013bde:	e003      	b.n	8013be8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	4a06      	ldr	r2, [pc, #24]	@ (8013bfc <SDMMC_GetCmdResp2+0x90>)
 8013be4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8013be6:	2300      	movs	r3, #0
}
 8013be8:	4618      	mov	r0, r3
 8013bea:	3714      	adds	r7, #20
 8013bec:	46bd      	mov	sp, r7
 8013bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bf2:	4770      	bx	lr
 8013bf4:	24000158 	.word	0x24000158
 8013bf8:	10624dd3 	.word	0x10624dd3
 8013bfc:	002000c5 	.word	0x002000c5

08013c00 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8013c00:	b480      	push	{r7}
 8013c02:	b085      	sub	sp, #20
 8013c04:	af00      	add	r7, sp, #0
 8013c06:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013c08:	4b1a      	ldr	r3, [pc, #104]	@ (8013c74 <SDMMC_GetCmdResp3+0x74>)
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	4a1a      	ldr	r2, [pc, #104]	@ (8013c78 <SDMMC_GetCmdResp3+0x78>)
 8013c0e:	fba2 2303 	umull	r2, r3, r2, r3
 8013c12:	0a5b      	lsrs	r3, r3, #9
 8013c14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013c18:	fb02 f303 	mul.w	r3, r2, r3
 8013c1c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013c1e:	68fb      	ldr	r3, [r7, #12]
 8013c20:	1e5a      	subs	r2, r3, #1
 8013c22:	60fa      	str	r2, [r7, #12]
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d102      	bne.n	8013c2e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013c28:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013c2c:	e01b      	b.n	8013c66 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013c32:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013c34:	68bb      	ldr	r3, [r7, #8]
 8013c36:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d0ef      	beq.n	8013c1e <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013c3e:	68bb      	ldr	r3, [r7, #8]
 8013c40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d1ea      	bne.n	8013c1e <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013c48:	687b      	ldr	r3, [r7, #4]
 8013c4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013c4c:	f003 0304 	and.w	r3, r3, #4
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d004      	beq.n	8013c5e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013c54:	687b      	ldr	r3, [r7, #4]
 8013c56:	2204      	movs	r2, #4
 8013c58:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013c5a:	2304      	movs	r3, #4
 8013c5c:	e003      	b.n	8013c66 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	4a06      	ldr	r2, [pc, #24]	@ (8013c7c <SDMMC_GetCmdResp3+0x7c>)
 8013c62:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8013c64:	2300      	movs	r3, #0
}
 8013c66:	4618      	mov	r0, r3
 8013c68:	3714      	adds	r7, #20
 8013c6a:	46bd      	mov	sp, r7
 8013c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c70:	4770      	bx	lr
 8013c72:	bf00      	nop
 8013c74:	24000158 	.word	0x24000158
 8013c78:	10624dd3 	.word	0x10624dd3
 8013c7c:	002000c5 	.word	0x002000c5

08013c80 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8013c80:	b580      	push	{r7, lr}
 8013c82:	b088      	sub	sp, #32
 8013c84:	af00      	add	r7, sp, #0
 8013c86:	60f8      	str	r0, [r7, #12]
 8013c88:	460b      	mov	r3, r1
 8013c8a:	607a      	str	r2, [r7, #4]
 8013c8c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013c8e:	4b35      	ldr	r3, [pc, #212]	@ (8013d64 <SDMMC_GetCmdResp6+0xe4>)
 8013c90:	681b      	ldr	r3, [r3, #0]
 8013c92:	4a35      	ldr	r2, [pc, #212]	@ (8013d68 <SDMMC_GetCmdResp6+0xe8>)
 8013c94:	fba2 2303 	umull	r2, r3, r2, r3
 8013c98:	0a5b      	lsrs	r3, r3, #9
 8013c9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013c9e:	fb02 f303 	mul.w	r3, r2, r3
 8013ca2:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013ca4:	69fb      	ldr	r3, [r7, #28]
 8013ca6:	1e5a      	subs	r2, r3, #1
 8013ca8:	61fa      	str	r2, [r7, #28]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d102      	bne.n	8013cb4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013cae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013cb2:	e052      	b.n	8013d5a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013cb8:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013cba:	69bb      	ldr	r3, [r7, #24]
 8013cbc:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013cc0:	2b00      	cmp	r3, #0
 8013cc2:	d0ef      	beq.n	8013ca4 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013cc4:	69bb      	ldr	r3, [r7, #24]
 8013cc6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d1ea      	bne.n	8013ca4 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013cce:	68fb      	ldr	r3, [r7, #12]
 8013cd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013cd2:	f003 0304 	and.w	r3, r3, #4
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d004      	beq.n	8013ce4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013cda:	68fb      	ldr	r3, [r7, #12]
 8013cdc:	2204      	movs	r2, #4
 8013cde:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013ce0:	2304      	movs	r3, #4
 8013ce2:	e03a      	b.n	8013d5a <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013ce4:	68fb      	ldr	r3, [r7, #12]
 8013ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013ce8:	f003 0301 	and.w	r3, r3, #1
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d004      	beq.n	8013cfa <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013cf0:	68fb      	ldr	r3, [r7, #12]
 8013cf2:	2201      	movs	r2, #1
 8013cf4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013cf6:	2301      	movs	r3, #1
 8013cf8:	e02f      	b.n	8013d5a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8013cfa:	68f8      	ldr	r0, [r7, #12]
 8013cfc:	f7ff fb7c 	bl	80133f8 <SDMMC_GetCommandResponse>
 8013d00:	4603      	mov	r3, r0
 8013d02:	461a      	mov	r2, r3
 8013d04:	7afb      	ldrb	r3, [r7, #11]
 8013d06:	4293      	cmp	r3, r2
 8013d08:	d001      	beq.n	8013d0e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013d0a:	2301      	movs	r3, #1
 8013d0c:	e025      	b.n	8013d5a <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013d0e:	68fb      	ldr	r3, [r7, #12]
 8013d10:	4a16      	ldr	r2, [pc, #88]	@ (8013d6c <SDMMC_GetCmdResp6+0xec>)
 8013d12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8013d14:	2100      	movs	r1, #0
 8013d16:	68f8      	ldr	r0, [r7, #12]
 8013d18:	f7ff fb7b 	bl	8013412 <SDMMC_GetResponse>
 8013d1c:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8013d1e:	697b      	ldr	r3, [r7, #20]
 8013d20:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d106      	bne.n	8013d36 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8013d28:	697b      	ldr	r3, [r7, #20]
 8013d2a:	0c1b      	lsrs	r3, r3, #16
 8013d2c:	b29a      	uxth	r2, r3
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8013d32:	2300      	movs	r3, #0
 8013d34:	e011      	b.n	8013d5a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8013d36:	697b      	ldr	r3, [r7, #20]
 8013d38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d002      	beq.n	8013d46 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013d40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8013d44:	e009      	b.n	8013d5a <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8013d46:	697b      	ldr	r3, [r7, #20]
 8013d48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d002      	beq.n	8013d56 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013d50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013d54:	e001      	b.n	8013d5a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013d56:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8013d5a:	4618      	mov	r0, r3
 8013d5c:	3720      	adds	r7, #32
 8013d5e:	46bd      	mov	sp, r7
 8013d60:	bd80      	pop	{r7, pc}
 8013d62:	bf00      	nop
 8013d64:	24000158 	.word	0x24000158
 8013d68:	10624dd3 	.word	0x10624dd3
 8013d6c:	002000c5 	.word	0x002000c5

08013d70 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8013d70:	b480      	push	{r7}
 8013d72:	b085      	sub	sp, #20
 8013d74:	af00      	add	r7, sp, #0
 8013d76:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013d78:	4b22      	ldr	r3, [pc, #136]	@ (8013e04 <SDMMC_GetCmdResp7+0x94>)
 8013d7a:	681b      	ldr	r3, [r3, #0]
 8013d7c:	4a22      	ldr	r2, [pc, #136]	@ (8013e08 <SDMMC_GetCmdResp7+0x98>)
 8013d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8013d82:	0a5b      	lsrs	r3, r3, #9
 8013d84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013d88:	fb02 f303 	mul.w	r3, r2, r3
 8013d8c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013d8e:	68fb      	ldr	r3, [r7, #12]
 8013d90:	1e5a      	subs	r2, r3, #1
 8013d92:	60fa      	str	r2, [r7, #12]
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	d102      	bne.n	8013d9e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013d98:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013d9c:	e02c      	b.n	8013df8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013da2:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013da4:	68bb      	ldr	r3, [r7, #8]
 8013da6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d0ef      	beq.n	8013d8e <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013dae:	68bb      	ldr	r3, [r7, #8]
 8013db0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013db4:	2b00      	cmp	r3, #0
 8013db6:	d1ea      	bne.n	8013d8e <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013dbc:	f003 0304 	and.w	r3, r3, #4
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d004      	beq.n	8013dce <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	2204      	movs	r2, #4
 8013dc8:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013dca:	2304      	movs	r3, #4
 8013dcc:	e014      	b.n	8013df8 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013dd2:	f003 0301 	and.w	r3, r3, #1
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d004      	beq.n	8013de4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	2201      	movs	r2, #1
 8013dde:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8013de0:	2301      	movs	r3, #1
 8013de2:	e009      	b.n	8013df8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013de8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013dec:	2b00      	cmp	r3, #0
 8013dee:	d002      	beq.n	8013df6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8013df0:	687b      	ldr	r3, [r7, #4]
 8013df2:	2240      	movs	r2, #64	@ 0x40
 8013df4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8013df6:	2300      	movs	r3, #0

}
 8013df8:	4618      	mov	r0, r3
 8013dfa:	3714      	adds	r7, #20
 8013dfc:	46bd      	mov	sp, r7
 8013dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e02:	4770      	bx	lr
 8013e04:	24000158 	.word	0x24000158
 8013e08:	10624dd3 	.word	0x10624dd3

08013e0c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8013e0c:	b480      	push	{r7}
 8013e0e:	b085      	sub	sp, #20
 8013e10:	af00      	add	r7, sp, #0
 8013e12:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013e14:	4b11      	ldr	r3, [pc, #68]	@ (8013e5c <SDMMC_GetCmdError+0x50>)
 8013e16:	681b      	ldr	r3, [r3, #0]
 8013e18:	4a11      	ldr	r2, [pc, #68]	@ (8013e60 <SDMMC_GetCmdError+0x54>)
 8013e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8013e1e:	0a5b      	lsrs	r3, r3, #9
 8013e20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013e24:	fb02 f303 	mul.w	r3, r2, r3
 8013e28:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013e2a:	68fb      	ldr	r3, [r7, #12]
 8013e2c:	1e5a      	subs	r2, r3, #1
 8013e2e:	60fa      	str	r2, [r7, #12]
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	d102      	bne.n	8013e3a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013e34:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013e38:	e009      	b.n	8013e4e <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d0f1      	beq.n	8013e2a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	4a06      	ldr	r2, [pc, #24]	@ (8013e64 <SDMMC_GetCmdError+0x58>)
 8013e4a:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8013e4c:	2300      	movs	r3, #0
}
 8013e4e:	4618      	mov	r0, r3
 8013e50:	3714      	adds	r7, #20
 8013e52:	46bd      	mov	sp, r7
 8013e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e58:	4770      	bx	lr
 8013e5a:	bf00      	nop
 8013e5c:	24000158 	.word	0x24000158
 8013e60:	10624dd3 	.word	0x10624dd3
 8013e64:	002000c5 	.word	0x002000c5

08013e68 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8013e68:	b580      	push	{r7, lr}
 8013e6a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8013e6c:	4904      	ldr	r1, [pc, #16]	@ (8013e80 <MX_FATFS_Init+0x18>)
 8013e6e:	4805      	ldr	r0, [pc, #20]	@ (8013e84 <MX_FATFS_Init+0x1c>)
 8013e70:	f000 f9e4 	bl	801423c <FATFS_LinkDriver>
 8013e74:	4603      	mov	r3, r0
 8013e76:	461a      	mov	r2, r3
 8013e78:	4b03      	ldr	r3, [pc, #12]	@ (8013e88 <MX_FATFS_Init+0x20>)
 8013e7a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8013e7c:	bf00      	nop
 8013e7e:	bd80      	pop	{r7, pc}
 8013e80:	24001a9c 	.word	0x24001a9c
 8013e84:	08018b5c 	.word	0x08018b5c
 8013e88:	24001a98 	.word	0x24001a98

08013e8c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8013e8c:	b580      	push	{r7, lr}
 8013e8e:	b082      	sub	sp, #8
 8013e90:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8013e92:	2300      	movs	r3, #0
 8013e94:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8013e96:	f000 f879 	bl	8013f8c <BSP_SD_IsDetected>
 8013e9a:	4603      	mov	r3, r0
 8013e9c:	2b01      	cmp	r3, #1
 8013e9e:	d001      	beq.n	8013ea4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8013ea0:	2302      	movs	r3, #2
 8013ea2:	e012      	b.n	8013eca <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8013ea4:	480b      	ldr	r0, [pc, #44]	@ (8013ed4 <BSP_SD_Init+0x48>)
 8013ea6:	f7f9 f821 	bl	800ceec <HAL_SD_Init>
 8013eaa:	4603      	mov	r3, r0
 8013eac:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8013eae:	79fb      	ldrb	r3, [r7, #7]
 8013eb0:	2b00      	cmp	r3, #0
 8013eb2:	d109      	bne.n	8013ec8 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8013eb4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8013eb8:	4806      	ldr	r0, [pc, #24]	@ (8013ed4 <BSP_SD_Init+0x48>)
 8013eba:	f7f9 fedd 	bl	800dc78 <HAL_SD_ConfigWideBusOperation>
 8013ebe:	4603      	mov	r3, r0
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	d001      	beq.n	8013ec8 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8013ec4:	2301      	movs	r3, #1
 8013ec6:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8013ec8:	79fb      	ldrb	r3, [r7, #7]
}
 8013eca:	4618      	mov	r0, r3
 8013ecc:	3708      	adds	r7, #8
 8013ece:	46bd      	mov	sp, r7
 8013ed0:	bd80      	pop	{r7, pc}
 8013ed2:	bf00      	nop
 8013ed4:	24001788 	.word	0x24001788

08013ed8 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8013ed8:	b580      	push	{r7, lr}
 8013eda:	b088      	sub	sp, #32
 8013edc:	af02      	add	r7, sp, #8
 8013ede:	60f8      	str	r0, [r7, #12]
 8013ee0:	60b9      	str	r1, [r7, #8]
 8013ee2:	607a      	str	r2, [r7, #4]
 8013ee4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8013ee6:	2300      	movs	r3, #0
 8013ee8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8013eea:	683b      	ldr	r3, [r7, #0]
 8013eec:	9300      	str	r3, [sp, #0]
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	68ba      	ldr	r2, [r7, #8]
 8013ef2:	68f9      	ldr	r1, [r7, #12]
 8013ef4:	4806      	ldr	r0, [pc, #24]	@ (8013f10 <BSP_SD_ReadBlocks+0x38>)
 8013ef6:	f7f9 f919 	bl	800d12c <HAL_SD_ReadBlocks>
 8013efa:	4603      	mov	r3, r0
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d001      	beq.n	8013f04 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8013f00:	2301      	movs	r3, #1
 8013f02:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8013f04:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f06:	4618      	mov	r0, r3
 8013f08:	3718      	adds	r7, #24
 8013f0a:	46bd      	mov	sp, r7
 8013f0c:	bd80      	pop	{r7, pc}
 8013f0e:	bf00      	nop
 8013f10:	24001788 	.word	0x24001788

08013f14 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8013f14:	b580      	push	{r7, lr}
 8013f16:	b088      	sub	sp, #32
 8013f18:	af02      	add	r7, sp, #8
 8013f1a:	60f8      	str	r0, [r7, #12]
 8013f1c:	60b9      	str	r1, [r7, #8]
 8013f1e:	607a      	str	r2, [r7, #4]
 8013f20:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8013f22:	2300      	movs	r3, #0
 8013f24:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8013f26:	683b      	ldr	r3, [r7, #0]
 8013f28:	9300      	str	r3, [sp, #0]
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	68ba      	ldr	r2, [r7, #8]
 8013f2e:	68f9      	ldr	r1, [r7, #12]
 8013f30:	4806      	ldr	r0, [pc, #24]	@ (8013f4c <BSP_SD_WriteBlocks+0x38>)
 8013f32:	f7f9 fa85 	bl	800d440 <HAL_SD_WriteBlocks>
 8013f36:	4603      	mov	r3, r0
 8013f38:	2b00      	cmp	r3, #0
 8013f3a:	d001      	beq.n	8013f40 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8013f3c:	2301      	movs	r3, #1
 8013f3e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8013f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f42:	4618      	mov	r0, r3
 8013f44:	3718      	adds	r7, #24
 8013f46:	46bd      	mov	sp, r7
 8013f48:	bd80      	pop	{r7, pc}
 8013f4a:	bf00      	nop
 8013f4c:	24001788 	.word	0x24001788

08013f50 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8013f50:	b580      	push	{r7, lr}
 8013f52:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8013f54:	4805      	ldr	r0, [pc, #20]	@ (8013f6c <BSP_SD_GetCardState+0x1c>)
 8013f56:	f7f9 ffa1 	bl	800de9c <HAL_SD_GetCardState>
 8013f5a:	4603      	mov	r3, r0
 8013f5c:	2b04      	cmp	r3, #4
 8013f5e:	bf14      	ite	ne
 8013f60:	2301      	movne	r3, #1
 8013f62:	2300      	moveq	r3, #0
 8013f64:	b2db      	uxtb	r3, r3
}
 8013f66:	4618      	mov	r0, r3
 8013f68:	bd80      	pop	{r7, pc}
 8013f6a:	bf00      	nop
 8013f6c:	24001788 	.word	0x24001788

08013f70 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8013f70:	b580      	push	{r7, lr}
 8013f72:	b082      	sub	sp, #8
 8013f74:	af00      	add	r7, sp, #0
 8013f76:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8013f78:	6879      	ldr	r1, [r7, #4]
 8013f7a:	4803      	ldr	r0, [pc, #12]	@ (8013f88 <BSP_SD_GetCardInfo+0x18>)
 8013f7c:	f7f9 fe50 	bl	800dc20 <HAL_SD_GetCardInfo>
}
 8013f80:	bf00      	nop
 8013f82:	3708      	adds	r7, #8
 8013f84:	46bd      	mov	sp, r7
 8013f86:	bd80      	pop	{r7, pc}
 8013f88:	24001788 	.word	0x24001788

08013f8c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8013f8c:	b580      	push	{r7, lr}
 8013f8e:	b082      	sub	sp, #8
 8013f90:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8013f92:	2301      	movs	r3, #1
 8013f94:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8013f96:	f000 f80b 	bl	8013fb0 <BSP_PlatformIsDetected>
 8013f9a:	4603      	mov	r3, r0
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	d101      	bne.n	8013fa4 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8013fa0:	2300      	movs	r3, #0
 8013fa2:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8013fa4:	79fb      	ldrb	r3, [r7, #7]
 8013fa6:	b2db      	uxtb	r3, r3
}
 8013fa8:	4618      	mov	r0, r3
 8013faa:	3708      	adds	r7, #8
 8013fac:	46bd      	mov	sp, r7
 8013fae:	bd80      	pop	{r7, pc}

08013fb0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8013fb0:	b580      	push	{r7, lr}
 8013fb2:	b082      	sub	sp, #8
 8013fb4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8013fb6:	2301      	movs	r3, #1
 8013fb8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8013fba:	2180      	movs	r1, #128	@ 0x80
 8013fbc:	4806      	ldr	r0, [pc, #24]	@ (8013fd8 <BSP_PlatformIsDetected+0x28>)
 8013fbe:	f7f4 fdf5 	bl	8008bac <HAL_GPIO_ReadPin>
 8013fc2:	4603      	mov	r3, r0
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d001      	beq.n	8013fcc <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8013fc8:	2300      	movs	r3, #0
 8013fca:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8013fcc:	79fb      	ldrb	r3, [r7, #7]
}
 8013fce:	4618      	mov	r0, r3
 8013fd0:	3708      	adds	r7, #8
 8013fd2:	46bd      	mov	sp, r7
 8013fd4:	bd80      	pop	{r7, pc}
 8013fd6:	bf00      	nop
 8013fd8:	58020800 	.word	0x58020800

08013fdc <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8013fdc:	b580      	push	{r7, lr}
 8013fde:	b082      	sub	sp, #8
 8013fe0:	af00      	add	r7, sp, #0
 8013fe2:	4603      	mov	r3, r0
 8013fe4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8013fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8014014 <SD_CheckStatus+0x38>)
 8013fe8:	2201      	movs	r2, #1
 8013fea:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8013fec:	f7ff ffb0 	bl	8013f50 <BSP_SD_GetCardState>
 8013ff0:	4603      	mov	r3, r0
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d107      	bne.n	8014006 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8013ff6:	4b07      	ldr	r3, [pc, #28]	@ (8014014 <SD_CheckStatus+0x38>)
 8013ff8:	781b      	ldrb	r3, [r3, #0]
 8013ffa:	b2db      	uxtb	r3, r3
 8013ffc:	f023 0301 	bic.w	r3, r3, #1
 8014000:	b2da      	uxtb	r2, r3
 8014002:	4b04      	ldr	r3, [pc, #16]	@ (8014014 <SD_CheckStatus+0x38>)
 8014004:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8014006:	4b03      	ldr	r3, [pc, #12]	@ (8014014 <SD_CheckStatus+0x38>)
 8014008:	781b      	ldrb	r3, [r3, #0]
 801400a:	b2db      	uxtb	r3, r3
}
 801400c:	4618      	mov	r0, r3
 801400e:	3708      	adds	r7, #8
 8014010:	46bd      	mov	sp, r7
 8014012:	bd80      	pop	{r7, pc}
 8014014:	2400018d 	.word	0x2400018d

08014018 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8014018:	b580      	push	{r7, lr}
 801401a:	b082      	sub	sp, #8
 801401c:	af00      	add	r7, sp, #0
 801401e:	4603      	mov	r3, r0
 8014020:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8014022:	4b0b      	ldr	r3, [pc, #44]	@ (8014050 <SD_initialize+0x38>)
 8014024:	2201      	movs	r2, #1
 8014026:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8014028:	f7ff ff30 	bl	8013e8c <BSP_SD_Init>
 801402c:	4603      	mov	r3, r0
 801402e:	2b00      	cmp	r3, #0
 8014030:	d107      	bne.n	8014042 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8014032:	79fb      	ldrb	r3, [r7, #7]
 8014034:	4618      	mov	r0, r3
 8014036:	f7ff ffd1 	bl	8013fdc <SD_CheckStatus>
 801403a:	4603      	mov	r3, r0
 801403c:	461a      	mov	r2, r3
 801403e:	4b04      	ldr	r3, [pc, #16]	@ (8014050 <SD_initialize+0x38>)
 8014040:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8014042:	4b03      	ldr	r3, [pc, #12]	@ (8014050 <SD_initialize+0x38>)
 8014044:	781b      	ldrb	r3, [r3, #0]
 8014046:	b2db      	uxtb	r3, r3
}
 8014048:	4618      	mov	r0, r3
 801404a:	3708      	adds	r7, #8
 801404c:	46bd      	mov	sp, r7
 801404e:	bd80      	pop	{r7, pc}
 8014050:	2400018d 	.word	0x2400018d

08014054 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8014054:	b580      	push	{r7, lr}
 8014056:	b082      	sub	sp, #8
 8014058:	af00      	add	r7, sp, #0
 801405a:	4603      	mov	r3, r0
 801405c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 801405e:	79fb      	ldrb	r3, [r7, #7]
 8014060:	4618      	mov	r0, r3
 8014062:	f7ff ffbb 	bl	8013fdc <SD_CheckStatus>
 8014066:	4603      	mov	r3, r0
}
 8014068:	4618      	mov	r0, r3
 801406a:	3708      	adds	r7, #8
 801406c:	46bd      	mov	sp, r7
 801406e:	bd80      	pop	{r7, pc}

08014070 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8014070:	b580      	push	{r7, lr}
 8014072:	b086      	sub	sp, #24
 8014074:	af00      	add	r7, sp, #0
 8014076:	60b9      	str	r1, [r7, #8]
 8014078:	607a      	str	r2, [r7, #4]
 801407a:	603b      	str	r3, [r7, #0]
 801407c:	4603      	mov	r3, r0
 801407e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8014080:	2301      	movs	r3, #1
 8014082:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8014084:	f04f 33ff 	mov.w	r3, #4294967295
 8014088:	683a      	ldr	r2, [r7, #0]
 801408a:	6879      	ldr	r1, [r7, #4]
 801408c:	68b8      	ldr	r0, [r7, #8]
 801408e:	f7ff ff23 	bl	8013ed8 <BSP_SD_ReadBlocks>
 8014092:	4603      	mov	r3, r0
 8014094:	2b00      	cmp	r3, #0
 8014096:	d107      	bne.n	80140a8 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8014098:	bf00      	nop
 801409a:	f7ff ff59 	bl	8013f50 <BSP_SD_GetCardState>
 801409e:	4603      	mov	r3, r0
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d1fa      	bne.n	801409a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 80140a4:	2300      	movs	r3, #0
 80140a6:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80140a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80140aa:	4618      	mov	r0, r3
 80140ac:	3718      	adds	r7, #24
 80140ae:	46bd      	mov	sp, r7
 80140b0:	bd80      	pop	{r7, pc}

080140b2 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80140b2:	b580      	push	{r7, lr}
 80140b4:	b086      	sub	sp, #24
 80140b6:	af00      	add	r7, sp, #0
 80140b8:	60b9      	str	r1, [r7, #8]
 80140ba:	607a      	str	r2, [r7, #4]
 80140bc:	603b      	str	r3, [r7, #0]
 80140be:	4603      	mov	r3, r0
 80140c0:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80140c2:	2301      	movs	r3, #1
 80140c4:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 80140c6:	f04f 33ff 	mov.w	r3, #4294967295
 80140ca:	683a      	ldr	r2, [r7, #0]
 80140cc:	6879      	ldr	r1, [r7, #4]
 80140ce:	68b8      	ldr	r0, [r7, #8]
 80140d0:	f7ff ff20 	bl	8013f14 <BSP_SD_WriteBlocks>
 80140d4:	4603      	mov	r3, r0
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d107      	bne.n	80140ea <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 80140da:	bf00      	nop
 80140dc:	f7ff ff38 	bl	8013f50 <BSP_SD_GetCardState>
 80140e0:	4603      	mov	r3, r0
 80140e2:	2b00      	cmp	r3, #0
 80140e4:	d1fa      	bne.n	80140dc <SD_write+0x2a>
    {
    }
    res = RES_OK;
 80140e6:	2300      	movs	r3, #0
 80140e8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80140ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80140ec:	4618      	mov	r0, r3
 80140ee:	3718      	adds	r7, #24
 80140f0:	46bd      	mov	sp, r7
 80140f2:	bd80      	pop	{r7, pc}

080140f4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80140f4:	b580      	push	{r7, lr}
 80140f6:	b08c      	sub	sp, #48	@ 0x30
 80140f8:	af00      	add	r7, sp, #0
 80140fa:	4603      	mov	r3, r0
 80140fc:	603a      	str	r2, [r7, #0]
 80140fe:	71fb      	strb	r3, [r7, #7]
 8014100:	460b      	mov	r3, r1
 8014102:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8014104:	2301      	movs	r3, #1
 8014106:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 801410a:	4b25      	ldr	r3, [pc, #148]	@ (80141a0 <SD_ioctl+0xac>)
 801410c:	781b      	ldrb	r3, [r3, #0]
 801410e:	b2db      	uxtb	r3, r3
 8014110:	f003 0301 	and.w	r3, r3, #1
 8014114:	2b00      	cmp	r3, #0
 8014116:	d001      	beq.n	801411c <SD_ioctl+0x28>
 8014118:	2303      	movs	r3, #3
 801411a:	e03c      	b.n	8014196 <SD_ioctl+0xa2>

  switch (cmd)
 801411c:	79bb      	ldrb	r3, [r7, #6]
 801411e:	2b03      	cmp	r3, #3
 8014120:	d834      	bhi.n	801418c <SD_ioctl+0x98>
 8014122:	a201      	add	r2, pc, #4	@ (adr r2, 8014128 <SD_ioctl+0x34>)
 8014124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014128:	08014139 	.word	0x08014139
 801412c:	08014141 	.word	0x08014141
 8014130:	08014159 	.word	0x08014159
 8014134:	08014173 	.word	0x08014173
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8014138:	2300      	movs	r3, #0
 801413a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801413e:	e028      	b.n	8014192 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8014140:	f107 0308 	add.w	r3, r7, #8
 8014144:	4618      	mov	r0, r3
 8014146:	f7ff ff13 	bl	8013f70 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 801414a:	6a3a      	ldr	r2, [r7, #32]
 801414c:	683b      	ldr	r3, [r7, #0]
 801414e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014150:	2300      	movs	r3, #0
 8014152:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8014156:	e01c      	b.n	8014192 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014158:	f107 0308 	add.w	r3, r7, #8
 801415c:	4618      	mov	r0, r3
 801415e:	f7ff ff07 	bl	8013f70 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8014162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014164:	b29a      	uxth	r2, r3
 8014166:	683b      	ldr	r3, [r7, #0]
 8014168:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 801416a:	2300      	movs	r3, #0
 801416c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8014170:	e00f      	b.n	8014192 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014172:	f107 0308 	add.w	r3, r7, #8
 8014176:	4618      	mov	r0, r3
 8014178:	f7ff fefa 	bl	8013f70 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 801417c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801417e:	0a5a      	lsrs	r2, r3, #9
 8014180:	683b      	ldr	r3, [r7, #0]
 8014182:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014184:	2300      	movs	r3, #0
 8014186:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 801418a:	e002      	b.n	8014192 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 801418c:	2304      	movs	r3, #4
 801418e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8014192:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8014196:	4618      	mov	r0, r3
 8014198:	3730      	adds	r7, #48	@ 0x30
 801419a:	46bd      	mov	sp, r7
 801419c:	bd80      	pop	{r7, pc}
 801419e:	bf00      	nop
 80141a0:	2400018d 	.word	0x2400018d

080141a4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80141a4:	b480      	push	{r7}
 80141a6:	b087      	sub	sp, #28
 80141a8:	af00      	add	r7, sp, #0
 80141aa:	60f8      	str	r0, [r7, #12]
 80141ac:	60b9      	str	r1, [r7, #8]
 80141ae:	4613      	mov	r3, r2
 80141b0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80141b2:	2301      	movs	r3, #1
 80141b4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80141b6:	2300      	movs	r3, #0
 80141b8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80141ba:	4b1f      	ldr	r3, [pc, #124]	@ (8014238 <FATFS_LinkDriverEx+0x94>)
 80141bc:	7a5b      	ldrb	r3, [r3, #9]
 80141be:	b2db      	uxtb	r3, r3
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d131      	bne.n	8014228 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80141c4:	4b1c      	ldr	r3, [pc, #112]	@ (8014238 <FATFS_LinkDriverEx+0x94>)
 80141c6:	7a5b      	ldrb	r3, [r3, #9]
 80141c8:	b2db      	uxtb	r3, r3
 80141ca:	461a      	mov	r2, r3
 80141cc:	4b1a      	ldr	r3, [pc, #104]	@ (8014238 <FATFS_LinkDriverEx+0x94>)
 80141ce:	2100      	movs	r1, #0
 80141d0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80141d2:	4b19      	ldr	r3, [pc, #100]	@ (8014238 <FATFS_LinkDriverEx+0x94>)
 80141d4:	7a5b      	ldrb	r3, [r3, #9]
 80141d6:	b2db      	uxtb	r3, r3
 80141d8:	4a17      	ldr	r2, [pc, #92]	@ (8014238 <FATFS_LinkDriverEx+0x94>)
 80141da:	009b      	lsls	r3, r3, #2
 80141dc:	4413      	add	r3, r2
 80141de:	68fa      	ldr	r2, [r7, #12]
 80141e0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80141e2:	4b15      	ldr	r3, [pc, #84]	@ (8014238 <FATFS_LinkDriverEx+0x94>)
 80141e4:	7a5b      	ldrb	r3, [r3, #9]
 80141e6:	b2db      	uxtb	r3, r3
 80141e8:	461a      	mov	r2, r3
 80141ea:	4b13      	ldr	r3, [pc, #76]	@ (8014238 <FATFS_LinkDriverEx+0x94>)
 80141ec:	4413      	add	r3, r2
 80141ee:	79fa      	ldrb	r2, [r7, #7]
 80141f0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80141f2:	4b11      	ldr	r3, [pc, #68]	@ (8014238 <FATFS_LinkDriverEx+0x94>)
 80141f4:	7a5b      	ldrb	r3, [r3, #9]
 80141f6:	b2db      	uxtb	r3, r3
 80141f8:	1c5a      	adds	r2, r3, #1
 80141fa:	b2d1      	uxtb	r1, r2
 80141fc:	4a0e      	ldr	r2, [pc, #56]	@ (8014238 <FATFS_LinkDriverEx+0x94>)
 80141fe:	7251      	strb	r1, [r2, #9]
 8014200:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8014202:	7dbb      	ldrb	r3, [r7, #22]
 8014204:	3330      	adds	r3, #48	@ 0x30
 8014206:	b2da      	uxtb	r2, r3
 8014208:	68bb      	ldr	r3, [r7, #8]
 801420a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801420c:	68bb      	ldr	r3, [r7, #8]
 801420e:	3301      	adds	r3, #1
 8014210:	223a      	movs	r2, #58	@ 0x3a
 8014212:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014214:	68bb      	ldr	r3, [r7, #8]
 8014216:	3302      	adds	r3, #2
 8014218:	222f      	movs	r2, #47	@ 0x2f
 801421a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801421c:	68bb      	ldr	r3, [r7, #8]
 801421e:	3303      	adds	r3, #3
 8014220:	2200      	movs	r2, #0
 8014222:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014224:	2300      	movs	r3, #0
 8014226:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014228:	7dfb      	ldrb	r3, [r7, #23]
}
 801422a:	4618      	mov	r0, r3
 801422c:	371c      	adds	r7, #28
 801422e:	46bd      	mov	sp, r7
 8014230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014234:	4770      	bx	lr
 8014236:	bf00      	nop
 8014238:	24001aa0 	.word	0x24001aa0

0801423c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801423c:	b580      	push	{r7, lr}
 801423e:	b082      	sub	sp, #8
 8014240:	af00      	add	r7, sp, #0
 8014242:	6078      	str	r0, [r7, #4]
 8014244:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014246:	2200      	movs	r2, #0
 8014248:	6839      	ldr	r1, [r7, #0]
 801424a:	6878      	ldr	r0, [r7, #4]
 801424c:	f7ff ffaa 	bl	80141a4 <FATFS_LinkDriverEx>
 8014250:	4603      	mov	r3, r0
}
 8014252:	4618      	mov	r0, r3
 8014254:	3708      	adds	r7, #8
 8014256:	46bd      	mov	sp, r7
 8014258:	bd80      	pop	{r7, pc}

0801425a <__cvt>:
 801425a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801425c:	ed2d 8b02 	vpush	{d8}
 8014260:	eeb0 8b40 	vmov.f64	d8, d0
 8014264:	b085      	sub	sp, #20
 8014266:	4617      	mov	r7, r2
 8014268:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801426a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801426c:	ee18 2a90 	vmov	r2, s17
 8014270:	f025 0520 	bic.w	r5, r5, #32
 8014274:	2a00      	cmp	r2, #0
 8014276:	bfb6      	itet	lt
 8014278:	222d      	movlt	r2, #45	@ 0x2d
 801427a:	2200      	movge	r2, #0
 801427c:	eeb1 8b40 	vneglt.f64	d8, d0
 8014280:	2d46      	cmp	r5, #70	@ 0x46
 8014282:	460c      	mov	r4, r1
 8014284:	701a      	strb	r2, [r3, #0]
 8014286:	d004      	beq.n	8014292 <__cvt+0x38>
 8014288:	2d45      	cmp	r5, #69	@ 0x45
 801428a:	d100      	bne.n	801428e <__cvt+0x34>
 801428c:	3401      	adds	r4, #1
 801428e:	2102      	movs	r1, #2
 8014290:	e000      	b.n	8014294 <__cvt+0x3a>
 8014292:	2103      	movs	r1, #3
 8014294:	ab03      	add	r3, sp, #12
 8014296:	9301      	str	r3, [sp, #4]
 8014298:	ab02      	add	r3, sp, #8
 801429a:	9300      	str	r3, [sp, #0]
 801429c:	4622      	mov	r2, r4
 801429e:	4633      	mov	r3, r6
 80142a0:	eeb0 0b48 	vmov.f64	d0, d8
 80142a4:	f001 f964 	bl	8015570 <_dtoa_r>
 80142a8:	2d47      	cmp	r5, #71	@ 0x47
 80142aa:	d114      	bne.n	80142d6 <__cvt+0x7c>
 80142ac:	07fb      	lsls	r3, r7, #31
 80142ae:	d50a      	bpl.n	80142c6 <__cvt+0x6c>
 80142b0:	1902      	adds	r2, r0, r4
 80142b2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80142b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142ba:	bf08      	it	eq
 80142bc:	9203      	streq	r2, [sp, #12]
 80142be:	2130      	movs	r1, #48	@ 0x30
 80142c0:	9b03      	ldr	r3, [sp, #12]
 80142c2:	4293      	cmp	r3, r2
 80142c4:	d319      	bcc.n	80142fa <__cvt+0xa0>
 80142c6:	9b03      	ldr	r3, [sp, #12]
 80142c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80142ca:	1a1b      	subs	r3, r3, r0
 80142cc:	6013      	str	r3, [r2, #0]
 80142ce:	b005      	add	sp, #20
 80142d0:	ecbd 8b02 	vpop	{d8}
 80142d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80142d6:	2d46      	cmp	r5, #70	@ 0x46
 80142d8:	eb00 0204 	add.w	r2, r0, r4
 80142dc:	d1e9      	bne.n	80142b2 <__cvt+0x58>
 80142de:	7803      	ldrb	r3, [r0, #0]
 80142e0:	2b30      	cmp	r3, #48	@ 0x30
 80142e2:	d107      	bne.n	80142f4 <__cvt+0x9a>
 80142e4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80142e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80142ec:	bf1c      	itt	ne
 80142ee:	f1c4 0401 	rsbne	r4, r4, #1
 80142f2:	6034      	strne	r4, [r6, #0]
 80142f4:	6833      	ldr	r3, [r6, #0]
 80142f6:	441a      	add	r2, r3
 80142f8:	e7db      	b.n	80142b2 <__cvt+0x58>
 80142fa:	1c5c      	adds	r4, r3, #1
 80142fc:	9403      	str	r4, [sp, #12]
 80142fe:	7019      	strb	r1, [r3, #0]
 8014300:	e7de      	b.n	80142c0 <__cvt+0x66>

08014302 <__exponent>:
 8014302:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014304:	2900      	cmp	r1, #0
 8014306:	bfba      	itte	lt
 8014308:	4249      	neglt	r1, r1
 801430a:	232d      	movlt	r3, #45	@ 0x2d
 801430c:	232b      	movge	r3, #43	@ 0x2b
 801430e:	2909      	cmp	r1, #9
 8014310:	7002      	strb	r2, [r0, #0]
 8014312:	7043      	strb	r3, [r0, #1]
 8014314:	dd29      	ble.n	801436a <__exponent+0x68>
 8014316:	f10d 0307 	add.w	r3, sp, #7
 801431a:	461d      	mov	r5, r3
 801431c:	270a      	movs	r7, #10
 801431e:	461a      	mov	r2, r3
 8014320:	fbb1 f6f7 	udiv	r6, r1, r7
 8014324:	fb07 1416 	mls	r4, r7, r6, r1
 8014328:	3430      	adds	r4, #48	@ 0x30
 801432a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801432e:	460c      	mov	r4, r1
 8014330:	2c63      	cmp	r4, #99	@ 0x63
 8014332:	f103 33ff 	add.w	r3, r3, #4294967295
 8014336:	4631      	mov	r1, r6
 8014338:	dcf1      	bgt.n	801431e <__exponent+0x1c>
 801433a:	3130      	adds	r1, #48	@ 0x30
 801433c:	1e94      	subs	r4, r2, #2
 801433e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8014342:	1c41      	adds	r1, r0, #1
 8014344:	4623      	mov	r3, r4
 8014346:	42ab      	cmp	r3, r5
 8014348:	d30a      	bcc.n	8014360 <__exponent+0x5e>
 801434a:	f10d 0309 	add.w	r3, sp, #9
 801434e:	1a9b      	subs	r3, r3, r2
 8014350:	42ac      	cmp	r4, r5
 8014352:	bf88      	it	hi
 8014354:	2300      	movhi	r3, #0
 8014356:	3302      	adds	r3, #2
 8014358:	4403      	add	r3, r0
 801435a:	1a18      	subs	r0, r3, r0
 801435c:	b003      	add	sp, #12
 801435e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014360:	f813 6b01 	ldrb.w	r6, [r3], #1
 8014364:	f801 6f01 	strb.w	r6, [r1, #1]!
 8014368:	e7ed      	b.n	8014346 <__exponent+0x44>
 801436a:	2330      	movs	r3, #48	@ 0x30
 801436c:	3130      	adds	r1, #48	@ 0x30
 801436e:	7083      	strb	r3, [r0, #2]
 8014370:	70c1      	strb	r1, [r0, #3]
 8014372:	1d03      	adds	r3, r0, #4
 8014374:	e7f1      	b.n	801435a <__exponent+0x58>
	...

08014378 <_printf_float>:
 8014378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801437c:	b08d      	sub	sp, #52	@ 0x34
 801437e:	460c      	mov	r4, r1
 8014380:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8014384:	4616      	mov	r6, r2
 8014386:	461f      	mov	r7, r3
 8014388:	4605      	mov	r5, r0
 801438a:	f000 ffdb 	bl	8015344 <_localeconv_r>
 801438e:	f8d0 b000 	ldr.w	fp, [r0]
 8014392:	4658      	mov	r0, fp
 8014394:	f7ec f80c 	bl	80003b0 <strlen>
 8014398:	2300      	movs	r3, #0
 801439a:	930a      	str	r3, [sp, #40]	@ 0x28
 801439c:	f8d8 3000 	ldr.w	r3, [r8]
 80143a0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80143a4:	6822      	ldr	r2, [r4, #0]
 80143a6:	9005      	str	r0, [sp, #20]
 80143a8:	3307      	adds	r3, #7
 80143aa:	f023 0307 	bic.w	r3, r3, #7
 80143ae:	f103 0108 	add.w	r1, r3, #8
 80143b2:	f8c8 1000 	str.w	r1, [r8]
 80143b6:	ed93 0b00 	vldr	d0, [r3]
 80143ba:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8014618 <_printf_float+0x2a0>
 80143be:	eeb0 7bc0 	vabs.f64	d7, d0
 80143c2:	eeb4 7b46 	vcmp.f64	d7, d6
 80143c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143ca:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80143ce:	dd24      	ble.n	801441a <_printf_float+0xa2>
 80143d0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80143d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80143d8:	d502      	bpl.n	80143e0 <_printf_float+0x68>
 80143da:	232d      	movs	r3, #45	@ 0x2d
 80143dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80143e0:	498f      	ldr	r1, [pc, #572]	@ (8014620 <_printf_float+0x2a8>)
 80143e2:	4b90      	ldr	r3, [pc, #576]	@ (8014624 <_printf_float+0x2ac>)
 80143e4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80143e8:	bf94      	ite	ls
 80143ea:	4688      	movls	r8, r1
 80143ec:	4698      	movhi	r8, r3
 80143ee:	f022 0204 	bic.w	r2, r2, #4
 80143f2:	2303      	movs	r3, #3
 80143f4:	6123      	str	r3, [r4, #16]
 80143f6:	6022      	str	r2, [r4, #0]
 80143f8:	f04f 0a00 	mov.w	sl, #0
 80143fc:	9700      	str	r7, [sp, #0]
 80143fe:	4633      	mov	r3, r6
 8014400:	aa0b      	add	r2, sp, #44	@ 0x2c
 8014402:	4621      	mov	r1, r4
 8014404:	4628      	mov	r0, r5
 8014406:	f000 f9d1 	bl	80147ac <_printf_common>
 801440a:	3001      	adds	r0, #1
 801440c:	f040 8089 	bne.w	8014522 <_printf_float+0x1aa>
 8014410:	f04f 30ff 	mov.w	r0, #4294967295
 8014414:	b00d      	add	sp, #52	@ 0x34
 8014416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801441a:	eeb4 0b40 	vcmp.f64	d0, d0
 801441e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014422:	d709      	bvc.n	8014438 <_printf_float+0xc0>
 8014424:	ee10 3a90 	vmov	r3, s1
 8014428:	2b00      	cmp	r3, #0
 801442a:	bfbc      	itt	lt
 801442c:	232d      	movlt	r3, #45	@ 0x2d
 801442e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8014432:	497d      	ldr	r1, [pc, #500]	@ (8014628 <_printf_float+0x2b0>)
 8014434:	4b7d      	ldr	r3, [pc, #500]	@ (801462c <_printf_float+0x2b4>)
 8014436:	e7d5      	b.n	80143e4 <_printf_float+0x6c>
 8014438:	6863      	ldr	r3, [r4, #4]
 801443a:	1c59      	adds	r1, r3, #1
 801443c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8014440:	d139      	bne.n	80144b6 <_printf_float+0x13e>
 8014442:	2306      	movs	r3, #6
 8014444:	6063      	str	r3, [r4, #4]
 8014446:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801444a:	2300      	movs	r3, #0
 801444c:	6022      	str	r2, [r4, #0]
 801444e:	9303      	str	r3, [sp, #12]
 8014450:	ab0a      	add	r3, sp, #40	@ 0x28
 8014452:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8014456:	ab09      	add	r3, sp, #36	@ 0x24
 8014458:	9300      	str	r3, [sp, #0]
 801445a:	6861      	ldr	r1, [r4, #4]
 801445c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8014460:	4628      	mov	r0, r5
 8014462:	f7ff fefa 	bl	801425a <__cvt>
 8014466:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801446a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801446c:	4680      	mov	r8, r0
 801446e:	d129      	bne.n	80144c4 <_printf_float+0x14c>
 8014470:	1cc8      	adds	r0, r1, #3
 8014472:	db02      	blt.n	801447a <_printf_float+0x102>
 8014474:	6863      	ldr	r3, [r4, #4]
 8014476:	4299      	cmp	r1, r3
 8014478:	dd41      	ble.n	80144fe <_printf_float+0x186>
 801447a:	f1a9 0902 	sub.w	r9, r9, #2
 801447e:	fa5f f989 	uxtb.w	r9, r9
 8014482:	3901      	subs	r1, #1
 8014484:	464a      	mov	r2, r9
 8014486:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801448a:	9109      	str	r1, [sp, #36]	@ 0x24
 801448c:	f7ff ff39 	bl	8014302 <__exponent>
 8014490:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014492:	1813      	adds	r3, r2, r0
 8014494:	2a01      	cmp	r2, #1
 8014496:	4682      	mov	sl, r0
 8014498:	6123      	str	r3, [r4, #16]
 801449a:	dc02      	bgt.n	80144a2 <_printf_float+0x12a>
 801449c:	6822      	ldr	r2, [r4, #0]
 801449e:	07d2      	lsls	r2, r2, #31
 80144a0:	d501      	bpl.n	80144a6 <_printf_float+0x12e>
 80144a2:	3301      	adds	r3, #1
 80144a4:	6123      	str	r3, [r4, #16]
 80144a6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d0a6      	beq.n	80143fc <_printf_float+0x84>
 80144ae:	232d      	movs	r3, #45	@ 0x2d
 80144b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80144b4:	e7a2      	b.n	80143fc <_printf_float+0x84>
 80144b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80144ba:	d1c4      	bne.n	8014446 <_printf_float+0xce>
 80144bc:	2b00      	cmp	r3, #0
 80144be:	d1c2      	bne.n	8014446 <_printf_float+0xce>
 80144c0:	2301      	movs	r3, #1
 80144c2:	e7bf      	b.n	8014444 <_printf_float+0xcc>
 80144c4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80144c8:	d9db      	bls.n	8014482 <_printf_float+0x10a>
 80144ca:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80144ce:	d118      	bne.n	8014502 <_printf_float+0x18a>
 80144d0:	2900      	cmp	r1, #0
 80144d2:	6863      	ldr	r3, [r4, #4]
 80144d4:	dd0b      	ble.n	80144ee <_printf_float+0x176>
 80144d6:	6121      	str	r1, [r4, #16]
 80144d8:	b913      	cbnz	r3, 80144e0 <_printf_float+0x168>
 80144da:	6822      	ldr	r2, [r4, #0]
 80144dc:	07d0      	lsls	r0, r2, #31
 80144de:	d502      	bpl.n	80144e6 <_printf_float+0x16e>
 80144e0:	3301      	adds	r3, #1
 80144e2:	440b      	add	r3, r1
 80144e4:	6123      	str	r3, [r4, #16]
 80144e6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80144e8:	f04f 0a00 	mov.w	sl, #0
 80144ec:	e7db      	b.n	80144a6 <_printf_float+0x12e>
 80144ee:	b913      	cbnz	r3, 80144f6 <_printf_float+0x17e>
 80144f0:	6822      	ldr	r2, [r4, #0]
 80144f2:	07d2      	lsls	r2, r2, #31
 80144f4:	d501      	bpl.n	80144fa <_printf_float+0x182>
 80144f6:	3302      	adds	r3, #2
 80144f8:	e7f4      	b.n	80144e4 <_printf_float+0x16c>
 80144fa:	2301      	movs	r3, #1
 80144fc:	e7f2      	b.n	80144e4 <_printf_float+0x16c>
 80144fe:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8014502:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014504:	4299      	cmp	r1, r3
 8014506:	db05      	blt.n	8014514 <_printf_float+0x19c>
 8014508:	6823      	ldr	r3, [r4, #0]
 801450a:	6121      	str	r1, [r4, #16]
 801450c:	07d8      	lsls	r0, r3, #31
 801450e:	d5ea      	bpl.n	80144e6 <_printf_float+0x16e>
 8014510:	1c4b      	adds	r3, r1, #1
 8014512:	e7e7      	b.n	80144e4 <_printf_float+0x16c>
 8014514:	2900      	cmp	r1, #0
 8014516:	bfd4      	ite	le
 8014518:	f1c1 0202 	rsble	r2, r1, #2
 801451c:	2201      	movgt	r2, #1
 801451e:	4413      	add	r3, r2
 8014520:	e7e0      	b.n	80144e4 <_printf_float+0x16c>
 8014522:	6823      	ldr	r3, [r4, #0]
 8014524:	055a      	lsls	r2, r3, #21
 8014526:	d407      	bmi.n	8014538 <_printf_float+0x1c0>
 8014528:	6923      	ldr	r3, [r4, #16]
 801452a:	4642      	mov	r2, r8
 801452c:	4631      	mov	r1, r6
 801452e:	4628      	mov	r0, r5
 8014530:	47b8      	blx	r7
 8014532:	3001      	adds	r0, #1
 8014534:	d12a      	bne.n	801458c <_printf_float+0x214>
 8014536:	e76b      	b.n	8014410 <_printf_float+0x98>
 8014538:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801453c:	f240 80e0 	bls.w	8014700 <_printf_float+0x388>
 8014540:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8014544:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801454c:	d133      	bne.n	80145b6 <_printf_float+0x23e>
 801454e:	4a38      	ldr	r2, [pc, #224]	@ (8014630 <_printf_float+0x2b8>)
 8014550:	2301      	movs	r3, #1
 8014552:	4631      	mov	r1, r6
 8014554:	4628      	mov	r0, r5
 8014556:	47b8      	blx	r7
 8014558:	3001      	adds	r0, #1
 801455a:	f43f af59 	beq.w	8014410 <_printf_float+0x98>
 801455e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8014562:	4543      	cmp	r3, r8
 8014564:	db02      	blt.n	801456c <_printf_float+0x1f4>
 8014566:	6823      	ldr	r3, [r4, #0]
 8014568:	07d8      	lsls	r0, r3, #31
 801456a:	d50f      	bpl.n	801458c <_printf_float+0x214>
 801456c:	9b05      	ldr	r3, [sp, #20]
 801456e:	465a      	mov	r2, fp
 8014570:	4631      	mov	r1, r6
 8014572:	4628      	mov	r0, r5
 8014574:	47b8      	blx	r7
 8014576:	3001      	adds	r0, #1
 8014578:	f43f af4a 	beq.w	8014410 <_printf_float+0x98>
 801457c:	f04f 0900 	mov.w	r9, #0
 8014580:	f108 38ff 	add.w	r8, r8, #4294967295
 8014584:	f104 0a1a 	add.w	sl, r4, #26
 8014588:	45c8      	cmp	r8, r9
 801458a:	dc09      	bgt.n	80145a0 <_printf_float+0x228>
 801458c:	6823      	ldr	r3, [r4, #0]
 801458e:	079b      	lsls	r3, r3, #30
 8014590:	f100 8107 	bmi.w	80147a2 <_printf_float+0x42a>
 8014594:	68e0      	ldr	r0, [r4, #12]
 8014596:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014598:	4298      	cmp	r0, r3
 801459a:	bfb8      	it	lt
 801459c:	4618      	movlt	r0, r3
 801459e:	e739      	b.n	8014414 <_printf_float+0x9c>
 80145a0:	2301      	movs	r3, #1
 80145a2:	4652      	mov	r2, sl
 80145a4:	4631      	mov	r1, r6
 80145a6:	4628      	mov	r0, r5
 80145a8:	47b8      	blx	r7
 80145aa:	3001      	adds	r0, #1
 80145ac:	f43f af30 	beq.w	8014410 <_printf_float+0x98>
 80145b0:	f109 0901 	add.w	r9, r9, #1
 80145b4:	e7e8      	b.n	8014588 <_printf_float+0x210>
 80145b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145b8:	2b00      	cmp	r3, #0
 80145ba:	dc3b      	bgt.n	8014634 <_printf_float+0x2bc>
 80145bc:	4a1c      	ldr	r2, [pc, #112]	@ (8014630 <_printf_float+0x2b8>)
 80145be:	2301      	movs	r3, #1
 80145c0:	4631      	mov	r1, r6
 80145c2:	4628      	mov	r0, r5
 80145c4:	47b8      	blx	r7
 80145c6:	3001      	adds	r0, #1
 80145c8:	f43f af22 	beq.w	8014410 <_printf_float+0x98>
 80145cc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80145d0:	ea59 0303 	orrs.w	r3, r9, r3
 80145d4:	d102      	bne.n	80145dc <_printf_float+0x264>
 80145d6:	6823      	ldr	r3, [r4, #0]
 80145d8:	07d9      	lsls	r1, r3, #31
 80145da:	d5d7      	bpl.n	801458c <_printf_float+0x214>
 80145dc:	9b05      	ldr	r3, [sp, #20]
 80145de:	465a      	mov	r2, fp
 80145e0:	4631      	mov	r1, r6
 80145e2:	4628      	mov	r0, r5
 80145e4:	47b8      	blx	r7
 80145e6:	3001      	adds	r0, #1
 80145e8:	f43f af12 	beq.w	8014410 <_printf_float+0x98>
 80145ec:	f04f 0a00 	mov.w	sl, #0
 80145f0:	f104 0b1a 	add.w	fp, r4, #26
 80145f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145f6:	425b      	negs	r3, r3
 80145f8:	4553      	cmp	r3, sl
 80145fa:	dc01      	bgt.n	8014600 <_printf_float+0x288>
 80145fc:	464b      	mov	r3, r9
 80145fe:	e794      	b.n	801452a <_printf_float+0x1b2>
 8014600:	2301      	movs	r3, #1
 8014602:	465a      	mov	r2, fp
 8014604:	4631      	mov	r1, r6
 8014606:	4628      	mov	r0, r5
 8014608:	47b8      	blx	r7
 801460a:	3001      	adds	r0, #1
 801460c:	f43f af00 	beq.w	8014410 <_printf_float+0x98>
 8014610:	f10a 0a01 	add.w	sl, sl, #1
 8014614:	e7ee      	b.n	80145f4 <_printf_float+0x27c>
 8014616:	bf00      	nop
 8014618:	ffffffff 	.word	0xffffffff
 801461c:	7fefffff 	.word	0x7fefffff
 8014620:	08018b70 	.word	0x08018b70
 8014624:	08018b74 	.word	0x08018b74
 8014628:	08018b78 	.word	0x08018b78
 801462c:	08018b7c 	.word	0x08018b7c
 8014630:	08018b80 	.word	0x08018b80
 8014634:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014636:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801463a:	4553      	cmp	r3, sl
 801463c:	bfa8      	it	ge
 801463e:	4653      	movge	r3, sl
 8014640:	2b00      	cmp	r3, #0
 8014642:	4699      	mov	r9, r3
 8014644:	dc37      	bgt.n	80146b6 <_printf_float+0x33e>
 8014646:	2300      	movs	r3, #0
 8014648:	9307      	str	r3, [sp, #28]
 801464a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801464e:	f104 021a 	add.w	r2, r4, #26
 8014652:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8014654:	9907      	ldr	r1, [sp, #28]
 8014656:	9306      	str	r3, [sp, #24]
 8014658:	eba3 0309 	sub.w	r3, r3, r9
 801465c:	428b      	cmp	r3, r1
 801465e:	dc31      	bgt.n	80146c4 <_printf_float+0x34c>
 8014660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014662:	459a      	cmp	sl, r3
 8014664:	dc3b      	bgt.n	80146de <_printf_float+0x366>
 8014666:	6823      	ldr	r3, [r4, #0]
 8014668:	07da      	lsls	r2, r3, #31
 801466a:	d438      	bmi.n	80146de <_printf_float+0x366>
 801466c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801466e:	ebaa 0903 	sub.w	r9, sl, r3
 8014672:	9b06      	ldr	r3, [sp, #24]
 8014674:	ebaa 0303 	sub.w	r3, sl, r3
 8014678:	4599      	cmp	r9, r3
 801467a:	bfa8      	it	ge
 801467c:	4699      	movge	r9, r3
 801467e:	f1b9 0f00 	cmp.w	r9, #0
 8014682:	dc34      	bgt.n	80146ee <_printf_float+0x376>
 8014684:	f04f 0800 	mov.w	r8, #0
 8014688:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801468c:	f104 0b1a 	add.w	fp, r4, #26
 8014690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014692:	ebaa 0303 	sub.w	r3, sl, r3
 8014696:	eba3 0309 	sub.w	r3, r3, r9
 801469a:	4543      	cmp	r3, r8
 801469c:	f77f af76 	ble.w	801458c <_printf_float+0x214>
 80146a0:	2301      	movs	r3, #1
 80146a2:	465a      	mov	r2, fp
 80146a4:	4631      	mov	r1, r6
 80146a6:	4628      	mov	r0, r5
 80146a8:	47b8      	blx	r7
 80146aa:	3001      	adds	r0, #1
 80146ac:	f43f aeb0 	beq.w	8014410 <_printf_float+0x98>
 80146b0:	f108 0801 	add.w	r8, r8, #1
 80146b4:	e7ec      	b.n	8014690 <_printf_float+0x318>
 80146b6:	4642      	mov	r2, r8
 80146b8:	4631      	mov	r1, r6
 80146ba:	4628      	mov	r0, r5
 80146bc:	47b8      	blx	r7
 80146be:	3001      	adds	r0, #1
 80146c0:	d1c1      	bne.n	8014646 <_printf_float+0x2ce>
 80146c2:	e6a5      	b.n	8014410 <_printf_float+0x98>
 80146c4:	2301      	movs	r3, #1
 80146c6:	4631      	mov	r1, r6
 80146c8:	4628      	mov	r0, r5
 80146ca:	9206      	str	r2, [sp, #24]
 80146cc:	47b8      	blx	r7
 80146ce:	3001      	adds	r0, #1
 80146d0:	f43f ae9e 	beq.w	8014410 <_printf_float+0x98>
 80146d4:	9b07      	ldr	r3, [sp, #28]
 80146d6:	9a06      	ldr	r2, [sp, #24]
 80146d8:	3301      	adds	r3, #1
 80146da:	9307      	str	r3, [sp, #28]
 80146dc:	e7b9      	b.n	8014652 <_printf_float+0x2da>
 80146de:	9b05      	ldr	r3, [sp, #20]
 80146e0:	465a      	mov	r2, fp
 80146e2:	4631      	mov	r1, r6
 80146e4:	4628      	mov	r0, r5
 80146e6:	47b8      	blx	r7
 80146e8:	3001      	adds	r0, #1
 80146ea:	d1bf      	bne.n	801466c <_printf_float+0x2f4>
 80146ec:	e690      	b.n	8014410 <_printf_float+0x98>
 80146ee:	9a06      	ldr	r2, [sp, #24]
 80146f0:	464b      	mov	r3, r9
 80146f2:	4442      	add	r2, r8
 80146f4:	4631      	mov	r1, r6
 80146f6:	4628      	mov	r0, r5
 80146f8:	47b8      	blx	r7
 80146fa:	3001      	adds	r0, #1
 80146fc:	d1c2      	bne.n	8014684 <_printf_float+0x30c>
 80146fe:	e687      	b.n	8014410 <_printf_float+0x98>
 8014700:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8014704:	f1b9 0f01 	cmp.w	r9, #1
 8014708:	dc01      	bgt.n	801470e <_printf_float+0x396>
 801470a:	07db      	lsls	r3, r3, #31
 801470c:	d536      	bpl.n	801477c <_printf_float+0x404>
 801470e:	2301      	movs	r3, #1
 8014710:	4642      	mov	r2, r8
 8014712:	4631      	mov	r1, r6
 8014714:	4628      	mov	r0, r5
 8014716:	47b8      	blx	r7
 8014718:	3001      	adds	r0, #1
 801471a:	f43f ae79 	beq.w	8014410 <_printf_float+0x98>
 801471e:	9b05      	ldr	r3, [sp, #20]
 8014720:	465a      	mov	r2, fp
 8014722:	4631      	mov	r1, r6
 8014724:	4628      	mov	r0, r5
 8014726:	47b8      	blx	r7
 8014728:	3001      	adds	r0, #1
 801472a:	f43f ae71 	beq.w	8014410 <_printf_float+0x98>
 801472e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8014732:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014736:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801473a:	f109 39ff 	add.w	r9, r9, #4294967295
 801473e:	d018      	beq.n	8014772 <_printf_float+0x3fa>
 8014740:	464b      	mov	r3, r9
 8014742:	f108 0201 	add.w	r2, r8, #1
 8014746:	4631      	mov	r1, r6
 8014748:	4628      	mov	r0, r5
 801474a:	47b8      	blx	r7
 801474c:	3001      	adds	r0, #1
 801474e:	d10c      	bne.n	801476a <_printf_float+0x3f2>
 8014750:	e65e      	b.n	8014410 <_printf_float+0x98>
 8014752:	2301      	movs	r3, #1
 8014754:	465a      	mov	r2, fp
 8014756:	4631      	mov	r1, r6
 8014758:	4628      	mov	r0, r5
 801475a:	47b8      	blx	r7
 801475c:	3001      	adds	r0, #1
 801475e:	f43f ae57 	beq.w	8014410 <_printf_float+0x98>
 8014762:	f108 0801 	add.w	r8, r8, #1
 8014766:	45c8      	cmp	r8, r9
 8014768:	dbf3      	blt.n	8014752 <_printf_float+0x3da>
 801476a:	4653      	mov	r3, sl
 801476c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8014770:	e6dc      	b.n	801452c <_printf_float+0x1b4>
 8014772:	f04f 0800 	mov.w	r8, #0
 8014776:	f104 0b1a 	add.w	fp, r4, #26
 801477a:	e7f4      	b.n	8014766 <_printf_float+0x3ee>
 801477c:	2301      	movs	r3, #1
 801477e:	4642      	mov	r2, r8
 8014780:	e7e1      	b.n	8014746 <_printf_float+0x3ce>
 8014782:	2301      	movs	r3, #1
 8014784:	464a      	mov	r2, r9
 8014786:	4631      	mov	r1, r6
 8014788:	4628      	mov	r0, r5
 801478a:	47b8      	blx	r7
 801478c:	3001      	adds	r0, #1
 801478e:	f43f ae3f 	beq.w	8014410 <_printf_float+0x98>
 8014792:	f108 0801 	add.w	r8, r8, #1
 8014796:	68e3      	ldr	r3, [r4, #12]
 8014798:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801479a:	1a5b      	subs	r3, r3, r1
 801479c:	4543      	cmp	r3, r8
 801479e:	dcf0      	bgt.n	8014782 <_printf_float+0x40a>
 80147a0:	e6f8      	b.n	8014594 <_printf_float+0x21c>
 80147a2:	f04f 0800 	mov.w	r8, #0
 80147a6:	f104 0919 	add.w	r9, r4, #25
 80147aa:	e7f4      	b.n	8014796 <_printf_float+0x41e>

080147ac <_printf_common>:
 80147ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80147b0:	4616      	mov	r6, r2
 80147b2:	4698      	mov	r8, r3
 80147b4:	688a      	ldr	r2, [r1, #8]
 80147b6:	690b      	ldr	r3, [r1, #16]
 80147b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80147bc:	4293      	cmp	r3, r2
 80147be:	bfb8      	it	lt
 80147c0:	4613      	movlt	r3, r2
 80147c2:	6033      	str	r3, [r6, #0]
 80147c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80147c8:	4607      	mov	r7, r0
 80147ca:	460c      	mov	r4, r1
 80147cc:	b10a      	cbz	r2, 80147d2 <_printf_common+0x26>
 80147ce:	3301      	adds	r3, #1
 80147d0:	6033      	str	r3, [r6, #0]
 80147d2:	6823      	ldr	r3, [r4, #0]
 80147d4:	0699      	lsls	r1, r3, #26
 80147d6:	bf42      	ittt	mi
 80147d8:	6833      	ldrmi	r3, [r6, #0]
 80147da:	3302      	addmi	r3, #2
 80147dc:	6033      	strmi	r3, [r6, #0]
 80147de:	6825      	ldr	r5, [r4, #0]
 80147e0:	f015 0506 	ands.w	r5, r5, #6
 80147e4:	d106      	bne.n	80147f4 <_printf_common+0x48>
 80147e6:	f104 0a19 	add.w	sl, r4, #25
 80147ea:	68e3      	ldr	r3, [r4, #12]
 80147ec:	6832      	ldr	r2, [r6, #0]
 80147ee:	1a9b      	subs	r3, r3, r2
 80147f0:	42ab      	cmp	r3, r5
 80147f2:	dc26      	bgt.n	8014842 <_printf_common+0x96>
 80147f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80147f8:	6822      	ldr	r2, [r4, #0]
 80147fa:	3b00      	subs	r3, #0
 80147fc:	bf18      	it	ne
 80147fe:	2301      	movne	r3, #1
 8014800:	0692      	lsls	r2, r2, #26
 8014802:	d42b      	bmi.n	801485c <_printf_common+0xb0>
 8014804:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014808:	4641      	mov	r1, r8
 801480a:	4638      	mov	r0, r7
 801480c:	47c8      	blx	r9
 801480e:	3001      	adds	r0, #1
 8014810:	d01e      	beq.n	8014850 <_printf_common+0xa4>
 8014812:	6823      	ldr	r3, [r4, #0]
 8014814:	6922      	ldr	r2, [r4, #16]
 8014816:	f003 0306 	and.w	r3, r3, #6
 801481a:	2b04      	cmp	r3, #4
 801481c:	bf02      	ittt	eq
 801481e:	68e5      	ldreq	r5, [r4, #12]
 8014820:	6833      	ldreq	r3, [r6, #0]
 8014822:	1aed      	subeq	r5, r5, r3
 8014824:	68a3      	ldr	r3, [r4, #8]
 8014826:	bf0c      	ite	eq
 8014828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801482c:	2500      	movne	r5, #0
 801482e:	4293      	cmp	r3, r2
 8014830:	bfc4      	itt	gt
 8014832:	1a9b      	subgt	r3, r3, r2
 8014834:	18ed      	addgt	r5, r5, r3
 8014836:	2600      	movs	r6, #0
 8014838:	341a      	adds	r4, #26
 801483a:	42b5      	cmp	r5, r6
 801483c:	d11a      	bne.n	8014874 <_printf_common+0xc8>
 801483e:	2000      	movs	r0, #0
 8014840:	e008      	b.n	8014854 <_printf_common+0xa8>
 8014842:	2301      	movs	r3, #1
 8014844:	4652      	mov	r2, sl
 8014846:	4641      	mov	r1, r8
 8014848:	4638      	mov	r0, r7
 801484a:	47c8      	blx	r9
 801484c:	3001      	adds	r0, #1
 801484e:	d103      	bne.n	8014858 <_printf_common+0xac>
 8014850:	f04f 30ff 	mov.w	r0, #4294967295
 8014854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014858:	3501      	adds	r5, #1
 801485a:	e7c6      	b.n	80147ea <_printf_common+0x3e>
 801485c:	18e1      	adds	r1, r4, r3
 801485e:	1c5a      	adds	r2, r3, #1
 8014860:	2030      	movs	r0, #48	@ 0x30
 8014862:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014866:	4422      	add	r2, r4
 8014868:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801486c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014870:	3302      	adds	r3, #2
 8014872:	e7c7      	b.n	8014804 <_printf_common+0x58>
 8014874:	2301      	movs	r3, #1
 8014876:	4622      	mov	r2, r4
 8014878:	4641      	mov	r1, r8
 801487a:	4638      	mov	r0, r7
 801487c:	47c8      	blx	r9
 801487e:	3001      	adds	r0, #1
 8014880:	d0e6      	beq.n	8014850 <_printf_common+0xa4>
 8014882:	3601      	adds	r6, #1
 8014884:	e7d9      	b.n	801483a <_printf_common+0x8e>
	...

08014888 <_printf_i>:
 8014888:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801488c:	7e0f      	ldrb	r7, [r1, #24]
 801488e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014890:	2f78      	cmp	r7, #120	@ 0x78
 8014892:	4691      	mov	r9, r2
 8014894:	4680      	mov	r8, r0
 8014896:	460c      	mov	r4, r1
 8014898:	469a      	mov	sl, r3
 801489a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801489e:	d807      	bhi.n	80148b0 <_printf_i+0x28>
 80148a0:	2f62      	cmp	r7, #98	@ 0x62
 80148a2:	d80a      	bhi.n	80148ba <_printf_i+0x32>
 80148a4:	2f00      	cmp	r7, #0
 80148a6:	f000 80d2 	beq.w	8014a4e <_printf_i+0x1c6>
 80148aa:	2f58      	cmp	r7, #88	@ 0x58
 80148ac:	f000 80b9 	beq.w	8014a22 <_printf_i+0x19a>
 80148b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80148b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80148b8:	e03a      	b.n	8014930 <_printf_i+0xa8>
 80148ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80148be:	2b15      	cmp	r3, #21
 80148c0:	d8f6      	bhi.n	80148b0 <_printf_i+0x28>
 80148c2:	a101      	add	r1, pc, #4	@ (adr r1, 80148c8 <_printf_i+0x40>)
 80148c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80148c8:	08014921 	.word	0x08014921
 80148cc:	08014935 	.word	0x08014935
 80148d0:	080148b1 	.word	0x080148b1
 80148d4:	080148b1 	.word	0x080148b1
 80148d8:	080148b1 	.word	0x080148b1
 80148dc:	080148b1 	.word	0x080148b1
 80148e0:	08014935 	.word	0x08014935
 80148e4:	080148b1 	.word	0x080148b1
 80148e8:	080148b1 	.word	0x080148b1
 80148ec:	080148b1 	.word	0x080148b1
 80148f0:	080148b1 	.word	0x080148b1
 80148f4:	08014a35 	.word	0x08014a35
 80148f8:	0801495f 	.word	0x0801495f
 80148fc:	080149ef 	.word	0x080149ef
 8014900:	080148b1 	.word	0x080148b1
 8014904:	080148b1 	.word	0x080148b1
 8014908:	08014a57 	.word	0x08014a57
 801490c:	080148b1 	.word	0x080148b1
 8014910:	0801495f 	.word	0x0801495f
 8014914:	080148b1 	.word	0x080148b1
 8014918:	080148b1 	.word	0x080148b1
 801491c:	080149f7 	.word	0x080149f7
 8014920:	6833      	ldr	r3, [r6, #0]
 8014922:	1d1a      	adds	r2, r3, #4
 8014924:	681b      	ldr	r3, [r3, #0]
 8014926:	6032      	str	r2, [r6, #0]
 8014928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801492c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014930:	2301      	movs	r3, #1
 8014932:	e09d      	b.n	8014a70 <_printf_i+0x1e8>
 8014934:	6833      	ldr	r3, [r6, #0]
 8014936:	6820      	ldr	r0, [r4, #0]
 8014938:	1d19      	adds	r1, r3, #4
 801493a:	6031      	str	r1, [r6, #0]
 801493c:	0606      	lsls	r6, r0, #24
 801493e:	d501      	bpl.n	8014944 <_printf_i+0xbc>
 8014940:	681d      	ldr	r5, [r3, #0]
 8014942:	e003      	b.n	801494c <_printf_i+0xc4>
 8014944:	0645      	lsls	r5, r0, #25
 8014946:	d5fb      	bpl.n	8014940 <_printf_i+0xb8>
 8014948:	f9b3 5000 	ldrsh.w	r5, [r3]
 801494c:	2d00      	cmp	r5, #0
 801494e:	da03      	bge.n	8014958 <_printf_i+0xd0>
 8014950:	232d      	movs	r3, #45	@ 0x2d
 8014952:	426d      	negs	r5, r5
 8014954:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014958:	4859      	ldr	r0, [pc, #356]	@ (8014ac0 <_printf_i+0x238>)
 801495a:	230a      	movs	r3, #10
 801495c:	e011      	b.n	8014982 <_printf_i+0xfa>
 801495e:	6821      	ldr	r1, [r4, #0]
 8014960:	6833      	ldr	r3, [r6, #0]
 8014962:	0608      	lsls	r0, r1, #24
 8014964:	f853 5b04 	ldr.w	r5, [r3], #4
 8014968:	d402      	bmi.n	8014970 <_printf_i+0xe8>
 801496a:	0649      	lsls	r1, r1, #25
 801496c:	bf48      	it	mi
 801496e:	b2ad      	uxthmi	r5, r5
 8014970:	2f6f      	cmp	r7, #111	@ 0x6f
 8014972:	4853      	ldr	r0, [pc, #332]	@ (8014ac0 <_printf_i+0x238>)
 8014974:	6033      	str	r3, [r6, #0]
 8014976:	bf14      	ite	ne
 8014978:	230a      	movne	r3, #10
 801497a:	2308      	moveq	r3, #8
 801497c:	2100      	movs	r1, #0
 801497e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014982:	6866      	ldr	r6, [r4, #4]
 8014984:	60a6      	str	r6, [r4, #8]
 8014986:	2e00      	cmp	r6, #0
 8014988:	bfa2      	ittt	ge
 801498a:	6821      	ldrge	r1, [r4, #0]
 801498c:	f021 0104 	bicge.w	r1, r1, #4
 8014990:	6021      	strge	r1, [r4, #0]
 8014992:	b90d      	cbnz	r5, 8014998 <_printf_i+0x110>
 8014994:	2e00      	cmp	r6, #0
 8014996:	d04b      	beq.n	8014a30 <_printf_i+0x1a8>
 8014998:	4616      	mov	r6, r2
 801499a:	fbb5 f1f3 	udiv	r1, r5, r3
 801499e:	fb03 5711 	mls	r7, r3, r1, r5
 80149a2:	5dc7      	ldrb	r7, [r0, r7]
 80149a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80149a8:	462f      	mov	r7, r5
 80149aa:	42bb      	cmp	r3, r7
 80149ac:	460d      	mov	r5, r1
 80149ae:	d9f4      	bls.n	801499a <_printf_i+0x112>
 80149b0:	2b08      	cmp	r3, #8
 80149b2:	d10b      	bne.n	80149cc <_printf_i+0x144>
 80149b4:	6823      	ldr	r3, [r4, #0]
 80149b6:	07df      	lsls	r7, r3, #31
 80149b8:	d508      	bpl.n	80149cc <_printf_i+0x144>
 80149ba:	6923      	ldr	r3, [r4, #16]
 80149bc:	6861      	ldr	r1, [r4, #4]
 80149be:	4299      	cmp	r1, r3
 80149c0:	bfde      	ittt	le
 80149c2:	2330      	movle	r3, #48	@ 0x30
 80149c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80149c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80149cc:	1b92      	subs	r2, r2, r6
 80149ce:	6122      	str	r2, [r4, #16]
 80149d0:	f8cd a000 	str.w	sl, [sp]
 80149d4:	464b      	mov	r3, r9
 80149d6:	aa03      	add	r2, sp, #12
 80149d8:	4621      	mov	r1, r4
 80149da:	4640      	mov	r0, r8
 80149dc:	f7ff fee6 	bl	80147ac <_printf_common>
 80149e0:	3001      	adds	r0, #1
 80149e2:	d14a      	bne.n	8014a7a <_printf_i+0x1f2>
 80149e4:	f04f 30ff 	mov.w	r0, #4294967295
 80149e8:	b004      	add	sp, #16
 80149ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80149ee:	6823      	ldr	r3, [r4, #0]
 80149f0:	f043 0320 	orr.w	r3, r3, #32
 80149f4:	6023      	str	r3, [r4, #0]
 80149f6:	4833      	ldr	r0, [pc, #204]	@ (8014ac4 <_printf_i+0x23c>)
 80149f8:	2778      	movs	r7, #120	@ 0x78
 80149fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80149fe:	6823      	ldr	r3, [r4, #0]
 8014a00:	6831      	ldr	r1, [r6, #0]
 8014a02:	061f      	lsls	r7, r3, #24
 8014a04:	f851 5b04 	ldr.w	r5, [r1], #4
 8014a08:	d402      	bmi.n	8014a10 <_printf_i+0x188>
 8014a0a:	065f      	lsls	r7, r3, #25
 8014a0c:	bf48      	it	mi
 8014a0e:	b2ad      	uxthmi	r5, r5
 8014a10:	6031      	str	r1, [r6, #0]
 8014a12:	07d9      	lsls	r1, r3, #31
 8014a14:	bf44      	itt	mi
 8014a16:	f043 0320 	orrmi.w	r3, r3, #32
 8014a1a:	6023      	strmi	r3, [r4, #0]
 8014a1c:	b11d      	cbz	r5, 8014a26 <_printf_i+0x19e>
 8014a1e:	2310      	movs	r3, #16
 8014a20:	e7ac      	b.n	801497c <_printf_i+0xf4>
 8014a22:	4827      	ldr	r0, [pc, #156]	@ (8014ac0 <_printf_i+0x238>)
 8014a24:	e7e9      	b.n	80149fa <_printf_i+0x172>
 8014a26:	6823      	ldr	r3, [r4, #0]
 8014a28:	f023 0320 	bic.w	r3, r3, #32
 8014a2c:	6023      	str	r3, [r4, #0]
 8014a2e:	e7f6      	b.n	8014a1e <_printf_i+0x196>
 8014a30:	4616      	mov	r6, r2
 8014a32:	e7bd      	b.n	80149b0 <_printf_i+0x128>
 8014a34:	6833      	ldr	r3, [r6, #0]
 8014a36:	6825      	ldr	r5, [r4, #0]
 8014a38:	6961      	ldr	r1, [r4, #20]
 8014a3a:	1d18      	adds	r0, r3, #4
 8014a3c:	6030      	str	r0, [r6, #0]
 8014a3e:	062e      	lsls	r6, r5, #24
 8014a40:	681b      	ldr	r3, [r3, #0]
 8014a42:	d501      	bpl.n	8014a48 <_printf_i+0x1c0>
 8014a44:	6019      	str	r1, [r3, #0]
 8014a46:	e002      	b.n	8014a4e <_printf_i+0x1c6>
 8014a48:	0668      	lsls	r0, r5, #25
 8014a4a:	d5fb      	bpl.n	8014a44 <_printf_i+0x1bc>
 8014a4c:	8019      	strh	r1, [r3, #0]
 8014a4e:	2300      	movs	r3, #0
 8014a50:	6123      	str	r3, [r4, #16]
 8014a52:	4616      	mov	r6, r2
 8014a54:	e7bc      	b.n	80149d0 <_printf_i+0x148>
 8014a56:	6833      	ldr	r3, [r6, #0]
 8014a58:	1d1a      	adds	r2, r3, #4
 8014a5a:	6032      	str	r2, [r6, #0]
 8014a5c:	681e      	ldr	r6, [r3, #0]
 8014a5e:	6862      	ldr	r2, [r4, #4]
 8014a60:	2100      	movs	r1, #0
 8014a62:	4630      	mov	r0, r6
 8014a64:	f7eb fc54 	bl	8000310 <memchr>
 8014a68:	b108      	cbz	r0, 8014a6e <_printf_i+0x1e6>
 8014a6a:	1b80      	subs	r0, r0, r6
 8014a6c:	6060      	str	r0, [r4, #4]
 8014a6e:	6863      	ldr	r3, [r4, #4]
 8014a70:	6123      	str	r3, [r4, #16]
 8014a72:	2300      	movs	r3, #0
 8014a74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014a78:	e7aa      	b.n	80149d0 <_printf_i+0x148>
 8014a7a:	6923      	ldr	r3, [r4, #16]
 8014a7c:	4632      	mov	r2, r6
 8014a7e:	4649      	mov	r1, r9
 8014a80:	4640      	mov	r0, r8
 8014a82:	47d0      	blx	sl
 8014a84:	3001      	adds	r0, #1
 8014a86:	d0ad      	beq.n	80149e4 <_printf_i+0x15c>
 8014a88:	6823      	ldr	r3, [r4, #0]
 8014a8a:	079b      	lsls	r3, r3, #30
 8014a8c:	d413      	bmi.n	8014ab6 <_printf_i+0x22e>
 8014a8e:	68e0      	ldr	r0, [r4, #12]
 8014a90:	9b03      	ldr	r3, [sp, #12]
 8014a92:	4298      	cmp	r0, r3
 8014a94:	bfb8      	it	lt
 8014a96:	4618      	movlt	r0, r3
 8014a98:	e7a6      	b.n	80149e8 <_printf_i+0x160>
 8014a9a:	2301      	movs	r3, #1
 8014a9c:	4632      	mov	r2, r6
 8014a9e:	4649      	mov	r1, r9
 8014aa0:	4640      	mov	r0, r8
 8014aa2:	47d0      	blx	sl
 8014aa4:	3001      	adds	r0, #1
 8014aa6:	d09d      	beq.n	80149e4 <_printf_i+0x15c>
 8014aa8:	3501      	adds	r5, #1
 8014aaa:	68e3      	ldr	r3, [r4, #12]
 8014aac:	9903      	ldr	r1, [sp, #12]
 8014aae:	1a5b      	subs	r3, r3, r1
 8014ab0:	42ab      	cmp	r3, r5
 8014ab2:	dcf2      	bgt.n	8014a9a <_printf_i+0x212>
 8014ab4:	e7eb      	b.n	8014a8e <_printf_i+0x206>
 8014ab6:	2500      	movs	r5, #0
 8014ab8:	f104 0619 	add.w	r6, r4, #25
 8014abc:	e7f5      	b.n	8014aaa <_printf_i+0x222>
 8014abe:	bf00      	nop
 8014ac0:	08018b82 	.word	0x08018b82
 8014ac4:	08018b93 	.word	0x08018b93

08014ac8 <_scanf_float>:
 8014ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014acc:	b087      	sub	sp, #28
 8014ace:	4617      	mov	r7, r2
 8014ad0:	9303      	str	r3, [sp, #12]
 8014ad2:	688b      	ldr	r3, [r1, #8]
 8014ad4:	1e5a      	subs	r2, r3, #1
 8014ad6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8014ada:	bf81      	itttt	hi
 8014adc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014ae0:	eb03 0b05 	addhi.w	fp, r3, r5
 8014ae4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014ae8:	608b      	strhi	r3, [r1, #8]
 8014aea:	680b      	ldr	r3, [r1, #0]
 8014aec:	460a      	mov	r2, r1
 8014aee:	f04f 0500 	mov.w	r5, #0
 8014af2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8014af6:	f842 3b1c 	str.w	r3, [r2], #28
 8014afa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8014afe:	4680      	mov	r8, r0
 8014b00:	460c      	mov	r4, r1
 8014b02:	bf98      	it	ls
 8014b04:	f04f 0b00 	movls.w	fp, #0
 8014b08:	9201      	str	r2, [sp, #4]
 8014b0a:	4616      	mov	r6, r2
 8014b0c:	46aa      	mov	sl, r5
 8014b0e:	46a9      	mov	r9, r5
 8014b10:	9502      	str	r5, [sp, #8]
 8014b12:	68a2      	ldr	r2, [r4, #8]
 8014b14:	b152      	cbz	r2, 8014b2c <_scanf_float+0x64>
 8014b16:	683b      	ldr	r3, [r7, #0]
 8014b18:	781b      	ldrb	r3, [r3, #0]
 8014b1a:	2b4e      	cmp	r3, #78	@ 0x4e
 8014b1c:	d864      	bhi.n	8014be8 <_scanf_float+0x120>
 8014b1e:	2b40      	cmp	r3, #64	@ 0x40
 8014b20:	d83c      	bhi.n	8014b9c <_scanf_float+0xd4>
 8014b22:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8014b26:	b2c8      	uxtb	r0, r1
 8014b28:	280e      	cmp	r0, #14
 8014b2a:	d93a      	bls.n	8014ba2 <_scanf_float+0xda>
 8014b2c:	f1b9 0f00 	cmp.w	r9, #0
 8014b30:	d003      	beq.n	8014b3a <_scanf_float+0x72>
 8014b32:	6823      	ldr	r3, [r4, #0]
 8014b34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014b38:	6023      	str	r3, [r4, #0]
 8014b3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014b3e:	f1ba 0f01 	cmp.w	sl, #1
 8014b42:	f200 8117 	bhi.w	8014d74 <_scanf_float+0x2ac>
 8014b46:	9b01      	ldr	r3, [sp, #4]
 8014b48:	429e      	cmp	r6, r3
 8014b4a:	f200 8108 	bhi.w	8014d5e <_scanf_float+0x296>
 8014b4e:	2001      	movs	r0, #1
 8014b50:	b007      	add	sp, #28
 8014b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014b56:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8014b5a:	2a0d      	cmp	r2, #13
 8014b5c:	d8e6      	bhi.n	8014b2c <_scanf_float+0x64>
 8014b5e:	a101      	add	r1, pc, #4	@ (adr r1, 8014b64 <_scanf_float+0x9c>)
 8014b60:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014b64:	08014cab 	.word	0x08014cab
 8014b68:	08014b2d 	.word	0x08014b2d
 8014b6c:	08014b2d 	.word	0x08014b2d
 8014b70:	08014b2d 	.word	0x08014b2d
 8014b74:	08014d0b 	.word	0x08014d0b
 8014b78:	08014ce3 	.word	0x08014ce3
 8014b7c:	08014b2d 	.word	0x08014b2d
 8014b80:	08014b2d 	.word	0x08014b2d
 8014b84:	08014cb9 	.word	0x08014cb9
 8014b88:	08014b2d 	.word	0x08014b2d
 8014b8c:	08014b2d 	.word	0x08014b2d
 8014b90:	08014b2d 	.word	0x08014b2d
 8014b94:	08014b2d 	.word	0x08014b2d
 8014b98:	08014c71 	.word	0x08014c71
 8014b9c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8014ba0:	e7db      	b.n	8014b5a <_scanf_float+0x92>
 8014ba2:	290e      	cmp	r1, #14
 8014ba4:	d8c2      	bhi.n	8014b2c <_scanf_float+0x64>
 8014ba6:	a001      	add	r0, pc, #4	@ (adr r0, 8014bac <_scanf_float+0xe4>)
 8014ba8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8014bac:	08014c61 	.word	0x08014c61
 8014bb0:	08014b2d 	.word	0x08014b2d
 8014bb4:	08014c61 	.word	0x08014c61
 8014bb8:	08014cf7 	.word	0x08014cf7
 8014bbc:	08014b2d 	.word	0x08014b2d
 8014bc0:	08014c09 	.word	0x08014c09
 8014bc4:	08014c47 	.word	0x08014c47
 8014bc8:	08014c47 	.word	0x08014c47
 8014bcc:	08014c47 	.word	0x08014c47
 8014bd0:	08014c47 	.word	0x08014c47
 8014bd4:	08014c47 	.word	0x08014c47
 8014bd8:	08014c47 	.word	0x08014c47
 8014bdc:	08014c47 	.word	0x08014c47
 8014be0:	08014c47 	.word	0x08014c47
 8014be4:	08014c47 	.word	0x08014c47
 8014be8:	2b6e      	cmp	r3, #110	@ 0x6e
 8014bea:	d809      	bhi.n	8014c00 <_scanf_float+0x138>
 8014bec:	2b60      	cmp	r3, #96	@ 0x60
 8014bee:	d8b2      	bhi.n	8014b56 <_scanf_float+0x8e>
 8014bf0:	2b54      	cmp	r3, #84	@ 0x54
 8014bf2:	d07b      	beq.n	8014cec <_scanf_float+0x224>
 8014bf4:	2b59      	cmp	r3, #89	@ 0x59
 8014bf6:	d199      	bne.n	8014b2c <_scanf_float+0x64>
 8014bf8:	2d07      	cmp	r5, #7
 8014bfa:	d197      	bne.n	8014b2c <_scanf_float+0x64>
 8014bfc:	2508      	movs	r5, #8
 8014bfe:	e02c      	b.n	8014c5a <_scanf_float+0x192>
 8014c00:	2b74      	cmp	r3, #116	@ 0x74
 8014c02:	d073      	beq.n	8014cec <_scanf_float+0x224>
 8014c04:	2b79      	cmp	r3, #121	@ 0x79
 8014c06:	e7f6      	b.n	8014bf6 <_scanf_float+0x12e>
 8014c08:	6821      	ldr	r1, [r4, #0]
 8014c0a:	05c8      	lsls	r0, r1, #23
 8014c0c:	d51b      	bpl.n	8014c46 <_scanf_float+0x17e>
 8014c0e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8014c12:	6021      	str	r1, [r4, #0]
 8014c14:	f109 0901 	add.w	r9, r9, #1
 8014c18:	f1bb 0f00 	cmp.w	fp, #0
 8014c1c:	d003      	beq.n	8014c26 <_scanf_float+0x15e>
 8014c1e:	3201      	adds	r2, #1
 8014c20:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014c24:	60a2      	str	r2, [r4, #8]
 8014c26:	68a3      	ldr	r3, [r4, #8]
 8014c28:	3b01      	subs	r3, #1
 8014c2a:	60a3      	str	r3, [r4, #8]
 8014c2c:	6923      	ldr	r3, [r4, #16]
 8014c2e:	3301      	adds	r3, #1
 8014c30:	6123      	str	r3, [r4, #16]
 8014c32:	687b      	ldr	r3, [r7, #4]
 8014c34:	3b01      	subs	r3, #1
 8014c36:	2b00      	cmp	r3, #0
 8014c38:	607b      	str	r3, [r7, #4]
 8014c3a:	f340 8087 	ble.w	8014d4c <_scanf_float+0x284>
 8014c3e:	683b      	ldr	r3, [r7, #0]
 8014c40:	3301      	adds	r3, #1
 8014c42:	603b      	str	r3, [r7, #0]
 8014c44:	e765      	b.n	8014b12 <_scanf_float+0x4a>
 8014c46:	eb1a 0105 	adds.w	r1, sl, r5
 8014c4a:	f47f af6f 	bne.w	8014b2c <_scanf_float+0x64>
 8014c4e:	6822      	ldr	r2, [r4, #0]
 8014c50:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8014c54:	6022      	str	r2, [r4, #0]
 8014c56:	460d      	mov	r5, r1
 8014c58:	468a      	mov	sl, r1
 8014c5a:	f806 3b01 	strb.w	r3, [r6], #1
 8014c5e:	e7e2      	b.n	8014c26 <_scanf_float+0x15e>
 8014c60:	6822      	ldr	r2, [r4, #0]
 8014c62:	0610      	lsls	r0, r2, #24
 8014c64:	f57f af62 	bpl.w	8014b2c <_scanf_float+0x64>
 8014c68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8014c6c:	6022      	str	r2, [r4, #0]
 8014c6e:	e7f4      	b.n	8014c5a <_scanf_float+0x192>
 8014c70:	f1ba 0f00 	cmp.w	sl, #0
 8014c74:	d10e      	bne.n	8014c94 <_scanf_float+0x1cc>
 8014c76:	f1b9 0f00 	cmp.w	r9, #0
 8014c7a:	d10e      	bne.n	8014c9a <_scanf_float+0x1d2>
 8014c7c:	6822      	ldr	r2, [r4, #0]
 8014c7e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014c82:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014c86:	d108      	bne.n	8014c9a <_scanf_float+0x1d2>
 8014c88:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014c8c:	6022      	str	r2, [r4, #0]
 8014c8e:	f04f 0a01 	mov.w	sl, #1
 8014c92:	e7e2      	b.n	8014c5a <_scanf_float+0x192>
 8014c94:	f1ba 0f02 	cmp.w	sl, #2
 8014c98:	d055      	beq.n	8014d46 <_scanf_float+0x27e>
 8014c9a:	2d01      	cmp	r5, #1
 8014c9c:	d002      	beq.n	8014ca4 <_scanf_float+0x1dc>
 8014c9e:	2d04      	cmp	r5, #4
 8014ca0:	f47f af44 	bne.w	8014b2c <_scanf_float+0x64>
 8014ca4:	3501      	adds	r5, #1
 8014ca6:	b2ed      	uxtb	r5, r5
 8014ca8:	e7d7      	b.n	8014c5a <_scanf_float+0x192>
 8014caa:	f1ba 0f01 	cmp.w	sl, #1
 8014cae:	f47f af3d 	bne.w	8014b2c <_scanf_float+0x64>
 8014cb2:	f04f 0a02 	mov.w	sl, #2
 8014cb6:	e7d0      	b.n	8014c5a <_scanf_float+0x192>
 8014cb8:	b97d      	cbnz	r5, 8014cda <_scanf_float+0x212>
 8014cba:	f1b9 0f00 	cmp.w	r9, #0
 8014cbe:	f47f af38 	bne.w	8014b32 <_scanf_float+0x6a>
 8014cc2:	6822      	ldr	r2, [r4, #0]
 8014cc4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8014cc8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8014ccc:	f040 8101 	bne.w	8014ed2 <_scanf_float+0x40a>
 8014cd0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014cd4:	6022      	str	r2, [r4, #0]
 8014cd6:	2501      	movs	r5, #1
 8014cd8:	e7bf      	b.n	8014c5a <_scanf_float+0x192>
 8014cda:	2d03      	cmp	r5, #3
 8014cdc:	d0e2      	beq.n	8014ca4 <_scanf_float+0x1dc>
 8014cde:	2d05      	cmp	r5, #5
 8014ce0:	e7de      	b.n	8014ca0 <_scanf_float+0x1d8>
 8014ce2:	2d02      	cmp	r5, #2
 8014ce4:	f47f af22 	bne.w	8014b2c <_scanf_float+0x64>
 8014ce8:	2503      	movs	r5, #3
 8014cea:	e7b6      	b.n	8014c5a <_scanf_float+0x192>
 8014cec:	2d06      	cmp	r5, #6
 8014cee:	f47f af1d 	bne.w	8014b2c <_scanf_float+0x64>
 8014cf2:	2507      	movs	r5, #7
 8014cf4:	e7b1      	b.n	8014c5a <_scanf_float+0x192>
 8014cf6:	6822      	ldr	r2, [r4, #0]
 8014cf8:	0591      	lsls	r1, r2, #22
 8014cfa:	f57f af17 	bpl.w	8014b2c <_scanf_float+0x64>
 8014cfe:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8014d02:	6022      	str	r2, [r4, #0]
 8014d04:	f8cd 9008 	str.w	r9, [sp, #8]
 8014d08:	e7a7      	b.n	8014c5a <_scanf_float+0x192>
 8014d0a:	6822      	ldr	r2, [r4, #0]
 8014d0c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8014d10:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8014d14:	d006      	beq.n	8014d24 <_scanf_float+0x25c>
 8014d16:	0550      	lsls	r0, r2, #21
 8014d18:	f57f af08 	bpl.w	8014b2c <_scanf_float+0x64>
 8014d1c:	f1b9 0f00 	cmp.w	r9, #0
 8014d20:	f000 80d7 	beq.w	8014ed2 <_scanf_float+0x40a>
 8014d24:	0591      	lsls	r1, r2, #22
 8014d26:	bf58      	it	pl
 8014d28:	9902      	ldrpl	r1, [sp, #8]
 8014d2a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8014d2e:	bf58      	it	pl
 8014d30:	eba9 0101 	subpl.w	r1, r9, r1
 8014d34:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8014d38:	bf58      	it	pl
 8014d3a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8014d3e:	6022      	str	r2, [r4, #0]
 8014d40:	f04f 0900 	mov.w	r9, #0
 8014d44:	e789      	b.n	8014c5a <_scanf_float+0x192>
 8014d46:	f04f 0a03 	mov.w	sl, #3
 8014d4a:	e786      	b.n	8014c5a <_scanf_float+0x192>
 8014d4c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014d50:	4639      	mov	r1, r7
 8014d52:	4640      	mov	r0, r8
 8014d54:	4798      	blx	r3
 8014d56:	2800      	cmp	r0, #0
 8014d58:	f43f aedb 	beq.w	8014b12 <_scanf_float+0x4a>
 8014d5c:	e6e6      	b.n	8014b2c <_scanf_float+0x64>
 8014d5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014d62:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014d66:	463a      	mov	r2, r7
 8014d68:	4640      	mov	r0, r8
 8014d6a:	4798      	blx	r3
 8014d6c:	6923      	ldr	r3, [r4, #16]
 8014d6e:	3b01      	subs	r3, #1
 8014d70:	6123      	str	r3, [r4, #16]
 8014d72:	e6e8      	b.n	8014b46 <_scanf_float+0x7e>
 8014d74:	1e6b      	subs	r3, r5, #1
 8014d76:	2b06      	cmp	r3, #6
 8014d78:	d824      	bhi.n	8014dc4 <_scanf_float+0x2fc>
 8014d7a:	2d02      	cmp	r5, #2
 8014d7c:	d836      	bhi.n	8014dec <_scanf_float+0x324>
 8014d7e:	9b01      	ldr	r3, [sp, #4]
 8014d80:	429e      	cmp	r6, r3
 8014d82:	f67f aee4 	bls.w	8014b4e <_scanf_float+0x86>
 8014d86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014d8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014d8e:	463a      	mov	r2, r7
 8014d90:	4640      	mov	r0, r8
 8014d92:	4798      	blx	r3
 8014d94:	6923      	ldr	r3, [r4, #16]
 8014d96:	3b01      	subs	r3, #1
 8014d98:	6123      	str	r3, [r4, #16]
 8014d9a:	e7f0      	b.n	8014d7e <_scanf_float+0x2b6>
 8014d9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014da0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8014da4:	463a      	mov	r2, r7
 8014da6:	4640      	mov	r0, r8
 8014da8:	4798      	blx	r3
 8014daa:	6923      	ldr	r3, [r4, #16]
 8014dac:	3b01      	subs	r3, #1
 8014dae:	6123      	str	r3, [r4, #16]
 8014db0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014db4:	fa5f fa8a 	uxtb.w	sl, sl
 8014db8:	f1ba 0f02 	cmp.w	sl, #2
 8014dbc:	d1ee      	bne.n	8014d9c <_scanf_float+0x2d4>
 8014dbe:	3d03      	subs	r5, #3
 8014dc0:	b2ed      	uxtb	r5, r5
 8014dc2:	1b76      	subs	r6, r6, r5
 8014dc4:	6823      	ldr	r3, [r4, #0]
 8014dc6:	05da      	lsls	r2, r3, #23
 8014dc8:	d530      	bpl.n	8014e2c <_scanf_float+0x364>
 8014dca:	055b      	lsls	r3, r3, #21
 8014dcc:	d511      	bpl.n	8014df2 <_scanf_float+0x32a>
 8014dce:	9b01      	ldr	r3, [sp, #4]
 8014dd0:	429e      	cmp	r6, r3
 8014dd2:	f67f aebc 	bls.w	8014b4e <_scanf_float+0x86>
 8014dd6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014dda:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014dde:	463a      	mov	r2, r7
 8014de0:	4640      	mov	r0, r8
 8014de2:	4798      	blx	r3
 8014de4:	6923      	ldr	r3, [r4, #16]
 8014de6:	3b01      	subs	r3, #1
 8014de8:	6123      	str	r3, [r4, #16]
 8014dea:	e7f0      	b.n	8014dce <_scanf_float+0x306>
 8014dec:	46aa      	mov	sl, r5
 8014dee:	46b3      	mov	fp, r6
 8014df0:	e7de      	b.n	8014db0 <_scanf_float+0x2e8>
 8014df2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014df6:	6923      	ldr	r3, [r4, #16]
 8014df8:	2965      	cmp	r1, #101	@ 0x65
 8014dfa:	f103 33ff 	add.w	r3, r3, #4294967295
 8014dfe:	f106 35ff 	add.w	r5, r6, #4294967295
 8014e02:	6123      	str	r3, [r4, #16]
 8014e04:	d00c      	beq.n	8014e20 <_scanf_float+0x358>
 8014e06:	2945      	cmp	r1, #69	@ 0x45
 8014e08:	d00a      	beq.n	8014e20 <_scanf_float+0x358>
 8014e0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014e0e:	463a      	mov	r2, r7
 8014e10:	4640      	mov	r0, r8
 8014e12:	4798      	blx	r3
 8014e14:	6923      	ldr	r3, [r4, #16]
 8014e16:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8014e1a:	3b01      	subs	r3, #1
 8014e1c:	1eb5      	subs	r5, r6, #2
 8014e1e:	6123      	str	r3, [r4, #16]
 8014e20:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014e24:	463a      	mov	r2, r7
 8014e26:	4640      	mov	r0, r8
 8014e28:	4798      	blx	r3
 8014e2a:	462e      	mov	r6, r5
 8014e2c:	6822      	ldr	r2, [r4, #0]
 8014e2e:	f012 0210 	ands.w	r2, r2, #16
 8014e32:	d001      	beq.n	8014e38 <_scanf_float+0x370>
 8014e34:	2000      	movs	r0, #0
 8014e36:	e68b      	b.n	8014b50 <_scanf_float+0x88>
 8014e38:	7032      	strb	r2, [r6, #0]
 8014e3a:	6823      	ldr	r3, [r4, #0]
 8014e3c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8014e40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014e44:	d11a      	bne.n	8014e7c <_scanf_float+0x3b4>
 8014e46:	9b02      	ldr	r3, [sp, #8]
 8014e48:	454b      	cmp	r3, r9
 8014e4a:	eba3 0209 	sub.w	r2, r3, r9
 8014e4e:	d121      	bne.n	8014e94 <_scanf_float+0x3cc>
 8014e50:	9901      	ldr	r1, [sp, #4]
 8014e52:	2200      	movs	r2, #0
 8014e54:	4640      	mov	r0, r8
 8014e56:	f002 fc41 	bl	80176dc <_strtod_r>
 8014e5a:	9b03      	ldr	r3, [sp, #12]
 8014e5c:	6821      	ldr	r1, [r4, #0]
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	f011 0f02 	tst.w	r1, #2
 8014e64:	f103 0204 	add.w	r2, r3, #4
 8014e68:	d01f      	beq.n	8014eaa <_scanf_float+0x3e2>
 8014e6a:	9903      	ldr	r1, [sp, #12]
 8014e6c:	600a      	str	r2, [r1, #0]
 8014e6e:	681b      	ldr	r3, [r3, #0]
 8014e70:	ed83 0b00 	vstr	d0, [r3]
 8014e74:	68e3      	ldr	r3, [r4, #12]
 8014e76:	3301      	adds	r3, #1
 8014e78:	60e3      	str	r3, [r4, #12]
 8014e7a:	e7db      	b.n	8014e34 <_scanf_float+0x36c>
 8014e7c:	9b04      	ldr	r3, [sp, #16]
 8014e7e:	2b00      	cmp	r3, #0
 8014e80:	d0e6      	beq.n	8014e50 <_scanf_float+0x388>
 8014e82:	9905      	ldr	r1, [sp, #20]
 8014e84:	230a      	movs	r3, #10
 8014e86:	3101      	adds	r1, #1
 8014e88:	4640      	mov	r0, r8
 8014e8a:	f002 fca7 	bl	80177dc <_strtol_r>
 8014e8e:	9b04      	ldr	r3, [sp, #16]
 8014e90:	9e05      	ldr	r6, [sp, #20]
 8014e92:	1ac2      	subs	r2, r0, r3
 8014e94:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8014e98:	429e      	cmp	r6, r3
 8014e9a:	bf28      	it	cs
 8014e9c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8014ea0:	490d      	ldr	r1, [pc, #52]	@ (8014ed8 <_scanf_float+0x410>)
 8014ea2:	4630      	mov	r0, r6
 8014ea4:	f000 f94e 	bl	8015144 <siprintf>
 8014ea8:	e7d2      	b.n	8014e50 <_scanf_float+0x388>
 8014eaa:	f011 0f04 	tst.w	r1, #4
 8014eae:	9903      	ldr	r1, [sp, #12]
 8014eb0:	600a      	str	r2, [r1, #0]
 8014eb2:	d1dc      	bne.n	8014e6e <_scanf_float+0x3a6>
 8014eb4:	eeb4 0b40 	vcmp.f64	d0, d0
 8014eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ebc:	681d      	ldr	r5, [r3, #0]
 8014ebe:	d705      	bvc.n	8014ecc <_scanf_float+0x404>
 8014ec0:	4806      	ldr	r0, [pc, #24]	@ (8014edc <_scanf_float+0x414>)
 8014ec2:	f000 fac5 	bl	8015450 <nanf>
 8014ec6:	ed85 0a00 	vstr	s0, [r5]
 8014eca:	e7d3      	b.n	8014e74 <_scanf_float+0x3ac>
 8014ecc:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8014ed0:	e7f9      	b.n	8014ec6 <_scanf_float+0x3fe>
 8014ed2:	f04f 0900 	mov.w	r9, #0
 8014ed6:	e630      	b.n	8014b3a <_scanf_float+0x72>
 8014ed8:	08018ba4 	.word	0x08018ba4
 8014edc:	08018f3d 	.word	0x08018f3d

08014ee0 <std>:
 8014ee0:	2300      	movs	r3, #0
 8014ee2:	b510      	push	{r4, lr}
 8014ee4:	4604      	mov	r4, r0
 8014ee6:	e9c0 3300 	strd	r3, r3, [r0]
 8014eea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014eee:	6083      	str	r3, [r0, #8]
 8014ef0:	8181      	strh	r1, [r0, #12]
 8014ef2:	6643      	str	r3, [r0, #100]	@ 0x64
 8014ef4:	81c2      	strh	r2, [r0, #14]
 8014ef6:	6183      	str	r3, [r0, #24]
 8014ef8:	4619      	mov	r1, r3
 8014efa:	2208      	movs	r2, #8
 8014efc:	305c      	adds	r0, #92	@ 0x5c
 8014efe:	f000 fa19 	bl	8015334 <memset>
 8014f02:	4b0d      	ldr	r3, [pc, #52]	@ (8014f38 <std+0x58>)
 8014f04:	6263      	str	r3, [r4, #36]	@ 0x24
 8014f06:	4b0d      	ldr	r3, [pc, #52]	@ (8014f3c <std+0x5c>)
 8014f08:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8014f40 <std+0x60>)
 8014f0c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8014f44 <std+0x64>)
 8014f10:	6323      	str	r3, [r4, #48]	@ 0x30
 8014f12:	4b0d      	ldr	r3, [pc, #52]	@ (8014f48 <std+0x68>)
 8014f14:	6224      	str	r4, [r4, #32]
 8014f16:	429c      	cmp	r4, r3
 8014f18:	d006      	beq.n	8014f28 <std+0x48>
 8014f1a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014f1e:	4294      	cmp	r4, r2
 8014f20:	d002      	beq.n	8014f28 <std+0x48>
 8014f22:	33d0      	adds	r3, #208	@ 0xd0
 8014f24:	429c      	cmp	r4, r3
 8014f26:	d105      	bne.n	8014f34 <std+0x54>
 8014f28:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f30:	f000 ba7c 	b.w	801542c <__retarget_lock_init_recursive>
 8014f34:	bd10      	pop	{r4, pc}
 8014f36:	bf00      	nop
 8014f38:	08015185 	.word	0x08015185
 8014f3c:	080151a7 	.word	0x080151a7
 8014f40:	080151df 	.word	0x080151df
 8014f44:	08015203 	.word	0x08015203
 8014f48:	24001aac 	.word	0x24001aac

08014f4c <stdio_exit_handler>:
 8014f4c:	4a02      	ldr	r2, [pc, #8]	@ (8014f58 <stdio_exit_handler+0xc>)
 8014f4e:	4903      	ldr	r1, [pc, #12]	@ (8014f5c <stdio_exit_handler+0x10>)
 8014f50:	4803      	ldr	r0, [pc, #12]	@ (8014f60 <stdio_exit_handler+0x14>)
 8014f52:	f000 b869 	b.w	8015028 <_fwalk_sglue>
 8014f56:	bf00      	nop
 8014f58:	24000190 	.word	0x24000190
 8014f5c:	08017e1d 	.word	0x08017e1d
 8014f60:	240001a0 	.word	0x240001a0

08014f64 <cleanup_stdio>:
 8014f64:	6841      	ldr	r1, [r0, #4]
 8014f66:	4b0c      	ldr	r3, [pc, #48]	@ (8014f98 <cleanup_stdio+0x34>)
 8014f68:	4299      	cmp	r1, r3
 8014f6a:	b510      	push	{r4, lr}
 8014f6c:	4604      	mov	r4, r0
 8014f6e:	d001      	beq.n	8014f74 <cleanup_stdio+0x10>
 8014f70:	f002 ff54 	bl	8017e1c <_fflush_r>
 8014f74:	68a1      	ldr	r1, [r4, #8]
 8014f76:	4b09      	ldr	r3, [pc, #36]	@ (8014f9c <cleanup_stdio+0x38>)
 8014f78:	4299      	cmp	r1, r3
 8014f7a:	d002      	beq.n	8014f82 <cleanup_stdio+0x1e>
 8014f7c:	4620      	mov	r0, r4
 8014f7e:	f002 ff4d 	bl	8017e1c <_fflush_r>
 8014f82:	68e1      	ldr	r1, [r4, #12]
 8014f84:	4b06      	ldr	r3, [pc, #24]	@ (8014fa0 <cleanup_stdio+0x3c>)
 8014f86:	4299      	cmp	r1, r3
 8014f88:	d004      	beq.n	8014f94 <cleanup_stdio+0x30>
 8014f8a:	4620      	mov	r0, r4
 8014f8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f90:	f002 bf44 	b.w	8017e1c <_fflush_r>
 8014f94:	bd10      	pop	{r4, pc}
 8014f96:	bf00      	nop
 8014f98:	24001aac 	.word	0x24001aac
 8014f9c:	24001b14 	.word	0x24001b14
 8014fa0:	24001b7c 	.word	0x24001b7c

08014fa4 <global_stdio_init.part.0>:
 8014fa4:	b510      	push	{r4, lr}
 8014fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8014fd4 <global_stdio_init.part.0+0x30>)
 8014fa8:	4c0b      	ldr	r4, [pc, #44]	@ (8014fd8 <global_stdio_init.part.0+0x34>)
 8014faa:	4a0c      	ldr	r2, [pc, #48]	@ (8014fdc <global_stdio_init.part.0+0x38>)
 8014fac:	601a      	str	r2, [r3, #0]
 8014fae:	4620      	mov	r0, r4
 8014fb0:	2200      	movs	r2, #0
 8014fb2:	2104      	movs	r1, #4
 8014fb4:	f7ff ff94 	bl	8014ee0 <std>
 8014fb8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014fbc:	2201      	movs	r2, #1
 8014fbe:	2109      	movs	r1, #9
 8014fc0:	f7ff ff8e 	bl	8014ee0 <std>
 8014fc4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014fc8:	2202      	movs	r2, #2
 8014fca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014fce:	2112      	movs	r1, #18
 8014fd0:	f7ff bf86 	b.w	8014ee0 <std>
 8014fd4:	24001be4 	.word	0x24001be4
 8014fd8:	24001aac 	.word	0x24001aac
 8014fdc:	08014f4d 	.word	0x08014f4d

08014fe0 <__sfp_lock_acquire>:
 8014fe0:	4801      	ldr	r0, [pc, #4]	@ (8014fe8 <__sfp_lock_acquire+0x8>)
 8014fe2:	f000 ba24 	b.w	801542e <__retarget_lock_acquire_recursive>
 8014fe6:	bf00      	nop
 8014fe8:	24001bed 	.word	0x24001bed

08014fec <__sfp_lock_release>:
 8014fec:	4801      	ldr	r0, [pc, #4]	@ (8014ff4 <__sfp_lock_release+0x8>)
 8014fee:	f000 ba1f 	b.w	8015430 <__retarget_lock_release_recursive>
 8014ff2:	bf00      	nop
 8014ff4:	24001bed 	.word	0x24001bed

08014ff8 <__sinit>:
 8014ff8:	b510      	push	{r4, lr}
 8014ffa:	4604      	mov	r4, r0
 8014ffc:	f7ff fff0 	bl	8014fe0 <__sfp_lock_acquire>
 8015000:	6a23      	ldr	r3, [r4, #32]
 8015002:	b11b      	cbz	r3, 801500c <__sinit+0x14>
 8015004:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015008:	f7ff bff0 	b.w	8014fec <__sfp_lock_release>
 801500c:	4b04      	ldr	r3, [pc, #16]	@ (8015020 <__sinit+0x28>)
 801500e:	6223      	str	r3, [r4, #32]
 8015010:	4b04      	ldr	r3, [pc, #16]	@ (8015024 <__sinit+0x2c>)
 8015012:	681b      	ldr	r3, [r3, #0]
 8015014:	2b00      	cmp	r3, #0
 8015016:	d1f5      	bne.n	8015004 <__sinit+0xc>
 8015018:	f7ff ffc4 	bl	8014fa4 <global_stdio_init.part.0>
 801501c:	e7f2      	b.n	8015004 <__sinit+0xc>
 801501e:	bf00      	nop
 8015020:	08014f65 	.word	0x08014f65
 8015024:	24001be4 	.word	0x24001be4

08015028 <_fwalk_sglue>:
 8015028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801502c:	4607      	mov	r7, r0
 801502e:	4688      	mov	r8, r1
 8015030:	4614      	mov	r4, r2
 8015032:	2600      	movs	r6, #0
 8015034:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015038:	f1b9 0901 	subs.w	r9, r9, #1
 801503c:	d505      	bpl.n	801504a <_fwalk_sglue+0x22>
 801503e:	6824      	ldr	r4, [r4, #0]
 8015040:	2c00      	cmp	r4, #0
 8015042:	d1f7      	bne.n	8015034 <_fwalk_sglue+0xc>
 8015044:	4630      	mov	r0, r6
 8015046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801504a:	89ab      	ldrh	r3, [r5, #12]
 801504c:	2b01      	cmp	r3, #1
 801504e:	d907      	bls.n	8015060 <_fwalk_sglue+0x38>
 8015050:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015054:	3301      	adds	r3, #1
 8015056:	d003      	beq.n	8015060 <_fwalk_sglue+0x38>
 8015058:	4629      	mov	r1, r5
 801505a:	4638      	mov	r0, r7
 801505c:	47c0      	blx	r8
 801505e:	4306      	orrs	r6, r0
 8015060:	3568      	adds	r5, #104	@ 0x68
 8015062:	e7e9      	b.n	8015038 <_fwalk_sglue+0x10>

08015064 <iprintf>:
 8015064:	b40f      	push	{r0, r1, r2, r3}
 8015066:	b507      	push	{r0, r1, r2, lr}
 8015068:	4906      	ldr	r1, [pc, #24]	@ (8015084 <iprintf+0x20>)
 801506a:	ab04      	add	r3, sp, #16
 801506c:	6808      	ldr	r0, [r1, #0]
 801506e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015072:	6881      	ldr	r1, [r0, #8]
 8015074:	9301      	str	r3, [sp, #4]
 8015076:	f002 fd35 	bl	8017ae4 <_vfiprintf_r>
 801507a:	b003      	add	sp, #12
 801507c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015080:	b004      	add	sp, #16
 8015082:	4770      	bx	lr
 8015084:	2400019c 	.word	0x2400019c

08015088 <_puts_r>:
 8015088:	6a03      	ldr	r3, [r0, #32]
 801508a:	b570      	push	{r4, r5, r6, lr}
 801508c:	6884      	ldr	r4, [r0, #8]
 801508e:	4605      	mov	r5, r0
 8015090:	460e      	mov	r6, r1
 8015092:	b90b      	cbnz	r3, 8015098 <_puts_r+0x10>
 8015094:	f7ff ffb0 	bl	8014ff8 <__sinit>
 8015098:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801509a:	07db      	lsls	r3, r3, #31
 801509c:	d405      	bmi.n	80150aa <_puts_r+0x22>
 801509e:	89a3      	ldrh	r3, [r4, #12]
 80150a0:	0598      	lsls	r0, r3, #22
 80150a2:	d402      	bmi.n	80150aa <_puts_r+0x22>
 80150a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80150a6:	f000 f9c2 	bl	801542e <__retarget_lock_acquire_recursive>
 80150aa:	89a3      	ldrh	r3, [r4, #12]
 80150ac:	0719      	lsls	r1, r3, #28
 80150ae:	d502      	bpl.n	80150b6 <_puts_r+0x2e>
 80150b0:	6923      	ldr	r3, [r4, #16]
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d135      	bne.n	8015122 <_puts_r+0x9a>
 80150b6:	4621      	mov	r1, r4
 80150b8:	4628      	mov	r0, r5
 80150ba:	f000 f8e5 	bl	8015288 <__swsetup_r>
 80150be:	b380      	cbz	r0, 8015122 <_puts_r+0x9a>
 80150c0:	f04f 35ff 	mov.w	r5, #4294967295
 80150c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80150c6:	07da      	lsls	r2, r3, #31
 80150c8:	d405      	bmi.n	80150d6 <_puts_r+0x4e>
 80150ca:	89a3      	ldrh	r3, [r4, #12]
 80150cc:	059b      	lsls	r3, r3, #22
 80150ce:	d402      	bmi.n	80150d6 <_puts_r+0x4e>
 80150d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80150d2:	f000 f9ad 	bl	8015430 <__retarget_lock_release_recursive>
 80150d6:	4628      	mov	r0, r5
 80150d8:	bd70      	pop	{r4, r5, r6, pc}
 80150da:	2b00      	cmp	r3, #0
 80150dc:	da04      	bge.n	80150e8 <_puts_r+0x60>
 80150de:	69a2      	ldr	r2, [r4, #24]
 80150e0:	429a      	cmp	r2, r3
 80150e2:	dc17      	bgt.n	8015114 <_puts_r+0x8c>
 80150e4:	290a      	cmp	r1, #10
 80150e6:	d015      	beq.n	8015114 <_puts_r+0x8c>
 80150e8:	6823      	ldr	r3, [r4, #0]
 80150ea:	1c5a      	adds	r2, r3, #1
 80150ec:	6022      	str	r2, [r4, #0]
 80150ee:	7019      	strb	r1, [r3, #0]
 80150f0:	68a3      	ldr	r3, [r4, #8]
 80150f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80150f6:	3b01      	subs	r3, #1
 80150f8:	60a3      	str	r3, [r4, #8]
 80150fa:	2900      	cmp	r1, #0
 80150fc:	d1ed      	bne.n	80150da <_puts_r+0x52>
 80150fe:	2b00      	cmp	r3, #0
 8015100:	da11      	bge.n	8015126 <_puts_r+0x9e>
 8015102:	4622      	mov	r2, r4
 8015104:	210a      	movs	r1, #10
 8015106:	4628      	mov	r0, r5
 8015108:	f000 f87f 	bl	801520a <__swbuf_r>
 801510c:	3001      	adds	r0, #1
 801510e:	d0d7      	beq.n	80150c0 <_puts_r+0x38>
 8015110:	250a      	movs	r5, #10
 8015112:	e7d7      	b.n	80150c4 <_puts_r+0x3c>
 8015114:	4622      	mov	r2, r4
 8015116:	4628      	mov	r0, r5
 8015118:	f000 f877 	bl	801520a <__swbuf_r>
 801511c:	3001      	adds	r0, #1
 801511e:	d1e7      	bne.n	80150f0 <_puts_r+0x68>
 8015120:	e7ce      	b.n	80150c0 <_puts_r+0x38>
 8015122:	3e01      	subs	r6, #1
 8015124:	e7e4      	b.n	80150f0 <_puts_r+0x68>
 8015126:	6823      	ldr	r3, [r4, #0]
 8015128:	1c5a      	adds	r2, r3, #1
 801512a:	6022      	str	r2, [r4, #0]
 801512c:	220a      	movs	r2, #10
 801512e:	701a      	strb	r2, [r3, #0]
 8015130:	e7ee      	b.n	8015110 <_puts_r+0x88>
	...

08015134 <puts>:
 8015134:	4b02      	ldr	r3, [pc, #8]	@ (8015140 <puts+0xc>)
 8015136:	4601      	mov	r1, r0
 8015138:	6818      	ldr	r0, [r3, #0]
 801513a:	f7ff bfa5 	b.w	8015088 <_puts_r>
 801513e:	bf00      	nop
 8015140:	2400019c 	.word	0x2400019c

08015144 <siprintf>:
 8015144:	b40e      	push	{r1, r2, r3}
 8015146:	b500      	push	{lr}
 8015148:	b09c      	sub	sp, #112	@ 0x70
 801514a:	ab1d      	add	r3, sp, #116	@ 0x74
 801514c:	9002      	str	r0, [sp, #8]
 801514e:	9006      	str	r0, [sp, #24]
 8015150:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8015154:	4809      	ldr	r0, [pc, #36]	@ (801517c <siprintf+0x38>)
 8015156:	9107      	str	r1, [sp, #28]
 8015158:	9104      	str	r1, [sp, #16]
 801515a:	4909      	ldr	r1, [pc, #36]	@ (8015180 <siprintf+0x3c>)
 801515c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015160:	9105      	str	r1, [sp, #20]
 8015162:	6800      	ldr	r0, [r0, #0]
 8015164:	9301      	str	r3, [sp, #4]
 8015166:	a902      	add	r1, sp, #8
 8015168:	f002 fb96 	bl	8017898 <_svfiprintf_r>
 801516c:	9b02      	ldr	r3, [sp, #8]
 801516e:	2200      	movs	r2, #0
 8015170:	701a      	strb	r2, [r3, #0]
 8015172:	b01c      	add	sp, #112	@ 0x70
 8015174:	f85d eb04 	ldr.w	lr, [sp], #4
 8015178:	b003      	add	sp, #12
 801517a:	4770      	bx	lr
 801517c:	2400019c 	.word	0x2400019c
 8015180:	ffff0208 	.word	0xffff0208

08015184 <__sread>:
 8015184:	b510      	push	{r4, lr}
 8015186:	460c      	mov	r4, r1
 8015188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801518c:	f000 f900 	bl	8015390 <_read_r>
 8015190:	2800      	cmp	r0, #0
 8015192:	bfab      	itete	ge
 8015194:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015196:	89a3      	ldrhlt	r3, [r4, #12]
 8015198:	181b      	addge	r3, r3, r0
 801519a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801519e:	bfac      	ite	ge
 80151a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80151a2:	81a3      	strhlt	r3, [r4, #12]
 80151a4:	bd10      	pop	{r4, pc}

080151a6 <__swrite>:
 80151a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151aa:	461f      	mov	r7, r3
 80151ac:	898b      	ldrh	r3, [r1, #12]
 80151ae:	05db      	lsls	r3, r3, #23
 80151b0:	4605      	mov	r5, r0
 80151b2:	460c      	mov	r4, r1
 80151b4:	4616      	mov	r6, r2
 80151b6:	d505      	bpl.n	80151c4 <__swrite+0x1e>
 80151b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151bc:	2302      	movs	r3, #2
 80151be:	2200      	movs	r2, #0
 80151c0:	f000 f8d4 	bl	801536c <_lseek_r>
 80151c4:	89a3      	ldrh	r3, [r4, #12]
 80151c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80151ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80151ce:	81a3      	strh	r3, [r4, #12]
 80151d0:	4632      	mov	r2, r6
 80151d2:	463b      	mov	r3, r7
 80151d4:	4628      	mov	r0, r5
 80151d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80151da:	f000 b8eb 	b.w	80153b4 <_write_r>

080151de <__sseek>:
 80151de:	b510      	push	{r4, lr}
 80151e0:	460c      	mov	r4, r1
 80151e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80151e6:	f000 f8c1 	bl	801536c <_lseek_r>
 80151ea:	1c43      	adds	r3, r0, #1
 80151ec:	89a3      	ldrh	r3, [r4, #12]
 80151ee:	bf15      	itete	ne
 80151f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80151f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80151f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80151fa:	81a3      	strheq	r3, [r4, #12]
 80151fc:	bf18      	it	ne
 80151fe:	81a3      	strhne	r3, [r4, #12]
 8015200:	bd10      	pop	{r4, pc}

08015202 <__sclose>:
 8015202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015206:	f000 b8a1 	b.w	801534c <_close_r>

0801520a <__swbuf_r>:
 801520a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801520c:	460e      	mov	r6, r1
 801520e:	4614      	mov	r4, r2
 8015210:	4605      	mov	r5, r0
 8015212:	b118      	cbz	r0, 801521c <__swbuf_r+0x12>
 8015214:	6a03      	ldr	r3, [r0, #32]
 8015216:	b90b      	cbnz	r3, 801521c <__swbuf_r+0x12>
 8015218:	f7ff feee 	bl	8014ff8 <__sinit>
 801521c:	69a3      	ldr	r3, [r4, #24]
 801521e:	60a3      	str	r3, [r4, #8]
 8015220:	89a3      	ldrh	r3, [r4, #12]
 8015222:	071a      	lsls	r2, r3, #28
 8015224:	d501      	bpl.n	801522a <__swbuf_r+0x20>
 8015226:	6923      	ldr	r3, [r4, #16]
 8015228:	b943      	cbnz	r3, 801523c <__swbuf_r+0x32>
 801522a:	4621      	mov	r1, r4
 801522c:	4628      	mov	r0, r5
 801522e:	f000 f82b 	bl	8015288 <__swsetup_r>
 8015232:	b118      	cbz	r0, 801523c <__swbuf_r+0x32>
 8015234:	f04f 37ff 	mov.w	r7, #4294967295
 8015238:	4638      	mov	r0, r7
 801523a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801523c:	6823      	ldr	r3, [r4, #0]
 801523e:	6922      	ldr	r2, [r4, #16]
 8015240:	1a98      	subs	r0, r3, r2
 8015242:	6963      	ldr	r3, [r4, #20]
 8015244:	b2f6      	uxtb	r6, r6
 8015246:	4283      	cmp	r3, r0
 8015248:	4637      	mov	r7, r6
 801524a:	dc05      	bgt.n	8015258 <__swbuf_r+0x4e>
 801524c:	4621      	mov	r1, r4
 801524e:	4628      	mov	r0, r5
 8015250:	f002 fde4 	bl	8017e1c <_fflush_r>
 8015254:	2800      	cmp	r0, #0
 8015256:	d1ed      	bne.n	8015234 <__swbuf_r+0x2a>
 8015258:	68a3      	ldr	r3, [r4, #8]
 801525a:	3b01      	subs	r3, #1
 801525c:	60a3      	str	r3, [r4, #8]
 801525e:	6823      	ldr	r3, [r4, #0]
 8015260:	1c5a      	adds	r2, r3, #1
 8015262:	6022      	str	r2, [r4, #0]
 8015264:	701e      	strb	r6, [r3, #0]
 8015266:	6962      	ldr	r2, [r4, #20]
 8015268:	1c43      	adds	r3, r0, #1
 801526a:	429a      	cmp	r2, r3
 801526c:	d004      	beq.n	8015278 <__swbuf_r+0x6e>
 801526e:	89a3      	ldrh	r3, [r4, #12]
 8015270:	07db      	lsls	r3, r3, #31
 8015272:	d5e1      	bpl.n	8015238 <__swbuf_r+0x2e>
 8015274:	2e0a      	cmp	r6, #10
 8015276:	d1df      	bne.n	8015238 <__swbuf_r+0x2e>
 8015278:	4621      	mov	r1, r4
 801527a:	4628      	mov	r0, r5
 801527c:	f002 fdce 	bl	8017e1c <_fflush_r>
 8015280:	2800      	cmp	r0, #0
 8015282:	d0d9      	beq.n	8015238 <__swbuf_r+0x2e>
 8015284:	e7d6      	b.n	8015234 <__swbuf_r+0x2a>
	...

08015288 <__swsetup_r>:
 8015288:	b538      	push	{r3, r4, r5, lr}
 801528a:	4b29      	ldr	r3, [pc, #164]	@ (8015330 <__swsetup_r+0xa8>)
 801528c:	4605      	mov	r5, r0
 801528e:	6818      	ldr	r0, [r3, #0]
 8015290:	460c      	mov	r4, r1
 8015292:	b118      	cbz	r0, 801529c <__swsetup_r+0x14>
 8015294:	6a03      	ldr	r3, [r0, #32]
 8015296:	b90b      	cbnz	r3, 801529c <__swsetup_r+0x14>
 8015298:	f7ff feae 	bl	8014ff8 <__sinit>
 801529c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80152a0:	0719      	lsls	r1, r3, #28
 80152a2:	d422      	bmi.n	80152ea <__swsetup_r+0x62>
 80152a4:	06da      	lsls	r2, r3, #27
 80152a6:	d407      	bmi.n	80152b8 <__swsetup_r+0x30>
 80152a8:	2209      	movs	r2, #9
 80152aa:	602a      	str	r2, [r5, #0]
 80152ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80152b0:	81a3      	strh	r3, [r4, #12]
 80152b2:	f04f 30ff 	mov.w	r0, #4294967295
 80152b6:	e033      	b.n	8015320 <__swsetup_r+0x98>
 80152b8:	0758      	lsls	r0, r3, #29
 80152ba:	d512      	bpl.n	80152e2 <__swsetup_r+0x5a>
 80152bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80152be:	b141      	cbz	r1, 80152d2 <__swsetup_r+0x4a>
 80152c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80152c4:	4299      	cmp	r1, r3
 80152c6:	d002      	beq.n	80152ce <__swsetup_r+0x46>
 80152c8:	4628      	mov	r0, r5
 80152ca:	f000 fea7 	bl	801601c <_free_r>
 80152ce:	2300      	movs	r3, #0
 80152d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80152d2:	89a3      	ldrh	r3, [r4, #12]
 80152d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80152d8:	81a3      	strh	r3, [r4, #12]
 80152da:	2300      	movs	r3, #0
 80152dc:	6063      	str	r3, [r4, #4]
 80152de:	6923      	ldr	r3, [r4, #16]
 80152e0:	6023      	str	r3, [r4, #0]
 80152e2:	89a3      	ldrh	r3, [r4, #12]
 80152e4:	f043 0308 	orr.w	r3, r3, #8
 80152e8:	81a3      	strh	r3, [r4, #12]
 80152ea:	6923      	ldr	r3, [r4, #16]
 80152ec:	b94b      	cbnz	r3, 8015302 <__swsetup_r+0x7a>
 80152ee:	89a3      	ldrh	r3, [r4, #12]
 80152f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80152f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80152f8:	d003      	beq.n	8015302 <__swsetup_r+0x7a>
 80152fa:	4621      	mov	r1, r4
 80152fc:	4628      	mov	r0, r5
 80152fe:	f002 fddb 	bl	8017eb8 <__smakebuf_r>
 8015302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015306:	f013 0201 	ands.w	r2, r3, #1
 801530a:	d00a      	beq.n	8015322 <__swsetup_r+0x9a>
 801530c:	2200      	movs	r2, #0
 801530e:	60a2      	str	r2, [r4, #8]
 8015310:	6962      	ldr	r2, [r4, #20]
 8015312:	4252      	negs	r2, r2
 8015314:	61a2      	str	r2, [r4, #24]
 8015316:	6922      	ldr	r2, [r4, #16]
 8015318:	b942      	cbnz	r2, 801532c <__swsetup_r+0xa4>
 801531a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801531e:	d1c5      	bne.n	80152ac <__swsetup_r+0x24>
 8015320:	bd38      	pop	{r3, r4, r5, pc}
 8015322:	0799      	lsls	r1, r3, #30
 8015324:	bf58      	it	pl
 8015326:	6962      	ldrpl	r2, [r4, #20]
 8015328:	60a2      	str	r2, [r4, #8]
 801532a:	e7f4      	b.n	8015316 <__swsetup_r+0x8e>
 801532c:	2000      	movs	r0, #0
 801532e:	e7f7      	b.n	8015320 <__swsetup_r+0x98>
 8015330:	2400019c 	.word	0x2400019c

08015334 <memset>:
 8015334:	4402      	add	r2, r0
 8015336:	4603      	mov	r3, r0
 8015338:	4293      	cmp	r3, r2
 801533a:	d100      	bne.n	801533e <memset+0xa>
 801533c:	4770      	bx	lr
 801533e:	f803 1b01 	strb.w	r1, [r3], #1
 8015342:	e7f9      	b.n	8015338 <memset+0x4>

08015344 <_localeconv_r>:
 8015344:	4800      	ldr	r0, [pc, #0]	@ (8015348 <_localeconv_r+0x4>)
 8015346:	4770      	bx	lr
 8015348:	240002dc 	.word	0x240002dc

0801534c <_close_r>:
 801534c:	b538      	push	{r3, r4, r5, lr}
 801534e:	4d06      	ldr	r5, [pc, #24]	@ (8015368 <_close_r+0x1c>)
 8015350:	2300      	movs	r3, #0
 8015352:	4604      	mov	r4, r0
 8015354:	4608      	mov	r0, r1
 8015356:	602b      	str	r3, [r5, #0]
 8015358:	f7f2 f974 	bl	8007644 <_close>
 801535c:	1c43      	adds	r3, r0, #1
 801535e:	d102      	bne.n	8015366 <_close_r+0x1a>
 8015360:	682b      	ldr	r3, [r5, #0]
 8015362:	b103      	cbz	r3, 8015366 <_close_r+0x1a>
 8015364:	6023      	str	r3, [r4, #0]
 8015366:	bd38      	pop	{r3, r4, r5, pc}
 8015368:	24001be8 	.word	0x24001be8

0801536c <_lseek_r>:
 801536c:	b538      	push	{r3, r4, r5, lr}
 801536e:	4d07      	ldr	r5, [pc, #28]	@ (801538c <_lseek_r+0x20>)
 8015370:	4604      	mov	r4, r0
 8015372:	4608      	mov	r0, r1
 8015374:	4611      	mov	r1, r2
 8015376:	2200      	movs	r2, #0
 8015378:	602a      	str	r2, [r5, #0]
 801537a:	461a      	mov	r2, r3
 801537c:	f7f2 f989 	bl	8007692 <_lseek>
 8015380:	1c43      	adds	r3, r0, #1
 8015382:	d102      	bne.n	801538a <_lseek_r+0x1e>
 8015384:	682b      	ldr	r3, [r5, #0]
 8015386:	b103      	cbz	r3, 801538a <_lseek_r+0x1e>
 8015388:	6023      	str	r3, [r4, #0]
 801538a:	bd38      	pop	{r3, r4, r5, pc}
 801538c:	24001be8 	.word	0x24001be8

08015390 <_read_r>:
 8015390:	b538      	push	{r3, r4, r5, lr}
 8015392:	4d07      	ldr	r5, [pc, #28]	@ (80153b0 <_read_r+0x20>)
 8015394:	4604      	mov	r4, r0
 8015396:	4608      	mov	r0, r1
 8015398:	4611      	mov	r1, r2
 801539a:	2200      	movs	r2, #0
 801539c:	602a      	str	r2, [r5, #0]
 801539e:	461a      	mov	r2, r3
 80153a0:	f7f2 f933 	bl	800760a <_read>
 80153a4:	1c43      	adds	r3, r0, #1
 80153a6:	d102      	bne.n	80153ae <_read_r+0x1e>
 80153a8:	682b      	ldr	r3, [r5, #0]
 80153aa:	b103      	cbz	r3, 80153ae <_read_r+0x1e>
 80153ac:	6023      	str	r3, [r4, #0]
 80153ae:	bd38      	pop	{r3, r4, r5, pc}
 80153b0:	24001be8 	.word	0x24001be8

080153b4 <_write_r>:
 80153b4:	b538      	push	{r3, r4, r5, lr}
 80153b6:	4d07      	ldr	r5, [pc, #28]	@ (80153d4 <_write_r+0x20>)
 80153b8:	4604      	mov	r4, r0
 80153ba:	4608      	mov	r0, r1
 80153bc:	4611      	mov	r1, r2
 80153be:	2200      	movs	r2, #0
 80153c0:	602a      	str	r2, [r5, #0]
 80153c2:	461a      	mov	r2, r3
 80153c4:	f7f1 f867 	bl	8006496 <_write>
 80153c8:	1c43      	adds	r3, r0, #1
 80153ca:	d102      	bne.n	80153d2 <_write_r+0x1e>
 80153cc:	682b      	ldr	r3, [r5, #0]
 80153ce:	b103      	cbz	r3, 80153d2 <_write_r+0x1e>
 80153d0:	6023      	str	r3, [r4, #0]
 80153d2:	bd38      	pop	{r3, r4, r5, pc}
 80153d4:	24001be8 	.word	0x24001be8

080153d8 <__errno>:
 80153d8:	4b01      	ldr	r3, [pc, #4]	@ (80153e0 <__errno+0x8>)
 80153da:	6818      	ldr	r0, [r3, #0]
 80153dc:	4770      	bx	lr
 80153de:	bf00      	nop
 80153e0:	2400019c 	.word	0x2400019c

080153e4 <__libc_init_array>:
 80153e4:	b570      	push	{r4, r5, r6, lr}
 80153e6:	4d0d      	ldr	r5, [pc, #52]	@ (801541c <__libc_init_array+0x38>)
 80153e8:	4c0d      	ldr	r4, [pc, #52]	@ (8015420 <__libc_init_array+0x3c>)
 80153ea:	1b64      	subs	r4, r4, r5
 80153ec:	10a4      	asrs	r4, r4, #2
 80153ee:	2600      	movs	r6, #0
 80153f0:	42a6      	cmp	r6, r4
 80153f2:	d109      	bne.n	8015408 <__libc_init_array+0x24>
 80153f4:	4d0b      	ldr	r5, [pc, #44]	@ (8015424 <__libc_init_array+0x40>)
 80153f6:	4c0c      	ldr	r4, [pc, #48]	@ (8015428 <__libc_init_array+0x44>)
 80153f8:	f003 fa20 	bl	801883c <_init>
 80153fc:	1b64      	subs	r4, r4, r5
 80153fe:	10a4      	asrs	r4, r4, #2
 8015400:	2600      	movs	r6, #0
 8015402:	42a6      	cmp	r6, r4
 8015404:	d105      	bne.n	8015412 <__libc_init_array+0x2e>
 8015406:	bd70      	pop	{r4, r5, r6, pc}
 8015408:	f855 3b04 	ldr.w	r3, [r5], #4
 801540c:	4798      	blx	r3
 801540e:	3601      	adds	r6, #1
 8015410:	e7ee      	b.n	80153f0 <__libc_init_array+0xc>
 8015412:	f855 3b04 	ldr.w	r3, [r5], #4
 8015416:	4798      	blx	r3
 8015418:	3601      	adds	r6, #1
 801541a:	e7f2      	b.n	8015402 <__libc_init_array+0x1e>
 801541c:	08018fa8 	.word	0x08018fa8
 8015420:	08018fa8 	.word	0x08018fa8
 8015424:	08018fa8 	.word	0x08018fa8
 8015428:	08018fac 	.word	0x08018fac

0801542c <__retarget_lock_init_recursive>:
 801542c:	4770      	bx	lr

0801542e <__retarget_lock_acquire_recursive>:
 801542e:	4770      	bx	lr

08015430 <__retarget_lock_release_recursive>:
 8015430:	4770      	bx	lr

08015432 <memcpy>:
 8015432:	440a      	add	r2, r1
 8015434:	4291      	cmp	r1, r2
 8015436:	f100 33ff 	add.w	r3, r0, #4294967295
 801543a:	d100      	bne.n	801543e <memcpy+0xc>
 801543c:	4770      	bx	lr
 801543e:	b510      	push	{r4, lr}
 8015440:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015444:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015448:	4291      	cmp	r1, r2
 801544a:	d1f9      	bne.n	8015440 <memcpy+0xe>
 801544c:	bd10      	pop	{r4, pc}
	...

08015450 <nanf>:
 8015450:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8015458 <nanf+0x8>
 8015454:	4770      	bx	lr
 8015456:	bf00      	nop
 8015458:	7fc00000 	.word	0x7fc00000

0801545c <quorem>:
 801545c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015460:	6903      	ldr	r3, [r0, #16]
 8015462:	690c      	ldr	r4, [r1, #16]
 8015464:	42a3      	cmp	r3, r4
 8015466:	4607      	mov	r7, r0
 8015468:	db7e      	blt.n	8015568 <quorem+0x10c>
 801546a:	3c01      	subs	r4, #1
 801546c:	f101 0814 	add.w	r8, r1, #20
 8015470:	00a3      	lsls	r3, r4, #2
 8015472:	f100 0514 	add.w	r5, r0, #20
 8015476:	9300      	str	r3, [sp, #0]
 8015478:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801547c:	9301      	str	r3, [sp, #4]
 801547e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015482:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015486:	3301      	adds	r3, #1
 8015488:	429a      	cmp	r2, r3
 801548a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801548e:	fbb2 f6f3 	udiv	r6, r2, r3
 8015492:	d32e      	bcc.n	80154f2 <quorem+0x96>
 8015494:	f04f 0a00 	mov.w	sl, #0
 8015498:	46c4      	mov	ip, r8
 801549a:	46ae      	mov	lr, r5
 801549c:	46d3      	mov	fp, sl
 801549e:	f85c 3b04 	ldr.w	r3, [ip], #4
 80154a2:	b298      	uxth	r0, r3
 80154a4:	fb06 a000 	mla	r0, r6, r0, sl
 80154a8:	0c02      	lsrs	r2, r0, #16
 80154aa:	0c1b      	lsrs	r3, r3, #16
 80154ac:	fb06 2303 	mla	r3, r6, r3, r2
 80154b0:	f8de 2000 	ldr.w	r2, [lr]
 80154b4:	b280      	uxth	r0, r0
 80154b6:	b292      	uxth	r2, r2
 80154b8:	1a12      	subs	r2, r2, r0
 80154ba:	445a      	add	r2, fp
 80154bc:	f8de 0000 	ldr.w	r0, [lr]
 80154c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80154c4:	b29b      	uxth	r3, r3
 80154c6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80154ca:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80154ce:	b292      	uxth	r2, r2
 80154d0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80154d4:	45e1      	cmp	r9, ip
 80154d6:	f84e 2b04 	str.w	r2, [lr], #4
 80154da:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80154de:	d2de      	bcs.n	801549e <quorem+0x42>
 80154e0:	9b00      	ldr	r3, [sp, #0]
 80154e2:	58eb      	ldr	r3, [r5, r3]
 80154e4:	b92b      	cbnz	r3, 80154f2 <quorem+0x96>
 80154e6:	9b01      	ldr	r3, [sp, #4]
 80154e8:	3b04      	subs	r3, #4
 80154ea:	429d      	cmp	r5, r3
 80154ec:	461a      	mov	r2, r3
 80154ee:	d32f      	bcc.n	8015550 <quorem+0xf4>
 80154f0:	613c      	str	r4, [r7, #16]
 80154f2:	4638      	mov	r0, r7
 80154f4:	f001 f956 	bl	80167a4 <__mcmp>
 80154f8:	2800      	cmp	r0, #0
 80154fa:	db25      	blt.n	8015548 <quorem+0xec>
 80154fc:	4629      	mov	r1, r5
 80154fe:	2000      	movs	r0, #0
 8015500:	f858 2b04 	ldr.w	r2, [r8], #4
 8015504:	f8d1 c000 	ldr.w	ip, [r1]
 8015508:	fa1f fe82 	uxth.w	lr, r2
 801550c:	fa1f f38c 	uxth.w	r3, ip
 8015510:	eba3 030e 	sub.w	r3, r3, lr
 8015514:	4403      	add	r3, r0
 8015516:	0c12      	lsrs	r2, r2, #16
 8015518:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801551c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015520:	b29b      	uxth	r3, r3
 8015522:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015526:	45c1      	cmp	r9, r8
 8015528:	f841 3b04 	str.w	r3, [r1], #4
 801552c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015530:	d2e6      	bcs.n	8015500 <quorem+0xa4>
 8015532:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015536:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801553a:	b922      	cbnz	r2, 8015546 <quorem+0xea>
 801553c:	3b04      	subs	r3, #4
 801553e:	429d      	cmp	r5, r3
 8015540:	461a      	mov	r2, r3
 8015542:	d30b      	bcc.n	801555c <quorem+0x100>
 8015544:	613c      	str	r4, [r7, #16]
 8015546:	3601      	adds	r6, #1
 8015548:	4630      	mov	r0, r6
 801554a:	b003      	add	sp, #12
 801554c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015550:	6812      	ldr	r2, [r2, #0]
 8015552:	3b04      	subs	r3, #4
 8015554:	2a00      	cmp	r2, #0
 8015556:	d1cb      	bne.n	80154f0 <quorem+0x94>
 8015558:	3c01      	subs	r4, #1
 801555a:	e7c6      	b.n	80154ea <quorem+0x8e>
 801555c:	6812      	ldr	r2, [r2, #0]
 801555e:	3b04      	subs	r3, #4
 8015560:	2a00      	cmp	r2, #0
 8015562:	d1ef      	bne.n	8015544 <quorem+0xe8>
 8015564:	3c01      	subs	r4, #1
 8015566:	e7ea      	b.n	801553e <quorem+0xe2>
 8015568:	2000      	movs	r0, #0
 801556a:	e7ee      	b.n	801554a <quorem+0xee>
 801556c:	0000      	movs	r0, r0
	...

08015570 <_dtoa_r>:
 8015570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015574:	ed2d 8b02 	vpush	{d8}
 8015578:	69c7      	ldr	r7, [r0, #28]
 801557a:	b091      	sub	sp, #68	@ 0x44
 801557c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8015580:	ec55 4b10 	vmov	r4, r5, d0
 8015584:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8015586:	9107      	str	r1, [sp, #28]
 8015588:	4681      	mov	r9, r0
 801558a:	9209      	str	r2, [sp, #36]	@ 0x24
 801558c:	930d      	str	r3, [sp, #52]	@ 0x34
 801558e:	b97f      	cbnz	r7, 80155b0 <_dtoa_r+0x40>
 8015590:	2010      	movs	r0, #16
 8015592:	f000 fd8d 	bl	80160b0 <malloc>
 8015596:	4602      	mov	r2, r0
 8015598:	f8c9 001c 	str.w	r0, [r9, #28]
 801559c:	b920      	cbnz	r0, 80155a8 <_dtoa_r+0x38>
 801559e:	4ba0      	ldr	r3, [pc, #640]	@ (8015820 <_dtoa_r+0x2b0>)
 80155a0:	21ef      	movs	r1, #239	@ 0xef
 80155a2:	48a0      	ldr	r0, [pc, #640]	@ (8015824 <_dtoa_r+0x2b4>)
 80155a4:	f002 fd2c 	bl	8018000 <__assert_func>
 80155a8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80155ac:	6007      	str	r7, [r0, #0]
 80155ae:	60c7      	str	r7, [r0, #12]
 80155b0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80155b4:	6819      	ldr	r1, [r3, #0]
 80155b6:	b159      	cbz	r1, 80155d0 <_dtoa_r+0x60>
 80155b8:	685a      	ldr	r2, [r3, #4]
 80155ba:	604a      	str	r2, [r1, #4]
 80155bc:	2301      	movs	r3, #1
 80155be:	4093      	lsls	r3, r2
 80155c0:	608b      	str	r3, [r1, #8]
 80155c2:	4648      	mov	r0, r9
 80155c4:	f000 fe6a 	bl	801629c <_Bfree>
 80155c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80155cc:	2200      	movs	r2, #0
 80155ce:	601a      	str	r2, [r3, #0]
 80155d0:	1e2b      	subs	r3, r5, #0
 80155d2:	bfbb      	ittet	lt
 80155d4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80155d8:	9303      	strlt	r3, [sp, #12]
 80155da:	2300      	movge	r3, #0
 80155dc:	2201      	movlt	r2, #1
 80155de:	bfac      	ite	ge
 80155e0:	6033      	strge	r3, [r6, #0]
 80155e2:	6032      	strlt	r2, [r6, #0]
 80155e4:	4b90      	ldr	r3, [pc, #576]	@ (8015828 <_dtoa_r+0x2b8>)
 80155e6:	9e03      	ldr	r6, [sp, #12]
 80155e8:	43b3      	bics	r3, r6
 80155ea:	d110      	bne.n	801560e <_dtoa_r+0x9e>
 80155ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80155ee:	f242 730f 	movw	r3, #9999	@ 0x270f
 80155f2:	6013      	str	r3, [r2, #0]
 80155f4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80155f8:	4323      	orrs	r3, r4
 80155fa:	f000 84de 	beq.w	8015fba <_dtoa_r+0xa4a>
 80155fe:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015600:	4f8a      	ldr	r7, [pc, #552]	@ (801582c <_dtoa_r+0x2bc>)
 8015602:	2b00      	cmp	r3, #0
 8015604:	f000 84e0 	beq.w	8015fc8 <_dtoa_r+0xa58>
 8015608:	1cfb      	adds	r3, r7, #3
 801560a:	f000 bcdb 	b.w	8015fc4 <_dtoa_r+0xa54>
 801560e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8015612:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8015616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801561a:	d10a      	bne.n	8015632 <_dtoa_r+0xc2>
 801561c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801561e:	2301      	movs	r3, #1
 8015620:	6013      	str	r3, [r2, #0]
 8015622:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015624:	b113      	cbz	r3, 801562c <_dtoa_r+0xbc>
 8015626:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8015628:	4b81      	ldr	r3, [pc, #516]	@ (8015830 <_dtoa_r+0x2c0>)
 801562a:	6013      	str	r3, [r2, #0]
 801562c:	4f81      	ldr	r7, [pc, #516]	@ (8015834 <_dtoa_r+0x2c4>)
 801562e:	f000 bccb 	b.w	8015fc8 <_dtoa_r+0xa58>
 8015632:	aa0e      	add	r2, sp, #56	@ 0x38
 8015634:	a90f      	add	r1, sp, #60	@ 0x3c
 8015636:	4648      	mov	r0, r9
 8015638:	eeb0 0b48 	vmov.f64	d0, d8
 801563c:	f001 f9d2 	bl	80169e4 <__d2b>
 8015640:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8015644:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015646:	9001      	str	r0, [sp, #4]
 8015648:	2b00      	cmp	r3, #0
 801564a:	d045      	beq.n	80156d8 <_dtoa_r+0x168>
 801564c:	eeb0 7b48 	vmov.f64	d7, d8
 8015650:	ee18 1a90 	vmov	r1, s17
 8015654:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8015658:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801565c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8015660:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8015664:	2500      	movs	r5, #0
 8015666:	ee07 1a90 	vmov	s15, r1
 801566a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801566e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8015808 <_dtoa_r+0x298>
 8015672:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015676:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8015810 <_dtoa_r+0x2a0>
 801567a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801567e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8015818 <_dtoa_r+0x2a8>
 8015682:	ee07 3a90 	vmov	s15, r3
 8015686:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801568a:	eeb0 7b46 	vmov.f64	d7, d6
 801568e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8015692:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8015696:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801569a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801569e:	ee16 8a90 	vmov	r8, s13
 80156a2:	d508      	bpl.n	80156b6 <_dtoa_r+0x146>
 80156a4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80156a8:	eeb4 6b47 	vcmp.f64	d6, d7
 80156ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156b0:	bf18      	it	ne
 80156b2:	f108 38ff 	addne.w	r8, r8, #4294967295
 80156b6:	f1b8 0f16 	cmp.w	r8, #22
 80156ba:	d82b      	bhi.n	8015714 <_dtoa_r+0x1a4>
 80156bc:	495e      	ldr	r1, [pc, #376]	@ (8015838 <_dtoa_r+0x2c8>)
 80156be:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80156c2:	ed91 7b00 	vldr	d7, [r1]
 80156c6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80156ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156ce:	d501      	bpl.n	80156d4 <_dtoa_r+0x164>
 80156d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80156d4:	2100      	movs	r1, #0
 80156d6:	e01e      	b.n	8015716 <_dtoa_r+0x1a6>
 80156d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80156da:	4413      	add	r3, r2
 80156dc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80156e0:	2920      	cmp	r1, #32
 80156e2:	bfc1      	itttt	gt
 80156e4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80156e8:	408e      	lslgt	r6, r1
 80156ea:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80156ee:	fa24 f101 	lsrgt.w	r1, r4, r1
 80156f2:	bfd6      	itet	le
 80156f4:	f1c1 0120 	rsble	r1, r1, #32
 80156f8:	4331      	orrgt	r1, r6
 80156fa:	fa04 f101 	lslle.w	r1, r4, r1
 80156fe:	ee07 1a90 	vmov	s15, r1
 8015702:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8015706:	3b01      	subs	r3, #1
 8015708:	ee17 1a90 	vmov	r1, s15
 801570c:	2501      	movs	r5, #1
 801570e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8015712:	e7a8      	b.n	8015666 <_dtoa_r+0xf6>
 8015714:	2101      	movs	r1, #1
 8015716:	1ad2      	subs	r2, r2, r3
 8015718:	1e53      	subs	r3, r2, #1
 801571a:	9306      	str	r3, [sp, #24]
 801571c:	bf45      	ittet	mi
 801571e:	f1c2 0301 	rsbmi	r3, r2, #1
 8015722:	9305      	strmi	r3, [sp, #20]
 8015724:	2300      	movpl	r3, #0
 8015726:	2300      	movmi	r3, #0
 8015728:	bf4c      	ite	mi
 801572a:	9306      	strmi	r3, [sp, #24]
 801572c:	9305      	strpl	r3, [sp, #20]
 801572e:	f1b8 0f00 	cmp.w	r8, #0
 8015732:	910c      	str	r1, [sp, #48]	@ 0x30
 8015734:	db18      	blt.n	8015768 <_dtoa_r+0x1f8>
 8015736:	9b06      	ldr	r3, [sp, #24]
 8015738:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801573c:	4443      	add	r3, r8
 801573e:	9306      	str	r3, [sp, #24]
 8015740:	2300      	movs	r3, #0
 8015742:	9a07      	ldr	r2, [sp, #28]
 8015744:	2a09      	cmp	r2, #9
 8015746:	d849      	bhi.n	80157dc <_dtoa_r+0x26c>
 8015748:	2a05      	cmp	r2, #5
 801574a:	bfc4      	itt	gt
 801574c:	3a04      	subgt	r2, #4
 801574e:	9207      	strgt	r2, [sp, #28]
 8015750:	9a07      	ldr	r2, [sp, #28]
 8015752:	f1a2 0202 	sub.w	r2, r2, #2
 8015756:	bfcc      	ite	gt
 8015758:	2400      	movgt	r4, #0
 801575a:	2401      	movle	r4, #1
 801575c:	2a03      	cmp	r2, #3
 801575e:	d848      	bhi.n	80157f2 <_dtoa_r+0x282>
 8015760:	e8df f002 	tbb	[pc, r2]
 8015764:	3a2c2e0b 	.word	0x3a2c2e0b
 8015768:	9b05      	ldr	r3, [sp, #20]
 801576a:	2200      	movs	r2, #0
 801576c:	eba3 0308 	sub.w	r3, r3, r8
 8015770:	9305      	str	r3, [sp, #20]
 8015772:	920a      	str	r2, [sp, #40]	@ 0x28
 8015774:	f1c8 0300 	rsb	r3, r8, #0
 8015778:	e7e3      	b.n	8015742 <_dtoa_r+0x1d2>
 801577a:	2200      	movs	r2, #0
 801577c:	9208      	str	r2, [sp, #32]
 801577e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015780:	2a00      	cmp	r2, #0
 8015782:	dc39      	bgt.n	80157f8 <_dtoa_r+0x288>
 8015784:	f04f 0b01 	mov.w	fp, #1
 8015788:	46da      	mov	sl, fp
 801578a:	465a      	mov	r2, fp
 801578c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8015790:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8015794:	2100      	movs	r1, #0
 8015796:	2004      	movs	r0, #4
 8015798:	f100 0614 	add.w	r6, r0, #20
 801579c:	4296      	cmp	r6, r2
 801579e:	d930      	bls.n	8015802 <_dtoa_r+0x292>
 80157a0:	6079      	str	r1, [r7, #4]
 80157a2:	4648      	mov	r0, r9
 80157a4:	9304      	str	r3, [sp, #16]
 80157a6:	f000 fd39 	bl	801621c <_Balloc>
 80157aa:	9b04      	ldr	r3, [sp, #16]
 80157ac:	4607      	mov	r7, r0
 80157ae:	2800      	cmp	r0, #0
 80157b0:	d146      	bne.n	8015840 <_dtoa_r+0x2d0>
 80157b2:	4b22      	ldr	r3, [pc, #136]	@ (801583c <_dtoa_r+0x2cc>)
 80157b4:	4602      	mov	r2, r0
 80157b6:	f240 11af 	movw	r1, #431	@ 0x1af
 80157ba:	e6f2      	b.n	80155a2 <_dtoa_r+0x32>
 80157bc:	2201      	movs	r2, #1
 80157be:	e7dd      	b.n	801577c <_dtoa_r+0x20c>
 80157c0:	2200      	movs	r2, #0
 80157c2:	9208      	str	r2, [sp, #32]
 80157c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80157c6:	eb08 0b02 	add.w	fp, r8, r2
 80157ca:	f10b 0a01 	add.w	sl, fp, #1
 80157ce:	4652      	mov	r2, sl
 80157d0:	2a01      	cmp	r2, #1
 80157d2:	bfb8      	it	lt
 80157d4:	2201      	movlt	r2, #1
 80157d6:	e7db      	b.n	8015790 <_dtoa_r+0x220>
 80157d8:	2201      	movs	r2, #1
 80157da:	e7f2      	b.n	80157c2 <_dtoa_r+0x252>
 80157dc:	2401      	movs	r4, #1
 80157de:	2200      	movs	r2, #0
 80157e0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80157e4:	f04f 3bff 	mov.w	fp, #4294967295
 80157e8:	2100      	movs	r1, #0
 80157ea:	46da      	mov	sl, fp
 80157ec:	2212      	movs	r2, #18
 80157ee:	9109      	str	r1, [sp, #36]	@ 0x24
 80157f0:	e7ce      	b.n	8015790 <_dtoa_r+0x220>
 80157f2:	2201      	movs	r2, #1
 80157f4:	9208      	str	r2, [sp, #32]
 80157f6:	e7f5      	b.n	80157e4 <_dtoa_r+0x274>
 80157f8:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 80157fc:	46da      	mov	sl, fp
 80157fe:	465a      	mov	r2, fp
 8015800:	e7c6      	b.n	8015790 <_dtoa_r+0x220>
 8015802:	3101      	adds	r1, #1
 8015804:	0040      	lsls	r0, r0, #1
 8015806:	e7c7      	b.n	8015798 <_dtoa_r+0x228>
 8015808:	636f4361 	.word	0x636f4361
 801580c:	3fd287a7 	.word	0x3fd287a7
 8015810:	8b60c8b3 	.word	0x8b60c8b3
 8015814:	3fc68a28 	.word	0x3fc68a28
 8015818:	509f79fb 	.word	0x509f79fb
 801581c:	3fd34413 	.word	0x3fd34413
 8015820:	08018bb6 	.word	0x08018bb6
 8015824:	08018bcd 	.word	0x08018bcd
 8015828:	7ff00000 	.word	0x7ff00000
 801582c:	08018bb2 	.word	0x08018bb2
 8015830:	08018b81 	.word	0x08018b81
 8015834:	08018b80 	.word	0x08018b80
 8015838:	08018cc8 	.word	0x08018cc8
 801583c:	08018c25 	.word	0x08018c25
 8015840:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8015844:	f1ba 0f0e 	cmp.w	sl, #14
 8015848:	6010      	str	r0, [r2, #0]
 801584a:	d86f      	bhi.n	801592c <_dtoa_r+0x3bc>
 801584c:	2c00      	cmp	r4, #0
 801584e:	d06d      	beq.n	801592c <_dtoa_r+0x3bc>
 8015850:	f1b8 0f00 	cmp.w	r8, #0
 8015854:	f340 80c2 	ble.w	80159dc <_dtoa_r+0x46c>
 8015858:	4aca      	ldr	r2, [pc, #808]	@ (8015b84 <_dtoa_r+0x614>)
 801585a:	f008 010f 	and.w	r1, r8, #15
 801585e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8015862:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8015866:	ed92 7b00 	vldr	d7, [r2]
 801586a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801586e:	f000 80a9 	beq.w	80159c4 <_dtoa_r+0x454>
 8015872:	4ac5      	ldr	r2, [pc, #788]	@ (8015b88 <_dtoa_r+0x618>)
 8015874:	ed92 6b08 	vldr	d6, [r2, #32]
 8015878:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801587c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8015880:	f001 010f 	and.w	r1, r1, #15
 8015884:	2203      	movs	r2, #3
 8015886:	48c0      	ldr	r0, [pc, #768]	@ (8015b88 <_dtoa_r+0x618>)
 8015888:	2900      	cmp	r1, #0
 801588a:	f040 809d 	bne.w	80159c8 <_dtoa_r+0x458>
 801588e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8015892:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8015896:	ed8d 7b02 	vstr	d7, [sp, #8]
 801589a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801589c:	ed9d 7b02 	vldr	d7, [sp, #8]
 80158a0:	2900      	cmp	r1, #0
 80158a2:	f000 80c1 	beq.w	8015a28 <_dtoa_r+0x4b8>
 80158a6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80158aa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80158ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80158b2:	f140 80b9 	bpl.w	8015a28 <_dtoa_r+0x4b8>
 80158b6:	f1ba 0f00 	cmp.w	sl, #0
 80158ba:	f000 80b5 	beq.w	8015a28 <_dtoa_r+0x4b8>
 80158be:	f1bb 0f00 	cmp.w	fp, #0
 80158c2:	dd31      	ble.n	8015928 <_dtoa_r+0x3b8>
 80158c4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80158c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80158cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80158d0:	f108 31ff 	add.w	r1, r8, #4294967295
 80158d4:	9104      	str	r1, [sp, #16]
 80158d6:	3201      	adds	r2, #1
 80158d8:	465c      	mov	r4, fp
 80158da:	ed9d 6b02 	vldr	d6, [sp, #8]
 80158de:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80158e2:	ee07 2a90 	vmov	s15, r2
 80158e6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80158ea:	eea7 5b06 	vfma.f64	d5, d7, d6
 80158ee:	ee15 2a90 	vmov	r2, s11
 80158f2:	ec51 0b15 	vmov	r0, r1, d5
 80158f6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80158fa:	2c00      	cmp	r4, #0
 80158fc:	f040 8098 	bne.w	8015a30 <_dtoa_r+0x4c0>
 8015900:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8015904:	ee36 6b47 	vsub.f64	d6, d6, d7
 8015908:	ec41 0b17 	vmov	d7, r0, r1
 801590c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8015910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015914:	f300 8261 	bgt.w	8015dda <_dtoa_r+0x86a>
 8015918:	eeb1 7b47 	vneg.f64	d7, d7
 801591c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8015920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015924:	f100 80f5 	bmi.w	8015b12 <_dtoa_r+0x5a2>
 8015928:	ed8d 8b02 	vstr	d8, [sp, #8]
 801592c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801592e:	2a00      	cmp	r2, #0
 8015930:	f2c0 812c 	blt.w	8015b8c <_dtoa_r+0x61c>
 8015934:	f1b8 0f0e 	cmp.w	r8, #14
 8015938:	f300 8128 	bgt.w	8015b8c <_dtoa_r+0x61c>
 801593c:	4b91      	ldr	r3, [pc, #580]	@ (8015b84 <_dtoa_r+0x614>)
 801593e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8015942:	ed93 6b00 	vldr	d6, [r3]
 8015946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015948:	2b00      	cmp	r3, #0
 801594a:	da03      	bge.n	8015954 <_dtoa_r+0x3e4>
 801594c:	f1ba 0f00 	cmp.w	sl, #0
 8015950:	f340 80d2 	ble.w	8015af8 <_dtoa_r+0x588>
 8015954:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8015958:	ed9d 7b02 	vldr	d7, [sp, #8]
 801595c:	463e      	mov	r6, r7
 801595e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8015962:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8015966:	ee15 3a10 	vmov	r3, s10
 801596a:	3330      	adds	r3, #48	@ 0x30
 801596c:	f806 3b01 	strb.w	r3, [r6], #1
 8015970:	1bf3      	subs	r3, r6, r7
 8015972:	459a      	cmp	sl, r3
 8015974:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8015978:	eea3 7b46 	vfms.f64	d7, d3, d6
 801597c:	f040 80f8 	bne.w	8015b70 <_dtoa_r+0x600>
 8015980:	ee37 7b07 	vadd.f64	d7, d7, d7
 8015984:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8015988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801598c:	f300 80dd 	bgt.w	8015b4a <_dtoa_r+0x5da>
 8015990:	eeb4 7b46 	vcmp.f64	d7, d6
 8015994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015998:	d104      	bne.n	80159a4 <_dtoa_r+0x434>
 801599a:	ee15 3a10 	vmov	r3, s10
 801599e:	07db      	lsls	r3, r3, #31
 80159a0:	f100 80d3 	bmi.w	8015b4a <_dtoa_r+0x5da>
 80159a4:	9901      	ldr	r1, [sp, #4]
 80159a6:	4648      	mov	r0, r9
 80159a8:	f000 fc78 	bl	801629c <_Bfree>
 80159ac:	2300      	movs	r3, #0
 80159ae:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80159b0:	7033      	strb	r3, [r6, #0]
 80159b2:	f108 0301 	add.w	r3, r8, #1
 80159b6:	6013      	str	r3, [r2, #0]
 80159b8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	f000 8304 	beq.w	8015fc8 <_dtoa_r+0xa58>
 80159c0:	601e      	str	r6, [r3, #0]
 80159c2:	e301      	b.n	8015fc8 <_dtoa_r+0xa58>
 80159c4:	2202      	movs	r2, #2
 80159c6:	e75e      	b.n	8015886 <_dtoa_r+0x316>
 80159c8:	07cc      	lsls	r4, r1, #31
 80159ca:	d504      	bpl.n	80159d6 <_dtoa_r+0x466>
 80159cc:	ed90 6b00 	vldr	d6, [r0]
 80159d0:	3201      	adds	r2, #1
 80159d2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80159d6:	1049      	asrs	r1, r1, #1
 80159d8:	3008      	adds	r0, #8
 80159da:	e755      	b.n	8015888 <_dtoa_r+0x318>
 80159dc:	d022      	beq.n	8015a24 <_dtoa_r+0x4b4>
 80159de:	f1c8 0100 	rsb	r1, r8, #0
 80159e2:	4a68      	ldr	r2, [pc, #416]	@ (8015b84 <_dtoa_r+0x614>)
 80159e4:	f001 000f 	and.w	r0, r1, #15
 80159e8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80159ec:	ed92 7b00 	vldr	d7, [r2]
 80159f0:	ee28 7b07 	vmul.f64	d7, d8, d7
 80159f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80159f8:	4863      	ldr	r0, [pc, #396]	@ (8015b88 <_dtoa_r+0x618>)
 80159fa:	1109      	asrs	r1, r1, #4
 80159fc:	2400      	movs	r4, #0
 80159fe:	2202      	movs	r2, #2
 8015a00:	b929      	cbnz	r1, 8015a0e <_dtoa_r+0x49e>
 8015a02:	2c00      	cmp	r4, #0
 8015a04:	f43f af49 	beq.w	801589a <_dtoa_r+0x32a>
 8015a08:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015a0c:	e745      	b.n	801589a <_dtoa_r+0x32a>
 8015a0e:	07ce      	lsls	r6, r1, #31
 8015a10:	d505      	bpl.n	8015a1e <_dtoa_r+0x4ae>
 8015a12:	ed90 6b00 	vldr	d6, [r0]
 8015a16:	3201      	adds	r2, #1
 8015a18:	2401      	movs	r4, #1
 8015a1a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8015a1e:	1049      	asrs	r1, r1, #1
 8015a20:	3008      	adds	r0, #8
 8015a22:	e7ed      	b.n	8015a00 <_dtoa_r+0x490>
 8015a24:	2202      	movs	r2, #2
 8015a26:	e738      	b.n	801589a <_dtoa_r+0x32a>
 8015a28:	f8cd 8010 	str.w	r8, [sp, #16]
 8015a2c:	4654      	mov	r4, sl
 8015a2e:	e754      	b.n	80158da <_dtoa_r+0x36a>
 8015a30:	4a54      	ldr	r2, [pc, #336]	@ (8015b84 <_dtoa_r+0x614>)
 8015a32:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8015a36:	ed12 4b02 	vldr	d4, [r2, #-8]
 8015a3a:	9a08      	ldr	r2, [sp, #32]
 8015a3c:	ec41 0b17 	vmov	d7, r0, r1
 8015a40:	443c      	add	r4, r7
 8015a42:	b34a      	cbz	r2, 8015a98 <_dtoa_r+0x528>
 8015a44:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8015a48:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8015a4c:	463e      	mov	r6, r7
 8015a4e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8015a52:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8015a56:	ee35 7b47 	vsub.f64	d7, d5, d7
 8015a5a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8015a5e:	ee14 2a90 	vmov	r2, s9
 8015a62:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8015a66:	3230      	adds	r2, #48	@ 0x30
 8015a68:	ee36 6b45 	vsub.f64	d6, d6, d5
 8015a6c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8015a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a74:	f806 2b01 	strb.w	r2, [r6], #1
 8015a78:	d438      	bmi.n	8015aec <_dtoa_r+0x57c>
 8015a7a:	ee32 5b46 	vsub.f64	d5, d2, d6
 8015a7e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8015a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015a86:	d462      	bmi.n	8015b4e <_dtoa_r+0x5de>
 8015a88:	42a6      	cmp	r6, r4
 8015a8a:	f43f af4d 	beq.w	8015928 <_dtoa_r+0x3b8>
 8015a8e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8015a92:	ee26 6b03 	vmul.f64	d6, d6, d3
 8015a96:	e7e0      	b.n	8015a5a <_dtoa_r+0x4ea>
 8015a98:	4621      	mov	r1, r4
 8015a9a:	463e      	mov	r6, r7
 8015a9c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8015aa0:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8015aa4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8015aa8:	ee14 2a90 	vmov	r2, s9
 8015aac:	3230      	adds	r2, #48	@ 0x30
 8015aae:	f806 2b01 	strb.w	r2, [r6], #1
 8015ab2:	42a6      	cmp	r6, r4
 8015ab4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8015ab8:	ee36 6b45 	vsub.f64	d6, d6, d5
 8015abc:	d119      	bne.n	8015af2 <_dtoa_r+0x582>
 8015abe:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8015ac2:	ee37 4b05 	vadd.f64	d4, d7, d5
 8015ac6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8015aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ace:	dc3e      	bgt.n	8015b4e <_dtoa_r+0x5de>
 8015ad0:	ee35 5b47 	vsub.f64	d5, d5, d7
 8015ad4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8015ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015adc:	f57f af24 	bpl.w	8015928 <_dtoa_r+0x3b8>
 8015ae0:	460e      	mov	r6, r1
 8015ae2:	3901      	subs	r1, #1
 8015ae4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015ae8:	2b30      	cmp	r3, #48	@ 0x30
 8015aea:	d0f9      	beq.n	8015ae0 <_dtoa_r+0x570>
 8015aec:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8015af0:	e758      	b.n	80159a4 <_dtoa_r+0x434>
 8015af2:	ee26 6b03 	vmul.f64	d6, d6, d3
 8015af6:	e7d5      	b.n	8015aa4 <_dtoa_r+0x534>
 8015af8:	d10b      	bne.n	8015b12 <_dtoa_r+0x5a2>
 8015afa:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8015afe:	ee26 6b07 	vmul.f64	d6, d6, d7
 8015b02:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015b06:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8015b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b0e:	f2c0 8161 	blt.w	8015dd4 <_dtoa_r+0x864>
 8015b12:	2400      	movs	r4, #0
 8015b14:	4625      	mov	r5, r4
 8015b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015b18:	43db      	mvns	r3, r3
 8015b1a:	9304      	str	r3, [sp, #16]
 8015b1c:	463e      	mov	r6, r7
 8015b1e:	f04f 0800 	mov.w	r8, #0
 8015b22:	4621      	mov	r1, r4
 8015b24:	4648      	mov	r0, r9
 8015b26:	f000 fbb9 	bl	801629c <_Bfree>
 8015b2a:	2d00      	cmp	r5, #0
 8015b2c:	d0de      	beq.n	8015aec <_dtoa_r+0x57c>
 8015b2e:	f1b8 0f00 	cmp.w	r8, #0
 8015b32:	d005      	beq.n	8015b40 <_dtoa_r+0x5d0>
 8015b34:	45a8      	cmp	r8, r5
 8015b36:	d003      	beq.n	8015b40 <_dtoa_r+0x5d0>
 8015b38:	4641      	mov	r1, r8
 8015b3a:	4648      	mov	r0, r9
 8015b3c:	f000 fbae 	bl	801629c <_Bfree>
 8015b40:	4629      	mov	r1, r5
 8015b42:	4648      	mov	r0, r9
 8015b44:	f000 fbaa 	bl	801629c <_Bfree>
 8015b48:	e7d0      	b.n	8015aec <_dtoa_r+0x57c>
 8015b4a:	f8cd 8010 	str.w	r8, [sp, #16]
 8015b4e:	4633      	mov	r3, r6
 8015b50:	461e      	mov	r6, r3
 8015b52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015b56:	2a39      	cmp	r2, #57	@ 0x39
 8015b58:	d106      	bne.n	8015b68 <_dtoa_r+0x5f8>
 8015b5a:	429f      	cmp	r7, r3
 8015b5c:	d1f8      	bne.n	8015b50 <_dtoa_r+0x5e0>
 8015b5e:	9a04      	ldr	r2, [sp, #16]
 8015b60:	3201      	adds	r2, #1
 8015b62:	9204      	str	r2, [sp, #16]
 8015b64:	2230      	movs	r2, #48	@ 0x30
 8015b66:	703a      	strb	r2, [r7, #0]
 8015b68:	781a      	ldrb	r2, [r3, #0]
 8015b6a:	3201      	adds	r2, #1
 8015b6c:	701a      	strb	r2, [r3, #0]
 8015b6e:	e7bd      	b.n	8015aec <_dtoa_r+0x57c>
 8015b70:	ee27 7b04 	vmul.f64	d7, d7, d4
 8015b74:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b7c:	f47f aeef 	bne.w	801595e <_dtoa_r+0x3ee>
 8015b80:	e710      	b.n	80159a4 <_dtoa_r+0x434>
 8015b82:	bf00      	nop
 8015b84:	08018cc8 	.word	0x08018cc8
 8015b88:	08018ca0 	.word	0x08018ca0
 8015b8c:	9908      	ldr	r1, [sp, #32]
 8015b8e:	2900      	cmp	r1, #0
 8015b90:	f000 80e3 	beq.w	8015d5a <_dtoa_r+0x7ea>
 8015b94:	9907      	ldr	r1, [sp, #28]
 8015b96:	2901      	cmp	r1, #1
 8015b98:	f300 80c8 	bgt.w	8015d2c <_dtoa_r+0x7bc>
 8015b9c:	2d00      	cmp	r5, #0
 8015b9e:	f000 80c1 	beq.w	8015d24 <_dtoa_r+0x7b4>
 8015ba2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8015ba6:	9e05      	ldr	r6, [sp, #20]
 8015ba8:	461c      	mov	r4, r3
 8015baa:	9304      	str	r3, [sp, #16]
 8015bac:	9b05      	ldr	r3, [sp, #20]
 8015bae:	4413      	add	r3, r2
 8015bb0:	9305      	str	r3, [sp, #20]
 8015bb2:	9b06      	ldr	r3, [sp, #24]
 8015bb4:	2101      	movs	r1, #1
 8015bb6:	4413      	add	r3, r2
 8015bb8:	4648      	mov	r0, r9
 8015bba:	9306      	str	r3, [sp, #24]
 8015bbc:	f000 fc6c 	bl	8016498 <__i2b>
 8015bc0:	9b04      	ldr	r3, [sp, #16]
 8015bc2:	4605      	mov	r5, r0
 8015bc4:	b166      	cbz	r6, 8015be0 <_dtoa_r+0x670>
 8015bc6:	9a06      	ldr	r2, [sp, #24]
 8015bc8:	2a00      	cmp	r2, #0
 8015bca:	dd09      	ble.n	8015be0 <_dtoa_r+0x670>
 8015bcc:	42b2      	cmp	r2, r6
 8015bce:	9905      	ldr	r1, [sp, #20]
 8015bd0:	bfa8      	it	ge
 8015bd2:	4632      	movge	r2, r6
 8015bd4:	1a89      	subs	r1, r1, r2
 8015bd6:	9105      	str	r1, [sp, #20]
 8015bd8:	9906      	ldr	r1, [sp, #24]
 8015bda:	1ab6      	subs	r6, r6, r2
 8015bdc:	1a8a      	subs	r2, r1, r2
 8015bde:	9206      	str	r2, [sp, #24]
 8015be0:	b1fb      	cbz	r3, 8015c22 <_dtoa_r+0x6b2>
 8015be2:	9a08      	ldr	r2, [sp, #32]
 8015be4:	2a00      	cmp	r2, #0
 8015be6:	f000 80bc 	beq.w	8015d62 <_dtoa_r+0x7f2>
 8015bea:	b19c      	cbz	r4, 8015c14 <_dtoa_r+0x6a4>
 8015bec:	4629      	mov	r1, r5
 8015bee:	4622      	mov	r2, r4
 8015bf0:	4648      	mov	r0, r9
 8015bf2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015bf4:	f000 fd10 	bl	8016618 <__pow5mult>
 8015bf8:	9a01      	ldr	r2, [sp, #4]
 8015bfa:	4601      	mov	r1, r0
 8015bfc:	4605      	mov	r5, r0
 8015bfe:	4648      	mov	r0, r9
 8015c00:	f000 fc60 	bl	80164c4 <__multiply>
 8015c04:	9901      	ldr	r1, [sp, #4]
 8015c06:	9004      	str	r0, [sp, #16]
 8015c08:	4648      	mov	r0, r9
 8015c0a:	f000 fb47 	bl	801629c <_Bfree>
 8015c0e:	9a04      	ldr	r2, [sp, #16]
 8015c10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015c12:	9201      	str	r2, [sp, #4]
 8015c14:	1b1a      	subs	r2, r3, r4
 8015c16:	d004      	beq.n	8015c22 <_dtoa_r+0x6b2>
 8015c18:	9901      	ldr	r1, [sp, #4]
 8015c1a:	4648      	mov	r0, r9
 8015c1c:	f000 fcfc 	bl	8016618 <__pow5mult>
 8015c20:	9001      	str	r0, [sp, #4]
 8015c22:	2101      	movs	r1, #1
 8015c24:	4648      	mov	r0, r9
 8015c26:	f000 fc37 	bl	8016498 <__i2b>
 8015c2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015c2c:	4604      	mov	r4, r0
 8015c2e:	2b00      	cmp	r3, #0
 8015c30:	f000 81d0 	beq.w	8015fd4 <_dtoa_r+0xa64>
 8015c34:	461a      	mov	r2, r3
 8015c36:	4601      	mov	r1, r0
 8015c38:	4648      	mov	r0, r9
 8015c3a:	f000 fced 	bl	8016618 <__pow5mult>
 8015c3e:	9b07      	ldr	r3, [sp, #28]
 8015c40:	2b01      	cmp	r3, #1
 8015c42:	4604      	mov	r4, r0
 8015c44:	f300 8095 	bgt.w	8015d72 <_dtoa_r+0x802>
 8015c48:	9b02      	ldr	r3, [sp, #8]
 8015c4a:	2b00      	cmp	r3, #0
 8015c4c:	f040 808b 	bne.w	8015d66 <_dtoa_r+0x7f6>
 8015c50:	9b03      	ldr	r3, [sp, #12]
 8015c52:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8015c56:	2a00      	cmp	r2, #0
 8015c58:	f040 8087 	bne.w	8015d6a <_dtoa_r+0x7fa>
 8015c5c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8015c60:	0d12      	lsrs	r2, r2, #20
 8015c62:	0512      	lsls	r2, r2, #20
 8015c64:	2a00      	cmp	r2, #0
 8015c66:	f000 8082 	beq.w	8015d6e <_dtoa_r+0x7fe>
 8015c6a:	9b05      	ldr	r3, [sp, #20]
 8015c6c:	3301      	adds	r3, #1
 8015c6e:	9305      	str	r3, [sp, #20]
 8015c70:	9b06      	ldr	r3, [sp, #24]
 8015c72:	3301      	adds	r3, #1
 8015c74:	9306      	str	r3, [sp, #24]
 8015c76:	2301      	movs	r3, #1
 8015c78:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015c7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015c7c:	2b00      	cmp	r3, #0
 8015c7e:	f000 81af 	beq.w	8015fe0 <_dtoa_r+0xa70>
 8015c82:	6922      	ldr	r2, [r4, #16]
 8015c84:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8015c88:	6910      	ldr	r0, [r2, #16]
 8015c8a:	f000 fbb9 	bl	8016400 <__hi0bits>
 8015c8e:	f1c0 0020 	rsb	r0, r0, #32
 8015c92:	9b06      	ldr	r3, [sp, #24]
 8015c94:	4418      	add	r0, r3
 8015c96:	f010 001f 	ands.w	r0, r0, #31
 8015c9a:	d076      	beq.n	8015d8a <_dtoa_r+0x81a>
 8015c9c:	f1c0 0220 	rsb	r2, r0, #32
 8015ca0:	2a04      	cmp	r2, #4
 8015ca2:	dd69      	ble.n	8015d78 <_dtoa_r+0x808>
 8015ca4:	9b05      	ldr	r3, [sp, #20]
 8015ca6:	f1c0 001c 	rsb	r0, r0, #28
 8015caa:	4403      	add	r3, r0
 8015cac:	9305      	str	r3, [sp, #20]
 8015cae:	9b06      	ldr	r3, [sp, #24]
 8015cb0:	4406      	add	r6, r0
 8015cb2:	4403      	add	r3, r0
 8015cb4:	9306      	str	r3, [sp, #24]
 8015cb6:	9b05      	ldr	r3, [sp, #20]
 8015cb8:	2b00      	cmp	r3, #0
 8015cba:	dd05      	ble.n	8015cc8 <_dtoa_r+0x758>
 8015cbc:	9901      	ldr	r1, [sp, #4]
 8015cbe:	461a      	mov	r2, r3
 8015cc0:	4648      	mov	r0, r9
 8015cc2:	f000 fd03 	bl	80166cc <__lshift>
 8015cc6:	9001      	str	r0, [sp, #4]
 8015cc8:	9b06      	ldr	r3, [sp, #24]
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	dd05      	ble.n	8015cda <_dtoa_r+0x76a>
 8015cce:	4621      	mov	r1, r4
 8015cd0:	461a      	mov	r2, r3
 8015cd2:	4648      	mov	r0, r9
 8015cd4:	f000 fcfa 	bl	80166cc <__lshift>
 8015cd8:	4604      	mov	r4, r0
 8015cda:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d056      	beq.n	8015d8e <_dtoa_r+0x81e>
 8015ce0:	9801      	ldr	r0, [sp, #4]
 8015ce2:	4621      	mov	r1, r4
 8015ce4:	f000 fd5e 	bl	80167a4 <__mcmp>
 8015ce8:	2800      	cmp	r0, #0
 8015cea:	da50      	bge.n	8015d8e <_dtoa_r+0x81e>
 8015cec:	f108 33ff 	add.w	r3, r8, #4294967295
 8015cf0:	9304      	str	r3, [sp, #16]
 8015cf2:	9901      	ldr	r1, [sp, #4]
 8015cf4:	2300      	movs	r3, #0
 8015cf6:	220a      	movs	r2, #10
 8015cf8:	4648      	mov	r0, r9
 8015cfa:	f000 faf1 	bl	80162e0 <__multadd>
 8015cfe:	9b08      	ldr	r3, [sp, #32]
 8015d00:	9001      	str	r0, [sp, #4]
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	f000 816e 	beq.w	8015fe4 <_dtoa_r+0xa74>
 8015d08:	4629      	mov	r1, r5
 8015d0a:	2300      	movs	r3, #0
 8015d0c:	220a      	movs	r2, #10
 8015d0e:	4648      	mov	r0, r9
 8015d10:	f000 fae6 	bl	80162e0 <__multadd>
 8015d14:	f1bb 0f00 	cmp.w	fp, #0
 8015d18:	4605      	mov	r5, r0
 8015d1a:	dc64      	bgt.n	8015de6 <_dtoa_r+0x876>
 8015d1c:	9b07      	ldr	r3, [sp, #28]
 8015d1e:	2b02      	cmp	r3, #2
 8015d20:	dc3e      	bgt.n	8015da0 <_dtoa_r+0x830>
 8015d22:	e060      	b.n	8015de6 <_dtoa_r+0x876>
 8015d24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015d26:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8015d2a:	e73c      	b.n	8015ba6 <_dtoa_r+0x636>
 8015d2c:	f10a 34ff 	add.w	r4, sl, #4294967295
 8015d30:	42a3      	cmp	r3, r4
 8015d32:	bfbf      	itttt	lt
 8015d34:	1ae2      	sublt	r2, r4, r3
 8015d36:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8015d38:	189b      	addlt	r3, r3, r2
 8015d3a:	930a      	strlt	r3, [sp, #40]	@ 0x28
 8015d3c:	bfae      	itee	ge
 8015d3e:	1b1c      	subge	r4, r3, r4
 8015d40:	4623      	movlt	r3, r4
 8015d42:	2400      	movlt	r4, #0
 8015d44:	f1ba 0f00 	cmp.w	sl, #0
 8015d48:	bfb5      	itete	lt
 8015d4a:	9a05      	ldrlt	r2, [sp, #20]
 8015d4c:	9e05      	ldrge	r6, [sp, #20]
 8015d4e:	eba2 060a 	sublt.w	r6, r2, sl
 8015d52:	4652      	movge	r2, sl
 8015d54:	bfb8      	it	lt
 8015d56:	2200      	movlt	r2, #0
 8015d58:	e727      	b.n	8015baa <_dtoa_r+0x63a>
 8015d5a:	9e05      	ldr	r6, [sp, #20]
 8015d5c:	9d08      	ldr	r5, [sp, #32]
 8015d5e:	461c      	mov	r4, r3
 8015d60:	e730      	b.n	8015bc4 <_dtoa_r+0x654>
 8015d62:	461a      	mov	r2, r3
 8015d64:	e758      	b.n	8015c18 <_dtoa_r+0x6a8>
 8015d66:	2300      	movs	r3, #0
 8015d68:	e786      	b.n	8015c78 <_dtoa_r+0x708>
 8015d6a:	9b02      	ldr	r3, [sp, #8]
 8015d6c:	e784      	b.n	8015c78 <_dtoa_r+0x708>
 8015d6e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8015d70:	e783      	b.n	8015c7a <_dtoa_r+0x70a>
 8015d72:	2300      	movs	r3, #0
 8015d74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015d76:	e784      	b.n	8015c82 <_dtoa_r+0x712>
 8015d78:	d09d      	beq.n	8015cb6 <_dtoa_r+0x746>
 8015d7a:	9b05      	ldr	r3, [sp, #20]
 8015d7c:	321c      	adds	r2, #28
 8015d7e:	4413      	add	r3, r2
 8015d80:	9305      	str	r3, [sp, #20]
 8015d82:	9b06      	ldr	r3, [sp, #24]
 8015d84:	4416      	add	r6, r2
 8015d86:	4413      	add	r3, r2
 8015d88:	e794      	b.n	8015cb4 <_dtoa_r+0x744>
 8015d8a:	4602      	mov	r2, r0
 8015d8c:	e7f5      	b.n	8015d7a <_dtoa_r+0x80a>
 8015d8e:	f1ba 0f00 	cmp.w	sl, #0
 8015d92:	f8cd 8010 	str.w	r8, [sp, #16]
 8015d96:	46d3      	mov	fp, sl
 8015d98:	dc21      	bgt.n	8015dde <_dtoa_r+0x86e>
 8015d9a:	9b07      	ldr	r3, [sp, #28]
 8015d9c:	2b02      	cmp	r3, #2
 8015d9e:	dd1e      	ble.n	8015dde <_dtoa_r+0x86e>
 8015da0:	f1bb 0f00 	cmp.w	fp, #0
 8015da4:	f47f aeb7 	bne.w	8015b16 <_dtoa_r+0x5a6>
 8015da8:	4621      	mov	r1, r4
 8015daa:	465b      	mov	r3, fp
 8015dac:	2205      	movs	r2, #5
 8015dae:	4648      	mov	r0, r9
 8015db0:	f000 fa96 	bl	80162e0 <__multadd>
 8015db4:	4601      	mov	r1, r0
 8015db6:	4604      	mov	r4, r0
 8015db8:	9801      	ldr	r0, [sp, #4]
 8015dba:	f000 fcf3 	bl	80167a4 <__mcmp>
 8015dbe:	2800      	cmp	r0, #0
 8015dc0:	f77f aea9 	ble.w	8015b16 <_dtoa_r+0x5a6>
 8015dc4:	463e      	mov	r6, r7
 8015dc6:	2331      	movs	r3, #49	@ 0x31
 8015dc8:	f806 3b01 	strb.w	r3, [r6], #1
 8015dcc:	9b04      	ldr	r3, [sp, #16]
 8015dce:	3301      	adds	r3, #1
 8015dd0:	9304      	str	r3, [sp, #16]
 8015dd2:	e6a4      	b.n	8015b1e <_dtoa_r+0x5ae>
 8015dd4:	f8cd 8010 	str.w	r8, [sp, #16]
 8015dd8:	4654      	mov	r4, sl
 8015dda:	4625      	mov	r5, r4
 8015ddc:	e7f2      	b.n	8015dc4 <_dtoa_r+0x854>
 8015dde:	9b08      	ldr	r3, [sp, #32]
 8015de0:	2b00      	cmp	r3, #0
 8015de2:	f000 8103 	beq.w	8015fec <_dtoa_r+0xa7c>
 8015de6:	2e00      	cmp	r6, #0
 8015de8:	dd05      	ble.n	8015df6 <_dtoa_r+0x886>
 8015dea:	4629      	mov	r1, r5
 8015dec:	4632      	mov	r2, r6
 8015dee:	4648      	mov	r0, r9
 8015df0:	f000 fc6c 	bl	80166cc <__lshift>
 8015df4:	4605      	mov	r5, r0
 8015df6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015df8:	2b00      	cmp	r3, #0
 8015dfa:	d058      	beq.n	8015eae <_dtoa_r+0x93e>
 8015dfc:	6869      	ldr	r1, [r5, #4]
 8015dfe:	4648      	mov	r0, r9
 8015e00:	f000 fa0c 	bl	801621c <_Balloc>
 8015e04:	4606      	mov	r6, r0
 8015e06:	b928      	cbnz	r0, 8015e14 <_dtoa_r+0x8a4>
 8015e08:	4b82      	ldr	r3, [pc, #520]	@ (8016014 <_dtoa_r+0xaa4>)
 8015e0a:	4602      	mov	r2, r0
 8015e0c:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8015e10:	f7ff bbc7 	b.w	80155a2 <_dtoa_r+0x32>
 8015e14:	692a      	ldr	r2, [r5, #16]
 8015e16:	3202      	adds	r2, #2
 8015e18:	0092      	lsls	r2, r2, #2
 8015e1a:	f105 010c 	add.w	r1, r5, #12
 8015e1e:	300c      	adds	r0, #12
 8015e20:	f7ff fb07 	bl	8015432 <memcpy>
 8015e24:	2201      	movs	r2, #1
 8015e26:	4631      	mov	r1, r6
 8015e28:	4648      	mov	r0, r9
 8015e2a:	f000 fc4f 	bl	80166cc <__lshift>
 8015e2e:	1c7b      	adds	r3, r7, #1
 8015e30:	9305      	str	r3, [sp, #20]
 8015e32:	eb07 030b 	add.w	r3, r7, fp
 8015e36:	9309      	str	r3, [sp, #36]	@ 0x24
 8015e38:	9b02      	ldr	r3, [sp, #8]
 8015e3a:	f003 0301 	and.w	r3, r3, #1
 8015e3e:	46a8      	mov	r8, r5
 8015e40:	9308      	str	r3, [sp, #32]
 8015e42:	4605      	mov	r5, r0
 8015e44:	9b05      	ldr	r3, [sp, #20]
 8015e46:	9801      	ldr	r0, [sp, #4]
 8015e48:	4621      	mov	r1, r4
 8015e4a:	f103 3bff 	add.w	fp, r3, #4294967295
 8015e4e:	f7ff fb05 	bl	801545c <quorem>
 8015e52:	4641      	mov	r1, r8
 8015e54:	9002      	str	r0, [sp, #8]
 8015e56:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8015e5a:	9801      	ldr	r0, [sp, #4]
 8015e5c:	f000 fca2 	bl	80167a4 <__mcmp>
 8015e60:	462a      	mov	r2, r5
 8015e62:	9006      	str	r0, [sp, #24]
 8015e64:	4621      	mov	r1, r4
 8015e66:	4648      	mov	r0, r9
 8015e68:	f000 fcb8 	bl	80167dc <__mdiff>
 8015e6c:	68c2      	ldr	r2, [r0, #12]
 8015e6e:	4606      	mov	r6, r0
 8015e70:	b9fa      	cbnz	r2, 8015eb2 <_dtoa_r+0x942>
 8015e72:	4601      	mov	r1, r0
 8015e74:	9801      	ldr	r0, [sp, #4]
 8015e76:	f000 fc95 	bl	80167a4 <__mcmp>
 8015e7a:	4602      	mov	r2, r0
 8015e7c:	4631      	mov	r1, r6
 8015e7e:	4648      	mov	r0, r9
 8015e80:	920a      	str	r2, [sp, #40]	@ 0x28
 8015e82:	f000 fa0b 	bl	801629c <_Bfree>
 8015e86:	9b07      	ldr	r3, [sp, #28]
 8015e88:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015e8a:	9e05      	ldr	r6, [sp, #20]
 8015e8c:	ea43 0102 	orr.w	r1, r3, r2
 8015e90:	9b08      	ldr	r3, [sp, #32]
 8015e92:	4319      	orrs	r1, r3
 8015e94:	d10f      	bne.n	8015eb6 <_dtoa_r+0x946>
 8015e96:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8015e9a:	d028      	beq.n	8015eee <_dtoa_r+0x97e>
 8015e9c:	9b06      	ldr	r3, [sp, #24]
 8015e9e:	2b00      	cmp	r3, #0
 8015ea0:	dd02      	ble.n	8015ea8 <_dtoa_r+0x938>
 8015ea2:	9b02      	ldr	r3, [sp, #8]
 8015ea4:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8015ea8:	f88b a000 	strb.w	sl, [fp]
 8015eac:	e639      	b.n	8015b22 <_dtoa_r+0x5b2>
 8015eae:	4628      	mov	r0, r5
 8015eb0:	e7bd      	b.n	8015e2e <_dtoa_r+0x8be>
 8015eb2:	2201      	movs	r2, #1
 8015eb4:	e7e2      	b.n	8015e7c <_dtoa_r+0x90c>
 8015eb6:	9b06      	ldr	r3, [sp, #24]
 8015eb8:	2b00      	cmp	r3, #0
 8015eba:	db04      	blt.n	8015ec6 <_dtoa_r+0x956>
 8015ebc:	9907      	ldr	r1, [sp, #28]
 8015ebe:	430b      	orrs	r3, r1
 8015ec0:	9908      	ldr	r1, [sp, #32]
 8015ec2:	430b      	orrs	r3, r1
 8015ec4:	d120      	bne.n	8015f08 <_dtoa_r+0x998>
 8015ec6:	2a00      	cmp	r2, #0
 8015ec8:	ddee      	ble.n	8015ea8 <_dtoa_r+0x938>
 8015eca:	9901      	ldr	r1, [sp, #4]
 8015ecc:	2201      	movs	r2, #1
 8015ece:	4648      	mov	r0, r9
 8015ed0:	f000 fbfc 	bl	80166cc <__lshift>
 8015ed4:	4621      	mov	r1, r4
 8015ed6:	9001      	str	r0, [sp, #4]
 8015ed8:	f000 fc64 	bl	80167a4 <__mcmp>
 8015edc:	2800      	cmp	r0, #0
 8015ede:	dc03      	bgt.n	8015ee8 <_dtoa_r+0x978>
 8015ee0:	d1e2      	bne.n	8015ea8 <_dtoa_r+0x938>
 8015ee2:	f01a 0f01 	tst.w	sl, #1
 8015ee6:	d0df      	beq.n	8015ea8 <_dtoa_r+0x938>
 8015ee8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8015eec:	d1d9      	bne.n	8015ea2 <_dtoa_r+0x932>
 8015eee:	2339      	movs	r3, #57	@ 0x39
 8015ef0:	f88b 3000 	strb.w	r3, [fp]
 8015ef4:	4633      	mov	r3, r6
 8015ef6:	461e      	mov	r6, r3
 8015ef8:	3b01      	subs	r3, #1
 8015efa:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015efe:	2a39      	cmp	r2, #57	@ 0x39
 8015f00:	d053      	beq.n	8015faa <_dtoa_r+0xa3a>
 8015f02:	3201      	adds	r2, #1
 8015f04:	701a      	strb	r2, [r3, #0]
 8015f06:	e60c      	b.n	8015b22 <_dtoa_r+0x5b2>
 8015f08:	2a00      	cmp	r2, #0
 8015f0a:	dd07      	ble.n	8015f1c <_dtoa_r+0x9ac>
 8015f0c:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8015f10:	d0ed      	beq.n	8015eee <_dtoa_r+0x97e>
 8015f12:	f10a 0301 	add.w	r3, sl, #1
 8015f16:	f88b 3000 	strb.w	r3, [fp]
 8015f1a:	e602      	b.n	8015b22 <_dtoa_r+0x5b2>
 8015f1c:	9b05      	ldr	r3, [sp, #20]
 8015f1e:	9a05      	ldr	r2, [sp, #20]
 8015f20:	f803 ac01 	strb.w	sl, [r3, #-1]
 8015f24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015f26:	4293      	cmp	r3, r2
 8015f28:	d029      	beq.n	8015f7e <_dtoa_r+0xa0e>
 8015f2a:	9901      	ldr	r1, [sp, #4]
 8015f2c:	2300      	movs	r3, #0
 8015f2e:	220a      	movs	r2, #10
 8015f30:	4648      	mov	r0, r9
 8015f32:	f000 f9d5 	bl	80162e0 <__multadd>
 8015f36:	45a8      	cmp	r8, r5
 8015f38:	9001      	str	r0, [sp, #4]
 8015f3a:	f04f 0300 	mov.w	r3, #0
 8015f3e:	f04f 020a 	mov.w	r2, #10
 8015f42:	4641      	mov	r1, r8
 8015f44:	4648      	mov	r0, r9
 8015f46:	d107      	bne.n	8015f58 <_dtoa_r+0x9e8>
 8015f48:	f000 f9ca 	bl	80162e0 <__multadd>
 8015f4c:	4680      	mov	r8, r0
 8015f4e:	4605      	mov	r5, r0
 8015f50:	9b05      	ldr	r3, [sp, #20]
 8015f52:	3301      	adds	r3, #1
 8015f54:	9305      	str	r3, [sp, #20]
 8015f56:	e775      	b.n	8015e44 <_dtoa_r+0x8d4>
 8015f58:	f000 f9c2 	bl	80162e0 <__multadd>
 8015f5c:	4629      	mov	r1, r5
 8015f5e:	4680      	mov	r8, r0
 8015f60:	2300      	movs	r3, #0
 8015f62:	220a      	movs	r2, #10
 8015f64:	4648      	mov	r0, r9
 8015f66:	f000 f9bb 	bl	80162e0 <__multadd>
 8015f6a:	4605      	mov	r5, r0
 8015f6c:	e7f0      	b.n	8015f50 <_dtoa_r+0x9e0>
 8015f6e:	f1bb 0f00 	cmp.w	fp, #0
 8015f72:	bfcc      	ite	gt
 8015f74:	465e      	movgt	r6, fp
 8015f76:	2601      	movle	r6, #1
 8015f78:	443e      	add	r6, r7
 8015f7a:	f04f 0800 	mov.w	r8, #0
 8015f7e:	9901      	ldr	r1, [sp, #4]
 8015f80:	2201      	movs	r2, #1
 8015f82:	4648      	mov	r0, r9
 8015f84:	f000 fba2 	bl	80166cc <__lshift>
 8015f88:	4621      	mov	r1, r4
 8015f8a:	9001      	str	r0, [sp, #4]
 8015f8c:	f000 fc0a 	bl	80167a4 <__mcmp>
 8015f90:	2800      	cmp	r0, #0
 8015f92:	dcaf      	bgt.n	8015ef4 <_dtoa_r+0x984>
 8015f94:	d102      	bne.n	8015f9c <_dtoa_r+0xa2c>
 8015f96:	f01a 0f01 	tst.w	sl, #1
 8015f9a:	d1ab      	bne.n	8015ef4 <_dtoa_r+0x984>
 8015f9c:	4633      	mov	r3, r6
 8015f9e:	461e      	mov	r6, r3
 8015fa0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015fa4:	2a30      	cmp	r2, #48	@ 0x30
 8015fa6:	d0fa      	beq.n	8015f9e <_dtoa_r+0xa2e>
 8015fa8:	e5bb      	b.n	8015b22 <_dtoa_r+0x5b2>
 8015faa:	429f      	cmp	r7, r3
 8015fac:	d1a3      	bne.n	8015ef6 <_dtoa_r+0x986>
 8015fae:	9b04      	ldr	r3, [sp, #16]
 8015fb0:	3301      	adds	r3, #1
 8015fb2:	9304      	str	r3, [sp, #16]
 8015fb4:	2331      	movs	r3, #49	@ 0x31
 8015fb6:	703b      	strb	r3, [r7, #0]
 8015fb8:	e5b3      	b.n	8015b22 <_dtoa_r+0x5b2>
 8015fba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8015fbc:	4f16      	ldr	r7, [pc, #88]	@ (8016018 <_dtoa_r+0xaa8>)
 8015fbe:	b11b      	cbz	r3, 8015fc8 <_dtoa_r+0xa58>
 8015fc0:	f107 0308 	add.w	r3, r7, #8
 8015fc4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8015fc6:	6013      	str	r3, [r2, #0]
 8015fc8:	4638      	mov	r0, r7
 8015fca:	b011      	add	sp, #68	@ 0x44
 8015fcc:	ecbd 8b02 	vpop	{d8}
 8015fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fd4:	9b07      	ldr	r3, [sp, #28]
 8015fd6:	2b01      	cmp	r3, #1
 8015fd8:	f77f ae36 	ble.w	8015c48 <_dtoa_r+0x6d8>
 8015fdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015fde:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015fe0:	2001      	movs	r0, #1
 8015fe2:	e656      	b.n	8015c92 <_dtoa_r+0x722>
 8015fe4:	f1bb 0f00 	cmp.w	fp, #0
 8015fe8:	f77f aed7 	ble.w	8015d9a <_dtoa_r+0x82a>
 8015fec:	463e      	mov	r6, r7
 8015fee:	9801      	ldr	r0, [sp, #4]
 8015ff0:	4621      	mov	r1, r4
 8015ff2:	f7ff fa33 	bl	801545c <quorem>
 8015ff6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8015ffa:	f806 ab01 	strb.w	sl, [r6], #1
 8015ffe:	1bf2      	subs	r2, r6, r7
 8016000:	4593      	cmp	fp, r2
 8016002:	ddb4      	ble.n	8015f6e <_dtoa_r+0x9fe>
 8016004:	9901      	ldr	r1, [sp, #4]
 8016006:	2300      	movs	r3, #0
 8016008:	220a      	movs	r2, #10
 801600a:	4648      	mov	r0, r9
 801600c:	f000 f968 	bl	80162e0 <__multadd>
 8016010:	9001      	str	r0, [sp, #4]
 8016012:	e7ec      	b.n	8015fee <_dtoa_r+0xa7e>
 8016014:	08018c25 	.word	0x08018c25
 8016018:	08018ba9 	.word	0x08018ba9

0801601c <_free_r>:
 801601c:	b538      	push	{r3, r4, r5, lr}
 801601e:	4605      	mov	r5, r0
 8016020:	2900      	cmp	r1, #0
 8016022:	d041      	beq.n	80160a8 <_free_r+0x8c>
 8016024:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016028:	1f0c      	subs	r4, r1, #4
 801602a:	2b00      	cmp	r3, #0
 801602c:	bfb8      	it	lt
 801602e:	18e4      	addlt	r4, r4, r3
 8016030:	f000 f8e8 	bl	8016204 <__malloc_lock>
 8016034:	4a1d      	ldr	r2, [pc, #116]	@ (80160ac <_free_r+0x90>)
 8016036:	6813      	ldr	r3, [r2, #0]
 8016038:	b933      	cbnz	r3, 8016048 <_free_r+0x2c>
 801603a:	6063      	str	r3, [r4, #4]
 801603c:	6014      	str	r4, [r2, #0]
 801603e:	4628      	mov	r0, r5
 8016040:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016044:	f000 b8e4 	b.w	8016210 <__malloc_unlock>
 8016048:	42a3      	cmp	r3, r4
 801604a:	d908      	bls.n	801605e <_free_r+0x42>
 801604c:	6820      	ldr	r0, [r4, #0]
 801604e:	1821      	adds	r1, r4, r0
 8016050:	428b      	cmp	r3, r1
 8016052:	bf01      	itttt	eq
 8016054:	6819      	ldreq	r1, [r3, #0]
 8016056:	685b      	ldreq	r3, [r3, #4]
 8016058:	1809      	addeq	r1, r1, r0
 801605a:	6021      	streq	r1, [r4, #0]
 801605c:	e7ed      	b.n	801603a <_free_r+0x1e>
 801605e:	461a      	mov	r2, r3
 8016060:	685b      	ldr	r3, [r3, #4]
 8016062:	b10b      	cbz	r3, 8016068 <_free_r+0x4c>
 8016064:	42a3      	cmp	r3, r4
 8016066:	d9fa      	bls.n	801605e <_free_r+0x42>
 8016068:	6811      	ldr	r1, [r2, #0]
 801606a:	1850      	adds	r0, r2, r1
 801606c:	42a0      	cmp	r0, r4
 801606e:	d10b      	bne.n	8016088 <_free_r+0x6c>
 8016070:	6820      	ldr	r0, [r4, #0]
 8016072:	4401      	add	r1, r0
 8016074:	1850      	adds	r0, r2, r1
 8016076:	4283      	cmp	r3, r0
 8016078:	6011      	str	r1, [r2, #0]
 801607a:	d1e0      	bne.n	801603e <_free_r+0x22>
 801607c:	6818      	ldr	r0, [r3, #0]
 801607e:	685b      	ldr	r3, [r3, #4]
 8016080:	6053      	str	r3, [r2, #4]
 8016082:	4408      	add	r0, r1
 8016084:	6010      	str	r0, [r2, #0]
 8016086:	e7da      	b.n	801603e <_free_r+0x22>
 8016088:	d902      	bls.n	8016090 <_free_r+0x74>
 801608a:	230c      	movs	r3, #12
 801608c:	602b      	str	r3, [r5, #0]
 801608e:	e7d6      	b.n	801603e <_free_r+0x22>
 8016090:	6820      	ldr	r0, [r4, #0]
 8016092:	1821      	adds	r1, r4, r0
 8016094:	428b      	cmp	r3, r1
 8016096:	bf04      	itt	eq
 8016098:	6819      	ldreq	r1, [r3, #0]
 801609a:	685b      	ldreq	r3, [r3, #4]
 801609c:	6063      	str	r3, [r4, #4]
 801609e:	bf04      	itt	eq
 80160a0:	1809      	addeq	r1, r1, r0
 80160a2:	6021      	streq	r1, [r4, #0]
 80160a4:	6054      	str	r4, [r2, #4]
 80160a6:	e7ca      	b.n	801603e <_free_r+0x22>
 80160a8:	bd38      	pop	{r3, r4, r5, pc}
 80160aa:	bf00      	nop
 80160ac:	24001bf4 	.word	0x24001bf4

080160b0 <malloc>:
 80160b0:	4b02      	ldr	r3, [pc, #8]	@ (80160bc <malloc+0xc>)
 80160b2:	4601      	mov	r1, r0
 80160b4:	6818      	ldr	r0, [r3, #0]
 80160b6:	f000 b825 	b.w	8016104 <_malloc_r>
 80160ba:	bf00      	nop
 80160bc:	2400019c 	.word	0x2400019c

080160c0 <sbrk_aligned>:
 80160c0:	b570      	push	{r4, r5, r6, lr}
 80160c2:	4e0f      	ldr	r6, [pc, #60]	@ (8016100 <sbrk_aligned+0x40>)
 80160c4:	460c      	mov	r4, r1
 80160c6:	6831      	ldr	r1, [r6, #0]
 80160c8:	4605      	mov	r5, r0
 80160ca:	b911      	cbnz	r1, 80160d2 <sbrk_aligned+0x12>
 80160cc:	f001 ff7e 	bl	8017fcc <_sbrk_r>
 80160d0:	6030      	str	r0, [r6, #0]
 80160d2:	4621      	mov	r1, r4
 80160d4:	4628      	mov	r0, r5
 80160d6:	f001 ff79 	bl	8017fcc <_sbrk_r>
 80160da:	1c43      	adds	r3, r0, #1
 80160dc:	d103      	bne.n	80160e6 <sbrk_aligned+0x26>
 80160de:	f04f 34ff 	mov.w	r4, #4294967295
 80160e2:	4620      	mov	r0, r4
 80160e4:	bd70      	pop	{r4, r5, r6, pc}
 80160e6:	1cc4      	adds	r4, r0, #3
 80160e8:	f024 0403 	bic.w	r4, r4, #3
 80160ec:	42a0      	cmp	r0, r4
 80160ee:	d0f8      	beq.n	80160e2 <sbrk_aligned+0x22>
 80160f0:	1a21      	subs	r1, r4, r0
 80160f2:	4628      	mov	r0, r5
 80160f4:	f001 ff6a 	bl	8017fcc <_sbrk_r>
 80160f8:	3001      	adds	r0, #1
 80160fa:	d1f2      	bne.n	80160e2 <sbrk_aligned+0x22>
 80160fc:	e7ef      	b.n	80160de <sbrk_aligned+0x1e>
 80160fe:	bf00      	nop
 8016100:	24001bf0 	.word	0x24001bf0

08016104 <_malloc_r>:
 8016104:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016108:	1ccd      	adds	r5, r1, #3
 801610a:	f025 0503 	bic.w	r5, r5, #3
 801610e:	3508      	adds	r5, #8
 8016110:	2d0c      	cmp	r5, #12
 8016112:	bf38      	it	cc
 8016114:	250c      	movcc	r5, #12
 8016116:	2d00      	cmp	r5, #0
 8016118:	4606      	mov	r6, r0
 801611a:	db01      	blt.n	8016120 <_malloc_r+0x1c>
 801611c:	42a9      	cmp	r1, r5
 801611e:	d904      	bls.n	801612a <_malloc_r+0x26>
 8016120:	230c      	movs	r3, #12
 8016122:	6033      	str	r3, [r6, #0]
 8016124:	2000      	movs	r0, #0
 8016126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801612a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016200 <_malloc_r+0xfc>
 801612e:	f000 f869 	bl	8016204 <__malloc_lock>
 8016132:	f8d8 3000 	ldr.w	r3, [r8]
 8016136:	461c      	mov	r4, r3
 8016138:	bb44      	cbnz	r4, 801618c <_malloc_r+0x88>
 801613a:	4629      	mov	r1, r5
 801613c:	4630      	mov	r0, r6
 801613e:	f7ff ffbf 	bl	80160c0 <sbrk_aligned>
 8016142:	1c43      	adds	r3, r0, #1
 8016144:	4604      	mov	r4, r0
 8016146:	d158      	bne.n	80161fa <_malloc_r+0xf6>
 8016148:	f8d8 4000 	ldr.w	r4, [r8]
 801614c:	4627      	mov	r7, r4
 801614e:	2f00      	cmp	r7, #0
 8016150:	d143      	bne.n	80161da <_malloc_r+0xd6>
 8016152:	2c00      	cmp	r4, #0
 8016154:	d04b      	beq.n	80161ee <_malloc_r+0xea>
 8016156:	6823      	ldr	r3, [r4, #0]
 8016158:	4639      	mov	r1, r7
 801615a:	4630      	mov	r0, r6
 801615c:	eb04 0903 	add.w	r9, r4, r3
 8016160:	f001 ff34 	bl	8017fcc <_sbrk_r>
 8016164:	4581      	cmp	r9, r0
 8016166:	d142      	bne.n	80161ee <_malloc_r+0xea>
 8016168:	6821      	ldr	r1, [r4, #0]
 801616a:	1a6d      	subs	r5, r5, r1
 801616c:	4629      	mov	r1, r5
 801616e:	4630      	mov	r0, r6
 8016170:	f7ff ffa6 	bl	80160c0 <sbrk_aligned>
 8016174:	3001      	adds	r0, #1
 8016176:	d03a      	beq.n	80161ee <_malloc_r+0xea>
 8016178:	6823      	ldr	r3, [r4, #0]
 801617a:	442b      	add	r3, r5
 801617c:	6023      	str	r3, [r4, #0]
 801617e:	f8d8 3000 	ldr.w	r3, [r8]
 8016182:	685a      	ldr	r2, [r3, #4]
 8016184:	bb62      	cbnz	r2, 80161e0 <_malloc_r+0xdc>
 8016186:	f8c8 7000 	str.w	r7, [r8]
 801618a:	e00f      	b.n	80161ac <_malloc_r+0xa8>
 801618c:	6822      	ldr	r2, [r4, #0]
 801618e:	1b52      	subs	r2, r2, r5
 8016190:	d420      	bmi.n	80161d4 <_malloc_r+0xd0>
 8016192:	2a0b      	cmp	r2, #11
 8016194:	d917      	bls.n	80161c6 <_malloc_r+0xc2>
 8016196:	1961      	adds	r1, r4, r5
 8016198:	42a3      	cmp	r3, r4
 801619a:	6025      	str	r5, [r4, #0]
 801619c:	bf18      	it	ne
 801619e:	6059      	strne	r1, [r3, #4]
 80161a0:	6863      	ldr	r3, [r4, #4]
 80161a2:	bf08      	it	eq
 80161a4:	f8c8 1000 	streq.w	r1, [r8]
 80161a8:	5162      	str	r2, [r4, r5]
 80161aa:	604b      	str	r3, [r1, #4]
 80161ac:	4630      	mov	r0, r6
 80161ae:	f000 f82f 	bl	8016210 <__malloc_unlock>
 80161b2:	f104 000b 	add.w	r0, r4, #11
 80161b6:	1d23      	adds	r3, r4, #4
 80161b8:	f020 0007 	bic.w	r0, r0, #7
 80161bc:	1ac2      	subs	r2, r0, r3
 80161be:	bf1c      	itt	ne
 80161c0:	1a1b      	subne	r3, r3, r0
 80161c2:	50a3      	strne	r3, [r4, r2]
 80161c4:	e7af      	b.n	8016126 <_malloc_r+0x22>
 80161c6:	6862      	ldr	r2, [r4, #4]
 80161c8:	42a3      	cmp	r3, r4
 80161ca:	bf0c      	ite	eq
 80161cc:	f8c8 2000 	streq.w	r2, [r8]
 80161d0:	605a      	strne	r2, [r3, #4]
 80161d2:	e7eb      	b.n	80161ac <_malloc_r+0xa8>
 80161d4:	4623      	mov	r3, r4
 80161d6:	6864      	ldr	r4, [r4, #4]
 80161d8:	e7ae      	b.n	8016138 <_malloc_r+0x34>
 80161da:	463c      	mov	r4, r7
 80161dc:	687f      	ldr	r7, [r7, #4]
 80161de:	e7b6      	b.n	801614e <_malloc_r+0x4a>
 80161e0:	461a      	mov	r2, r3
 80161e2:	685b      	ldr	r3, [r3, #4]
 80161e4:	42a3      	cmp	r3, r4
 80161e6:	d1fb      	bne.n	80161e0 <_malloc_r+0xdc>
 80161e8:	2300      	movs	r3, #0
 80161ea:	6053      	str	r3, [r2, #4]
 80161ec:	e7de      	b.n	80161ac <_malloc_r+0xa8>
 80161ee:	230c      	movs	r3, #12
 80161f0:	6033      	str	r3, [r6, #0]
 80161f2:	4630      	mov	r0, r6
 80161f4:	f000 f80c 	bl	8016210 <__malloc_unlock>
 80161f8:	e794      	b.n	8016124 <_malloc_r+0x20>
 80161fa:	6005      	str	r5, [r0, #0]
 80161fc:	e7d6      	b.n	80161ac <_malloc_r+0xa8>
 80161fe:	bf00      	nop
 8016200:	24001bf4 	.word	0x24001bf4

08016204 <__malloc_lock>:
 8016204:	4801      	ldr	r0, [pc, #4]	@ (801620c <__malloc_lock+0x8>)
 8016206:	f7ff b912 	b.w	801542e <__retarget_lock_acquire_recursive>
 801620a:	bf00      	nop
 801620c:	24001bec 	.word	0x24001bec

08016210 <__malloc_unlock>:
 8016210:	4801      	ldr	r0, [pc, #4]	@ (8016218 <__malloc_unlock+0x8>)
 8016212:	f7ff b90d 	b.w	8015430 <__retarget_lock_release_recursive>
 8016216:	bf00      	nop
 8016218:	24001bec 	.word	0x24001bec

0801621c <_Balloc>:
 801621c:	b570      	push	{r4, r5, r6, lr}
 801621e:	69c6      	ldr	r6, [r0, #28]
 8016220:	4604      	mov	r4, r0
 8016222:	460d      	mov	r5, r1
 8016224:	b976      	cbnz	r6, 8016244 <_Balloc+0x28>
 8016226:	2010      	movs	r0, #16
 8016228:	f7ff ff42 	bl	80160b0 <malloc>
 801622c:	4602      	mov	r2, r0
 801622e:	61e0      	str	r0, [r4, #28]
 8016230:	b920      	cbnz	r0, 801623c <_Balloc+0x20>
 8016232:	4b18      	ldr	r3, [pc, #96]	@ (8016294 <_Balloc+0x78>)
 8016234:	4818      	ldr	r0, [pc, #96]	@ (8016298 <_Balloc+0x7c>)
 8016236:	216b      	movs	r1, #107	@ 0x6b
 8016238:	f001 fee2 	bl	8018000 <__assert_func>
 801623c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016240:	6006      	str	r6, [r0, #0]
 8016242:	60c6      	str	r6, [r0, #12]
 8016244:	69e6      	ldr	r6, [r4, #28]
 8016246:	68f3      	ldr	r3, [r6, #12]
 8016248:	b183      	cbz	r3, 801626c <_Balloc+0x50>
 801624a:	69e3      	ldr	r3, [r4, #28]
 801624c:	68db      	ldr	r3, [r3, #12]
 801624e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016252:	b9b8      	cbnz	r0, 8016284 <_Balloc+0x68>
 8016254:	2101      	movs	r1, #1
 8016256:	fa01 f605 	lsl.w	r6, r1, r5
 801625a:	1d72      	adds	r2, r6, #5
 801625c:	0092      	lsls	r2, r2, #2
 801625e:	4620      	mov	r0, r4
 8016260:	f001 feec 	bl	801803c <_calloc_r>
 8016264:	b160      	cbz	r0, 8016280 <_Balloc+0x64>
 8016266:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801626a:	e00e      	b.n	801628a <_Balloc+0x6e>
 801626c:	2221      	movs	r2, #33	@ 0x21
 801626e:	2104      	movs	r1, #4
 8016270:	4620      	mov	r0, r4
 8016272:	f001 fee3 	bl	801803c <_calloc_r>
 8016276:	69e3      	ldr	r3, [r4, #28]
 8016278:	60f0      	str	r0, [r6, #12]
 801627a:	68db      	ldr	r3, [r3, #12]
 801627c:	2b00      	cmp	r3, #0
 801627e:	d1e4      	bne.n	801624a <_Balloc+0x2e>
 8016280:	2000      	movs	r0, #0
 8016282:	bd70      	pop	{r4, r5, r6, pc}
 8016284:	6802      	ldr	r2, [r0, #0]
 8016286:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801628a:	2300      	movs	r3, #0
 801628c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016290:	e7f7      	b.n	8016282 <_Balloc+0x66>
 8016292:	bf00      	nop
 8016294:	08018bb6 	.word	0x08018bb6
 8016298:	08018c36 	.word	0x08018c36

0801629c <_Bfree>:
 801629c:	b570      	push	{r4, r5, r6, lr}
 801629e:	69c6      	ldr	r6, [r0, #28]
 80162a0:	4605      	mov	r5, r0
 80162a2:	460c      	mov	r4, r1
 80162a4:	b976      	cbnz	r6, 80162c4 <_Bfree+0x28>
 80162a6:	2010      	movs	r0, #16
 80162a8:	f7ff ff02 	bl	80160b0 <malloc>
 80162ac:	4602      	mov	r2, r0
 80162ae:	61e8      	str	r0, [r5, #28]
 80162b0:	b920      	cbnz	r0, 80162bc <_Bfree+0x20>
 80162b2:	4b09      	ldr	r3, [pc, #36]	@ (80162d8 <_Bfree+0x3c>)
 80162b4:	4809      	ldr	r0, [pc, #36]	@ (80162dc <_Bfree+0x40>)
 80162b6:	218f      	movs	r1, #143	@ 0x8f
 80162b8:	f001 fea2 	bl	8018000 <__assert_func>
 80162bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80162c0:	6006      	str	r6, [r0, #0]
 80162c2:	60c6      	str	r6, [r0, #12]
 80162c4:	b13c      	cbz	r4, 80162d6 <_Bfree+0x3a>
 80162c6:	69eb      	ldr	r3, [r5, #28]
 80162c8:	6862      	ldr	r2, [r4, #4]
 80162ca:	68db      	ldr	r3, [r3, #12]
 80162cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80162d0:	6021      	str	r1, [r4, #0]
 80162d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80162d6:	bd70      	pop	{r4, r5, r6, pc}
 80162d8:	08018bb6 	.word	0x08018bb6
 80162dc:	08018c36 	.word	0x08018c36

080162e0 <__multadd>:
 80162e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162e4:	690d      	ldr	r5, [r1, #16]
 80162e6:	4607      	mov	r7, r0
 80162e8:	460c      	mov	r4, r1
 80162ea:	461e      	mov	r6, r3
 80162ec:	f101 0c14 	add.w	ip, r1, #20
 80162f0:	2000      	movs	r0, #0
 80162f2:	f8dc 3000 	ldr.w	r3, [ip]
 80162f6:	b299      	uxth	r1, r3
 80162f8:	fb02 6101 	mla	r1, r2, r1, r6
 80162fc:	0c1e      	lsrs	r6, r3, #16
 80162fe:	0c0b      	lsrs	r3, r1, #16
 8016300:	fb02 3306 	mla	r3, r2, r6, r3
 8016304:	b289      	uxth	r1, r1
 8016306:	3001      	adds	r0, #1
 8016308:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801630c:	4285      	cmp	r5, r0
 801630e:	f84c 1b04 	str.w	r1, [ip], #4
 8016312:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016316:	dcec      	bgt.n	80162f2 <__multadd+0x12>
 8016318:	b30e      	cbz	r6, 801635e <__multadd+0x7e>
 801631a:	68a3      	ldr	r3, [r4, #8]
 801631c:	42ab      	cmp	r3, r5
 801631e:	dc19      	bgt.n	8016354 <__multadd+0x74>
 8016320:	6861      	ldr	r1, [r4, #4]
 8016322:	4638      	mov	r0, r7
 8016324:	3101      	adds	r1, #1
 8016326:	f7ff ff79 	bl	801621c <_Balloc>
 801632a:	4680      	mov	r8, r0
 801632c:	b928      	cbnz	r0, 801633a <__multadd+0x5a>
 801632e:	4602      	mov	r2, r0
 8016330:	4b0c      	ldr	r3, [pc, #48]	@ (8016364 <__multadd+0x84>)
 8016332:	480d      	ldr	r0, [pc, #52]	@ (8016368 <__multadd+0x88>)
 8016334:	21ba      	movs	r1, #186	@ 0xba
 8016336:	f001 fe63 	bl	8018000 <__assert_func>
 801633a:	6922      	ldr	r2, [r4, #16]
 801633c:	3202      	adds	r2, #2
 801633e:	f104 010c 	add.w	r1, r4, #12
 8016342:	0092      	lsls	r2, r2, #2
 8016344:	300c      	adds	r0, #12
 8016346:	f7ff f874 	bl	8015432 <memcpy>
 801634a:	4621      	mov	r1, r4
 801634c:	4638      	mov	r0, r7
 801634e:	f7ff ffa5 	bl	801629c <_Bfree>
 8016352:	4644      	mov	r4, r8
 8016354:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016358:	3501      	adds	r5, #1
 801635a:	615e      	str	r6, [r3, #20]
 801635c:	6125      	str	r5, [r4, #16]
 801635e:	4620      	mov	r0, r4
 8016360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016364:	08018c25 	.word	0x08018c25
 8016368:	08018c36 	.word	0x08018c36

0801636c <__s2b>:
 801636c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016370:	460c      	mov	r4, r1
 8016372:	4615      	mov	r5, r2
 8016374:	461f      	mov	r7, r3
 8016376:	2209      	movs	r2, #9
 8016378:	3308      	adds	r3, #8
 801637a:	4606      	mov	r6, r0
 801637c:	fb93 f3f2 	sdiv	r3, r3, r2
 8016380:	2100      	movs	r1, #0
 8016382:	2201      	movs	r2, #1
 8016384:	429a      	cmp	r2, r3
 8016386:	db09      	blt.n	801639c <__s2b+0x30>
 8016388:	4630      	mov	r0, r6
 801638a:	f7ff ff47 	bl	801621c <_Balloc>
 801638e:	b940      	cbnz	r0, 80163a2 <__s2b+0x36>
 8016390:	4602      	mov	r2, r0
 8016392:	4b19      	ldr	r3, [pc, #100]	@ (80163f8 <__s2b+0x8c>)
 8016394:	4819      	ldr	r0, [pc, #100]	@ (80163fc <__s2b+0x90>)
 8016396:	21d3      	movs	r1, #211	@ 0xd3
 8016398:	f001 fe32 	bl	8018000 <__assert_func>
 801639c:	0052      	lsls	r2, r2, #1
 801639e:	3101      	adds	r1, #1
 80163a0:	e7f0      	b.n	8016384 <__s2b+0x18>
 80163a2:	9b08      	ldr	r3, [sp, #32]
 80163a4:	6143      	str	r3, [r0, #20]
 80163a6:	2d09      	cmp	r5, #9
 80163a8:	f04f 0301 	mov.w	r3, #1
 80163ac:	6103      	str	r3, [r0, #16]
 80163ae:	dd16      	ble.n	80163de <__s2b+0x72>
 80163b0:	f104 0909 	add.w	r9, r4, #9
 80163b4:	46c8      	mov	r8, r9
 80163b6:	442c      	add	r4, r5
 80163b8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80163bc:	4601      	mov	r1, r0
 80163be:	3b30      	subs	r3, #48	@ 0x30
 80163c0:	220a      	movs	r2, #10
 80163c2:	4630      	mov	r0, r6
 80163c4:	f7ff ff8c 	bl	80162e0 <__multadd>
 80163c8:	45a0      	cmp	r8, r4
 80163ca:	d1f5      	bne.n	80163b8 <__s2b+0x4c>
 80163cc:	f1a5 0408 	sub.w	r4, r5, #8
 80163d0:	444c      	add	r4, r9
 80163d2:	1b2d      	subs	r5, r5, r4
 80163d4:	1963      	adds	r3, r4, r5
 80163d6:	42bb      	cmp	r3, r7
 80163d8:	db04      	blt.n	80163e4 <__s2b+0x78>
 80163da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80163de:	340a      	adds	r4, #10
 80163e0:	2509      	movs	r5, #9
 80163e2:	e7f6      	b.n	80163d2 <__s2b+0x66>
 80163e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80163e8:	4601      	mov	r1, r0
 80163ea:	3b30      	subs	r3, #48	@ 0x30
 80163ec:	220a      	movs	r2, #10
 80163ee:	4630      	mov	r0, r6
 80163f0:	f7ff ff76 	bl	80162e0 <__multadd>
 80163f4:	e7ee      	b.n	80163d4 <__s2b+0x68>
 80163f6:	bf00      	nop
 80163f8:	08018c25 	.word	0x08018c25
 80163fc:	08018c36 	.word	0x08018c36

08016400 <__hi0bits>:
 8016400:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8016404:	4603      	mov	r3, r0
 8016406:	bf36      	itet	cc
 8016408:	0403      	lslcc	r3, r0, #16
 801640a:	2000      	movcs	r0, #0
 801640c:	2010      	movcc	r0, #16
 801640e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016412:	bf3c      	itt	cc
 8016414:	021b      	lslcc	r3, r3, #8
 8016416:	3008      	addcc	r0, #8
 8016418:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801641c:	bf3c      	itt	cc
 801641e:	011b      	lslcc	r3, r3, #4
 8016420:	3004      	addcc	r0, #4
 8016422:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016426:	bf3c      	itt	cc
 8016428:	009b      	lslcc	r3, r3, #2
 801642a:	3002      	addcc	r0, #2
 801642c:	2b00      	cmp	r3, #0
 801642e:	db05      	blt.n	801643c <__hi0bits+0x3c>
 8016430:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8016434:	f100 0001 	add.w	r0, r0, #1
 8016438:	bf08      	it	eq
 801643a:	2020      	moveq	r0, #32
 801643c:	4770      	bx	lr

0801643e <__lo0bits>:
 801643e:	6803      	ldr	r3, [r0, #0]
 8016440:	4602      	mov	r2, r0
 8016442:	f013 0007 	ands.w	r0, r3, #7
 8016446:	d00b      	beq.n	8016460 <__lo0bits+0x22>
 8016448:	07d9      	lsls	r1, r3, #31
 801644a:	d421      	bmi.n	8016490 <__lo0bits+0x52>
 801644c:	0798      	lsls	r0, r3, #30
 801644e:	bf49      	itett	mi
 8016450:	085b      	lsrmi	r3, r3, #1
 8016452:	089b      	lsrpl	r3, r3, #2
 8016454:	2001      	movmi	r0, #1
 8016456:	6013      	strmi	r3, [r2, #0]
 8016458:	bf5c      	itt	pl
 801645a:	6013      	strpl	r3, [r2, #0]
 801645c:	2002      	movpl	r0, #2
 801645e:	4770      	bx	lr
 8016460:	b299      	uxth	r1, r3
 8016462:	b909      	cbnz	r1, 8016468 <__lo0bits+0x2a>
 8016464:	0c1b      	lsrs	r3, r3, #16
 8016466:	2010      	movs	r0, #16
 8016468:	b2d9      	uxtb	r1, r3
 801646a:	b909      	cbnz	r1, 8016470 <__lo0bits+0x32>
 801646c:	3008      	adds	r0, #8
 801646e:	0a1b      	lsrs	r3, r3, #8
 8016470:	0719      	lsls	r1, r3, #28
 8016472:	bf04      	itt	eq
 8016474:	091b      	lsreq	r3, r3, #4
 8016476:	3004      	addeq	r0, #4
 8016478:	0799      	lsls	r1, r3, #30
 801647a:	bf04      	itt	eq
 801647c:	089b      	lsreq	r3, r3, #2
 801647e:	3002      	addeq	r0, #2
 8016480:	07d9      	lsls	r1, r3, #31
 8016482:	d403      	bmi.n	801648c <__lo0bits+0x4e>
 8016484:	085b      	lsrs	r3, r3, #1
 8016486:	f100 0001 	add.w	r0, r0, #1
 801648a:	d003      	beq.n	8016494 <__lo0bits+0x56>
 801648c:	6013      	str	r3, [r2, #0]
 801648e:	4770      	bx	lr
 8016490:	2000      	movs	r0, #0
 8016492:	4770      	bx	lr
 8016494:	2020      	movs	r0, #32
 8016496:	4770      	bx	lr

08016498 <__i2b>:
 8016498:	b510      	push	{r4, lr}
 801649a:	460c      	mov	r4, r1
 801649c:	2101      	movs	r1, #1
 801649e:	f7ff febd 	bl	801621c <_Balloc>
 80164a2:	4602      	mov	r2, r0
 80164a4:	b928      	cbnz	r0, 80164b2 <__i2b+0x1a>
 80164a6:	4b05      	ldr	r3, [pc, #20]	@ (80164bc <__i2b+0x24>)
 80164a8:	4805      	ldr	r0, [pc, #20]	@ (80164c0 <__i2b+0x28>)
 80164aa:	f240 1145 	movw	r1, #325	@ 0x145
 80164ae:	f001 fda7 	bl	8018000 <__assert_func>
 80164b2:	2301      	movs	r3, #1
 80164b4:	6144      	str	r4, [r0, #20]
 80164b6:	6103      	str	r3, [r0, #16]
 80164b8:	bd10      	pop	{r4, pc}
 80164ba:	bf00      	nop
 80164bc:	08018c25 	.word	0x08018c25
 80164c0:	08018c36 	.word	0x08018c36

080164c4 <__multiply>:
 80164c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164c8:	4614      	mov	r4, r2
 80164ca:	690a      	ldr	r2, [r1, #16]
 80164cc:	6923      	ldr	r3, [r4, #16]
 80164ce:	429a      	cmp	r2, r3
 80164d0:	bfa8      	it	ge
 80164d2:	4623      	movge	r3, r4
 80164d4:	460f      	mov	r7, r1
 80164d6:	bfa4      	itt	ge
 80164d8:	460c      	movge	r4, r1
 80164da:	461f      	movge	r7, r3
 80164dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80164e0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80164e4:	68a3      	ldr	r3, [r4, #8]
 80164e6:	6861      	ldr	r1, [r4, #4]
 80164e8:	eb0a 0609 	add.w	r6, sl, r9
 80164ec:	42b3      	cmp	r3, r6
 80164ee:	b085      	sub	sp, #20
 80164f0:	bfb8      	it	lt
 80164f2:	3101      	addlt	r1, #1
 80164f4:	f7ff fe92 	bl	801621c <_Balloc>
 80164f8:	b930      	cbnz	r0, 8016508 <__multiply+0x44>
 80164fa:	4602      	mov	r2, r0
 80164fc:	4b44      	ldr	r3, [pc, #272]	@ (8016610 <__multiply+0x14c>)
 80164fe:	4845      	ldr	r0, [pc, #276]	@ (8016614 <__multiply+0x150>)
 8016500:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8016504:	f001 fd7c 	bl	8018000 <__assert_func>
 8016508:	f100 0514 	add.w	r5, r0, #20
 801650c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8016510:	462b      	mov	r3, r5
 8016512:	2200      	movs	r2, #0
 8016514:	4543      	cmp	r3, r8
 8016516:	d321      	bcc.n	801655c <__multiply+0x98>
 8016518:	f107 0114 	add.w	r1, r7, #20
 801651c:	f104 0214 	add.w	r2, r4, #20
 8016520:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8016524:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8016528:	9302      	str	r3, [sp, #8]
 801652a:	1b13      	subs	r3, r2, r4
 801652c:	3b15      	subs	r3, #21
 801652e:	f023 0303 	bic.w	r3, r3, #3
 8016532:	3304      	adds	r3, #4
 8016534:	f104 0715 	add.w	r7, r4, #21
 8016538:	42ba      	cmp	r2, r7
 801653a:	bf38      	it	cc
 801653c:	2304      	movcc	r3, #4
 801653e:	9301      	str	r3, [sp, #4]
 8016540:	9b02      	ldr	r3, [sp, #8]
 8016542:	9103      	str	r1, [sp, #12]
 8016544:	428b      	cmp	r3, r1
 8016546:	d80c      	bhi.n	8016562 <__multiply+0x9e>
 8016548:	2e00      	cmp	r6, #0
 801654a:	dd03      	ble.n	8016554 <__multiply+0x90>
 801654c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8016550:	2b00      	cmp	r3, #0
 8016552:	d05b      	beq.n	801660c <__multiply+0x148>
 8016554:	6106      	str	r6, [r0, #16]
 8016556:	b005      	add	sp, #20
 8016558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801655c:	f843 2b04 	str.w	r2, [r3], #4
 8016560:	e7d8      	b.n	8016514 <__multiply+0x50>
 8016562:	f8b1 a000 	ldrh.w	sl, [r1]
 8016566:	f1ba 0f00 	cmp.w	sl, #0
 801656a:	d024      	beq.n	80165b6 <__multiply+0xf2>
 801656c:	f104 0e14 	add.w	lr, r4, #20
 8016570:	46a9      	mov	r9, r5
 8016572:	f04f 0c00 	mov.w	ip, #0
 8016576:	f85e 7b04 	ldr.w	r7, [lr], #4
 801657a:	f8d9 3000 	ldr.w	r3, [r9]
 801657e:	fa1f fb87 	uxth.w	fp, r7
 8016582:	b29b      	uxth	r3, r3
 8016584:	fb0a 330b 	mla	r3, sl, fp, r3
 8016588:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801658c:	f8d9 7000 	ldr.w	r7, [r9]
 8016590:	4463      	add	r3, ip
 8016592:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8016596:	fb0a c70b 	mla	r7, sl, fp, ip
 801659a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801659e:	b29b      	uxth	r3, r3
 80165a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80165a4:	4572      	cmp	r2, lr
 80165a6:	f849 3b04 	str.w	r3, [r9], #4
 80165aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80165ae:	d8e2      	bhi.n	8016576 <__multiply+0xb2>
 80165b0:	9b01      	ldr	r3, [sp, #4]
 80165b2:	f845 c003 	str.w	ip, [r5, r3]
 80165b6:	9b03      	ldr	r3, [sp, #12]
 80165b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80165bc:	3104      	adds	r1, #4
 80165be:	f1b9 0f00 	cmp.w	r9, #0
 80165c2:	d021      	beq.n	8016608 <__multiply+0x144>
 80165c4:	682b      	ldr	r3, [r5, #0]
 80165c6:	f104 0c14 	add.w	ip, r4, #20
 80165ca:	46ae      	mov	lr, r5
 80165cc:	f04f 0a00 	mov.w	sl, #0
 80165d0:	f8bc b000 	ldrh.w	fp, [ip]
 80165d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80165d8:	fb09 770b 	mla	r7, r9, fp, r7
 80165dc:	4457      	add	r7, sl
 80165de:	b29b      	uxth	r3, r3
 80165e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80165e4:	f84e 3b04 	str.w	r3, [lr], #4
 80165e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80165ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80165f0:	f8be 3000 	ldrh.w	r3, [lr]
 80165f4:	fb09 330a 	mla	r3, r9, sl, r3
 80165f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80165fc:	4562      	cmp	r2, ip
 80165fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8016602:	d8e5      	bhi.n	80165d0 <__multiply+0x10c>
 8016604:	9f01      	ldr	r7, [sp, #4]
 8016606:	51eb      	str	r3, [r5, r7]
 8016608:	3504      	adds	r5, #4
 801660a:	e799      	b.n	8016540 <__multiply+0x7c>
 801660c:	3e01      	subs	r6, #1
 801660e:	e79b      	b.n	8016548 <__multiply+0x84>
 8016610:	08018c25 	.word	0x08018c25
 8016614:	08018c36 	.word	0x08018c36

08016618 <__pow5mult>:
 8016618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801661c:	4615      	mov	r5, r2
 801661e:	f012 0203 	ands.w	r2, r2, #3
 8016622:	4607      	mov	r7, r0
 8016624:	460e      	mov	r6, r1
 8016626:	d007      	beq.n	8016638 <__pow5mult+0x20>
 8016628:	4c25      	ldr	r4, [pc, #148]	@ (80166c0 <__pow5mult+0xa8>)
 801662a:	3a01      	subs	r2, #1
 801662c:	2300      	movs	r3, #0
 801662e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016632:	f7ff fe55 	bl	80162e0 <__multadd>
 8016636:	4606      	mov	r6, r0
 8016638:	10ad      	asrs	r5, r5, #2
 801663a:	d03d      	beq.n	80166b8 <__pow5mult+0xa0>
 801663c:	69fc      	ldr	r4, [r7, #28]
 801663e:	b97c      	cbnz	r4, 8016660 <__pow5mult+0x48>
 8016640:	2010      	movs	r0, #16
 8016642:	f7ff fd35 	bl	80160b0 <malloc>
 8016646:	4602      	mov	r2, r0
 8016648:	61f8      	str	r0, [r7, #28]
 801664a:	b928      	cbnz	r0, 8016658 <__pow5mult+0x40>
 801664c:	4b1d      	ldr	r3, [pc, #116]	@ (80166c4 <__pow5mult+0xac>)
 801664e:	481e      	ldr	r0, [pc, #120]	@ (80166c8 <__pow5mult+0xb0>)
 8016650:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8016654:	f001 fcd4 	bl	8018000 <__assert_func>
 8016658:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801665c:	6004      	str	r4, [r0, #0]
 801665e:	60c4      	str	r4, [r0, #12]
 8016660:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8016664:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016668:	b94c      	cbnz	r4, 801667e <__pow5mult+0x66>
 801666a:	f240 2171 	movw	r1, #625	@ 0x271
 801666e:	4638      	mov	r0, r7
 8016670:	f7ff ff12 	bl	8016498 <__i2b>
 8016674:	2300      	movs	r3, #0
 8016676:	f8c8 0008 	str.w	r0, [r8, #8]
 801667a:	4604      	mov	r4, r0
 801667c:	6003      	str	r3, [r0, #0]
 801667e:	f04f 0900 	mov.w	r9, #0
 8016682:	07eb      	lsls	r3, r5, #31
 8016684:	d50a      	bpl.n	801669c <__pow5mult+0x84>
 8016686:	4631      	mov	r1, r6
 8016688:	4622      	mov	r2, r4
 801668a:	4638      	mov	r0, r7
 801668c:	f7ff ff1a 	bl	80164c4 <__multiply>
 8016690:	4631      	mov	r1, r6
 8016692:	4680      	mov	r8, r0
 8016694:	4638      	mov	r0, r7
 8016696:	f7ff fe01 	bl	801629c <_Bfree>
 801669a:	4646      	mov	r6, r8
 801669c:	106d      	asrs	r5, r5, #1
 801669e:	d00b      	beq.n	80166b8 <__pow5mult+0xa0>
 80166a0:	6820      	ldr	r0, [r4, #0]
 80166a2:	b938      	cbnz	r0, 80166b4 <__pow5mult+0x9c>
 80166a4:	4622      	mov	r2, r4
 80166a6:	4621      	mov	r1, r4
 80166a8:	4638      	mov	r0, r7
 80166aa:	f7ff ff0b 	bl	80164c4 <__multiply>
 80166ae:	6020      	str	r0, [r4, #0]
 80166b0:	f8c0 9000 	str.w	r9, [r0]
 80166b4:	4604      	mov	r4, r0
 80166b6:	e7e4      	b.n	8016682 <__pow5mult+0x6a>
 80166b8:	4630      	mov	r0, r6
 80166ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80166be:	bf00      	nop
 80166c0:	08018c90 	.word	0x08018c90
 80166c4:	08018bb6 	.word	0x08018bb6
 80166c8:	08018c36 	.word	0x08018c36

080166cc <__lshift>:
 80166cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80166d0:	460c      	mov	r4, r1
 80166d2:	6849      	ldr	r1, [r1, #4]
 80166d4:	6923      	ldr	r3, [r4, #16]
 80166d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80166da:	68a3      	ldr	r3, [r4, #8]
 80166dc:	4607      	mov	r7, r0
 80166de:	4691      	mov	r9, r2
 80166e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80166e4:	f108 0601 	add.w	r6, r8, #1
 80166e8:	42b3      	cmp	r3, r6
 80166ea:	db0b      	blt.n	8016704 <__lshift+0x38>
 80166ec:	4638      	mov	r0, r7
 80166ee:	f7ff fd95 	bl	801621c <_Balloc>
 80166f2:	4605      	mov	r5, r0
 80166f4:	b948      	cbnz	r0, 801670a <__lshift+0x3e>
 80166f6:	4602      	mov	r2, r0
 80166f8:	4b28      	ldr	r3, [pc, #160]	@ (801679c <__lshift+0xd0>)
 80166fa:	4829      	ldr	r0, [pc, #164]	@ (80167a0 <__lshift+0xd4>)
 80166fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8016700:	f001 fc7e 	bl	8018000 <__assert_func>
 8016704:	3101      	adds	r1, #1
 8016706:	005b      	lsls	r3, r3, #1
 8016708:	e7ee      	b.n	80166e8 <__lshift+0x1c>
 801670a:	2300      	movs	r3, #0
 801670c:	f100 0114 	add.w	r1, r0, #20
 8016710:	f100 0210 	add.w	r2, r0, #16
 8016714:	4618      	mov	r0, r3
 8016716:	4553      	cmp	r3, sl
 8016718:	db33      	blt.n	8016782 <__lshift+0xb6>
 801671a:	6920      	ldr	r0, [r4, #16]
 801671c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016720:	f104 0314 	add.w	r3, r4, #20
 8016724:	f019 091f 	ands.w	r9, r9, #31
 8016728:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801672c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016730:	d02b      	beq.n	801678a <__lshift+0xbe>
 8016732:	f1c9 0e20 	rsb	lr, r9, #32
 8016736:	468a      	mov	sl, r1
 8016738:	2200      	movs	r2, #0
 801673a:	6818      	ldr	r0, [r3, #0]
 801673c:	fa00 f009 	lsl.w	r0, r0, r9
 8016740:	4310      	orrs	r0, r2
 8016742:	f84a 0b04 	str.w	r0, [sl], #4
 8016746:	f853 2b04 	ldr.w	r2, [r3], #4
 801674a:	459c      	cmp	ip, r3
 801674c:	fa22 f20e 	lsr.w	r2, r2, lr
 8016750:	d8f3      	bhi.n	801673a <__lshift+0x6e>
 8016752:	ebac 0304 	sub.w	r3, ip, r4
 8016756:	3b15      	subs	r3, #21
 8016758:	f023 0303 	bic.w	r3, r3, #3
 801675c:	3304      	adds	r3, #4
 801675e:	f104 0015 	add.w	r0, r4, #21
 8016762:	4584      	cmp	ip, r0
 8016764:	bf38      	it	cc
 8016766:	2304      	movcc	r3, #4
 8016768:	50ca      	str	r2, [r1, r3]
 801676a:	b10a      	cbz	r2, 8016770 <__lshift+0xa4>
 801676c:	f108 0602 	add.w	r6, r8, #2
 8016770:	3e01      	subs	r6, #1
 8016772:	4638      	mov	r0, r7
 8016774:	612e      	str	r6, [r5, #16]
 8016776:	4621      	mov	r1, r4
 8016778:	f7ff fd90 	bl	801629c <_Bfree>
 801677c:	4628      	mov	r0, r5
 801677e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016782:	f842 0f04 	str.w	r0, [r2, #4]!
 8016786:	3301      	adds	r3, #1
 8016788:	e7c5      	b.n	8016716 <__lshift+0x4a>
 801678a:	3904      	subs	r1, #4
 801678c:	f853 2b04 	ldr.w	r2, [r3], #4
 8016790:	f841 2f04 	str.w	r2, [r1, #4]!
 8016794:	459c      	cmp	ip, r3
 8016796:	d8f9      	bhi.n	801678c <__lshift+0xc0>
 8016798:	e7ea      	b.n	8016770 <__lshift+0xa4>
 801679a:	bf00      	nop
 801679c:	08018c25 	.word	0x08018c25
 80167a0:	08018c36 	.word	0x08018c36

080167a4 <__mcmp>:
 80167a4:	690a      	ldr	r2, [r1, #16]
 80167a6:	4603      	mov	r3, r0
 80167a8:	6900      	ldr	r0, [r0, #16]
 80167aa:	1a80      	subs	r0, r0, r2
 80167ac:	b530      	push	{r4, r5, lr}
 80167ae:	d10e      	bne.n	80167ce <__mcmp+0x2a>
 80167b0:	3314      	adds	r3, #20
 80167b2:	3114      	adds	r1, #20
 80167b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80167b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80167bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80167c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80167c4:	4295      	cmp	r5, r2
 80167c6:	d003      	beq.n	80167d0 <__mcmp+0x2c>
 80167c8:	d205      	bcs.n	80167d6 <__mcmp+0x32>
 80167ca:	f04f 30ff 	mov.w	r0, #4294967295
 80167ce:	bd30      	pop	{r4, r5, pc}
 80167d0:	42a3      	cmp	r3, r4
 80167d2:	d3f3      	bcc.n	80167bc <__mcmp+0x18>
 80167d4:	e7fb      	b.n	80167ce <__mcmp+0x2a>
 80167d6:	2001      	movs	r0, #1
 80167d8:	e7f9      	b.n	80167ce <__mcmp+0x2a>
	...

080167dc <__mdiff>:
 80167dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167e0:	4689      	mov	r9, r1
 80167e2:	4606      	mov	r6, r0
 80167e4:	4611      	mov	r1, r2
 80167e6:	4648      	mov	r0, r9
 80167e8:	4614      	mov	r4, r2
 80167ea:	f7ff ffdb 	bl	80167a4 <__mcmp>
 80167ee:	1e05      	subs	r5, r0, #0
 80167f0:	d112      	bne.n	8016818 <__mdiff+0x3c>
 80167f2:	4629      	mov	r1, r5
 80167f4:	4630      	mov	r0, r6
 80167f6:	f7ff fd11 	bl	801621c <_Balloc>
 80167fa:	4602      	mov	r2, r0
 80167fc:	b928      	cbnz	r0, 801680a <__mdiff+0x2e>
 80167fe:	4b3f      	ldr	r3, [pc, #252]	@ (80168fc <__mdiff+0x120>)
 8016800:	f240 2137 	movw	r1, #567	@ 0x237
 8016804:	483e      	ldr	r0, [pc, #248]	@ (8016900 <__mdiff+0x124>)
 8016806:	f001 fbfb 	bl	8018000 <__assert_func>
 801680a:	2301      	movs	r3, #1
 801680c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016810:	4610      	mov	r0, r2
 8016812:	b003      	add	sp, #12
 8016814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016818:	bfbc      	itt	lt
 801681a:	464b      	movlt	r3, r9
 801681c:	46a1      	movlt	r9, r4
 801681e:	4630      	mov	r0, r6
 8016820:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8016824:	bfba      	itte	lt
 8016826:	461c      	movlt	r4, r3
 8016828:	2501      	movlt	r5, #1
 801682a:	2500      	movge	r5, #0
 801682c:	f7ff fcf6 	bl	801621c <_Balloc>
 8016830:	4602      	mov	r2, r0
 8016832:	b918      	cbnz	r0, 801683c <__mdiff+0x60>
 8016834:	4b31      	ldr	r3, [pc, #196]	@ (80168fc <__mdiff+0x120>)
 8016836:	f240 2145 	movw	r1, #581	@ 0x245
 801683a:	e7e3      	b.n	8016804 <__mdiff+0x28>
 801683c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8016840:	6926      	ldr	r6, [r4, #16]
 8016842:	60c5      	str	r5, [r0, #12]
 8016844:	f109 0310 	add.w	r3, r9, #16
 8016848:	f109 0514 	add.w	r5, r9, #20
 801684c:	f104 0e14 	add.w	lr, r4, #20
 8016850:	f100 0b14 	add.w	fp, r0, #20
 8016854:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8016858:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801685c:	9301      	str	r3, [sp, #4]
 801685e:	46d9      	mov	r9, fp
 8016860:	f04f 0c00 	mov.w	ip, #0
 8016864:	9b01      	ldr	r3, [sp, #4]
 8016866:	f85e 0b04 	ldr.w	r0, [lr], #4
 801686a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801686e:	9301      	str	r3, [sp, #4]
 8016870:	fa1f f38a 	uxth.w	r3, sl
 8016874:	4619      	mov	r1, r3
 8016876:	b283      	uxth	r3, r0
 8016878:	1acb      	subs	r3, r1, r3
 801687a:	0c00      	lsrs	r0, r0, #16
 801687c:	4463      	add	r3, ip
 801687e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8016882:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8016886:	b29b      	uxth	r3, r3
 8016888:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801688c:	4576      	cmp	r6, lr
 801688e:	f849 3b04 	str.w	r3, [r9], #4
 8016892:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8016896:	d8e5      	bhi.n	8016864 <__mdiff+0x88>
 8016898:	1b33      	subs	r3, r6, r4
 801689a:	3b15      	subs	r3, #21
 801689c:	f023 0303 	bic.w	r3, r3, #3
 80168a0:	3415      	adds	r4, #21
 80168a2:	3304      	adds	r3, #4
 80168a4:	42a6      	cmp	r6, r4
 80168a6:	bf38      	it	cc
 80168a8:	2304      	movcc	r3, #4
 80168aa:	441d      	add	r5, r3
 80168ac:	445b      	add	r3, fp
 80168ae:	461e      	mov	r6, r3
 80168b0:	462c      	mov	r4, r5
 80168b2:	4544      	cmp	r4, r8
 80168b4:	d30e      	bcc.n	80168d4 <__mdiff+0xf8>
 80168b6:	f108 0103 	add.w	r1, r8, #3
 80168ba:	1b49      	subs	r1, r1, r5
 80168bc:	f021 0103 	bic.w	r1, r1, #3
 80168c0:	3d03      	subs	r5, #3
 80168c2:	45a8      	cmp	r8, r5
 80168c4:	bf38      	it	cc
 80168c6:	2100      	movcc	r1, #0
 80168c8:	440b      	add	r3, r1
 80168ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80168ce:	b191      	cbz	r1, 80168f6 <__mdiff+0x11a>
 80168d0:	6117      	str	r7, [r2, #16]
 80168d2:	e79d      	b.n	8016810 <__mdiff+0x34>
 80168d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80168d8:	46e6      	mov	lr, ip
 80168da:	0c08      	lsrs	r0, r1, #16
 80168dc:	fa1c fc81 	uxtah	ip, ip, r1
 80168e0:	4471      	add	r1, lr
 80168e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80168e6:	b289      	uxth	r1, r1
 80168e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80168ec:	f846 1b04 	str.w	r1, [r6], #4
 80168f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80168f4:	e7dd      	b.n	80168b2 <__mdiff+0xd6>
 80168f6:	3f01      	subs	r7, #1
 80168f8:	e7e7      	b.n	80168ca <__mdiff+0xee>
 80168fa:	bf00      	nop
 80168fc:	08018c25 	.word	0x08018c25
 8016900:	08018c36 	.word	0x08018c36

08016904 <__ulp>:
 8016904:	b082      	sub	sp, #8
 8016906:	ed8d 0b00 	vstr	d0, [sp]
 801690a:	9a01      	ldr	r2, [sp, #4]
 801690c:	4b0f      	ldr	r3, [pc, #60]	@ (801694c <__ulp+0x48>)
 801690e:	4013      	ands	r3, r2
 8016910:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8016914:	2b00      	cmp	r3, #0
 8016916:	dc08      	bgt.n	801692a <__ulp+0x26>
 8016918:	425b      	negs	r3, r3
 801691a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801691e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8016922:	da04      	bge.n	801692e <__ulp+0x2a>
 8016924:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8016928:	4113      	asrs	r3, r2
 801692a:	2200      	movs	r2, #0
 801692c:	e008      	b.n	8016940 <__ulp+0x3c>
 801692e:	f1a2 0314 	sub.w	r3, r2, #20
 8016932:	2b1e      	cmp	r3, #30
 8016934:	bfda      	itte	le
 8016936:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801693a:	40da      	lsrle	r2, r3
 801693c:	2201      	movgt	r2, #1
 801693e:	2300      	movs	r3, #0
 8016940:	4619      	mov	r1, r3
 8016942:	4610      	mov	r0, r2
 8016944:	ec41 0b10 	vmov	d0, r0, r1
 8016948:	b002      	add	sp, #8
 801694a:	4770      	bx	lr
 801694c:	7ff00000 	.word	0x7ff00000

08016950 <__b2d>:
 8016950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016954:	6906      	ldr	r6, [r0, #16]
 8016956:	f100 0814 	add.w	r8, r0, #20
 801695a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801695e:	1f37      	subs	r7, r6, #4
 8016960:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8016964:	4610      	mov	r0, r2
 8016966:	f7ff fd4b 	bl	8016400 <__hi0bits>
 801696a:	f1c0 0320 	rsb	r3, r0, #32
 801696e:	280a      	cmp	r0, #10
 8016970:	600b      	str	r3, [r1, #0]
 8016972:	491b      	ldr	r1, [pc, #108]	@ (80169e0 <__b2d+0x90>)
 8016974:	dc15      	bgt.n	80169a2 <__b2d+0x52>
 8016976:	f1c0 0c0b 	rsb	ip, r0, #11
 801697a:	fa22 f30c 	lsr.w	r3, r2, ip
 801697e:	45b8      	cmp	r8, r7
 8016980:	ea43 0501 	orr.w	r5, r3, r1
 8016984:	bf34      	ite	cc
 8016986:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801698a:	2300      	movcs	r3, #0
 801698c:	3015      	adds	r0, #21
 801698e:	fa02 f000 	lsl.w	r0, r2, r0
 8016992:	fa23 f30c 	lsr.w	r3, r3, ip
 8016996:	4303      	orrs	r3, r0
 8016998:	461c      	mov	r4, r3
 801699a:	ec45 4b10 	vmov	d0, r4, r5
 801699e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169a2:	45b8      	cmp	r8, r7
 80169a4:	bf3a      	itte	cc
 80169a6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80169aa:	f1a6 0708 	subcc.w	r7, r6, #8
 80169ae:	2300      	movcs	r3, #0
 80169b0:	380b      	subs	r0, #11
 80169b2:	d012      	beq.n	80169da <__b2d+0x8a>
 80169b4:	f1c0 0120 	rsb	r1, r0, #32
 80169b8:	fa23 f401 	lsr.w	r4, r3, r1
 80169bc:	4082      	lsls	r2, r0
 80169be:	4322      	orrs	r2, r4
 80169c0:	4547      	cmp	r7, r8
 80169c2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80169c6:	bf8c      	ite	hi
 80169c8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80169cc:	2200      	movls	r2, #0
 80169ce:	4083      	lsls	r3, r0
 80169d0:	40ca      	lsrs	r2, r1
 80169d2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80169d6:	4313      	orrs	r3, r2
 80169d8:	e7de      	b.n	8016998 <__b2d+0x48>
 80169da:	ea42 0501 	orr.w	r5, r2, r1
 80169de:	e7db      	b.n	8016998 <__b2d+0x48>
 80169e0:	3ff00000 	.word	0x3ff00000

080169e4 <__d2b>:
 80169e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80169e8:	460f      	mov	r7, r1
 80169ea:	2101      	movs	r1, #1
 80169ec:	ec59 8b10 	vmov	r8, r9, d0
 80169f0:	4616      	mov	r6, r2
 80169f2:	f7ff fc13 	bl	801621c <_Balloc>
 80169f6:	4604      	mov	r4, r0
 80169f8:	b930      	cbnz	r0, 8016a08 <__d2b+0x24>
 80169fa:	4602      	mov	r2, r0
 80169fc:	4b23      	ldr	r3, [pc, #140]	@ (8016a8c <__d2b+0xa8>)
 80169fe:	4824      	ldr	r0, [pc, #144]	@ (8016a90 <__d2b+0xac>)
 8016a00:	f240 310f 	movw	r1, #783	@ 0x30f
 8016a04:	f001 fafc 	bl	8018000 <__assert_func>
 8016a08:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016a0c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016a10:	b10d      	cbz	r5, 8016a16 <__d2b+0x32>
 8016a12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016a16:	9301      	str	r3, [sp, #4]
 8016a18:	f1b8 0300 	subs.w	r3, r8, #0
 8016a1c:	d023      	beq.n	8016a66 <__d2b+0x82>
 8016a1e:	4668      	mov	r0, sp
 8016a20:	9300      	str	r3, [sp, #0]
 8016a22:	f7ff fd0c 	bl	801643e <__lo0bits>
 8016a26:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016a2a:	b1d0      	cbz	r0, 8016a62 <__d2b+0x7e>
 8016a2c:	f1c0 0320 	rsb	r3, r0, #32
 8016a30:	fa02 f303 	lsl.w	r3, r2, r3
 8016a34:	430b      	orrs	r3, r1
 8016a36:	40c2      	lsrs	r2, r0
 8016a38:	6163      	str	r3, [r4, #20]
 8016a3a:	9201      	str	r2, [sp, #4]
 8016a3c:	9b01      	ldr	r3, [sp, #4]
 8016a3e:	61a3      	str	r3, [r4, #24]
 8016a40:	2b00      	cmp	r3, #0
 8016a42:	bf0c      	ite	eq
 8016a44:	2201      	moveq	r2, #1
 8016a46:	2202      	movne	r2, #2
 8016a48:	6122      	str	r2, [r4, #16]
 8016a4a:	b1a5      	cbz	r5, 8016a76 <__d2b+0x92>
 8016a4c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8016a50:	4405      	add	r5, r0
 8016a52:	603d      	str	r5, [r7, #0]
 8016a54:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8016a58:	6030      	str	r0, [r6, #0]
 8016a5a:	4620      	mov	r0, r4
 8016a5c:	b003      	add	sp, #12
 8016a5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016a62:	6161      	str	r1, [r4, #20]
 8016a64:	e7ea      	b.n	8016a3c <__d2b+0x58>
 8016a66:	a801      	add	r0, sp, #4
 8016a68:	f7ff fce9 	bl	801643e <__lo0bits>
 8016a6c:	9b01      	ldr	r3, [sp, #4]
 8016a6e:	6163      	str	r3, [r4, #20]
 8016a70:	3020      	adds	r0, #32
 8016a72:	2201      	movs	r2, #1
 8016a74:	e7e8      	b.n	8016a48 <__d2b+0x64>
 8016a76:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016a7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8016a7e:	6038      	str	r0, [r7, #0]
 8016a80:	6918      	ldr	r0, [r3, #16]
 8016a82:	f7ff fcbd 	bl	8016400 <__hi0bits>
 8016a86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016a8a:	e7e5      	b.n	8016a58 <__d2b+0x74>
 8016a8c:	08018c25 	.word	0x08018c25
 8016a90:	08018c36 	.word	0x08018c36

08016a94 <__ratio>:
 8016a94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a98:	4688      	mov	r8, r1
 8016a9a:	4669      	mov	r1, sp
 8016a9c:	4681      	mov	r9, r0
 8016a9e:	f7ff ff57 	bl	8016950 <__b2d>
 8016aa2:	a901      	add	r1, sp, #4
 8016aa4:	4640      	mov	r0, r8
 8016aa6:	ec55 4b10 	vmov	r4, r5, d0
 8016aaa:	f7ff ff51 	bl	8016950 <__b2d>
 8016aae:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8016ab2:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8016ab6:	1ad2      	subs	r2, r2, r3
 8016ab8:	e9dd 3100 	ldrd	r3, r1, [sp]
 8016abc:	1a5b      	subs	r3, r3, r1
 8016abe:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8016ac2:	ec57 6b10 	vmov	r6, r7, d0
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	bfd6      	itet	le
 8016aca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016ace:	462a      	movgt	r2, r5
 8016ad0:	463a      	movle	r2, r7
 8016ad2:	46ab      	mov	fp, r5
 8016ad4:	46a2      	mov	sl, r4
 8016ad6:	bfce      	itee	gt
 8016ad8:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8016adc:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8016ae0:	ee00 3a90 	vmovle	s1, r3
 8016ae4:	ec4b ab17 	vmov	d7, sl, fp
 8016ae8:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8016aec:	b003      	add	sp, #12
 8016aee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016af2 <__copybits>:
 8016af2:	3901      	subs	r1, #1
 8016af4:	b570      	push	{r4, r5, r6, lr}
 8016af6:	1149      	asrs	r1, r1, #5
 8016af8:	6914      	ldr	r4, [r2, #16]
 8016afa:	3101      	adds	r1, #1
 8016afc:	f102 0314 	add.w	r3, r2, #20
 8016b00:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016b04:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016b08:	1f05      	subs	r5, r0, #4
 8016b0a:	42a3      	cmp	r3, r4
 8016b0c:	d30c      	bcc.n	8016b28 <__copybits+0x36>
 8016b0e:	1aa3      	subs	r3, r4, r2
 8016b10:	3b11      	subs	r3, #17
 8016b12:	f023 0303 	bic.w	r3, r3, #3
 8016b16:	3211      	adds	r2, #17
 8016b18:	42a2      	cmp	r2, r4
 8016b1a:	bf88      	it	hi
 8016b1c:	2300      	movhi	r3, #0
 8016b1e:	4418      	add	r0, r3
 8016b20:	2300      	movs	r3, #0
 8016b22:	4288      	cmp	r0, r1
 8016b24:	d305      	bcc.n	8016b32 <__copybits+0x40>
 8016b26:	bd70      	pop	{r4, r5, r6, pc}
 8016b28:	f853 6b04 	ldr.w	r6, [r3], #4
 8016b2c:	f845 6f04 	str.w	r6, [r5, #4]!
 8016b30:	e7eb      	b.n	8016b0a <__copybits+0x18>
 8016b32:	f840 3b04 	str.w	r3, [r0], #4
 8016b36:	e7f4      	b.n	8016b22 <__copybits+0x30>

08016b38 <__any_on>:
 8016b38:	f100 0214 	add.w	r2, r0, #20
 8016b3c:	6900      	ldr	r0, [r0, #16]
 8016b3e:	114b      	asrs	r3, r1, #5
 8016b40:	4298      	cmp	r0, r3
 8016b42:	b510      	push	{r4, lr}
 8016b44:	db11      	blt.n	8016b6a <__any_on+0x32>
 8016b46:	dd0a      	ble.n	8016b5e <__any_on+0x26>
 8016b48:	f011 011f 	ands.w	r1, r1, #31
 8016b4c:	d007      	beq.n	8016b5e <__any_on+0x26>
 8016b4e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016b52:	fa24 f001 	lsr.w	r0, r4, r1
 8016b56:	fa00 f101 	lsl.w	r1, r0, r1
 8016b5a:	428c      	cmp	r4, r1
 8016b5c:	d10b      	bne.n	8016b76 <__any_on+0x3e>
 8016b5e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016b62:	4293      	cmp	r3, r2
 8016b64:	d803      	bhi.n	8016b6e <__any_on+0x36>
 8016b66:	2000      	movs	r0, #0
 8016b68:	bd10      	pop	{r4, pc}
 8016b6a:	4603      	mov	r3, r0
 8016b6c:	e7f7      	b.n	8016b5e <__any_on+0x26>
 8016b6e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016b72:	2900      	cmp	r1, #0
 8016b74:	d0f5      	beq.n	8016b62 <__any_on+0x2a>
 8016b76:	2001      	movs	r0, #1
 8016b78:	e7f6      	b.n	8016b68 <__any_on+0x30>

08016b7a <sulp>:
 8016b7a:	b570      	push	{r4, r5, r6, lr}
 8016b7c:	4604      	mov	r4, r0
 8016b7e:	460d      	mov	r5, r1
 8016b80:	4616      	mov	r6, r2
 8016b82:	ec45 4b10 	vmov	d0, r4, r5
 8016b86:	f7ff febd 	bl	8016904 <__ulp>
 8016b8a:	b17e      	cbz	r6, 8016bac <sulp+0x32>
 8016b8c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016b90:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	dd09      	ble.n	8016bac <sulp+0x32>
 8016b98:	051b      	lsls	r3, r3, #20
 8016b9a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8016b9e:	2000      	movs	r0, #0
 8016ba0:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8016ba4:	ec41 0b17 	vmov	d7, r0, r1
 8016ba8:	ee20 0b07 	vmul.f64	d0, d0, d7
 8016bac:	bd70      	pop	{r4, r5, r6, pc}
	...

08016bb0 <_strtod_l>:
 8016bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016bb4:	ed2d 8b0a 	vpush	{d8-d12}
 8016bb8:	b097      	sub	sp, #92	@ 0x5c
 8016bba:	4688      	mov	r8, r1
 8016bbc:	920e      	str	r2, [sp, #56]	@ 0x38
 8016bbe:	2200      	movs	r2, #0
 8016bc0:	9212      	str	r2, [sp, #72]	@ 0x48
 8016bc2:	9005      	str	r0, [sp, #20]
 8016bc4:	f04f 0a00 	mov.w	sl, #0
 8016bc8:	f04f 0b00 	mov.w	fp, #0
 8016bcc:	460a      	mov	r2, r1
 8016bce:	9211      	str	r2, [sp, #68]	@ 0x44
 8016bd0:	7811      	ldrb	r1, [r2, #0]
 8016bd2:	292b      	cmp	r1, #43	@ 0x2b
 8016bd4:	d04c      	beq.n	8016c70 <_strtod_l+0xc0>
 8016bd6:	d839      	bhi.n	8016c4c <_strtod_l+0x9c>
 8016bd8:	290d      	cmp	r1, #13
 8016bda:	d833      	bhi.n	8016c44 <_strtod_l+0x94>
 8016bdc:	2908      	cmp	r1, #8
 8016bde:	d833      	bhi.n	8016c48 <_strtod_l+0x98>
 8016be0:	2900      	cmp	r1, #0
 8016be2:	d03c      	beq.n	8016c5e <_strtod_l+0xae>
 8016be4:	2200      	movs	r2, #0
 8016be6:	9208      	str	r2, [sp, #32]
 8016be8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8016bea:	782a      	ldrb	r2, [r5, #0]
 8016bec:	2a30      	cmp	r2, #48	@ 0x30
 8016bee:	f040 80b5 	bne.w	8016d5c <_strtod_l+0x1ac>
 8016bf2:	786a      	ldrb	r2, [r5, #1]
 8016bf4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8016bf8:	2a58      	cmp	r2, #88	@ 0x58
 8016bfa:	d170      	bne.n	8016cde <_strtod_l+0x12e>
 8016bfc:	9302      	str	r3, [sp, #8]
 8016bfe:	9b08      	ldr	r3, [sp, #32]
 8016c00:	9301      	str	r3, [sp, #4]
 8016c02:	ab12      	add	r3, sp, #72	@ 0x48
 8016c04:	9300      	str	r3, [sp, #0]
 8016c06:	4a8b      	ldr	r2, [pc, #556]	@ (8016e34 <_strtod_l+0x284>)
 8016c08:	9805      	ldr	r0, [sp, #20]
 8016c0a:	ab13      	add	r3, sp, #76	@ 0x4c
 8016c0c:	a911      	add	r1, sp, #68	@ 0x44
 8016c0e:	f001 fa91 	bl	8018134 <__gethex>
 8016c12:	f010 060f 	ands.w	r6, r0, #15
 8016c16:	4604      	mov	r4, r0
 8016c18:	d005      	beq.n	8016c26 <_strtod_l+0x76>
 8016c1a:	2e06      	cmp	r6, #6
 8016c1c:	d12a      	bne.n	8016c74 <_strtod_l+0xc4>
 8016c1e:	3501      	adds	r5, #1
 8016c20:	2300      	movs	r3, #0
 8016c22:	9511      	str	r5, [sp, #68]	@ 0x44
 8016c24:	9308      	str	r3, [sp, #32]
 8016c26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016c28:	2b00      	cmp	r3, #0
 8016c2a:	f040 852f 	bne.w	801768c <_strtod_l+0xadc>
 8016c2e:	9b08      	ldr	r3, [sp, #32]
 8016c30:	ec4b ab10 	vmov	d0, sl, fp
 8016c34:	b1cb      	cbz	r3, 8016c6a <_strtod_l+0xba>
 8016c36:	eeb1 0b40 	vneg.f64	d0, d0
 8016c3a:	b017      	add	sp, #92	@ 0x5c
 8016c3c:	ecbd 8b0a 	vpop	{d8-d12}
 8016c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c44:	2920      	cmp	r1, #32
 8016c46:	d1cd      	bne.n	8016be4 <_strtod_l+0x34>
 8016c48:	3201      	adds	r2, #1
 8016c4a:	e7c0      	b.n	8016bce <_strtod_l+0x1e>
 8016c4c:	292d      	cmp	r1, #45	@ 0x2d
 8016c4e:	d1c9      	bne.n	8016be4 <_strtod_l+0x34>
 8016c50:	2101      	movs	r1, #1
 8016c52:	9108      	str	r1, [sp, #32]
 8016c54:	1c51      	adds	r1, r2, #1
 8016c56:	9111      	str	r1, [sp, #68]	@ 0x44
 8016c58:	7852      	ldrb	r2, [r2, #1]
 8016c5a:	2a00      	cmp	r2, #0
 8016c5c:	d1c4      	bne.n	8016be8 <_strtod_l+0x38>
 8016c5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8016c60:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8016c64:	2b00      	cmp	r3, #0
 8016c66:	f040 850f 	bne.w	8017688 <_strtod_l+0xad8>
 8016c6a:	ec4b ab10 	vmov	d0, sl, fp
 8016c6e:	e7e4      	b.n	8016c3a <_strtod_l+0x8a>
 8016c70:	2100      	movs	r1, #0
 8016c72:	e7ee      	b.n	8016c52 <_strtod_l+0xa2>
 8016c74:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8016c76:	b13a      	cbz	r2, 8016c88 <_strtod_l+0xd8>
 8016c78:	2135      	movs	r1, #53	@ 0x35
 8016c7a:	a814      	add	r0, sp, #80	@ 0x50
 8016c7c:	f7ff ff39 	bl	8016af2 <__copybits>
 8016c80:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8016c82:	9805      	ldr	r0, [sp, #20]
 8016c84:	f7ff fb0a 	bl	801629c <_Bfree>
 8016c88:	1e73      	subs	r3, r6, #1
 8016c8a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8016c8c:	2b04      	cmp	r3, #4
 8016c8e:	d806      	bhi.n	8016c9e <_strtod_l+0xee>
 8016c90:	e8df f003 	tbb	[pc, r3]
 8016c94:	201d0314 	.word	0x201d0314
 8016c98:	14          	.byte	0x14
 8016c99:	00          	.byte	0x00
 8016c9a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8016c9e:	05e3      	lsls	r3, r4, #23
 8016ca0:	bf48      	it	mi
 8016ca2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8016ca6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8016caa:	0d1b      	lsrs	r3, r3, #20
 8016cac:	051b      	lsls	r3, r3, #20
 8016cae:	2b00      	cmp	r3, #0
 8016cb0:	d1b9      	bne.n	8016c26 <_strtod_l+0x76>
 8016cb2:	f7fe fb91 	bl	80153d8 <__errno>
 8016cb6:	2322      	movs	r3, #34	@ 0x22
 8016cb8:	6003      	str	r3, [r0, #0]
 8016cba:	e7b4      	b.n	8016c26 <_strtod_l+0x76>
 8016cbc:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8016cc0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8016cc4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8016cc8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016ccc:	e7e7      	b.n	8016c9e <_strtod_l+0xee>
 8016cce:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 8016e3c <_strtod_l+0x28c>
 8016cd2:	e7e4      	b.n	8016c9e <_strtod_l+0xee>
 8016cd4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8016cd8:	f04f 3aff 	mov.w	sl, #4294967295
 8016cdc:	e7df      	b.n	8016c9e <_strtod_l+0xee>
 8016cde:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016ce0:	1c5a      	adds	r2, r3, #1
 8016ce2:	9211      	str	r2, [sp, #68]	@ 0x44
 8016ce4:	785b      	ldrb	r3, [r3, #1]
 8016ce6:	2b30      	cmp	r3, #48	@ 0x30
 8016ce8:	d0f9      	beq.n	8016cde <_strtod_l+0x12e>
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	d09b      	beq.n	8016c26 <_strtod_l+0x76>
 8016cee:	2301      	movs	r3, #1
 8016cf0:	2600      	movs	r6, #0
 8016cf2:	9307      	str	r3, [sp, #28]
 8016cf4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016cf6:	930a      	str	r3, [sp, #40]	@ 0x28
 8016cf8:	46b1      	mov	r9, r6
 8016cfa:	4635      	mov	r5, r6
 8016cfc:	220a      	movs	r2, #10
 8016cfe:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8016d00:	7804      	ldrb	r4, [r0, #0]
 8016d02:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8016d06:	b2d9      	uxtb	r1, r3
 8016d08:	2909      	cmp	r1, #9
 8016d0a:	d929      	bls.n	8016d60 <_strtod_l+0x1b0>
 8016d0c:	494a      	ldr	r1, [pc, #296]	@ (8016e38 <_strtod_l+0x288>)
 8016d0e:	2201      	movs	r2, #1
 8016d10:	f001 f928 	bl	8017f64 <strncmp>
 8016d14:	b378      	cbz	r0, 8016d76 <_strtod_l+0x1c6>
 8016d16:	2000      	movs	r0, #0
 8016d18:	4622      	mov	r2, r4
 8016d1a:	462b      	mov	r3, r5
 8016d1c:	4607      	mov	r7, r0
 8016d1e:	9006      	str	r0, [sp, #24]
 8016d20:	2a65      	cmp	r2, #101	@ 0x65
 8016d22:	d001      	beq.n	8016d28 <_strtod_l+0x178>
 8016d24:	2a45      	cmp	r2, #69	@ 0x45
 8016d26:	d117      	bne.n	8016d58 <_strtod_l+0x1a8>
 8016d28:	b91b      	cbnz	r3, 8016d32 <_strtod_l+0x182>
 8016d2a:	9b07      	ldr	r3, [sp, #28]
 8016d2c:	4303      	orrs	r3, r0
 8016d2e:	d096      	beq.n	8016c5e <_strtod_l+0xae>
 8016d30:	2300      	movs	r3, #0
 8016d32:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8016d36:	f108 0201 	add.w	r2, r8, #1
 8016d3a:	9211      	str	r2, [sp, #68]	@ 0x44
 8016d3c:	f898 2001 	ldrb.w	r2, [r8, #1]
 8016d40:	2a2b      	cmp	r2, #43	@ 0x2b
 8016d42:	d06b      	beq.n	8016e1c <_strtod_l+0x26c>
 8016d44:	2a2d      	cmp	r2, #45	@ 0x2d
 8016d46:	d071      	beq.n	8016e2c <_strtod_l+0x27c>
 8016d48:	f04f 0e00 	mov.w	lr, #0
 8016d4c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8016d50:	2c09      	cmp	r4, #9
 8016d52:	d979      	bls.n	8016e48 <_strtod_l+0x298>
 8016d54:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8016d58:	2400      	movs	r4, #0
 8016d5a:	e094      	b.n	8016e86 <_strtod_l+0x2d6>
 8016d5c:	2300      	movs	r3, #0
 8016d5e:	e7c7      	b.n	8016cf0 <_strtod_l+0x140>
 8016d60:	2d08      	cmp	r5, #8
 8016d62:	f100 0001 	add.w	r0, r0, #1
 8016d66:	bfd4      	ite	le
 8016d68:	fb02 3909 	mlale	r9, r2, r9, r3
 8016d6c:	fb02 3606 	mlagt	r6, r2, r6, r3
 8016d70:	3501      	adds	r5, #1
 8016d72:	9011      	str	r0, [sp, #68]	@ 0x44
 8016d74:	e7c3      	b.n	8016cfe <_strtod_l+0x14e>
 8016d76:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016d78:	1c5a      	adds	r2, r3, #1
 8016d7a:	9211      	str	r2, [sp, #68]	@ 0x44
 8016d7c:	785a      	ldrb	r2, [r3, #1]
 8016d7e:	b375      	cbz	r5, 8016dde <_strtod_l+0x22e>
 8016d80:	4607      	mov	r7, r0
 8016d82:	462b      	mov	r3, r5
 8016d84:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8016d88:	2909      	cmp	r1, #9
 8016d8a:	d913      	bls.n	8016db4 <_strtod_l+0x204>
 8016d8c:	2101      	movs	r1, #1
 8016d8e:	9106      	str	r1, [sp, #24]
 8016d90:	e7c6      	b.n	8016d20 <_strtod_l+0x170>
 8016d92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016d94:	1c5a      	adds	r2, r3, #1
 8016d96:	9211      	str	r2, [sp, #68]	@ 0x44
 8016d98:	785a      	ldrb	r2, [r3, #1]
 8016d9a:	3001      	adds	r0, #1
 8016d9c:	2a30      	cmp	r2, #48	@ 0x30
 8016d9e:	d0f8      	beq.n	8016d92 <_strtod_l+0x1e2>
 8016da0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8016da4:	2b08      	cmp	r3, #8
 8016da6:	f200 8476 	bhi.w	8017696 <_strtod_l+0xae6>
 8016daa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016dac:	930a      	str	r3, [sp, #40]	@ 0x28
 8016dae:	4607      	mov	r7, r0
 8016db0:	2000      	movs	r0, #0
 8016db2:	4603      	mov	r3, r0
 8016db4:	3a30      	subs	r2, #48	@ 0x30
 8016db6:	f100 0101 	add.w	r1, r0, #1
 8016dba:	d023      	beq.n	8016e04 <_strtod_l+0x254>
 8016dbc:	440f      	add	r7, r1
 8016dbe:	eb00 0c03 	add.w	ip, r0, r3
 8016dc2:	4619      	mov	r1, r3
 8016dc4:	240a      	movs	r4, #10
 8016dc6:	4561      	cmp	r1, ip
 8016dc8:	d10b      	bne.n	8016de2 <_strtod_l+0x232>
 8016dca:	1c5c      	adds	r4, r3, #1
 8016dcc:	4403      	add	r3, r0
 8016dce:	2b08      	cmp	r3, #8
 8016dd0:	4404      	add	r4, r0
 8016dd2:	dc11      	bgt.n	8016df8 <_strtod_l+0x248>
 8016dd4:	230a      	movs	r3, #10
 8016dd6:	fb03 2909 	mla	r9, r3, r9, r2
 8016dda:	2100      	movs	r1, #0
 8016ddc:	e013      	b.n	8016e06 <_strtod_l+0x256>
 8016dde:	4628      	mov	r0, r5
 8016de0:	e7dc      	b.n	8016d9c <_strtod_l+0x1ec>
 8016de2:	2908      	cmp	r1, #8
 8016de4:	f101 0101 	add.w	r1, r1, #1
 8016de8:	dc02      	bgt.n	8016df0 <_strtod_l+0x240>
 8016dea:	fb04 f909 	mul.w	r9, r4, r9
 8016dee:	e7ea      	b.n	8016dc6 <_strtod_l+0x216>
 8016df0:	2910      	cmp	r1, #16
 8016df2:	bfd8      	it	le
 8016df4:	4366      	mulle	r6, r4
 8016df6:	e7e6      	b.n	8016dc6 <_strtod_l+0x216>
 8016df8:	2b0f      	cmp	r3, #15
 8016dfa:	dcee      	bgt.n	8016dda <_strtod_l+0x22a>
 8016dfc:	230a      	movs	r3, #10
 8016dfe:	fb03 2606 	mla	r6, r3, r6, r2
 8016e02:	e7ea      	b.n	8016dda <_strtod_l+0x22a>
 8016e04:	461c      	mov	r4, r3
 8016e06:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016e08:	1c5a      	adds	r2, r3, #1
 8016e0a:	9211      	str	r2, [sp, #68]	@ 0x44
 8016e0c:	785a      	ldrb	r2, [r3, #1]
 8016e0e:	4608      	mov	r0, r1
 8016e10:	4623      	mov	r3, r4
 8016e12:	e7b7      	b.n	8016d84 <_strtod_l+0x1d4>
 8016e14:	2301      	movs	r3, #1
 8016e16:	2700      	movs	r7, #0
 8016e18:	9306      	str	r3, [sp, #24]
 8016e1a:	e786      	b.n	8016d2a <_strtod_l+0x17a>
 8016e1c:	f04f 0e00 	mov.w	lr, #0
 8016e20:	f108 0202 	add.w	r2, r8, #2
 8016e24:	9211      	str	r2, [sp, #68]	@ 0x44
 8016e26:	f898 2002 	ldrb.w	r2, [r8, #2]
 8016e2a:	e78f      	b.n	8016d4c <_strtod_l+0x19c>
 8016e2c:	f04f 0e01 	mov.w	lr, #1
 8016e30:	e7f6      	b.n	8016e20 <_strtod_l+0x270>
 8016e32:	bf00      	nop
 8016e34:	08018da8 	.word	0x08018da8
 8016e38:	08018d90 	.word	0x08018d90
 8016e3c:	7ff00000 	.word	0x7ff00000
 8016e40:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8016e42:	1c54      	adds	r4, r2, #1
 8016e44:	9411      	str	r4, [sp, #68]	@ 0x44
 8016e46:	7852      	ldrb	r2, [r2, #1]
 8016e48:	2a30      	cmp	r2, #48	@ 0x30
 8016e4a:	d0f9      	beq.n	8016e40 <_strtod_l+0x290>
 8016e4c:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8016e50:	2c08      	cmp	r4, #8
 8016e52:	d881      	bhi.n	8016d58 <_strtod_l+0x1a8>
 8016e54:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8016e58:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8016e5a:	9209      	str	r2, [sp, #36]	@ 0x24
 8016e5c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8016e5e:	1c51      	adds	r1, r2, #1
 8016e60:	9111      	str	r1, [sp, #68]	@ 0x44
 8016e62:	7852      	ldrb	r2, [r2, #1]
 8016e64:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8016e68:	2c09      	cmp	r4, #9
 8016e6a:	d938      	bls.n	8016ede <_strtod_l+0x32e>
 8016e6c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8016e6e:	1b0c      	subs	r4, r1, r4
 8016e70:	2c08      	cmp	r4, #8
 8016e72:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8016e76:	dc02      	bgt.n	8016e7e <_strtod_l+0x2ce>
 8016e78:	4564      	cmp	r4, ip
 8016e7a:	bfa8      	it	ge
 8016e7c:	4664      	movge	r4, ip
 8016e7e:	f1be 0f00 	cmp.w	lr, #0
 8016e82:	d000      	beq.n	8016e86 <_strtod_l+0x2d6>
 8016e84:	4264      	negs	r4, r4
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d14e      	bne.n	8016f28 <_strtod_l+0x378>
 8016e8a:	9b07      	ldr	r3, [sp, #28]
 8016e8c:	4318      	orrs	r0, r3
 8016e8e:	f47f aeca 	bne.w	8016c26 <_strtod_l+0x76>
 8016e92:	9b06      	ldr	r3, [sp, #24]
 8016e94:	2b00      	cmp	r3, #0
 8016e96:	f47f aee2 	bne.w	8016c5e <_strtod_l+0xae>
 8016e9a:	2a69      	cmp	r2, #105	@ 0x69
 8016e9c:	d027      	beq.n	8016eee <_strtod_l+0x33e>
 8016e9e:	dc24      	bgt.n	8016eea <_strtod_l+0x33a>
 8016ea0:	2a49      	cmp	r2, #73	@ 0x49
 8016ea2:	d024      	beq.n	8016eee <_strtod_l+0x33e>
 8016ea4:	2a4e      	cmp	r2, #78	@ 0x4e
 8016ea6:	f47f aeda 	bne.w	8016c5e <_strtod_l+0xae>
 8016eaa:	4997      	ldr	r1, [pc, #604]	@ (8017108 <_strtod_l+0x558>)
 8016eac:	a811      	add	r0, sp, #68	@ 0x44
 8016eae:	f001 fb63 	bl	8018578 <__match>
 8016eb2:	2800      	cmp	r0, #0
 8016eb4:	f43f aed3 	beq.w	8016c5e <_strtod_l+0xae>
 8016eb8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016eba:	781b      	ldrb	r3, [r3, #0]
 8016ebc:	2b28      	cmp	r3, #40	@ 0x28
 8016ebe:	d12d      	bne.n	8016f1c <_strtod_l+0x36c>
 8016ec0:	4992      	ldr	r1, [pc, #584]	@ (801710c <_strtod_l+0x55c>)
 8016ec2:	aa14      	add	r2, sp, #80	@ 0x50
 8016ec4:	a811      	add	r0, sp, #68	@ 0x44
 8016ec6:	f001 fb6b 	bl	80185a0 <__hexnan>
 8016eca:	2805      	cmp	r0, #5
 8016ecc:	d126      	bne.n	8016f1c <_strtod_l+0x36c>
 8016ece:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8016ed0:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8016ed4:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8016ed8:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8016edc:	e6a3      	b.n	8016c26 <_strtod_l+0x76>
 8016ede:	240a      	movs	r4, #10
 8016ee0:	fb04 2c0c 	mla	ip, r4, ip, r2
 8016ee4:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8016ee8:	e7b8      	b.n	8016e5c <_strtod_l+0x2ac>
 8016eea:	2a6e      	cmp	r2, #110	@ 0x6e
 8016eec:	e7db      	b.n	8016ea6 <_strtod_l+0x2f6>
 8016eee:	4988      	ldr	r1, [pc, #544]	@ (8017110 <_strtod_l+0x560>)
 8016ef0:	a811      	add	r0, sp, #68	@ 0x44
 8016ef2:	f001 fb41 	bl	8018578 <__match>
 8016ef6:	2800      	cmp	r0, #0
 8016ef8:	f43f aeb1 	beq.w	8016c5e <_strtod_l+0xae>
 8016efc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016efe:	4985      	ldr	r1, [pc, #532]	@ (8017114 <_strtod_l+0x564>)
 8016f00:	3b01      	subs	r3, #1
 8016f02:	a811      	add	r0, sp, #68	@ 0x44
 8016f04:	9311      	str	r3, [sp, #68]	@ 0x44
 8016f06:	f001 fb37 	bl	8018578 <__match>
 8016f0a:	b910      	cbnz	r0, 8016f12 <_strtod_l+0x362>
 8016f0c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8016f0e:	3301      	adds	r3, #1
 8016f10:	9311      	str	r3, [sp, #68]	@ 0x44
 8016f12:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8017128 <_strtod_l+0x578>
 8016f16:	f04f 0a00 	mov.w	sl, #0
 8016f1a:	e684      	b.n	8016c26 <_strtod_l+0x76>
 8016f1c:	487e      	ldr	r0, [pc, #504]	@ (8017118 <_strtod_l+0x568>)
 8016f1e:	f001 f867 	bl	8017ff0 <nan>
 8016f22:	ec5b ab10 	vmov	sl, fp, d0
 8016f26:	e67e      	b.n	8016c26 <_strtod_l+0x76>
 8016f28:	ee07 9a90 	vmov	s15, r9
 8016f2c:	1be2      	subs	r2, r4, r7
 8016f2e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8016f32:	2d00      	cmp	r5, #0
 8016f34:	bf08      	it	eq
 8016f36:	461d      	moveq	r5, r3
 8016f38:	2b10      	cmp	r3, #16
 8016f3a:	9209      	str	r2, [sp, #36]	@ 0x24
 8016f3c:	461a      	mov	r2, r3
 8016f3e:	bfa8      	it	ge
 8016f40:	2210      	movge	r2, #16
 8016f42:	2b09      	cmp	r3, #9
 8016f44:	ec5b ab17 	vmov	sl, fp, d7
 8016f48:	dc15      	bgt.n	8016f76 <_strtod_l+0x3c6>
 8016f4a:	1be1      	subs	r1, r4, r7
 8016f4c:	2900      	cmp	r1, #0
 8016f4e:	f43f ae6a 	beq.w	8016c26 <_strtod_l+0x76>
 8016f52:	eba4 0107 	sub.w	r1, r4, r7
 8016f56:	dd72      	ble.n	801703e <_strtod_l+0x48e>
 8016f58:	2916      	cmp	r1, #22
 8016f5a:	dc59      	bgt.n	8017010 <_strtod_l+0x460>
 8016f5c:	4b6f      	ldr	r3, [pc, #444]	@ (801711c <_strtod_l+0x56c>)
 8016f5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016f60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016f64:	ed93 7b00 	vldr	d7, [r3]
 8016f68:	ec4b ab16 	vmov	d6, sl, fp
 8016f6c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016f70:	ec5b ab17 	vmov	sl, fp, d7
 8016f74:	e657      	b.n	8016c26 <_strtod_l+0x76>
 8016f76:	4969      	ldr	r1, [pc, #420]	@ (801711c <_strtod_l+0x56c>)
 8016f78:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8016f7c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8016f80:	ee06 6a90 	vmov	s13, r6
 8016f84:	2b0f      	cmp	r3, #15
 8016f86:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8016f8a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8016f8e:	ec5b ab16 	vmov	sl, fp, d6
 8016f92:	ddda      	ble.n	8016f4a <_strtod_l+0x39a>
 8016f94:	1a9a      	subs	r2, r3, r2
 8016f96:	1be1      	subs	r1, r4, r7
 8016f98:	440a      	add	r2, r1
 8016f9a:	2a00      	cmp	r2, #0
 8016f9c:	f340 8094 	ble.w	80170c8 <_strtod_l+0x518>
 8016fa0:	f012 000f 	ands.w	r0, r2, #15
 8016fa4:	d00a      	beq.n	8016fbc <_strtod_l+0x40c>
 8016fa6:	495d      	ldr	r1, [pc, #372]	@ (801711c <_strtod_l+0x56c>)
 8016fa8:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8016fac:	ed91 7b00 	vldr	d7, [r1]
 8016fb0:	ec4b ab16 	vmov	d6, sl, fp
 8016fb4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8016fb8:	ec5b ab17 	vmov	sl, fp, d7
 8016fbc:	f032 020f 	bics.w	r2, r2, #15
 8016fc0:	d073      	beq.n	80170aa <_strtod_l+0x4fa>
 8016fc2:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8016fc6:	dd47      	ble.n	8017058 <_strtod_l+0x4a8>
 8016fc8:	2400      	movs	r4, #0
 8016fca:	4625      	mov	r5, r4
 8016fcc:	9407      	str	r4, [sp, #28]
 8016fce:	4626      	mov	r6, r4
 8016fd0:	9a05      	ldr	r2, [sp, #20]
 8016fd2:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8017128 <_strtod_l+0x578>
 8016fd6:	2322      	movs	r3, #34	@ 0x22
 8016fd8:	6013      	str	r3, [r2, #0]
 8016fda:	f04f 0a00 	mov.w	sl, #0
 8016fde:	9b07      	ldr	r3, [sp, #28]
 8016fe0:	2b00      	cmp	r3, #0
 8016fe2:	f43f ae20 	beq.w	8016c26 <_strtod_l+0x76>
 8016fe6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8016fe8:	9805      	ldr	r0, [sp, #20]
 8016fea:	f7ff f957 	bl	801629c <_Bfree>
 8016fee:	9805      	ldr	r0, [sp, #20]
 8016ff0:	4631      	mov	r1, r6
 8016ff2:	f7ff f953 	bl	801629c <_Bfree>
 8016ff6:	9805      	ldr	r0, [sp, #20]
 8016ff8:	4629      	mov	r1, r5
 8016ffa:	f7ff f94f 	bl	801629c <_Bfree>
 8016ffe:	9907      	ldr	r1, [sp, #28]
 8017000:	9805      	ldr	r0, [sp, #20]
 8017002:	f7ff f94b 	bl	801629c <_Bfree>
 8017006:	9805      	ldr	r0, [sp, #20]
 8017008:	4621      	mov	r1, r4
 801700a:	f7ff f947 	bl	801629c <_Bfree>
 801700e:	e60a      	b.n	8016c26 <_strtod_l+0x76>
 8017010:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8017014:	1be0      	subs	r0, r4, r7
 8017016:	4281      	cmp	r1, r0
 8017018:	dbbc      	blt.n	8016f94 <_strtod_l+0x3e4>
 801701a:	4a40      	ldr	r2, [pc, #256]	@ (801711c <_strtod_l+0x56c>)
 801701c:	f1c3 030f 	rsb	r3, r3, #15
 8017020:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8017024:	ed91 7b00 	vldr	d7, [r1]
 8017028:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801702a:	ec4b ab16 	vmov	d6, sl, fp
 801702e:	1acb      	subs	r3, r1, r3
 8017030:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8017034:	ee27 7b06 	vmul.f64	d7, d7, d6
 8017038:	ed92 6b00 	vldr	d6, [r2]
 801703c:	e796      	b.n	8016f6c <_strtod_l+0x3bc>
 801703e:	3116      	adds	r1, #22
 8017040:	dba8      	blt.n	8016f94 <_strtod_l+0x3e4>
 8017042:	4b36      	ldr	r3, [pc, #216]	@ (801711c <_strtod_l+0x56c>)
 8017044:	1b3c      	subs	r4, r7, r4
 8017046:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801704a:	ed94 7b00 	vldr	d7, [r4]
 801704e:	ec4b ab16 	vmov	d6, sl, fp
 8017052:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8017056:	e78b      	b.n	8016f70 <_strtod_l+0x3c0>
 8017058:	2000      	movs	r0, #0
 801705a:	ec4b ab17 	vmov	d7, sl, fp
 801705e:	4e30      	ldr	r6, [pc, #192]	@ (8017120 <_strtod_l+0x570>)
 8017060:	1112      	asrs	r2, r2, #4
 8017062:	4601      	mov	r1, r0
 8017064:	2a01      	cmp	r2, #1
 8017066:	dc23      	bgt.n	80170b0 <_strtod_l+0x500>
 8017068:	b108      	cbz	r0, 801706e <_strtod_l+0x4be>
 801706a:	ec5b ab17 	vmov	sl, fp, d7
 801706e:	4a2c      	ldr	r2, [pc, #176]	@ (8017120 <_strtod_l+0x570>)
 8017070:	482c      	ldr	r0, [pc, #176]	@ (8017124 <_strtod_l+0x574>)
 8017072:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8017076:	ed92 7b00 	vldr	d7, [r2]
 801707a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801707e:	ec4b ab16 	vmov	d6, sl, fp
 8017082:	4a29      	ldr	r2, [pc, #164]	@ (8017128 <_strtod_l+0x578>)
 8017084:	ee27 7b06 	vmul.f64	d7, d7, d6
 8017088:	ee17 1a90 	vmov	r1, s15
 801708c:	400a      	ands	r2, r1
 801708e:	4282      	cmp	r2, r0
 8017090:	ec5b ab17 	vmov	sl, fp, d7
 8017094:	d898      	bhi.n	8016fc8 <_strtod_l+0x418>
 8017096:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801709a:	4282      	cmp	r2, r0
 801709c:	bf86      	itte	hi
 801709e:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801712c <_strtod_l+0x57c>
 80170a2:	f04f 3aff 	movhi.w	sl, #4294967295
 80170a6:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 80170aa:	2200      	movs	r2, #0
 80170ac:	9206      	str	r2, [sp, #24]
 80170ae:	e076      	b.n	801719e <_strtod_l+0x5ee>
 80170b0:	f012 0f01 	tst.w	r2, #1
 80170b4:	d004      	beq.n	80170c0 <_strtod_l+0x510>
 80170b6:	ed96 6b00 	vldr	d6, [r6]
 80170ba:	2001      	movs	r0, #1
 80170bc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80170c0:	3101      	adds	r1, #1
 80170c2:	1052      	asrs	r2, r2, #1
 80170c4:	3608      	adds	r6, #8
 80170c6:	e7cd      	b.n	8017064 <_strtod_l+0x4b4>
 80170c8:	d0ef      	beq.n	80170aa <_strtod_l+0x4fa>
 80170ca:	4252      	negs	r2, r2
 80170cc:	f012 000f 	ands.w	r0, r2, #15
 80170d0:	d00a      	beq.n	80170e8 <_strtod_l+0x538>
 80170d2:	4912      	ldr	r1, [pc, #72]	@ (801711c <_strtod_l+0x56c>)
 80170d4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80170d8:	ed91 7b00 	vldr	d7, [r1]
 80170dc:	ec4b ab16 	vmov	d6, sl, fp
 80170e0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80170e4:	ec5b ab17 	vmov	sl, fp, d7
 80170e8:	1112      	asrs	r2, r2, #4
 80170ea:	d0de      	beq.n	80170aa <_strtod_l+0x4fa>
 80170ec:	2a1f      	cmp	r2, #31
 80170ee:	dd1f      	ble.n	8017130 <_strtod_l+0x580>
 80170f0:	2400      	movs	r4, #0
 80170f2:	4625      	mov	r5, r4
 80170f4:	9407      	str	r4, [sp, #28]
 80170f6:	4626      	mov	r6, r4
 80170f8:	9a05      	ldr	r2, [sp, #20]
 80170fa:	2322      	movs	r3, #34	@ 0x22
 80170fc:	f04f 0a00 	mov.w	sl, #0
 8017100:	f04f 0b00 	mov.w	fp, #0
 8017104:	6013      	str	r3, [r2, #0]
 8017106:	e76a      	b.n	8016fde <_strtod_l+0x42e>
 8017108:	08018b7d 	.word	0x08018b7d
 801710c:	08018d94 	.word	0x08018d94
 8017110:	08018b75 	.word	0x08018b75
 8017114:	08018bac 	.word	0x08018bac
 8017118:	08018f3d 	.word	0x08018f3d
 801711c:	08018cc8 	.word	0x08018cc8
 8017120:	08018ca0 	.word	0x08018ca0
 8017124:	7ca00000 	.word	0x7ca00000
 8017128:	7ff00000 	.word	0x7ff00000
 801712c:	7fefffff 	.word	0x7fefffff
 8017130:	f012 0110 	ands.w	r1, r2, #16
 8017134:	bf18      	it	ne
 8017136:	216a      	movne	r1, #106	@ 0x6a
 8017138:	9106      	str	r1, [sp, #24]
 801713a:	ec4b ab17 	vmov	d7, sl, fp
 801713e:	49b0      	ldr	r1, [pc, #704]	@ (8017400 <_strtod_l+0x850>)
 8017140:	2000      	movs	r0, #0
 8017142:	07d6      	lsls	r6, r2, #31
 8017144:	d504      	bpl.n	8017150 <_strtod_l+0x5a0>
 8017146:	ed91 6b00 	vldr	d6, [r1]
 801714a:	2001      	movs	r0, #1
 801714c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8017150:	1052      	asrs	r2, r2, #1
 8017152:	f101 0108 	add.w	r1, r1, #8
 8017156:	d1f4      	bne.n	8017142 <_strtod_l+0x592>
 8017158:	b108      	cbz	r0, 801715e <_strtod_l+0x5ae>
 801715a:	ec5b ab17 	vmov	sl, fp, d7
 801715e:	9a06      	ldr	r2, [sp, #24]
 8017160:	b1b2      	cbz	r2, 8017190 <_strtod_l+0x5e0>
 8017162:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8017166:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801716a:	2a00      	cmp	r2, #0
 801716c:	4658      	mov	r0, fp
 801716e:	dd0f      	ble.n	8017190 <_strtod_l+0x5e0>
 8017170:	2a1f      	cmp	r2, #31
 8017172:	dd55      	ble.n	8017220 <_strtod_l+0x670>
 8017174:	2a34      	cmp	r2, #52	@ 0x34
 8017176:	bfde      	ittt	le
 8017178:	f04f 32ff 	movle.w	r2, #4294967295
 801717c:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8017180:	408a      	lslle	r2, r1
 8017182:	f04f 0a00 	mov.w	sl, #0
 8017186:	bfcc      	ite	gt
 8017188:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801718c:	ea02 0b00 	andle.w	fp, r2, r0
 8017190:	ec4b ab17 	vmov	d7, sl, fp
 8017194:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8017198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801719c:	d0a8      	beq.n	80170f0 <_strtod_l+0x540>
 801719e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80171a0:	9805      	ldr	r0, [sp, #20]
 80171a2:	f8cd 9000 	str.w	r9, [sp]
 80171a6:	462a      	mov	r2, r5
 80171a8:	f7ff f8e0 	bl	801636c <__s2b>
 80171ac:	9007      	str	r0, [sp, #28]
 80171ae:	2800      	cmp	r0, #0
 80171b0:	f43f af0a 	beq.w	8016fc8 <_strtod_l+0x418>
 80171b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80171b6:	1b3f      	subs	r7, r7, r4
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	bfb4      	ite	lt
 80171bc:	463b      	movlt	r3, r7
 80171be:	2300      	movge	r3, #0
 80171c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80171c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80171c4:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 80173f0 <_strtod_l+0x840>
 80171c8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80171cc:	2400      	movs	r4, #0
 80171ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80171d0:	4625      	mov	r5, r4
 80171d2:	9b07      	ldr	r3, [sp, #28]
 80171d4:	9805      	ldr	r0, [sp, #20]
 80171d6:	6859      	ldr	r1, [r3, #4]
 80171d8:	f7ff f820 	bl	801621c <_Balloc>
 80171dc:	4606      	mov	r6, r0
 80171de:	2800      	cmp	r0, #0
 80171e0:	f43f aef6 	beq.w	8016fd0 <_strtod_l+0x420>
 80171e4:	9b07      	ldr	r3, [sp, #28]
 80171e6:	691a      	ldr	r2, [r3, #16]
 80171e8:	ec4b ab19 	vmov	d9, sl, fp
 80171ec:	3202      	adds	r2, #2
 80171ee:	f103 010c 	add.w	r1, r3, #12
 80171f2:	0092      	lsls	r2, r2, #2
 80171f4:	300c      	adds	r0, #12
 80171f6:	f7fe f91c 	bl	8015432 <memcpy>
 80171fa:	eeb0 0b49 	vmov.f64	d0, d9
 80171fe:	9805      	ldr	r0, [sp, #20]
 8017200:	aa14      	add	r2, sp, #80	@ 0x50
 8017202:	a913      	add	r1, sp, #76	@ 0x4c
 8017204:	f7ff fbee 	bl	80169e4 <__d2b>
 8017208:	9012      	str	r0, [sp, #72]	@ 0x48
 801720a:	2800      	cmp	r0, #0
 801720c:	f43f aee0 	beq.w	8016fd0 <_strtod_l+0x420>
 8017210:	9805      	ldr	r0, [sp, #20]
 8017212:	2101      	movs	r1, #1
 8017214:	f7ff f940 	bl	8016498 <__i2b>
 8017218:	4605      	mov	r5, r0
 801721a:	b940      	cbnz	r0, 801722e <_strtod_l+0x67e>
 801721c:	2500      	movs	r5, #0
 801721e:	e6d7      	b.n	8016fd0 <_strtod_l+0x420>
 8017220:	f04f 31ff 	mov.w	r1, #4294967295
 8017224:	fa01 f202 	lsl.w	r2, r1, r2
 8017228:	ea02 0a0a 	and.w	sl, r2, sl
 801722c:	e7b0      	b.n	8017190 <_strtod_l+0x5e0>
 801722e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8017230:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8017232:	2f00      	cmp	r7, #0
 8017234:	bfab      	itete	ge
 8017236:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8017238:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801723a:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801723e:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8017242:	bfac      	ite	ge
 8017244:	eb07 0903 	addge.w	r9, r7, r3
 8017248:	eba3 0807 	sublt.w	r8, r3, r7
 801724c:	9b06      	ldr	r3, [sp, #24]
 801724e:	1aff      	subs	r7, r7, r3
 8017250:	4417      	add	r7, r2
 8017252:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8017256:	4a6b      	ldr	r2, [pc, #428]	@ (8017404 <_strtod_l+0x854>)
 8017258:	3f01      	subs	r7, #1
 801725a:	4297      	cmp	r7, r2
 801725c:	da51      	bge.n	8017302 <_strtod_l+0x752>
 801725e:	1bd1      	subs	r1, r2, r7
 8017260:	291f      	cmp	r1, #31
 8017262:	eba3 0301 	sub.w	r3, r3, r1
 8017266:	f04f 0201 	mov.w	r2, #1
 801726a:	dc3e      	bgt.n	80172ea <_strtod_l+0x73a>
 801726c:	408a      	lsls	r2, r1
 801726e:	920c      	str	r2, [sp, #48]	@ 0x30
 8017270:	2200      	movs	r2, #0
 8017272:	920b      	str	r2, [sp, #44]	@ 0x2c
 8017274:	eb09 0703 	add.w	r7, r9, r3
 8017278:	4498      	add	r8, r3
 801727a:	9b06      	ldr	r3, [sp, #24]
 801727c:	45b9      	cmp	r9, r7
 801727e:	4498      	add	r8, r3
 8017280:	464b      	mov	r3, r9
 8017282:	bfa8      	it	ge
 8017284:	463b      	movge	r3, r7
 8017286:	4543      	cmp	r3, r8
 8017288:	bfa8      	it	ge
 801728a:	4643      	movge	r3, r8
 801728c:	2b00      	cmp	r3, #0
 801728e:	bfc2      	ittt	gt
 8017290:	1aff      	subgt	r7, r7, r3
 8017292:	eba8 0803 	subgt.w	r8, r8, r3
 8017296:	eba9 0903 	subgt.w	r9, r9, r3
 801729a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801729c:	2b00      	cmp	r3, #0
 801729e:	dd16      	ble.n	80172ce <_strtod_l+0x71e>
 80172a0:	4629      	mov	r1, r5
 80172a2:	9805      	ldr	r0, [sp, #20]
 80172a4:	461a      	mov	r2, r3
 80172a6:	f7ff f9b7 	bl	8016618 <__pow5mult>
 80172aa:	4605      	mov	r5, r0
 80172ac:	2800      	cmp	r0, #0
 80172ae:	d0b5      	beq.n	801721c <_strtod_l+0x66c>
 80172b0:	4601      	mov	r1, r0
 80172b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80172b4:	9805      	ldr	r0, [sp, #20]
 80172b6:	f7ff f905 	bl	80164c4 <__multiply>
 80172ba:	900f      	str	r0, [sp, #60]	@ 0x3c
 80172bc:	2800      	cmp	r0, #0
 80172be:	f43f ae87 	beq.w	8016fd0 <_strtod_l+0x420>
 80172c2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80172c4:	9805      	ldr	r0, [sp, #20]
 80172c6:	f7fe ffe9 	bl	801629c <_Bfree>
 80172ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80172cc:	9312      	str	r3, [sp, #72]	@ 0x48
 80172ce:	2f00      	cmp	r7, #0
 80172d0:	dc1b      	bgt.n	801730a <_strtod_l+0x75a>
 80172d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80172d4:	2b00      	cmp	r3, #0
 80172d6:	dd21      	ble.n	801731c <_strtod_l+0x76c>
 80172d8:	4631      	mov	r1, r6
 80172da:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80172dc:	9805      	ldr	r0, [sp, #20]
 80172de:	f7ff f99b 	bl	8016618 <__pow5mult>
 80172e2:	4606      	mov	r6, r0
 80172e4:	b9d0      	cbnz	r0, 801731c <_strtod_l+0x76c>
 80172e6:	2600      	movs	r6, #0
 80172e8:	e672      	b.n	8016fd0 <_strtod_l+0x420>
 80172ea:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80172ee:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80172f2:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80172f6:	37e2      	adds	r7, #226	@ 0xe2
 80172f8:	fa02 f107 	lsl.w	r1, r2, r7
 80172fc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80172fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8017300:	e7b8      	b.n	8017274 <_strtod_l+0x6c4>
 8017302:	2200      	movs	r2, #0
 8017304:	920b      	str	r2, [sp, #44]	@ 0x2c
 8017306:	2201      	movs	r2, #1
 8017308:	e7f9      	b.n	80172fe <_strtod_l+0x74e>
 801730a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801730c:	9805      	ldr	r0, [sp, #20]
 801730e:	463a      	mov	r2, r7
 8017310:	f7ff f9dc 	bl	80166cc <__lshift>
 8017314:	9012      	str	r0, [sp, #72]	@ 0x48
 8017316:	2800      	cmp	r0, #0
 8017318:	d1db      	bne.n	80172d2 <_strtod_l+0x722>
 801731a:	e659      	b.n	8016fd0 <_strtod_l+0x420>
 801731c:	f1b8 0f00 	cmp.w	r8, #0
 8017320:	dd07      	ble.n	8017332 <_strtod_l+0x782>
 8017322:	4631      	mov	r1, r6
 8017324:	9805      	ldr	r0, [sp, #20]
 8017326:	4642      	mov	r2, r8
 8017328:	f7ff f9d0 	bl	80166cc <__lshift>
 801732c:	4606      	mov	r6, r0
 801732e:	2800      	cmp	r0, #0
 8017330:	d0d9      	beq.n	80172e6 <_strtod_l+0x736>
 8017332:	f1b9 0f00 	cmp.w	r9, #0
 8017336:	dd08      	ble.n	801734a <_strtod_l+0x79a>
 8017338:	4629      	mov	r1, r5
 801733a:	9805      	ldr	r0, [sp, #20]
 801733c:	464a      	mov	r2, r9
 801733e:	f7ff f9c5 	bl	80166cc <__lshift>
 8017342:	4605      	mov	r5, r0
 8017344:	2800      	cmp	r0, #0
 8017346:	f43f ae43 	beq.w	8016fd0 <_strtod_l+0x420>
 801734a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801734c:	9805      	ldr	r0, [sp, #20]
 801734e:	4632      	mov	r2, r6
 8017350:	f7ff fa44 	bl	80167dc <__mdiff>
 8017354:	4604      	mov	r4, r0
 8017356:	2800      	cmp	r0, #0
 8017358:	f43f ae3a 	beq.w	8016fd0 <_strtod_l+0x420>
 801735c:	2300      	movs	r3, #0
 801735e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8017362:	60c3      	str	r3, [r0, #12]
 8017364:	4629      	mov	r1, r5
 8017366:	f7ff fa1d 	bl	80167a4 <__mcmp>
 801736a:	2800      	cmp	r0, #0
 801736c:	da4e      	bge.n	801740c <_strtod_l+0x85c>
 801736e:	ea58 080a 	orrs.w	r8, r8, sl
 8017372:	d174      	bne.n	801745e <_strtod_l+0x8ae>
 8017374:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017378:	2b00      	cmp	r3, #0
 801737a:	d170      	bne.n	801745e <_strtod_l+0x8ae>
 801737c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017380:	0d1b      	lsrs	r3, r3, #20
 8017382:	051b      	lsls	r3, r3, #20
 8017384:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8017388:	d969      	bls.n	801745e <_strtod_l+0x8ae>
 801738a:	6963      	ldr	r3, [r4, #20]
 801738c:	b913      	cbnz	r3, 8017394 <_strtod_l+0x7e4>
 801738e:	6923      	ldr	r3, [r4, #16]
 8017390:	2b01      	cmp	r3, #1
 8017392:	dd64      	ble.n	801745e <_strtod_l+0x8ae>
 8017394:	4621      	mov	r1, r4
 8017396:	2201      	movs	r2, #1
 8017398:	9805      	ldr	r0, [sp, #20]
 801739a:	f7ff f997 	bl	80166cc <__lshift>
 801739e:	4629      	mov	r1, r5
 80173a0:	4604      	mov	r4, r0
 80173a2:	f7ff f9ff 	bl	80167a4 <__mcmp>
 80173a6:	2800      	cmp	r0, #0
 80173a8:	dd59      	ble.n	801745e <_strtod_l+0x8ae>
 80173aa:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80173ae:	9a06      	ldr	r2, [sp, #24]
 80173b0:	0d1b      	lsrs	r3, r3, #20
 80173b2:	051b      	lsls	r3, r3, #20
 80173b4:	2a00      	cmp	r2, #0
 80173b6:	d070      	beq.n	801749a <_strtod_l+0x8ea>
 80173b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80173bc:	d86d      	bhi.n	801749a <_strtod_l+0x8ea>
 80173be:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80173c2:	f67f ae99 	bls.w	80170f8 <_strtod_l+0x548>
 80173c6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 80173f8 <_strtod_l+0x848>
 80173ca:	ec4b ab16 	vmov	d6, sl, fp
 80173ce:	4b0e      	ldr	r3, [pc, #56]	@ (8017408 <_strtod_l+0x858>)
 80173d0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80173d4:	ee17 2a90 	vmov	r2, s15
 80173d8:	4013      	ands	r3, r2
 80173da:	ec5b ab17 	vmov	sl, fp, d7
 80173de:	2b00      	cmp	r3, #0
 80173e0:	f47f ae01 	bne.w	8016fe6 <_strtod_l+0x436>
 80173e4:	9a05      	ldr	r2, [sp, #20]
 80173e6:	2322      	movs	r3, #34	@ 0x22
 80173e8:	6013      	str	r3, [r2, #0]
 80173ea:	e5fc      	b.n	8016fe6 <_strtod_l+0x436>
 80173ec:	f3af 8000 	nop.w
 80173f0:	ffc00000 	.word	0xffc00000
 80173f4:	41dfffff 	.word	0x41dfffff
 80173f8:	00000000 	.word	0x00000000
 80173fc:	39500000 	.word	0x39500000
 8017400:	08018dc0 	.word	0x08018dc0
 8017404:	fffffc02 	.word	0xfffffc02
 8017408:	7ff00000 	.word	0x7ff00000
 801740c:	46d9      	mov	r9, fp
 801740e:	d15d      	bne.n	80174cc <_strtod_l+0x91c>
 8017410:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8017414:	f1b8 0f00 	cmp.w	r8, #0
 8017418:	d02a      	beq.n	8017470 <_strtod_l+0x8c0>
 801741a:	4aab      	ldr	r2, [pc, #684]	@ (80176c8 <_strtod_l+0xb18>)
 801741c:	4293      	cmp	r3, r2
 801741e:	d12a      	bne.n	8017476 <_strtod_l+0x8c6>
 8017420:	9b06      	ldr	r3, [sp, #24]
 8017422:	4652      	mov	r2, sl
 8017424:	b1fb      	cbz	r3, 8017466 <_strtod_l+0x8b6>
 8017426:	4ba9      	ldr	r3, [pc, #676]	@ (80176cc <_strtod_l+0xb1c>)
 8017428:	ea0b 0303 	and.w	r3, fp, r3
 801742c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8017430:	f04f 31ff 	mov.w	r1, #4294967295
 8017434:	d81a      	bhi.n	801746c <_strtod_l+0x8bc>
 8017436:	0d1b      	lsrs	r3, r3, #20
 8017438:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801743c:	fa01 f303 	lsl.w	r3, r1, r3
 8017440:	429a      	cmp	r2, r3
 8017442:	d118      	bne.n	8017476 <_strtod_l+0x8c6>
 8017444:	4ba2      	ldr	r3, [pc, #648]	@ (80176d0 <_strtod_l+0xb20>)
 8017446:	4599      	cmp	r9, r3
 8017448:	d102      	bne.n	8017450 <_strtod_l+0x8a0>
 801744a:	3201      	adds	r2, #1
 801744c:	f43f adc0 	beq.w	8016fd0 <_strtod_l+0x420>
 8017450:	4b9e      	ldr	r3, [pc, #632]	@ (80176cc <_strtod_l+0xb1c>)
 8017452:	ea09 0303 	and.w	r3, r9, r3
 8017456:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801745a:	f04f 0a00 	mov.w	sl, #0
 801745e:	9b06      	ldr	r3, [sp, #24]
 8017460:	2b00      	cmp	r3, #0
 8017462:	d1b0      	bne.n	80173c6 <_strtod_l+0x816>
 8017464:	e5bf      	b.n	8016fe6 <_strtod_l+0x436>
 8017466:	f04f 33ff 	mov.w	r3, #4294967295
 801746a:	e7e9      	b.n	8017440 <_strtod_l+0x890>
 801746c:	460b      	mov	r3, r1
 801746e:	e7e7      	b.n	8017440 <_strtod_l+0x890>
 8017470:	ea53 030a 	orrs.w	r3, r3, sl
 8017474:	d099      	beq.n	80173aa <_strtod_l+0x7fa>
 8017476:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8017478:	b1c3      	cbz	r3, 80174ac <_strtod_l+0x8fc>
 801747a:	ea13 0f09 	tst.w	r3, r9
 801747e:	d0ee      	beq.n	801745e <_strtod_l+0x8ae>
 8017480:	9a06      	ldr	r2, [sp, #24]
 8017482:	4650      	mov	r0, sl
 8017484:	4659      	mov	r1, fp
 8017486:	f1b8 0f00 	cmp.w	r8, #0
 801748a:	d013      	beq.n	80174b4 <_strtod_l+0x904>
 801748c:	f7ff fb75 	bl	8016b7a <sulp>
 8017490:	ee39 7b00 	vadd.f64	d7, d9, d0
 8017494:	ec5b ab17 	vmov	sl, fp, d7
 8017498:	e7e1      	b.n	801745e <_strtod_l+0x8ae>
 801749a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801749e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80174a2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80174a6:	f04f 3aff 	mov.w	sl, #4294967295
 80174aa:	e7d8      	b.n	801745e <_strtod_l+0x8ae>
 80174ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80174ae:	ea13 0f0a 	tst.w	r3, sl
 80174b2:	e7e4      	b.n	801747e <_strtod_l+0x8ce>
 80174b4:	f7ff fb61 	bl	8016b7a <sulp>
 80174b8:	ee39 0b40 	vsub.f64	d0, d9, d0
 80174bc:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80174c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80174c4:	ec5b ab10 	vmov	sl, fp, d0
 80174c8:	d1c9      	bne.n	801745e <_strtod_l+0x8ae>
 80174ca:	e615      	b.n	80170f8 <_strtod_l+0x548>
 80174cc:	4629      	mov	r1, r5
 80174ce:	4620      	mov	r0, r4
 80174d0:	f7ff fae0 	bl	8016a94 <__ratio>
 80174d4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 80174d8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80174dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80174e0:	d85d      	bhi.n	801759e <_strtod_l+0x9ee>
 80174e2:	f1b8 0f00 	cmp.w	r8, #0
 80174e6:	d164      	bne.n	80175b2 <_strtod_l+0xa02>
 80174e8:	f1ba 0f00 	cmp.w	sl, #0
 80174ec:	d14b      	bne.n	8017586 <_strtod_l+0x9d6>
 80174ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80174f2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	d160      	bne.n	80175bc <_strtod_l+0xa0c>
 80174fa:	eeb4 0bc8 	vcmpe.f64	d0, d8
 80174fe:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8017502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017506:	d401      	bmi.n	801750c <_strtod_l+0x95c>
 8017508:	ee20 8b08 	vmul.f64	d8, d0, d8
 801750c:	eeb1 ab48 	vneg.f64	d10, d8
 8017510:	486e      	ldr	r0, [pc, #440]	@ (80176cc <_strtod_l+0xb1c>)
 8017512:	4970      	ldr	r1, [pc, #448]	@ (80176d4 <_strtod_l+0xb24>)
 8017514:	ea09 0700 	and.w	r7, r9, r0
 8017518:	428f      	cmp	r7, r1
 801751a:	ec53 2b1a 	vmov	r2, r3, d10
 801751e:	d17d      	bne.n	801761c <_strtod_l+0xa6c>
 8017520:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8017524:	ec4b ab1c 	vmov	d12, sl, fp
 8017528:	eeb0 0b4c 	vmov.f64	d0, d12
 801752c:	f7ff f9ea 	bl	8016904 <__ulp>
 8017530:	4866      	ldr	r0, [pc, #408]	@ (80176cc <_strtod_l+0xb1c>)
 8017532:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8017536:	ee1c 3a90 	vmov	r3, s25
 801753a:	4a67      	ldr	r2, [pc, #412]	@ (80176d8 <_strtod_l+0xb28>)
 801753c:	ea03 0100 	and.w	r1, r3, r0
 8017540:	4291      	cmp	r1, r2
 8017542:	ec5b ab1c 	vmov	sl, fp, d12
 8017546:	d93c      	bls.n	80175c2 <_strtod_l+0xa12>
 8017548:	ee19 2a90 	vmov	r2, s19
 801754c:	4b60      	ldr	r3, [pc, #384]	@ (80176d0 <_strtod_l+0xb20>)
 801754e:	429a      	cmp	r2, r3
 8017550:	d104      	bne.n	801755c <_strtod_l+0x9ac>
 8017552:	ee19 3a10 	vmov	r3, s18
 8017556:	3301      	adds	r3, #1
 8017558:	f43f ad3a 	beq.w	8016fd0 <_strtod_l+0x420>
 801755c:	f8df b170 	ldr.w	fp, [pc, #368]	@ 80176d0 <_strtod_l+0xb20>
 8017560:	f04f 3aff 	mov.w	sl, #4294967295
 8017564:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8017566:	9805      	ldr	r0, [sp, #20]
 8017568:	f7fe fe98 	bl	801629c <_Bfree>
 801756c:	9805      	ldr	r0, [sp, #20]
 801756e:	4631      	mov	r1, r6
 8017570:	f7fe fe94 	bl	801629c <_Bfree>
 8017574:	9805      	ldr	r0, [sp, #20]
 8017576:	4629      	mov	r1, r5
 8017578:	f7fe fe90 	bl	801629c <_Bfree>
 801757c:	9805      	ldr	r0, [sp, #20]
 801757e:	4621      	mov	r1, r4
 8017580:	f7fe fe8c 	bl	801629c <_Bfree>
 8017584:	e625      	b.n	80171d2 <_strtod_l+0x622>
 8017586:	f1ba 0f01 	cmp.w	sl, #1
 801758a:	d103      	bne.n	8017594 <_strtod_l+0x9e4>
 801758c:	f1bb 0f00 	cmp.w	fp, #0
 8017590:	f43f adb2 	beq.w	80170f8 <_strtod_l+0x548>
 8017594:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8017598:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801759c:	e7b8      	b.n	8017510 <_strtod_l+0x960>
 801759e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80175a2:	ee20 8b08 	vmul.f64	d8, d0, d8
 80175a6:	f1b8 0f00 	cmp.w	r8, #0
 80175aa:	d0af      	beq.n	801750c <_strtod_l+0x95c>
 80175ac:	eeb0 ab48 	vmov.f64	d10, d8
 80175b0:	e7ae      	b.n	8017510 <_strtod_l+0x960>
 80175b2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 80175b6:	eeb0 8b4a 	vmov.f64	d8, d10
 80175ba:	e7a9      	b.n	8017510 <_strtod_l+0x960>
 80175bc:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80175c0:	e7a6      	b.n	8017510 <_strtod_l+0x960>
 80175c2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80175c6:	9b06      	ldr	r3, [sp, #24]
 80175c8:	46d9      	mov	r9, fp
 80175ca:	2b00      	cmp	r3, #0
 80175cc:	d1ca      	bne.n	8017564 <_strtod_l+0x9b4>
 80175ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80175d2:	0d1b      	lsrs	r3, r3, #20
 80175d4:	051b      	lsls	r3, r3, #20
 80175d6:	429f      	cmp	r7, r3
 80175d8:	d1c4      	bne.n	8017564 <_strtod_l+0x9b4>
 80175da:	ec51 0b18 	vmov	r0, r1, d8
 80175de:	f7e9 f8c3 	bl	8000768 <__aeabi_d2lz>
 80175e2:	f7e9 f87b 	bl	80006dc <__aeabi_l2d>
 80175e6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 80175ea:	ec41 0b17 	vmov	d7, r0, r1
 80175ee:	ea49 090a 	orr.w	r9, r9, sl
 80175f2:	ea59 0908 	orrs.w	r9, r9, r8
 80175f6:	ee38 8b47 	vsub.f64	d8, d8, d7
 80175fa:	d03c      	beq.n	8017676 <_strtod_l+0xac6>
 80175fc:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80176b0 <_strtod_l+0xb00>
 8017600:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8017604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017608:	f53f aced 	bmi.w	8016fe6 <_strtod_l+0x436>
 801760c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80176b8 <_strtod_l+0xb08>
 8017610:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8017614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017618:	dda4      	ble.n	8017564 <_strtod_l+0x9b4>
 801761a:	e4e4      	b.n	8016fe6 <_strtod_l+0x436>
 801761c:	9906      	ldr	r1, [sp, #24]
 801761e:	b1e1      	cbz	r1, 801765a <_strtod_l+0xaaa>
 8017620:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8017624:	d819      	bhi.n	801765a <_strtod_l+0xaaa>
 8017626:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801762a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801762e:	d811      	bhi.n	8017654 <_strtod_l+0xaa4>
 8017630:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8017634:	ee18 3a10 	vmov	r3, s16
 8017638:	2b01      	cmp	r3, #1
 801763a:	bf38      	it	cc
 801763c:	2301      	movcc	r3, #1
 801763e:	ee08 3a10 	vmov	s16, r3
 8017642:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8017646:	f1b8 0f00 	cmp.w	r8, #0
 801764a:	d111      	bne.n	8017670 <_strtod_l+0xac0>
 801764c:	eeb1 7b48 	vneg.f64	d7, d8
 8017650:	ec53 2b17 	vmov	r2, r3, d7
 8017654:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8017658:	1bcb      	subs	r3, r1, r7
 801765a:	eeb0 0b49 	vmov.f64	d0, d9
 801765e:	ec43 2b1a 	vmov	d10, r2, r3
 8017662:	f7ff f94f 	bl	8016904 <__ulp>
 8017666:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801766a:	ec5b ab19 	vmov	sl, fp, d9
 801766e:	e7aa      	b.n	80175c6 <_strtod_l+0xa16>
 8017670:	eeb0 7b48 	vmov.f64	d7, d8
 8017674:	e7ec      	b.n	8017650 <_strtod_l+0xaa0>
 8017676:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 80176c0 <_strtod_l+0xb10>
 801767a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801767e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017682:	f57f af6f 	bpl.w	8017564 <_strtod_l+0x9b4>
 8017686:	e4ae      	b.n	8016fe6 <_strtod_l+0x436>
 8017688:	2300      	movs	r3, #0
 801768a:	9308      	str	r3, [sp, #32]
 801768c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801768e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8017690:	6013      	str	r3, [r2, #0]
 8017692:	f7ff bacc 	b.w	8016c2e <_strtod_l+0x7e>
 8017696:	2a65      	cmp	r2, #101	@ 0x65
 8017698:	f43f abbc 	beq.w	8016e14 <_strtod_l+0x264>
 801769c:	2a45      	cmp	r2, #69	@ 0x45
 801769e:	f43f abb9 	beq.w	8016e14 <_strtod_l+0x264>
 80176a2:	2301      	movs	r3, #1
 80176a4:	9306      	str	r3, [sp, #24]
 80176a6:	f7ff bbf0 	b.w	8016e8a <_strtod_l+0x2da>
 80176aa:	bf00      	nop
 80176ac:	f3af 8000 	nop.w
 80176b0:	94a03595 	.word	0x94a03595
 80176b4:	3fdfffff 	.word	0x3fdfffff
 80176b8:	35afe535 	.word	0x35afe535
 80176bc:	3fe00000 	.word	0x3fe00000
 80176c0:	94a03595 	.word	0x94a03595
 80176c4:	3fcfffff 	.word	0x3fcfffff
 80176c8:	000fffff 	.word	0x000fffff
 80176cc:	7ff00000 	.word	0x7ff00000
 80176d0:	7fefffff 	.word	0x7fefffff
 80176d4:	7fe00000 	.word	0x7fe00000
 80176d8:	7c9fffff 	.word	0x7c9fffff

080176dc <_strtod_r>:
 80176dc:	4b01      	ldr	r3, [pc, #4]	@ (80176e4 <_strtod_r+0x8>)
 80176de:	f7ff ba67 	b.w	8016bb0 <_strtod_l>
 80176e2:	bf00      	nop
 80176e4:	240001ec 	.word	0x240001ec

080176e8 <_strtol_l.constprop.0>:
 80176e8:	2b24      	cmp	r3, #36	@ 0x24
 80176ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80176ee:	4686      	mov	lr, r0
 80176f0:	4690      	mov	r8, r2
 80176f2:	d801      	bhi.n	80176f8 <_strtol_l.constprop.0+0x10>
 80176f4:	2b01      	cmp	r3, #1
 80176f6:	d106      	bne.n	8017706 <_strtol_l.constprop.0+0x1e>
 80176f8:	f7fd fe6e 	bl	80153d8 <__errno>
 80176fc:	2316      	movs	r3, #22
 80176fe:	6003      	str	r3, [r0, #0]
 8017700:	2000      	movs	r0, #0
 8017702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017706:	4834      	ldr	r0, [pc, #208]	@ (80177d8 <_strtol_l.constprop.0+0xf0>)
 8017708:	460d      	mov	r5, r1
 801770a:	462a      	mov	r2, r5
 801770c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017710:	5d06      	ldrb	r6, [r0, r4]
 8017712:	f016 0608 	ands.w	r6, r6, #8
 8017716:	d1f8      	bne.n	801770a <_strtol_l.constprop.0+0x22>
 8017718:	2c2d      	cmp	r4, #45	@ 0x2d
 801771a:	d12d      	bne.n	8017778 <_strtol_l.constprop.0+0x90>
 801771c:	782c      	ldrb	r4, [r5, #0]
 801771e:	2601      	movs	r6, #1
 8017720:	1c95      	adds	r5, r2, #2
 8017722:	f033 0210 	bics.w	r2, r3, #16
 8017726:	d109      	bne.n	801773c <_strtol_l.constprop.0+0x54>
 8017728:	2c30      	cmp	r4, #48	@ 0x30
 801772a:	d12a      	bne.n	8017782 <_strtol_l.constprop.0+0x9a>
 801772c:	782a      	ldrb	r2, [r5, #0]
 801772e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8017732:	2a58      	cmp	r2, #88	@ 0x58
 8017734:	d125      	bne.n	8017782 <_strtol_l.constprop.0+0x9a>
 8017736:	786c      	ldrb	r4, [r5, #1]
 8017738:	2310      	movs	r3, #16
 801773a:	3502      	adds	r5, #2
 801773c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8017740:	f10c 3cff 	add.w	ip, ip, #4294967295
 8017744:	2200      	movs	r2, #0
 8017746:	fbbc f9f3 	udiv	r9, ip, r3
 801774a:	4610      	mov	r0, r2
 801774c:	fb03 ca19 	mls	sl, r3, r9, ip
 8017750:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8017754:	2f09      	cmp	r7, #9
 8017756:	d81b      	bhi.n	8017790 <_strtol_l.constprop.0+0xa8>
 8017758:	463c      	mov	r4, r7
 801775a:	42a3      	cmp	r3, r4
 801775c:	dd27      	ble.n	80177ae <_strtol_l.constprop.0+0xc6>
 801775e:	1c57      	adds	r7, r2, #1
 8017760:	d007      	beq.n	8017772 <_strtol_l.constprop.0+0x8a>
 8017762:	4581      	cmp	r9, r0
 8017764:	d320      	bcc.n	80177a8 <_strtol_l.constprop.0+0xc0>
 8017766:	d101      	bne.n	801776c <_strtol_l.constprop.0+0x84>
 8017768:	45a2      	cmp	sl, r4
 801776a:	db1d      	blt.n	80177a8 <_strtol_l.constprop.0+0xc0>
 801776c:	fb00 4003 	mla	r0, r0, r3, r4
 8017770:	2201      	movs	r2, #1
 8017772:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017776:	e7eb      	b.n	8017750 <_strtol_l.constprop.0+0x68>
 8017778:	2c2b      	cmp	r4, #43	@ 0x2b
 801777a:	bf04      	itt	eq
 801777c:	782c      	ldrbeq	r4, [r5, #0]
 801777e:	1c95      	addeq	r5, r2, #2
 8017780:	e7cf      	b.n	8017722 <_strtol_l.constprop.0+0x3a>
 8017782:	2b00      	cmp	r3, #0
 8017784:	d1da      	bne.n	801773c <_strtol_l.constprop.0+0x54>
 8017786:	2c30      	cmp	r4, #48	@ 0x30
 8017788:	bf0c      	ite	eq
 801778a:	2308      	moveq	r3, #8
 801778c:	230a      	movne	r3, #10
 801778e:	e7d5      	b.n	801773c <_strtol_l.constprop.0+0x54>
 8017790:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8017794:	2f19      	cmp	r7, #25
 8017796:	d801      	bhi.n	801779c <_strtol_l.constprop.0+0xb4>
 8017798:	3c37      	subs	r4, #55	@ 0x37
 801779a:	e7de      	b.n	801775a <_strtol_l.constprop.0+0x72>
 801779c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80177a0:	2f19      	cmp	r7, #25
 80177a2:	d804      	bhi.n	80177ae <_strtol_l.constprop.0+0xc6>
 80177a4:	3c57      	subs	r4, #87	@ 0x57
 80177a6:	e7d8      	b.n	801775a <_strtol_l.constprop.0+0x72>
 80177a8:	f04f 32ff 	mov.w	r2, #4294967295
 80177ac:	e7e1      	b.n	8017772 <_strtol_l.constprop.0+0x8a>
 80177ae:	1c53      	adds	r3, r2, #1
 80177b0:	d108      	bne.n	80177c4 <_strtol_l.constprop.0+0xdc>
 80177b2:	2322      	movs	r3, #34	@ 0x22
 80177b4:	f8ce 3000 	str.w	r3, [lr]
 80177b8:	4660      	mov	r0, ip
 80177ba:	f1b8 0f00 	cmp.w	r8, #0
 80177be:	d0a0      	beq.n	8017702 <_strtol_l.constprop.0+0x1a>
 80177c0:	1e69      	subs	r1, r5, #1
 80177c2:	e006      	b.n	80177d2 <_strtol_l.constprop.0+0xea>
 80177c4:	b106      	cbz	r6, 80177c8 <_strtol_l.constprop.0+0xe0>
 80177c6:	4240      	negs	r0, r0
 80177c8:	f1b8 0f00 	cmp.w	r8, #0
 80177cc:	d099      	beq.n	8017702 <_strtol_l.constprop.0+0x1a>
 80177ce:	2a00      	cmp	r2, #0
 80177d0:	d1f6      	bne.n	80177c0 <_strtol_l.constprop.0+0xd8>
 80177d2:	f8c8 1000 	str.w	r1, [r8]
 80177d6:	e794      	b.n	8017702 <_strtol_l.constprop.0+0x1a>
 80177d8:	08018de9 	.word	0x08018de9

080177dc <_strtol_r>:
 80177dc:	f7ff bf84 	b.w	80176e8 <_strtol_l.constprop.0>

080177e0 <__ssputs_r>:
 80177e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80177e4:	688e      	ldr	r6, [r1, #8]
 80177e6:	461f      	mov	r7, r3
 80177e8:	42be      	cmp	r6, r7
 80177ea:	680b      	ldr	r3, [r1, #0]
 80177ec:	4682      	mov	sl, r0
 80177ee:	460c      	mov	r4, r1
 80177f0:	4690      	mov	r8, r2
 80177f2:	d82d      	bhi.n	8017850 <__ssputs_r+0x70>
 80177f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80177f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80177fc:	d026      	beq.n	801784c <__ssputs_r+0x6c>
 80177fe:	6965      	ldr	r5, [r4, #20]
 8017800:	6909      	ldr	r1, [r1, #16]
 8017802:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017806:	eba3 0901 	sub.w	r9, r3, r1
 801780a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801780e:	1c7b      	adds	r3, r7, #1
 8017810:	444b      	add	r3, r9
 8017812:	106d      	asrs	r5, r5, #1
 8017814:	429d      	cmp	r5, r3
 8017816:	bf38      	it	cc
 8017818:	461d      	movcc	r5, r3
 801781a:	0553      	lsls	r3, r2, #21
 801781c:	d527      	bpl.n	801786e <__ssputs_r+0x8e>
 801781e:	4629      	mov	r1, r5
 8017820:	f7fe fc70 	bl	8016104 <_malloc_r>
 8017824:	4606      	mov	r6, r0
 8017826:	b360      	cbz	r0, 8017882 <__ssputs_r+0xa2>
 8017828:	6921      	ldr	r1, [r4, #16]
 801782a:	464a      	mov	r2, r9
 801782c:	f7fd fe01 	bl	8015432 <memcpy>
 8017830:	89a3      	ldrh	r3, [r4, #12]
 8017832:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8017836:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801783a:	81a3      	strh	r3, [r4, #12]
 801783c:	6126      	str	r6, [r4, #16]
 801783e:	6165      	str	r5, [r4, #20]
 8017840:	444e      	add	r6, r9
 8017842:	eba5 0509 	sub.w	r5, r5, r9
 8017846:	6026      	str	r6, [r4, #0]
 8017848:	60a5      	str	r5, [r4, #8]
 801784a:	463e      	mov	r6, r7
 801784c:	42be      	cmp	r6, r7
 801784e:	d900      	bls.n	8017852 <__ssputs_r+0x72>
 8017850:	463e      	mov	r6, r7
 8017852:	6820      	ldr	r0, [r4, #0]
 8017854:	4632      	mov	r2, r6
 8017856:	4641      	mov	r1, r8
 8017858:	f000 fb6a 	bl	8017f30 <memmove>
 801785c:	68a3      	ldr	r3, [r4, #8]
 801785e:	1b9b      	subs	r3, r3, r6
 8017860:	60a3      	str	r3, [r4, #8]
 8017862:	6823      	ldr	r3, [r4, #0]
 8017864:	4433      	add	r3, r6
 8017866:	6023      	str	r3, [r4, #0]
 8017868:	2000      	movs	r0, #0
 801786a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801786e:	462a      	mov	r2, r5
 8017870:	f000 ff43 	bl	80186fa <_realloc_r>
 8017874:	4606      	mov	r6, r0
 8017876:	2800      	cmp	r0, #0
 8017878:	d1e0      	bne.n	801783c <__ssputs_r+0x5c>
 801787a:	6921      	ldr	r1, [r4, #16]
 801787c:	4650      	mov	r0, sl
 801787e:	f7fe fbcd 	bl	801601c <_free_r>
 8017882:	230c      	movs	r3, #12
 8017884:	f8ca 3000 	str.w	r3, [sl]
 8017888:	89a3      	ldrh	r3, [r4, #12]
 801788a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801788e:	81a3      	strh	r3, [r4, #12]
 8017890:	f04f 30ff 	mov.w	r0, #4294967295
 8017894:	e7e9      	b.n	801786a <__ssputs_r+0x8a>
	...

08017898 <_svfiprintf_r>:
 8017898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801789c:	4698      	mov	r8, r3
 801789e:	898b      	ldrh	r3, [r1, #12]
 80178a0:	061b      	lsls	r3, r3, #24
 80178a2:	b09d      	sub	sp, #116	@ 0x74
 80178a4:	4607      	mov	r7, r0
 80178a6:	460d      	mov	r5, r1
 80178a8:	4614      	mov	r4, r2
 80178aa:	d510      	bpl.n	80178ce <_svfiprintf_r+0x36>
 80178ac:	690b      	ldr	r3, [r1, #16]
 80178ae:	b973      	cbnz	r3, 80178ce <_svfiprintf_r+0x36>
 80178b0:	2140      	movs	r1, #64	@ 0x40
 80178b2:	f7fe fc27 	bl	8016104 <_malloc_r>
 80178b6:	6028      	str	r0, [r5, #0]
 80178b8:	6128      	str	r0, [r5, #16]
 80178ba:	b930      	cbnz	r0, 80178ca <_svfiprintf_r+0x32>
 80178bc:	230c      	movs	r3, #12
 80178be:	603b      	str	r3, [r7, #0]
 80178c0:	f04f 30ff 	mov.w	r0, #4294967295
 80178c4:	b01d      	add	sp, #116	@ 0x74
 80178c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80178ca:	2340      	movs	r3, #64	@ 0x40
 80178cc:	616b      	str	r3, [r5, #20]
 80178ce:	2300      	movs	r3, #0
 80178d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80178d2:	2320      	movs	r3, #32
 80178d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80178d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80178dc:	2330      	movs	r3, #48	@ 0x30
 80178de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8017a7c <_svfiprintf_r+0x1e4>
 80178e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80178e6:	f04f 0901 	mov.w	r9, #1
 80178ea:	4623      	mov	r3, r4
 80178ec:	469a      	mov	sl, r3
 80178ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80178f2:	b10a      	cbz	r2, 80178f8 <_svfiprintf_r+0x60>
 80178f4:	2a25      	cmp	r2, #37	@ 0x25
 80178f6:	d1f9      	bne.n	80178ec <_svfiprintf_r+0x54>
 80178f8:	ebba 0b04 	subs.w	fp, sl, r4
 80178fc:	d00b      	beq.n	8017916 <_svfiprintf_r+0x7e>
 80178fe:	465b      	mov	r3, fp
 8017900:	4622      	mov	r2, r4
 8017902:	4629      	mov	r1, r5
 8017904:	4638      	mov	r0, r7
 8017906:	f7ff ff6b 	bl	80177e0 <__ssputs_r>
 801790a:	3001      	adds	r0, #1
 801790c:	f000 80a7 	beq.w	8017a5e <_svfiprintf_r+0x1c6>
 8017910:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017912:	445a      	add	r2, fp
 8017914:	9209      	str	r2, [sp, #36]	@ 0x24
 8017916:	f89a 3000 	ldrb.w	r3, [sl]
 801791a:	2b00      	cmp	r3, #0
 801791c:	f000 809f 	beq.w	8017a5e <_svfiprintf_r+0x1c6>
 8017920:	2300      	movs	r3, #0
 8017922:	f04f 32ff 	mov.w	r2, #4294967295
 8017926:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801792a:	f10a 0a01 	add.w	sl, sl, #1
 801792e:	9304      	str	r3, [sp, #16]
 8017930:	9307      	str	r3, [sp, #28]
 8017932:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017936:	931a      	str	r3, [sp, #104]	@ 0x68
 8017938:	4654      	mov	r4, sl
 801793a:	2205      	movs	r2, #5
 801793c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017940:	484e      	ldr	r0, [pc, #312]	@ (8017a7c <_svfiprintf_r+0x1e4>)
 8017942:	f7e8 fce5 	bl	8000310 <memchr>
 8017946:	9a04      	ldr	r2, [sp, #16]
 8017948:	b9d8      	cbnz	r0, 8017982 <_svfiprintf_r+0xea>
 801794a:	06d0      	lsls	r0, r2, #27
 801794c:	bf44      	itt	mi
 801794e:	2320      	movmi	r3, #32
 8017950:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017954:	0711      	lsls	r1, r2, #28
 8017956:	bf44      	itt	mi
 8017958:	232b      	movmi	r3, #43	@ 0x2b
 801795a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801795e:	f89a 3000 	ldrb.w	r3, [sl]
 8017962:	2b2a      	cmp	r3, #42	@ 0x2a
 8017964:	d015      	beq.n	8017992 <_svfiprintf_r+0xfa>
 8017966:	9a07      	ldr	r2, [sp, #28]
 8017968:	4654      	mov	r4, sl
 801796a:	2000      	movs	r0, #0
 801796c:	f04f 0c0a 	mov.w	ip, #10
 8017970:	4621      	mov	r1, r4
 8017972:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017976:	3b30      	subs	r3, #48	@ 0x30
 8017978:	2b09      	cmp	r3, #9
 801797a:	d94b      	bls.n	8017a14 <_svfiprintf_r+0x17c>
 801797c:	b1b0      	cbz	r0, 80179ac <_svfiprintf_r+0x114>
 801797e:	9207      	str	r2, [sp, #28]
 8017980:	e014      	b.n	80179ac <_svfiprintf_r+0x114>
 8017982:	eba0 0308 	sub.w	r3, r0, r8
 8017986:	fa09 f303 	lsl.w	r3, r9, r3
 801798a:	4313      	orrs	r3, r2
 801798c:	9304      	str	r3, [sp, #16]
 801798e:	46a2      	mov	sl, r4
 8017990:	e7d2      	b.n	8017938 <_svfiprintf_r+0xa0>
 8017992:	9b03      	ldr	r3, [sp, #12]
 8017994:	1d19      	adds	r1, r3, #4
 8017996:	681b      	ldr	r3, [r3, #0]
 8017998:	9103      	str	r1, [sp, #12]
 801799a:	2b00      	cmp	r3, #0
 801799c:	bfbb      	ittet	lt
 801799e:	425b      	neglt	r3, r3
 80179a0:	f042 0202 	orrlt.w	r2, r2, #2
 80179a4:	9307      	strge	r3, [sp, #28]
 80179a6:	9307      	strlt	r3, [sp, #28]
 80179a8:	bfb8      	it	lt
 80179aa:	9204      	strlt	r2, [sp, #16]
 80179ac:	7823      	ldrb	r3, [r4, #0]
 80179ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80179b0:	d10a      	bne.n	80179c8 <_svfiprintf_r+0x130>
 80179b2:	7863      	ldrb	r3, [r4, #1]
 80179b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80179b6:	d132      	bne.n	8017a1e <_svfiprintf_r+0x186>
 80179b8:	9b03      	ldr	r3, [sp, #12]
 80179ba:	1d1a      	adds	r2, r3, #4
 80179bc:	681b      	ldr	r3, [r3, #0]
 80179be:	9203      	str	r2, [sp, #12]
 80179c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80179c4:	3402      	adds	r4, #2
 80179c6:	9305      	str	r3, [sp, #20]
 80179c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8017a8c <_svfiprintf_r+0x1f4>
 80179cc:	7821      	ldrb	r1, [r4, #0]
 80179ce:	2203      	movs	r2, #3
 80179d0:	4650      	mov	r0, sl
 80179d2:	f7e8 fc9d 	bl	8000310 <memchr>
 80179d6:	b138      	cbz	r0, 80179e8 <_svfiprintf_r+0x150>
 80179d8:	9b04      	ldr	r3, [sp, #16]
 80179da:	eba0 000a 	sub.w	r0, r0, sl
 80179de:	2240      	movs	r2, #64	@ 0x40
 80179e0:	4082      	lsls	r2, r0
 80179e2:	4313      	orrs	r3, r2
 80179e4:	3401      	adds	r4, #1
 80179e6:	9304      	str	r3, [sp, #16]
 80179e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80179ec:	4824      	ldr	r0, [pc, #144]	@ (8017a80 <_svfiprintf_r+0x1e8>)
 80179ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80179f2:	2206      	movs	r2, #6
 80179f4:	f7e8 fc8c 	bl	8000310 <memchr>
 80179f8:	2800      	cmp	r0, #0
 80179fa:	d036      	beq.n	8017a6a <_svfiprintf_r+0x1d2>
 80179fc:	4b21      	ldr	r3, [pc, #132]	@ (8017a84 <_svfiprintf_r+0x1ec>)
 80179fe:	bb1b      	cbnz	r3, 8017a48 <_svfiprintf_r+0x1b0>
 8017a00:	9b03      	ldr	r3, [sp, #12]
 8017a02:	3307      	adds	r3, #7
 8017a04:	f023 0307 	bic.w	r3, r3, #7
 8017a08:	3308      	adds	r3, #8
 8017a0a:	9303      	str	r3, [sp, #12]
 8017a0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017a0e:	4433      	add	r3, r6
 8017a10:	9309      	str	r3, [sp, #36]	@ 0x24
 8017a12:	e76a      	b.n	80178ea <_svfiprintf_r+0x52>
 8017a14:	fb0c 3202 	mla	r2, ip, r2, r3
 8017a18:	460c      	mov	r4, r1
 8017a1a:	2001      	movs	r0, #1
 8017a1c:	e7a8      	b.n	8017970 <_svfiprintf_r+0xd8>
 8017a1e:	2300      	movs	r3, #0
 8017a20:	3401      	adds	r4, #1
 8017a22:	9305      	str	r3, [sp, #20]
 8017a24:	4619      	mov	r1, r3
 8017a26:	f04f 0c0a 	mov.w	ip, #10
 8017a2a:	4620      	mov	r0, r4
 8017a2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017a30:	3a30      	subs	r2, #48	@ 0x30
 8017a32:	2a09      	cmp	r2, #9
 8017a34:	d903      	bls.n	8017a3e <_svfiprintf_r+0x1a6>
 8017a36:	2b00      	cmp	r3, #0
 8017a38:	d0c6      	beq.n	80179c8 <_svfiprintf_r+0x130>
 8017a3a:	9105      	str	r1, [sp, #20]
 8017a3c:	e7c4      	b.n	80179c8 <_svfiprintf_r+0x130>
 8017a3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8017a42:	4604      	mov	r4, r0
 8017a44:	2301      	movs	r3, #1
 8017a46:	e7f0      	b.n	8017a2a <_svfiprintf_r+0x192>
 8017a48:	ab03      	add	r3, sp, #12
 8017a4a:	9300      	str	r3, [sp, #0]
 8017a4c:	462a      	mov	r2, r5
 8017a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8017a88 <_svfiprintf_r+0x1f0>)
 8017a50:	a904      	add	r1, sp, #16
 8017a52:	4638      	mov	r0, r7
 8017a54:	f7fc fc90 	bl	8014378 <_printf_float>
 8017a58:	1c42      	adds	r2, r0, #1
 8017a5a:	4606      	mov	r6, r0
 8017a5c:	d1d6      	bne.n	8017a0c <_svfiprintf_r+0x174>
 8017a5e:	89ab      	ldrh	r3, [r5, #12]
 8017a60:	065b      	lsls	r3, r3, #25
 8017a62:	f53f af2d 	bmi.w	80178c0 <_svfiprintf_r+0x28>
 8017a66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017a68:	e72c      	b.n	80178c4 <_svfiprintf_r+0x2c>
 8017a6a:	ab03      	add	r3, sp, #12
 8017a6c:	9300      	str	r3, [sp, #0]
 8017a6e:	462a      	mov	r2, r5
 8017a70:	4b05      	ldr	r3, [pc, #20]	@ (8017a88 <_svfiprintf_r+0x1f0>)
 8017a72:	a904      	add	r1, sp, #16
 8017a74:	4638      	mov	r0, r7
 8017a76:	f7fc ff07 	bl	8014888 <_printf_i>
 8017a7a:	e7ed      	b.n	8017a58 <_svfiprintf_r+0x1c0>
 8017a7c:	08018ee9 	.word	0x08018ee9
 8017a80:	08018ef3 	.word	0x08018ef3
 8017a84:	08014379 	.word	0x08014379
 8017a88:	080177e1 	.word	0x080177e1
 8017a8c:	08018eef 	.word	0x08018eef

08017a90 <__sfputc_r>:
 8017a90:	6893      	ldr	r3, [r2, #8]
 8017a92:	3b01      	subs	r3, #1
 8017a94:	2b00      	cmp	r3, #0
 8017a96:	b410      	push	{r4}
 8017a98:	6093      	str	r3, [r2, #8]
 8017a9a:	da08      	bge.n	8017aae <__sfputc_r+0x1e>
 8017a9c:	6994      	ldr	r4, [r2, #24]
 8017a9e:	42a3      	cmp	r3, r4
 8017aa0:	db01      	blt.n	8017aa6 <__sfputc_r+0x16>
 8017aa2:	290a      	cmp	r1, #10
 8017aa4:	d103      	bne.n	8017aae <__sfputc_r+0x1e>
 8017aa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017aaa:	f7fd bbae 	b.w	801520a <__swbuf_r>
 8017aae:	6813      	ldr	r3, [r2, #0]
 8017ab0:	1c58      	adds	r0, r3, #1
 8017ab2:	6010      	str	r0, [r2, #0]
 8017ab4:	7019      	strb	r1, [r3, #0]
 8017ab6:	4608      	mov	r0, r1
 8017ab8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017abc:	4770      	bx	lr

08017abe <__sfputs_r>:
 8017abe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ac0:	4606      	mov	r6, r0
 8017ac2:	460f      	mov	r7, r1
 8017ac4:	4614      	mov	r4, r2
 8017ac6:	18d5      	adds	r5, r2, r3
 8017ac8:	42ac      	cmp	r4, r5
 8017aca:	d101      	bne.n	8017ad0 <__sfputs_r+0x12>
 8017acc:	2000      	movs	r0, #0
 8017ace:	e007      	b.n	8017ae0 <__sfputs_r+0x22>
 8017ad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017ad4:	463a      	mov	r2, r7
 8017ad6:	4630      	mov	r0, r6
 8017ad8:	f7ff ffda 	bl	8017a90 <__sfputc_r>
 8017adc:	1c43      	adds	r3, r0, #1
 8017ade:	d1f3      	bne.n	8017ac8 <__sfputs_r+0xa>
 8017ae0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017ae4 <_vfiprintf_r>:
 8017ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ae8:	460d      	mov	r5, r1
 8017aea:	b09d      	sub	sp, #116	@ 0x74
 8017aec:	4614      	mov	r4, r2
 8017aee:	4698      	mov	r8, r3
 8017af0:	4606      	mov	r6, r0
 8017af2:	b118      	cbz	r0, 8017afc <_vfiprintf_r+0x18>
 8017af4:	6a03      	ldr	r3, [r0, #32]
 8017af6:	b90b      	cbnz	r3, 8017afc <_vfiprintf_r+0x18>
 8017af8:	f7fd fa7e 	bl	8014ff8 <__sinit>
 8017afc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017afe:	07d9      	lsls	r1, r3, #31
 8017b00:	d405      	bmi.n	8017b0e <_vfiprintf_r+0x2a>
 8017b02:	89ab      	ldrh	r3, [r5, #12]
 8017b04:	059a      	lsls	r2, r3, #22
 8017b06:	d402      	bmi.n	8017b0e <_vfiprintf_r+0x2a>
 8017b08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017b0a:	f7fd fc90 	bl	801542e <__retarget_lock_acquire_recursive>
 8017b0e:	89ab      	ldrh	r3, [r5, #12]
 8017b10:	071b      	lsls	r3, r3, #28
 8017b12:	d501      	bpl.n	8017b18 <_vfiprintf_r+0x34>
 8017b14:	692b      	ldr	r3, [r5, #16]
 8017b16:	b99b      	cbnz	r3, 8017b40 <_vfiprintf_r+0x5c>
 8017b18:	4629      	mov	r1, r5
 8017b1a:	4630      	mov	r0, r6
 8017b1c:	f7fd fbb4 	bl	8015288 <__swsetup_r>
 8017b20:	b170      	cbz	r0, 8017b40 <_vfiprintf_r+0x5c>
 8017b22:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017b24:	07dc      	lsls	r4, r3, #31
 8017b26:	d504      	bpl.n	8017b32 <_vfiprintf_r+0x4e>
 8017b28:	f04f 30ff 	mov.w	r0, #4294967295
 8017b2c:	b01d      	add	sp, #116	@ 0x74
 8017b2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017b32:	89ab      	ldrh	r3, [r5, #12]
 8017b34:	0598      	lsls	r0, r3, #22
 8017b36:	d4f7      	bmi.n	8017b28 <_vfiprintf_r+0x44>
 8017b38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017b3a:	f7fd fc79 	bl	8015430 <__retarget_lock_release_recursive>
 8017b3e:	e7f3      	b.n	8017b28 <_vfiprintf_r+0x44>
 8017b40:	2300      	movs	r3, #0
 8017b42:	9309      	str	r3, [sp, #36]	@ 0x24
 8017b44:	2320      	movs	r3, #32
 8017b46:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8017b4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8017b4e:	2330      	movs	r3, #48	@ 0x30
 8017b50:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017d00 <_vfiprintf_r+0x21c>
 8017b54:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8017b58:	f04f 0901 	mov.w	r9, #1
 8017b5c:	4623      	mov	r3, r4
 8017b5e:	469a      	mov	sl, r3
 8017b60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017b64:	b10a      	cbz	r2, 8017b6a <_vfiprintf_r+0x86>
 8017b66:	2a25      	cmp	r2, #37	@ 0x25
 8017b68:	d1f9      	bne.n	8017b5e <_vfiprintf_r+0x7a>
 8017b6a:	ebba 0b04 	subs.w	fp, sl, r4
 8017b6e:	d00b      	beq.n	8017b88 <_vfiprintf_r+0xa4>
 8017b70:	465b      	mov	r3, fp
 8017b72:	4622      	mov	r2, r4
 8017b74:	4629      	mov	r1, r5
 8017b76:	4630      	mov	r0, r6
 8017b78:	f7ff ffa1 	bl	8017abe <__sfputs_r>
 8017b7c:	3001      	adds	r0, #1
 8017b7e:	f000 80a7 	beq.w	8017cd0 <_vfiprintf_r+0x1ec>
 8017b82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017b84:	445a      	add	r2, fp
 8017b86:	9209      	str	r2, [sp, #36]	@ 0x24
 8017b88:	f89a 3000 	ldrb.w	r3, [sl]
 8017b8c:	2b00      	cmp	r3, #0
 8017b8e:	f000 809f 	beq.w	8017cd0 <_vfiprintf_r+0x1ec>
 8017b92:	2300      	movs	r3, #0
 8017b94:	f04f 32ff 	mov.w	r2, #4294967295
 8017b98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017b9c:	f10a 0a01 	add.w	sl, sl, #1
 8017ba0:	9304      	str	r3, [sp, #16]
 8017ba2:	9307      	str	r3, [sp, #28]
 8017ba4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8017ba8:	931a      	str	r3, [sp, #104]	@ 0x68
 8017baa:	4654      	mov	r4, sl
 8017bac:	2205      	movs	r2, #5
 8017bae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017bb2:	4853      	ldr	r0, [pc, #332]	@ (8017d00 <_vfiprintf_r+0x21c>)
 8017bb4:	f7e8 fbac 	bl	8000310 <memchr>
 8017bb8:	9a04      	ldr	r2, [sp, #16]
 8017bba:	b9d8      	cbnz	r0, 8017bf4 <_vfiprintf_r+0x110>
 8017bbc:	06d1      	lsls	r1, r2, #27
 8017bbe:	bf44      	itt	mi
 8017bc0:	2320      	movmi	r3, #32
 8017bc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017bc6:	0713      	lsls	r3, r2, #28
 8017bc8:	bf44      	itt	mi
 8017bca:	232b      	movmi	r3, #43	@ 0x2b
 8017bcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8017bd0:	f89a 3000 	ldrb.w	r3, [sl]
 8017bd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8017bd6:	d015      	beq.n	8017c04 <_vfiprintf_r+0x120>
 8017bd8:	9a07      	ldr	r2, [sp, #28]
 8017bda:	4654      	mov	r4, sl
 8017bdc:	2000      	movs	r0, #0
 8017bde:	f04f 0c0a 	mov.w	ip, #10
 8017be2:	4621      	mov	r1, r4
 8017be4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017be8:	3b30      	subs	r3, #48	@ 0x30
 8017bea:	2b09      	cmp	r3, #9
 8017bec:	d94b      	bls.n	8017c86 <_vfiprintf_r+0x1a2>
 8017bee:	b1b0      	cbz	r0, 8017c1e <_vfiprintf_r+0x13a>
 8017bf0:	9207      	str	r2, [sp, #28]
 8017bf2:	e014      	b.n	8017c1e <_vfiprintf_r+0x13a>
 8017bf4:	eba0 0308 	sub.w	r3, r0, r8
 8017bf8:	fa09 f303 	lsl.w	r3, r9, r3
 8017bfc:	4313      	orrs	r3, r2
 8017bfe:	9304      	str	r3, [sp, #16]
 8017c00:	46a2      	mov	sl, r4
 8017c02:	e7d2      	b.n	8017baa <_vfiprintf_r+0xc6>
 8017c04:	9b03      	ldr	r3, [sp, #12]
 8017c06:	1d19      	adds	r1, r3, #4
 8017c08:	681b      	ldr	r3, [r3, #0]
 8017c0a:	9103      	str	r1, [sp, #12]
 8017c0c:	2b00      	cmp	r3, #0
 8017c0e:	bfbb      	ittet	lt
 8017c10:	425b      	neglt	r3, r3
 8017c12:	f042 0202 	orrlt.w	r2, r2, #2
 8017c16:	9307      	strge	r3, [sp, #28]
 8017c18:	9307      	strlt	r3, [sp, #28]
 8017c1a:	bfb8      	it	lt
 8017c1c:	9204      	strlt	r2, [sp, #16]
 8017c1e:	7823      	ldrb	r3, [r4, #0]
 8017c20:	2b2e      	cmp	r3, #46	@ 0x2e
 8017c22:	d10a      	bne.n	8017c3a <_vfiprintf_r+0x156>
 8017c24:	7863      	ldrb	r3, [r4, #1]
 8017c26:	2b2a      	cmp	r3, #42	@ 0x2a
 8017c28:	d132      	bne.n	8017c90 <_vfiprintf_r+0x1ac>
 8017c2a:	9b03      	ldr	r3, [sp, #12]
 8017c2c:	1d1a      	adds	r2, r3, #4
 8017c2e:	681b      	ldr	r3, [r3, #0]
 8017c30:	9203      	str	r2, [sp, #12]
 8017c32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8017c36:	3402      	adds	r4, #2
 8017c38:	9305      	str	r3, [sp, #20]
 8017c3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017d10 <_vfiprintf_r+0x22c>
 8017c3e:	7821      	ldrb	r1, [r4, #0]
 8017c40:	2203      	movs	r2, #3
 8017c42:	4650      	mov	r0, sl
 8017c44:	f7e8 fb64 	bl	8000310 <memchr>
 8017c48:	b138      	cbz	r0, 8017c5a <_vfiprintf_r+0x176>
 8017c4a:	9b04      	ldr	r3, [sp, #16]
 8017c4c:	eba0 000a 	sub.w	r0, r0, sl
 8017c50:	2240      	movs	r2, #64	@ 0x40
 8017c52:	4082      	lsls	r2, r0
 8017c54:	4313      	orrs	r3, r2
 8017c56:	3401      	adds	r4, #1
 8017c58:	9304      	str	r3, [sp, #16]
 8017c5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017c5e:	4829      	ldr	r0, [pc, #164]	@ (8017d04 <_vfiprintf_r+0x220>)
 8017c60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017c64:	2206      	movs	r2, #6
 8017c66:	f7e8 fb53 	bl	8000310 <memchr>
 8017c6a:	2800      	cmp	r0, #0
 8017c6c:	d03f      	beq.n	8017cee <_vfiprintf_r+0x20a>
 8017c6e:	4b26      	ldr	r3, [pc, #152]	@ (8017d08 <_vfiprintf_r+0x224>)
 8017c70:	bb1b      	cbnz	r3, 8017cba <_vfiprintf_r+0x1d6>
 8017c72:	9b03      	ldr	r3, [sp, #12]
 8017c74:	3307      	adds	r3, #7
 8017c76:	f023 0307 	bic.w	r3, r3, #7
 8017c7a:	3308      	adds	r3, #8
 8017c7c:	9303      	str	r3, [sp, #12]
 8017c7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017c80:	443b      	add	r3, r7
 8017c82:	9309      	str	r3, [sp, #36]	@ 0x24
 8017c84:	e76a      	b.n	8017b5c <_vfiprintf_r+0x78>
 8017c86:	fb0c 3202 	mla	r2, ip, r2, r3
 8017c8a:	460c      	mov	r4, r1
 8017c8c:	2001      	movs	r0, #1
 8017c8e:	e7a8      	b.n	8017be2 <_vfiprintf_r+0xfe>
 8017c90:	2300      	movs	r3, #0
 8017c92:	3401      	adds	r4, #1
 8017c94:	9305      	str	r3, [sp, #20]
 8017c96:	4619      	mov	r1, r3
 8017c98:	f04f 0c0a 	mov.w	ip, #10
 8017c9c:	4620      	mov	r0, r4
 8017c9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017ca2:	3a30      	subs	r2, #48	@ 0x30
 8017ca4:	2a09      	cmp	r2, #9
 8017ca6:	d903      	bls.n	8017cb0 <_vfiprintf_r+0x1cc>
 8017ca8:	2b00      	cmp	r3, #0
 8017caa:	d0c6      	beq.n	8017c3a <_vfiprintf_r+0x156>
 8017cac:	9105      	str	r1, [sp, #20]
 8017cae:	e7c4      	b.n	8017c3a <_vfiprintf_r+0x156>
 8017cb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8017cb4:	4604      	mov	r4, r0
 8017cb6:	2301      	movs	r3, #1
 8017cb8:	e7f0      	b.n	8017c9c <_vfiprintf_r+0x1b8>
 8017cba:	ab03      	add	r3, sp, #12
 8017cbc:	9300      	str	r3, [sp, #0]
 8017cbe:	462a      	mov	r2, r5
 8017cc0:	4b12      	ldr	r3, [pc, #72]	@ (8017d0c <_vfiprintf_r+0x228>)
 8017cc2:	a904      	add	r1, sp, #16
 8017cc4:	4630      	mov	r0, r6
 8017cc6:	f7fc fb57 	bl	8014378 <_printf_float>
 8017cca:	4607      	mov	r7, r0
 8017ccc:	1c78      	adds	r0, r7, #1
 8017cce:	d1d6      	bne.n	8017c7e <_vfiprintf_r+0x19a>
 8017cd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017cd2:	07d9      	lsls	r1, r3, #31
 8017cd4:	d405      	bmi.n	8017ce2 <_vfiprintf_r+0x1fe>
 8017cd6:	89ab      	ldrh	r3, [r5, #12]
 8017cd8:	059a      	lsls	r2, r3, #22
 8017cda:	d402      	bmi.n	8017ce2 <_vfiprintf_r+0x1fe>
 8017cdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8017cde:	f7fd fba7 	bl	8015430 <__retarget_lock_release_recursive>
 8017ce2:	89ab      	ldrh	r3, [r5, #12]
 8017ce4:	065b      	lsls	r3, r3, #25
 8017ce6:	f53f af1f 	bmi.w	8017b28 <_vfiprintf_r+0x44>
 8017cea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017cec:	e71e      	b.n	8017b2c <_vfiprintf_r+0x48>
 8017cee:	ab03      	add	r3, sp, #12
 8017cf0:	9300      	str	r3, [sp, #0]
 8017cf2:	462a      	mov	r2, r5
 8017cf4:	4b05      	ldr	r3, [pc, #20]	@ (8017d0c <_vfiprintf_r+0x228>)
 8017cf6:	a904      	add	r1, sp, #16
 8017cf8:	4630      	mov	r0, r6
 8017cfa:	f7fc fdc5 	bl	8014888 <_printf_i>
 8017cfe:	e7e4      	b.n	8017cca <_vfiprintf_r+0x1e6>
 8017d00:	08018ee9 	.word	0x08018ee9
 8017d04:	08018ef3 	.word	0x08018ef3
 8017d08:	08014379 	.word	0x08014379
 8017d0c:	08017abf 	.word	0x08017abf
 8017d10:	08018eef 	.word	0x08018eef

08017d14 <__sflush_r>:
 8017d14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8017d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017d1c:	0716      	lsls	r6, r2, #28
 8017d1e:	4605      	mov	r5, r0
 8017d20:	460c      	mov	r4, r1
 8017d22:	d454      	bmi.n	8017dce <__sflush_r+0xba>
 8017d24:	684b      	ldr	r3, [r1, #4]
 8017d26:	2b00      	cmp	r3, #0
 8017d28:	dc02      	bgt.n	8017d30 <__sflush_r+0x1c>
 8017d2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	dd48      	ble.n	8017dc2 <__sflush_r+0xae>
 8017d30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017d32:	2e00      	cmp	r6, #0
 8017d34:	d045      	beq.n	8017dc2 <__sflush_r+0xae>
 8017d36:	2300      	movs	r3, #0
 8017d38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017d3c:	682f      	ldr	r7, [r5, #0]
 8017d3e:	6a21      	ldr	r1, [r4, #32]
 8017d40:	602b      	str	r3, [r5, #0]
 8017d42:	d030      	beq.n	8017da6 <__sflush_r+0x92>
 8017d44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8017d46:	89a3      	ldrh	r3, [r4, #12]
 8017d48:	0759      	lsls	r1, r3, #29
 8017d4a:	d505      	bpl.n	8017d58 <__sflush_r+0x44>
 8017d4c:	6863      	ldr	r3, [r4, #4]
 8017d4e:	1ad2      	subs	r2, r2, r3
 8017d50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017d52:	b10b      	cbz	r3, 8017d58 <__sflush_r+0x44>
 8017d54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8017d56:	1ad2      	subs	r2, r2, r3
 8017d58:	2300      	movs	r3, #0
 8017d5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017d5c:	6a21      	ldr	r1, [r4, #32]
 8017d5e:	4628      	mov	r0, r5
 8017d60:	47b0      	blx	r6
 8017d62:	1c43      	adds	r3, r0, #1
 8017d64:	89a3      	ldrh	r3, [r4, #12]
 8017d66:	d106      	bne.n	8017d76 <__sflush_r+0x62>
 8017d68:	6829      	ldr	r1, [r5, #0]
 8017d6a:	291d      	cmp	r1, #29
 8017d6c:	d82b      	bhi.n	8017dc6 <__sflush_r+0xb2>
 8017d6e:	4a2a      	ldr	r2, [pc, #168]	@ (8017e18 <__sflush_r+0x104>)
 8017d70:	410a      	asrs	r2, r1
 8017d72:	07d6      	lsls	r6, r2, #31
 8017d74:	d427      	bmi.n	8017dc6 <__sflush_r+0xb2>
 8017d76:	2200      	movs	r2, #0
 8017d78:	6062      	str	r2, [r4, #4]
 8017d7a:	04d9      	lsls	r1, r3, #19
 8017d7c:	6922      	ldr	r2, [r4, #16]
 8017d7e:	6022      	str	r2, [r4, #0]
 8017d80:	d504      	bpl.n	8017d8c <__sflush_r+0x78>
 8017d82:	1c42      	adds	r2, r0, #1
 8017d84:	d101      	bne.n	8017d8a <__sflush_r+0x76>
 8017d86:	682b      	ldr	r3, [r5, #0]
 8017d88:	b903      	cbnz	r3, 8017d8c <__sflush_r+0x78>
 8017d8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8017d8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8017d8e:	602f      	str	r7, [r5, #0]
 8017d90:	b1b9      	cbz	r1, 8017dc2 <__sflush_r+0xae>
 8017d92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8017d96:	4299      	cmp	r1, r3
 8017d98:	d002      	beq.n	8017da0 <__sflush_r+0x8c>
 8017d9a:	4628      	mov	r0, r5
 8017d9c:	f7fe f93e 	bl	801601c <_free_r>
 8017da0:	2300      	movs	r3, #0
 8017da2:	6363      	str	r3, [r4, #52]	@ 0x34
 8017da4:	e00d      	b.n	8017dc2 <__sflush_r+0xae>
 8017da6:	2301      	movs	r3, #1
 8017da8:	4628      	mov	r0, r5
 8017daa:	47b0      	blx	r6
 8017dac:	4602      	mov	r2, r0
 8017dae:	1c50      	adds	r0, r2, #1
 8017db0:	d1c9      	bne.n	8017d46 <__sflush_r+0x32>
 8017db2:	682b      	ldr	r3, [r5, #0]
 8017db4:	2b00      	cmp	r3, #0
 8017db6:	d0c6      	beq.n	8017d46 <__sflush_r+0x32>
 8017db8:	2b1d      	cmp	r3, #29
 8017dba:	d001      	beq.n	8017dc0 <__sflush_r+0xac>
 8017dbc:	2b16      	cmp	r3, #22
 8017dbe:	d11e      	bne.n	8017dfe <__sflush_r+0xea>
 8017dc0:	602f      	str	r7, [r5, #0]
 8017dc2:	2000      	movs	r0, #0
 8017dc4:	e022      	b.n	8017e0c <__sflush_r+0xf8>
 8017dc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017dca:	b21b      	sxth	r3, r3
 8017dcc:	e01b      	b.n	8017e06 <__sflush_r+0xf2>
 8017dce:	690f      	ldr	r7, [r1, #16]
 8017dd0:	2f00      	cmp	r7, #0
 8017dd2:	d0f6      	beq.n	8017dc2 <__sflush_r+0xae>
 8017dd4:	0793      	lsls	r3, r2, #30
 8017dd6:	680e      	ldr	r6, [r1, #0]
 8017dd8:	bf08      	it	eq
 8017dda:	694b      	ldreq	r3, [r1, #20]
 8017ddc:	600f      	str	r7, [r1, #0]
 8017dde:	bf18      	it	ne
 8017de0:	2300      	movne	r3, #0
 8017de2:	eba6 0807 	sub.w	r8, r6, r7
 8017de6:	608b      	str	r3, [r1, #8]
 8017de8:	f1b8 0f00 	cmp.w	r8, #0
 8017dec:	dde9      	ble.n	8017dc2 <__sflush_r+0xae>
 8017dee:	6a21      	ldr	r1, [r4, #32]
 8017df0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017df2:	4643      	mov	r3, r8
 8017df4:	463a      	mov	r2, r7
 8017df6:	4628      	mov	r0, r5
 8017df8:	47b0      	blx	r6
 8017dfa:	2800      	cmp	r0, #0
 8017dfc:	dc08      	bgt.n	8017e10 <__sflush_r+0xfc>
 8017dfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017e02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017e06:	81a3      	strh	r3, [r4, #12]
 8017e08:	f04f 30ff 	mov.w	r0, #4294967295
 8017e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e10:	4407      	add	r7, r0
 8017e12:	eba8 0800 	sub.w	r8, r8, r0
 8017e16:	e7e7      	b.n	8017de8 <__sflush_r+0xd4>
 8017e18:	dfbffffe 	.word	0xdfbffffe

08017e1c <_fflush_r>:
 8017e1c:	b538      	push	{r3, r4, r5, lr}
 8017e1e:	690b      	ldr	r3, [r1, #16]
 8017e20:	4605      	mov	r5, r0
 8017e22:	460c      	mov	r4, r1
 8017e24:	b913      	cbnz	r3, 8017e2c <_fflush_r+0x10>
 8017e26:	2500      	movs	r5, #0
 8017e28:	4628      	mov	r0, r5
 8017e2a:	bd38      	pop	{r3, r4, r5, pc}
 8017e2c:	b118      	cbz	r0, 8017e36 <_fflush_r+0x1a>
 8017e2e:	6a03      	ldr	r3, [r0, #32]
 8017e30:	b90b      	cbnz	r3, 8017e36 <_fflush_r+0x1a>
 8017e32:	f7fd f8e1 	bl	8014ff8 <__sinit>
 8017e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017e3a:	2b00      	cmp	r3, #0
 8017e3c:	d0f3      	beq.n	8017e26 <_fflush_r+0xa>
 8017e3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017e40:	07d0      	lsls	r0, r2, #31
 8017e42:	d404      	bmi.n	8017e4e <_fflush_r+0x32>
 8017e44:	0599      	lsls	r1, r3, #22
 8017e46:	d402      	bmi.n	8017e4e <_fflush_r+0x32>
 8017e48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017e4a:	f7fd faf0 	bl	801542e <__retarget_lock_acquire_recursive>
 8017e4e:	4628      	mov	r0, r5
 8017e50:	4621      	mov	r1, r4
 8017e52:	f7ff ff5f 	bl	8017d14 <__sflush_r>
 8017e56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8017e58:	07da      	lsls	r2, r3, #31
 8017e5a:	4605      	mov	r5, r0
 8017e5c:	d4e4      	bmi.n	8017e28 <_fflush_r+0xc>
 8017e5e:	89a3      	ldrh	r3, [r4, #12]
 8017e60:	059b      	lsls	r3, r3, #22
 8017e62:	d4e1      	bmi.n	8017e28 <_fflush_r+0xc>
 8017e64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8017e66:	f7fd fae3 	bl	8015430 <__retarget_lock_release_recursive>
 8017e6a:	e7dd      	b.n	8017e28 <_fflush_r+0xc>

08017e6c <__swhatbuf_r>:
 8017e6c:	b570      	push	{r4, r5, r6, lr}
 8017e6e:	460c      	mov	r4, r1
 8017e70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017e74:	2900      	cmp	r1, #0
 8017e76:	b096      	sub	sp, #88	@ 0x58
 8017e78:	4615      	mov	r5, r2
 8017e7a:	461e      	mov	r6, r3
 8017e7c:	da0d      	bge.n	8017e9a <__swhatbuf_r+0x2e>
 8017e7e:	89a3      	ldrh	r3, [r4, #12]
 8017e80:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8017e84:	f04f 0100 	mov.w	r1, #0
 8017e88:	bf14      	ite	ne
 8017e8a:	2340      	movne	r3, #64	@ 0x40
 8017e8c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8017e90:	2000      	movs	r0, #0
 8017e92:	6031      	str	r1, [r6, #0]
 8017e94:	602b      	str	r3, [r5, #0]
 8017e96:	b016      	add	sp, #88	@ 0x58
 8017e98:	bd70      	pop	{r4, r5, r6, pc}
 8017e9a:	466a      	mov	r2, sp
 8017e9c:	f000 f874 	bl	8017f88 <_fstat_r>
 8017ea0:	2800      	cmp	r0, #0
 8017ea2:	dbec      	blt.n	8017e7e <__swhatbuf_r+0x12>
 8017ea4:	9901      	ldr	r1, [sp, #4]
 8017ea6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8017eaa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8017eae:	4259      	negs	r1, r3
 8017eb0:	4159      	adcs	r1, r3
 8017eb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8017eb6:	e7eb      	b.n	8017e90 <__swhatbuf_r+0x24>

08017eb8 <__smakebuf_r>:
 8017eb8:	898b      	ldrh	r3, [r1, #12]
 8017eba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017ebc:	079d      	lsls	r5, r3, #30
 8017ebe:	4606      	mov	r6, r0
 8017ec0:	460c      	mov	r4, r1
 8017ec2:	d507      	bpl.n	8017ed4 <__smakebuf_r+0x1c>
 8017ec4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017ec8:	6023      	str	r3, [r4, #0]
 8017eca:	6123      	str	r3, [r4, #16]
 8017ecc:	2301      	movs	r3, #1
 8017ece:	6163      	str	r3, [r4, #20]
 8017ed0:	b003      	add	sp, #12
 8017ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017ed4:	ab01      	add	r3, sp, #4
 8017ed6:	466a      	mov	r2, sp
 8017ed8:	f7ff ffc8 	bl	8017e6c <__swhatbuf_r>
 8017edc:	9f00      	ldr	r7, [sp, #0]
 8017ede:	4605      	mov	r5, r0
 8017ee0:	4639      	mov	r1, r7
 8017ee2:	4630      	mov	r0, r6
 8017ee4:	f7fe f90e 	bl	8016104 <_malloc_r>
 8017ee8:	b948      	cbnz	r0, 8017efe <__smakebuf_r+0x46>
 8017eea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017eee:	059a      	lsls	r2, r3, #22
 8017ef0:	d4ee      	bmi.n	8017ed0 <__smakebuf_r+0x18>
 8017ef2:	f023 0303 	bic.w	r3, r3, #3
 8017ef6:	f043 0302 	orr.w	r3, r3, #2
 8017efa:	81a3      	strh	r3, [r4, #12]
 8017efc:	e7e2      	b.n	8017ec4 <__smakebuf_r+0xc>
 8017efe:	89a3      	ldrh	r3, [r4, #12]
 8017f00:	6020      	str	r0, [r4, #0]
 8017f02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017f06:	81a3      	strh	r3, [r4, #12]
 8017f08:	9b01      	ldr	r3, [sp, #4]
 8017f0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017f0e:	b15b      	cbz	r3, 8017f28 <__smakebuf_r+0x70>
 8017f10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017f14:	4630      	mov	r0, r6
 8017f16:	f000 f849 	bl	8017fac <_isatty_r>
 8017f1a:	b128      	cbz	r0, 8017f28 <__smakebuf_r+0x70>
 8017f1c:	89a3      	ldrh	r3, [r4, #12]
 8017f1e:	f023 0303 	bic.w	r3, r3, #3
 8017f22:	f043 0301 	orr.w	r3, r3, #1
 8017f26:	81a3      	strh	r3, [r4, #12]
 8017f28:	89a3      	ldrh	r3, [r4, #12]
 8017f2a:	431d      	orrs	r5, r3
 8017f2c:	81a5      	strh	r5, [r4, #12]
 8017f2e:	e7cf      	b.n	8017ed0 <__smakebuf_r+0x18>

08017f30 <memmove>:
 8017f30:	4288      	cmp	r0, r1
 8017f32:	b510      	push	{r4, lr}
 8017f34:	eb01 0402 	add.w	r4, r1, r2
 8017f38:	d902      	bls.n	8017f40 <memmove+0x10>
 8017f3a:	4284      	cmp	r4, r0
 8017f3c:	4623      	mov	r3, r4
 8017f3e:	d807      	bhi.n	8017f50 <memmove+0x20>
 8017f40:	1e43      	subs	r3, r0, #1
 8017f42:	42a1      	cmp	r1, r4
 8017f44:	d008      	beq.n	8017f58 <memmove+0x28>
 8017f46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017f4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017f4e:	e7f8      	b.n	8017f42 <memmove+0x12>
 8017f50:	4402      	add	r2, r0
 8017f52:	4601      	mov	r1, r0
 8017f54:	428a      	cmp	r2, r1
 8017f56:	d100      	bne.n	8017f5a <memmove+0x2a>
 8017f58:	bd10      	pop	{r4, pc}
 8017f5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017f5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017f62:	e7f7      	b.n	8017f54 <memmove+0x24>

08017f64 <strncmp>:
 8017f64:	b510      	push	{r4, lr}
 8017f66:	b16a      	cbz	r2, 8017f84 <strncmp+0x20>
 8017f68:	3901      	subs	r1, #1
 8017f6a:	1884      	adds	r4, r0, r2
 8017f6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017f70:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8017f74:	429a      	cmp	r2, r3
 8017f76:	d103      	bne.n	8017f80 <strncmp+0x1c>
 8017f78:	42a0      	cmp	r0, r4
 8017f7a:	d001      	beq.n	8017f80 <strncmp+0x1c>
 8017f7c:	2a00      	cmp	r2, #0
 8017f7e:	d1f5      	bne.n	8017f6c <strncmp+0x8>
 8017f80:	1ad0      	subs	r0, r2, r3
 8017f82:	bd10      	pop	{r4, pc}
 8017f84:	4610      	mov	r0, r2
 8017f86:	e7fc      	b.n	8017f82 <strncmp+0x1e>

08017f88 <_fstat_r>:
 8017f88:	b538      	push	{r3, r4, r5, lr}
 8017f8a:	4d07      	ldr	r5, [pc, #28]	@ (8017fa8 <_fstat_r+0x20>)
 8017f8c:	2300      	movs	r3, #0
 8017f8e:	4604      	mov	r4, r0
 8017f90:	4608      	mov	r0, r1
 8017f92:	4611      	mov	r1, r2
 8017f94:	602b      	str	r3, [r5, #0]
 8017f96:	f7ef fb61 	bl	800765c <_fstat>
 8017f9a:	1c43      	adds	r3, r0, #1
 8017f9c:	d102      	bne.n	8017fa4 <_fstat_r+0x1c>
 8017f9e:	682b      	ldr	r3, [r5, #0]
 8017fa0:	b103      	cbz	r3, 8017fa4 <_fstat_r+0x1c>
 8017fa2:	6023      	str	r3, [r4, #0]
 8017fa4:	bd38      	pop	{r3, r4, r5, pc}
 8017fa6:	bf00      	nop
 8017fa8:	24001be8 	.word	0x24001be8

08017fac <_isatty_r>:
 8017fac:	b538      	push	{r3, r4, r5, lr}
 8017fae:	4d06      	ldr	r5, [pc, #24]	@ (8017fc8 <_isatty_r+0x1c>)
 8017fb0:	2300      	movs	r3, #0
 8017fb2:	4604      	mov	r4, r0
 8017fb4:	4608      	mov	r0, r1
 8017fb6:	602b      	str	r3, [r5, #0]
 8017fb8:	f7ef fb60 	bl	800767c <_isatty>
 8017fbc:	1c43      	adds	r3, r0, #1
 8017fbe:	d102      	bne.n	8017fc6 <_isatty_r+0x1a>
 8017fc0:	682b      	ldr	r3, [r5, #0]
 8017fc2:	b103      	cbz	r3, 8017fc6 <_isatty_r+0x1a>
 8017fc4:	6023      	str	r3, [r4, #0]
 8017fc6:	bd38      	pop	{r3, r4, r5, pc}
 8017fc8:	24001be8 	.word	0x24001be8

08017fcc <_sbrk_r>:
 8017fcc:	b538      	push	{r3, r4, r5, lr}
 8017fce:	4d06      	ldr	r5, [pc, #24]	@ (8017fe8 <_sbrk_r+0x1c>)
 8017fd0:	2300      	movs	r3, #0
 8017fd2:	4604      	mov	r4, r0
 8017fd4:	4608      	mov	r0, r1
 8017fd6:	602b      	str	r3, [r5, #0]
 8017fd8:	f7ef fb68 	bl	80076ac <_sbrk>
 8017fdc:	1c43      	adds	r3, r0, #1
 8017fde:	d102      	bne.n	8017fe6 <_sbrk_r+0x1a>
 8017fe0:	682b      	ldr	r3, [r5, #0]
 8017fe2:	b103      	cbz	r3, 8017fe6 <_sbrk_r+0x1a>
 8017fe4:	6023      	str	r3, [r4, #0]
 8017fe6:	bd38      	pop	{r3, r4, r5, pc}
 8017fe8:	24001be8 	.word	0x24001be8
 8017fec:	00000000 	.word	0x00000000

08017ff0 <nan>:
 8017ff0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8017ff8 <nan+0x8>
 8017ff4:	4770      	bx	lr
 8017ff6:	bf00      	nop
 8017ff8:	00000000 	.word	0x00000000
 8017ffc:	7ff80000 	.word	0x7ff80000

08018000 <__assert_func>:
 8018000:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018002:	4614      	mov	r4, r2
 8018004:	461a      	mov	r2, r3
 8018006:	4b09      	ldr	r3, [pc, #36]	@ (801802c <__assert_func+0x2c>)
 8018008:	681b      	ldr	r3, [r3, #0]
 801800a:	4605      	mov	r5, r0
 801800c:	68d8      	ldr	r0, [r3, #12]
 801800e:	b954      	cbnz	r4, 8018026 <__assert_func+0x26>
 8018010:	4b07      	ldr	r3, [pc, #28]	@ (8018030 <__assert_func+0x30>)
 8018012:	461c      	mov	r4, r3
 8018014:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8018018:	9100      	str	r1, [sp, #0]
 801801a:	462b      	mov	r3, r5
 801801c:	4905      	ldr	r1, [pc, #20]	@ (8018034 <__assert_func+0x34>)
 801801e:	f000 fba7 	bl	8018770 <fiprintf>
 8018022:	f000 fbb7 	bl	8018794 <abort>
 8018026:	4b04      	ldr	r3, [pc, #16]	@ (8018038 <__assert_func+0x38>)
 8018028:	e7f4      	b.n	8018014 <__assert_func+0x14>
 801802a:	bf00      	nop
 801802c:	2400019c 	.word	0x2400019c
 8018030:	08018f3d 	.word	0x08018f3d
 8018034:	08018f0f 	.word	0x08018f0f
 8018038:	08018f02 	.word	0x08018f02

0801803c <_calloc_r>:
 801803c:	b570      	push	{r4, r5, r6, lr}
 801803e:	fba1 5402 	umull	r5, r4, r1, r2
 8018042:	b93c      	cbnz	r4, 8018054 <_calloc_r+0x18>
 8018044:	4629      	mov	r1, r5
 8018046:	f7fe f85d 	bl	8016104 <_malloc_r>
 801804a:	4606      	mov	r6, r0
 801804c:	b928      	cbnz	r0, 801805a <_calloc_r+0x1e>
 801804e:	2600      	movs	r6, #0
 8018050:	4630      	mov	r0, r6
 8018052:	bd70      	pop	{r4, r5, r6, pc}
 8018054:	220c      	movs	r2, #12
 8018056:	6002      	str	r2, [r0, #0]
 8018058:	e7f9      	b.n	801804e <_calloc_r+0x12>
 801805a:	462a      	mov	r2, r5
 801805c:	4621      	mov	r1, r4
 801805e:	f7fd f969 	bl	8015334 <memset>
 8018062:	e7f5      	b.n	8018050 <_calloc_r+0x14>

08018064 <rshift>:
 8018064:	6903      	ldr	r3, [r0, #16]
 8018066:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801806a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801806e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8018072:	f100 0414 	add.w	r4, r0, #20
 8018076:	dd45      	ble.n	8018104 <rshift+0xa0>
 8018078:	f011 011f 	ands.w	r1, r1, #31
 801807c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018080:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8018084:	d10c      	bne.n	80180a0 <rshift+0x3c>
 8018086:	f100 0710 	add.w	r7, r0, #16
 801808a:	4629      	mov	r1, r5
 801808c:	42b1      	cmp	r1, r6
 801808e:	d334      	bcc.n	80180fa <rshift+0x96>
 8018090:	1a9b      	subs	r3, r3, r2
 8018092:	009b      	lsls	r3, r3, #2
 8018094:	1eea      	subs	r2, r5, #3
 8018096:	4296      	cmp	r6, r2
 8018098:	bf38      	it	cc
 801809a:	2300      	movcc	r3, #0
 801809c:	4423      	add	r3, r4
 801809e:	e015      	b.n	80180cc <rshift+0x68>
 80180a0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80180a4:	f1c1 0820 	rsb	r8, r1, #32
 80180a8:	40cf      	lsrs	r7, r1
 80180aa:	f105 0e04 	add.w	lr, r5, #4
 80180ae:	46a1      	mov	r9, r4
 80180b0:	4576      	cmp	r6, lr
 80180b2:	46f4      	mov	ip, lr
 80180b4:	d815      	bhi.n	80180e2 <rshift+0x7e>
 80180b6:	1a9a      	subs	r2, r3, r2
 80180b8:	0092      	lsls	r2, r2, #2
 80180ba:	3a04      	subs	r2, #4
 80180bc:	3501      	adds	r5, #1
 80180be:	42ae      	cmp	r6, r5
 80180c0:	bf38      	it	cc
 80180c2:	2200      	movcc	r2, #0
 80180c4:	18a3      	adds	r3, r4, r2
 80180c6:	50a7      	str	r7, [r4, r2]
 80180c8:	b107      	cbz	r7, 80180cc <rshift+0x68>
 80180ca:	3304      	adds	r3, #4
 80180cc:	1b1a      	subs	r2, r3, r4
 80180ce:	42a3      	cmp	r3, r4
 80180d0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80180d4:	bf08      	it	eq
 80180d6:	2300      	moveq	r3, #0
 80180d8:	6102      	str	r2, [r0, #16]
 80180da:	bf08      	it	eq
 80180dc:	6143      	streq	r3, [r0, #20]
 80180de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80180e2:	f8dc c000 	ldr.w	ip, [ip]
 80180e6:	fa0c fc08 	lsl.w	ip, ip, r8
 80180ea:	ea4c 0707 	orr.w	r7, ip, r7
 80180ee:	f849 7b04 	str.w	r7, [r9], #4
 80180f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80180f6:	40cf      	lsrs	r7, r1
 80180f8:	e7da      	b.n	80180b0 <rshift+0x4c>
 80180fa:	f851 cb04 	ldr.w	ip, [r1], #4
 80180fe:	f847 cf04 	str.w	ip, [r7, #4]!
 8018102:	e7c3      	b.n	801808c <rshift+0x28>
 8018104:	4623      	mov	r3, r4
 8018106:	e7e1      	b.n	80180cc <rshift+0x68>

08018108 <__hexdig_fun>:
 8018108:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801810c:	2b09      	cmp	r3, #9
 801810e:	d802      	bhi.n	8018116 <__hexdig_fun+0xe>
 8018110:	3820      	subs	r0, #32
 8018112:	b2c0      	uxtb	r0, r0
 8018114:	4770      	bx	lr
 8018116:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801811a:	2b05      	cmp	r3, #5
 801811c:	d801      	bhi.n	8018122 <__hexdig_fun+0x1a>
 801811e:	3847      	subs	r0, #71	@ 0x47
 8018120:	e7f7      	b.n	8018112 <__hexdig_fun+0xa>
 8018122:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8018126:	2b05      	cmp	r3, #5
 8018128:	d801      	bhi.n	801812e <__hexdig_fun+0x26>
 801812a:	3827      	subs	r0, #39	@ 0x27
 801812c:	e7f1      	b.n	8018112 <__hexdig_fun+0xa>
 801812e:	2000      	movs	r0, #0
 8018130:	4770      	bx	lr
	...

08018134 <__gethex>:
 8018134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018138:	b085      	sub	sp, #20
 801813a:	468a      	mov	sl, r1
 801813c:	9302      	str	r3, [sp, #8]
 801813e:	680b      	ldr	r3, [r1, #0]
 8018140:	9001      	str	r0, [sp, #4]
 8018142:	4690      	mov	r8, r2
 8018144:	1c9c      	adds	r4, r3, #2
 8018146:	46a1      	mov	r9, r4
 8018148:	f814 0b01 	ldrb.w	r0, [r4], #1
 801814c:	2830      	cmp	r0, #48	@ 0x30
 801814e:	d0fa      	beq.n	8018146 <__gethex+0x12>
 8018150:	eba9 0303 	sub.w	r3, r9, r3
 8018154:	f1a3 0b02 	sub.w	fp, r3, #2
 8018158:	f7ff ffd6 	bl	8018108 <__hexdig_fun>
 801815c:	4605      	mov	r5, r0
 801815e:	2800      	cmp	r0, #0
 8018160:	d168      	bne.n	8018234 <__gethex+0x100>
 8018162:	49a0      	ldr	r1, [pc, #640]	@ (80183e4 <__gethex+0x2b0>)
 8018164:	2201      	movs	r2, #1
 8018166:	4648      	mov	r0, r9
 8018168:	f7ff fefc 	bl	8017f64 <strncmp>
 801816c:	4607      	mov	r7, r0
 801816e:	2800      	cmp	r0, #0
 8018170:	d167      	bne.n	8018242 <__gethex+0x10e>
 8018172:	f899 0001 	ldrb.w	r0, [r9, #1]
 8018176:	4626      	mov	r6, r4
 8018178:	f7ff ffc6 	bl	8018108 <__hexdig_fun>
 801817c:	2800      	cmp	r0, #0
 801817e:	d062      	beq.n	8018246 <__gethex+0x112>
 8018180:	4623      	mov	r3, r4
 8018182:	7818      	ldrb	r0, [r3, #0]
 8018184:	2830      	cmp	r0, #48	@ 0x30
 8018186:	4699      	mov	r9, r3
 8018188:	f103 0301 	add.w	r3, r3, #1
 801818c:	d0f9      	beq.n	8018182 <__gethex+0x4e>
 801818e:	f7ff ffbb 	bl	8018108 <__hexdig_fun>
 8018192:	fab0 f580 	clz	r5, r0
 8018196:	096d      	lsrs	r5, r5, #5
 8018198:	f04f 0b01 	mov.w	fp, #1
 801819c:	464a      	mov	r2, r9
 801819e:	4616      	mov	r6, r2
 80181a0:	3201      	adds	r2, #1
 80181a2:	7830      	ldrb	r0, [r6, #0]
 80181a4:	f7ff ffb0 	bl	8018108 <__hexdig_fun>
 80181a8:	2800      	cmp	r0, #0
 80181aa:	d1f8      	bne.n	801819e <__gethex+0x6a>
 80181ac:	498d      	ldr	r1, [pc, #564]	@ (80183e4 <__gethex+0x2b0>)
 80181ae:	2201      	movs	r2, #1
 80181b0:	4630      	mov	r0, r6
 80181b2:	f7ff fed7 	bl	8017f64 <strncmp>
 80181b6:	2800      	cmp	r0, #0
 80181b8:	d13f      	bne.n	801823a <__gethex+0x106>
 80181ba:	b944      	cbnz	r4, 80181ce <__gethex+0x9a>
 80181bc:	1c74      	adds	r4, r6, #1
 80181be:	4622      	mov	r2, r4
 80181c0:	4616      	mov	r6, r2
 80181c2:	3201      	adds	r2, #1
 80181c4:	7830      	ldrb	r0, [r6, #0]
 80181c6:	f7ff ff9f 	bl	8018108 <__hexdig_fun>
 80181ca:	2800      	cmp	r0, #0
 80181cc:	d1f8      	bne.n	80181c0 <__gethex+0x8c>
 80181ce:	1ba4      	subs	r4, r4, r6
 80181d0:	00a7      	lsls	r7, r4, #2
 80181d2:	7833      	ldrb	r3, [r6, #0]
 80181d4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80181d8:	2b50      	cmp	r3, #80	@ 0x50
 80181da:	d13e      	bne.n	801825a <__gethex+0x126>
 80181dc:	7873      	ldrb	r3, [r6, #1]
 80181de:	2b2b      	cmp	r3, #43	@ 0x2b
 80181e0:	d033      	beq.n	801824a <__gethex+0x116>
 80181e2:	2b2d      	cmp	r3, #45	@ 0x2d
 80181e4:	d034      	beq.n	8018250 <__gethex+0x11c>
 80181e6:	1c71      	adds	r1, r6, #1
 80181e8:	2400      	movs	r4, #0
 80181ea:	7808      	ldrb	r0, [r1, #0]
 80181ec:	f7ff ff8c 	bl	8018108 <__hexdig_fun>
 80181f0:	1e43      	subs	r3, r0, #1
 80181f2:	b2db      	uxtb	r3, r3
 80181f4:	2b18      	cmp	r3, #24
 80181f6:	d830      	bhi.n	801825a <__gethex+0x126>
 80181f8:	f1a0 0210 	sub.w	r2, r0, #16
 80181fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018200:	f7ff ff82 	bl	8018108 <__hexdig_fun>
 8018204:	f100 3cff 	add.w	ip, r0, #4294967295
 8018208:	fa5f fc8c 	uxtb.w	ip, ip
 801820c:	f1bc 0f18 	cmp.w	ip, #24
 8018210:	f04f 030a 	mov.w	r3, #10
 8018214:	d91e      	bls.n	8018254 <__gethex+0x120>
 8018216:	b104      	cbz	r4, 801821a <__gethex+0xe6>
 8018218:	4252      	negs	r2, r2
 801821a:	4417      	add	r7, r2
 801821c:	f8ca 1000 	str.w	r1, [sl]
 8018220:	b1ed      	cbz	r5, 801825e <__gethex+0x12a>
 8018222:	f1bb 0f00 	cmp.w	fp, #0
 8018226:	bf0c      	ite	eq
 8018228:	2506      	moveq	r5, #6
 801822a:	2500      	movne	r5, #0
 801822c:	4628      	mov	r0, r5
 801822e:	b005      	add	sp, #20
 8018230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018234:	2500      	movs	r5, #0
 8018236:	462c      	mov	r4, r5
 8018238:	e7b0      	b.n	801819c <__gethex+0x68>
 801823a:	2c00      	cmp	r4, #0
 801823c:	d1c7      	bne.n	80181ce <__gethex+0x9a>
 801823e:	4627      	mov	r7, r4
 8018240:	e7c7      	b.n	80181d2 <__gethex+0x9e>
 8018242:	464e      	mov	r6, r9
 8018244:	462f      	mov	r7, r5
 8018246:	2501      	movs	r5, #1
 8018248:	e7c3      	b.n	80181d2 <__gethex+0x9e>
 801824a:	2400      	movs	r4, #0
 801824c:	1cb1      	adds	r1, r6, #2
 801824e:	e7cc      	b.n	80181ea <__gethex+0xb6>
 8018250:	2401      	movs	r4, #1
 8018252:	e7fb      	b.n	801824c <__gethex+0x118>
 8018254:	fb03 0002 	mla	r0, r3, r2, r0
 8018258:	e7ce      	b.n	80181f8 <__gethex+0xc4>
 801825a:	4631      	mov	r1, r6
 801825c:	e7de      	b.n	801821c <__gethex+0xe8>
 801825e:	eba6 0309 	sub.w	r3, r6, r9
 8018262:	3b01      	subs	r3, #1
 8018264:	4629      	mov	r1, r5
 8018266:	2b07      	cmp	r3, #7
 8018268:	dc0a      	bgt.n	8018280 <__gethex+0x14c>
 801826a:	9801      	ldr	r0, [sp, #4]
 801826c:	f7fd ffd6 	bl	801621c <_Balloc>
 8018270:	4604      	mov	r4, r0
 8018272:	b940      	cbnz	r0, 8018286 <__gethex+0x152>
 8018274:	4b5c      	ldr	r3, [pc, #368]	@ (80183e8 <__gethex+0x2b4>)
 8018276:	4602      	mov	r2, r0
 8018278:	21e4      	movs	r1, #228	@ 0xe4
 801827a:	485c      	ldr	r0, [pc, #368]	@ (80183ec <__gethex+0x2b8>)
 801827c:	f7ff fec0 	bl	8018000 <__assert_func>
 8018280:	3101      	adds	r1, #1
 8018282:	105b      	asrs	r3, r3, #1
 8018284:	e7ef      	b.n	8018266 <__gethex+0x132>
 8018286:	f100 0a14 	add.w	sl, r0, #20
 801828a:	2300      	movs	r3, #0
 801828c:	4655      	mov	r5, sl
 801828e:	469b      	mov	fp, r3
 8018290:	45b1      	cmp	r9, r6
 8018292:	d337      	bcc.n	8018304 <__gethex+0x1d0>
 8018294:	f845 bb04 	str.w	fp, [r5], #4
 8018298:	eba5 050a 	sub.w	r5, r5, sl
 801829c:	10ad      	asrs	r5, r5, #2
 801829e:	6125      	str	r5, [r4, #16]
 80182a0:	4658      	mov	r0, fp
 80182a2:	f7fe f8ad 	bl	8016400 <__hi0bits>
 80182a6:	016d      	lsls	r5, r5, #5
 80182a8:	f8d8 6000 	ldr.w	r6, [r8]
 80182ac:	1a2d      	subs	r5, r5, r0
 80182ae:	42b5      	cmp	r5, r6
 80182b0:	dd54      	ble.n	801835c <__gethex+0x228>
 80182b2:	1bad      	subs	r5, r5, r6
 80182b4:	4629      	mov	r1, r5
 80182b6:	4620      	mov	r0, r4
 80182b8:	f7fe fc3e 	bl	8016b38 <__any_on>
 80182bc:	4681      	mov	r9, r0
 80182be:	b178      	cbz	r0, 80182e0 <__gethex+0x1ac>
 80182c0:	1e6b      	subs	r3, r5, #1
 80182c2:	1159      	asrs	r1, r3, #5
 80182c4:	f003 021f 	and.w	r2, r3, #31
 80182c8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80182cc:	f04f 0901 	mov.w	r9, #1
 80182d0:	fa09 f202 	lsl.w	r2, r9, r2
 80182d4:	420a      	tst	r2, r1
 80182d6:	d003      	beq.n	80182e0 <__gethex+0x1ac>
 80182d8:	454b      	cmp	r3, r9
 80182da:	dc36      	bgt.n	801834a <__gethex+0x216>
 80182dc:	f04f 0902 	mov.w	r9, #2
 80182e0:	4629      	mov	r1, r5
 80182e2:	4620      	mov	r0, r4
 80182e4:	f7ff febe 	bl	8018064 <rshift>
 80182e8:	442f      	add	r7, r5
 80182ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80182ee:	42bb      	cmp	r3, r7
 80182f0:	da42      	bge.n	8018378 <__gethex+0x244>
 80182f2:	9801      	ldr	r0, [sp, #4]
 80182f4:	4621      	mov	r1, r4
 80182f6:	f7fd ffd1 	bl	801629c <_Bfree>
 80182fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80182fc:	2300      	movs	r3, #0
 80182fe:	6013      	str	r3, [r2, #0]
 8018300:	25a3      	movs	r5, #163	@ 0xa3
 8018302:	e793      	b.n	801822c <__gethex+0xf8>
 8018304:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8018308:	2a2e      	cmp	r2, #46	@ 0x2e
 801830a:	d012      	beq.n	8018332 <__gethex+0x1fe>
 801830c:	2b20      	cmp	r3, #32
 801830e:	d104      	bne.n	801831a <__gethex+0x1e6>
 8018310:	f845 bb04 	str.w	fp, [r5], #4
 8018314:	f04f 0b00 	mov.w	fp, #0
 8018318:	465b      	mov	r3, fp
 801831a:	7830      	ldrb	r0, [r6, #0]
 801831c:	9303      	str	r3, [sp, #12]
 801831e:	f7ff fef3 	bl	8018108 <__hexdig_fun>
 8018322:	9b03      	ldr	r3, [sp, #12]
 8018324:	f000 000f 	and.w	r0, r0, #15
 8018328:	4098      	lsls	r0, r3
 801832a:	ea4b 0b00 	orr.w	fp, fp, r0
 801832e:	3304      	adds	r3, #4
 8018330:	e7ae      	b.n	8018290 <__gethex+0x15c>
 8018332:	45b1      	cmp	r9, r6
 8018334:	d8ea      	bhi.n	801830c <__gethex+0x1d8>
 8018336:	492b      	ldr	r1, [pc, #172]	@ (80183e4 <__gethex+0x2b0>)
 8018338:	9303      	str	r3, [sp, #12]
 801833a:	2201      	movs	r2, #1
 801833c:	4630      	mov	r0, r6
 801833e:	f7ff fe11 	bl	8017f64 <strncmp>
 8018342:	9b03      	ldr	r3, [sp, #12]
 8018344:	2800      	cmp	r0, #0
 8018346:	d1e1      	bne.n	801830c <__gethex+0x1d8>
 8018348:	e7a2      	b.n	8018290 <__gethex+0x15c>
 801834a:	1ea9      	subs	r1, r5, #2
 801834c:	4620      	mov	r0, r4
 801834e:	f7fe fbf3 	bl	8016b38 <__any_on>
 8018352:	2800      	cmp	r0, #0
 8018354:	d0c2      	beq.n	80182dc <__gethex+0x1a8>
 8018356:	f04f 0903 	mov.w	r9, #3
 801835a:	e7c1      	b.n	80182e0 <__gethex+0x1ac>
 801835c:	da09      	bge.n	8018372 <__gethex+0x23e>
 801835e:	1b75      	subs	r5, r6, r5
 8018360:	4621      	mov	r1, r4
 8018362:	9801      	ldr	r0, [sp, #4]
 8018364:	462a      	mov	r2, r5
 8018366:	f7fe f9b1 	bl	80166cc <__lshift>
 801836a:	1b7f      	subs	r7, r7, r5
 801836c:	4604      	mov	r4, r0
 801836e:	f100 0a14 	add.w	sl, r0, #20
 8018372:	f04f 0900 	mov.w	r9, #0
 8018376:	e7b8      	b.n	80182ea <__gethex+0x1b6>
 8018378:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801837c:	42bd      	cmp	r5, r7
 801837e:	dd6f      	ble.n	8018460 <__gethex+0x32c>
 8018380:	1bed      	subs	r5, r5, r7
 8018382:	42ae      	cmp	r6, r5
 8018384:	dc34      	bgt.n	80183f0 <__gethex+0x2bc>
 8018386:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801838a:	2b02      	cmp	r3, #2
 801838c:	d022      	beq.n	80183d4 <__gethex+0x2a0>
 801838e:	2b03      	cmp	r3, #3
 8018390:	d024      	beq.n	80183dc <__gethex+0x2a8>
 8018392:	2b01      	cmp	r3, #1
 8018394:	d115      	bne.n	80183c2 <__gethex+0x28e>
 8018396:	42ae      	cmp	r6, r5
 8018398:	d113      	bne.n	80183c2 <__gethex+0x28e>
 801839a:	2e01      	cmp	r6, #1
 801839c:	d10b      	bne.n	80183b6 <__gethex+0x282>
 801839e:	9a02      	ldr	r2, [sp, #8]
 80183a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80183a4:	6013      	str	r3, [r2, #0]
 80183a6:	2301      	movs	r3, #1
 80183a8:	6123      	str	r3, [r4, #16]
 80183aa:	f8ca 3000 	str.w	r3, [sl]
 80183ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80183b0:	2562      	movs	r5, #98	@ 0x62
 80183b2:	601c      	str	r4, [r3, #0]
 80183b4:	e73a      	b.n	801822c <__gethex+0xf8>
 80183b6:	1e71      	subs	r1, r6, #1
 80183b8:	4620      	mov	r0, r4
 80183ba:	f7fe fbbd 	bl	8016b38 <__any_on>
 80183be:	2800      	cmp	r0, #0
 80183c0:	d1ed      	bne.n	801839e <__gethex+0x26a>
 80183c2:	9801      	ldr	r0, [sp, #4]
 80183c4:	4621      	mov	r1, r4
 80183c6:	f7fd ff69 	bl	801629c <_Bfree>
 80183ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80183cc:	2300      	movs	r3, #0
 80183ce:	6013      	str	r3, [r2, #0]
 80183d0:	2550      	movs	r5, #80	@ 0x50
 80183d2:	e72b      	b.n	801822c <__gethex+0xf8>
 80183d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80183d6:	2b00      	cmp	r3, #0
 80183d8:	d1f3      	bne.n	80183c2 <__gethex+0x28e>
 80183da:	e7e0      	b.n	801839e <__gethex+0x26a>
 80183dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80183de:	2b00      	cmp	r3, #0
 80183e0:	d1dd      	bne.n	801839e <__gethex+0x26a>
 80183e2:	e7ee      	b.n	80183c2 <__gethex+0x28e>
 80183e4:	08018d90 	.word	0x08018d90
 80183e8:	08018c25 	.word	0x08018c25
 80183ec:	08018f3e 	.word	0x08018f3e
 80183f0:	1e6f      	subs	r7, r5, #1
 80183f2:	f1b9 0f00 	cmp.w	r9, #0
 80183f6:	d130      	bne.n	801845a <__gethex+0x326>
 80183f8:	b127      	cbz	r7, 8018404 <__gethex+0x2d0>
 80183fa:	4639      	mov	r1, r7
 80183fc:	4620      	mov	r0, r4
 80183fe:	f7fe fb9b 	bl	8016b38 <__any_on>
 8018402:	4681      	mov	r9, r0
 8018404:	117a      	asrs	r2, r7, #5
 8018406:	2301      	movs	r3, #1
 8018408:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801840c:	f007 071f 	and.w	r7, r7, #31
 8018410:	40bb      	lsls	r3, r7
 8018412:	4213      	tst	r3, r2
 8018414:	4629      	mov	r1, r5
 8018416:	4620      	mov	r0, r4
 8018418:	bf18      	it	ne
 801841a:	f049 0902 	orrne.w	r9, r9, #2
 801841e:	f7ff fe21 	bl	8018064 <rshift>
 8018422:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8018426:	1b76      	subs	r6, r6, r5
 8018428:	2502      	movs	r5, #2
 801842a:	f1b9 0f00 	cmp.w	r9, #0
 801842e:	d047      	beq.n	80184c0 <__gethex+0x38c>
 8018430:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018434:	2b02      	cmp	r3, #2
 8018436:	d015      	beq.n	8018464 <__gethex+0x330>
 8018438:	2b03      	cmp	r3, #3
 801843a:	d017      	beq.n	801846c <__gethex+0x338>
 801843c:	2b01      	cmp	r3, #1
 801843e:	d109      	bne.n	8018454 <__gethex+0x320>
 8018440:	f019 0f02 	tst.w	r9, #2
 8018444:	d006      	beq.n	8018454 <__gethex+0x320>
 8018446:	f8da 3000 	ldr.w	r3, [sl]
 801844a:	ea49 0903 	orr.w	r9, r9, r3
 801844e:	f019 0f01 	tst.w	r9, #1
 8018452:	d10e      	bne.n	8018472 <__gethex+0x33e>
 8018454:	f045 0510 	orr.w	r5, r5, #16
 8018458:	e032      	b.n	80184c0 <__gethex+0x38c>
 801845a:	f04f 0901 	mov.w	r9, #1
 801845e:	e7d1      	b.n	8018404 <__gethex+0x2d0>
 8018460:	2501      	movs	r5, #1
 8018462:	e7e2      	b.n	801842a <__gethex+0x2f6>
 8018464:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018466:	f1c3 0301 	rsb	r3, r3, #1
 801846a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801846c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801846e:	2b00      	cmp	r3, #0
 8018470:	d0f0      	beq.n	8018454 <__gethex+0x320>
 8018472:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8018476:	f104 0314 	add.w	r3, r4, #20
 801847a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801847e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8018482:	f04f 0c00 	mov.w	ip, #0
 8018486:	4618      	mov	r0, r3
 8018488:	f853 2b04 	ldr.w	r2, [r3], #4
 801848c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018490:	d01b      	beq.n	80184ca <__gethex+0x396>
 8018492:	3201      	adds	r2, #1
 8018494:	6002      	str	r2, [r0, #0]
 8018496:	2d02      	cmp	r5, #2
 8018498:	f104 0314 	add.w	r3, r4, #20
 801849c:	d13c      	bne.n	8018518 <__gethex+0x3e4>
 801849e:	f8d8 2000 	ldr.w	r2, [r8]
 80184a2:	3a01      	subs	r2, #1
 80184a4:	42b2      	cmp	r2, r6
 80184a6:	d109      	bne.n	80184bc <__gethex+0x388>
 80184a8:	1171      	asrs	r1, r6, #5
 80184aa:	2201      	movs	r2, #1
 80184ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80184b0:	f006 061f 	and.w	r6, r6, #31
 80184b4:	fa02 f606 	lsl.w	r6, r2, r6
 80184b8:	421e      	tst	r6, r3
 80184ba:	d13a      	bne.n	8018532 <__gethex+0x3fe>
 80184bc:	f045 0520 	orr.w	r5, r5, #32
 80184c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80184c2:	601c      	str	r4, [r3, #0]
 80184c4:	9b02      	ldr	r3, [sp, #8]
 80184c6:	601f      	str	r7, [r3, #0]
 80184c8:	e6b0      	b.n	801822c <__gethex+0xf8>
 80184ca:	4299      	cmp	r1, r3
 80184cc:	f843 cc04 	str.w	ip, [r3, #-4]
 80184d0:	d8d9      	bhi.n	8018486 <__gethex+0x352>
 80184d2:	68a3      	ldr	r3, [r4, #8]
 80184d4:	459b      	cmp	fp, r3
 80184d6:	db17      	blt.n	8018508 <__gethex+0x3d4>
 80184d8:	6861      	ldr	r1, [r4, #4]
 80184da:	9801      	ldr	r0, [sp, #4]
 80184dc:	3101      	adds	r1, #1
 80184de:	f7fd fe9d 	bl	801621c <_Balloc>
 80184e2:	4681      	mov	r9, r0
 80184e4:	b918      	cbnz	r0, 80184ee <__gethex+0x3ba>
 80184e6:	4b1a      	ldr	r3, [pc, #104]	@ (8018550 <__gethex+0x41c>)
 80184e8:	4602      	mov	r2, r0
 80184ea:	2184      	movs	r1, #132	@ 0x84
 80184ec:	e6c5      	b.n	801827a <__gethex+0x146>
 80184ee:	6922      	ldr	r2, [r4, #16]
 80184f0:	3202      	adds	r2, #2
 80184f2:	f104 010c 	add.w	r1, r4, #12
 80184f6:	0092      	lsls	r2, r2, #2
 80184f8:	300c      	adds	r0, #12
 80184fa:	f7fc ff9a 	bl	8015432 <memcpy>
 80184fe:	4621      	mov	r1, r4
 8018500:	9801      	ldr	r0, [sp, #4]
 8018502:	f7fd fecb 	bl	801629c <_Bfree>
 8018506:	464c      	mov	r4, r9
 8018508:	6923      	ldr	r3, [r4, #16]
 801850a:	1c5a      	adds	r2, r3, #1
 801850c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8018510:	6122      	str	r2, [r4, #16]
 8018512:	2201      	movs	r2, #1
 8018514:	615a      	str	r2, [r3, #20]
 8018516:	e7be      	b.n	8018496 <__gethex+0x362>
 8018518:	6922      	ldr	r2, [r4, #16]
 801851a:	455a      	cmp	r2, fp
 801851c:	dd0b      	ble.n	8018536 <__gethex+0x402>
 801851e:	2101      	movs	r1, #1
 8018520:	4620      	mov	r0, r4
 8018522:	f7ff fd9f 	bl	8018064 <rshift>
 8018526:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801852a:	3701      	adds	r7, #1
 801852c:	42bb      	cmp	r3, r7
 801852e:	f6ff aee0 	blt.w	80182f2 <__gethex+0x1be>
 8018532:	2501      	movs	r5, #1
 8018534:	e7c2      	b.n	80184bc <__gethex+0x388>
 8018536:	f016 061f 	ands.w	r6, r6, #31
 801853a:	d0fa      	beq.n	8018532 <__gethex+0x3fe>
 801853c:	4453      	add	r3, sl
 801853e:	f1c6 0620 	rsb	r6, r6, #32
 8018542:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8018546:	f7fd ff5b 	bl	8016400 <__hi0bits>
 801854a:	42b0      	cmp	r0, r6
 801854c:	dbe7      	blt.n	801851e <__gethex+0x3ea>
 801854e:	e7f0      	b.n	8018532 <__gethex+0x3fe>
 8018550:	08018c25 	.word	0x08018c25

08018554 <L_shift>:
 8018554:	f1c2 0208 	rsb	r2, r2, #8
 8018558:	0092      	lsls	r2, r2, #2
 801855a:	b570      	push	{r4, r5, r6, lr}
 801855c:	f1c2 0620 	rsb	r6, r2, #32
 8018560:	6843      	ldr	r3, [r0, #4]
 8018562:	6804      	ldr	r4, [r0, #0]
 8018564:	fa03 f506 	lsl.w	r5, r3, r6
 8018568:	432c      	orrs	r4, r5
 801856a:	40d3      	lsrs	r3, r2
 801856c:	6004      	str	r4, [r0, #0]
 801856e:	f840 3f04 	str.w	r3, [r0, #4]!
 8018572:	4288      	cmp	r0, r1
 8018574:	d3f4      	bcc.n	8018560 <L_shift+0xc>
 8018576:	bd70      	pop	{r4, r5, r6, pc}

08018578 <__match>:
 8018578:	b530      	push	{r4, r5, lr}
 801857a:	6803      	ldr	r3, [r0, #0]
 801857c:	3301      	adds	r3, #1
 801857e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018582:	b914      	cbnz	r4, 801858a <__match+0x12>
 8018584:	6003      	str	r3, [r0, #0]
 8018586:	2001      	movs	r0, #1
 8018588:	bd30      	pop	{r4, r5, pc}
 801858a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801858e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8018592:	2d19      	cmp	r5, #25
 8018594:	bf98      	it	ls
 8018596:	3220      	addls	r2, #32
 8018598:	42a2      	cmp	r2, r4
 801859a:	d0f0      	beq.n	801857e <__match+0x6>
 801859c:	2000      	movs	r0, #0
 801859e:	e7f3      	b.n	8018588 <__match+0x10>

080185a0 <__hexnan>:
 80185a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185a4:	680b      	ldr	r3, [r1, #0]
 80185a6:	6801      	ldr	r1, [r0, #0]
 80185a8:	115e      	asrs	r6, r3, #5
 80185aa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80185ae:	f013 031f 	ands.w	r3, r3, #31
 80185b2:	b087      	sub	sp, #28
 80185b4:	bf18      	it	ne
 80185b6:	3604      	addne	r6, #4
 80185b8:	2500      	movs	r5, #0
 80185ba:	1f37      	subs	r7, r6, #4
 80185bc:	4682      	mov	sl, r0
 80185be:	4690      	mov	r8, r2
 80185c0:	9301      	str	r3, [sp, #4]
 80185c2:	f846 5c04 	str.w	r5, [r6, #-4]
 80185c6:	46b9      	mov	r9, r7
 80185c8:	463c      	mov	r4, r7
 80185ca:	9502      	str	r5, [sp, #8]
 80185cc:	46ab      	mov	fp, r5
 80185ce:	784a      	ldrb	r2, [r1, #1]
 80185d0:	1c4b      	adds	r3, r1, #1
 80185d2:	9303      	str	r3, [sp, #12]
 80185d4:	b342      	cbz	r2, 8018628 <__hexnan+0x88>
 80185d6:	4610      	mov	r0, r2
 80185d8:	9105      	str	r1, [sp, #20]
 80185da:	9204      	str	r2, [sp, #16]
 80185dc:	f7ff fd94 	bl	8018108 <__hexdig_fun>
 80185e0:	2800      	cmp	r0, #0
 80185e2:	d151      	bne.n	8018688 <__hexnan+0xe8>
 80185e4:	9a04      	ldr	r2, [sp, #16]
 80185e6:	9905      	ldr	r1, [sp, #20]
 80185e8:	2a20      	cmp	r2, #32
 80185ea:	d818      	bhi.n	801861e <__hexnan+0x7e>
 80185ec:	9b02      	ldr	r3, [sp, #8]
 80185ee:	459b      	cmp	fp, r3
 80185f0:	dd13      	ble.n	801861a <__hexnan+0x7a>
 80185f2:	454c      	cmp	r4, r9
 80185f4:	d206      	bcs.n	8018604 <__hexnan+0x64>
 80185f6:	2d07      	cmp	r5, #7
 80185f8:	dc04      	bgt.n	8018604 <__hexnan+0x64>
 80185fa:	462a      	mov	r2, r5
 80185fc:	4649      	mov	r1, r9
 80185fe:	4620      	mov	r0, r4
 8018600:	f7ff ffa8 	bl	8018554 <L_shift>
 8018604:	4544      	cmp	r4, r8
 8018606:	d952      	bls.n	80186ae <__hexnan+0x10e>
 8018608:	2300      	movs	r3, #0
 801860a:	f1a4 0904 	sub.w	r9, r4, #4
 801860e:	f844 3c04 	str.w	r3, [r4, #-4]
 8018612:	f8cd b008 	str.w	fp, [sp, #8]
 8018616:	464c      	mov	r4, r9
 8018618:	461d      	mov	r5, r3
 801861a:	9903      	ldr	r1, [sp, #12]
 801861c:	e7d7      	b.n	80185ce <__hexnan+0x2e>
 801861e:	2a29      	cmp	r2, #41	@ 0x29
 8018620:	d157      	bne.n	80186d2 <__hexnan+0x132>
 8018622:	3102      	adds	r1, #2
 8018624:	f8ca 1000 	str.w	r1, [sl]
 8018628:	f1bb 0f00 	cmp.w	fp, #0
 801862c:	d051      	beq.n	80186d2 <__hexnan+0x132>
 801862e:	454c      	cmp	r4, r9
 8018630:	d206      	bcs.n	8018640 <__hexnan+0xa0>
 8018632:	2d07      	cmp	r5, #7
 8018634:	dc04      	bgt.n	8018640 <__hexnan+0xa0>
 8018636:	462a      	mov	r2, r5
 8018638:	4649      	mov	r1, r9
 801863a:	4620      	mov	r0, r4
 801863c:	f7ff ff8a 	bl	8018554 <L_shift>
 8018640:	4544      	cmp	r4, r8
 8018642:	d936      	bls.n	80186b2 <__hexnan+0x112>
 8018644:	f1a8 0204 	sub.w	r2, r8, #4
 8018648:	4623      	mov	r3, r4
 801864a:	f853 1b04 	ldr.w	r1, [r3], #4
 801864e:	f842 1f04 	str.w	r1, [r2, #4]!
 8018652:	429f      	cmp	r7, r3
 8018654:	d2f9      	bcs.n	801864a <__hexnan+0xaa>
 8018656:	1b3b      	subs	r3, r7, r4
 8018658:	f023 0303 	bic.w	r3, r3, #3
 801865c:	3304      	adds	r3, #4
 801865e:	3401      	adds	r4, #1
 8018660:	3e03      	subs	r6, #3
 8018662:	42b4      	cmp	r4, r6
 8018664:	bf88      	it	hi
 8018666:	2304      	movhi	r3, #4
 8018668:	4443      	add	r3, r8
 801866a:	2200      	movs	r2, #0
 801866c:	f843 2b04 	str.w	r2, [r3], #4
 8018670:	429f      	cmp	r7, r3
 8018672:	d2fb      	bcs.n	801866c <__hexnan+0xcc>
 8018674:	683b      	ldr	r3, [r7, #0]
 8018676:	b91b      	cbnz	r3, 8018680 <__hexnan+0xe0>
 8018678:	4547      	cmp	r7, r8
 801867a:	d128      	bne.n	80186ce <__hexnan+0x12e>
 801867c:	2301      	movs	r3, #1
 801867e:	603b      	str	r3, [r7, #0]
 8018680:	2005      	movs	r0, #5
 8018682:	b007      	add	sp, #28
 8018684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018688:	3501      	adds	r5, #1
 801868a:	2d08      	cmp	r5, #8
 801868c:	f10b 0b01 	add.w	fp, fp, #1
 8018690:	dd06      	ble.n	80186a0 <__hexnan+0x100>
 8018692:	4544      	cmp	r4, r8
 8018694:	d9c1      	bls.n	801861a <__hexnan+0x7a>
 8018696:	2300      	movs	r3, #0
 8018698:	f844 3c04 	str.w	r3, [r4, #-4]
 801869c:	2501      	movs	r5, #1
 801869e:	3c04      	subs	r4, #4
 80186a0:	6822      	ldr	r2, [r4, #0]
 80186a2:	f000 000f 	and.w	r0, r0, #15
 80186a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80186aa:	6020      	str	r0, [r4, #0]
 80186ac:	e7b5      	b.n	801861a <__hexnan+0x7a>
 80186ae:	2508      	movs	r5, #8
 80186b0:	e7b3      	b.n	801861a <__hexnan+0x7a>
 80186b2:	9b01      	ldr	r3, [sp, #4]
 80186b4:	2b00      	cmp	r3, #0
 80186b6:	d0dd      	beq.n	8018674 <__hexnan+0xd4>
 80186b8:	f1c3 0320 	rsb	r3, r3, #32
 80186bc:	f04f 32ff 	mov.w	r2, #4294967295
 80186c0:	40da      	lsrs	r2, r3
 80186c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80186c6:	4013      	ands	r3, r2
 80186c8:	f846 3c04 	str.w	r3, [r6, #-4]
 80186cc:	e7d2      	b.n	8018674 <__hexnan+0xd4>
 80186ce:	3f04      	subs	r7, #4
 80186d0:	e7d0      	b.n	8018674 <__hexnan+0xd4>
 80186d2:	2004      	movs	r0, #4
 80186d4:	e7d5      	b.n	8018682 <__hexnan+0xe2>

080186d6 <__ascii_mbtowc>:
 80186d6:	b082      	sub	sp, #8
 80186d8:	b901      	cbnz	r1, 80186dc <__ascii_mbtowc+0x6>
 80186da:	a901      	add	r1, sp, #4
 80186dc:	b142      	cbz	r2, 80186f0 <__ascii_mbtowc+0x1a>
 80186de:	b14b      	cbz	r3, 80186f4 <__ascii_mbtowc+0x1e>
 80186e0:	7813      	ldrb	r3, [r2, #0]
 80186e2:	600b      	str	r3, [r1, #0]
 80186e4:	7812      	ldrb	r2, [r2, #0]
 80186e6:	1e10      	subs	r0, r2, #0
 80186e8:	bf18      	it	ne
 80186ea:	2001      	movne	r0, #1
 80186ec:	b002      	add	sp, #8
 80186ee:	4770      	bx	lr
 80186f0:	4610      	mov	r0, r2
 80186f2:	e7fb      	b.n	80186ec <__ascii_mbtowc+0x16>
 80186f4:	f06f 0001 	mvn.w	r0, #1
 80186f8:	e7f8      	b.n	80186ec <__ascii_mbtowc+0x16>

080186fa <_realloc_r>:
 80186fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80186fe:	4680      	mov	r8, r0
 8018700:	4615      	mov	r5, r2
 8018702:	460c      	mov	r4, r1
 8018704:	b921      	cbnz	r1, 8018710 <_realloc_r+0x16>
 8018706:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801870a:	4611      	mov	r1, r2
 801870c:	f7fd bcfa 	b.w	8016104 <_malloc_r>
 8018710:	b92a      	cbnz	r2, 801871e <_realloc_r+0x24>
 8018712:	f7fd fc83 	bl	801601c <_free_r>
 8018716:	2400      	movs	r4, #0
 8018718:	4620      	mov	r0, r4
 801871a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801871e:	f000 f840 	bl	80187a2 <_malloc_usable_size_r>
 8018722:	4285      	cmp	r5, r0
 8018724:	4606      	mov	r6, r0
 8018726:	d802      	bhi.n	801872e <_realloc_r+0x34>
 8018728:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801872c:	d8f4      	bhi.n	8018718 <_realloc_r+0x1e>
 801872e:	4629      	mov	r1, r5
 8018730:	4640      	mov	r0, r8
 8018732:	f7fd fce7 	bl	8016104 <_malloc_r>
 8018736:	4607      	mov	r7, r0
 8018738:	2800      	cmp	r0, #0
 801873a:	d0ec      	beq.n	8018716 <_realloc_r+0x1c>
 801873c:	42b5      	cmp	r5, r6
 801873e:	462a      	mov	r2, r5
 8018740:	4621      	mov	r1, r4
 8018742:	bf28      	it	cs
 8018744:	4632      	movcs	r2, r6
 8018746:	f7fc fe74 	bl	8015432 <memcpy>
 801874a:	4621      	mov	r1, r4
 801874c:	4640      	mov	r0, r8
 801874e:	f7fd fc65 	bl	801601c <_free_r>
 8018752:	463c      	mov	r4, r7
 8018754:	e7e0      	b.n	8018718 <_realloc_r+0x1e>

08018756 <__ascii_wctomb>:
 8018756:	4603      	mov	r3, r0
 8018758:	4608      	mov	r0, r1
 801875a:	b141      	cbz	r1, 801876e <__ascii_wctomb+0x18>
 801875c:	2aff      	cmp	r2, #255	@ 0xff
 801875e:	d904      	bls.n	801876a <__ascii_wctomb+0x14>
 8018760:	228a      	movs	r2, #138	@ 0x8a
 8018762:	601a      	str	r2, [r3, #0]
 8018764:	f04f 30ff 	mov.w	r0, #4294967295
 8018768:	4770      	bx	lr
 801876a:	700a      	strb	r2, [r1, #0]
 801876c:	2001      	movs	r0, #1
 801876e:	4770      	bx	lr

08018770 <fiprintf>:
 8018770:	b40e      	push	{r1, r2, r3}
 8018772:	b503      	push	{r0, r1, lr}
 8018774:	4601      	mov	r1, r0
 8018776:	ab03      	add	r3, sp, #12
 8018778:	4805      	ldr	r0, [pc, #20]	@ (8018790 <fiprintf+0x20>)
 801877a:	f853 2b04 	ldr.w	r2, [r3], #4
 801877e:	6800      	ldr	r0, [r0, #0]
 8018780:	9301      	str	r3, [sp, #4]
 8018782:	f7ff f9af 	bl	8017ae4 <_vfiprintf_r>
 8018786:	b002      	add	sp, #8
 8018788:	f85d eb04 	ldr.w	lr, [sp], #4
 801878c:	b003      	add	sp, #12
 801878e:	4770      	bx	lr
 8018790:	2400019c 	.word	0x2400019c

08018794 <abort>:
 8018794:	b508      	push	{r3, lr}
 8018796:	2006      	movs	r0, #6
 8018798:	f000 f834 	bl	8018804 <raise>
 801879c:	2001      	movs	r0, #1
 801879e:	f7ee ff29 	bl	80075f4 <_exit>

080187a2 <_malloc_usable_size_r>:
 80187a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80187a6:	1f18      	subs	r0, r3, #4
 80187a8:	2b00      	cmp	r3, #0
 80187aa:	bfbc      	itt	lt
 80187ac:	580b      	ldrlt	r3, [r1, r0]
 80187ae:	18c0      	addlt	r0, r0, r3
 80187b0:	4770      	bx	lr

080187b2 <_raise_r>:
 80187b2:	291f      	cmp	r1, #31
 80187b4:	b538      	push	{r3, r4, r5, lr}
 80187b6:	4605      	mov	r5, r0
 80187b8:	460c      	mov	r4, r1
 80187ba:	d904      	bls.n	80187c6 <_raise_r+0x14>
 80187bc:	2316      	movs	r3, #22
 80187be:	6003      	str	r3, [r0, #0]
 80187c0:	f04f 30ff 	mov.w	r0, #4294967295
 80187c4:	bd38      	pop	{r3, r4, r5, pc}
 80187c6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80187c8:	b112      	cbz	r2, 80187d0 <_raise_r+0x1e>
 80187ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80187ce:	b94b      	cbnz	r3, 80187e4 <_raise_r+0x32>
 80187d0:	4628      	mov	r0, r5
 80187d2:	f000 f831 	bl	8018838 <_getpid_r>
 80187d6:	4622      	mov	r2, r4
 80187d8:	4601      	mov	r1, r0
 80187da:	4628      	mov	r0, r5
 80187dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80187e0:	f000 b818 	b.w	8018814 <_kill_r>
 80187e4:	2b01      	cmp	r3, #1
 80187e6:	d00a      	beq.n	80187fe <_raise_r+0x4c>
 80187e8:	1c59      	adds	r1, r3, #1
 80187ea:	d103      	bne.n	80187f4 <_raise_r+0x42>
 80187ec:	2316      	movs	r3, #22
 80187ee:	6003      	str	r3, [r0, #0]
 80187f0:	2001      	movs	r0, #1
 80187f2:	e7e7      	b.n	80187c4 <_raise_r+0x12>
 80187f4:	2100      	movs	r1, #0
 80187f6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80187fa:	4620      	mov	r0, r4
 80187fc:	4798      	blx	r3
 80187fe:	2000      	movs	r0, #0
 8018800:	e7e0      	b.n	80187c4 <_raise_r+0x12>
	...

08018804 <raise>:
 8018804:	4b02      	ldr	r3, [pc, #8]	@ (8018810 <raise+0xc>)
 8018806:	4601      	mov	r1, r0
 8018808:	6818      	ldr	r0, [r3, #0]
 801880a:	f7ff bfd2 	b.w	80187b2 <_raise_r>
 801880e:	bf00      	nop
 8018810:	2400019c 	.word	0x2400019c

08018814 <_kill_r>:
 8018814:	b538      	push	{r3, r4, r5, lr}
 8018816:	4d07      	ldr	r5, [pc, #28]	@ (8018834 <_kill_r+0x20>)
 8018818:	2300      	movs	r3, #0
 801881a:	4604      	mov	r4, r0
 801881c:	4608      	mov	r0, r1
 801881e:	4611      	mov	r1, r2
 8018820:	602b      	str	r3, [r5, #0]
 8018822:	f7ee fed7 	bl	80075d4 <_kill>
 8018826:	1c43      	adds	r3, r0, #1
 8018828:	d102      	bne.n	8018830 <_kill_r+0x1c>
 801882a:	682b      	ldr	r3, [r5, #0]
 801882c:	b103      	cbz	r3, 8018830 <_kill_r+0x1c>
 801882e:	6023      	str	r3, [r4, #0]
 8018830:	bd38      	pop	{r3, r4, r5, pc}
 8018832:	bf00      	nop
 8018834:	24001be8 	.word	0x24001be8

08018838 <_getpid_r>:
 8018838:	f7ee bec4 	b.w	80075c4 <_getpid>

0801883c <_init>:
 801883c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801883e:	bf00      	nop
 8018840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018842:	bc08      	pop	{r3}
 8018844:	469e      	mov	lr, r3
 8018846:	4770      	bx	lr

08018848 <_fini>:
 8018848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801884a:	bf00      	nop
 801884c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801884e:	bc08      	pop	{r3}
 8018850:	469e      	mov	lr, r3
 8018852:	4770      	bx	lr
