// Verilated -*- SystemC -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vco_sim_sdp_nsplit_ram_1024x36_R4W4.h for the primary calling header

#include "verilated.h"

#include "Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root.h"

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_static__TOP(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_static(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_static\n"); );
    // Body
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_static__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[6U] = 1U;
    vlSelf->__Vm_traceActivity[5U] = 1U;
    vlSelf->__Vm_traceActivity[4U] = 1U;
    vlSelf->__Vm_traceActivity[3U] = 1U;
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
}

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_static__TOP(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_static__TOP\n"); );
    // Body
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch = 0U;
}

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_initial__TOP(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);
VL_ATTR_COLD VlCoroutine Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_initial__TOP__0(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);
VlCoroutine Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_initial__TOP__1(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_initial(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_initial\n"); );
    // Body
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_initial__TOP(vlSelf);
    vlSelf->__Vm_traceActivity[1U] = 1U;
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_initial__TOP__0(vlSelf);
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_initial__TOP__1(vlSelf);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__ram 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__ram;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__ram 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__ram;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__clk 
        = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__clk;
}

VL_ATTR_COLD VlCoroutine Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_initial__TOP__0(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_initial__TOP__0\n"); );
    // Body
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__clk = 0U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we = 0U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr = 0U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr = 0U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din = 0ULL;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__cycle = 0U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__i = 0U;
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 23);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din = 0xfULL;
    if (VL_UNLIKELY((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout 
                     != vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net))) {
        VL_WRITEF("dout mismatch. Golden: %0b, Netlist: %0b, rd_addr: %0b , wr_addr: %0b , Time: %0t\n",
                  36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout,
                  36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net,
                  10,(IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr),
                  10,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr,
                  64,VL_TIME_UNITED_Q(1),-12);
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch 
            = ((IData)(1U) + vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch);
    } else if (VL_UNLIKELY((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout 
                            == vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net))) {
        VL_WRITEF("Golden: %0b, Netlist: %0b,  rd_addr: %0b , wr_addr: %0b ,Time: %0t\n",
                  36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout,
                  36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net,
                  10,(IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr),
                  10,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr,
                  64,VL_TIME_UNITED_Q(1),-12);
    }
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 27);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 27);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 27);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 27);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 27);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we = 0U;
    if (VL_UNLIKELY((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout 
                     != vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net))) {
        VL_WRITEF("dout mismatch. Golden: %0b, Netlist: %0b, rd_addr: %0b , wr_addr: %0b , Time: %0t\n",
                  36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout,
                  36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net,
                  10,(IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr),
                  10,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr,
                  64,VL_TIME_UNITED_Q(1),-12);
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch 
            = ((IData)(1U) + vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch);
    } else if (VL_UNLIKELY((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout 
                            == vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net))) {
        VL_WRITEF("Golden: %0b, Netlist: %0b,  rd_addr: %0b , wr_addr: %0b ,Time: %0t\n",
                  36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout,
                  36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net,
                  10,(IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr),
                  10,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr,
                  64,VL_TIME_UNITED_Q(1),-12);
    }
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk1__DOT__i = 0U;
    while (VL_GTS_III(32, 0x200U, vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk1__DOT__i)) {
        co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 32);
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr 
            = (0x3ffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk1__DOT__i);
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr 
            = (0x3ffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk1__DOT__i);
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we = 1U;
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din 
            = (0xfffffffffULL & VL_EXTENDS_QI(36,32, 
                                              VL_RANDOM_I()));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__cycle 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__cycle)));
        co_await vlSelf->__VdlySched.delay(1U, "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 35);
        if (VL_UNLIKELY((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout 
                         != vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net))) {
            VL_WRITEF("dout mismatch. Golden: %0b, Netlist: %0b, rd_addr: %0b , wr_addr: %0b , Time: %0t\n",
                      36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout,
                      36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net,
                      10,(IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr),
                      10,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr,
                      64,VL_TIME_UNITED_Q(1),-12);
            vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch);
        } else if (VL_UNLIKELY((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout 
                                == vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net))) {
            VL_WRITEF("Golden: %0b, Netlist: %0b,  rd_addr: %0b , wr_addr: %0b ,Time: %0t\n",
                      36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout,
                      36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net,
                      10,(IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr),
                      10,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr,
                      64,VL_TIME_UNITED_Q(1),-12);
        }
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk1__DOT__i 
            = ((IData)(1U) + vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk1__DOT__i);
    }
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk2__DOT__i = 0U;
    while (VL_GTS_III(32, 0x200U, vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk2__DOT__i)) {
        co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 41);
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr 
            = (0x3ffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk2__DOT__i);
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr 
            = (0x3ffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk2__DOT__i);
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we = 0U;
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__cycle 
            = (0x7fU & ((IData)(1U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__cycle)));
        co_await vlSelf->__VdlySched.delay(1U, "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 44);
        if (VL_UNLIKELY((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout 
                         != vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net))) {
            VL_WRITEF("dout mismatch. Golden: %0b, Netlist: %0b, rd_addr: %0b , wr_addr: %0b , Time: %0t\n",
                      36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout,
                      36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net,
                      10,(IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr),
                      10,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr,
                      64,VL_TIME_UNITED_Q(1),-12);
            vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch 
                = ((IData)(1U) + vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch);
        } else if (VL_UNLIKELY((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout 
                                == vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net))) {
            VL_WRITEF("Golden: %0b, Netlist: %0b,  rd_addr: %0b , wr_addr: %0b ,Time: %0t\n",
                      36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout,
                      36,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net,
                      10,(IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr),
                      10,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr,
                      64,VL_TIME_UNITED_Q(1),-12);
        }
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk2__DOT__i 
            = ((IData)(1U) + vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk2__DOT__i);
    }
    if ((0U == vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch)) {
        VL_WRITEF("\n**** All Comparison Matched ***\nSimulation Passed\n");
    } else {
        VL_WRITEF("%0d comparison(s) mismatched\nError: Simulation Failed\n",
                  32,vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch);
    }
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56);
    co_await vlSelf->__VtrigSched_ha56e2e32__0.trigger("@(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)", "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56);
    VL_FINISH_MT("/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 56, "");
    vlSelf->__Vm_traceActivity[2U] = 1U;
}

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_final(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_final\n"); );
}

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_triggers__stl(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);
#ifdef VL_DEBUG
VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___dump_triggers__stl(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);
#endif  // VL_DEBUG
VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_stl(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_settle(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_settle\n"); );
    // Init
    CData/*0:0*/ __VstlContinue;
    // Body
    vlSelf->__VstlIterCount = 0U;
    __VstlContinue = 1U;
    while (__VstlContinue) {
        __VstlContinue = 0U;
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_triggers__stl(vlSelf);
        if (vlSelf->__VstlTriggered.any()) {
            __VstlContinue = 1U;
            if ((0x64U < vlSelf->__VstlIterCount)) {
#ifdef VL_DEBUG
                Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___dump_triggers__stl(vlSelf);
#endif
                VL_FATAL_MT("/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v", 2, "", "Settle region did not converge.");
            }
            vlSelf->__VstlIterCount = ((IData)(1U) 
                                       + vlSelf->__VstlIterCount);
            Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_stl(vlSelf);
        }
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___dump_triggers__stl(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___dump_triggers__stl\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VstlTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VstlTriggered.at(0U)) {
        VL_DBG_MSGF("         'stl' region trigger index 0 is active: Internal 'stl' trigger - first iteration\n");
    }
    if (vlSelf->__VstlTriggered.at(1U)) {
        VL_DBG_MSGF("         'stl' region trigger index 1 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.ram)\n");
    }
    if (vlSelf->__VstlTriggered.at(2U)) {
        VL_DBG_MSGF("         'stl' region trigger index 2 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lcen_a)\n");
    }
    if (vlSelf->__VstlTriggered.at(3U)) {
        VL_DBG_MSGF("         'stl' region trigger index 3 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.ram)\n");
    }
    if (vlSelf->__VstlTriggered.at(4U)) {
        VL_DBG_MSGF("         'stl' region trigger index 4 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lcen_a)\n");
    }
    if (vlSelf->__VstlTriggered.at(5U)) {
        VL_DBG_MSGF("         'stl' region trigger index 5 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.ram)\n");
    }
    if (vlSelf->__VstlTriggered.at(6U)) {
        VL_DBG_MSGF("         'stl' region trigger index 6 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lcen_a)\n");
    }
    if (vlSelf->__VstlTriggered.at(7U)) {
        VL_DBG_MSGF("         'stl' region trigger index 7 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.ram)\n");
    }
    if (vlSelf->__VstlTriggered.at(8U)) {
        VL_DBG_MSGF("         'stl' region trigger index 8 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lcen_a)\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_sequent__TOP__0(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_sequent__TOP__0\n"); );
    // Body
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT____Vcellinp__inst1__WDATA_B1_i 
        = ((0x30000U & ((IData)((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din 
                                 >> 0x22U)) << 0x10U)) 
           | (0xffffU & (IData)((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din 
                                 >> 0x10U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT____Vcellinp__inst1__WDATA_A1_i 
        = ((0x30000U & ((IData)((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din 
                                 >> 0x20U)) << 0x10U)) 
           | (0xffffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (0x1fffU & ((IData)(4U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (0xfffU & ((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (0xfffU & ((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT____Vcellinp__inst1__WDATA_A1_i 
        = ((0x30000U & ((IData)((vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din 
                                 >> 0x20U)) << 0x10U)) 
           | (0xffffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_a1 
        = ((0x3ff0U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr) 
                       << 2U)) | (8U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr) 
                                        << 3U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_a2 
        = ((0x3ff0U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr) 
                       << 2U)) | (8U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr) 
                                        << 3U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (0x1fffU & ((IData)(4U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (0xfffU & ((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (0x7ffU & ((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (0xfffU & ((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next 
        = (0xfffU & ((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next 
        = (0x7ffU & ((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next 
        = (0xfffU & ((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_a1 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we) 
           & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_a2 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we) 
           & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_b1 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we) 
           & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_b2 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we) 
           & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_b1 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we) 
           & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_b2 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we) 
           & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x1ffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                              >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x1ff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                              >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0x1fffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x1fcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                 >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0x1fffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x1f3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                 >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0x1fffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x1cffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                  >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0x1fffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x13ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                  >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0x1fffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xfffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (0x1000U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                  >> 0xcU))) 
                         << 0xcU)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x1ffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                              >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x1ff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                              >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0x1fffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x1fcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                 >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0x1fffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x1f3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                 >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0x1fffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x1cffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                  >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0x1fffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x13ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                  >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0x1fffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xfffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | (0x1000U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2) 
                                                  >> 0xcU))) 
                         << 0xcU)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x1ffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                              >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x1ff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                              >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0x1fffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x1fcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                 >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0x1fffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x1f3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                 >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0x1fffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x1cffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                  >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0x1fffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x13ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                  >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0x1fffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xfffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (0x1000U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                  >> 0xcU))) 
                         << 0xcU)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x1ffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                              >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x1ff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                              >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0x1fffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x1fcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                 >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0x1fffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x1f3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                 >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0x1fffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x1cffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                  >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0x1fffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x13ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                  >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0x1fffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xfffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | (0x1000U & (VL_REDXOR_32((0x1fffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2) 
                                                  >> 0xcU))) 
                         << 0xcU)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_b 
        = ((0x3ff0U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr) 
                       << 3U)) | (0xfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__addr_b_d)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_a 
        = ((0x3ff0U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr) 
                       << 3U)) | (0xfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__addr_a_d)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_b 
        = ((0x3ff0U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr) 
                       << 3U)) | (0xfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__addr_b_d)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_a 
        = ((0x3ff0U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr) 
                       << 3U)) | (0xfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__addr_a_d)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ff_raddr 
        = ((0xffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__ff_raddr)) 
           | (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__bwl_sel));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                             >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                             >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0xfffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xfcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xf3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xcffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                 >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0xfffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x3ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                 >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0xfffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                             >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                             >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0xfffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xfcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xf3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xcffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                 >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0xfffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x3ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                 >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0xfffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                             >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                             >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0xfffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xfcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xf3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xcffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                 >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0xfffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x3ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                 >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0xfffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                             >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                             >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0xfffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xfcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xf3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xcffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                 >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0xfffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x3ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                 >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0xfffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                             >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                             >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0xfffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xfcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xf3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xcffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                 >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0xfffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x3ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                 >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0xfffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                             >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                             >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0xfffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xfcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xf3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0xcffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                 >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0xfffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp 
        = ((0x3ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                 >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0xfffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT____Vcellout__fifo36_ctl__fflags 
        = ((((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__full) 
             << 7U) | (((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__fmo) 
                        << 6U) | (((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__paf) 
                                   << 5U) | ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__overflow) 
                                             << 4U)))) 
           | (((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__empty) 
               << 3U) | (((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__epo) 
                          << 2U) | (((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__pae) 
                                     << 1U) | (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__underflow)))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode = 1U;
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                             >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                             >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0xfffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xfcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xf3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xcffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                 >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0xfffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x3ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                 >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0xfffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xffcU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((2U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                             >> 1U))) 
                     << 1U)) | (1U & VL_REDXOR_16(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xff3U & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((8U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                             >> 3U))) 
                     << 3U)) | (4U & (VL_REDXOR_32(
                                                   (0xfffU 
                                                    & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                       >> 2U))) 
                                      << 2U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xfcfU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x20U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                >> 5U))) 
                        << 5U)) | (0x10U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                             >> 4U))) 
                                            << 4U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xf3fU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x80U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                >> 7U))) 
                        << 7U)) | (0x40U & (VL_REDXOR_32(
                                                         (0xfffU 
                                                          & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                             >> 6U))) 
                                            << 6U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0xcffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x200U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                 >> 9U))) 
                         << 9U)) | (0x100U & (VL_REDXOR_32(
                                                           (0xfffU 
                                                            & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                               >> 8U))) 
                                              << 8U))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp 
        = ((0x3ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp)) 
           | ((0x800U & (VL_REDXOR_32((0xfffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                 >> 0xbU))) 
                         << 0xbU)) | (0x400U & (VL_REDXOR_32(
                                                             (0xfffU 
                                                              & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2) 
                                                                 >> 0xaU))) 
                                                << 0xaU))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__wmsk_a 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_a1)
            ? 0xfff0U : 0x3ffffU);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__wmsk_a 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_a2)
            ? 0xfff0U : 0x3ffffU);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__wmsk_b 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_b1)
            ? 0xfff0U : 0x3ffffU);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__wmsk_b 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_b2)
            ? 0xfff0U : 0x3ffffU);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__e2 
        = ((0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__raddr) 
                      >> 2U)) == (0x7ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__e2 
        = ((0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__raddr) 
                      >> 2U)) == (0x7ffU & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b1 
        = ((0x3ff0U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ff_raddr) 
                       << 2U)) | (8U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ff_raddr) 
                                        << 3U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b2 
        = ((0x3ff0U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ff_raddr) 
                       << 2U)) | (8U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ff_raddr) 
                                        << 3U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next 
        = (0xffeU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp) 
                     << 1U));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next 
        = (0xffeU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp) 
                     << 1U));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next 
        = (0xffeU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp) 
                     << 1U));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next 
        = (0xffeU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp) 
                     << 1U));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next 
        = (0xffeU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp) 
                     << 1U));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next 
        = (0xffeU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp) 
                     << 1U));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_a1 
        = ((~ ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT____Vcellout__fifo36_ctl__fflags) 
               >> 7U)) & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_a2 
        = ((~ ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT____Vcellout__fifo36_ctl__fflags) 
               >> 7U)) & (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT____Vcellout__inst1__RDATA_A1_o 
        = ((0x80U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT____Vcellout__fifo36_ctl__fflags) 
                     << 4U)) | ((0x40U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT____Vcellout__fifo36_ctl__fflags) 
                                          << 4U)) | 
                                ((0x20U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT____Vcellout__fifo36_ctl__fflags) 
                                           << 4U)) 
                                 | ((0x10U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT____Vcellout__fifo36_ctl__fflags) 
                                              << 4U)) 
                                    | (0xfU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT____Vcellout__fifo36_ctl__fflags) 
                                               >> 4U))))));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next 
        = (0xffeU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp) 
                     << 1U));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next 
        = (0xffeU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp) 
                     << 1U));
    if (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_b1) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b 
            = (0xffffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b);
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b 
            = ((0x30fffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b) 
               | (((3U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b1) 
                                 >> 2U))) ? 0U : 0xfU) 
                  << 0xcU));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b 
            = ((0x3f0ffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b) 
               | (((2U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b1) 
                                 >> 2U))) ? 0U : 0xfU) 
                  << 8U));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b 
            = ((0x3ff0fU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b) 
               | (((1U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b1) 
                                 >> 2U))) ? 0U : 0xfU) 
                  << 4U));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b) 
               | ((0U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b1) 
                                >> 2U))) ? 0U : 0xfU));
    } else {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b = 0x3ffffU;
    }
    if (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_b2) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b 
            = (0xffffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b);
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b 
            = ((0x30fffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b) 
               | (((3U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b2) 
                                 >> 2U))) ? 0U : 0xfU) 
                  << 0xcU));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b 
            = ((0x3f0ffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b) 
               | (((2U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b2) 
                                 >> 2U))) ? 0U : 0xfU) 
                  << 8U));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b 
            = ((0x3ff0fU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b) 
               | (((1U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b2) 
                                 >> 2U))) ? 0U : 0xfU) 
                  << 4U));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b) 
               | ((0U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b2) 
                                >> 2U))) ? 0U : 0xfU));
    } else {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b = 0x3ffffU;
    }
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2 
        = ((0x3ffU & ((IData)(1U) + (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                               >> 1U)))) 
           == (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1 
        = ((0x3ffU & ((IData)(1U) + (0x3ffU & (((IData)(2U) 
                                                + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)))) 
           == (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1 
        = (((0x400U & ((~ (1U & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                 >> 0xbU))) << 0xaU)) 
            | (0x3ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                         >> 1U))) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                                                >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2 
        = (((0x400U & ((~ ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                           >> 0xbU)) << 0xaU)) | (0x3ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >> 1U))) 
           == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2 
        = (((IData)(1U) + (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     >> 1U))) == (0x7ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                                     >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1 
        = (((IData)(1U) + (0x7ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                     >> 1U))) == (0x7ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                                     >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1 
        = ((0x7ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                      >> 1U)) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                            >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2 
        = ((0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                      >> 1U)) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                            >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2 
        = ((0x3ffU & ((IData)(1U) + (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                               >> 1U)))) 
           == (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1 
        = ((0x3ffU & ((IData)(1U) + (0x3ffU & (((IData)(2U) 
                                                + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)))) 
           == (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1 
        = (((0x400U & ((~ (1U & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                 >> 0xbU))) << 0xaU)) 
            | (0x3ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                         >> 1U))) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                                                >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2 
        = (((0x400U & ((~ ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                           >> 0xbU)) << 0xaU)) | (0x3ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >> 1U))) 
           == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2 
        = (((IData)(1U) + (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     >> 1U))) == (0x7ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                                     >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1 
        = (((IData)(1U) + (0x7ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                     >> 1U))) == (0x7ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                                     >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1 
        = ((0x7ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                      >> 1U)) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                            >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2 
        = ((0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                      >> 1U)) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                            >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2 
        = ((0x3ffU & ((IData)(1U) + (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                               >> 1U)))) 
           == (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1 
        = ((0x3ffU & ((IData)(1U) + (0x3ffU & (((IData)(2U) 
                                                + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)))) 
           == (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1 
        = (((0x400U & ((~ (1U & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                 >> 0xbU))) << 0xaU)) 
            | (0x3ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                         >> 1U))) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                                                >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2 
        = (((0x400U & ((~ ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                           >> 0xbU)) << 0xaU)) | (0x3ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >> 1U))) 
           == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2 
        = ((0x3ffU & ((IData)(1U) + (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                               >> 1U)))) 
           == (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1 
        = ((0x3ffU & ((IData)(1U) + (0x3ffU & (((IData)(2U) 
                                                + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                               >> 1U)))) 
           == (0x3ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1 
        = (((0x400U & ((~ (1U & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                                 >> 0xbU))) << 0xaU)) 
            | (0x3ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr)) 
                         >> 1U))) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                                                >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2 
        = (((0x400U & ((~ ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                           >> 0xbU)) << 0xaU)) | (0x3ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr) 
                                                     >> 1U))) 
           == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next) 
                         >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_a 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_a1)
            ? 0U : 0x3ffffU);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_a 
        = ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_a2)
            ? 0U : 0x3ffffU);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2 
        = (((IData)(1U) + (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     >> 1U))) == (0x7ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                                     >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1 
        = (((IData)(1U) + (0x7ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                     >> 1U))) == (0x7ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                                     >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1 
        = ((0x7ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                      >> 1U)) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                            >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2 
        = ((0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                      >> 1U)) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                            >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2 
        = (((IData)(1U) + (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                                     >> 1U))) == (0x7ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                                     >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1 
        = (((IData)(1U) + (0x7ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                                     >> 1U))) == (0x7ffU 
                                                  & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                                     >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1 
        = ((0x7ffU & (((IData)(2U) + (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr)) 
                      >> 1U)) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                            >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2 
        = ((0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr) 
                      >> 1U)) == (0x7ffU & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next) 
                                            >> 1U)));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next 
        = (((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__empty) 
            & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty)))
            ? (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1)
            : (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2));
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next 
        = (((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__empty) 
            & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty)))
            ? (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1)
            : (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2));
}

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__4(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__4\n"); );
    // Body
    if ((1U & ((~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b)) 
               & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b))))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3fffeU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (1U & ((1U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                         ? vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                        [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]
                         : vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b = 1U;
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3fffdU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (2U & (((2U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                             >> 1U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                       >> 1U)) << 1U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3fffbU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (4U & (((4U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                             >> 2U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                       >> 2U)) << 2U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3fff7U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (8U & (((8U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                             >> 3U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                       >> 3U)) << 3U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3ffefU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x10U & (((0x10U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                >> 4U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                          >> 4U)) << 4U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3ffdfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x20U & (((0x20U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                >> 5U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                          >> 5U)) << 5U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3ffbfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x40U & (((0x40U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                >> 6U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                          >> 6U)) << 6U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3ff7fU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x80U & (((0x80U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                >> 7U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                          >> 7U)) << 7U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3feffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x100U & (((0x100U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                 >> 8U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                           >> 8U)) 
                            << 8U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3fdffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x200U & (((0x200U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                 >> 9U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                           >> 9U)) 
                            << 9U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3fbffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x400U & (((0x400U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                 >> 0xaU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                             >> 0xaU)) 
                            << 0xaU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3f7ffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x800U & (((0x800U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                 >> 0xbU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                             >> 0xbU)) 
                            << 0xbU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3efffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x1000U & (((0x1000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                  >> 0xcU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                              >> 0xcU)) 
                             << 0xcU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3dfffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x2000U & (((0x2000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                  >> 0xdU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                              >> 0xdU)) 
                             << 0xdU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x3bfffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x4000U & (((0x4000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                  >> 0xeU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                              >> 0xeU)) 
                             << 0xeU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x37fffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x8000U & (((0x8000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                  >> 0xfU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                              >> 0xfU)) 
                             << 0xfU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x2ffffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x10000U & (((0x10000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                                ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                   [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                   >> 0x10U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                                >> 0x10U)) 
                              << 0x10U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
            = ((0x1ffffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b]) 
               | (0x20000U & (((0x20000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b)
                                ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                   [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b] 
                                   >> 0x11U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b 
                                                >> 0x11U)) 
                              << 0x11U)));
    }
    if ((1U & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_b 
            = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
            [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b];
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b = 1U;
    }
    if ((3U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_b) 
                      >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b1 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b1) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_b 
                          >> 0xcU)));
    } else if ((2U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_b) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b1 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b1) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_b 
                          >> 8U)));
    } else if ((1U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_b) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b1 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b1) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_b 
                          >> 4U)));
    } else if ((0U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_b) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b1 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b1) 
               | (0xfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_b));
    }
}

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__5(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__5\n"); );
    // Body
    if ((1U & ((~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a)) 
               & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a))))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3fffeU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (1U & ((1U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                         ? vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                        [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]
                         : vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a = 1U;
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3fffdU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (2U & (((2U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                             >> 1U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                       >> 1U)) << 1U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3fffbU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (4U & (((4U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                             >> 2U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                       >> 2U)) << 2U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3fff7U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (8U & (((8U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                             >> 3U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                       >> 3U)) << 3U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3ffefU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x10U & (((0x10U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                >> 4U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                          >> 4U)) << 4U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3ffdfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x20U & (((0x20U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                >> 5U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                          >> 5U)) << 5U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3ffbfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x40U & (((0x40U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                >> 6U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                          >> 6U)) << 6U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3ff7fU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x80U & (((0x80U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                >> 7U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                          >> 7U)) << 7U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3feffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x100U & (((0x100U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                 >> 8U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                           >> 8U)) 
                            << 8U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3fdffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x200U & (((0x200U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                 >> 9U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                           >> 9U)) 
                            << 9U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3fbffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x400U & (((0x400U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                 >> 0xaU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                             >> 0xaU)) 
                            << 0xaU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3f7ffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x800U & (((0x800U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                 >> 0xbU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                             >> 0xbU)) 
                            << 0xbU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3efffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x1000U & (((0x1000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                  >> 0xcU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                              >> 0xcU)) 
                             << 0xcU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3dfffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x2000U & (((0x2000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                  >> 0xdU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                              >> 0xdU)) 
                             << 0xdU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x3bfffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x4000U & (((0x4000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                  >> 0xeU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                              >> 0xeU)) 
                             << 0xeU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x37fffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x8000U & (((0x8000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                  >> 0xfU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                              >> 0xfU)) 
                             << 0xfU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x2ffffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x10000U & (((0x10000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                                ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                   [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                   >> 0x10U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                                >> 0x10U)) 
                              << 0x10U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
            = ((0x1ffffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a]) 
               | (0x20000U & (((0x20000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a)
                                ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
                                   [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a] 
                                   >> 0x11U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a 
                                                >> 0x11U)) 
                              << 0x11U)));
    }
    if ((1U & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_a 
            = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram
            [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a];
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a = 1U;
    }
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1 
        = (0xfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1);
    if ((3U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_a) 
                      >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_a 
                          >> 0xcU)));
    } else if ((2U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_a) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_a 
                          >> 8U)));
    } else if ((1U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_a) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_a 
                          >> 4U)));
    } else if ((0U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_a) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1) 
               | (0xfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_a));
    }
}

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__6(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__6\n"); );
    // Body
    if ((1U & ((~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b)) 
               & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b))))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3fffeU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (1U & ((1U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                         ? vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                        [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]
                         : vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b = 1U;
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3fffdU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (2U & (((2U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                             >> 1U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                       >> 1U)) << 1U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3fffbU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (4U & (((4U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                             >> 2U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                       >> 2U)) << 2U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3fff7U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (8U & (((8U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                             >> 3U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                       >> 3U)) << 3U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3ffefU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x10U & (((0x10U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                >> 4U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                          >> 4U)) << 4U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3ffdfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x20U & (((0x20U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                >> 5U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                          >> 5U)) << 5U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3ffbfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x40U & (((0x40U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                >> 6U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                          >> 6U)) << 6U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3ff7fU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x80U & (((0x80U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                >> 7U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                          >> 7U)) << 7U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3feffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x100U & (((0x100U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                 >> 8U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                           >> 8U)) 
                            << 8U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3fdffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x200U & (((0x200U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                 >> 9U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                           >> 9U)) 
                            << 9U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3fbffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x400U & (((0x400U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                 >> 0xaU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                             >> 0xaU)) 
                            << 0xaU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3f7ffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x800U & (((0x800U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                 >> 0xbU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                             >> 0xbU)) 
                            << 0xbU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3efffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x1000U & (((0x1000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                  >> 0xcU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                              >> 0xcU)) 
                             << 0xcU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3dfffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x2000U & (((0x2000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                  >> 0xdU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                              >> 0xdU)) 
                             << 0xdU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x3bfffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x4000U & (((0x4000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                  >> 0xeU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                              >> 0xeU)) 
                             << 0xeU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x37fffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x8000U & (((0x8000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                  >> 0xfU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                              >> 0xfU)) 
                             << 0xfU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x2ffffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x10000U & (((0x10000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                                ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                   [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                   >> 0x10U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                                >> 0x10U)) 
                              << 0x10U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
            = ((0x1ffffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b]) 
               | (0x20000U & (((0x20000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b)
                                ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                   [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b] 
                                   >> 0x11U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b 
                                                >> 0x11U)) 
                              << 0x11U)));
    }
    if ((1U & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_b 
            = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
            [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b];
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b = 1U;
    }
    if ((3U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_b) 
                      >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b2 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b2) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_b 
                          >> 0xcU)));
    } else if ((2U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_b) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b2 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b2) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_b 
                          >> 8U)));
    } else if ((1U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_b) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b2 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b2) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_b 
                          >> 4U)));
    } else if ((0U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_b) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b2 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b2) 
               | (0xfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_b));
    }
}

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__7(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__7\n"); );
    // Body
    if ((1U & ((~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a)) 
               & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a))))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3fffeU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (1U & ((1U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                         ? vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                        [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]
                         : vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a = 1U;
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3fffdU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (2U & (((2U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                             >> 1U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                       >> 1U)) << 1U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3fffbU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (4U & (((4U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                             >> 2U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                       >> 2U)) << 2U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3fff7U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (8U & (((8U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                          ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                             [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                             >> 3U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                       >> 3U)) << 3U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3ffefU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x10U & (((0x10U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                >> 4U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                          >> 4U)) << 4U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3ffdfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x20U & (((0x20U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                >> 5U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                          >> 5U)) << 5U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3ffbfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x40U & (((0x40U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                >> 6U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                          >> 6U)) << 6U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3ff7fU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x80U & (((0x80U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                             ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                >> 7U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                          >> 7U)) << 7U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3feffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x100U & (((0x100U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                 >> 8U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                           >> 8U)) 
                            << 8U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3fdffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x200U & (((0x200U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                 >> 9U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                           >> 9U)) 
                            << 9U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3fbffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x400U & (((0x400U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                 >> 0xaU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                             >> 0xaU)) 
                            << 0xaU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3f7ffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x800U & (((0x800U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                              ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                 [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                 >> 0xbU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                             >> 0xbU)) 
                            << 0xbU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3efffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x1000U & (((0x1000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                  >> 0xcU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                              >> 0xcU)) 
                             << 0xcU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3dfffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x2000U & (((0x2000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                  >> 0xdU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                              >> 0xdU)) 
                             << 0xdU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x3bfffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x4000U & (((0x4000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                  >> 0xeU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                              >> 0xeU)) 
                             << 0xeU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x37fffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x8000U & (((0x8000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                               ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                  [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                  >> 0xfU) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                              >> 0xfU)) 
                             << 0xfU)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x2ffffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x10000U & (((0x10000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                                ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                   [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                   >> 0x10U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                                >> 0x10U)) 
                              << 0x10U)));
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
            = ((0x1ffffU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a]) 
               | (0x20000U & (((0x20000U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a)
                                ? (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
                                   [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a] 
                                   >> 0x11U) : (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a 
                                                >> 0x11U)) 
                              << 0x11U)));
    }
    if ((1U & (~ (IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_a 
            = vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram
            [vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a];
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a = 1U;
    }
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2 
        = (0xfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2);
    if ((3U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_a) 
                      >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_a 
                          >> 0xcU)));
    } else if ((2U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_a) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_a 
                          >> 8U)));
    } else if ((1U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_a) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2) 
               | (0xfU & (vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_a 
                          >> 4U)));
    } else if ((0U == (3U & ((IData)(vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_a) 
                             >> 2U)))) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2 
            = ((0x3fff0U & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2) 
               | (0xfU & vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_a));
    }
}

void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_sequent__TOP__1(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);
void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_sequent__TOP__2(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);
void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_sequent__TOP__3(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);
void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_sequent__TOP__4(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);
void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_comb__TOP__5(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);
void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_comb__TOP__6(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);
void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_comb__TOP__7(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf);

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_stl(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___eval_stl\n"); );
    // Body
    if (vlSelf->__VstlTriggered.at(0U)) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_sequent__TOP__0(vlSelf);
        vlSelf->__Vm_traceActivity[6U] = 1U;
        vlSelf->__Vm_traceActivity[5U] = 1U;
        vlSelf->__Vm_traceActivity[4U] = 1U;
        vlSelf->__Vm_traceActivity[3U] = 1U;
        vlSelf->__Vm_traceActivity[2U] = 1U;
        vlSelf->__Vm_traceActivity[1U] = 1U;
        vlSelf->__Vm_traceActivity[0U] = 1U;
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(6U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_sequent__TOP__1(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(7U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_sequent__TOP__2(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(8U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_sequent__TOP__3(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(5U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_sequent__TOP__4(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(1U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__4(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(2U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__5(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(3U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__6(vlSelf);
    }
    if ((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(4U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___stl_comb__TOP__7(vlSelf);
    }
    if (((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(1U)) 
         | vlSelf->__VstlTriggered.at(3U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_comb__TOP__5(vlSelf);
    }
    if (((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(2U)) 
         | vlSelf->__VstlTriggered.at(4U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_comb__TOP__6(vlSelf);
    }
    if (((((vlSelf->__VstlTriggered.at(0U) | vlSelf->__VstlTriggered.at(1U)) 
           | vlSelf->__VstlTriggered.at(2U)) | vlSelf->__VstlTriggered.at(3U)) 
         | vlSelf->__VstlTriggered.at(4U))) {
        Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___act_comb__TOP__7(vlSelf);
    }
}

#ifdef VL_DEBUG
VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___dump_triggers__act(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___dump_triggers__act\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VactTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VactTriggered.at(0U)) {
        VL_DBG_MSGF("         'act' region trigger index 0 is active: @(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)\n");
    }
    if (vlSelf->__VactTriggered.at(1U)) {
        VL_DBG_MSGF("         'act' region trigger index 1 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.ram)\n");
    }
    if (vlSelf->__VactTriggered.at(2U)) {
        VL_DBG_MSGF("         'act' region trigger index 2 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lcen_a)\n");
    }
    if (vlSelf->__VactTriggered.at(3U)) {
        VL_DBG_MSGF("         'act' region trigger index 3 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.ram)\n");
    }
    if (vlSelf->__VactTriggered.at(4U)) {
        VL_DBG_MSGF("         'act' region trigger index 4 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lcen_a)\n");
    }
    if (vlSelf->__VactTriggered.at(5U)) {
        VL_DBG_MSGF("         'act' region trigger index 5 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.ram)\n");
    }
    if (vlSelf->__VactTriggered.at(6U)) {
        VL_DBG_MSGF("         'act' region trigger index 6 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lcen_a)\n");
    }
    if (vlSelf->__VactTriggered.at(7U)) {
        VL_DBG_MSGF("         'act' region trigger index 7 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.ram)\n");
    }
    if (vlSelf->__VactTriggered.at(8U)) {
        VL_DBG_MSGF("         'act' region trigger index 8 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lcen_a)\n");
    }
    if (vlSelf->__VactTriggered.at(9U)) {
        VL_DBG_MSGF("         'act' region trigger index 9 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
}
#endif  // VL_DEBUG

#ifdef VL_DEBUG
VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___dump_triggers__nba(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___dump_triggers__nba\n"); );
    // Body
    if ((1U & (~ (IData)(vlSelf->__VnbaTriggered.any())))) {
        VL_DBG_MSGF("         No triggers active\n");
    }
    if (vlSelf->__VnbaTriggered.at(0U)) {
        VL_DBG_MSGF("         'nba' region trigger index 0 is active: @(posedge co_sim_sdp_nsplit_ram_1024x36_R4W4.clk)\n");
    }
    if (vlSelf->__VnbaTriggered.at(1U)) {
        VL_DBG_MSGF("         'nba' region trigger index 1 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.ram)\n");
    }
    if (vlSelf->__VnbaTriggered.at(2U)) {
        VL_DBG_MSGF("         'nba' region trigger index 2 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u1.uram.lcen_a)\n");
    }
    if (vlSelf->__VnbaTriggered.at(3U)) {
        VL_DBG_MSGF("         'nba' region trigger index 3 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.ram)\n");
    }
    if (vlSelf->__VnbaTriggered.at(4U)) {
        VL_DBG_MSGF("         'nba' region trigger index 4 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.golden.inst1.u2.uram.lcen_a)\n");
    }
    if (vlSelf->__VnbaTriggered.at(5U)) {
        VL_DBG_MSGF("         'nba' region trigger index 5 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.ram)\n");
    }
    if (vlSelf->__VnbaTriggered.at(6U)) {
        VL_DBG_MSGF("         'nba' region trigger index 6 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u1.uram.lcen_a)\n");
    }
    if (vlSelf->__VnbaTriggered.at(7U)) {
        VL_DBG_MSGF("         'nba' region trigger index 7 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lwen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lcen_b or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.ram)\n");
    }
    if (vlSelf->__VnbaTriggered.at(8U)) {
        VL_DBG_MSGF("         'nba' region trigger index 8 is active: @([hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.ram or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lwen_a or [hybrid] co_sim_sdp_nsplit_ram_1024x36_R4W4.netlist.inst1.u2.uram.lcen_a)\n");
    }
    if (vlSelf->__VnbaTriggered.at(9U)) {
        VL_DBG_MSGF("         'nba' region trigger index 9 is active: @([true] __VdlySched.awaitingCurrentTime())\n");
    }
}
#endif  // VL_DEBUG

VL_ATTR_COLD void Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___ctor_var_reset(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr = VL_RAND_RESET_I(10);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr = VL_RAND_RESET_I(10);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din = VL_RAND_RESET_Q(36);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout = VL_RAND_RESET_Q(36);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net = VL_RAND_RESET_Q(36);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch = VL_RAND_RESET_I(32);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__cycle = VL_RAND_RESET_I(7);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__i = VL_RAND_RESET_I(7);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk1__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk2__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT____Vcellinp__inst1__WDATA_B1_i = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT____Vcellinp__inst1__WDATA_A1_i = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT____Vcellout__inst1__RDATA_B1_o = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT____Vcellout__inst1__RDATA_A1_o = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1 = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b1 = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2 = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b2 = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__laddr_a1 = VL_RAND_RESET_I(15);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__laddr_b1 = VL_RAND_RESET_I(15);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_a1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_b1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_a2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_b2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__pl_dout0 = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__pl_dout1 = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop1 = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2 = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush1 = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2 = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__paf = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__fmo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__overflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__raddr = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__gcout_reg = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr_next = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__epo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__pae = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__underflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__e2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__bwl_sel = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__ff_raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__waddr = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__raddr = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__gcout_reg = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__wmsk_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__wmsk_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__addr_a = VL_RAND_RESET_I(9);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__addr_b = VL_RAND_RESET_I(9);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__addr_a_d = VL_RAND_RESET_I(5);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__addr_b_d = VL_RAND_RESET_I(5);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_a = VL_RAND_RESET_I(14);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_b = VL_RAND_RESET_I(14);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__initn = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__smux_rclk = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__smux_wclk = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__raw_fflags = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<1024; ++__Vi0) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[__Vi0] = VL_RAND_RESET_I(18);
    }
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a = VL_RAND_RESET_I(10);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b = VL_RAND_RESET_I(10);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__unnamedblk1__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop1 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush1 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__bwl_sel = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr = VL_RAND_RESET_I(11);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__wmsk_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__wmsk_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__addr_a = VL_RAND_RESET_I(9);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__addr_b = VL_RAND_RESET_I(9);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__addr_a_d = VL_RAND_RESET_I(5);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__addr_b_d = VL_RAND_RESET_I(5);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_a = VL_RAND_RESET_I(14);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_b = VL_RAND_RESET_I(14);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__initn = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__smux_rclk = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__smux_wclk = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__raw_fflags = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<1024; ++__Vi0) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[__Vi0] = VL_RAND_RESET_I(18);
    }
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a = VL_RAND_RESET_I(10);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b = VL_RAND_RESET_I(10);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__unnamedblk1__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop1 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush1 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__bwl_sel = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr = VL_RAND_RESET_I(11);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT____Vcellinp__inst1__WDATA_A1_i = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT____Vcellout__inst1__RDATA_A1_o = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__laddr_a1 = VL_RAND_RESET_I(15);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__laddr_b1 = VL_RAND_RESET_I(15);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_a1 = VL_RAND_RESET_I(14);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b1 = VL_RAND_RESET_I(14);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_a2 = VL_RAND_RESET_I(14);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b2 = VL_RAND_RESET_I(14);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_a1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_b1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_a2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_b2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ff_raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__pl_dout0 = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__pl_dout1 = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT____Vcellout__fifo36_ctl__fflags = VL_RAND_RESET_I(8);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop1 = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2 = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush1 = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2 = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__paf = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__fmo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__overflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__raddr = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__gcout_reg = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr_next = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__epo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__pae = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__underflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__e2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__bwl_sel = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__ff_raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__waddr = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__raddr = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__gcout_reg = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp = VL_RAND_RESET_I(13);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__addr_a = VL_RAND_RESET_I(9);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__addr_b = VL_RAND_RESET_I(9);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__addr_a_d = VL_RAND_RESET_I(5);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__addr_b_d = VL_RAND_RESET_I(5);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__ram_rdata_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__ram_rdata_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__initn = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__smux_rclk = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__smux_wclk = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__raw_fflags = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<1024; ++__Vi0) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[__Vi0] = VL_RAND_RESET_I(18);
    }
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a = VL_RAND_RESET_I(10);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b = VL_RAND_RESET_I(10);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__unnamedblk1__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop1 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush1 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__bwl_sel = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr = VL_RAND_RESET_I(11);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next = VL_RAND_RESET_I(11);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__addr_a = VL_RAND_RESET_I(9);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__addr_b = VL_RAND_RESET_I(9);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__addr_a_d = VL_RAND_RESET_I(5);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__addr_b_d = VL_RAND_RESET_I(5);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__ram_rdata_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__ram_rdata_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__initn = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__smux_rclk = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__smux_wclk = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__raw_fflags = VL_RAND_RESET_I(4);
    for (int __Vi0=0; __Vi0<1024; ++__Vi0) {
        vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[__Vi0] = VL_RAND_RESET_I(18);
    }
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a = VL_RAND_RESET_I(10);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b = VL_RAND_RESET_I(10);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b = VL_RAND_RESET_I(18);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__unnamedblk1__DOT__i = VL_RAND_RESET_I(32);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop1 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush1 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2 = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2 = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__bwl_sel = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode = VL_RAND_RESET_I(2);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr = VL_RAND_RESET_I(11);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next = VL_RAND_RESET_I(1);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next = VL_RAND_RESET_I(12);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next = VL_RAND_RESET_I(11);
    vlSelf->co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp = VL_RAND_RESET_I(12);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1024; ++__Vi0) {
        vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[__Vi0] = VL_RAND_RESET_I(18);
    }
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1024; ++__Vi0) {
        vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[__Vi0] = VL_RAND_RESET_I(18);
    }
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1024; ++__Vi0) {
        vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__ram[__Vi0] = VL_RAND_RESET_I(18);
    }
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b = VL_RAND_RESET_I(1);
    for (int __Vi0=0; __Vi0<1024; ++__Vi0) {
        vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__ram[__Vi0] = VL_RAND_RESET_I(18);
    }
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a = VL_RAND_RESET_I(1);
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a = VL_RAND_RESET_I(1);
    vlSelf->__VstlDidInit = 0;
    vlSelf->__VstlIterCount = 0;
    vlSelf->__Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__clk = VL_RAND_RESET_I(1);
    vlSelf->__VactDidInit = 0;
    vlSelf->__VactIterCount = 0;
    vlSelf->__VactContinue = 0;
    for (int __Vi0=0; __Vi0<7; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = VL_RAND_RESET_I(1);
    }
}
