<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z030ffg676-2" LaunchTime="1496323743">
  <File Type="VDS-TIMINGSUMMARY" Name="design_fc_wrapper_timing_summary_synth.rpt"/>
  <File Type="PA-TCL" Name="design_fc_wrapper.tcl"/>
  <File Type="RDS-DCP" Name="design_fc_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="design_fc_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="design_fc_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="design_fc_wrapper_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="design_fc_wrapper.vds"/>
  <File Type="VDS-TIMING-PB" Name="design_fc_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_fc/design_fc.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_fc/hdl/design_fc_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/pattern_checker.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/clk_diff_to_200.xcix">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/clk_diff_to_200/clk_diff_to_200.xci">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_fc_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/chipscope.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/cs_dma.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/cs_slowcontrol.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/pins.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="write_bitstream"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/new/top.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_l2_trigger_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_xlslice_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_auto_us_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_axi_dma_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_rst_processing_system7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_c_counter_binary_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_fc_xbar_0"/>
</GenRun>
