# MIPS Memory Hierarchy Simulation
A program that emulates a MIPS CPU reading binary instructions and performing load-word and store-word operations into an L1 cache and main memory module.

The cache used is a two-way set-associative utilizing least recently used write back policy.

![image](https://user-images.githubusercontent.com/46979583/121729240-395d2480-cabc-11eb-8383-f99a8d272a40.png)
