`timescale 1ns/1ns
module IrLogic(
	input irload,
	input clk,
	input [15:0]instruction,
	output [7:0] address,
	output [3:0]treg,
	output [3:0]sreg,
	output [3:0]dreg,
	output [3:0]opcode
);

reg [15:0]Ir;

initial begin
	Ir <= instruction;
end

always @(posedge clk, irload) begin
	if(irload) begin
		assign opcode = Ir[15:12];
		assign address = Ir[7:0];
		assign dreg = Ir[11:8];
		assign sreg = Ir[7:4];
		assign treg = Ir[3:0];
	end
end
endmodule