{
  "design": {
    "design_info": {
      "boundary_crc": "0xACA7E24F9015C846",
      "device": "xcku040-ffva1156-2-e",
      "name": "multi_fib_fpga",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2.1"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "multicycle_cpu_0": ""
    },
    "interface_ports": {
      "sysclk_125": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      }
    },
    "ports": {
      "led": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "multi_fib_fpga_clk_wiz_0_1",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sysclk_125"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "multicycle_cpu_0": {
        "vlnv": "xilinx.com:module_ref:multicycle_cpu:1.0",
        "xci_name": "multi_fib_fpga_multicycle_cpu_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "multicycle_cpu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rstn": {
            "type": "rst",
            "direction": "I"
          },
          "led": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "sysclk_125_1": {
        "interface_ports": [
          "sysclk_125",
          "clk_wiz_0/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "multicycle_cpu_0_led": {
        "ports": [
          "multicycle_cpu_0/led",
          "led"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "multicycle_cpu_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "multicycle_cpu_0/rstn"
        ]
      }
    }
  }
}