{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752269072502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752269072503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 18:24:32 2025 " "Processing started: Fri Jul 11 18:24:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752269072503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269072503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Memoria -c UART_Memoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Memoria -c UART_Memoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269072503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752269072589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752269072589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_Memoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file UART_Memoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Memoria " "Found entity 1: UART_Memoria" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752269076807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269076807 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControladorPrincipal.v(103) " "Verilog HDL information at ControladorPrincipal.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1752269076808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControladorPrincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file ControladorPrincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorPrincipal " "Found entity 1: ControladorPrincipal" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752269076809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269076809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART.v 1 1 " "Found 1 design units, including 1 entities, in source file UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752269076809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269076809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-SYN " "Found design unit 1: memoria-SYN" {  } { { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752269077025 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752269077025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269077025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Memoria " "Elaborating entity \"UART_Memoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752269077057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst1 " "Elaborating entity \"UART\" for hierarchy \"UART:inst1\"" {  } { { "UART_Memoria.bdf" "inst1" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 384 1504 1704 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752269077059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(41) " "Verilog HDL assignment warning at UART.v(41): truncated value with size 32 to match size of target (16)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752269077060 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(50) " "Verilog HDL assignment warning at UART.v(50): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752269077060 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART.v(53) " "Verilog HDL assignment warning at UART.v(53): truncated value with size 32 to match size of target (1)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752269077060 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(58) " "Verilog HDL assignment warning at UART.v(58): truncated value with size 32 to match size of target (16)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752269077060 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "UART.v(61) " "Verilog HDL Case Statement warning at UART.v(61): case item expression never matches the case expression" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1752269077060 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.v(101) " "Verilog HDL assignment warning at UART.v(101): truncated value with size 32 to match size of target (4)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752269077060 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART.v(110) " "Verilog HDL assignment warning at UART.v(110): truncated value with size 32 to match size of target (16)" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752269077060 "|UART_Memoria|UART:inst1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_data UART.v(6) " "Output port \"rx_data\" at UART.v(6) has no driver" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752269077060 "|UART_Memoria|UART:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorPrincipal ControladorPrincipal:inst " "Elaborating entity \"ControladorPrincipal\" for hierarchy \"ControladorPrincipal:inst\"" {  } { { "UART_Memoria.bdf" "inst" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 352 712 904 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752269077060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControladorPrincipal.v(108) " "Verilog HDL assignment warning at ControladorPrincipal.v(108): truncated value with size 32 to match size of target (4)" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752269077062 "|UART_Memoria|ControladorPrincipal:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControladorPrincipal.v(111) " "Verilog HDL assignment warning at ControladorPrincipal.v(111): truncated value with size 32 to match size of target (4)" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752269077062 "|UART_Memoria|ControladorPrincipal:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControladorPrincipal.v(116) " "Verilog HDL assignment warning at ControladorPrincipal.v(116): truncated value with size 32 to match size of target (4)" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752269077062 "|UART_Memoria|ControladorPrincipal:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControladorPrincipal.v(106) " "Verilog HDL Case Statement warning at ControladorPrincipal.v(106): incomplete case statement has no default case item" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752269077062 "|UART_Memoria|ControladorPrincipal:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ControladorPrincipal.v(106) " "Verilog HDL Case Statement information at ControladorPrincipal.v(106): all case item expressions in this case statement are onehot" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 106 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752269077062 "|UART_Memoria|ControladorPrincipal:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_ram ControladorPrincipal.v(103) " "Verilog HDL Always Construct warning at ControladorPrincipal.v(103): inferring latch(es) for variable \"a_ram\", which holds its previous value in one or more paths through the always construct" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752269077062 "|UART_Memoria|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ram\[0\] ControladorPrincipal.v(103) " "Inferred latch for \"a_ram\[0\]\" at ControladorPrincipal.v(103)" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269077062 "|UART_Memoria|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ram\[1\] ControladorPrincipal.v(103) " "Inferred latch for \"a_ram\[1\]\" at ControladorPrincipal.v(103)" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269077063 "|UART_Memoria|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ram\[2\] ControladorPrincipal.v(103) " "Inferred latch for \"a_ram\[2\]\" at ControladorPrincipal.v(103)" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269077063 "|UART_Memoria|ControladorPrincipal:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_ram\[3\] ControladorPrincipal.v(103) " "Inferred latch for \"a_ram\[3\]\" at ControladorPrincipal.v(103)" {  } { { "ControladorPrincipal.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/ControladorPrincipal.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269077063 "|UART_Memoria|ControladorPrincipal:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:inst2 " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:inst2\"" {  } { { "UART_Memoria.bdf" "inst2" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 312 1016 1232 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752269077071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memoria:inst2\|altsyncram:altsyncram_component\"" {  } { { "Memoria.vhd" "altsyncram_component" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752269077090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memoria:inst2\|altsyncram:altsyncram_component\"" {  } { { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752269077100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memoria:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UART_Memoria.mif " "Parameter \"init_file\" = \"UART_Memoria.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752269077101 ""}  } { { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752269077101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9js3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9js3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9js3 " "Found entity 1: altsyncram_9js3" {  } { { "db/altsyncram_9js3.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/db/altsyncram_9js3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752269077123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269077123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9js3 Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated " "Elaborating entity \"altsyncram_9js3\" for hierarchy \"Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752269077123 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[0\] " "Synthesized away node \"Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9js3.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/db/altsyncram_9js3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } } { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 312 1016 1232 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752269077147 "|UART_Memoria|Memoria:inst2|altsyncram:altsyncram_component|altsyncram_9js3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[1\] " "Synthesized away node \"Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9js3.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/db/altsyncram_9js3.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } } { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 312 1016 1232 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752269077147 "|UART_Memoria|Memoria:inst2|altsyncram:altsyncram_component|altsyncram_9js3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[2\] " "Synthesized away node \"Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9js3.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/db/altsyncram_9js3.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } } { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 312 1016 1232 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752269077147 "|UART_Memoria|Memoria:inst2|altsyncram:altsyncram_component|altsyncram_9js3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[3\] " "Synthesized away node \"Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9js3.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/db/altsyncram_9js3.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } } { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 312 1016 1232 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752269077147 "|UART_Memoria|Memoria:inst2|altsyncram:altsyncram_component|altsyncram_9js3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[4\] " "Synthesized away node \"Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9js3.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/db/altsyncram_9js3.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } } { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 312 1016 1232 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752269077147 "|UART_Memoria|Memoria:inst2|altsyncram:altsyncram_component|altsyncram_9js3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[5\] " "Synthesized away node \"Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9js3.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/db/altsyncram_9js3.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } } { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 312 1016 1232 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752269077147 "|UART_Memoria|Memoria:inst2|altsyncram:altsyncram_component|altsyncram_9js3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[6\] " "Synthesized away node \"Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9js3.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/db/altsyncram_9js3.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } } { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 312 1016 1232 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752269077147 "|UART_Memoria|Memoria:inst2|altsyncram:altsyncram_component|altsyncram_9js3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[7\] " "Synthesized away node \"Memoria:inst2\|altsyncram:altsyncram_component\|altsyncram_9js3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9js3.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/db/altsyncram_9js3.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Memoria.vhd" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/Memoria.vhd" 61 0 0 } } { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 312 1016 1232 440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752269077147 "|UART_Memoria|Memoria:inst2|altsyncram:altsyncram_component|altsyncram_9js3:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1752269077147 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1752269077147 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART.v" 5 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752269077351 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752269077351 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_ready GND " "Pin \"rx_ready\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 440 1704 1880 456 "rx_ready" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752269077374 "|UART_Memoria|rx_ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[7\] GND " "Pin \"rx_data\[7\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752269077374 "|UART_Memoria|rx_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[6\] GND " "Pin \"rx_data\[6\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752269077374 "|UART_Memoria|rx_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[5\] GND " "Pin \"rx_data\[5\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752269077374 "|UART_Memoria|rx_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[4\] GND " "Pin \"rx_data\[4\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752269077374 "|UART_Memoria|rx_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[3\] GND " "Pin \"rx_data\[3\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752269077374 "|UART_Memoria|rx_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[2\] GND " "Pin \"rx_data\[2\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752269077374 "|UART_Memoria|rx_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[1\] GND " "Pin \"rx_data\[1\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752269077374 "|UART_Memoria|rx_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_data\[0\] GND " "Pin \"rx_data\[0\]\" is stuck at GND" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 1704 1880 440 "rx_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752269077374 "|UART_Memoria|rx_data[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752269077374 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752269077404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752269077576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/output_files/UART_Memoria.map.smsg " "Generated suppressed messages file /home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/output_files/UART_Memoria.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269077592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752269077630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752269077630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 440 1336 1504 456 "rx" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752269077651 "|UART_Memoria|rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "UART_Memoria.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/UART_Memoria/UART_Memoria.bdf" { { 424 448 616 440 "start" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752269077651 "|UART_Memoria|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1752269077651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752269077651 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752269077651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752269077651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752269077651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752269077656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 18:24:37 2025 " "Processing ended: Fri Jul 11 18:24:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752269077656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752269077656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752269077656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752269077656 ""}
