// Seed: 124961380
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign module_1.id_0 = 0;
  initial #1 $display();
  module_2 modCall_1 (
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input supply1 id_2
);
  id_4 :
  assert property (@(posedge id_1 < 1'h0) id_4)
  else $display;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
