Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet.qsys --block-symbol-file --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading Cyclone10GX_Rev2_Demo/ethernet.qsys
Progress: Reading input file
Progress: Adding clock [altera_generic_component 1.0]
Progress: Parameterizing module clock
Progress: Adding dma_bridge [altera_generic_component 1.0]
Progress: Parameterizing module dma_bridge
Progress: Adding dma_rx [altera_generic_component 1.0]
Progress: Parameterizing module dma_rx
Progress: Adding dma_tx [altera_generic_component 1.0]
Progress: Parameterizing module dma_tx
Progress: Adding ethernet_iopll [altera_generic_component 1.0]
Progress: Parameterizing module ethernet_iopll
Progress: Adding mac [altera_generic_component 1.0]
Progress: Parameterizing module mac
Progress: Adding mem_bridge [altera_generic_component 1.0]
Progress: Parameterizing module mem_bridge
Progress: Adding reset [altera_generic_component 1.0]
Progress: Parameterizing module reset
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: ethernet.clock: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ethernet.dma_bridge: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ethernet.dma_rx: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ethernet.dma_tx: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ethernet.dma_tx: Warnings found in IP parameterization.
Info: ethernet.mac.receive/dma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ethernet.mac.receive/dma_rx.st_sink: The source data signal is 32 bits, but the sink is 256 bits. Avalon-ST Adapter will be inserted.
Info: ethernet.mac.receive/dma_rx.st_sink: The source error signal is 6 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: ethernet.mac.receive/dma_rx.st_sink: The source empty signal is 2 bits, but the sink is 5 bits. Avalon-ST Adapter will be inserted.
Info: ethernet.dma_tx.st_source/mac.transmit: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ethernet.dma_tx.st_source/mac.transmit: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ethernet.dma_tx.st_source/mac.transmit: The source data signal is 256 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
Info: ethernet.dma_tx.st_source/mac.transmit: The source error signal is 8 bits, but the sink is 1 bits. Avalon-ST Adapter will be inserted.
Info: ethernet.dma_tx.st_source/mac.transmit: The source empty signal is 5 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet.qsys --synthesis=VERILOG --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ethernet --family="Cyclone 10 GX" --part=10CX220YF780I5G
Progress: Loading Cyclone10GX_Rev2_Demo/ethernet.qsys
Progress: Reading input file
Progress: Adding clock [altera_generic_component 1.0]
Progress: Parameterizing module clock
Progress: Adding dma_bridge [altera_generic_component 1.0]
Progress: Parameterizing module dma_bridge
Progress: Adding dma_rx [altera_generic_component 1.0]
Progress: Parameterizing module dma_rx
Progress: Adding dma_tx [altera_generic_component 1.0]
Progress: Parameterizing module dma_tx
Progress: Adding ethernet_iopll [altera_generic_component 1.0]
Progress: Parameterizing module ethernet_iopll
Progress: Adding mac [altera_generic_component 1.0]
Progress: Parameterizing module mac
Progress: Adding mem_bridge [altera_generic_component 1.0]
Progress: Parameterizing module mem_bridge
Progress: Adding reset [altera_generic_component 1.0]
Progress: Parameterizing module reset
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: ethernet.clock: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ethernet.dma_bridge: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ethernet.dma_rx: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ethernet.dma_tx: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: ethernet.dma_tx: Warnings found in IP parameterization.
Info: ethernet.mac.receive/dma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ethernet.mac.receive/dma_rx.st_sink: The source data signal is 32 bits, but the sink is 256 bits. Avalon-ST Adapter will be inserted.
Info: ethernet.mac.receive/dma_rx.st_sink: The source error signal is 6 bits, but the sink is 8 bits. Avalon-ST Adapter will be inserted.
Info: ethernet.mac.receive/dma_rx.st_sink: The source empty signal is 2 bits, but the sink is 5 bits. Avalon-ST Adapter will be inserted.
Info: ethernet.dma_tx.st_source/mac.transmit: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ethernet.dma_tx.st_source/mac.transmit: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ethernet.dma_tx.st_source/mac.transmit: The source data signal is 256 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted.
Info: ethernet.dma_tx.st_source/mac.transmit: The source error signal is 8 bits, but the sink is 1 bits. Avalon-ST Adapter will be inserted.
Info: ethernet.dma_tx.st_source/mac.transmit: The source empty signal is 5 bits, but the sink is 2 bits. Avalon-ST Adapter will be inserted.
Info: ethernet: "Transforming system: ethernet"
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: ethernet: "Naming system components in system: ethernet"
Info: ethernet: "Processing generation queue"
Info: ethernet: "Generating: ethernet"
Info: ethernet: "Generating: clock"
Info: ethernet: "Generating: dma_bridge"
Info: ethernet: "Generating: dma_rx"
Info: ethernet: "Generating: dma_tx"
Info: ethernet: "Generating: ethernet_iopll"
Info: ethernet: "Generating: mac"
Info: ethernet: "Generating: mem_bridge"
Info: ethernet: "Generating: reset"
Info: ethernet: "Generating: ethernet_altera_mm_interconnect_181_cgd6l6i"
Info: ethernet: "Generating: ethernet_altera_mm_interconnect_181_n7fyt6a"
Info: ethernet: "Generating: ethernet_altera_avalon_st_adapter_181_bmfedey"
Info: ethernet: "Generating: ethernet_altera_avalon_st_adapter_181_zifr75q"
Info: ethernet: "Generating: altera_reset_controller"
Info: ethernet: "Generating: ethernet_altera_merlin_master_translator_181_mhudjri"
Info: ethernet: "Generating: ethernet_altera_merlin_slave_translator_181_5aswt6a"
Info: ethernet: "Generating: ethernet_altera_merlin_master_agent_181_t5eyqrq"
Info: ethernet: "Generating: ethernet_altera_merlin_slave_agent_181_a7g37xa"
Info: ethernet: "Generating: ethernet_altera_avalon_sc_fifo_181_oywqgnq"
Info: ethernet: "Generating: ethernet_altera_merlin_router_181_sfibayi"
Info: ethernet: "Generating: ethernet_altera_merlin_router_181_p4nyq3i"
Info: ethernet: "Generating: ethernet_altera_merlin_router_181_4dkolai"
Info: ethernet: "Generating: ethernet_altera_merlin_traffic_limiter_181_reppfiq"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: ethernet: "Generating: ethernet_altera_merlin_burst_adapter_181_vqipsrq"
Info: ethernet: "Generating: ethernet_altera_merlin_burst_adapter_181_6qoyp7y"
Info: ethernet: "Generating: ethernet_altera_merlin_demultiplexer_181_cidtaty"
Info: ethernet: "Generating: ethernet_altera_merlin_multiplexer_181_2frp45y"
Info: ethernet: "Generating: ethernet_altera_merlin_demultiplexer_181_v27smiy"
Info: ethernet: "Generating: ethernet_altera_merlin_multiplexer_181_4vfw7ri"
Info: ethernet: "Generating: ethernet_altera_merlin_width_adapter_181_puzc3kq"
Info: ethernet: "Generating: ethernet_altera_merlin_width_adapter_181_hotgygq"
Info: ethernet: "Generating: ethernet_altera_merlin_router_181_tiz4wla"
Info: ethernet: "Generating: ethernet_altera_merlin_router_181_lxq7bcy"
Info: ethernet: "Generating: ethernet_altera_merlin_burst_adapter_181_wo6j46a"
Info: ethernet: "Generating: ethernet_altera_merlin_demultiplexer_181_rjblapi"
Info: ethernet: "Generating: ethernet_altera_merlin_multiplexer_181_lsgunpy"
Info: ethernet: "Generating: ethernet_altera_merlin_demultiplexer_181_2vo2s3a"
Info: ethernet: "Generating: ethernet_altera_merlin_multiplexer_181_uwbxjty"
Info: ethernet: "Generating: ethernet_data_format_adapter_181_2gqvzui"
Info: ethernet: "Generating: ethernet_error_adapter_181_jy2tski"
Info: ethernet: "Generating: ethernet_timing_adapter_181_7qwysyi"
Info: ethernet: "Generating: ethernet_data_format_adapter_181_jumd7li"
Info: ethernet: "Generating: ethernet_channel_adapter_181_vzs3cmy"
Info: ethernet: "Generating: ethernet_error_adapter_181_bvz7ctq"
Info: ethernet: "Generating: ethernet_altera_merlin_traffic_limiter_181_3yc6smq"
Info: ethernet: "Generating: ethernet_altera_merlin_traffic_limiter_181_qwneafy"
Info: ethernet: "Generating: ethernet_alt_hiconnect_sc_fifo_181_cjmuh4a"
Info: ethernet: Done "ethernet" with 47 modules, 92 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
