# ğŸš€ RISC-V Week 1 Tasks: Toolchain Setup, Compilation & Debugging

This README documents the hands-on tasks completed for Week 1 of the RISC-V training. It includes installation, compilation, disassembly, debugging, and emulation of RISC-V programs using GCC and QEMU.

---

## ğŸ“¦ 1. Toolchain Setup & Sanity Check

### ğŸ› ï¸ Extract the Toolchain

```bash
cd ~/Downloads
tar -xzf riscv-toolchain-rv32imac-x86_64-ubuntu.tar.gz
```

### ğŸŒ Add to PATH

```bash
echo 'export PATH=$HOME/Downloads/riscv/bin:$PATH' >> ~/.bashrc
source ~/.bashrc
```

### âœ… Verify Installation

```bash
riscv32-unknown-elf-gcc --version
riscv32-unknown-elf-objdump --version
riscv32-unknown-elf-gdb --version
```

---

## ğŸ§¾ 2. Compiling â€œHello, RISC-V!â€

### `hello.c` Source

```c
#include <stdio.h>

int main() {
    printf("Hello, RISC-V!\n");
    return 0;
}
```

### ğŸ”§ Compile to ELF

```bash
riscv32-unknown-elf-gcc -march=rv32imac -mabi=ilp32 -o hello.elf hello.c
file hello.elf
```

---

## ğŸ§  3. C to Assembly

### ğŸ›  Generate Assembly

```bash
riscv32-unknown-elf-gcc -S -O0 -march=rv32imac -mabi=ilp32 hello.c
```

### ğŸ§© Prologue & Epilogue (from `hello.s`)

```asm
main:
    addi sp, sp, -16
    sw   ra, 12(sp)
    sw   s0, 8(sp)
    addi s0, sp, 16
    ...
    lw   ra, 12(sp)
    lw   s0, 8(sp)
    addi sp, sp, 16
    ret
```

---

## ğŸ§® 4. Disassembly & Hex Dump

### ğŸ” Disassemble ELF

```bash
riscv32-unknown-elf-objdump -d hello.elf > hello.dump
```

### ğŸ”„ Convert to Intel HEX

```bash
riscv32-unknown-elf-objcopy -O ihex hello.elf hello.hex
```

---

## ğŸ§ª 5. RISC-V Register Cheat Sheet

| Register | ABI Name | Role              | Saved By   |
|----------|----------|-------------------|------------|
| x0       | zero     | Constant 0        | â€”          |
| x1       | ra       | Return Address    | Caller     |
| x2       | sp       | Stack Pointer     | Callee     |
| x8       | s0/fp    | Frame Pointer     | Callee     |
| x10â€“x17  | a0â€“a7    | Args/Return Val   | Caller     |
| x5â€“x7, x28â€“x31 | t0â€“t6 | Temporaries   | Caller     |
| x18â€“x27  | s2â€“s11   | Saved Registers   | Callee     |

---

## ğŸ 6. GDB Debugging

```bash
riscv32-unknown-elf-gdb hello1.elf
(gdb) target sim
(gdb) break main
(gdb) info reg a0
```

---

## ğŸ’» 7. Emulation Using QEMU

### ğŸ§¾ Bare-metal Program (`hello2.c`)

```c
#define UART0 0x10000000

void uart_putchar(char c) {
    *(volatile char *)UART0 = c;
}

void uart_puts(const char *s) {
    while (*s) uart_putchar(*s++);
}

void _start() {
    uart_puts("Hello RISC-V from UART!\n");
    while (1) {}
}
```

### ğŸ§° Linker Script: `link1.ld`

```ld
ENTRY(_start)
SECTIONS {
  . = 0x80010000;
  .text : { *(.text*) }
  .data : { *(.data*) }
  .bss  : { *(.bss*)  }
}
```

### ğŸ— Compile

```bash
riscv32-unknown-elf-gcc -g -march=rv32imac -mabi=ilp32 -T link1.ld -nostartfiles -nostdlib -o hello.elf hello2.c
```

### â–¶ï¸ Run with QEMU + OpenSBI

```bash
qemu-system-riscv32 -nographic -machine virt \
  -bios build/platform/generic/firmware/fw_jump.bin \
  -kernel hello.elf
```

**Output:**

```
Hello RISC-V from UART!
```

---

## âš™ï¸ 8. GCC Optimization Demo

```c
int square(int x) {
    int y = x * x;
    return y;
}
```

### Compile without and with optimization

```bash
riscv32-unknown-elf-gcc -S -O0 -o test_O0.s test.c
riscv32-unknown-elf-gcc -S -O2 -o test_O2.s test.c
```

Compare how stack, variables, and code get optimized at `-O2`.


