
youlostit-ble.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08005284  08005284  00006284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005350  08005350  000071b0  2**0
                  CONTENTS
  4 .ARM          00000008  08005350  08005350  00006350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005358  08005358  000071b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005358  08005358  00006358  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800535c  0800535c  0000635c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001b0  20000000  08005360  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  200001b0  08005510  000071b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  08005510  000074bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a844  00000000  00000000  000071e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fb1  00000000  00000000  00011a24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  000139d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000072d  00000000  00000000  00014380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002738e  00000000  00000000  00014aad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000af61  00000000  00000000  0003be3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f170f  00000000  00000000  00046d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001384ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fbc  00000000  00000000  001384f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000098  00000000  00000000  0013b4ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001b0 	.word	0x200001b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800526c 	.word	0x0800526c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001b4 	.word	0x200001b4
 80001cc:	0800526c 	.word	0x0800526c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	@ 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2iz>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000854:	d215      	bcs.n	8000882 <__aeabi_d2iz+0x36>
 8000856:	d511      	bpl.n	800087c <__aeabi_d2iz+0x30>
 8000858:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d912      	bls.n	8000888 <__aeabi_d2iz+0x3c>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000872:	fa23 f002 	lsr.w	r0, r3, r2
 8000876:	bf18      	it	ne
 8000878:	4240      	negne	r0, r0
 800087a:	4770      	bx	lr
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	4770      	bx	lr
 8000882:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000886:	d105      	bne.n	8000894 <__aeabi_d2iz+0x48>
 8000888:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800088c:	bf08      	it	eq
 800088e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000892:	4770      	bx	lr
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop

0800089c <ble_init>:
int16_t connectionHandler[2] = {-1, -1}; // Little Endian Format for connection handler

/**
 * Initializes the BLE module with appropriate settings
 */
void ble_init(){
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af02      	add	r7, sp, #8
	//fetching the reset event
	rxEvent=(uint8_t*)malloc(EVENT_STARTUP_SIZE);
 80008a2:	2006      	movs	r0, #6
 80008a4:	f003 fbcc 	bl	8004040 <malloc>
 80008a8:	4603      	mov	r3, r0
 80008aa:	461a      	mov	r2, r3
 80008ac:	4b70      	ldr	r3, [pc, #448]	@ (8000a70 <ble_init+0x1d4>)
 80008ae:	601a      	str	r2, [r3, #0]
	int res;

	while(!dataAvailable);
 80008b0:	bf00      	nop
 80008b2:	4b70      	ldr	r3, [pc, #448]	@ (8000a74 <ble_init+0x1d8>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d0fb      	beq.n	80008b2 <ble_init+0x16>
	res=fetchBleEvent(rxEvent,EVENT_STARTUP_SIZE);
 80008ba:	4b6d      	ldr	r3, [pc, #436]	@ (8000a70 <ble_init+0x1d4>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	2106      	movs	r1, #6
 80008c0:	4618      	mov	r0, r3
 80008c2:	f000 f905 	bl	8000ad0 <fetchBleEvent>
 80008c6:	6078      	str	r0, [r7, #4]

	if(res==BLE_OK){
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d111      	bne.n	80008f2 <ble_init+0x56>
	res=checkEventResp(rxEvent,EVENT_STATUP_DATA,EVENT_STARTUP_SIZE);
 80008ce:	4b68      	ldr	r3, [pc, #416]	@ (8000a70 <ble_init+0x1d4>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	2206      	movs	r2, #6
 80008d4:	4968      	ldr	r1, [pc, #416]	@ (8000a78 <ble_init+0x1dc>)
 80008d6:	4618      	mov	r0, r3
 80008d8:	f000 f984 	bl	8000be4 <checkEventResp>
 80008dc:	6078      	str	r0, [r7, #4]
	if(res==BLE_OK){
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d106      	bne.n	80008f2 <ble_init+0x56>
	   stackInitCompleteFlag|=0x01;
 80008e4:	4b65      	ldr	r3, [pc, #404]	@ (8000a7c <ble_init+0x1e0>)
 80008e6:	881b      	ldrh	r3, [r3, #0]
 80008e8:	f043 0301 	orr.w	r3, r3, #1
 80008ec:	b29a      	uxth	r2, r3
 80008ee:	4b63      	ldr	r3, [pc, #396]	@ (8000a7c <ble_init+0x1e0>)
 80008f0:	801a      	strh	r2, [r3, #0]
	}
	}
	HAL_Delay(10);
 80008f2:	200a      	movs	r0, #10
 80008f4:	f001 fc86 	bl	8002204 <HAL_Delay>
	free(rxEvent);
 80008f8:	4b5d      	ldr	r3, [pc, #372]	@ (8000a70 <ble_init+0x1d4>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f003 fba7 	bl	8004050 <free>

	//INIT GATT
	if(BLE_command(ACI_GATT_INIT,sizeof(ACI_GATT_INIT),ACI_GATT_INIT_COMPLETE,sizeof(ACI_GATT_INIT_COMPLETE),0)==BLE_OK){
 8000902:	2300      	movs	r3, #0
 8000904:	9300      	str	r3, [sp, #0]
 8000906:	2307      	movs	r3, #7
 8000908:	4a5d      	ldr	r2, [pc, #372]	@ (8000a80 <ble_init+0x1e4>)
 800090a:	2104      	movs	r1, #4
 800090c:	485d      	ldr	r0, [pc, #372]	@ (8000a84 <ble_init+0x1e8>)
 800090e:	f000 faa1 	bl	8000e54 <BLE_command>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d106      	bne.n	8000926 <ble_init+0x8a>
	   stackInitCompleteFlag|=0x02;
 8000918:	4b58      	ldr	r3, [pc, #352]	@ (8000a7c <ble_init+0x1e0>)
 800091a:	881b      	ldrh	r3, [r3, #0]
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	b29a      	uxth	r2, r3
 8000922:	4b56      	ldr	r3, [pc, #344]	@ (8000a7c <ble_init+0x1e0>)
 8000924:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 8000926:	4b52      	ldr	r3, [pc, #328]	@ (8000a70 <ble_init+0x1d4>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4618      	mov	r0, r3
 800092c:	f003 fb90 	bl	8004050 <free>

	//INIT GAP, actually the handle that i get is a GATT handle of a service, will change the name later
	if(BLE_command(ACI_GAP_INIT,sizeof(ACI_GAP_INIT),ACI_GAP_INIT_COMPLETE,sizeof(ACI_GAP_INIT_COMPLETE),3)==BLE_OK){
 8000930:	2303      	movs	r3, #3
 8000932:	9300      	str	r3, [sp, #0]
 8000934:	2307      	movs	r3, #7
 8000936:	4a54      	ldr	r2, [pc, #336]	@ (8000a88 <ble_init+0x1ec>)
 8000938:	2107      	movs	r1, #7
 800093a:	4854      	ldr	r0, [pc, #336]	@ (8000a8c <ble_init+0x1f0>)
 800093c:	f000 fa8a 	bl	8000e54 <BLE_command>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d11b      	bne.n	800097e <ble_init+0xe2>
	   stackInitCompleteFlag|=0x04;
 8000946:	4b4d      	ldr	r3, [pc, #308]	@ (8000a7c <ble_init+0x1e0>)
 8000948:	881b      	ldrh	r3, [r3, #0]
 800094a:	f043 0304 	orr.w	r3, r3, #4
 800094e:	b29a      	uxth	r2, r3
 8000950:	4b4a      	ldr	r3, [pc, #296]	@ (8000a7c <ble_init+0x1e0>)
 8000952:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_SERVICE_HANDLE,rxEvent+7,2);
 8000954:	4b46      	ldr	r3, [pc, #280]	@ (8000a70 <ble_init+0x1d4>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	3307      	adds	r3, #7
 800095a:	881b      	ldrh	r3, [r3, #0]
 800095c:	b29a      	uxth	r2, r3
 800095e:	4b4c      	ldr	r3, [pc, #304]	@ (8000a90 <ble_init+0x1f4>)
 8000960:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_CHAR_NAME_HANDLE,rxEvent+9,2);
 8000962:	4b43      	ldr	r3, [pc, #268]	@ (8000a70 <ble_init+0x1d4>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	3309      	adds	r3, #9
 8000968:	881b      	ldrh	r3, [r3, #0]
 800096a:	b29a      	uxth	r2, r3
 800096c:	4b49      	ldr	r3, [pc, #292]	@ (8000a94 <ble_init+0x1f8>)
 800096e:	801a      	strh	r2, [r3, #0]
	   memcpy(GAP_CHAR_APP_HANDLE,rxEvent+11,2);
 8000970:	4b3f      	ldr	r3, [pc, #252]	@ (8000a70 <ble_init+0x1d4>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	330b      	adds	r3, #11
 8000976:	881b      	ldrh	r3, [r3, #0]
 8000978:	b29a      	uxth	r2, r3
 800097a:	4b47      	ldr	r3, [pc, #284]	@ (8000a98 <ble_init+0x1fc>)
 800097c:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 800097e:	4b3c      	ldr	r3, [pc, #240]	@ (8000a70 <ble_init+0x1d4>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4618      	mov	r0, r3
 8000984:	f003 fb64 	bl	8004050 <free>

	//SET THE NAME OF THE BOARD IN THE SERVICE CREATED AUTOMATICALLY
	updateCharValue(GAP_SERVICE_HANDLE,GAP_CHAR_NAME_HANDLE,0,sizeof(deviceName),deviceName);
 8000988:	4b44      	ldr	r3, [pc, #272]	@ (8000a9c <ble_init+0x200>)
 800098a:	9300      	str	r3, [sp, #0]
 800098c:	2307      	movs	r3, #7
 800098e:	2200      	movs	r2, #0
 8000990:	4940      	ldr	r1, [pc, #256]	@ (8000a94 <ble_init+0x1f8>)
 8000992:	483f      	ldr	r0, [pc, #252]	@ (8000a90 <ble_init+0x1f4>)
 8000994:	f000 fb24 	bl	8000fe0 <updateCharValue>
	stackInitCompleteFlag|=0x08;
 8000998:	4b38      	ldr	r3, [pc, #224]	@ (8000a7c <ble_init+0x1e0>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	f043 0308 	orr.w	r3, r3, #8
 80009a0:	b29a      	uxth	r2, r3
 80009a2:	4b36      	ldr	r3, [pc, #216]	@ (8000a7c <ble_init+0x1e0>)
 80009a4:	801a      	strh	r2, [r3, #0]
	free(rxEvent);
 80009a6:	4b32      	ldr	r3, [pc, #200]	@ (8000a70 <ble_init+0x1d4>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f003 fb50 	bl	8004050 <free>

	//INIT AUTH
	if(BLE_command(ACI_GAP_SET_AUTH,sizeof(ACI_GAP_SET_AUTH),ACI_GAP_SET_AUTH_RESP,sizeof(ACI_GAP_SET_AUTH_RESP),0)==BLE_OK){
 80009b0:	2300      	movs	r3, #0
 80009b2:	9300      	str	r3, [sp, #0]
 80009b4:	2307      	movs	r3, #7
 80009b6:	4a3a      	ldr	r2, [pc, #232]	@ (8000aa0 <ble_init+0x204>)
 80009b8:	2110      	movs	r1, #16
 80009ba:	483a      	ldr	r0, [pc, #232]	@ (8000aa4 <ble_init+0x208>)
 80009bc:	f000 fa4a 	bl	8000e54 <BLE_command>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d106      	bne.n	80009d4 <ble_init+0x138>
	   stackInitCompleteFlag|=0x10;
 80009c6:	4b2d      	ldr	r3, [pc, #180]	@ (8000a7c <ble_init+0x1e0>)
 80009c8:	881b      	ldrh	r3, [r3, #0]
 80009ca:	f043 0310 	orr.w	r3, r3, #16
 80009ce:	b29a      	uxth	r2, r3
 80009d0:	4b2a      	ldr	r3, [pc, #168]	@ (8000a7c <ble_init+0x1e0>)
 80009d2:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 80009d4:	4b26      	ldr	r3, [pc, #152]	@ (8000a70 <ble_init+0x1d4>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4618      	mov	r0, r3
 80009da:	f003 fb39 	bl	8004050 <free>

	//SET_TX_LEVEL
	if(BLE_command(ACI_HAL_SET_TX_POWER_LEVEL,sizeof(ACI_HAL_SET_TX_POWER_LEVEL),ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE,sizeof(ACI_HAL_SET_TX_POWER_LEVEL_COMPLETE),0)==BLE_OK){
 80009de:	2300      	movs	r3, #0
 80009e0:	9300      	str	r3, [sp, #0]
 80009e2:	2307      	movs	r3, #7
 80009e4:	4a30      	ldr	r2, [pc, #192]	@ (8000aa8 <ble_init+0x20c>)
 80009e6:	2106      	movs	r1, #6
 80009e8:	4830      	ldr	r0, [pc, #192]	@ (8000aac <ble_init+0x210>)
 80009ea:	f000 fa33 	bl	8000e54 <BLE_command>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d106      	bne.n	8000a02 <ble_init+0x166>
	   stackInitCompleteFlag|=0x20;
 80009f4:	4b21      	ldr	r3, [pc, #132]	@ (8000a7c <ble_init+0x1e0>)
 80009f6:	881b      	ldrh	r3, [r3, #0]
 80009f8:	f043 0320 	orr.w	r3, r3, #32
 80009fc:	b29a      	uxth	r2, r3
 80009fe:	4b1f      	ldr	r3, [pc, #124]	@ (8000a7c <ble_init+0x1e0>)
 8000a00:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 8000a02:	4b1b      	ldr	r3, [pc, #108]	@ (8000a70 <ble_init+0x1d4>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f003 fb22 	bl	8004050 <free>

	//SET SCAN RESPONSE DATA
	if(BLE_command(HCI_LE_SET_SCAN_RESPONSE_DATA,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA),HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE,sizeof(HCI_LE_SET_SCAN_RESPONSE_DATA_COMPLETE),0)==BLE_OK){
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	9300      	str	r3, [sp, #0]
 8000a10:	2307      	movs	r3, #7
 8000a12:	4a27      	ldr	r2, [pc, #156]	@ (8000ab0 <ble_init+0x214>)
 8000a14:	2124      	movs	r1, #36	@ 0x24
 8000a16:	4827      	ldr	r0, [pc, #156]	@ (8000ab4 <ble_init+0x218>)
 8000a18:	f000 fa1c 	bl	8000e54 <BLE_command>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d106      	bne.n	8000a30 <ble_init+0x194>
	   stackInitCompleteFlag|=0x40;
 8000a22:	4b16      	ldr	r3, [pc, #88]	@ (8000a7c <ble_init+0x1e0>)
 8000a24:	881b      	ldrh	r3, [r3, #0]
 8000a26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <ble_init+0x1e0>)
 8000a2e:	801a      	strh	r2, [r3, #0]
	}
	free(rxEvent);
 8000a30:	4b0f      	ldr	r3, [pc, #60]	@ (8000a70 <ble_init+0x1d4>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4618      	mov	r0, r3
 8000a36:	f003 fb0b 	bl	8004050 <free>

	//This will start the advertisment,
	setConnectable();
 8000a3a:	f000 f98b 	bl	8000d54 <setConnectable>

	//add the nordic UART service
	addService(UUID_NORDIC_UART_SERVICE,NORDIC_UART_SERVICE_HANDLE,SET_ATTRIBUTES(7)); //SET_ATTRIBUTES(1+2+3*2+3+3));//1 atribute service +2 attribute char readable+3*(2 NOTIFYABLE READABLE charachteristics)
 8000a3e:	2207      	movs	r2, #7
 8000a40:	491d      	ldr	r1, [pc, #116]	@ (8000ab8 <ble_init+0x21c>)
 8000a42:	481e      	ldr	r0, [pc, #120]	@ (8000abc <ble_init+0x220>)
 8000a44:	f000 fa52 	bl	8000eec <addService>

	//add the nordic UART charachteristics
	addCharacteristic(UUID_CHAR_READ,READ_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),NOTIFIBLE);
 8000a48:	2310      	movs	r3, #16
 8000a4a:	9300      	str	r3, [sp, #0]
 8000a4c:	2314      	movs	r3, #20
 8000a4e:	4a1a      	ldr	r2, [pc, #104]	@ (8000ab8 <ble_init+0x21c>)
 8000a50:	491b      	ldr	r1, [pc, #108]	@ (8000ac0 <ble_init+0x224>)
 8000a52:	481c      	ldr	r0, [pc, #112]	@ (8000ac4 <ble_init+0x228>)
 8000a54:	f000 fa82 	bl	8000f5c <addCharacteristic>
	addCharacteristic(UUID_CHAR_WRITE,WRITE_CHAR_HANDLE,NORDIC_UART_SERVICE_HANDLE,SET_CONTENT_LENGTH(20),WRITABLE);
 8000a58:	2304      	movs	r3, #4
 8000a5a:	9300      	str	r3, [sp, #0]
 8000a5c:	2314      	movs	r3, #20
 8000a5e:	4a16      	ldr	r2, [pc, #88]	@ (8000ab8 <ble_init+0x21c>)
 8000a60:	4919      	ldr	r1, [pc, #100]	@ (8000ac8 <ble_init+0x22c>)
 8000a62:	481a      	ldr	r0, [pc, #104]	@ (8000acc <ble_init+0x230>)
 8000a64:	f000 fa7a 	bl	8000f5c <addCharacteristic>

	if(stackInitCompleteFlag==255){
	  //turn on led blue if everything was fine
	//  HAL_GPIO_WritePin(CPU_LED_GPIO_Port,CPU_LED_Pin,GPIO_PIN_SET);
	}
	return;
 8000a68:	bf00      	nop
}
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	200002e4 	.word	0x200002e4
 8000a74:	20000300 	.word	0x20000300
 8000a78:	20000000 	.word	0x20000000
 8000a7c:	200002e2 	.word	0x200002e2
 8000a80:	2000000c 	.word	0x2000000c
 8000a84:	20000008 	.word	0x20000008
 8000a88:	2000001c 	.word	0x2000001c
 8000a8c:	20000014 	.word	0x20000014
 8000a90:	200001cc 	.word	0x200001cc
 8000a94:	200001d0 	.word	0x200001d0
 8000a98:	200001d4 	.word	0x200001d4
 8000a9c:	2000010c 	.word	0x2000010c
 8000aa0:	20000034 	.word	0x20000034
 8000aa4:	20000024 	.word	0x20000024
 8000aa8:	20000044 	.word	0x20000044
 8000aac:	2000003c 	.word	0x2000003c
 8000ab0:	20000070 	.word	0x20000070
 8000ab4:	2000004c 	.word	0x2000004c
 8000ab8:	200002d8 	.word	0x200002d8
 8000abc:	20000114 	.word	0x20000114
 8000ac0:	200002e0 	.word	0x200002e0
 8000ac4:	20000134 	.word	0x20000134
 8000ac8:	200002dc 	.word	0x200002dc
 8000acc:	20000124 	.word	0x20000124

08000ad0 <fetchBleEvent>:
	 if(BLE_command(ACI_HAL_SET_STANDBY,sizeof(ACI_HAL_SET_STANDBY),ACI_HAL_SET_STANDBY_COMPLETE,sizeof(ACI_HAL_SET_STANDBY_COMPLETE),0)==BLE_OK){
	 }
	 free(rxEvent);
}

int fetchBleEvent(uint8_t *container, int size){
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b08c      	sub	sp, #48	@ 0x30
 8000ad4:	af02      	add	r7, sp, #8
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	6039      	str	r1, [r7, #0]

  uint8_t master_header[]={0x0b,0x00,0x00,0x00,0x00};
 8000ada:	4a3d      	ldr	r2, [pc, #244]	@ (8000bd0 <fetchBleEvent+0x100>)
 8000adc:	f107 0318 	add.w	r3, r7, #24
 8000ae0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ae4:	6018      	str	r0, [r3, #0]
 8000ae6:	3304      	adds	r3, #4
 8000ae8:	7019      	strb	r1, [r3, #0]
  uint8_t slave_header[5];

  //Wait until it is available an event coming from the BLE module (GPIO PIN COULD CHANGE ACCORDING TO THE BOARD)
  if(HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000aea:	2140      	movs	r1, #64	@ 0x40
 8000aec:	4839      	ldr	r0, [pc, #228]	@ (8000bd4 <fetchBleEvent+0x104>)
 8000aee:	f001 fe89 	bl	8002804 <HAL_GPIO_ReadPin>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d065      	beq.n	8000bc4 <fetchBleEvent+0xf4>

  HAL_Delay(5);
 8000af8:	2005      	movs	r0, #5
 8000afa:	f001 fb83 	bl	8002204 <HAL_Delay>
  //PIN_CS of SPI2 LOW
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000afe:	2200      	movs	r2, #0
 8000b00:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b04:	4834      	ldr	r0, [pc, #208]	@ (8000bd8 <fetchBleEvent+0x108>)
 8000b06:	f001 fe95 	bl	8002834 <HAL_GPIO_WritePin>

  //SPI2 in this case, it could change according to the board
  //we send a byte containing a request of reading followed by 4 dummy bytes
  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000b0a:	f107 0210 	add.w	r2, r7, #16
 8000b0e:	f107 0118 	add.w	r1, r7, #24
 8000b12:	2301      	movs	r3, #1
 8000b14:	9300      	str	r3, [sp, #0]
 8000b16:	2305      	movs	r3, #5
 8000b18:	4830      	ldr	r0, [pc, #192]	@ (8000bdc <fetchBleEvent+0x10c>)
 8000b1a:	f002 ff0b 	bl	8003934 <HAL_SPI_TransmitReceive>
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000b1e:	2201      	movs	r2, #1
 8000b20:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b24:	482c      	ldr	r0, [pc, #176]	@ (8000bd8 <fetchBleEvent+0x108>)
 8000b26:	f001 fe85 	bl	8002834 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	f001 fb6a 	bl	8002204 <HAL_Delay>
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000b30:	2200      	movs	r2, #0
 8000b32:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b36:	4828      	ldr	r0, [pc, #160]	@ (8000bd8 <fetchBleEvent+0x108>)
 8000b38:	f001 fe7c 	bl	8002834 <HAL_GPIO_WritePin>

  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000b3c:	f107 0210 	add.w	r2, r7, #16
 8000b40:	f107 0118 	add.w	r1, r7, #24
 8000b44:	2301      	movs	r3, #1
 8000b46:	9300      	str	r3, [sp, #0]
 8000b48:	2305      	movs	r3, #5
 8000b4a:	4824      	ldr	r0, [pc, #144]	@ (8000bdc <fetchBleEvent+0x10c>)
 8000b4c:	f002 fef2 	bl	8003934 <HAL_SPI_TransmitReceive>

  //let's get the size of data available
  int dataSize;
  dataSize=(slave_header[3]|slave_header[4]<<8);
 8000b50:	7cfb      	ldrb	r3, [r7, #19]
 8000b52:	461a      	mov	r2, r3
 8000b54:	7d3b      	ldrb	r3, [r7, #20]
 8000b56:	021b      	lsls	r3, r3, #8
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  int i;
  char dummy=0xff;
 8000b5c:	23ff      	movs	r3, #255	@ 0xff
 8000b5e:	73fb      	strb	r3, [r7, #15]

  if(dataSize>size){
 8000b60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	dd01      	ble.n	8000b6c <fetchBleEvent+0x9c>
	  dataSize=size;
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if(dataSize>0){
 8000b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	dd1f      	ble.n	8000bb2 <fetchBleEvent+0xe2>
	    //let's fill the get the bytes availables and insert them into the container variable
  		for(i=0;i<dataSize;i++){
 8000b72:	2300      	movs	r3, #0
 8000b74:	623b      	str	r3, [r7, #32]
 8000b76:	e00d      	b.n	8000b94 <fetchBleEvent+0xc4>
  		HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)&dummy,container+i,1,1);
 8000b78:	6a3b      	ldr	r3, [r7, #32]
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	441a      	add	r2, r3
 8000b7e:	f107 010f 	add.w	r1, r7, #15
 8000b82:	2301      	movs	r3, #1
 8000b84:	9300      	str	r3, [sp, #0]
 8000b86:	2301      	movs	r3, #1
 8000b88:	4814      	ldr	r0, [pc, #80]	@ (8000bdc <fetchBleEvent+0x10c>)
 8000b8a:	f002 fed3 	bl	8003934 <HAL_SPI_TransmitReceive>
  		for(i=0;i<dataSize;i++){
 8000b8e:	6a3b      	ldr	r3, [r7, #32]
 8000b90:	3301      	adds	r3, #1
 8000b92:	623b      	str	r3, [r7, #32]
 8000b94:	6a3a      	ldr	r2, [r7, #32]
 8000b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	dbed      	blt.n	8000b78 <fetchBleEvent+0xa8>

  		}
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ba2:	480d      	ldr	r0, [pc, #52]	@ (8000bd8 <fetchBleEvent+0x108>)
 8000ba4:	f001 fe46 	bl	8002834 <HAL_GPIO_WritePin>
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
        return -1;
  	}

  //let's stop the SPI2
  dataAvailable=0;
 8000ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8000be0 <fetchBleEvent+0x110>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
  return BLE_OK;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	e00a      	b.n	8000bc8 <fetchBleEvent+0xf8>
  		HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bb8:	4807      	ldr	r0, [pc, #28]	@ (8000bd8 <fetchBleEvent+0x108>)
 8000bba:	f001 fe3b 	bl	8002834 <HAL_GPIO_WritePin>
        return -1;
 8000bbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc2:	e001      	b.n	8000bc8 <fetchBleEvent+0xf8>
  }else{
  return -2;
 8000bc4:	f06f 0301 	mvn.w	r3, #1
  }
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3728      	adds	r7, #40	@ 0x28
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	08005284 	.word	0x08005284
 8000bd4:	48001000 	.word	0x48001000
 8000bd8:	48000c00 	.word	0x48000c00
 8000bdc:	20000304 	.word	0x20000304
 8000be0:	20000300 	.word	0x20000300

08000be4 <checkEventResp>:


int checkEventResp(uint8_t *event, uint8_t *reference, int size){
 8000be4:	b480      	push	{r7}
 8000be6:	b087      	sub	sp, #28
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	60f8      	str	r0, [r7, #12]
 8000bec:	60b9      	str	r1, [r7, #8]
 8000bee:	607a      	str	r2, [r7, #4]
	int j=0;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	617b      	str	r3, [r7, #20]

	for(j=0;j<size;j++){
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	617b      	str	r3, [r7, #20]
 8000bf8:	e00f      	b.n	8000c1a <checkEventResp+0x36>

		if(event[j]!=reference[j]){
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	68fa      	ldr	r2, [r7, #12]
 8000bfe:	4413      	add	r3, r2
 8000c00:	781a      	ldrb	r2, [r3, #0]
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	68b9      	ldr	r1, [r7, #8]
 8000c06:	440b      	add	r3, r1
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d002      	beq.n	8000c14 <checkEventResp+0x30>
			return -1;
 8000c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c12:	e007      	b.n	8000c24 <checkEventResp+0x40>
	for(j=0;j<size;j++){
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	3301      	adds	r3, #1
 8000c18:	617b      	str	r3, [r7, #20]
 8000c1a:	697a      	ldr	r2, [r7, #20]
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	429a      	cmp	r2, r3
 8000c20:	dbeb      	blt.n	8000bfa <checkEventResp+0x16>
		}
	}

return BLE_OK;
 8000c22:	2300      	movs	r3, #0
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	371c      	adds	r7, #28
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <sendCommand>:

void sendCommand(uint8_t *command,int size){
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	@ 0x28
 8000c34:	af02      	add	r7, sp, #8
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	6039      	str	r1, [r7, #0]

	  uint8_t master_header[]={0x0a,0x00,0x00,0x00,0x00};
 8000c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8000cb8 <sendCommand+0x88>)
 8000c3c:	f107 0310 	add.w	r3, r7, #16
 8000c40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c44:	6018      	str	r0, [r3, #0]
 8000c46:	3304      	adds	r3, #4
 8000c48:	7019      	strb	r1, [r3, #0]
	  uint8_t slave_header[5];

	  int result;

	do{
	  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c50:	481a      	ldr	r0, [pc, #104]	@ (8000cbc <sendCommand+0x8c>)
 8000c52:	f001 fdef 	bl	8002834 <HAL_GPIO_WritePin>

	  //wait until it is possible to write
	  //while(!dataAvailable);
	  HAL_SPI_TransmitReceive(&hspi3,master_header,slave_header,5,1);
 8000c56:	f107 0208 	add.w	r2, r7, #8
 8000c5a:	f107 0110 	add.w	r1, r7, #16
 8000c5e:	2301      	movs	r3, #1
 8000c60:	9300      	str	r3, [sp, #0]
 8000c62:	2305      	movs	r3, #5
 8000c64:	4816      	ldr	r0, [pc, #88]	@ (8000cc0 <sendCommand+0x90>)
 8000c66:	f002 fe65 	bl	8003934 <HAL_SPI_TransmitReceive>
	  int bufferSize=(slave_header[2]<<8|slave_header[1]);
 8000c6a:	7abb      	ldrb	r3, [r7, #10]
 8000c6c:	021b      	lsls	r3, r3, #8
 8000c6e:	7a7a      	ldrb	r2, [r7, #9]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	61bb      	str	r3, [r7, #24]
	  if(bufferSize>=size){
 8000c74:	69ba      	ldr	r2, [r7, #24]
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	db09      	blt.n	8000c90 <sendCommand+0x60>
		HAL_SPI_Transmit(&hspi3,command,size,1);
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	b29a      	uxth	r2, r3
 8000c80:	2301      	movs	r3, #1
 8000c82:	6879      	ldr	r1, [r7, #4]
 8000c84:	480e      	ldr	r0, [pc, #56]	@ (8000cc0 <sendCommand+0x90>)
 8000c86:	f002 fce0 	bl	800364a <HAL_SPI_Transmit>
		result=0;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	61fb      	str	r3, [r7, #28]
 8000c8e:	e002      	b.n	8000c96 <sendCommand+0x66>
	  }else{
		result=-1;
 8000c90:	f04f 33ff 	mov.w	r3, #4294967295
 8000c94:	61fb      	str	r3, [r7, #28]
	  }
	  HAL_GPIO_WritePin(BLE_CS_GPIO_Port,BLE_CS_Pin,1);
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c9c:	4807      	ldr	r0, [pc, #28]	@ (8000cbc <sendCommand+0x8c>)
 8000c9e:	f001 fdc9 	bl	8002834 <HAL_GPIO_WritePin>
	  dataAvailable=0;
 8000ca2:	4b08      	ldr	r3, [pc, #32]	@ (8000cc4 <sendCommand+0x94>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
	}while(result!=0);
 8000ca8:	69fb      	ldr	r3, [r7, #28]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d1cd      	bne.n	8000c4a <sendCommand+0x1a>

}
 8000cae:	bf00      	nop
 8000cb0:	bf00      	nop
 8000cb2:	3720      	adds	r7, #32
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	0800528c 	.word	0x0800528c
 8000cbc:	48000c00 	.word	0x48000c00
 8000cc0:	20000304 	.word	0x20000304
 8000cc4:	20000300 	.word	0x20000300

08000cc8 <catchBLE>:

void catchBLE(uint8_t * byte1, uint8_t * byte2){
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
	int result=fetchBleEvent(buffer,127);
 8000cd2:	217f      	movs	r1, #127	@ 0x7f
 8000cd4:	481a      	ldr	r0, [pc, #104]	@ (8000d40 <catchBLE+0x78>)
 8000cd6:	f7ff fefb 	bl	8000ad0 <fetchBleEvent>
 8000cda:	60f8      	str	r0, [r7, #12]
	if(result==BLE_OK){
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d12a      	bne.n	8000d38 <catchBLE+0x70>
		if(checkEventResp(buffer,EVENT_DISCONNECTED,3)==BLE_OK){
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	4917      	ldr	r1, [pc, #92]	@ (8000d44 <catchBLE+0x7c>)
 8000ce6:	4816      	ldr	r0, [pc, #88]	@ (8000d40 <catchBLE+0x78>)
 8000ce8:	f7ff ff7c 	bl	8000be4 <checkEventResp>
			//setConnectable();
		}
		if(checkEventResp(buffer, EVENT_CONNECTED, 5)==BLE_OK){
 8000cec:	2205      	movs	r2, #5
 8000cee:	4916      	ldr	r1, [pc, #88]	@ (8000d48 <catchBLE+0x80>)
 8000cf0:	4813      	ldr	r0, [pc, #76]	@ (8000d40 <catchBLE+0x78>)
 8000cf2:	f7ff ff77 	bl	8000be4 <checkEventResp>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d109      	bne.n	8000d10 <catchBLE+0x48>
			// Little Endian Format
			*(connectionHandler) = buffer[5];
 8000cfc:	4b10      	ldr	r3, [pc, #64]	@ (8000d40 <catchBLE+0x78>)
 8000cfe:	795b      	ldrb	r3, [r3, #5]
 8000d00:	b21a      	sxth	r2, r3
 8000d02:	4b12      	ldr	r3, [pc, #72]	@ (8000d4c <catchBLE+0x84>)
 8000d04:	801a      	strh	r2, [r3, #0]
			*(connectionHandler + 1) = buffer[6];
 8000d06:	4b0e      	ldr	r3, [pc, #56]	@ (8000d40 <catchBLE+0x78>)
 8000d08:	799b      	ldrb	r3, [r3, #6]
 8000d0a:	b21a      	sxth	r2, r3
 8000d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d4c <catchBLE+0x84>)
 8000d0e:	805a      	strh	r2, [r3, #2]
		}
		if (checkEventResp(buffer, EVENT_GATT_CHANGED, 6)){
 8000d10:	4b0f      	ldr	r3, [pc, #60]	@ (8000d50 <catchBLE+0x88>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2206      	movs	r2, #6
 8000d16:	4619      	mov	r1, r3
 8000d18:	4809      	ldr	r0, [pc, #36]	@ (8000d40 <catchBLE+0x78>)
 8000d1a:	f7ff ff63 	bl	8000be4 <checkEventResp>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d009      	beq.n	8000d38 <catchBLE+0x70>
			*(connectionHandler) = buffer[5];
 8000d24:	4b06      	ldr	r3, [pc, #24]	@ (8000d40 <catchBLE+0x78>)
 8000d26:	795b      	ldrb	r3, [r3, #5]
 8000d28:	b21a      	sxth	r2, r3
 8000d2a:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <catchBLE+0x84>)
 8000d2c:	801a      	strh	r2, [r3, #0]
			*(connectionHandler + 1) = buffer[6];
 8000d2e:	4b04      	ldr	r3, [pc, #16]	@ (8000d40 <catchBLE+0x78>)
 8000d30:	799b      	ldrb	r3, [r3, #6]
 8000d32:	b21a      	sxth	r2, r3
 8000d34:	4b05      	ldr	r3, [pc, #20]	@ (8000d4c <catchBLE+0x84>)
 8000d36:	805a      	strh	r2, [r3, #2]
		}
	}else{
		//something bad is happening if I am here
	}
}
 8000d38:	bf00      	nop
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	200001d8 	.word	0x200001d8
 8000d44:	200000ec 	.word	0x200000ec
 8000d48:	200000f8 	.word	0x200000f8
 8000d4c:	20000144 	.word	0x20000144
 8000d50:	200000fd 	.word	0x200000fd

08000d54 <setConnectable>:

void setConnectable(){
 8000d54:	b590      	push	{r4, r7, lr}
 8000d56:	b085      	sub	sp, #20
 8000d58:	af00      	add	r7, sp, #0
		uint8_t* rxEvent;
		//Start advertising
		uint8_t *localname;
		int res;
		localname=(uint8_t*)malloc(sizeof(deviceName)+5);//carattere di terminazione+listauid+slavetemp
 8000d5a:	200c      	movs	r0, #12
 8000d5c:	f003 f970 	bl	8004040 <malloc>
 8000d60:	4603      	mov	r3, r0
 8000d62:	60fb      	str	r3, [r7, #12]
		memcpy(localname,deviceName,sizeof(deviceName));
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	4a37      	ldr	r2, [pc, #220]	@ (8000e44 <setConnectable+0xf0>)
 8000d68:	6810      	ldr	r0, [r2, #0]
 8000d6a:	6018      	str	r0, [r3, #0]
 8000d6c:	8891      	ldrh	r1, [r2, #4]
 8000d6e:	7992      	ldrb	r2, [r2, #6]
 8000d70:	8099      	strh	r1, [r3, #4]
 8000d72:	719a      	strb	r2, [r3, #6]
		localname[sizeof(deviceName)+1]=0x00;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	3308      	adds	r3, #8
 8000d78:	2200      	movs	r2, #0
 8000d7a:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)+2]=0x00;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	3309      	adds	r3, #9
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)+3]=0x00;
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	330a      	adds	r3, #10
 8000d88:	2200      	movs	r2, #0
 8000d8a:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)+4]=0x00;
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	330b      	adds	r3, #11
 8000d90:	2200      	movs	r2, #0
 8000d92:	701a      	strb	r2, [r3, #0]
		localname[sizeof(deviceName)]=0x00;
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	3307      	adds	r3, #7
 8000d98:	2200      	movs	r2, #0
 8000d9a:	701a      	strb	r2, [r3, #0]


		ACI_GAP_SET_DISCOVERABLE[11]=sizeof(deviceName)+1;
 8000d9c:	4b2a      	ldr	r3, [pc, #168]	@ (8000e48 <setConnectable+0xf4>)
 8000d9e:	2208      	movs	r2, #8
 8000da0:	72da      	strb	r2, [r3, #11]
		ACI_GAP_SET_DISCOVERABLE[3]=sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE)-4;
 8000da2:	4b29      	ldr	r3, [pc, #164]	@ (8000e48 <setConnectable+0xf4>)
 8000da4:	2215      	movs	r2, #21
 8000da6:	70da      	strb	r2, [r3, #3]

		uint8_t *discoverableCommand;
		discoverableCommand=(uint8_t*)malloc(sizeof(ACI_GAP_SET_DISCOVERABLE)+sizeof(deviceName)+5);
 8000da8:	2019      	movs	r0, #25
 8000daa:	f003 f949 	bl	8004040 <malloc>
 8000dae:	4603      	mov	r3, r0
 8000db0:	60bb      	str	r3, [r7, #8]
		memcpy(discoverableCommand,ACI_GAP_SET_DISCOVERABLE,sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	4a24      	ldr	r2, [pc, #144]	@ (8000e48 <setConnectable+0xf4>)
 8000db6:	461c      	mov	r4, r3
 8000db8:	4613      	mov	r3, r2
 8000dba:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000dbc:	6020      	str	r0, [r4, #0]
 8000dbe:	6061      	str	r1, [r4, #4]
 8000dc0:	60a2      	str	r2, [r4, #8]
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	7323      	strb	r3, [r4, #12]
		memcpy(discoverableCommand+sizeof(ACI_GAP_SET_DISCOVERABLE),localname,sizeof(deviceName)+5);
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	330d      	adds	r3, #13
 8000dca:	220c      	movs	r2, #12
 8000dcc:	68f9      	ldr	r1, [r7, #12]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f003 fbb7 	bl	8004542 <memcpy>

		// remove existing buffer content
		rxEvent=(uint8_t*)malloc(7);
 8000dd4:	2007      	movs	r0, #7
 8000dd6:	f003 f933 	bl	8004040 <malloc>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	607b      	str	r3, [r7, #4]
		res=fetchBleEvent(rxEvent,7);
 8000dde:	2107      	movs	r1, #7
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f7ff fe75 	bl	8000ad0 <fetchBleEvent>
 8000de6:	6038      	str	r0, [r7, #0]

		// send the command to make the peripheral discoverable
		sendCommand(discoverableCommand,sizeof(deviceName)+5+sizeof(ACI_GAP_SET_DISCOVERABLE));
 8000de8:	2119      	movs	r1, #25
 8000dea:	68b8      	ldr	r0, [r7, #8]
 8000dec:	f7ff ff20 	bl	8000c30 <sendCommand>
		HAL_Delay(100);
 8000df0:	2064      	movs	r0, #100	@ 0x64
 8000df2:	f001 fa07 	bl	8002204 <HAL_Delay>
		res=fetchBleEvent(rxEvent,7);
 8000df6:	2107      	movs	r1, #7
 8000df8:	6878      	ldr	r0, [r7, #4]
 8000dfa:	f7ff fe69 	bl	8000ad0 <fetchBleEvent>
 8000dfe:	6038      	str	r0, [r7, #0]
		if(res==BLE_OK){
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d10e      	bne.n	8000e24 <setConnectable+0xd0>
		   if(checkEventResp(rxEvent, ACI_GAP_SET_DISCOVERABLE_COMPLETE, 7)==BLE_OK){
 8000e06:	2207      	movs	r2, #7
 8000e08:	4910      	ldr	r1, [pc, #64]	@ (8000e4c <setConnectable+0xf8>)
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f7ff feea 	bl	8000be4 <checkEventResp>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d106      	bne.n	8000e24 <setConnectable+0xd0>
			  stackInitCompleteFlag|=0x80;
 8000e16:	4b0e      	ldr	r3, [pc, #56]	@ (8000e50 <setConnectable+0xfc>)
 8000e18:	881b      	ldrh	r3, [r3, #0]
 8000e1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e1e:	b29a      	uxth	r2, r3
 8000e20:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <setConnectable+0xfc>)
 8000e22:	801a      	strh	r2, [r3, #0]
		   }
		}
		free(rxEvent);
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f003 f913 	bl	8004050 <free>
		free(discoverableCommand);
 8000e2a:	68b8      	ldr	r0, [r7, #8]
 8000e2c:	f003 f910 	bl	8004050 <free>
		free(localname);
 8000e30:	68f8      	ldr	r0, [r7, #12]
 8000e32:	f003 f90d 	bl	8004050 <free>
		HAL_Delay(10);
 8000e36:	200a      	movs	r0, #10
 8000e38:	f001 f9e4 	bl	8002204 <HAL_Delay>
 }
 8000e3c:	bf00      	nop
 8000e3e:	3714      	adds	r7, #20
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd90      	pop	{r4, r7, pc}
 8000e44:	2000010c 	.word	0x2000010c
 8000e48:	20000078 	.word	0x20000078
 8000e4c:	20000088 	.word	0x20000088
 8000e50:	200002e2 	.word	0x200002e2

08000e54 <BLE_command>:
 * @param sizeRes Expected size of the response result.
 * @param returnHandles Number of handles expected in the response (each handle occupies 2 bytes).
 * @return int Returns BLE_OK if the command was successfully executed and the event response is valid,
 *             or an error code if something went wrong.
 */
int BLE_command(uint8_t* command, int size, uint8_t* result, int sizeRes, int returnHandles){
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
 8000e60:	603b      	str	r3, [r7, #0]
	   int response;

	   sendCommand(command,size);
 8000e62:	68b9      	ldr	r1, [r7, #8]
 8000e64:	68f8      	ldr	r0, [r7, #12]
 8000e66:	f7ff fee3 	bl	8000c30 <sendCommand>
	   rxEvent=(uint8_t*)malloc(sizeRes+2*returnHandles);
 8000e6a:	6a3b      	ldr	r3, [r7, #32]
 8000e6c:	005a      	lsls	r2, r3, #1
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	4413      	add	r3, r2
 8000e72:	4618      	mov	r0, r3
 8000e74:	f003 f8e4 	bl	8004040 <malloc>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	461a      	mov	r2, r3
 8000e7c:	4b19      	ldr	r3, [pc, #100]	@ (8000ee4 <BLE_command+0x90>)
 8000e7e:	601a      	str	r2, [r3, #0]

	   long contatore=0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	613b      	str	r3, [r7, #16]
	   while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000e84:	e007      	b.n	8000e96 <BLE_command+0x42>
		   contatore++;
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	613b      	str	r3, [r7, #16]
		   if(contatore>30000){
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000e92:	4293      	cmp	r3, r2
 8000e94:	dc07      	bgt.n	8000ea6 <BLE_command+0x52>
	   while(!HAL_GPIO_ReadPin(BLE_INT_GPIO_Port,BLE_INT_Pin)){
 8000e96:	2140      	movs	r1, #64	@ 0x40
 8000e98:	4813      	ldr	r0, [pc, #76]	@ (8000ee8 <BLE_command+0x94>)
 8000e9a:	f001 fcb3 	bl	8002804 <HAL_GPIO_ReadPin>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d0f0      	beq.n	8000e86 <BLE_command+0x32>
 8000ea4:	e000      	b.n	8000ea8 <BLE_command+0x54>
			   break;
 8000ea6:	bf00      	nop
		   }
	   }


	   response=fetchBleEvent(rxEvent,sizeRes+returnHandles*2);
 8000ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee4 <BLE_command+0x90>)
 8000eaa:	6818      	ldr	r0, [r3, #0]
 8000eac:	6a3b      	ldr	r3, [r7, #32]
 8000eae:	005a      	lsls	r2, r3, #1
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	4413      	add	r3, r2
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	f7ff fe0b 	bl	8000ad0 <fetchBleEvent>
 8000eba:	6178      	str	r0, [r7, #20]
	   if(response==BLE_OK){
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d107      	bne.n	8000ed2 <BLE_command+0x7e>
		   response=checkEventResp(rxEvent,result,sizeRes);
 8000ec2:	4b08      	ldr	r3, [pc, #32]	@ (8000ee4 <BLE_command+0x90>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	683a      	ldr	r2, [r7, #0]
 8000ec8:	6879      	ldr	r1, [r7, #4]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff fe8a 	bl	8000be4 <checkEventResp>
 8000ed0:	6178      	str	r0, [r7, #20]
	   }
	   HAL_Delay(10);
 8000ed2:	200a      	movs	r0, #10
 8000ed4:	f001 f996 	bl	8002204 <HAL_Delay>


	return response;
 8000ed8:	697b      	ldr	r3, [r7, #20]
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3718      	adds	r7, #24
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	200002e4 	.word	0x200002e4
 8000ee8:	48001000 	.word	0x48001000

08000eec <addService>:

void addService(uint8_t* UUID, uint8_t* handle, int attributes){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af02      	add	r7, sp, #8
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]


	//memcpy
	memcpy(ADD_PRIMARY_SERVICE+5,UUID,16);
 8000ef8:	4b14      	ldr	r3, [pc, #80]	@ (8000f4c <addService+0x60>)
 8000efa:	2210      	movs	r2, #16
 8000efc:	68f9      	ldr	r1, [r7, #12]
 8000efe:	4618      	mov	r0, r3
 8000f00:	f003 fb1f 	bl	8004542 <memcpy>
    ADD_PRIMARY_SERVICE[22]=attributes;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	b2da      	uxtb	r2, r3
 8000f08:	4b11      	ldr	r3, [pc, #68]	@ (8000f50 <addService+0x64>)
 8000f0a:	759a      	strb	r2, [r3, #22]
	   if(BLE_command(ADD_PRIMARY_SERVICE,sizeof(ADD_PRIMARY_SERVICE),ADD_PRIMARY_SERVICE_COMPLETE,sizeof(ADD_PRIMARY_SERVICE_COMPLETE),1)==BLE_OK){
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	9300      	str	r3, [sp, #0]
 8000f10:	2307      	movs	r3, #7
 8000f12:	4a10      	ldr	r2, [pc, #64]	@ (8000f54 <addService+0x68>)
 8000f14:	2117      	movs	r1, #23
 8000f16:	480e      	ldr	r0, [pc, #56]	@ (8000f50 <addService+0x64>)
 8000f18:	f7ff ff9c 	bl	8000e54 <BLE_command>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d10a      	bne.n	8000f38 <addService+0x4c>
		   handle[0]=rxEvent[7];
 8000f22:	4b0d      	ldr	r3, [pc, #52]	@ (8000f58 <addService+0x6c>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	79da      	ldrb	r2, [r3, #7]
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	701a      	strb	r2, [r3, #0]
		   handle[1]=rxEvent[8];
 8000f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000f58 <addService+0x6c>)
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	3301      	adds	r3, #1
 8000f34:	7a12      	ldrb	r2, [r2, #8]
 8000f36:	701a      	strb	r2, [r3, #0]
	    }
	   free(rxEvent);
 8000f38:	4b07      	ldr	r3, [pc, #28]	@ (8000f58 <addService+0x6c>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f003 f887 	bl	8004050 <free>
}
 8000f42:	bf00      	nop
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000095 	.word	0x20000095
 8000f50:	20000090 	.word	0x20000090
 8000f54:	200000a8 	.word	0x200000a8
 8000f58:	200002e4 	.word	0x200002e4

08000f5c <addCharacteristic>:

void addCharacteristic(uint8_t* UUID,uint8_t* handleChar, uint8_t* handleService, uint8_t maxsize, uint8_t proprieties){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af02      	add	r7, sp, #8
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
 8000f68:	70fb      	strb	r3, [r7, #3]
    memcpy(ADD_CUSTOM_CHAR+7,UUID,16);
 8000f6a:	4b19      	ldr	r3, [pc, #100]	@ (8000fd0 <addCharacteristic+0x74>)
 8000f6c:	2210      	movs	r2, #16
 8000f6e:	68f9      	ldr	r1, [r7, #12]
 8000f70:	4618      	mov	r0, r3
 8000f72:	f003 fae6 	bl	8004542 <memcpy>

	ADD_CUSTOM_CHAR[4]= handleService[0];
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	781a      	ldrb	r2, [r3, #0]
 8000f7a:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <addCharacteristic+0x78>)
 8000f7c:	711a      	strb	r2, [r3, #4]
	ADD_CUSTOM_CHAR[5]= handleService[1];
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	785a      	ldrb	r2, [r3, #1]
 8000f82:	4b14      	ldr	r3, [pc, #80]	@ (8000fd4 <addCharacteristic+0x78>)
 8000f84:	715a      	strb	r2, [r3, #5]
	ADD_CUSTOM_CHAR[23]= maxsize;
 8000f86:	4a13      	ldr	r2, [pc, #76]	@ (8000fd4 <addCharacteristic+0x78>)
 8000f88:	78fb      	ldrb	r3, [r7, #3]
 8000f8a:	75d3      	strb	r3, [r2, #23]
	ADD_CUSTOM_CHAR[25]= proprieties;
 8000f8c:	4a11      	ldr	r2, [pc, #68]	@ (8000fd4 <addCharacteristic+0x78>)
 8000f8e:	7e3b      	ldrb	r3, [r7, #24]
 8000f90:	7653      	strb	r3, [r2, #25]
	if(BLE_command(ADD_CUSTOM_CHAR,sizeof(ADD_CUSTOM_CHAR),ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),1)==BLE_OK){
 8000f92:	2301      	movs	r3, #1
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	2307      	movs	r3, #7
 8000f98:	4a0f      	ldr	r2, [pc, #60]	@ (8000fd8 <addCharacteristic+0x7c>)
 8000f9a:	211e      	movs	r1, #30
 8000f9c:	480d      	ldr	r0, [pc, #52]	@ (8000fd4 <addCharacteristic+0x78>)
 8000f9e:	f7ff ff59 	bl	8000e54 <BLE_command>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d10a      	bne.n	8000fbe <addCharacteristic+0x62>
        handleChar[0]=rxEvent[7];
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000fdc <addCharacteristic+0x80>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	79da      	ldrb	r2, [r3, #7]
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	701a      	strb	r2, [r3, #0]
	    handleChar[1]=rxEvent[8];
 8000fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fdc <addCharacteristic+0x80>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	7a12      	ldrb	r2, [r2, #8]
 8000fbc:	701a      	strb	r2, [r3, #0]
	}
	free(rxEvent);
 8000fbe:	4b07      	ldr	r3, [pc, #28]	@ (8000fdc <addCharacteristic+0x80>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f003 f844 	bl	8004050 <free>
}
 8000fc8:	bf00      	nop
 8000fca:	3710      	adds	r7, #16
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	200000b7 	.word	0x200000b7
 8000fd4:	200000b0 	.word	0x200000b0
 8000fd8:	200000d0 	.word	0x200000d0
 8000fdc:	200002e4 	.word	0x200002e4

08000fe0 <updateCharValue>:

void updateCharValue(uint8_t* handleService,uint8_t* handleChar, int offset, int size,uint8_t* data){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b088      	sub	sp, #32
 8000fe4:	af02      	add	r7, sp, #8
 8000fe6:	60f8      	str	r0, [r7, #12]
 8000fe8:	60b9      	str	r1, [r7, #8]
 8000fea:	607a      	str	r2, [r7, #4]
 8000fec:	603b      	str	r3, [r7, #0]
	UPDATE_CHAR[3]=size+6;
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	3306      	adds	r3, #6
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4b21      	ldr	r3, [pc, #132]	@ (800107c <updateCharValue+0x9c>)
 8000ff8:	70da      	strb	r2, [r3, #3]
	UPDATE_CHAR[4]=handleService[0];
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	781a      	ldrb	r2, [r3, #0]
 8000ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <updateCharValue+0x9c>)
 8001000:	711a      	strb	r2, [r3, #4]
	UPDATE_CHAR[5]=handleService[1];
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	785a      	ldrb	r2, [r3, #1]
 8001006:	4b1d      	ldr	r3, [pc, #116]	@ (800107c <updateCharValue+0x9c>)
 8001008:	715a      	strb	r2, [r3, #5]
	UPDATE_CHAR[6]=handleChar[0];
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	781a      	ldrb	r2, [r3, #0]
 800100e:	4b1b      	ldr	r3, [pc, #108]	@ (800107c <updateCharValue+0x9c>)
 8001010:	719a      	strb	r2, [r3, #6]
	UPDATE_CHAR[7]=handleChar[1];
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	785a      	ldrb	r2, [r3, #1]
 8001016:	4b19      	ldr	r3, [pc, #100]	@ (800107c <updateCharValue+0x9c>)
 8001018:	71da      	strb	r2, [r3, #7]
	UPDATE_CHAR[8]=offset;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	b2da      	uxtb	r2, r3
 800101e:	4b17      	ldr	r3, [pc, #92]	@ (800107c <updateCharValue+0x9c>)
 8001020:	721a      	strb	r2, [r3, #8]
	UPDATE_CHAR[9]=size;
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	b2da      	uxtb	r2, r3
 8001026:	4b15      	ldr	r3, [pc, #84]	@ (800107c <updateCharValue+0x9c>)
 8001028:	725a      	strb	r2, [r3, #9]

	uint8_t* commandComplete;
	commandComplete=(uint8_t*)malloc(10+size);
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	330a      	adds	r3, #10
 800102e:	4618      	mov	r0, r3
 8001030:	f003 f806 	bl	8004040 <malloc>
 8001034:	4603      	mov	r3, r0
 8001036:	617b      	str	r3, [r7, #20]
	memcpy(commandComplete,UPDATE_CHAR,10);
 8001038:	220a      	movs	r2, #10
 800103a:	4910      	ldr	r1, [pc, #64]	@ (800107c <updateCharValue+0x9c>)
 800103c:	6978      	ldr	r0, [r7, #20]
 800103e:	f003 fa80 	bl	8004542 <memcpy>
	memcpy(commandComplete+10,data,size);
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	330a      	adds	r3, #10
 8001046:	683a      	ldr	r2, [r7, #0]
 8001048:	6a39      	ldr	r1, [r7, #32]
 800104a:	4618      	mov	r0, r3
 800104c:	f003 fa79 	bl	8004542 <memcpy>

	BLE_command(commandComplete,10+size,ADD_CUSTOM_CHAR_COMPLETE,sizeof(ADD_CUSTOM_CHAR_COMPLETE),0);
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	f103 010a 	add.w	r1, r3, #10
 8001056:	2300      	movs	r3, #0
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2307      	movs	r3, #7
 800105c:	4a08      	ldr	r2, [pc, #32]	@ (8001080 <updateCharValue+0xa0>)
 800105e:	6978      	ldr	r0, [r7, #20]
 8001060:	f7ff fef8 	bl	8000e54 <BLE_command>

	free(commandComplete);
 8001064:	6978      	ldr	r0, [r7, #20]
 8001066:	f002 fff3 	bl	8004050 <free>
	free(rxEvent);
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <updateCharValue+0xa4>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f002 ffee 	bl	8004050 <free>
}
 8001074:	bf00      	nop
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	200000d8 	.word	0x200000d8
 8001080:	200000d0 	.word	0x200000d0
 8001084:	200002e4 	.word	0x200002e4

08001088 <disconnectBLE>:

/** 
 * @brief Disconnects the peripheral from the central
*/
void disconnectBLE(){
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af02      	add	r7, sp, #8
	if (connectionHandler[0] == -1 && connectionHandler[1] == -1){
 800108e:	4b24      	ldr	r3, [pc, #144]	@ (8001120 <disconnectBLE+0x98>)
 8001090:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001098:	d105      	bne.n	80010a6 <disconnectBLE+0x1e>
 800109a:	4b21      	ldr	r3, [pc, #132]	@ (8001120 <disconnectBLE+0x98>)
 800109c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010a4:	d037      	beq.n	8001116 <disconnectBLE+0x8e>
	   // should not be -1
	   return;
	}
	uint8_t command[7];
	memcpy(command, DISCONNECT, 4);
 80010a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001124 <disconnectBLE+0x9c>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	607b      	str	r3, [r7, #4]
	command[4] = connectionHandler[0];
 80010ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001120 <disconnectBLE+0x98>)
 80010ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	723b      	strb	r3, [r7, #8]
	command[5] = connectionHandler[1];
 80010b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001120 <disconnectBLE+0x98>)
 80010b8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	727b      	strb	r3, [r7, #9]
	command[6] = 0x13;
 80010c0:	2313      	movs	r3, #19
 80010c2:	72bb      	strb	r3, [r7, #10]
	if(BLE_command(command,sizeof(command),EVENT_DISCONNECT_PENDING,7,0)==BLE_OK){
 80010c4:	1d38      	adds	r0, r7, #4
 80010c6:	2300      	movs	r3, #0
 80010c8:	9300      	str	r3, [sp, #0]
 80010ca:	2307      	movs	r3, #7
 80010cc:	4a16      	ldr	r2, [pc, #88]	@ (8001128 <disconnectBLE+0xa0>)
 80010ce:	2107      	movs	r1, #7
 80010d0:	f7ff fec0 	bl	8000e54 <BLE_command>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d11e      	bne.n	8001118 <disconnectBLE+0x90>
		int result=fetchBleEvent(buffer,127);
 80010da:	217f      	movs	r1, #127	@ 0x7f
 80010dc:	4813      	ldr	r0, [pc, #76]	@ (800112c <disconnectBLE+0xa4>)
 80010de:	f7ff fcf7 	bl	8000ad0 <fetchBleEvent>
 80010e2:	60f8      	str	r0, [r7, #12]
		if(result==BLE_OK){
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d10f      	bne.n	800110a <disconnectBLE+0x82>
			 if(checkEventResp(buffer,EVENT_DISCONNECTED,4)==BLE_OK){
 80010ea:	2204      	movs	r2, #4
 80010ec:	4910      	ldr	r1, [pc, #64]	@ (8001130 <disconnectBLE+0xa8>)
 80010ee:	480f      	ldr	r0, [pc, #60]	@ (800112c <disconnectBLE+0xa4>)
 80010f0:	f7ff fd78 	bl	8000be4 <checkEventResp>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d107      	bne.n	800110a <disconnectBLE+0x82>
				 //setConnectable();
				 connectionHandler[0] = -1;
 80010fa:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <disconnectBLE+0x98>)
 80010fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001100:	801a      	strh	r2, [r3, #0]
				 connectionHandler[1] = -1;
 8001102:	4b07      	ldr	r3, [pc, #28]	@ (8001120 <disconnectBLE+0x98>)
 8001104:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001108:	805a      	strh	r2, [r3, #2]
			 }
		}
	free(rxEvent);
 800110a:	4b0a      	ldr	r3, [pc, #40]	@ (8001134 <disconnectBLE+0xac>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4618      	mov	r0, r3
 8001110:	f002 ff9e 	bl	8004050 <free>
 8001114:	e000      	b.n	8001118 <disconnectBLE+0x90>
	   return;
 8001116:	bf00      	nop
	}
}
 8001118:	3710      	adds	r7, #16
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000144 	.word	0x20000144
 8001124:	200000e8 	.word	0x200000e8
 8001128:	200000f0 	.word	0x200000f0
 800112c:	200001d8 	.word	0x200001d8
 8001130:	200000ec 	.word	0x200000ec
 8001134:	200002e4 	.word	0x200002e4

08001138 <setDiscoverability>:
/**
 * DO NOT CHANGE FUNCTION definition
 * @brief Sets the discoverability of the peripheral
 * @param mode 0 => Non Discoverable, 1 => Discoverable
 * */
void setDiscoverability(uint8_t mode){
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af02      	add	r7, sp, #8
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
	if (mode == 1){
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	2b01      	cmp	r3, #1
 8001146:	d102      	bne.n	800114e <setDiscoverability+0x16>
		setConnectable();
 8001148:	f7ff fe04 	bl	8000d54 <setConnectable>
		free(rxEvent);
	}
	else{
		// Do nothing
	}
}
 800114c:	e00f      	b.n	800116e <setDiscoverability+0x36>
	else if (mode == 0){
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d10c      	bne.n	800116e <setDiscoverability+0x36>
		if(BLE_command(ACI_GAP_SET_NON_DISCOVERABLE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE),ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE,sizeof(ACI_GAP_SET_NON_DISCOVERABLE_COMPLETE),0)==BLE_OK){
 8001154:	2300      	movs	r3, #0
 8001156:	9300      	str	r3, [sp, #0]
 8001158:	2307      	movs	r3, #7
 800115a:	4a07      	ldr	r2, [pc, #28]	@ (8001178 <setDiscoverability+0x40>)
 800115c:	2104      	movs	r1, #4
 800115e:	4807      	ldr	r0, [pc, #28]	@ (800117c <setDiscoverability+0x44>)
 8001160:	f7ff fe78 	bl	8000e54 <BLE_command>
		free(rxEvent);
 8001164:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <setDiscoverability+0x48>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4618      	mov	r0, r3
 800116a:	f002 ff71 	bl	8004050 <free>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000104 	.word	0x20000104
 800117c:	20000100 	.word	0x20000100
 8001180:	200002e4 	.word	0x200002e4

08001184 <i2c_init>:
 * i2c.c
 */
#include "i2c.h"
#include <stm32l475xx.h>

void i2c_init() {
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
    // enable GPIOB for PB10 and PB11
    // enable I2C2
    RCC->APB1ENR1 |= RCC_APB1ENR1_I2C2EN;
 8001188:	4b2a      	ldr	r3, [pc, #168]	@ (8001234 <i2c_init+0xb0>)
 800118a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800118c:	4a29      	ldr	r2, [pc, #164]	@ (8001234 <i2c_init+0xb0>)
 800118e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001192:	6593      	str	r3, [r2, #88]	@ 0x58
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 8001194:	4b27      	ldr	r3, [pc, #156]	@ (8001234 <i2c_init+0xb0>)
 8001196:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001198:	4a26      	ldr	r2, [pc, #152]	@ (8001234 <i2c_init+0xb0>)
 800119a:	f043 0302 	orr.w	r3, r3, #2
 800119e:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // clear bits and set PB10 and PB11 to alternate function mdoe
    GPIOB->MODER &= ~((0b11 << (20)) | (0b11 << (22))); //20 bits for PB10, 22 bits for PB11
 80011a0:	4b25      	ldr	r3, [pc, #148]	@ (8001238 <i2c_init+0xb4>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a24      	ldr	r2, [pc, #144]	@ (8001238 <i2c_init+0xb4>)
 80011a6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80011aa:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= ((0b10 << (20)) | (0b10 << (22))); //20 bits for PB10, 22 bits for PB11
 80011ac:	4b22      	ldr	r3, [pc, #136]	@ (8001238 <i2c_init+0xb4>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a21      	ldr	r2, [pc, #132]	@ (8001238 <i2c_init+0xb4>)
 80011b2:	f443 0320 	orr.w	r3, r3, #10485760	@ 0xa00000
 80011b6:	6013      	str	r3, [r2, #0]

    // set AF4 for PB10 and PB11
    // 0100 = AF4
    GPIOB->AFR[1] &= ~((0b1111 << 8) | (0b1111 << 12)); // reset AFRH for PB10 and PB11
 80011b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001238 <i2c_init+0xb4>)
 80011ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011bc:	4a1e      	ldr	r2, [pc, #120]	@ (8001238 <i2c_init+0xb4>)
 80011be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80011c2:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= ((0b0100 << 8) | (0b0100 << 12)); // PB10 uses [8:11], PB11 uses [12:15]
 80011c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001238 <i2c_init+0xb4>)
 80011c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001238 <i2c_init+0xb4>)
 80011ca:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 80011ce:	6253      	str	r3, [r2, #36]	@ 0x24

    //Set bit 10 and 11 to open drain
    GPIOB->OTYPER |= (0b1 << 10) | (0b1 << 11);
 80011d0:	4b19      	ldr	r3, [pc, #100]	@ (8001238 <i2c_init+0xb4>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	4a18      	ldr	r2, [pc, #96]	@ (8001238 <i2c_init+0xb4>)
 80011d6:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 80011da:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= ((0b11 << 20) | (0b11 << 22));
 80011dc:	4b16      	ldr	r3, [pc, #88]	@ (8001238 <i2c_init+0xb4>)
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	4a15      	ldr	r2, [pc, #84]	@ (8001238 <i2c_init+0xb4>)
 80011e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011e6:	6093      	str	r3, [r2, #8]
    //Clear bit 20 - 23
    GPIOB->PUPDR &= ~((0b11 << 20) | (0b11 << 22));
 80011e8:	4b13      	ldr	r3, [pc, #76]	@ (8001238 <i2c_init+0xb4>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	4a12      	ldr	r2, [pc, #72]	@ (8001238 <i2c_init+0xb4>)
 80011ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80011f2:	60d3      	str	r3, [r2, #12]
    //Set 20 - 23 pull up mode
    GPIOB->PUPDR |= ((0b11 << 20) | (0b11 << 22));
 80011f4:	4b10      	ldr	r3, [pc, #64]	@ (8001238 <i2c_init+0xb4>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001238 <i2c_init+0xb4>)
 80011fa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011fe:	60d3      	str	r3, [r2, #12]
	//PRESC   1
	//SCLDEL  0x3
	//SDADEL  0x2
	//SCLH    0x3
	//SCLL    0x9
    I2C2->CR1 &= ~I2C_CR1_PE;
 8001200:	4b0e      	ldr	r3, [pc, #56]	@ (800123c <i2c_init+0xb8>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a0d      	ldr	r2, [pc, #52]	@ (800123c <i2c_init+0xb8>)
 8001206:	f023 0301 	bic.w	r3, r3, #1
 800120a:	6013      	str	r3, [r2, #0]
    I2C2->CR1 |= 1<<1;
 800120c:	4b0b      	ldr	r3, [pc, #44]	@ (800123c <i2c_init+0xb8>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a0a      	ldr	r2, [pc, #40]	@ (800123c <i2c_init+0xb8>)
 8001212:	f043 0302 	orr.w	r3, r3, #2
 8001216:	6013      	str	r3, [r2, #0]
    I2C2->TIMINGR = 0x1042C3C7; // 0x10320309 // 0x20420F13 // 0x1042C3C7 / 10KHz
 8001218:	4b08      	ldr	r3, [pc, #32]	@ (800123c <i2c_init+0xb8>)
 800121a:	4a09      	ldr	r2, [pc, #36]	@ (8001240 <i2c_init+0xbc>)
 800121c:	611a      	str	r2, [r3, #16]
    I2C2->CR1 |= I2C_CR1_PE;
 800121e:	4b07      	ldr	r3, [pc, #28]	@ (800123c <i2c_init+0xb8>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4a06      	ldr	r2, [pc, #24]	@ (800123c <i2c_init+0xb8>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	6013      	str	r3, [r2, #0]
}
 800122a:	bf00      	nop
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr
 8001234:	40021000 	.word	0x40021000
 8001238:	48000400 	.word	0x48000400
 800123c:	40005800 	.word	0x40005800
 8001240:	1042c3c7 	.word	0x1042c3c7

08001244 <i2c_transaction>:

uint8_t i2c_transaction(uint8_t address, uint8_t dir, uint8_t* data, uint8_t len) {
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	603a      	str	r2, [r7, #0]
 800124c:	461a      	mov	r2, r3
 800124e:	4603      	mov	r3, r0
 8001250:	71fb      	strb	r3, [r7, #7]
 8001252:	460b      	mov	r3, r1
 8001254:	71bb      	strb	r3, [r7, #6]
 8001256:	4613      	mov	r3, r2
 8001258:	717b      	strb	r3, [r7, #5]
    I2C2->CR2 = 0; 
 800125a:	4b4e      	ldr	r3, [pc, #312]	@ (8001394 <i2c_transaction+0x150>)
 800125c:	2200      	movs	r2, #0
 800125e:	605a      	str	r2, [r3, #4]

    uint32_t cr2_value = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]

	//bit 0 is R/W flag)
	cr2_value |= (address << 1);
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	68fa      	ldr	r2, [r7, #12]
 800126a:	4313      	orrs	r3, r2
 800126c:	60fb      	str	r3, [r7, #12]
	//number of bytes to transfer
	cr2_value |= (len << 16);
 800126e:	797b      	ldrb	r3, [r7, #5]
 8001270:	041b      	lsls	r3, r3, #16
 8001272:	68fa      	ldr	r2, [r7, #12]
 8001274:	4313      	orrs	r3, r2
 8001276:	60fb      	str	r3, [r7, #12]
	// set the direction of transfer
	cr2_value |= ((dir & 0b1) << 10); // dir is 10th bit in CR register
 8001278:	79bb      	ldrb	r3, [r7, #6]
 800127a:	029b      	lsls	r3, r3, #10
 800127c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	4313      	orrs	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
	if (dir == 1) {
 8001286:	79bb      	ldrb	r3, [r7, #6]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d103      	bne.n	8001294 <i2c_transaction+0x50>
		cr2_value |= I2C_CR2_RD_WRN; // set to read mode
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001292:	60fb      	str	r3, [r7, #12]
	}
	// Start
	cr2_value |= I2C_CR2_START; // start transaction
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800129a:	60fb      	str	r3, [r7, #12]
	I2C2->CR2 = cr2_value;
 800129c:	4a3d      	ldr	r2, [pc, #244]	@ (8001394 <i2c_transaction+0x150>)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	6053      	str	r3, [r2, #4]

    if (dir == 0) { // writing
 80012a2:	79bb      	ldrb	r3, [r7, #6]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d138      	bne.n	800131a <i2c_transaction+0xd6>
        for (uint8_t i = 0; i < len; i++) {
 80012a8:	2300      	movs	r3, #0
 80012aa:	72fb      	strb	r3, [r7, #11]
 80012ac:	e030      	b.n	8001310 <i2c_transaction+0xcc>
            //I2C_ISR_TXIS (bit 1 in ISR) show if the transmit data register is empty and ready for new data.
		    while (((I2C2->ISR & I2C_ISR_TXIS) == 0) &&
 80012ae:	bf00      	nop
 80012b0:	4b38      	ldr	r3, [pc, #224]	@ (8001394 <i2c_transaction+0x150>)
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	f003 0302 	and.w	r3, r3, #2
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d105      	bne.n	80012c8 <i2c_transaction+0x84>
	                   ((I2C2->ISR & I2C_ISR_NACKF) == 0)); //Wait for TXIS flag
 80012bc:	4b35      	ldr	r3, [pc, #212]	@ (8001394 <i2c_transaction+0x150>)
 80012be:	699b      	ldr	r3, [r3, #24]
 80012c0:	f003 0310 	and.w	r3, r3, #16
		    while (((I2C2->ISR & I2C_ISR_TXIS) == 0) &&
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d0f3      	beq.n	80012b0 <i2c_transaction+0x6c>

		    if (I2C2->ISR & I2C_ISR_NACKF) {
 80012c8:	4b32      	ldr	r3, [pc, #200]	@ (8001394 <i2c_transaction+0x150>)
 80012ca:	699b      	ldr	r3, [r3, #24]
 80012cc:	f003 0310 	and.w	r3, r3, #16
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d014      	beq.n	80012fe <i2c_transaction+0xba>
		       I2C2->CR2 |= I2C_CR2_STOP;
 80012d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001394 <i2c_transaction+0x150>)
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	4a2e      	ldr	r2, [pc, #184]	@ (8001394 <i2c_transaction+0x150>)
 80012da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012de:	6053      	str	r3, [r2, #4]
		       while ((I2C2->ISR & I2C_ISR_STOPF) == 0);
 80012e0:	bf00      	nop
 80012e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001394 <i2c_transaction+0x150>)
 80012e4:	699b      	ldr	r3, [r3, #24]
 80012e6:	f003 0320 	and.w	r3, r3, #32
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d0f9      	beq.n	80012e2 <i2c_transaction+0x9e>
		       I2C2->ICR |= I2C_ICR_STOPCF;
 80012ee:	4b29      	ldr	r3, [pc, #164]	@ (8001394 <i2c_transaction+0x150>)
 80012f0:	69db      	ldr	r3, [r3, #28]
 80012f2:	4a28      	ldr	r2, [pc, #160]	@ (8001394 <i2c_transaction+0x150>)
 80012f4:	f043 0320 	orr.w	r3, r3, #32
 80012f8:	61d3      	str	r3, [r2, #28]
		       return 1; 
 80012fa:	2301      	movs	r3, #1
 80012fc:	e043      	b.n	8001386 <i2c_transaction+0x142>
		    }

		    I2C2->TXDR = data[i]; //Write data to TXDR
 80012fe:	7afb      	ldrb	r3, [r7, #11]
 8001300:	683a      	ldr	r2, [r7, #0]
 8001302:	4413      	add	r3, r2
 8001304:	781a      	ldrb	r2, [r3, #0]
 8001306:	4b23      	ldr	r3, [pc, #140]	@ (8001394 <i2c_transaction+0x150>)
 8001308:	629a      	str	r2, [r3, #40]	@ 0x28
        for (uint8_t i = 0; i < len; i++) {
 800130a:	7afb      	ldrb	r3, [r7, #11]
 800130c:	3301      	adds	r3, #1
 800130e:	72fb      	strb	r3, [r7, #11]
 8001310:	7afa      	ldrb	r2, [r7, #11]
 8001312:	797b      	ldrb	r3, [r7, #5]
 8001314:	429a      	cmp	r2, r3
 8001316:	d3ca      	bcc.n	80012ae <i2c_transaction+0x6a>
 8001318:	e01a      	b.n	8001350 <i2c_transaction+0x10c>
        }
    }
    else if (dir == 1) { // reading
 800131a:	79bb      	ldrb	r3, [r7, #6]
 800131c:	2b01      	cmp	r3, #1
 800131e:	d117      	bne.n	8001350 <i2c_transaction+0x10c>
        for (uint8_t i = 0; i < len; i++) {
 8001320:	2300      	movs	r3, #0
 8001322:	72bb      	strb	r3, [r7, #10]
 8001324:	e010      	b.n	8001348 <i2c_transaction+0x104>
		    while ((I2C2->ISR & I2C_ISR_RXNE) == 0); //Wait RXNE flag
 8001326:	bf00      	nop
 8001328:	4b1a      	ldr	r3, [pc, #104]	@ (8001394 <i2c_transaction+0x150>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	f003 0304 	and.w	r3, r3, #4
 8001330:	2b00      	cmp	r3, #0
 8001332:	d0f9      	beq.n	8001328 <i2c_transaction+0xe4>
		    data[i] = I2C2->RXDR; //Read from RXDR
 8001334:	4b17      	ldr	r3, [pc, #92]	@ (8001394 <i2c_transaction+0x150>)
 8001336:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001338:	7abb      	ldrb	r3, [r7, #10]
 800133a:	683a      	ldr	r2, [r7, #0]
 800133c:	4413      	add	r3, r2
 800133e:	b2ca      	uxtb	r2, r1
 8001340:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < len; i++) {
 8001342:	7abb      	ldrb	r3, [r7, #10]
 8001344:	3301      	adds	r3, #1
 8001346:	72bb      	strb	r3, [r7, #10]
 8001348:	7aba      	ldrb	r2, [r7, #10]
 800134a:	797b      	ldrb	r3, [r7, #5]
 800134c:	429a      	cmp	r2, r3
 800134e:	d3ea      	bcc.n	8001326 <i2c_transaction+0xe2>
		}
    }

    while((I2C2->ISR & I2C_ISR_TC) == 0); // wait for transfer to complete
 8001350:	bf00      	nop
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <i2c_transaction+0x150>)
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800135a:	2b00      	cmp	r3, #0
 800135c:	d0f9      	beq.n	8001352 <i2c_transaction+0x10e>
    // set stop bit after writing/ reading has finished
    I2C2->CR2 |= I2C_CR2_STOP;
 800135e:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <i2c_transaction+0x150>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	4a0c      	ldr	r2, [pc, #48]	@ (8001394 <i2c_transaction+0x150>)
 8001364:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001368:	6053      	str	r3, [r2, #4]
    while((I2C2->ISR & I2C_ISR_STOPF) == 0); // wait for stop bit
 800136a:	bf00      	nop
 800136c:	4b09      	ldr	r3, [pc, #36]	@ (8001394 <i2c_transaction+0x150>)
 800136e:	699b      	ldr	r3, [r3, #24]
 8001370:	f003 0320 	and.w	r3, r3, #32
 8001374:	2b00      	cmp	r3, #0
 8001376:	d0f9      	beq.n	800136c <i2c_transaction+0x128>
    I2C2->ICR |= I2C_ISR_STOPF; // clear stop bit in interrupt register
 8001378:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <i2c_transaction+0x150>)
 800137a:	69db      	ldr	r3, [r3, #28]
 800137c:	4a05      	ldr	r2, [pc, #20]	@ (8001394 <i2c_transaction+0x150>)
 800137e:	f043 0320 	orr.w	r3, r3, #32
 8001382:	61d3      	str	r3, [r2, #28]
    return 0;
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40005800 	.word	0x40005800

08001398 <lsm6dsl_init>:
#define INT1_CTRL 0x0D
#define STATUS_REG 0x1E
#define OUTX_L_XL 0x28 // start of accelerometer outpuot


void lsm6dsl_init() {
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
    uint8_t configure_accel_data[2] = {CTRL1_XL, 0x60};
 800139e:	f246 0310 	movw	r3, #24592	@ 0x6010
 80013a2:	81bb      	strh	r3, [r7, #12]
    i2c_transaction(LSM6DSL_ADDR, 0, configure_accel_data, 2);
 80013a4:	f107 020c 	add.w	r2, r7, #12
 80013a8:	2302      	movs	r3, #2
 80013aa:	2100      	movs	r1, #0
 80013ac:	206a      	movs	r0, #106	@ 0x6a
 80013ae:	f7ff ff49 	bl	8001244 <i2c_transaction>

    uint8_t configure_gyro_data[2] = {CTRL2_G, 0x60};
 80013b2:	f246 0311 	movw	r3, #24593	@ 0x6011
 80013b6:	813b      	strh	r3, [r7, #8]
    i2c_transaction(LSM6DSL_ADDR, 0, configure_gyro_data, 2);
 80013b8:	f107 0208 	add.w	r2, r7, #8
 80013bc:	2302      	movs	r3, #2
 80013be:	2100      	movs	r1, #0
 80013c0:	206a      	movs	r0, #106	@ 0x6a
 80013c2:	f7ff ff3f 	bl	8001244 <i2c_transaction>

    //enable data ready interrupt for accelerometer
    uint8_t int1_data[3] = {INT1_CTRL, 0x01, 0x02};
 80013c6:	4a09      	ldr	r2, [pc, #36]	@ (80013ec <lsm6dsl_init+0x54>)
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	6812      	ldr	r2, [r2, #0]
 80013cc:	4611      	mov	r1, r2
 80013ce:	8019      	strh	r1, [r3, #0]
 80013d0:	3302      	adds	r3, #2
 80013d2:	0c12      	lsrs	r2, r2, #16
 80013d4:	701a      	strb	r2, [r3, #0]
    i2c_transaction(LSM6DSL_ADDR, 0, int1_data, 3);
 80013d6:	1d3a      	adds	r2, r7, #4
 80013d8:	2303      	movs	r3, #3
 80013da:	2100      	movs	r1, #0
 80013dc:	206a      	movs	r0, #106	@ 0x6a
 80013de:	f7ff ff31 	bl	8001244 <i2c_transaction>
}
 80013e2:	bf00      	nop
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	08005294 	.word	0x08005294

080013f0 <lsm6dsl_read_xyz>:

void lsm6dsl_read_xyz(int16_t* x, int16_t* y, int16_t* z) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
    uint8_t status;
    uint8_t status_reg_addr = STATUS_REG;
 80013fc:	231e      	movs	r3, #30
 80013fe:	77bb      	strb	r3, [r7, #30]

    i2c_transaction(LSM6DSL_ADDR, 0, &status_reg_addr, 1);
 8001400:	f107 021e 	add.w	r2, r7, #30
 8001404:	2301      	movs	r3, #1
 8001406:	2100      	movs	r1, #0
 8001408:	206a      	movs	r0, #106	@ 0x6a
 800140a:	f7ff ff1b 	bl	8001244 <i2c_transaction>
    i2c_transaction(LSM6DSL_ADDR, 1, &status, 1);
 800140e:	f107 021f 	add.w	r2, r7, #31
 8001412:	2301      	movs	r3, #1
 8001414:	2101      	movs	r1, #1
 8001416:	206a      	movs	r0, #106	@ 0x6a
 8001418:	f7ff ff14 	bl	8001244 <i2c_transaction>
    while((status & 0x01) == 0);
 800141c:	bf00      	nop
 800141e:	7ffb      	ldrb	r3, [r7, #31]
 8001420:	f003 0301 	and.w	r3, r3, #1
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0fa      	beq.n	800141e <lsm6dsl_read_xyz+0x2e>

    uint8_t xyz[6];
    uint8_t outx_low_addr = OUTX_L_XL;
 8001428:	2328      	movs	r3, #40	@ 0x28
 800142a:	75fb      	strb	r3, [r7, #23]

    i2c_transaction(LSM6DSL_ADDR, 0, &outx_low_addr, 1);
 800142c:	f107 0217 	add.w	r2, r7, #23
 8001430:	2301      	movs	r3, #1
 8001432:	2100      	movs	r1, #0
 8001434:	206a      	movs	r0, #106	@ 0x6a
 8001436:	f7ff ff05 	bl	8001244 <i2c_transaction>
    i2c_transaction(LSM6DSL_ADDR, 1, xyz, 6);
 800143a:	f107 0218 	add.w	r2, r7, #24
 800143e:	2306      	movs	r3, #6
 8001440:	2101      	movs	r1, #1
 8001442:	206a      	movs	r0, #106	@ 0x6a
 8001444:	f7ff fefe 	bl	8001244 <i2c_transaction>

    *x = (int16_t) (xyz[1] << 8) | (xyz[0]);
 8001448:	7e7b      	ldrb	r3, [r7, #25]
 800144a:	021b      	lsls	r3, r3, #8
 800144c:	b21a      	sxth	r2, r3
 800144e:	7e3b      	ldrb	r3, [r7, #24]
 8001450:	b21b      	sxth	r3, r3
 8001452:	4313      	orrs	r3, r2
 8001454:	b21a      	sxth	r2, r3
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	801a      	strh	r2, [r3, #0]
    *y = (int16_t) (xyz[3] << 8) | (xyz[2]);
 800145a:	7efb      	ldrb	r3, [r7, #27]
 800145c:	021b      	lsls	r3, r3, #8
 800145e:	b21a      	sxth	r2, r3
 8001460:	7ebb      	ldrb	r3, [r7, #26]
 8001462:	b21b      	sxth	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	b21a      	sxth	r2, r3
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	801a      	strh	r2, [r3, #0]
    *z = (int16_t) (xyz[5] << 8) | (xyz[4]);
 800146c:	7f7b      	ldrb	r3, [r7, #29]
 800146e:	021b      	lsls	r3, r3, #8
 8001470:	b21a      	sxth	r2, r3
 8001472:	7f3b      	ldrb	r3, [r7, #28]
 8001474:	b21b      	sxth	r3, r3
 8001476:	4313      	orrs	r3, r2
 8001478:	b21a      	sxth	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	801a      	strh	r2, [r3, #0]
}
 800147e:	bf00      	nop
 8001480:	3720      	adds	r7, #32
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001486:	b480      	push	{r7}
 8001488:	b083      	sub	sp, #12
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800148e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001492:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	2b00      	cmp	r3, #0
 800149c:	d013      	beq.n	80014c6 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800149e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80014a2:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80014a6:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d00b      	beq.n	80014c6 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80014ae:	e000      	b.n	80014b2 <ITM_SendChar+0x2c>
    {
      __NOP();
 80014b0:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80014b2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d0f9      	beq.n	80014b0 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80014bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	b2d2      	uxtb	r2, r2
 80014c4:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80014c6:	687b      	ldr	r3, [r7, #4]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	0000      	movs	r0, r0
	...

080014d8 <detectLost>:
static void MX_GPIO_Init(void);
static void MX_SPI3_Init(void);
void SetSystemClock(uint8_t speed);

void detectLost()
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
  int16_t x, y, z;
  lsm6dsl_read_xyz(&x, &y, &z);
 80014de:	1cba      	adds	r2, r7, #2
 80014e0:	1d39      	adds	r1, r7, #4
 80014e2:	1dbb      	adds	r3, r7, #6
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff ff83 	bl	80013f0 <lsm6dsl_read_xyz>
  x = (int16_t)(x * SCALE);
 80014ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff f942 	bl	8000778 <__aeabi_i2d>
 80014f4:	a355      	add	r3, pc, #340	@ (adr r3, 800164c <detectLost+0x174>)
 80014f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fa:	f7fe fec1 	bl	8000280 <__aeabi_dmul>
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	4610      	mov	r0, r2
 8001504:	4619      	mov	r1, r3
 8001506:	f7ff f9a1 	bl	800084c <__aeabi_d2iz>
 800150a:	4603      	mov	r3, r0
 800150c:	b21b      	sxth	r3, r3
 800150e:	80fb      	strh	r3, [r7, #6]
  y = (int16_t)(y * SCALE);
 8001510:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff f92f 	bl	8000778 <__aeabi_i2d>
 800151a:	a34c      	add	r3, pc, #304	@ (adr r3, 800164c <detectLost+0x174>)
 800151c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001520:	f7fe feae 	bl	8000280 <__aeabi_dmul>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	4610      	mov	r0, r2
 800152a:	4619      	mov	r1, r3
 800152c:	f7ff f98e 	bl	800084c <__aeabi_d2iz>
 8001530:	4603      	mov	r3, r0
 8001532:	b21b      	sxth	r3, r3
 8001534:	80bb      	strh	r3, [r7, #4]
  z = (int16_t)(z * SCALE);
 8001536:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff f91c 	bl	8000778 <__aeabi_i2d>
 8001540:	a342      	add	r3, pc, #264	@ (adr r3, 800164c <detectLost+0x174>)
 8001542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001546:	f7fe fe9b 	bl	8000280 <__aeabi_dmul>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	4610      	mov	r0, r2
 8001550:	4619      	mov	r1, r3
 8001552:	f7ff f97b 	bl	800084c <__aeabi_d2iz>
 8001556:	4603      	mov	r3, r0
 8001558:	b21b      	sxth	r3, r3
 800155a:	807b      	strh	r3, [r7, #2]

  printf("X: %d, Y: %d, Z: %d\n", x, y, z);
 800155c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001560:	4619      	mov	r1, r3
 8001562:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001566:	461a      	mov	r2, r3
 8001568:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800156c:	482e      	ldr	r0, [pc, #184]	@ (8001628 <detectLost+0x150>)
 800156e:	f002 fee7 	bl	8004340 <iprintf>

  if ((abs(x - prev_x) < 2000) &&
 8001572:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001576:	461a      	mov	r2, r3
 8001578:	4b2c      	ldr	r3, [pc, #176]	@ (800162c <detectLost+0x154>)
 800157a:	881b      	ldrh	r3, [r3, #0]
 800157c:	b21b      	sxth	r3, r3
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b00      	cmp	r3, #0
 8001582:	bfb8      	it	lt
 8001584:	425b      	neglt	r3, r3
 8001586:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800158a:	da1d      	bge.n	80015c8 <detectLost+0xf0>
      (abs(y - prev_y) < 2000) &&
 800158c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001590:	461a      	mov	r2, r3
 8001592:	4b27      	ldr	r3, [pc, #156]	@ (8001630 <detectLost+0x158>)
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	b21b      	sxth	r3, r3
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b00      	cmp	r3, #0
 800159c:	bfb8      	it	lt
 800159e:	425b      	neglt	r3, r3
  if ((abs(x - prev_x) < 2000) &&
 80015a0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80015a4:	da10      	bge.n	80015c8 <detectLost+0xf0>
      (abs(z - prev_z) < 2000))
 80015a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015aa:	461a      	mov	r2, r3
 80015ac:	4b21      	ldr	r3, [pc, #132]	@ (8001634 <detectLost+0x15c>)
 80015ae:	881b      	ldrh	r3, [r3, #0]
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	1ad3      	subs	r3, r2, r3
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	bfb8      	it	lt
 80015b8:	425b      	neglt	r3, r3
      (abs(y - prev_y) < 2000) &&
 80015ba:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80015be:	da03      	bge.n	80015c8 <detectLost+0xf0>
  {
    still = 1;
 80015c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001638 <detectLost+0x160>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	701a      	strb	r2, [r3, #0]
 80015c6:	e01c      	b.n	8001602 <detectLost+0x12a>
  }
  else
  {
    still = 0;
 80015c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001638 <detectLost+0x160>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
    still_count = 0; // reset still counter moving now
 80015ce:	4b1b      	ldr	r3, [pc, #108]	@ (800163c <detectLost+0x164>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
    lastBleMsgTime = 0;
 80015d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001640 <detectLost+0x168>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
    student_id_bit_index = 0;
 80015da:	4b1a      	ldr	r3, [pc, #104]	@ (8001644 <detectLost+0x16c>)
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]
    disconnectBLE();
 80015e0:	f7ff fd52 	bl	8001088 <disconnectBLE>
    setDiscoverability(0);
 80015e4:	2000      	movs	r0, #0
 80015e6:	f7ff fda7 	bl	8001138 <setDiscoverability>
    nonDiscoverable = 1;
 80015ea:	4b17      	ldr	r3, [pc, #92]	@ (8001648 <detectLost+0x170>)
 80015ec:	2201      	movs	r2, #1
 80015ee:	701a      	strb	r2, [r3, #0]
	SetSystemClock(2);
 80015f0:	2002      	movs	r0, #2
 80015f2:	f000 faf3 	bl	8001bdc <SetSystemClock>
	timer_set_ms(TIM2, 500);
 80015f6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80015fa:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80015fe:	f000 fd29 	bl	8002054 <timer_set_ms>
  }

  prev_x = x;
 8001602:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001606:	4b09      	ldr	r3, [pc, #36]	@ (800162c <detectLost+0x154>)
 8001608:	801a      	strh	r2, [r3, #0]
  prev_y = y;
 800160a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800160e:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <detectLost+0x158>)
 8001610:	801a      	strh	r2, [r3, #0]
  prev_z = z;
 8001612:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001616:	4b07      	ldr	r3, [pc, #28]	@ (8001634 <detectLost+0x15c>)
 8001618:	801a      	strh	r2, [r3, #0]
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	f3af 8000 	nop.w
 8001628:	08005298 	.word	0x08005298
 800162c:	200002f0 	.word	0x200002f0
 8001630:	200002f2 	.word	0x200002f2
 8001634:	200002f4 	.word	0x200002f4
 8001638:	200002f6 	.word	0x200002f6
 800163c:	200002ec 	.word	0x200002ec
 8001640:	200002f8 	.word	0x200002f8
 8001644:	200002e8 	.word	0x200002e8
 8001648:	200002fc 	.word	0x200002fc
 800164c:	5a1cac08 	.word	0x5a1cac08
 8001650:	3fdf3b64 	.word	0x3fdf3b64

08001654 <handle_lost_mode_leds>:

void handle_lost_mode_leds()
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b088      	sub	sp, #32
 8001658:	af02      	add	r7, sp, #8
  if (still)
 800165a:	4b39      	ldr	r3, [pc, #228]	@ (8001740 <handle_lost_mode_leds+0xec>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2b00      	cmp	r3, #0
 8001662:	d069      	beq.n	8001738 <handle_lost_mode_leds+0xe4>
  {
    // if it is still increment number of ticks it has been still

    // if no movement for 1 minute enter lost mode
    if (still_count >= 20) // 1 tick = 50 ms and 60000 ms = 1m so 60000/50 = 1200 ticks (50 ticks for testing purposes)
 8001664:	4b37      	ldr	r3, [pc, #220]	@ (8001744 <handle_lost_mode_leds+0xf0>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2b13      	cmp	r3, #19
 800166a:	d954      	bls.n	8001716 <handle_lost_mode_leds+0xc2>
    {
      SetSystemClock(8);
 800166c:	2008      	movs	r0, #8
 800166e:	f000 fab5 	bl	8001bdc <SetSystemClock>
      timer_set_ms(TIM2, 500);
 8001672:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001676:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800167a:	f000 fceb 	bl	8002054 <timer_set_ms>
      if (nonDiscoverable == 1) {
 800167e:	4b32      	ldr	r3, [pc, #200]	@ (8001748 <handle_lost_mode_leds+0xf4>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	b2db      	uxtb	r3, r3
 8001684:	2b01      	cmp	r3, #1
 8001686:	d108      	bne.n	800169a <handle_lost_mode_leds+0x46>
    	  setDiscoverability(nonDiscoverable);
 8001688:	4b2f      	ldr	r3, [pc, #188]	@ (8001748 <handle_lost_mode_leds+0xf4>)
 800168a:	781b      	ldrb	r3, [r3, #0]
 800168c:	b2db      	uxtb	r3, r3
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff fd52 	bl	8001138 <setDiscoverability>
    	  nonDiscoverable = 0;
 8001694:	4b2c      	ldr	r3, [pc, #176]	@ (8001748 <handle_lost_mode_leds+0xf4>)
 8001696:	2200      	movs	r2, #0
 8001698:	701a      	strb	r2, [r3, #0]
      }
      if (((still_count * 500) / 1000 - lastBleMsgTime) >= 10)
 800169a:	4b2a      	ldr	r3, [pc, #168]	@ (8001744 <handle_lost_mode_leds+0xf0>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016a2:	fb02 f303 	mul.w	r3, r2, r3
 80016a6:	4a29      	ldr	r2, [pc, #164]	@ (800174c <handle_lost_mode_leds+0xf8>)
 80016a8:	fba2 2303 	umull	r2, r3, r2, r3
 80016ac:	099a      	lsrs	r2, r3, #6
 80016ae:	4b28      	ldr	r3, [pc, #160]	@ (8001750 <handle_lost_mode_leds+0xfc>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	1ad3      	subs	r3, r2, r3
 80016b4:	2b09      	cmp	r3, #9
 80016b6:	d93f      	bls.n	8001738 <handle_lost_mode_leds+0xe4>
      {
        lastBleMsgTime = (still_count * 500) / 1000;
 80016b8:	4b22      	ldr	r3, [pc, #136]	@ (8001744 <handle_lost_mode_leds+0xf0>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016c0:	fb02 f303 	mul.w	r3, r2, r3
 80016c4:	4a21      	ldr	r2, [pc, #132]	@ (800174c <handle_lost_mode_leds+0xf8>)
 80016c6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ca:	099b      	lsrs	r3, r3, #6
 80016cc:	4a20      	ldr	r2, [pc, #128]	@ (8001750 <handle_lost_mode_leds+0xfc>)
 80016ce:	6013      	str	r3, [r2, #0]

        uint32_t lostSeconds = ((still_count - 20)* 500) / 1000; // each count is 50 ms so ticks * 50 ms to get ms -> divide by 1000 ms to get seconds
 80016d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001744 <handle_lost_mode_leds+0xf0>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016d8:	fb02 f303 	mul.w	r3, r2, r3
 80016dc:	f5a3 531c 	sub.w	r3, r3, #9984	@ 0x2700
 80016e0:	3b10      	subs	r3, #16
 80016e2:	4a1a      	ldr	r2, [pc, #104]	@ (800174c <handle_lost_mode_leds+0xf8>)
 80016e4:	fba2 2303 	umull	r2, r3, r2, r3
 80016e8:	099b      	lsrs	r3, r3, #6
 80016ea:	617b      	str	r3, [r7, #20]
        char msg[20]; // char buffer for the output string
        sprintf(msg, "%s: %lu secs", TAGNAME, lostSeconds); // populate string with lost seconds
 80016ec:	4638      	mov	r0, r7
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	4a18      	ldr	r2, [pc, #96]	@ (8001754 <handle_lost_mode_leds+0x100>)
 80016f2:	4919      	ldr	r1, [pc, #100]	@ (8001758 <handle_lost_mode_leds+0x104>)
 80016f4:	f002 fe36 	bl	8004364 <siprintf>
        updateCharValue(NORDIC_UART_SERVICE_HANDLE, READ_CHAR_HANDLE, 0, strlen(msg), msg);
 80016f8:	463b      	mov	r3, r7
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe fd68 	bl	80001d0 <strlen>
 8001700:	4603      	mov	r3, r0
 8001702:	461a      	mov	r2, r3
 8001704:	463b      	mov	r3, r7
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	4613      	mov	r3, r2
 800170a:	2200      	movs	r2, #0
 800170c:	4913      	ldr	r1, [pc, #76]	@ (800175c <handle_lost_mode_leds+0x108>)
 800170e:	4814      	ldr	r0, [pc, #80]	@ (8001760 <handle_lost_mode_leds+0x10c>)
 8001710:	f7ff fc66 	bl	8000fe0 <updateCharValue>
      nonDiscoverable = 1;
      SetSystemClock(2);
      timer_set_ms(TIM2, 500);
    }
  }
}
 8001714:	e010      	b.n	8001738 <handle_lost_mode_leds+0xe4>
      disconnectBLE();
 8001716:	f7ff fcb7 	bl	8001088 <disconnectBLE>
      setDiscoverability(0);
 800171a:	2000      	movs	r0, #0
 800171c:	f7ff fd0c 	bl	8001138 <setDiscoverability>
      nonDiscoverable = 1;
 8001720:	4b09      	ldr	r3, [pc, #36]	@ (8001748 <handle_lost_mode_leds+0xf4>)
 8001722:	2201      	movs	r2, #1
 8001724:	701a      	strb	r2, [r3, #0]
      SetSystemClock(2);
 8001726:	2002      	movs	r0, #2
 8001728:	f000 fa58 	bl	8001bdc <SetSystemClock>
      timer_set_ms(TIM2, 500);
 800172c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001730:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001734:	f000 fc8e 	bl	8002054 <timer_set_ms>
}
 8001738:	bf00      	nop
 800173a:	3718      	adds	r7, #24
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	200002f6 	.word	0x200002f6
 8001744:	200002ec 	.word	0x200002ec
 8001748:	200002fc 	.word	0x200002fc
 800174c:	10624dd3 	.word	0x10624dd3
 8001750:	200002f8 	.word	0x200002f8
 8001754:	080052b0 	.word	0x080052b0
 8001758:	080052b8 	.word	0x080052b8
 800175c:	200002e0 	.word	0x200002e0
 8001760:	200002d8 	.word	0x200002d8

08001764 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  if (TIM2->SR & TIM_SR_UIF)
 8001768:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800176c:	691b      	ldr	r3, [r3, #16]
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	2b00      	cmp	r3, #0
 8001774:	d014      	beq.n	80017a0 <TIM2_IRQHandler+0x3c>
  {
    TIM2->SR &= ~TIM_SR_UIF;
 8001776:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001780:	f023 0301 	bic.w	r3, r3, #1
 8001784:	6113      	str	r3, [r2, #16]

    check_lost = 1;
 8001786:	4b09      	ldr	r3, [pc, #36]	@ (80017ac <TIM2_IRQHandler+0x48>)
 8001788:	2201      	movs	r2, #1
 800178a:	701a      	strb	r2, [r3, #0]
    if (still) {
 800178c:	4b08      	ldr	r3, [pc, #32]	@ (80017b0 <TIM2_IRQHandler+0x4c>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	b2db      	uxtb	r3, r3
 8001792:	2b00      	cmp	r3, #0
 8001794:	d004      	beq.n	80017a0 <TIM2_IRQHandler+0x3c>
    	still_count++;
 8001796:	4b07      	ldr	r3, [pc, #28]	@ (80017b4 <TIM2_IRQHandler+0x50>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	3301      	adds	r3, #1
 800179c:	4a05      	ldr	r2, [pc, #20]	@ (80017b4 <TIM2_IRQHandler+0x50>)
 800179e:	6013      	str	r3, [r2, #0]
    }
  }
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	200002fd 	.word	0x200002fd
 80017b0:	200002f6 	.word	0x200002f6
 80017b4:	200002ec 	.word	0x200002ec

080017b8 <_write>:

int _write(int file, char *ptr, int len)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
  int i = 0;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  for (i = 0; i < len; i++)
 80017c8:	2300      	movs	r3, #0
 80017ca:	617b      	str	r3, [r7, #20]
 80017cc:	e009      	b.n	80017e2 <_write+0x2a>
  {
    ITM_SendChar(*ptr++);
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	1c5a      	adds	r2, r3, #1
 80017d2:	60ba      	str	r2, [r7, #8]
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff fe55 	bl	8001486 <ITM_SendChar>
  for (i = 0; i < len; i++)
 80017dc:	697b      	ldr	r3, [r7, #20]
 80017de:	3301      	adds	r3, #1
 80017e0:	617b      	str	r3, [r7, #20]
 80017e2:	697a      	ldr	r2, [r7, #20]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	dbf1      	blt.n	80017ce <_write+0x16>
  }
  return len;
 80017ea:	687b      	ldr	r3, [r7, #4]
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3718      	adds	r7, #24
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	0000      	movs	r0, r0
	...

080017f8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017fe:	f000 fc8c 	bl	800211a <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8001802:	f000 f8c9 	bl	8001998 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001806:	f000 f94b 	bl	8001aa0 <MX_GPIO_Init>
  MX_SPI3_Init();
 800180a:	f000 f90b 	bl	8001a24 <MX_SPI3_Init>

  // RESET BLE MODULE
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_RESET);
 800180e:	2200      	movs	r2, #0
 8001810:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001814:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001818:	f001 f80c 	bl	8002834 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800181c:	200a      	movs	r0, #10
 800181e:	f000 fcf1 	bl	8002204 <HAL_Delay>
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 8001822:	2201      	movs	r2, #1
 8001824:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001828:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800182c:	f001 f802 	bl	8002834 <HAL_GPIO_WritePin>

  ble_init();
 8001830:	f7ff f834 	bl	800089c <ble_init>
  // ensure that ble is disconnected and it is not discoverable
  disconnectBLE();
 8001834:	f7ff fc28 	bl	8001088 <disconnectBLE>
  setDiscoverability(nonDiscoverable);
 8001838:	4b4f      	ldr	r3, [pc, #316]	@ (8001978 <main+0x180>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b2db      	uxtb	r3, r3
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff fc7a 	bl	8001138 <setDiscoverability>
  nonDiscoverable = 1;
 8001844:	4b4c      	ldr	r3, [pc, #304]	@ (8001978 <main+0x180>)
 8001846:	2201      	movs	r2, #1
 8001848:	701a      	strb	r2, [r3, #0]

  HAL_Delay(10);
 800184a:	200a      	movs	r0, #10
 800184c:	f000 fcda 	bl	8002204 <HAL_Delay>

  // accelerometer and timer inits
  timer_init(TIM2);
 8001850:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001854:	f000 fbb2 	bl	8001fbc <timer_init>
  i2c_init();
 8001858:	f7ff fc94 	bl	8001184 <i2c_init>
  lsm6dsl_init();
 800185c:	f7ff fd9c 	bl	8001398 <lsm6dsl_init>
  timer_set_ms(TIM2, 500);
 8001860:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001864:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001868:	f000 fbf4 	bl	8002054 <timer_set_ms>
  timer_reset(TIM2);
 800186c:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001870:	f000 fbe2 	bl	8002038 <timer_reset>

  int16_t x, y, z;
  lsm6dsl_read_xyz(&x, &y, &z);
 8001874:	1cba      	adds	r2, r7, #2
 8001876:	1d39      	adds	r1, r7, #4
 8001878:	1dbb      	adds	r3, r7, #6
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff fdb8 	bl	80013f0 <lsm6dsl_read_xyz>
  printf("X: %d, Y: %d, Z: %d", x, y, z);
 8001880:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001884:	4619      	mov	r1, r3
 8001886:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800188a:	461a      	mov	r2, r3
 800188c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001890:	483a      	ldr	r0, [pc, #232]	@ (800197c <main+0x184>)
 8001892:	f002 fd55 	bl	8004340 <iprintf>
  x = (int16_t)(x * SCALE);
 8001896:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe ff6c 	bl	8000778 <__aeabi_i2d>
 80018a0:	a333      	add	r3, pc, #204	@ (adr r3, 8001970 <main+0x178>)
 80018a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a6:	f7fe fceb 	bl	8000280 <__aeabi_dmul>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	4610      	mov	r0, r2
 80018b0:	4619      	mov	r1, r3
 80018b2:	f7fe ffcb 	bl	800084c <__aeabi_d2iz>
 80018b6:	4603      	mov	r3, r0
 80018b8:	b21b      	sxth	r3, r3
 80018ba:	80fb      	strh	r3, [r7, #6]
  y = (int16_t)(y * SCALE);
 80018bc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe ff59 	bl	8000778 <__aeabi_i2d>
 80018c6:	a32a      	add	r3, pc, #168	@ (adr r3, 8001970 <main+0x178>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe fcd8 	bl	8000280 <__aeabi_dmul>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4610      	mov	r0, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	f7fe ffb8 	bl	800084c <__aeabi_d2iz>
 80018dc:	4603      	mov	r3, r0
 80018de:	b21b      	sxth	r3, r3
 80018e0:	80bb      	strh	r3, [r7, #4]
  z = (int16_t)(z * SCALE);
 80018e2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe ff46 	bl	8000778 <__aeabi_i2d>
 80018ec:	a320      	add	r3, pc, #128	@ (adr r3, 8001970 <main+0x178>)
 80018ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f2:	f7fe fcc5 	bl	8000280 <__aeabi_dmul>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4610      	mov	r0, r2
 80018fc:	4619      	mov	r1, r3
 80018fe:	f7fe ffa5 	bl	800084c <__aeabi_d2iz>
 8001902:	4603      	mov	r3, r0
 8001904:	b21b      	sxth	r3, r3
 8001906:	807b      	strh	r3, [r7, #2]

  prev_x = x;
 8001908:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800190c:	4b1c      	ldr	r3, [pc, #112]	@ (8001980 <main+0x188>)
 800190e:	801a      	strh	r2, [r3, #0]
  prev_y = y;
 8001910:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001914:	4b1b      	ldr	r3, [pc, #108]	@ (8001984 <main+0x18c>)
 8001916:	801a      	strh	r2, [r3, #0]
  prev_z = z;
 8001918:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800191c:	4b1a      	ldr	r3, [pc, #104]	@ (8001988 <main+0x190>)
 800191e:	801a      	strh	r2, [r3, #0]

  while (1)
  {
    if (!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port, BLE_INT_Pin))
 8001920:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <main+0x180>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b00      	cmp	r3, #0
 8001928:	d108      	bne.n	800193c <main+0x144>
 800192a:	2140      	movs	r1, #64	@ 0x40
 800192c:	4817      	ldr	r0, [pc, #92]	@ (800198c <main+0x194>)
 800192e:	f000 ff69 	bl	8002804 <HAL_GPIO_ReadPin>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <main+0x144>
    {
      catchBLE();
 8001938:	f7ff f9c6 	bl	8000cc8 <catchBLE>
    }
    
    detectLost();
 800193c:	f7ff fdcc 	bl	80014d8 <detectLost>
    if (check_lost == 1)
 8001940:	4b13      	ldr	r3, [pc, #76]	@ (8001990 <main+0x198>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b01      	cmp	r3, #1
 8001948:	d104      	bne.n	8001954 <main+0x15c>
    { // Each tick is 50ms
      // before handling lost mode, set lastBleMsgTime to current time
      handle_lost_mode_leds();
 800194a:	f7ff fe83 	bl	8001654 <handle_lost_mode_leds>
      check_lost = 0;
 800194e:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <main+0x198>)
 8001950:	2200      	movs	r2, #0
 8001952:	701a      	strb	r2, [r3, #0]
//
//    PWR->CR1 &= ~PWR_CR1_LPMS;
//    PWR->CR1 |= PWR_CR1_LPMS_STOP1;
//    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
//    HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
    PWR->CR1 |= PWR_CR1_LPR;
 8001954:	4b0f      	ldr	r3, [pc, #60]	@ (8001994 <main+0x19c>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a0e      	ldr	r2, [pc, #56]	@ (8001994 <main+0x19c>)
 800195a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800195e:	6013      	str	r3, [r2, #0]
    // Wait for interrupt, only uncomment if low power is needed
//    SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
    HAL_SuspendTick();
 8001960:	f000 fc74 	bl	800224c <HAL_SuspendTick>
//    HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
    __WFI();
 8001964:	bf30      	wfi
    HAL_ResumeTick();
 8001966:	f000 fc81 	bl	800226c <HAL_ResumeTick>
//    SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
//    leds_set(0b01);

    // optionally reconfigure clocks
    SystemClock_Config();
 800196a:	f000 f815 	bl	8001998 <SystemClock_Config>
    if (!nonDiscoverable && HAL_GPIO_ReadPin(BLE_INT_GPIO_Port, BLE_INT_Pin))
 800196e:	e7d7      	b.n	8001920 <main+0x128>
 8001970:	5a1cac08 	.word	0x5a1cac08
 8001974:	3fdf3b64 	.word	0x3fdf3b64
 8001978:	200002fc 	.word	0x200002fc
 800197c:	080052c8 	.word	0x080052c8
 8001980:	200002f0 	.word	0x200002f0
 8001984:	200002f2 	.word	0x200002f2
 8001988:	200002f4 	.word	0x200002f4
 800198c:	48001000 	.word	0x48001000
 8001990:	200002fd 	.word	0x200002fd
 8001994:	40007000 	.word	0x40007000

08001998 <SystemClock_Config>:
 * @brief System Clock Configuration
 * @attention This changes the System clock frequency, make sure you reflect that change in your timer
 * @retval None
 */
void SystemClock_Config(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b096      	sub	sp, #88	@ 0x58
 800199c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199e:	f107 0314 	add.w	r3, r7, #20
 80019a2:	2244      	movs	r2, #68	@ 0x44
 80019a4:	2100      	movs	r1, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f002 fd3f 	bl	800442a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019ac:	463b      	mov	r3, r7
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	609a      	str	r2, [r3, #8]
 80019b6:	60da      	str	r2, [r3, #12]
 80019b8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80019ba:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80019be:	f000 ff83 	bl	80028c8 <HAL_PWREx_ControlVoltageScaling>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80019c8:	f000 f902 	bl	8001bd0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80019cc:	2310      	movs	r3, #16
 80019ce:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019d0:	2301      	movs	r3, #1
 80019d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	633b      	str	r3, [r7, #48]	@ 0x30
  // This lines changes system clock frequency
  RCC_OscInitStruct.MSIClockRange = RCC_CR_MSIRANGE_7; // 1Mhz
 80019d8:	2370      	movs	r3, #112	@ 0x70
 80019da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019dc:	2300      	movs	r3, #0
 80019de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e0:	f107 0314 	add.w	r3, r7, #20
 80019e4:	4618      	mov	r0, r3
 80019e6:	f000 ffc5 	bl	8002974 <HAL_RCC_OscConfig>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80019f0:	f000 f8ee 	bl	8001bd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80019f4:	230f      	movs	r3, #15
 80019f6:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80019f8:	2300      	movs	r3, #0
 80019fa:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a00:	2300      	movs	r3, #0
 8001a02:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a04:	2300      	movs	r3, #0
 8001a06:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001a08:	463b      	mov	r3, r7
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f001 fb8d 	bl	800312c <HAL_RCC_ClockConfig>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001a18:	f000 f8da 	bl	8001bd0 <Error_Handler>
  }
}
 8001a1c:	bf00      	nop
 8001a1e:	3758      	adds	r7, #88	@ 0x58
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <MX_SPI3_Init>:
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001a28:	4b1b      	ldr	r3, [pc, #108]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8001a9c <MX_SPI3_Init+0x78>)
 8001a2c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a30:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a34:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001a36:	4b18      	ldr	r3, [pc, #96]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a3c:	4b16      	ldr	r3, [pc, #88]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a3e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001a42:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a44:	4b14      	ldr	r3, [pc, #80]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a4a:	4b13      	ldr	r3, [pc, #76]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001a50:	4b11      	ldr	r3, [pc, #68]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a56:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a58:	4b0f      	ldr	r3, [pc, #60]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a64:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001a70:	4b09      	ldr	r3, [pc, #36]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a72:	2207      	movs	r2, #7
 8001a74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001a76:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001a7c:	4b06      	ldr	r3, [pc, #24]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a7e:	2208      	movs	r2, #8
 8001a80:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001a82:	4805      	ldr	r0, [pc, #20]	@ (8001a98 <MX_SPI3_Init+0x74>)
 8001a84:	f001 fd3e 	bl	8003504 <HAL_SPI_Init>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001a8e:	f000 f89f 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000304 	.word	0x20000304
 8001a9c:	40003c00 	.word	0x40003c00

08001aa0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08a      	sub	sp, #40	@ 0x28
 8001aa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
 8001aae:	605a      	str	r2, [r3, #4]
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	60da      	str	r2, [r3, #12]
 8001ab4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ab6:	4b43      	ldr	r3, [pc, #268]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aba:	4a42      	ldr	r2, [pc, #264]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001abc:	f043 0310 	orr.w	r3, r3, #16
 8001ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ac2:	4b40      	ldr	r3, [pc, #256]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac6:	f003 0310 	and.w	r3, r3, #16
 8001aca:	613b      	str	r3, [r7, #16]
 8001acc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ace:	4b3d      	ldr	r3, [pc, #244]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad2:	4a3c      	ldr	r2, [pc, #240]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ada:	4b3a      	ldr	r3, [pc, #232]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae6:	4b37      	ldr	r3, [pc, #220]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aea:	4a36      	ldr	r2, [pc, #216]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001aec:	f043 0302 	orr.w	r3, r3, #2
 8001af0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001af2:	4b34      	ldr	r3, [pc, #208]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	60bb      	str	r3, [r7, #8]
 8001afc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001afe:	4b31      	ldr	r3, [pc, #196]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b02:	4a30      	ldr	r2, [pc, #192]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001b04:	f043 0308 	orr.w	r3, r3, #8
 8001b08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0e:	f003 0308 	and.w	r3, r3, #8
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b16:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001b1c:	f043 0304 	orr.w	r3, r3, #4
 8001b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b22:	4b28      	ldr	r3, [pc, #160]	@ (8001bc4 <MX_GPIO_Init+0x124>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b26:	f003 0304 	and.w	r3, r3, #4
 8001b2a:	603b      	str	r3, [r7, #0]
 8001b2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED1_GPIO_Port, GPIO_LED1_Pin, GPIO_PIN_RESET);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2120      	movs	r1, #32
 8001b32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b36:	f000 fe7d 	bl	8002834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b40:	4821      	ldr	r0, [pc, #132]	@ (8001bc8 <MX_GPIO_Init+0x128>)
 8001b42:	f000 fe77 	bl	8002834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RESET_GPIO_Port, BLE_RESET_Pin, GPIO_PIN_SET);
 8001b46:	2201      	movs	r2, #1
 8001b48:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b50:	f000 fe70 	bl	8002834 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLE_INT_Pin */
  GPIO_InitStruct.Pin = BLE_INT_Pin;
 8001b54:	2340      	movs	r3, #64	@ 0x40
 8001b56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b58:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_INT_GPIO_Port, &GPIO_InitStruct);
 8001b62:	f107 0314 	add.w	r3, r7, #20
 8001b66:	4619      	mov	r1, r3
 8001b68:	4818      	ldr	r0, [pc, #96]	@ (8001bcc <MX_GPIO_Init+0x12c>)
 8001b6a:	f000 fca1 	bl	80024b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_LED1_Pin BLE_RESET_Pin */
  GPIO_InitStruct.Pin = GPIO_LED1_Pin | BLE_RESET_Pin;
 8001b6e:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001b72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b74:	2301      	movs	r3, #1
 8001b76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	4619      	mov	r1, r3
 8001b86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b8a:	f000 fc91 	bl	80024b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8001b8e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b94:	2301      	movs	r3, #1
 8001b96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8001ba0:	f107 0314 	add.w	r3, r7, #20
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	4808      	ldr	r0, [pc, #32]	@ (8001bc8 <MX_GPIO_Init+0x128>)
 8001ba8:	f000 fc82 	bl	80024b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001bac:	2200      	movs	r2, #0
 8001bae:	2100      	movs	r1, #0
 8001bb0:	2017      	movs	r0, #23
 8001bb2:	f000 fc46 	bl	8002442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001bb6:	2017      	movs	r0, #23
 8001bb8:	f000 fc5f 	bl	800247a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001bbc:	bf00      	nop
 8001bbe:	3728      	adds	r7, #40	@ 0x28
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	48000c00 	.word	0x48000c00
 8001bcc:	48001000 	.word	0x48001000

08001bd0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd4:	b672      	cpsid	i
}
 8001bd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <Error_Handler+0x8>

08001bdc <SetSystemClock>:
  }
  /* USER CODE END Error_Handler_Debug */
}

void SetSystemClock(uint8_t speed)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b098      	sub	sp, #96	@ 0x60
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001be6:	f107 031c 	add.w	r3, r7, #28
 8001bea:	2244      	movs	r2, #68	@ 0x44
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f002 fc1b 	bl	800442a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bf4:	f107 0308 	add.w	r3, r7, #8
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001c04:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001c08:	f000 fe5e 	bl	80028c8 <HAL_PWREx_ControlVoltageScaling>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <SetSystemClock+0x3a>
  {
    Error_Handler();
 8001c12:	f7ff ffdd 	bl	8001bd0 <Error_Handler>
  }

   /** Initializes the RCC Oscillators according to the specified parameters
 * in the RCC_OscInitTypeDef structure.
 */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001c16:	2310      	movs	r3, #16
 8001c18:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (speed == 8) {
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	2b08      	cmp	r3, #8
 8001c26:	d102      	bne.n	8001c2e <SetSystemClock+0x52>
    RCC_OscInitStruct.MSIClockRange = RCC_CR_MSIRANGE_7; // 8 MHz
 8001c28:	2370      	movs	r3, #112	@ 0x70
 8001c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c2c:	e001      	b.n	8001c32 <SetSystemClock+0x56>
  } else {
    RCC_OscInitStruct.MSIClockRange = RCC_CR_MSIRANGE_2; // 2 MHz
 8001c2e:	2320      	movs	r3, #32
 8001c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001c32:	2300      	movs	r3, #0
 8001c34:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c36:	f107 031c 	add.w	r3, r7, #28
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f000 fe9a 	bl	8002974 <HAL_RCC_OscConfig>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <SetSystemClock+0x6e>
  {
	Error_Handler();
 8001c46:	f7ff ffc3 	bl	8001bd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c4a:	230f      	movs	r3, #15
 8001c4c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c52:	2300      	movs	r3, #0
 8001c54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c56:	2300      	movs	r3, #0
 8001c58:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c5e:	f107 0308 	add.w	r3, r7, #8
 8001c62:	2100      	movs	r1, #0
 8001c64:	4618      	mov	r0, r3
 8001c66:	f001 fa61 	bl	800312c <HAL_RCC_ClockConfig>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <SetSystemClock+0x98>
  {
	Error_Handler();
 8001c70:	f7ff ffae 	bl	8001bd0 <Error_Handler>
  }
}
 8001c74:	bf00      	nop
 8001c76:	3760      	adds	r7, #96	@ 0x60
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c82:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc0 <HAL_MspInit+0x44>)
 8001c84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c86:	4a0e      	ldr	r2, [pc, #56]	@ (8001cc0 <HAL_MspInit+0x44>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8001cc0 <HAL_MspInit+0x44>)
 8001c90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	607b      	str	r3, [r7, #4]
 8001c98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c9a:	4b09      	ldr	r3, [pc, #36]	@ (8001cc0 <HAL_MspInit+0x44>)
 8001c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c9e:	4a08      	ldr	r2, [pc, #32]	@ (8001cc0 <HAL_MspInit+0x44>)
 8001ca0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ca4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ca6:	4b06      	ldr	r3, [pc, #24]	@ (8001cc0 <HAL_MspInit+0x44>)
 8001ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001caa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cae:	603b      	str	r3, [r7, #0]
 8001cb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	40021000 	.word	0x40021000

08001cc4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08a      	sub	sp, #40	@ 0x28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a17      	ldr	r2, [pc, #92]	@ (8001d40 <HAL_SPI_MspInit+0x7c>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d128      	bne.n	8001d38 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ce6:	4b17      	ldr	r3, [pc, #92]	@ (8001d44 <HAL_SPI_MspInit+0x80>)
 8001ce8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cea:	4a16      	ldr	r2, [pc, #88]	@ (8001d44 <HAL_SPI_MspInit+0x80>)
 8001cec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cf0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cf2:	4b14      	ldr	r3, [pc, #80]	@ (8001d44 <HAL_SPI_MspInit+0x80>)
 8001cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cfa:	613b      	str	r3, [r7, #16]
 8001cfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cfe:	4b11      	ldr	r3, [pc, #68]	@ (8001d44 <HAL_SPI_MspInit+0x80>)
 8001d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d02:	4a10      	ldr	r2, [pc, #64]	@ (8001d44 <HAL_SPI_MspInit+0x80>)
 8001d04:	f043 0304 	orr.w	r3, r3, #4
 8001d08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001d44 <HAL_SPI_MspInit+0x80>)
 8001d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d0e:	f003 0304 	and.w	r3, r3, #4
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001d16:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d24:	2303      	movs	r3, #3
 8001d26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001d28:	2306      	movs	r3, #6
 8001d2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d2c:	f107 0314 	add.w	r3, r7, #20
 8001d30:	4619      	mov	r1, r3
 8001d32:	4805      	ldr	r0, [pc, #20]	@ (8001d48 <HAL_SPI_MspInit+0x84>)
 8001d34:	f000 fbbc 	bl	80024b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001d38:	bf00      	nop
 8001d3a:	3728      	adds	r7, #40	@ 0x28
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40003c00 	.word	0x40003c00
 8001d44:	40021000 	.word	0x40021000
 8001d48:	48000800 	.word	0x48000800

08001d4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d50:	bf00      	nop
 8001d52:	e7fd      	b.n	8001d50 <NMI_Handler+0x4>

08001d54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d58:	bf00      	nop
 8001d5a:	e7fd      	b.n	8001d58 <HardFault_Handler+0x4>

08001d5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d60:	bf00      	nop
 8001d62:	e7fd      	b.n	8001d60 <MemManage_Handler+0x4>

08001d64 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d68:	bf00      	nop
 8001d6a:	e7fd      	b.n	8001d68 <BusFault_Handler+0x4>

08001d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d70:	bf00      	nop
 8001d72:	e7fd      	b.n	8001d70 <UsageFault_Handler+0x4>

08001d74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d82:	b480      	push	{r7}
 8001d84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr

08001d9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d9e:	b580      	push	{r7, lr}
 8001da0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001da2:	f000 fa0f 	bl	80021c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
	...

08001dac <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  dataAvailable=1;
 8001db0:	4b03      	ldr	r3, [pc, #12]	@ (8001dc0 <EXTI9_5_IRQHandler+0x14>)
 8001db2:	2201      	movs	r2, #1
 8001db4:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLE_INT_Pin);
 8001db6:	2040      	movs	r0, #64	@ 0x40
 8001db8:	f000 fd54 	bl	8002864 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001dbc:	bf00      	nop
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	20000300 	.word	0x20000300

08001dc4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	617b      	str	r3, [r7, #20]
 8001dd4:	e00a      	b.n	8001dec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001dd6:	f3af 8000 	nop.w
 8001dda:	4601      	mov	r1, r0
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	1c5a      	adds	r2, r3, #1
 8001de0:	60ba      	str	r2, [r7, #8]
 8001de2:	b2ca      	uxtb	r2, r1
 8001de4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	3301      	adds	r3, #1
 8001dea:	617b      	str	r3, [r7, #20]
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	dbf0      	blt.n	8001dd6 <_read+0x12>
	}

return len;
 8001df4:	687b      	ldr	r3, [r7, #4]
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3718      	adds	r7, #24
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001e08:	4b11      	ldr	r3, [pc, #68]	@ (8001e50 <_sbrk+0x50>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <_sbrk+0x16>
		heap_end = &end;
 8001e10:	4b0f      	ldr	r3, [pc, #60]	@ (8001e50 <_sbrk+0x50>)
 8001e12:	4a10      	ldr	r2, [pc, #64]	@ (8001e54 <_sbrk+0x54>)
 8001e14:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001e16:	4b0e      	ldr	r3, [pc, #56]	@ (8001e50 <_sbrk+0x50>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e50 <_sbrk+0x50>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4413      	add	r3, r2
 8001e24:	466a      	mov	r2, sp
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d907      	bls.n	8001e3a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001e2a:	f002 fb5d 	bl	80044e8 <__errno>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	220c      	movs	r2, #12
 8001e32:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001e34:	f04f 33ff 	mov.w	r3, #4294967295
 8001e38:	e006      	b.n	8001e48 <_sbrk+0x48>
	}

	heap_end += incr;
 8001e3a:	4b05      	ldr	r3, [pc, #20]	@ (8001e50 <_sbrk+0x50>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4413      	add	r3, r2
 8001e42:	4a03      	ldr	r2, [pc, #12]	@ (8001e50 <_sbrk+0x50>)
 8001e44:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001e46:	68fb      	ldr	r3, [r7, #12]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20000368 	.word	0x20000368
 8001e54:	200004c0 	.word	0x200004c0

08001e58 <_close>:

int _close(int file)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	return -1;
 8001e60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e80:	605a      	str	r2, [r3, #4]
	return 0;
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <_isatty>:

int _isatty(int file)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
	return 1;
 8001e98:	2301      	movs	r3, #1
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b085      	sub	sp, #20
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	60f8      	str	r0, [r7, #12]
 8001eae:	60b9      	str	r1, [r7, #8]
 8001eb0:	607a      	str	r2, [r7, #4]
	return 0;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ec4:	4b17      	ldr	r3, [pc, #92]	@ (8001f24 <SystemInit+0x64>)
 8001ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001eca:	4a16      	ldr	r2, [pc, #88]	@ (8001f24 <SystemInit+0x64>)
 8001ecc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ed0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001ed4:	4b14      	ldr	r3, [pc, #80]	@ (8001f28 <SystemInit+0x68>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a13      	ldr	r2, [pc, #76]	@ (8001f28 <SystemInit+0x68>)
 8001eda:	f043 0301 	orr.w	r3, r3, #1
 8001ede:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001ee0:	4b11      	ldr	r3, [pc, #68]	@ (8001f28 <SystemInit+0x68>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001ee6:	4b10      	ldr	r3, [pc, #64]	@ (8001f28 <SystemInit+0x68>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a0f      	ldr	r2, [pc, #60]	@ (8001f28 <SystemInit+0x68>)
 8001eec:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001ef0:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8001ef4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001ef6:	4b0c      	ldr	r3, [pc, #48]	@ (8001f28 <SystemInit+0x68>)
 8001ef8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001efc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001efe:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <SystemInit+0x68>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a09      	ldr	r2, [pc, #36]	@ (8001f28 <SystemInit+0x68>)
 8001f04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f08:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001f0a:	4b07      	ldr	r3, [pc, #28]	@ (8001f28 <SystemInit+0x68>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f10:	4b04      	ldr	r3, [pc, #16]	@ (8001f24 <SystemInit+0x64>)
 8001f12:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001f16:	609a      	str	r2, [r3, #8]
#endif
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	e000ed00 	.word	0xe000ed00
 8001f28:	40021000 	.word	0x40021000

08001f2c <__NVIC_EnableIRQ>:
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	db0b      	blt.n	8001f56 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	f003 021f 	and.w	r2, r3, #31
 8001f44:	4907      	ldr	r1, [pc, #28]	@ (8001f64 <__NVIC_EnableIRQ+0x38>)
 8001f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4a:	095b      	lsrs	r3, r3, #5
 8001f4c:	2001      	movs	r0, #1
 8001f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f56:	bf00      	nop
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	e000e100 	.word	0xe000e100

08001f68 <__NVIC_SetPriority>:
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	6039      	str	r1, [r7, #0]
 8001f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	db0a      	blt.n	8001f92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	490c      	ldr	r1, [pc, #48]	@ (8001fb4 <__NVIC_SetPriority+0x4c>)
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	0112      	lsls	r2, r2, #4
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001f90:	e00a      	b.n	8001fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	b2da      	uxtb	r2, r3
 8001f96:	4908      	ldr	r1, [pc, #32]	@ (8001fb8 <__NVIC_SetPriority+0x50>)
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	3b04      	subs	r3, #4
 8001fa0:	0112      	lsls	r2, r2, #4
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	761a      	strb	r2, [r3, #24]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	e000e100 	.word	0xe000e100
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <timer_init>:

#include "timer.h"


void timer_init(TIM_TypeDef* timer)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  //Enable TIM2
  RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 8001fc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002034 <timer_init+0x78>)
 8001fc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc8:	4a1a      	ldr	r2, [pc, #104]	@ (8002034 <timer_init+0x78>)
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	6593      	str	r3, [r2, #88]	@ 0x58

  // Disable timer for configuration
  timer->CR1 &= ~TIM_CR1_CEN;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f023 0201 	bic.w	r2, r3, #1
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	601a      	str	r2, [r3, #0]

  // Reset timer configuration
  timer->CR1 = 0; // Default control register
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	601a      	str	r2, [r3, #0]
  timer->CNT = 0; // Reset counter
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	625a      	str	r2, [r3, #36]	@ 0x24
  timer->PSC = 0; // Prescaler to 0 initially
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	629a      	str	r2, [r3, #40]	@ 0x28

  // Enable timer interrupt in the NVIC
  NVIC_SetPriority(TIM2_IRQn, 2); // Set interrupt priority
 8001fee:	2102      	movs	r1, #2
 8001ff0:	201c      	movs	r0, #28
 8001ff2:	f7ff ffb9 	bl	8001f68 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8001ff6:	201c      	movs	r0, #28
 8001ff8:	f7ff ff98 	bl	8001f2c <__NVIC_EnableIRQ>

  //Clear TIM2_IRQn update interrupt,
  TIM2->SR &= ~TIM_SR_UIF;
 8001ffc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002006:	f023 0301 	bic.w	r3, r3, #1
 800200a:	6113      	str	r3, [r2, #16]

  //Enable the hardware interrupt.
  TIM2->DIER |= TIM_DIER_UIE;
 800200c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002016:	f043 0301 	orr.w	r3, r3, #1
 800201a:	60d3      	str	r3, [r2, #12]

  //Enable the timer.
  TIM2->CR1 |= TIM_CR1_CEN;
 800201c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002026:	f043 0301 	orr.w	r3, r3, #1
 800202a:	6013      	str	r3, [r2, #0]


}
 800202c:	bf00      	nop
 800202e:	3708      	adds	r7, #8
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40021000 	.word	0x40021000

08002038 <timer_reset>:

void timer_reset(TIM_TypeDef* timer)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  timer->CNT = 0;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
	...

08002054 <timer_set_ms>:

void timer_set_ms(TIM_TypeDef* timer, uint16_t period_ms)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	460b      	mov	r3, r1
 800205e:	807b      	strh	r3, [r7, #2]
  timer->CR1 &= ~TIM_CR1_CEN;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f023 0201 	bic.w	r2, r3, #1
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	601a      	str	r2, [r3, #0]
  // Calculate clock frequency and prescaler
  int clock_freq = HAL_RCC_GetSysClockFreq() * 2; // Default clock frequency 4 MHz
 800206c:	f001 f95e 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8002070:	4603      	mov	r3, r0
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	60fb      	str	r3, [r7, #12]
  int prescaler = (clock_freq / 1000) - 1; // Scale to milliseconds
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4a12      	ldr	r2, [pc, #72]	@ (80020c4 <timer_set_ms+0x70>)
 800207a:	fb82 1203 	smull	r1, r2, r2, r3
 800207e:	1192      	asrs	r2, r2, #6
 8002080:	17db      	asrs	r3, r3, #31
 8002082:	1ad3      	subs	r3, r2, r3
 8002084:	3b01      	subs	r3, #1
 8002086:	60bb      	str	r3, [r7, #8]
  // now is 4000 tick per sec

  //TIM2 counter limit: 2,147,483,647   32bit

  // Set prescaler and auto-reload value
  timer->PSC = prescaler;
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	629a      	str	r2, [r3, #40]	@ 0x28
  timer->ARR = period_ms - 1;
 800208e:	887b      	ldrh	r3, [r7, #2]
 8002090:	3b01      	subs	r3, #1
 8002092:	461a      	mov	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	62da      	str	r2, [r3, #44]	@ 0x2c

  timer->CNT = 0;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	625a      	str	r2, [r3, #36]	@ 0x24

  // Update registers
  timer->EGR |= TIM_EGR_UG;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	f043 0201 	orr.w	r2, r3, #1
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	615a      	str	r2, [r3, #20]

  //Enable the timer.
  TIM2->CR1 |= TIM_CR1_CEN;
 80020aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6013      	str	r3, [r2, #0]
}
 80020ba:	bf00      	nop
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	10624dd3 	.word	0x10624dd3

080020c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80020c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002100 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020cc:	f7ff fef8 	bl	8001ec0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020d0:	480c      	ldr	r0, [pc, #48]	@ (8002104 <LoopForever+0x6>)
  ldr r1, =_edata
 80020d2:	490d      	ldr	r1, [pc, #52]	@ (8002108 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020d4:	4a0d      	ldr	r2, [pc, #52]	@ (800210c <LoopForever+0xe>)
  movs r3, #0
 80020d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020d8:	e002      	b.n	80020e0 <LoopCopyDataInit>

080020da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020de:	3304      	adds	r3, #4

080020e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020e4:	d3f9      	bcc.n	80020da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002110 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020e8:	4c0a      	ldr	r4, [pc, #40]	@ (8002114 <LoopForever+0x16>)
  movs r3, #0
 80020ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020ec:	e001      	b.n	80020f2 <LoopFillZerobss>

080020ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020f0:	3204      	adds	r2, #4

080020f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020f4:	d3fb      	bcc.n	80020ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020f6:	f002 f9fd 	bl	80044f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020fa:	f7ff fb7d 	bl	80017f8 <main>

080020fe <LoopForever>:

LoopForever:
    b LoopForever
 80020fe:	e7fe      	b.n	80020fe <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002100:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002104:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002108:	200001b0 	.word	0x200001b0
  ldr r2, =_sidata
 800210c:	08005360 	.word	0x08005360
  ldr r2, =_sbss
 8002110:	200001b0 	.word	0x200001b0
  ldr r4, =_ebss
 8002114:	200004bc 	.word	0x200004bc

08002118 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002118:	e7fe      	b.n	8002118 <ADC1_2_IRQHandler>

0800211a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b082      	sub	sp, #8
 800211e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002120:	2300      	movs	r3, #0
 8002122:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002124:	2003      	movs	r0, #3
 8002126:	f000 f981 	bl	800242c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800212a:	2000      	movs	r0, #0
 800212c:	f000 f80e 	bl	800214c <HAL_InitTick>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d002      	beq.n	800213c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002136:	2301      	movs	r3, #1
 8002138:	71fb      	strb	r3, [r7, #7]
 800213a:	e001      	b.n	8002140 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800213c:	f7ff fd9e 	bl	8001c7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002140:	79fb      	ldrb	r3, [r7, #7]
}
 8002142:	4618      	mov	r0, r3
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002154:	2300      	movs	r3, #0
 8002156:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002158:	4b17      	ldr	r3, [pc, #92]	@ (80021b8 <HAL_InitTick+0x6c>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d023      	beq.n	80021a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002160:	4b16      	ldr	r3, [pc, #88]	@ (80021bc <HAL_InitTick+0x70>)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	4b14      	ldr	r3, [pc, #80]	@ (80021b8 <HAL_InitTick+0x6c>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	4619      	mov	r1, r3
 800216a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800216e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002172:	fbb2 f3f3 	udiv	r3, r2, r3
 8002176:	4618      	mov	r0, r3
 8002178:	f000 f98d 	bl	8002496 <HAL_SYSTICK_Config>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d10f      	bne.n	80021a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b0f      	cmp	r3, #15
 8002186:	d809      	bhi.n	800219c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002188:	2200      	movs	r2, #0
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	f04f 30ff 	mov.w	r0, #4294967295
 8002190:	f000 f957 	bl	8002442 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002194:	4a0a      	ldr	r2, [pc, #40]	@ (80021c0 <HAL_InitTick+0x74>)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	e007      	b.n	80021ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	73fb      	strb	r3, [r7, #15]
 80021a0:	e004      	b.n	80021ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	73fb      	strb	r3, [r7, #15]
 80021a6:	e001      	b.n	80021ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	20000150 	.word	0x20000150
 80021bc:	20000148 	.word	0x20000148
 80021c0:	2000014c 	.word	0x2000014c

080021c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021c8:	4b06      	ldr	r3, [pc, #24]	@ (80021e4 <HAL_IncTick+0x20>)
 80021ca:	781b      	ldrb	r3, [r3, #0]
 80021cc:	461a      	mov	r2, r3
 80021ce:	4b06      	ldr	r3, [pc, #24]	@ (80021e8 <HAL_IncTick+0x24>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4413      	add	r3, r2
 80021d4:	4a04      	ldr	r2, [pc, #16]	@ (80021e8 <HAL_IncTick+0x24>)
 80021d6:	6013      	str	r3, [r2, #0]
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	20000150 	.word	0x20000150
 80021e8:	2000036c 	.word	0x2000036c

080021ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  return uwTick;
 80021f0:	4b03      	ldr	r3, [pc, #12]	@ (8002200 <HAL_GetTick+0x14>)
 80021f2:	681b      	ldr	r3, [r3, #0]
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	2000036c 	.word	0x2000036c

08002204 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b084      	sub	sp, #16
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800220c:	f7ff ffee 	bl	80021ec <HAL_GetTick>
 8002210:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f1b3 3fff 	cmp.w	r3, #4294967295
 800221c:	d005      	beq.n	800222a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800221e:	4b0a      	ldr	r3, [pc, #40]	@ (8002248 <HAL_Delay+0x44>)
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	461a      	mov	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4413      	add	r3, r2
 8002228:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800222a:	bf00      	nop
 800222c:	f7ff ffde 	bl	80021ec <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	429a      	cmp	r2, r3
 800223a:	d8f7      	bhi.n	800222c <HAL_Delay+0x28>
  {
  }
}
 800223c:	bf00      	nop
 800223e:	bf00      	nop
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000150 	.word	0x20000150

0800224c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8002250:	4b05      	ldr	r3, [pc, #20]	@ (8002268 <HAL_SuspendTick+0x1c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a04      	ldr	r2, [pc, #16]	@ (8002268 <HAL_SuspendTick+0x1c>)
 8002256:	f023 0302 	bic.w	r3, r3, #2
 800225a:	6013      	str	r3, [r2, #0]
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	e000e010 	.word	0xe000e010

0800226c <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8002270:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <HAL_ResumeTick+0x1c>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a04      	ldr	r2, [pc, #16]	@ (8002288 <HAL_ResumeTick+0x1c>)
 8002276:	f043 0302 	orr.w	r3, r3, #2
 800227a:	6013      	str	r3, [r2, #0]
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	e000e010 	.word	0xe000e010

0800228c <__NVIC_SetPriorityGrouping>:
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f003 0307 	and.w	r3, r3, #7
 800229a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800229c:	4b0c      	ldr	r3, [pc, #48]	@ (80022d0 <__NVIC_SetPriorityGrouping+0x44>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022a2:	68ba      	ldr	r2, [r7, #8]
 80022a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022a8:	4013      	ands	r3, r2
 80022aa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022be:	4a04      	ldr	r2, [pc, #16]	@ (80022d0 <__NVIC_SetPriorityGrouping+0x44>)
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	60d3      	str	r3, [r2, #12]
}
 80022c4:	bf00      	nop
 80022c6:	3714      	adds	r7, #20
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr
 80022d0:	e000ed00 	.word	0xe000ed00

080022d4 <__NVIC_GetPriorityGrouping>:
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022d8:	4b04      	ldr	r3, [pc, #16]	@ (80022ec <__NVIC_GetPriorityGrouping+0x18>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	0a1b      	lsrs	r3, r3, #8
 80022de:	f003 0307 	and.w	r3, r3, #7
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr
 80022ec:	e000ed00 	.word	0xe000ed00

080022f0 <__NVIC_EnableIRQ>:
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	4603      	mov	r3, r0
 80022f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	db0b      	blt.n	800231a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002302:	79fb      	ldrb	r3, [r7, #7]
 8002304:	f003 021f 	and.w	r2, r3, #31
 8002308:	4907      	ldr	r1, [pc, #28]	@ (8002328 <__NVIC_EnableIRQ+0x38>)
 800230a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230e:	095b      	lsrs	r3, r3, #5
 8002310:	2001      	movs	r0, #1
 8002312:	fa00 f202 	lsl.w	r2, r0, r2
 8002316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	e000e100 	.word	0xe000e100

0800232c <__NVIC_SetPriority>:
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	4603      	mov	r3, r0
 8002334:	6039      	str	r1, [r7, #0]
 8002336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800233c:	2b00      	cmp	r3, #0
 800233e:	db0a      	blt.n	8002356 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	b2da      	uxtb	r2, r3
 8002344:	490c      	ldr	r1, [pc, #48]	@ (8002378 <__NVIC_SetPriority+0x4c>)
 8002346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234a:	0112      	lsls	r2, r2, #4
 800234c:	b2d2      	uxtb	r2, r2
 800234e:	440b      	add	r3, r1
 8002350:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002354:	e00a      	b.n	800236c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	b2da      	uxtb	r2, r3
 800235a:	4908      	ldr	r1, [pc, #32]	@ (800237c <__NVIC_SetPriority+0x50>)
 800235c:	79fb      	ldrb	r3, [r7, #7]
 800235e:	f003 030f 	and.w	r3, r3, #15
 8002362:	3b04      	subs	r3, #4
 8002364:	0112      	lsls	r2, r2, #4
 8002366:	b2d2      	uxtb	r2, r2
 8002368:	440b      	add	r3, r1
 800236a:	761a      	strb	r2, [r3, #24]
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	e000e100 	.word	0xe000e100
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <NVIC_EncodePriority>:
{
 8002380:	b480      	push	{r7}
 8002382:	b089      	sub	sp, #36	@ 0x24
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f003 0307 	and.w	r3, r3, #7
 8002392:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	f1c3 0307 	rsb	r3, r3, #7
 800239a:	2b04      	cmp	r3, #4
 800239c:	bf28      	it	cs
 800239e:	2304      	movcs	r3, #4
 80023a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	3304      	adds	r3, #4
 80023a6:	2b06      	cmp	r3, #6
 80023a8:	d902      	bls.n	80023b0 <NVIC_EncodePriority+0x30>
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	3b03      	subs	r3, #3
 80023ae:	e000      	b.n	80023b2 <NVIC_EncodePriority+0x32>
 80023b0:	2300      	movs	r3, #0
 80023b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b4:	f04f 32ff 	mov.w	r2, #4294967295
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	fa02 f303 	lsl.w	r3, r2, r3
 80023be:	43da      	mvns	r2, r3
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	401a      	ands	r2, r3
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023c8:	f04f 31ff 	mov.w	r1, #4294967295
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	fa01 f303 	lsl.w	r3, r1, r3
 80023d2:	43d9      	mvns	r1, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023d8:	4313      	orrs	r3, r2
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3724      	adds	r7, #36	@ 0x24
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
	...

080023e8 <SysTick_Config>:
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	3b01      	subs	r3, #1
 80023f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023f8:	d301      	bcc.n	80023fe <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80023fa:	2301      	movs	r3, #1
 80023fc:	e00f      	b.n	800241e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002428 <SysTick_Config+0x40>)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	3b01      	subs	r3, #1
 8002404:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002406:	210f      	movs	r1, #15
 8002408:	f04f 30ff 	mov.w	r0, #4294967295
 800240c:	f7ff ff8e 	bl	800232c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002410:	4b05      	ldr	r3, [pc, #20]	@ (8002428 <SysTick_Config+0x40>)
 8002412:	2200      	movs	r2, #0
 8002414:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002416:	4b04      	ldr	r3, [pc, #16]	@ (8002428 <SysTick_Config+0x40>)
 8002418:	2207      	movs	r2, #7
 800241a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	e000e010 	.word	0xe000e010

0800242c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f7ff ff29 	bl	800228c <__NVIC_SetPriorityGrouping>
}
 800243a:	bf00      	nop
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b086      	sub	sp, #24
 8002446:	af00      	add	r7, sp, #0
 8002448:	4603      	mov	r3, r0
 800244a:	60b9      	str	r1, [r7, #8]
 800244c:	607a      	str	r2, [r7, #4]
 800244e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002450:	2300      	movs	r3, #0
 8002452:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002454:	f7ff ff3e 	bl	80022d4 <__NVIC_GetPriorityGrouping>
 8002458:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	68b9      	ldr	r1, [r7, #8]
 800245e:	6978      	ldr	r0, [r7, #20]
 8002460:	f7ff ff8e 	bl	8002380 <NVIC_EncodePriority>
 8002464:	4602      	mov	r2, r0
 8002466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800246a:	4611      	mov	r1, r2
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff ff5d 	bl	800232c <__NVIC_SetPriority>
}
 8002472:	bf00      	nop
 8002474:	3718      	adds	r7, #24
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}

0800247a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	b082      	sub	sp, #8
 800247e:	af00      	add	r7, sp, #0
 8002480:	4603      	mov	r3, r0
 8002482:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff ff31 	bl	80022f0 <__NVIC_EnableIRQ>
}
 800248e:	bf00      	nop
 8002490:	3708      	adds	r7, #8
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}

08002496 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002496:	b580      	push	{r7, lr}
 8002498:	b082      	sub	sp, #8
 800249a:	af00      	add	r7, sp, #0
 800249c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f7ff ffa2 	bl	80023e8 <SysTick_Config>
 80024a4:	4603      	mov	r3, r0
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
	...

080024b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b087      	sub	sp, #28
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024be:	e17f      	b.n	80027c0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	2101      	movs	r1, #1
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	fa01 f303 	lsl.w	r3, r1, r3
 80024cc:	4013      	ands	r3, r2
 80024ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f000 8171 	beq.w	80027ba <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 0303 	and.w	r3, r3, #3
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d005      	beq.n	80024f0 <HAL_GPIO_Init+0x40>
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 0303 	and.w	r3, r3, #3
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d130      	bne.n	8002552 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	2203      	movs	r2, #3
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	43db      	mvns	r3, r3
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4013      	ands	r3, r2
 8002506:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	68da      	ldr	r2, [r3, #12]
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	4313      	orrs	r3, r2
 8002518:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	693a      	ldr	r2, [r7, #16]
 800251e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002526:	2201      	movs	r2, #1
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43db      	mvns	r3, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4013      	ands	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	091b      	lsrs	r3, r3, #4
 800253c:	f003 0201 	and.w	r2, r3, #1
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4313      	orrs	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	2b03      	cmp	r3, #3
 800255c:	d118      	bne.n	8002590 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002562:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002564:	2201      	movs	r2, #1
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	43db      	mvns	r3, r3
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	4013      	ands	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	08db      	lsrs	r3, r3, #3
 800257a:	f003 0201 	and.w	r2, r3, #1
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	693a      	ldr	r2, [r7, #16]
 8002586:	4313      	orrs	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	693a      	ldr	r2, [r7, #16]
 800258e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f003 0303 	and.w	r3, r3, #3
 8002598:	2b03      	cmp	r3, #3
 800259a:	d017      	beq.n	80025cc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	005b      	lsls	r3, r3, #1
 80025a6:	2203      	movs	r2, #3
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	43db      	mvns	r3, r3
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	4013      	ands	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	fa02 f303 	lsl.w	r3, r2, r3
 80025c0:	693a      	ldr	r2, [r7, #16]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	693a      	ldr	r2, [r7, #16]
 80025ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f003 0303 	and.w	r3, r3, #3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d123      	bne.n	8002620 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	08da      	lsrs	r2, r3, #3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3208      	adds	r2, #8
 80025e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	f003 0307 	and.w	r3, r3, #7
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	220f      	movs	r2, #15
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	43db      	mvns	r3, r3
 80025f6:	693a      	ldr	r2, [r7, #16]
 80025f8:	4013      	ands	r3, r2
 80025fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	691a      	ldr	r2, [r3, #16]
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	4313      	orrs	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	08da      	lsrs	r2, r3, #3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	3208      	adds	r2, #8
 800261a:	6939      	ldr	r1, [r7, #16]
 800261c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	2203      	movs	r2, #3
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	43db      	mvns	r3, r3
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4013      	ands	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f003 0203 	and.w	r2, r3, #3
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	fa02 f303 	lsl.w	r3, r2, r3
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	4313      	orrs	r3, r2
 800264c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800265c:	2b00      	cmp	r3, #0
 800265e:	f000 80ac 	beq.w	80027ba <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002662:	4b5f      	ldr	r3, [pc, #380]	@ (80027e0 <HAL_GPIO_Init+0x330>)
 8002664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002666:	4a5e      	ldr	r2, [pc, #376]	@ (80027e0 <HAL_GPIO_Init+0x330>)
 8002668:	f043 0301 	orr.w	r3, r3, #1
 800266c:	6613      	str	r3, [r2, #96]	@ 0x60
 800266e:	4b5c      	ldr	r3, [pc, #368]	@ (80027e0 <HAL_GPIO_Init+0x330>)
 8002670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	60bb      	str	r3, [r7, #8]
 8002678:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800267a:	4a5a      	ldr	r2, [pc, #360]	@ (80027e4 <HAL_GPIO_Init+0x334>)
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	089b      	lsrs	r3, r3, #2
 8002680:	3302      	adds	r3, #2
 8002682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002686:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	f003 0303 	and.w	r3, r3, #3
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	220f      	movs	r2, #15
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	43db      	mvns	r3, r3
 8002698:	693a      	ldr	r2, [r7, #16]
 800269a:	4013      	ands	r3, r2
 800269c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80026a4:	d025      	beq.n	80026f2 <HAL_GPIO_Init+0x242>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a4f      	ldr	r2, [pc, #316]	@ (80027e8 <HAL_GPIO_Init+0x338>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d01f      	beq.n	80026ee <HAL_GPIO_Init+0x23e>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a4e      	ldr	r2, [pc, #312]	@ (80027ec <HAL_GPIO_Init+0x33c>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d019      	beq.n	80026ea <HAL_GPIO_Init+0x23a>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a4d      	ldr	r2, [pc, #308]	@ (80027f0 <HAL_GPIO_Init+0x340>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d013      	beq.n	80026e6 <HAL_GPIO_Init+0x236>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a4c      	ldr	r2, [pc, #304]	@ (80027f4 <HAL_GPIO_Init+0x344>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d00d      	beq.n	80026e2 <HAL_GPIO_Init+0x232>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a4b      	ldr	r2, [pc, #300]	@ (80027f8 <HAL_GPIO_Init+0x348>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d007      	beq.n	80026de <HAL_GPIO_Init+0x22e>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a4a      	ldr	r2, [pc, #296]	@ (80027fc <HAL_GPIO_Init+0x34c>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d101      	bne.n	80026da <HAL_GPIO_Init+0x22a>
 80026d6:	2306      	movs	r3, #6
 80026d8:	e00c      	b.n	80026f4 <HAL_GPIO_Init+0x244>
 80026da:	2307      	movs	r3, #7
 80026dc:	e00a      	b.n	80026f4 <HAL_GPIO_Init+0x244>
 80026de:	2305      	movs	r3, #5
 80026e0:	e008      	b.n	80026f4 <HAL_GPIO_Init+0x244>
 80026e2:	2304      	movs	r3, #4
 80026e4:	e006      	b.n	80026f4 <HAL_GPIO_Init+0x244>
 80026e6:	2303      	movs	r3, #3
 80026e8:	e004      	b.n	80026f4 <HAL_GPIO_Init+0x244>
 80026ea:	2302      	movs	r3, #2
 80026ec:	e002      	b.n	80026f4 <HAL_GPIO_Init+0x244>
 80026ee:	2301      	movs	r3, #1
 80026f0:	e000      	b.n	80026f4 <HAL_GPIO_Init+0x244>
 80026f2:	2300      	movs	r3, #0
 80026f4:	697a      	ldr	r2, [r7, #20]
 80026f6:	f002 0203 	and.w	r2, r2, #3
 80026fa:	0092      	lsls	r2, r2, #2
 80026fc:	4093      	lsls	r3, r2
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	4313      	orrs	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002704:	4937      	ldr	r1, [pc, #220]	@ (80027e4 <HAL_GPIO_Init+0x334>)
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	089b      	lsrs	r3, r3, #2
 800270a:	3302      	adds	r3, #2
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002712:	4b3b      	ldr	r3, [pc, #236]	@ (8002800 <HAL_GPIO_Init+0x350>)
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	43db      	mvns	r3, r3
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	4013      	ands	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	4313      	orrs	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002736:	4a32      	ldr	r2, [pc, #200]	@ (8002800 <HAL_GPIO_Init+0x350>)
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800273c:	4b30      	ldr	r3, [pc, #192]	@ (8002800 <HAL_GPIO_Init+0x350>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	43db      	mvns	r3, r3
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	4013      	ands	r3, r2
 800274a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	4313      	orrs	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002760:	4a27      	ldr	r2, [pc, #156]	@ (8002800 <HAL_GPIO_Init+0x350>)
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002766:	4b26      	ldr	r3, [pc, #152]	@ (8002800 <HAL_GPIO_Init+0x350>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	43db      	mvns	r3, r3
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	4013      	ands	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d003      	beq.n	800278a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002782:	693a      	ldr	r2, [r7, #16]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	4313      	orrs	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800278a:	4a1d      	ldr	r2, [pc, #116]	@ (8002800 <HAL_GPIO_Init+0x350>)
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002790:	4b1b      	ldr	r3, [pc, #108]	@ (8002800 <HAL_GPIO_Init+0x350>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	43db      	mvns	r3, r3
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	4013      	ands	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d003      	beq.n	80027b4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80027b4:	4a12      	ldr	r2, [pc, #72]	@ (8002800 <HAL_GPIO_Init+0x350>)
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	3301      	adds	r3, #1
 80027be:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f47f ae78 	bne.w	80024c0 <HAL_GPIO_Init+0x10>
  }
}
 80027d0:	bf00      	nop
 80027d2:	bf00      	nop
 80027d4:	371c      	adds	r7, #28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	40021000 	.word	0x40021000
 80027e4:	40010000 	.word	0x40010000
 80027e8:	48000400 	.word	0x48000400
 80027ec:	48000800 	.word	0x48000800
 80027f0:	48000c00 	.word	0x48000c00
 80027f4:	48001000 	.word	0x48001000
 80027f8:	48001400 	.word	0x48001400
 80027fc:	48001800 	.word	0x48001800
 8002800:	40010400 	.word	0x40010400

08002804 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002804:	b480      	push	{r7}
 8002806:	b085      	sub	sp, #20
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
 800280c:	460b      	mov	r3, r1
 800280e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	887b      	ldrh	r3, [r7, #2]
 8002816:	4013      	ands	r3, r2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d002      	beq.n	8002822 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800281c:	2301      	movs	r3, #1
 800281e:	73fb      	strb	r3, [r7, #15]
 8002820:	e001      	b.n	8002826 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002822:	2300      	movs	r3, #0
 8002824:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002826:	7bfb      	ldrb	r3, [r7, #15]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	460b      	mov	r3, r1
 800283e:	807b      	strh	r3, [r7, #2]
 8002840:	4613      	mov	r3, r2
 8002842:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002844:	787b      	ldrb	r3, [r7, #1]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800284a:	887a      	ldrh	r2, [r7, #2]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002850:	e002      	b.n	8002858 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002852:	887a      	ldrh	r2, [r7, #2]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800286e:	4b08      	ldr	r3, [pc, #32]	@ (8002890 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002870:	695a      	ldr	r2, [r3, #20]
 8002872:	88fb      	ldrh	r3, [r7, #6]
 8002874:	4013      	ands	r3, r2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d006      	beq.n	8002888 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800287a:	4a05      	ldr	r2, [pc, #20]	@ (8002890 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800287c:	88fb      	ldrh	r3, [r7, #6]
 800287e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002880:	88fb      	ldrh	r3, [r7, #6]
 8002882:	4618      	mov	r0, r3
 8002884:	f000 f806 	bl	8002894 <HAL_GPIO_EXTI_Callback>
  }
}
 8002888:	bf00      	nop
 800288a:	3708      	adds	r7, #8
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40010400 	.word	0x40010400

08002894 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002894:	b480      	push	{r7}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	4603      	mov	r3, r0
 800289c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800289e:	bf00      	nop
 80028a0:	370c      	adds	r7, #12
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
	...

080028ac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80028b0:	4b04      	ldr	r3, [pc, #16]	@ (80028c4 <HAL_PWREx_GetVoltageRange+0x18>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	40007000 	.word	0x40007000

080028c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028d6:	d130      	bne.n	800293a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80028d8:	4b23      	ldr	r3, [pc, #140]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028e4:	d038      	beq.n	8002958 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028e6:	4b20      	ldr	r3, [pc, #128]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028ee:	4a1e      	ldr	r2, [pc, #120]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028f4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028f6:	4b1d      	ldr	r3, [pc, #116]	@ (800296c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2232      	movs	r2, #50	@ 0x32
 80028fc:	fb02 f303 	mul.w	r3, r2, r3
 8002900:	4a1b      	ldr	r2, [pc, #108]	@ (8002970 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002902:	fba2 2303 	umull	r2, r3, r2, r3
 8002906:	0c9b      	lsrs	r3, r3, #18
 8002908:	3301      	adds	r3, #1
 800290a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800290c:	e002      	b.n	8002914 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	3b01      	subs	r3, #1
 8002912:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002914:	4b14      	ldr	r3, [pc, #80]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002916:	695b      	ldr	r3, [r3, #20]
 8002918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800291c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002920:	d102      	bne.n	8002928 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1f2      	bne.n	800290e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002928:	4b0f      	ldr	r3, [pc, #60]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002930:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002934:	d110      	bne.n	8002958 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e00f      	b.n	800295a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800293a:	4b0b      	ldr	r3, [pc, #44]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002942:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002946:	d007      	beq.n	8002958 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002948:	4b07      	ldr	r3, [pc, #28]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002950:	4a05      	ldr	r2, [pc, #20]	@ (8002968 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002952:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002956:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	40007000 	.word	0x40007000
 800296c:	20000148 	.word	0x20000148
 8002970:	431bde83 	.word	0x431bde83

08002974 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b088      	sub	sp, #32
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e3ca      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002986:	4b97      	ldr	r3, [pc, #604]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 030c 	and.w	r3, r3, #12
 800298e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002990:	4b94      	ldr	r3, [pc, #592]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	f003 0303 	and.w	r3, r3, #3
 8002998:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0310 	and.w	r3, r3, #16
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	f000 80e4 	beq.w	8002b70 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d007      	beq.n	80029be <HAL_RCC_OscConfig+0x4a>
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	2b0c      	cmp	r3, #12
 80029b2:	f040 808b 	bne.w	8002acc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	f040 8087 	bne.w	8002acc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029be:	4b89      	ldr	r3, [pc, #548]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0302 	and.w	r3, r3, #2
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d005      	beq.n	80029d6 <HAL_RCC_OscConfig+0x62>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e3a2      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6a1a      	ldr	r2, [r3, #32]
 80029da:	4b82      	ldr	r3, [pc, #520]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0308 	and.w	r3, r3, #8
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d004      	beq.n	80029f0 <HAL_RCC_OscConfig+0x7c>
 80029e6:	4b7f      	ldr	r3, [pc, #508]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029ee:	e005      	b.n	80029fc <HAL_RCC_OscConfig+0x88>
 80029f0:	4b7c      	ldr	r3, [pc, #496]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 80029f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029f6:	091b      	lsrs	r3, r3, #4
 80029f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d223      	bcs.n	8002a48 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a1b      	ldr	r3, [r3, #32]
 8002a04:	4618      	mov	r0, r3
 8002a06:	f000 fd1d 	bl	8003444 <RCC_SetFlashLatencyFromMSIRange>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e383      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a14:	4b73      	ldr	r3, [pc, #460]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a72      	ldr	r2, [pc, #456]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a1a:	f043 0308 	orr.w	r3, r3, #8
 8002a1e:	6013      	str	r3, [r2, #0]
 8002a20:	4b70      	ldr	r3, [pc, #448]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a1b      	ldr	r3, [r3, #32]
 8002a2c:	496d      	ldr	r1, [pc, #436]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a32:	4b6c      	ldr	r3, [pc, #432]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69db      	ldr	r3, [r3, #28]
 8002a3e:	021b      	lsls	r3, r3, #8
 8002a40:	4968      	ldr	r1, [pc, #416]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	604b      	str	r3, [r1, #4]
 8002a46:	e025      	b.n	8002a94 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a48:	4b66      	ldr	r3, [pc, #408]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a65      	ldr	r2, [pc, #404]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a4e:	f043 0308 	orr.w	r3, r3, #8
 8002a52:	6013      	str	r3, [r2, #0]
 8002a54:	4b63      	ldr	r3, [pc, #396]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a1b      	ldr	r3, [r3, #32]
 8002a60:	4960      	ldr	r1, [pc, #384]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a66:	4b5f      	ldr	r3, [pc, #380]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69db      	ldr	r3, [r3, #28]
 8002a72:	021b      	lsls	r3, r3, #8
 8002a74:	495b      	ldr	r1, [pc, #364]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d109      	bne.n	8002a94 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a1b      	ldr	r3, [r3, #32]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f000 fcdd 	bl	8003444 <RCC_SetFlashLatencyFromMSIRange>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e343      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a94:	f000 fc4a 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8002a98:	4602      	mov	r2, r0
 8002a9a:	4b52      	ldr	r3, [pc, #328]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	091b      	lsrs	r3, r3, #4
 8002aa0:	f003 030f 	and.w	r3, r3, #15
 8002aa4:	4950      	ldr	r1, [pc, #320]	@ (8002be8 <HAL_RCC_OscConfig+0x274>)
 8002aa6:	5ccb      	ldrb	r3, [r1, r3]
 8002aa8:	f003 031f 	and.w	r3, r3, #31
 8002aac:	fa22 f303 	lsr.w	r3, r2, r3
 8002ab0:	4a4e      	ldr	r2, [pc, #312]	@ (8002bec <HAL_RCC_OscConfig+0x278>)
 8002ab2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ab4:	4b4e      	ldr	r3, [pc, #312]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4618      	mov	r0, r3
 8002aba:	f7ff fb47 	bl	800214c <HAL_InitTick>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ac2:	7bfb      	ldrb	r3, [r7, #15]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d052      	beq.n	8002b6e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	e327      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d032      	beq.n	8002b3a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ad4:	4b43      	ldr	r3, [pc, #268]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a42      	ldr	r2, [pc, #264]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002ada:	f043 0301 	orr.w	r3, r3, #1
 8002ade:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ae0:	f7ff fb84 	bl	80021ec <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ae8:	f7ff fb80 	bl	80021ec <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e310      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002afa:	4b3a      	ldr	r3, [pc, #232]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0302 	and.w	r3, r3, #2
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d0f0      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b06:	4b37      	ldr	r3, [pc, #220]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a36      	ldr	r2, [pc, #216]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b0c:	f043 0308 	orr.w	r3, r3, #8
 8002b10:	6013      	str	r3, [r2, #0]
 8002b12:	4b34      	ldr	r3, [pc, #208]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	4931      	ldr	r1, [pc, #196]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b24:	4b2f      	ldr	r3, [pc, #188]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	69db      	ldr	r3, [r3, #28]
 8002b30:	021b      	lsls	r3, r3, #8
 8002b32:	492c      	ldr	r1, [pc, #176]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b34:	4313      	orrs	r3, r2
 8002b36:	604b      	str	r3, [r1, #4]
 8002b38:	e01a      	b.n	8002b70 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b3a:	4b2a      	ldr	r3, [pc, #168]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a29      	ldr	r2, [pc, #164]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b40:	f023 0301 	bic.w	r3, r3, #1
 8002b44:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b46:	f7ff fb51 	bl	80021ec <HAL_GetTick>
 8002b4a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b4c:	e008      	b.n	8002b60 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b4e:	f7ff fb4d 	bl	80021ec <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d901      	bls.n	8002b60 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002b5c:	2303      	movs	r3, #3
 8002b5e:	e2dd      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b60:	4b20      	ldr	r3, [pc, #128]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0302 	and.w	r3, r3, #2
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d1f0      	bne.n	8002b4e <HAL_RCC_OscConfig+0x1da>
 8002b6c:	e000      	b.n	8002b70 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b6e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d074      	beq.n	8002c66 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	2b08      	cmp	r3, #8
 8002b80:	d005      	beq.n	8002b8e <HAL_RCC_OscConfig+0x21a>
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	2b0c      	cmp	r3, #12
 8002b86:	d10e      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	2b03      	cmp	r3, #3
 8002b8c:	d10b      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b8e:	4b15      	ldr	r3, [pc, #84]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d064      	beq.n	8002c64 <HAL_RCC_OscConfig+0x2f0>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d160      	bne.n	8002c64 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e2ba      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bae:	d106      	bne.n	8002bbe <HAL_RCC_OscConfig+0x24a>
 8002bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a0b      	ldr	r2, [pc, #44]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bb6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bba:	6013      	str	r3, [r2, #0]
 8002bbc:	e026      	b.n	8002c0c <HAL_RCC_OscConfig+0x298>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bc6:	d115      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x280>
 8002bc8:	4b06      	ldr	r3, [pc, #24]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a05      	ldr	r2, [pc, #20]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bd2:	6013      	str	r3, [r2, #0]
 8002bd4:	4b03      	ldr	r3, [pc, #12]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a02      	ldr	r2, [pc, #8]	@ (8002be4 <HAL_RCC_OscConfig+0x270>)
 8002bda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bde:	6013      	str	r3, [r2, #0]
 8002be0:	e014      	b.n	8002c0c <HAL_RCC_OscConfig+0x298>
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000
 8002be8:	080052dc 	.word	0x080052dc
 8002bec:	20000148 	.word	0x20000148
 8002bf0:	2000014c 	.word	0x2000014c
 8002bf4:	4ba0      	ldr	r3, [pc, #640]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a9f      	ldr	r2, [pc, #636]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002bfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bfe:	6013      	str	r3, [r2, #0]
 8002c00:	4b9d      	ldr	r3, [pc, #628]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a9c      	ldr	r2, [pc, #624]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d013      	beq.n	8002c3c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c14:	f7ff faea 	bl	80021ec <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c1c:	f7ff fae6 	bl	80021ec <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b64      	cmp	r3, #100	@ 0x64
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e276      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c2e:	4b92      	ldr	r3, [pc, #584]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d0f0      	beq.n	8002c1c <HAL_RCC_OscConfig+0x2a8>
 8002c3a:	e014      	b.n	8002c66 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c3c:	f7ff fad6 	bl	80021ec <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c44:	f7ff fad2 	bl	80021ec <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b64      	cmp	r3, #100	@ 0x64
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e262      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c56:	4b88      	ldr	r3, [pc, #544]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d1f0      	bne.n	8002c44 <HAL_RCC_OscConfig+0x2d0>
 8002c62:	e000      	b.n	8002c66 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0302 	and.w	r3, r3, #2
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d060      	beq.n	8002d34 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	2b04      	cmp	r3, #4
 8002c76:	d005      	beq.n	8002c84 <HAL_RCC_OscConfig+0x310>
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	2b0c      	cmp	r3, #12
 8002c7c:	d119      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d116      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c84:	4b7c      	ldr	r3, [pc, #496]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d005      	beq.n	8002c9c <HAL_RCC_OscConfig+0x328>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d101      	bne.n	8002c9c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e23f      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c9c:	4b76      	ldr	r3, [pc, #472]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	691b      	ldr	r3, [r3, #16]
 8002ca8:	061b      	lsls	r3, r3, #24
 8002caa:	4973      	ldr	r1, [pc, #460]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002cac:	4313      	orrs	r3, r2
 8002cae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cb0:	e040      	b.n	8002d34 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d023      	beq.n	8002d02 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cba:	4b6f      	ldr	r3, [pc, #444]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a6e      	ldr	r2, [pc, #440]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc6:	f7ff fa91 	bl	80021ec <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cce:	f7ff fa8d 	bl	80021ec <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e21d      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ce0:	4b65      	ldr	r3, [pc, #404]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d0f0      	beq.n	8002cce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cec:	4b62      	ldr	r3, [pc, #392]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	691b      	ldr	r3, [r3, #16]
 8002cf8:	061b      	lsls	r3, r3, #24
 8002cfa:	495f      	ldr	r1, [pc, #380]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	604b      	str	r3, [r1, #4]
 8002d00:	e018      	b.n	8002d34 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d02:	4b5d      	ldr	r3, [pc, #372]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a5c      	ldr	r2, [pc, #368]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0e:	f7ff fa6d 	bl	80021ec <HAL_GetTick>
 8002d12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d14:	e008      	b.n	8002d28 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d16:	f7ff fa69 	bl	80021ec <HAL_GetTick>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	2b02      	cmp	r3, #2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e1f9      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d28:	4b53      	ldr	r3, [pc, #332]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1f0      	bne.n	8002d16 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0308 	and.w	r3, r3, #8
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d03c      	beq.n	8002dba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	695b      	ldr	r3, [r3, #20]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d01c      	beq.n	8002d82 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d48:	4b4b      	ldr	r3, [pc, #300]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d4e:	4a4a      	ldr	r2, [pc, #296]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d50:	f043 0301 	orr.w	r3, r3, #1
 8002d54:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d58:	f7ff fa48 	bl	80021ec <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d60:	f7ff fa44 	bl	80021ec <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e1d4      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d72:	4b41      	ldr	r3, [pc, #260]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d78:	f003 0302 	and.w	r3, r3, #2
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0ef      	beq.n	8002d60 <HAL_RCC_OscConfig+0x3ec>
 8002d80:	e01b      	b.n	8002dba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d82:	4b3d      	ldr	r3, [pc, #244]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d88:	4a3b      	ldr	r2, [pc, #236]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002d8a:	f023 0301 	bic.w	r3, r3, #1
 8002d8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d92:	f7ff fa2b 	bl	80021ec <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d98:	e008      	b.n	8002dac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d9a:	f7ff fa27 	bl	80021ec <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e1b7      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002dac:	4b32      	ldr	r3, [pc, #200]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002dae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002db2:	f003 0302 	and.w	r3, r3, #2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1ef      	bne.n	8002d9a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f000 80a6 	beq.w	8002f14 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002dcc:	4b2a      	ldr	r3, [pc, #168]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d10d      	bne.n	8002df4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dd8:	4b27      	ldr	r3, [pc, #156]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ddc:	4a26      	ldr	r2, [pc, #152]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002dde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002de2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002de4:	4b24      	ldr	r3, [pc, #144]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dec:	60bb      	str	r3, [r7, #8]
 8002dee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002df0:	2301      	movs	r3, #1
 8002df2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002df4:	4b21      	ldr	r3, [pc, #132]	@ (8002e7c <HAL_RCC_OscConfig+0x508>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d118      	bne.n	8002e32 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e00:	4b1e      	ldr	r3, [pc, #120]	@ (8002e7c <HAL_RCC_OscConfig+0x508>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a1d      	ldr	r2, [pc, #116]	@ (8002e7c <HAL_RCC_OscConfig+0x508>)
 8002e06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e0c:	f7ff f9ee 	bl	80021ec <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e12:	e008      	b.n	8002e26 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e14:	f7ff f9ea 	bl	80021ec <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	2b02      	cmp	r3, #2
 8002e20:	d901      	bls.n	8002e26 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002e22:	2303      	movs	r3, #3
 8002e24:	e17a      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e26:	4b15      	ldr	r3, [pc, #84]	@ (8002e7c <HAL_RCC_OscConfig+0x508>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d0f0      	beq.n	8002e14 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d108      	bne.n	8002e4c <HAL_RCC_OscConfig+0x4d8>
 8002e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e40:	4a0d      	ldr	r2, [pc, #52]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e42:	f043 0301 	orr.w	r3, r3, #1
 8002e46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e4a:	e029      	b.n	8002ea0 <HAL_RCC_OscConfig+0x52c>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	2b05      	cmp	r3, #5
 8002e52:	d115      	bne.n	8002e80 <HAL_RCC_OscConfig+0x50c>
 8002e54:	4b08      	ldr	r3, [pc, #32]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e5a:	4a07      	ldr	r2, [pc, #28]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e5c:	f043 0304 	orr.w	r3, r3, #4
 8002e60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e64:	4b04      	ldr	r3, [pc, #16]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e6a:	4a03      	ldr	r2, [pc, #12]	@ (8002e78 <HAL_RCC_OscConfig+0x504>)
 8002e6c:	f043 0301 	orr.w	r3, r3, #1
 8002e70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e74:	e014      	b.n	8002ea0 <HAL_RCC_OscConfig+0x52c>
 8002e76:	bf00      	nop
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	40007000 	.word	0x40007000
 8002e80:	4b9c      	ldr	r3, [pc, #624]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e86:	4a9b      	ldr	r2, [pc, #620]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002e88:	f023 0301 	bic.w	r3, r3, #1
 8002e8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e90:	4b98      	ldr	r3, [pc, #608]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e96:	4a97      	ldr	r2, [pc, #604]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002e98:	f023 0304 	bic.w	r3, r3, #4
 8002e9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d016      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ea8:	f7ff f9a0 	bl	80021ec <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002eae:	e00a      	b.n	8002ec6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb0:	f7ff f99c 	bl	80021ec <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e12a      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ec6:	4b8b      	ldr	r3, [pc, #556]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ecc:	f003 0302 	and.w	r3, r3, #2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d0ed      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x53c>
 8002ed4:	e015      	b.n	8002f02 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed6:	f7ff f989 	bl	80021ec <HAL_GetTick>
 8002eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002edc:	e00a      	b.n	8002ef4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ede:	f7ff f985 	bl	80021ec <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e113      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ef4:	4b7f      	ldr	r3, [pc, #508]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d1ed      	bne.n	8002ede <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f02:	7ffb      	ldrb	r3, [r7, #31]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d105      	bne.n	8002f14 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f08:	4b7a      	ldr	r3, [pc, #488]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0c:	4a79      	ldr	r2, [pc, #484]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002f0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f12:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 80fe 	beq.w	800311a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	f040 80d0 	bne.w	80030c8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002f28:	4b72      	ldr	r3, [pc, #456]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f003 0203 	and.w	r2, r3, #3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d130      	bne.n	8002f9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	3b01      	subs	r3, #1
 8002f48:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d127      	bne.n	8002f9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f58:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d11f      	bne.n	8002f9e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002f68:	2a07      	cmp	r2, #7
 8002f6a:	bf14      	ite	ne
 8002f6c:	2201      	movne	r2, #1
 8002f6e:	2200      	moveq	r2, #0
 8002f70:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d113      	bne.n	8002f9e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f80:	085b      	lsrs	r3, r3, #1
 8002f82:	3b01      	subs	r3, #1
 8002f84:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f86:	429a      	cmp	r2, r3
 8002f88:	d109      	bne.n	8002f9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f94:	085b      	lsrs	r3, r3, #1
 8002f96:	3b01      	subs	r3, #1
 8002f98:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d06e      	beq.n	800307c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f9e:	69bb      	ldr	r3, [r7, #24]
 8002fa0:	2b0c      	cmp	r3, #12
 8002fa2:	d069      	beq.n	8003078 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002fa4:	4b53      	ldr	r3, [pc, #332]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d105      	bne.n	8002fbc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002fb0:	4b50      	ldr	r3, [pc, #320]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d001      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0ad      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002fc0:	4b4c      	ldr	r3, [pc, #304]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a4b      	ldr	r2, [pc, #300]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002fc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002fcc:	f7ff f90e 	bl	80021ec <HAL_GetTick>
 8002fd0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd4:	f7ff f90a 	bl	80021ec <HAL_GetTick>
 8002fd8:	4602      	mov	r2, r0
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d901      	bls.n	8002fe6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e09a      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fe6:	4b43      	ldr	r3, [pc, #268]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1f0      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ff2:	4b40      	ldr	r3, [pc, #256]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8002ff4:	68da      	ldr	r2, [r3, #12]
 8002ff6:	4b40      	ldr	r3, [pc, #256]	@ (80030f8 <HAL_RCC_OscConfig+0x784>)
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003002:	3a01      	subs	r2, #1
 8003004:	0112      	lsls	r2, r2, #4
 8003006:	4311      	orrs	r1, r2
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800300c:	0212      	lsls	r2, r2, #8
 800300e:	4311      	orrs	r1, r2
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003014:	0852      	lsrs	r2, r2, #1
 8003016:	3a01      	subs	r2, #1
 8003018:	0552      	lsls	r2, r2, #21
 800301a:	4311      	orrs	r1, r2
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003020:	0852      	lsrs	r2, r2, #1
 8003022:	3a01      	subs	r2, #1
 8003024:	0652      	lsls	r2, r2, #25
 8003026:	4311      	orrs	r1, r2
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800302c:	0912      	lsrs	r2, r2, #4
 800302e:	0452      	lsls	r2, r2, #17
 8003030:	430a      	orrs	r2, r1
 8003032:	4930      	ldr	r1, [pc, #192]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8003034:	4313      	orrs	r3, r2
 8003036:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003038:	4b2e      	ldr	r3, [pc, #184]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a2d      	ldr	r2, [pc, #180]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800303e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003042:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003044:	4b2b      	ldr	r3, [pc, #172]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	4a2a      	ldr	r2, [pc, #168]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800304a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800304e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003050:	f7ff f8cc 	bl	80021ec <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003058:	f7ff f8c8 	bl	80021ec <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e058      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800306a:	4b22      	ldr	r3, [pc, #136]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d0f0      	beq.n	8003058 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003076:	e050      	b.n	800311a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e04f      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800307c:	4b1d      	ldr	r3, [pc, #116]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d148      	bne.n	800311a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003088:	4b1a      	ldr	r3, [pc, #104]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a19      	ldr	r2, [pc, #100]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800308e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003092:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003094:	4b17      	ldr	r3, [pc, #92]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	4a16      	ldr	r2, [pc, #88]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 800309a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800309e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030a0:	f7ff f8a4 	bl	80021ec <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030a6:	e008      	b.n	80030ba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030a8:	f7ff f8a0 	bl	80021ec <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d901      	bls.n	80030ba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e030      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ba:	4b0e      	ldr	r3, [pc, #56]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d0f0      	beq.n	80030a8 <HAL_RCC_OscConfig+0x734>
 80030c6:	e028      	b.n	800311a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	2b0c      	cmp	r3, #12
 80030cc:	d023      	beq.n	8003116 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ce:	4b09      	ldr	r3, [pc, #36]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a08      	ldr	r2, [pc, #32]	@ (80030f4 <HAL_RCC_OscConfig+0x780>)
 80030d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030da:	f7ff f887 	bl	80021ec <HAL_GetTick>
 80030de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030e0:	e00c      	b.n	80030fc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030e2:	f7ff f883 	bl	80021ec <HAL_GetTick>
 80030e6:	4602      	mov	r2, r0
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	1ad3      	subs	r3, r2, r3
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d905      	bls.n	80030fc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80030f0:	2303      	movs	r3, #3
 80030f2:	e013      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
 80030f4:	40021000 	.word	0x40021000
 80030f8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030fc:	4b09      	ldr	r3, [pc, #36]	@ (8003124 <HAL_RCC_OscConfig+0x7b0>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1ec      	bne.n	80030e2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003108:	4b06      	ldr	r3, [pc, #24]	@ (8003124 <HAL_RCC_OscConfig+0x7b0>)
 800310a:	68da      	ldr	r2, [r3, #12]
 800310c:	4905      	ldr	r1, [pc, #20]	@ (8003124 <HAL_RCC_OscConfig+0x7b0>)
 800310e:	4b06      	ldr	r3, [pc, #24]	@ (8003128 <HAL_RCC_OscConfig+0x7b4>)
 8003110:	4013      	ands	r3, r2
 8003112:	60cb      	str	r3, [r1, #12]
 8003114:	e001      	b.n	800311a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	4618      	mov	r0, r3
 800311e:	3720      	adds	r7, #32
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40021000 	.word	0x40021000
 8003128:	feeefffc 	.word	0xfeeefffc

0800312c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e0e7      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003140:	4b75      	ldr	r3, [pc, #468]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	683a      	ldr	r2, [r7, #0]
 800314a:	429a      	cmp	r2, r3
 800314c:	d910      	bls.n	8003170 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800314e:	4b72      	ldr	r3, [pc, #456]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f023 0207 	bic.w	r2, r3, #7
 8003156:	4970      	ldr	r1, [pc, #448]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	4313      	orrs	r3, r2
 800315c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800315e:	4b6e      	ldr	r3, [pc, #440]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0307 	and.w	r3, r3, #7
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	429a      	cmp	r2, r3
 800316a:	d001      	beq.n	8003170 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e0cf      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d010      	beq.n	800319e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	4b66      	ldr	r3, [pc, #408]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003188:	429a      	cmp	r2, r3
 800318a:	d908      	bls.n	800319e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800318c:	4b63      	ldr	r3, [pc, #396]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	4960      	ldr	r1, [pc, #384]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 800319a:	4313      	orrs	r3, r2
 800319c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0301 	and.w	r3, r3, #1
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d04c      	beq.n	8003244 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	2b03      	cmp	r3, #3
 80031b0:	d107      	bne.n	80031c2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031b2:	4b5a      	ldr	r3, [pc, #360]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d121      	bne.n	8003202 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e0a6      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d107      	bne.n	80031da <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ca:	4b54      	ldr	r3, [pc, #336]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d115      	bne.n	8003202 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e09a      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d107      	bne.n	80031f2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031e2:	4b4e      	ldr	r3, [pc, #312]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0302 	and.w	r3, r3, #2
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d109      	bne.n	8003202 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e08e      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031f2:	4b4a      	ldr	r3, [pc, #296]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e086      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003202:	4b46      	ldr	r3, [pc, #280]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f023 0203 	bic.w	r2, r3, #3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	4943      	ldr	r1, [pc, #268]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003210:	4313      	orrs	r3, r2
 8003212:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003214:	f7fe ffea 	bl	80021ec <HAL_GetTick>
 8003218:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800321a:	e00a      	b.n	8003232 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800321c:	f7fe ffe6 	bl	80021ec <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800322a:	4293      	cmp	r3, r2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e06e      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003232:	4b3a      	ldr	r3, [pc, #232]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f003 020c 	and.w	r2, r3, #12
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	429a      	cmp	r2, r3
 8003242:	d1eb      	bne.n	800321c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d010      	beq.n	8003272 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	4b31      	ldr	r3, [pc, #196]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800325c:	429a      	cmp	r2, r3
 800325e:	d208      	bcs.n	8003272 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003260:	4b2e      	ldr	r3, [pc, #184]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	492b      	ldr	r1, [pc, #172]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 800326e:	4313      	orrs	r3, r2
 8003270:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003272:	4b29      	ldr	r3, [pc, #164]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	429a      	cmp	r2, r3
 800327e:	d210      	bcs.n	80032a2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003280:	4b25      	ldr	r3, [pc, #148]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f023 0207 	bic.w	r2, r3, #7
 8003288:	4923      	ldr	r1, [pc, #140]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	4313      	orrs	r3, r2
 800328e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003290:	4b21      	ldr	r3, [pc, #132]	@ (8003318 <HAL_RCC_ClockConfig+0x1ec>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	429a      	cmp	r2, r3
 800329c:	d001      	beq.n	80032a2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e036      	b.n	8003310 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d008      	beq.n	80032c0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032ae:	4b1b      	ldr	r3, [pc, #108]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	4918      	ldr	r1, [pc, #96]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032bc:	4313      	orrs	r3, r2
 80032be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0308 	and.w	r3, r3, #8
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d009      	beq.n	80032e0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032cc:	4b13      	ldr	r3, [pc, #76]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	00db      	lsls	r3, r3, #3
 80032da:	4910      	ldr	r1, [pc, #64]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032e0:	f000 f824 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80032e4:	4602      	mov	r2, r0
 80032e6:	4b0d      	ldr	r3, [pc, #52]	@ (800331c <HAL_RCC_ClockConfig+0x1f0>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	091b      	lsrs	r3, r3, #4
 80032ec:	f003 030f 	and.w	r3, r3, #15
 80032f0:	490b      	ldr	r1, [pc, #44]	@ (8003320 <HAL_RCC_ClockConfig+0x1f4>)
 80032f2:	5ccb      	ldrb	r3, [r1, r3]
 80032f4:	f003 031f 	and.w	r3, r3, #31
 80032f8:	fa22 f303 	lsr.w	r3, r2, r3
 80032fc:	4a09      	ldr	r2, [pc, #36]	@ (8003324 <HAL_RCC_ClockConfig+0x1f8>)
 80032fe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003300:	4b09      	ldr	r3, [pc, #36]	@ (8003328 <HAL_RCC_ClockConfig+0x1fc>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4618      	mov	r0, r3
 8003306:	f7fe ff21 	bl	800214c <HAL_InitTick>
 800330a:	4603      	mov	r3, r0
 800330c:	72fb      	strb	r3, [r7, #11]

  return status;
 800330e:	7afb      	ldrb	r3, [r7, #11]
}
 8003310:	4618      	mov	r0, r3
 8003312:	3710      	adds	r7, #16
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	40022000 	.word	0x40022000
 800331c:	40021000 	.word	0x40021000
 8003320:	080052dc 	.word	0x080052dc
 8003324:	20000148 	.word	0x20000148
 8003328:	2000014c 	.word	0x2000014c

0800332c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800332c:	b480      	push	{r7}
 800332e:	b089      	sub	sp, #36	@ 0x24
 8003330:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003332:	2300      	movs	r3, #0
 8003334:	61fb      	str	r3, [r7, #28]
 8003336:	2300      	movs	r3, #0
 8003338:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800333a:	4b3e      	ldr	r3, [pc, #248]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 030c 	and.w	r3, r3, #12
 8003342:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003344:	4b3b      	ldr	r3, [pc, #236]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	f003 0303 	and.w	r3, r3, #3
 800334c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d005      	beq.n	8003360 <HAL_RCC_GetSysClockFreq+0x34>
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	2b0c      	cmp	r3, #12
 8003358:	d121      	bne.n	800339e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d11e      	bne.n	800339e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003360:	4b34      	ldr	r3, [pc, #208]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0308 	and.w	r3, r3, #8
 8003368:	2b00      	cmp	r3, #0
 800336a:	d107      	bne.n	800337c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800336c:	4b31      	ldr	r3, [pc, #196]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800336e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003372:	0a1b      	lsrs	r3, r3, #8
 8003374:	f003 030f 	and.w	r3, r3, #15
 8003378:	61fb      	str	r3, [r7, #28]
 800337a:	e005      	b.n	8003388 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800337c:	4b2d      	ldr	r3, [pc, #180]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	091b      	lsrs	r3, r3, #4
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003388:	4a2b      	ldr	r2, [pc, #172]	@ (8003438 <HAL_RCC_GetSysClockFreq+0x10c>)
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003390:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10d      	bne.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800339c:	e00a      	b.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	2b04      	cmp	r3, #4
 80033a2:	d102      	bne.n	80033aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80033a4:	4b25      	ldr	r3, [pc, #148]	@ (800343c <HAL_RCC_GetSysClockFreq+0x110>)
 80033a6:	61bb      	str	r3, [r7, #24]
 80033a8:	e004      	b.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d101      	bne.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033b0:	4b23      	ldr	r3, [pc, #140]	@ (8003440 <HAL_RCC_GetSysClockFreq+0x114>)
 80033b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	2b0c      	cmp	r3, #12
 80033b8:	d134      	bne.n	8003424 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	f003 0303 	and.w	r3, r3, #3
 80033c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d003      	beq.n	80033d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	2b03      	cmp	r3, #3
 80033ce:	d003      	beq.n	80033d8 <HAL_RCC_GetSysClockFreq+0xac>
 80033d0:	e005      	b.n	80033de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80033d2:	4b1a      	ldr	r3, [pc, #104]	@ (800343c <HAL_RCC_GetSysClockFreq+0x110>)
 80033d4:	617b      	str	r3, [r7, #20]
      break;
 80033d6:	e005      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80033d8:	4b19      	ldr	r3, [pc, #100]	@ (8003440 <HAL_RCC_GetSysClockFreq+0x114>)
 80033da:	617b      	str	r3, [r7, #20]
      break;
 80033dc:	e002      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	617b      	str	r3, [r7, #20]
      break;
 80033e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033e4:	4b13      	ldr	r3, [pc, #76]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	091b      	lsrs	r3, r3, #4
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	3301      	adds	r3, #1
 80033f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033f2:	4b10      	ldr	r3, [pc, #64]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	0a1b      	lsrs	r3, r3, #8
 80033f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	fb03 f202 	mul.w	r2, r3, r2
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	fbb2 f3f3 	udiv	r3, r2, r3
 8003408:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800340a:	4b0a      	ldr	r3, [pc, #40]	@ (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	0e5b      	lsrs	r3, r3, #25
 8003410:	f003 0303 	and.w	r3, r3, #3
 8003414:	3301      	adds	r3, #1
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003422:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003424:	69bb      	ldr	r3, [r7, #24]
}
 8003426:	4618      	mov	r0, r3
 8003428:	3724      	adds	r7, #36	@ 0x24
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	40021000 	.word	0x40021000
 8003438:	080052ec 	.word	0x080052ec
 800343c:	00f42400 	.word	0x00f42400
 8003440:	007a1200 	.word	0x007a1200

08003444 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800344c:	2300      	movs	r3, #0
 800344e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003450:	4b2a      	ldr	r3, [pc, #168]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003454:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d003      	beq.n	8003464 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800345c:	f7ff fa26 	bl	80028ac <HAL_PWREx_GetVoltageRange>
 8003460:	6178      	str	r0, [r7, #20]
 8003462:	e014      	b.n	800348e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003464:	4b25      	ldr	r3, [pc, #148]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003468:	4a24      	ldr	r2, [pc, #144]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800346a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800346e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003470:	4b22      	ldr	r3, [pc, #136]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003474:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003478:	60fb      	str	r3, [r7, #12]
 800347a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800347c:	f7ff fa16 	bl	80028ac <HAL_PWREx_GetVoltageRange>
 8003480:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003482:	4b1e      	ldr	r3, [pc, #120]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003486:	4a1d      	ldr	r2, [pc, #116]	@ (80034fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003488:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800348c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003494:	d10b      	bne.n	80034ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2b80      	cmp	r3, #128	@ 0x80
 800349a:	d919      	bls.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2ba0      	cmp	r3, #160	@ 0xa0
 80034a0:	d902      	bls.n	80034a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034a2:	2302      	movs	r3, #2
 80034a4:	613b      	str	r3, [r7, #16]
 80034a6:	e013      	b.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034a8:	2301      	movs	r3, #1
 80034aa:	613b      	str	r3, [r7, #16]
 80034ac:	e010      	b.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b80      	cmp	r3, #128	@ 0x80
 80034b2:	d902      	bls.n	80034ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80034b4:	2303      	movs	r3, #3
 80034b6:	613b      	str	r3, [r7, #16]
 80034b8:	e00a      	b.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b80      	cmp	r3, #128	@ 0x80
 80034be:	d102      	bne.n	80034c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034c0:	2302      	movs	r3, #2
 80034c2:	613b      	str	r3, [r7, #16]
 80034c4:	e004      	b.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b70      	cmp	r3, #112	@ 0x70
 80034ca:	d101      	bne.n	80034d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034cc:	2301      	movs	r3, #1
 80034ce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003500 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f023 0207 	bic.w	r2, r3, #7
 80034d8:	4909      	ldr	r1, [pc, #36]	@ (8003500 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80034e0:	4b07      	ldr	r3, [pc, #28]	@ (8003500 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d001      	beq.n	80034f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e000      	b.n	80034f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3718      	adds	r7, #24
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	40021000 	.word	0x40021000
 8003500:	40022000 	.word	0x40022000

08003504 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e095      	b.n	8003642 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800351a:	2b00      	cmp	r3, #0
 800351c:	d108      	bne.n	8003530 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003526:	d009      	beq.n	800353c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	61da      	str	r2, [r3, #28]
 800352e:	e005      	b.n	800353c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2b00      	cmp	r3, #0
 800354c:	d106      	bne.n	800355c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7fe fbb4 	bl	8001cc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2202      	movs	r2, #2
 8003560:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003572:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800357c:	d902      	bls.n	8003584 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800357e:	2300      	movs	r3, #0
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	e002      	b.n	800358a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003584:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003588:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003592:	d007      	beq.n	80035a4 <HAL_SPI_Init+0xa0>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800359c:	d002      	beq.n	80035a4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80035b4:	431a      	orrs	r2, r3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	431a      	orrs	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035d2:	431a      	orrs	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	69db      	ldr	r3, [r3, #28]
 80035d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80035dc:	431a      	orrs	r2, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035e6:	ea42 0103 	orr.w	r1, r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ee:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	699b      	ldr	r3, [r3, #24]
 80035fe:	0c1b      	lsrs	r3, r3, #16
 8003600:	f003 0204 	and.w	r2, r3, #4
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003608:	f003 0310 	and.w	r3, r3, #16
 800360c:	431a      	orrs	r2, r3
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	431a      	orrs	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003620:	ea42 0103 	orr.w	r1, r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b088      	sub	sp, #32
 800364e:	af00      	add	r7, sp, #0
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	603b      	str	r3, [r7, #0]
 8003656:	4613      	mov	r3, r2
 8003658:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003664:	2b01      	cmp	r3, #1
 8003666:	d101      	bne.n	800366c <HAL_SPI_Transmit+0x22>
 8003668:	2302      	movs	r3, #2
 800366a:	e15f      	b.n	800392c <HAL_SPI_Transmit+0x2e2>
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003674:	f7fe fdba 	bl	80021ec <HAL_GetTick>
 8003678:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800367a:	88fb      	ldrh	r3, [r7, #6]
 800367c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b01      	cmp	r3, #1
 8003688:	d002      	beq.n	8003690 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800368a:	2302      	movs	r3, #2
 800368c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800368e:	e148      	b.n	8003922 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d002      	beq.n	800369c <HAL_SPI_Transmit+0x52>
 8003696:	88fb      	ldrh	r3, [r7, #6]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d102      	bne.n	80036a2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80036a0:	e13f      	b.n	8003922 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2203      	movs	r2, #3
 80036a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2200      	movs	r2, #0
 80036ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	88fa      	ldrh	r2, [r7, #6]
 80036ba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	88fa      	ldrh	r2, [r7, #6]
 80036c0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036ec:	d10f      	bne.n	800370e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800370c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003718:	2b40      	cmp	r3, #64	@ 0x40
 800371a:	d007      	beq.n	800372c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800372a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003734:	d94f      	bls.n	80037d6 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d002      	beq.n	8003744 <HAL_SPI_Transmit+0xfa>
 800373e:	8afb      	ldrh	r3, [r7, #22]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d142      	bne.n	80037ca <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003748:	881a      	ldrh	r2, [r3, #0]
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003754:	1c9a      	adds	r2, r3, #2
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800375e:	b29b      	uxth	r3, r3
 8003760:	3b01      	subs	r3, #1
 8003762:	b29a      	uxth	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003768:	e02f      	b.n	80037ca <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b02      	cmp	r3, #2
 8003776:	d112      	bne.n	800379e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377c:	881a      	ldrh	r2, [r3, #0]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003788:	1c9a      	adds	r2, r3, #2
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003792:	b29b      	uxth	r3, r3
 8003794:	3b01      	subs	r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800379c:	e015      	b.n	80037ca <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800379e:	f7fe fd25 	bl	80021ec <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d803      	bhi.n	80037b6 <HAL_SPI_Transmit+0x16c>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b4:	d102      	bne.n	80037bc <HAL_SPI_Transmit+0x172>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d106      	bne.n	80037ca <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80037c8:	e0ab      	b.n	8003922 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1ca      	bne.n	800376a <HAL_SPI_Transmit+0x120>
 80037d4:	e080      	b.n	80038d8 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d002      	beq.n	80037e4 <HAL_SPI_Transmit+0x19a>
 80037de:	8afb      	ldrh	r3, [r7, #22]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d174      	bne.n	80038ce <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d912      	bls.n	8003814 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f2:	881a      	ldrh	r2, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037fe:	1c9a      	adds	r2, r3, #2
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003808:	b29b      	uxth	r3, r3
 800380a:	3b02      	subs	r3, #2
 800380c:	b29a      	uxth	r2, r3
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003812:	e05c      	b.n	80038ce <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	330c      	adds	r3, #12
 800381e:	7812      	ldrb	r2, [r2, #0]
 8003820:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003826:	1c5a      	adds	r2, r3, #1
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003830:	b29b      	uxth	r3, r3
 8003832:	3b01      	subs	r3, #1
 8003834:	b29a      	uxth	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800383a:	e048      	b.n	80038ce <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b02      	cmp	r3, #2
 8003848:	d12b      	bne.n	80038a2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800384e:	b29b      	uxth	r3, r3
 8003850:	2b01      	cmp	r3, #1
 8003852:	d912      	bls.n	800387a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003858:	881a      	ldrh	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003864:	1c9a      	adds	r2, r3, #2
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800386e:	b29b      	uxth	r3, r3
 8003870:	3b02      	subs	r3, #2
 8003872:	b29a      	uxth	r2, r3
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003878:	e029      	b.n	80038ce <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	330c      	adds	r3, #12
 8003884:	7812      	ldrb	r2, [r2, #0]
 8003886:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800388c:	1c5a      	adds	r2, r3, #1
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003896:	b29b      	uxth	r3, r3
 8003898:	3b01      	subs	r3, #1
 800389a:	b29a      	uxth	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038a0:	e015      	b.n	80038ce <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80038a2:	f7fe fca3 	bl	80021ec <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	683a      	ldr	r2, [r7, #0]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d803      	bhi.n	80038ba <HAL_SPI_Transmit+0x270>
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b8:	d102      	bne.n	80038c0 <HAL_SPI_Transmit+0x276>
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d106      	bne.n	80038ce <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80038cc:	e029      	b.n	8003922 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1b1      	bne.n	800383c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	6839      	ldr	r1, [r7, #0]
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f000 fb69 	bl	8003fb4 <SPI_EndRxTxTransaction>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d002      	beq.n	80038ee <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2220      	movs	r2, #32
 80038ec:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10a      	bne.n	800390c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038f6:	2300      	movs	r3, #0
 80038f8:	613b      	str	r3, [r7, #16]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	613b      	str	r3, [r7, #16]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	613b      	str	r3, [r7, #16]
 800390a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003910:	2b00      	cmp	r3, #0
 8003912:	d002      	beq.n	800391a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	77fb      	strb	r3, [r7, #31]
 8003918:	e003      	b.n	8003922 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2201      	movs	r2, #1
 800391e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800392a:	7ffb      	ldrb	r3, [r7, #31]
}
 800392c:	4618      	mov	r0, r3
 800392e:	3720      	adds	r7, #32
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b08a      	sub	sp, #40	@ 0x28
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
 8003940:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003942:	2301      	movs	r3, #1
 8003944:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003946:	2300      	movs	r3, #0
 8003948:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003952:	2b01      	cmp	r3, #1
 8003954:	d101      	bne.n	800395a <HAL_SPI_TransmitReceive+0x26>
 8003956:	2302      	movs	r3, #2
 8003958:	e20a      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x43c>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003962:	f7fe fc43 	bl	80021ec <HAL_GetTick>
 8003966:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800396e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003976:	887b      	ldrh	r3, [r7, #2]
 8003978:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800397a:	887b      	ldrh	r3, [r7, #2]
 800397c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800397e:	7efb      	ldrb	r3, [r7, #27]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d00e      	beq.n	80039a2 <HAL_SPI_TransmitReceive+0x6e>
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800398a:	d106      	bne.n	800399a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d102      	bne.n	800399a <HAL_SPI_TransmitReceive+0x66>
 8003994:	7efb      	ldrb	r3, [r7, #27]
 8003996:	2b04      	cmp	r3, #4
 8003998:	d003      	beq.n	80039a2 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800399a:	2302      	movs	r3, #2
 800399c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80039a0:	e1e0      	b.n	8003d64 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_SPI_TransmitReceive+0x80>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d002      	beq.n	80039b4 <HAL_SPI_TransmitReceive+0x80>
 80039ae:	887b      	ldrh	r3, [r7, #2]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d103      	bne.n	80039bc <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80039ba:	e1d3      	b.n	8003d64 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	2b04      	cmp	r3, #4
 80039c6:	d003      	beq.n	80039d0 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2205      	movs	r2, #5
 80039cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	687a      	ldr	r2, [r7, #4]
 80039da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	887a      	ldrh	r2, [r7, #2]
 80039e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	887a      	ldrh	r2, [r7, #2]
 80039e8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	68ba      	ldr	r2, [r7, #8]
 80039f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	887a      	ldrh	r2, [r7, #2]
 80039f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	887a      	ldrh	r2, [r7, #2]
 80039fc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a12:	d802      	bhi.n	8003a1a <HAL_SPI_TransmitReceive+0xe6>
 8003a14:	8a3b      	ldrh	r3, [r7, #16]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d908      	bls.n	8003a2c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	685a      	ldr	r2, [r3, #4]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a28:	605a      	str	r2, [r3, #4]
 8003a2a:	e007      	b.n	8003a3c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	685a      	ldr	r2, [r3, #4]
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003a3a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a46:	2b40      	cmp	r3, #64	@ 0x40
 8003a48:	d007      	beq.n	8003a5a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a62:	f240 8081 	bls.w	8003b68 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d002      	beq.n	8003a74 <HAL_SPI_TransmitReceive+0x140>
 8003a6e:	8a7b      	ldrh	r3, [r7, #18]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d16d      	bne.n	8003b50 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a78:	881a      	ldrh	r2, [r3, #0]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a84:	1c9a      	adds	r2, r3, #2
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	3b01      	subs	r3, #1
 8003a92:	b29a      	uxth	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a98:	e05a      	b.n	8003b50 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d11b      	bne.n	8003ae0 <HAL_SPI_TransmitReceive+0x1ac>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d016      	beq.n	8003ae0 <HAL_SPI_TransmitReceive+0x1ac>
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d113      	bne.n	8003ae0 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003abc:	881a      	ldrh	r2, [r3, #0]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ac8:	1c9a      	adds	r2, r3, #2
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d11c      	bne.n	8003b28 <HAL_SPI_TransmitReceive+0x1f4>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d016      	beq.n	8003b28 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68da      	ldr	r2, [r3, #12]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b04:	b292      	uxth	r2, r2
 8003b06:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0c:	1c9a      	adds	r2, r3, #2
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b18:	b29b      	uxth	r3, r3
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	b29a      	uxth	r2, r3
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b24:	2301      	movs	r3, #1
 8003b26:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003b28:	f7fe fb60 	bl	80021ec <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d80b      	bhi.n	8003b50 <HAL_SPI_TransmitReceive+0x21c>
 8003b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b3e:	d007      	beq.n	8003b50 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003b4e:	e109      	b.n	8003d64 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d19f      	bne.n	8003a9a <HAL_SPI_TransmitReceive+0x166>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d199      	bne.n	8003a9a <HAL_SPI_TransmitReceive+0x166>
 8003b66:	e0e3      	b.n	8003d30 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d003      	beq.n	8003b78 <HAL_SPI_TransmitReceive+0x244>
 8003b70:	8a7b      	ldrh	r3, [r7, #18]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	f040 80cf 	bne.w	8003d16 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d912      	bls.n	8003ba8 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b86:	881a      	ldrh	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b92:	1c9a      	adds	r2, r3, #2
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	3b02      	subs	r3, #2
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ba6:	e0b6      	b.n	8003d16 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	330c      	adds	r3, #12
 8003bb2:	7812      	ldrb	r2, [r2, #0]
 8003bb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bba:	1c5a      	adds	r2, r3, #1
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bce:	e0a2      	b.n	8003d16 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d134      	bne.n	8003c48 <HAL_SPI_TransmitReceive+0x314>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d02f      	beq.n	8003c48 <HAL_SPI_TransmitReceive+0x314>
 8003be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d12c      	bne.n	8003c48 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d912      	bls.n	8003c1e <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bfc:	881a      	ldrh	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c08:	1c9a      	adds	r2, r3, #2
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	3b02      	subs	r3, #2
 8003c16:	b29a      	uxth	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c1c:	e012      	b.n	8003c44 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	330c      	adds	r3, #12
 8003c28:	7812      	ldrb	r2, [r2, #0]
 8003c2a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c30:	1c5a      	adds	r2, r3, #1
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d148      	bne.n	8003ce8 <HAL_SPI_TransmitReceive+0x3b4>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d042      	beq.n	8003ce8 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c68:	b29b      	uxth	r3, r3
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d923      	bls.n	8003cb6 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68da      	ldr	r2, [r3, #12]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c78:	b292      	uxth	r2, r2
 8003c7a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c80:	1c9a      	adds	r2, r3, #2
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	3b02      	subs	r3, #2
 8003c90:	b29a      	uxth	r2, r3
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d81f      	bhi.n	8003ce4 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	685a      	ldr	r2, [r3, #4]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003cb2:	605a      	str	r2, [r3, #4]
 8003cb4:	e016      	b.n	8003ce4 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f103 020c 	add.w	r2, r3, #12
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc2:	7812      	ldrb	r2, [r2, #0]
 8003cc4:	b2d2      	uxtb	r2, r2
 8003cc6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ccc:	1c5a      	adds	r2, r3, #1
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	b29a      	uxth	r2, r3
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ce8:	f7fe fa80 	bl	80021ec <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d803      	bhi.n	8003d00 <HAL_SPI_TransmitReceive+0x3cc>
 8003cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cfe:	d102      	bne.n	8003d06 <HAL_SPI_TransmitReceive+0x3d2>
 8003d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d107      	bne.n	8003d16 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2201      	movs	r2, #1
 8003d10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003d14:	e026      	b.n	8003d64 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f47f af57 	bne.w	8003bd0 <HAL_SPI_TransmitReceive+0x29c>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f47f af50 	bne.w	8003bd0 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d30:	69fa      	ldr	r2, [r7, #28]
 8003d32:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f93d 	bl	8003fb4 <SPI_EndRxTxTransaction>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d005      	beq.n	8003d4c <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2220      	movs	r2, #32
 8003d4a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d003      	beq.n	8003d5c <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d5a:	e003      	b.n	8003d64 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2201      	movs	r2, #1
 8003d60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003d6c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3728      	adds	r7, #40	@ 0x28
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b088      	sub	sp, #32
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	603b      	str	r3, [r7, #0]
 8003d84:	4613      	mov	r3, r2
 8003d86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d88:	f7fe fa30 	bl	80021ec <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d90:	1a9b      	subs	r3, r3, r2
 8003d92:	683a      	ldr	r2, [r7, #0]
 8003d94:	4413      	add	r3, r2
 8003d96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d98:	f7fe fa28 	bl	80021ec <HAL_GetTick>
 8003d9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d9e:	4b39      	ldr	r3, [pc, #228]	@ (8003e84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	015b      	lsls	r3, r3, #5
 8003da4:	0d1b      	lsrs	r3, r3, #20
 8003da6:	69fa      	ldr	r2, [r7, #28]
 8003da8:	fb02 f303 	mul.w	r3, r2, r3
 8003dac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003dae:	e054      	b.n	8003e5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db6:	d050      	beq.n	8003e5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003db8:	f7fe fa18 	bl	80021ec <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	69bb      	ldr	r3, [r7, #24]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	69fa      	ldr	r2, [r7, #28]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d902      	bls.n	8003dce <SPI_WaitFlagStateUntilTimeout+0x56>
 8003dc8:	69fb      	ldr	r3, [r7, #28]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d13d      	bne.n	8003e4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ddc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003de6:	d111      	bne.n	8003e0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003df0:	d004      	beq.n	8003dfc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dfa:	d107      	bne.n	8003e0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e14:	d10f      	bne.n	8003e36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e24:	601a      	str	r2, [r3, #0]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	681a      	ldr	r2, [r3, #0]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e017      	b.n	8003e7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d101      	bne.n	8003e54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e50:	2300      	movs	r3, #0
 8003e52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	3b01      	subs	r3, #1
 8003e58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	4013      	ands	r3, r2
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	bf0c      	ite	eq
 8003e6a:	2301      	moveq	r3, #1
 8003e6c:	2300      	movne	r3, #0
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	461a      	mov	r2, r3
 8003e72:	79fb      	ldrb	r3, [r7, #7]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d19b      	bne.n	8003db0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3720      	adds	r7, #32
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	20000148 	.word	0x20000148

08003e88 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b08a      	sub	sp, #40	@ 0x28
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
 8003e94:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e96:	2300      	movs	r3, #0
 8003e98:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003e9a:	f7fe f9a7 	bl	80021ec <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea2:	1a9b      	subs	r3, r3, r2
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003eaa:	f7fe f99f 	bl	80021ec <HAL_GetTick>
 8003eae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	330c      	adds	r3, #12
 8003eb6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003eb8:	4b3d      	ldr	r3, [pc, #244]	@ (8003fb0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	4413      	add	r3, r2
 8003ec2:	00da      	lsls	r2, r3, #3
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	0d1b      	lsrs	r3, r3, #20
 8003ec8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eca:	fb02 f303 	mul.w	r3, r2, r3
 8003ece:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003ed0:	e060      	b.n	8003f94 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ed8:	d107      	bne.n	8003eea <SPI_WaitFifoStateUntilTimeout+0x62>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d104      	bne.n	8003eea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003ee8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef0:	d050      	beq.n	8003f94 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ef2:	f7fe f97b 	bl	80021ec <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	6a3b      	ldr	r3, [r7, #32]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d902      	bls.n	8003f08 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d13d      	bne.n	8003f84 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	685a      	ldr	r2, [r3, #4]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f16:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f20:	d111      	bne.n	8003f46 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f2a:	d004      	beq.n	8003f36 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f34:	d107      	bne.n	8003f46 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f44:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f4e:	d10f      	bne.n	8003f70 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f5e:	601a      	str	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f6e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f80:	2303      	movs	r3, #3
 8003f82:	e010      	b.n	8003fa6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	3b01      	subs	r3, #1
 8003f92:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689a      	ldr	r2, [r3, #8]
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	687a      	ldr	r2, [r7, #4]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d196      	bne.n	8003ed2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3728      	adds	r7, #40	@ 0x28
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	20000148 	.word	0x20000148

08003fb4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af02      	add	r7, sp, #8
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	9300      	str	r3, [sp, #0]
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f7ff ff5b 	bl	8003e88 <SPI_WaitFifoStateUntilTimeout>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d007      	beq.n	8003fe8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fdc:	f043 0220 	orr.w	r2, r3, #32
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e027      	b.n	8004038 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	2180      	movs	r1, #128	@ 0x80
 8003ff2:	68f8      	ldr	r0, [r7, #12]
 8003ff4:	f7ff fec0 	bl	8003d78 <SPI_WaitFlagStateUntilTimeout>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d007      	beq.n	800400e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004002:	f043 0220 	orr.w	r2, r3, #32
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e014      	b.n	8004038 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	2200      	movs	r2, #0
 8004016:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800401a:	68f8      	ldr	r0, [r7, #12]
 800401c:	f7ff ff34 	bl	8003e88 <SPI_WaitFifoStateUntilTimeout>
 8004020:	4603      	mov	r3, r0
 8004022:	2b00      	cmp	r3, #0
 8004024:	d007      	beq.n	8004036 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800402a:	f043 0220 	orr.w	r2, r3, #32
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e000      	b.n	8004038 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3710      	adds	r7, #16
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <malloc>:
 8004040:	4b02      	ldr	r3, [pc, #8]	@ (800404c <malloc+0xc>)
 8004042:	4601      	mov	r1, r0
 8004044:	6818      	ldr	r0, [r3, #0]
 8004046:	f000 b82d 	b.w	80040a4 <_malloc_r>
 800404a:	bf00      	nop
 800404c:	20000160 	.word	0x20000160

08004050 <free>:
 8004050:	4b02      	ldr	r3, [pc, #8]	@ (800405c <free+0xc>)
 8004052:	4601      	mov	r1, r0
 8004054:	6818      	ldr	r0, [r3, #0]
 8004056:	f000 ba83 	b.w	8004560 <_free_r>
 800405a:	bf00      	nop
 800405c:	20000160 	.word	0x20000160

08004060 <sbrk_aligned>:
 8004060:	b570      	push	{r4, r5, r6, lr}
 8004062:	4e0f      	ldr	r6, [pc, #60]	@ (80040a0 <sbrk_aligned+0x40>)
 8004064:	460c      	mov	r4, r1
 8004066:	6831      	ldr	r1, [r6, #0]
 8004068:	4605      	mov	r5, r0
 800406a:	b911      	cbnz	r1, 8004072 <sbrk_aligned+0x12>
 800406c:	f000 fa1a 	bl	80044a4 <_sbrk_r>
 8004070:	6030      	str	r0, [r6, #0]
 8004072:	4621      	mov	r1, r4
 8004074:	4628      	mov	r0, r5
 8004076:	f000 fa15 	bl	80044a4 <_sbrk_r>
 800407a:	1c43      	adds	r3, r0, #1
 800407c:	d103      	bne.n	8004086 <sbrk_aligned+0x26>
 800407e:	f04f 34ff 	mov.w	r4, #4294967295
 8004082:	4620      	mov	r0, r4
 8004084:	bd70      	pop	{r4, r5, r6, pc}
 8004086:	1cc4      	adds	r4, r0, #3
 8004088:	f024 0403 	bic.w	r4, r4, #3
 800408c:	42a0      	cmp	r0, r4
 800408e:	d0f8      	beq.n	8004082 <sbrk_aligned+0x22>
 8004090:	1a21      	subs	r1, r4, r0
 8004092:	4628      	mov	r0, r5
 8004094:	f000 fa06 	bl	80044a4 <_sbrk_r>
 8004098:	3001      	adds	r0, #1
 800409a:	d1f2      	bne.n	8004082 <sbrk_aligned+0x22>
 800409c:	e7ef      	b.n	800407e <sbrk_aligned+0x1e>
 800409e:	bf00      	nop
 80040a0:	20000370 	.word	0x20000370

080040a4 <_malloc_r>:
 80040a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040a8:	1ccd      	adds	r5, r1, #3
 80040aa:	f025 0503 	bic.w	r5, r5, #3
 80040ae:	3508      	adds	r5, #8
 80040b0:	2d0c      	cmp	r5, #12
 80040b2:	bf38      	it	cc
 80040b4:	250c      	movcc	r5, #12
 80040b6:	2d00      	cmp	r5, #0
 80040b8:	4606      	mov	r6, r0
 80040ba:	db01      	blt.n	80040c0 <_malloc_r+0x1c>
 80040bc:	42a9      	cmp	r1, r5
 80040be:	d904      	bls.n	80040ca <_malloc_r+0x26>
 80040c0:	230c      	movs	r3, #12
 80040c2:	6033      	str	r3, [r6, #0]
 80040c4:	2000      	movs	r0, #0
 80040c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80041a0 <_malloc_r+0xfc>
 80040ce:	f000 f869 	bl	80041a4 <__malloc_lock>
 80040d2:	f8d8 3000 	ldr.w	r3, [r8]
 80040d6:	461c      	mov	r4, r3
 80040d8:	bb44      	cbnz	r4, 800412c <_malloc_r+0x88>
 80040da:	4629      	mov	r1, r5
 80040dc:	4630      	mov	r0, r6
 80040de:	f7ff ffbf 	bl	8004060 <sbrk_aligned>
 80040e2:	1c43      	adds	r3, r0, #1
 80040e4:	4604      	mov	r4, r0
 80040e6:	d158      	bne.n	800419a <_malloc_r+0xf6>
 80040e8:	f8d8 4000 	ldr.w	r4, [r8]
 80040ec:	4627      	mov	r7, r4
 80040ee:	2f00      	cmp	r7, #0
 80040f0:	d143      	bne.n	800417a <_malloc_r+0xd6>
 80040f2:	2c00      	cmp	r4, #0
 80040f4:	d04b      	beq.n	800418e <_malloc_r+0xea>
 80040f6:	6823      	ldr	r3, [r4, #0]
 80040f8:	4639      	mov	r1, r7
 80040fa:	4630      	mov	r0, r6
 80040fc:	eb04 0903 	add.w	r9, r4, r3
 8004100:	f000 f9d0 	bl	80044a4 <_sbrk_r>
 8004104:	4581      	cmp	r9, r0
 8004106:	d142      	bne.n	800418e <_malloc_r+0xea>
 8004108:	6821      	ldr	r1, [r4, #0]
 800410a:	1a6d      	subs	r5, r5, r1
 800410c:	4629      	mov	r1, r5
 800410e:	4630      	mov	r0, r6
 8004110:	f7ff ffa6 	bl	8004060 <sbrk_aligned>
 8004114:	3001      	adds	r0, #1
 8004116:	d03a      	beq.n	800418e <_malloc_r+0xea>
 8004118:	6823      	ldr	r3, [r4, #0]
 800411a:	442b      	add	r3, r5
 800411c:	6023      	str	r3, [r4, #0]
 800411e:	f8d8 3000 	ldr.w	r3, [r8]
 8004122:	685a      	ldr	r2, [r3, #4]
 8004124:	bb62      	cbnz	r2, 8004180 <_malloc_r+0xdc>
 8004126:	f8c8 7000 	str.w	r7, [r8]
 800412a:	e00f      	b.n	800414c <_malloc_r+0xa8>
 800412c:	6822      	ldr	r2, [r4, #0]
 800412e:	1b52      	subs	r2, r2, r5
 8004130:	d420      	bmi.n	8004174 <_malloc_r+0xd0>
 8004132:	2a0b      	cmp	r2, #11
 8004134:	d917      	bls.n	8004166 <_malloc_r+0xc2>
 8004136:	1961      	adds	r1, r4, r5
 8004138:	42a3      	cmp	r3, r4
 800413a:	6025      	str	r5, [r4, #0]
 800413c:	bf18      	it	ne
 800413e:	6059      	strne	r1, [r3, #4]
 8004140:	6863      	ldr	r3, [r4, #4]
 8004142:	bf08      	it	eq
 8004144:	f8c8 1000 	streq.w	r1, [r8]
 8004148:	5162      	str	r2, [r4, r5]
 800414a:	604b      	str	r3, [r1, #4]
 800414c:	4630      	mov	r0, r6
 800414e:	f000 f82f 	bl	80041b0 <__malloc_unlock>
 8004152:	f104 000b 	add.w	r0, r4, #11
 8004156:	1d23      	adds	r3, r4, #4
 8004158:	f020 0007 	bic.w	r0, r0, #7
 800415c:	1ac2      	subs	r2, r0, r3
 800415e:	bf1c      	itt	ne
 8004160:	1a1b      	subne	r3, r3, r0
 8004162:	50a3      	strne	r3, [r4, r2]
 8004164:	e7af      	b.n	80040c6 <_malloc_r+0x22>
 8004166:	6862      	ldr	r2, [r4, #4]
 8004168:	42a3      	cmp	r3, r4
 800416a:	bf0c      	ite	eq
 800416c:	f8c8 2000 	streq.w	r2, [r8]
 8004170:	605a      	strne	r2, [r3, #4]
 8004172:	e7eb      	b.n	800414c <_malloc_r+0xa8>
 8004174:	4623      	mov	r3, r4
 8004176:	6864      	ldr	r4, [r4, #4]
 8004178:	e7ae      	b.n	80040d8 <_malloc_r+0x34>
 800417a:	463c      	mov	r4, r7
 800417c:	687f      	ldr	r7, [r7, #4]
 800417e:	e7b6      	b.n	80040ee <_malloc_r+0x4a>
 8004180:	461a      	mov	r2, r3
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	42a3      	cmp	r3, r4
 8004186:	d1fb      	bne.n	8004180 <_malloc_r+0xdc>
 8004188:	2300      	movs	r3, #0
 800418a:	6053      	str	r3, [r2, #4]
 800418c:	e7de      	b.n	800414c <_malloc_r+0xa8>
 800418e:	230c      	movs	r3, #12
 8004190:	6033      	str	r3, [r6, #0]
 8004192:	4630      	mov	r0, r6
 8004194:	f000 f80c 	bl	80041b0 <__malloc_unlock>
 8004198:	e794      	b.n	80040c4 <_malloc_r+0x20>
 800419a:	6005      	str	r5, [r0, #0]
 800419c:	e7d6      	b.n	800414c <_malloc_r+0xa8>
 800419e:	bf00      	nop
 80041a0:	20000374 	.word	0x20000374

080041a4 <__malloc_lock>:
 80041a4:	4801      	ldr	r0, [pc, #4]	@ (80041ac <__malloc_lock+0x8>)
 80041a6:	f000 b9ca 	b.w	800453e <__retarget_lock_acquire_recursive>
 80041aa:	bf00      	nop
 80041ac:	200004b8 	.word	0x200004b8

080041b0 <__malloc_unlock>:
 80041b0:	4801      	ldr	r0, [pc, #4]	@ (80041b8 <__malloc_unlock+0x8>)
 80041b2:	f000 b9c5 	b.w	8004540 <__retarget_lock_release_recursive>
 80041b6:	bf00      	nop
 80041b8:	200004b8 	.word	0x200004b8

080041bc <std>:
 80041bc:	2300      	movs	r3, #0
 80041be:	b510      	push	{r4, lr}
 80041c0:	4604      	mov	r4, r0
 80041c2:	e9c0 3300 	strd	r3, r3, [r0]
 80041c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80041ca:	6083      	str	r3, [r0, #8]
 80041cc:	8181      	strh	r1, [r0, #12]
 80041ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80041d0:	81c2      	strh	r2, [r0, #14]
 80041d2:	6183      	str	r3, [r0, #24]
 80041d4:	4619      	mov	r1, r3
 80041d6:	2208      	movs	r2, #8
 80041d8:	305c      	adds	r0, #92	@ 0x5c
 80041da:	f000 f926 	bl	800442a <memset>
 80041de:	4b0d      	ldr	r3, [pc, #52]	@ (8004214 <std+0x58>)
 80041e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80041e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004218 <std+0x5c>)
 80041e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80041e6:	4b0d      	ldr	r3, [pc, #52]	@ (800421c <std+0x60>)
 80041e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80041ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004220 <std+0x64>)
 80041ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80041ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004224 <std+0x68>)
 80041f0:	6224      	str	r4, [r4, #32]
 80041f2:	429c      	cmp	r4, r3
 80041f4:	d006      	beq.n	8004204 <std+0x48>
 80041f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80041fa:	4294      	cmp	r4, r2
 80041fc:	d002      	beq.n	8004204 <std+0x48>
 80041fe:	33d0      	adds	r3, #208	@ 0xd0
 8004200:	429c      	cmp	r4, r3
 8004202:	d105      	bne.n	8004210 <std+0x54>
 8004204:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800420c:	f000 b996 	b.w	800453c <__retarget_lock_init_recursive>
 8004210:	bd10      	pop	{r4, pc}
 8004212:	bf00      	nop
 8004214:	080043a5 	.word	0x080043a5
 8004218:	080043c7 	.word	0x080043c7
 800421c:	080043ff 	.word	0x080043ff
 8004220:	08004423 	.word	0x08004423
 8004224:	20000378 	.word	0x20000378

08004228 <stdio_exit_handler>:
 8004228:	4a02      	ldr	r2, [pc, #8]	@ (8004234 <stdio_exit_handler+0xc>)
 800422a:	4903      	ldr	r1, [pc, #12]	@ (8004238 <stdio_exit_handler+0x10>)
 800422c:	4803      	ldr	r0, [pc, #12]	@ (800423c <stdio_exit_handler+0x14>)
 800422e:	f000 b869 	b.w	8004304 <_fwalk_sglue>
 8004232:	bf00      	nop
 8004234:	20000154 	.word	0x20000154
 8004238:	08004f4d 	.word	0x08004f4d
 800423c:	20000164 	.word	0x20000164

08004240 <cleanup_stdio>:
 8004240:	6841      	ldr	r1, [r0, #4]
 8004242:	4b0c      	ldr	r3, [pc, #48]	@ (8004274 <cleanup_stdio+0x34>)
 8004244:	4299      	cmp	r1, r3
 8004246:	b510      	push	{r4, lr}
 8004248:	4604      	mov	r4, r0
 800424a:	d001      	beq.n	8004250 <cleanup_stdio+0x10>
 800424c:	f000 fe7e 	bl	8004f4c <_fflush_r>
 8004250:	68a1      	ldr	r1, [r4, #8]
 8004252:	4b09      	ldr	r3, [pc, #36]	@ (8004278 <cleanup_stdio+0x38>)
 8004254:	4299      	cmp	r1, r3
 8004256:	d002      	beq.n	800425e <cleanup_stdio+0x1e>
 8004258:	4620      	mov	r0, r4
 800425a:	f000 fe77 	bl	8004f4c <_fflush_r>
 800425e:	68e1      	ldr	r1, [r4, #12]
 8004260:	4b06      	ldr	r3, [pc, #24]	@ (800427c <cleanup_stdio+0x3c>)
 8004262:	4299      	cmp	r1, r3
 8004264:	d004      	beq.n	8004270 <cleanup_stdio+0x30>
 8004266:	4620      	mov	r0, r4
 8004268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800426c:	f000 be6e 	b.w	8004f4c <_fflush_r>
 8004270:	bd10      	pop	{r4, pc}
 8004272:	bf00      	nop
 8004274:	20000378 	.word	0x20000378
 8004278:	200003e0 	.word	0x200003e0
 800427c:	20000448 	.word	0x20000448

08004280 <global_stdio_init.part.0>:
 8004280:	b510      	push	{r4, lr}
 8004282:	4b0b      	ldr	r3, [pc, #44]	@ (80042b0 <global_stdio_init.part.0+0x30>)
 8004284:	4c0b      	ldr	r4, [pc, #44]	@ (80042b4 <global_stdio_init.part.0+0x34>)
 8004286:	4a0c      	ldr	r2, [pc, #48]	@ (80042b8 <global_stdio_init.part.0+0x38>)
 8004288:	601a      	str	r2, [r3, #0]
 800428a:	4620      	mov	r0, r4
 800428c:	2200      	movs	r2, #0
 800428e:	2104      	movs	r1, #4
 8004290:	f7ff ff94 	bl	80041bc <std>
 8004294:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004298:	2201      	movs	r2, #1
 800429a:	2109      	movs	r1, #9
 800429c:	f7ff ff8e 	bl	80041bc <std>
 80042a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80042a4:	2202      	movs	r2, #2
 80042a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042aa:	2112      	movs	r1, #18
 80042ac:	f7ff bf86 	b.w	80041bc <std>
 80042b0:	200004b0 	.word	0x200004b0
 80042b4:	20000378 	.word	0x20000378
 80042b8:	08004229 	.word	0x08004229

080042bc <__sfp_lock_acquire>:
 80042bc:	4801      	ldr	r0, [pc, #4]	@ (80042c4 <__sfp_lock_acquire+0x8>)
 80042be:	f000 b93e 	b.w	800453e <__retarget_lock_acquire_recursive>
 80042c2:	bf00      	nop
 80042c4:	200004b9 	.word	0x200004b9

080042c8 <__sfp_lock_release>:
 80042c8:	4801      	ldr	r0, [pc, #4]	@ (80042d0 <__sfp_lock_release+0x8>)
 80042ca:	f000 b939 	b.w	8004540 <__retarget_lock_release_recursive>
 80042ce:	bf00      	nop
 80042d0:	200004b9 	.word	0x200004b9

080042d4 <__sinit>:
 80042d4:	b510      	push	{r4, lr}
 80042d6:	4604      	mov	r4, r0
 80042d8:	f7ff fff0 	bl	80042bc <__sfp_lock_acquire>
 80042dc:	6a23      	ldr	r3, [r4, #32]
 80042de:	b11b      	cbz	r3, 80042e8 <__sinit+0x14>
 80042e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042e4:	f7ff bff0 	b.w	80042c8 <__sfp_lock_release>
 80042e8:	4b04      	ldr	r3, [pc, #16]	@ (80042fc <__sinit+0x28>)
 80042ea:	6223      	str	r3, [r4, #32]
 80042ec:	4b04      	ldr	r3, [pc, #16]	@ (8004300 <__sinit+0x2c>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1f5      	bne.n	80042e0 <__sinit+0xc>
 80042f4:	f7ff ffc4 	bl	8004280 <global_stdio_init.part.0>
 80042f8:	e7f2      	b.n	80042e0 <__sinit+0xc>
 80042fa:	bf00      	nop
 80042fc:	08004241 	.word	0x08004241
 8004300:	200004b0 	.word	0x200004b0

08004304 <_fwalk_sglue>:
 8004304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004308:	4607      	mov	r7, r0
 800430a:	4688      	mov	r8, r1
 800430c:	4614      	mov	r4, r2
 800430e:	2600      	movs	r6, #0
 8004310:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004314:	f1b9 0901 	subs.w	r9, r9, #1
 8004318:	d505      	bpl.n	8004326 <_fwalk_sglue+0x22>
 800431a:	6824      	ldr	r4, [r4, #0]
 800431c:	2c00      	cmp	r4, #0
 800431e:	d1f7      	bne.n	8004310 <_fwalk_sglue+0xc>
 8004320:	4630      	mov	r0, r6
 8004322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004326:	89ab      	ldrh	r3, [r5, #12]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d907      	bls.n	800433c <_fwalk_sglue+0x38>
 800432c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004330:	3301      	adds	r3, #1
 8004332:	d003      	beq.n	800433c <_fwalk_sglue+0x38>
 8004334:	4629      	mov	r1, r5
 8004336:	4638      	mov	r0, r7
 8004338:	47c0      	blx	r8
 800433a:	4306      	orrs	r6, r0
 800433c:	3568      	adds	r5, #104	@ 0x68
 800433e:	e7e9      	b.n	8004314 <_fwalk_sglue+0x10>

08004340 <iprintf>:
 8004340:	b40f      	push	{r0, r1, r2, r3}
 8004342:	b507      	push	{r0, r1, r2, lr}
 8004344:	4906      	ldr	r1, [pc, #24]	@ (8004360 <iprintf+0x20>)
 8004346:	ab04      	add	r3, sp, #16
 8004348:	6808      	ldr	r0, [r1, #0]
 800434a:	f853 2b04 	ldr.w	r2, [r3], #4
 800434e:	6881      	ldr	r1, [r0, #8]
 8004350:	9301      	str	r3, [sp, #4]
 8004352:	f000 fad1 	bl	80048f8 <_vfiprintf_r>
 8004356:	b003      	add	sp, #12
 8004358:	f85d eb04 	ldr.w	lr, [sp], #4
 800435c:	b004      	add	sp, #16
 800435e:	4770      	bx	lr
 8004360:	20000160 	.word	0x20000160

08004364 <siprintf>:
 8004364:	b40e      	push	{r1, r2, r3}
 8004366:	b500      	push	{lr}
 8004368:	b09c      	sub	sp, #112	@ 0x70
 800436a:	ab1d      	add	r3, sp, #116	@ 0x74
 800436c:	9002      	str	r0, [sp, #8]
 800436e:	9006      	str	r0, [sp, #24]
 8004370:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004374:	4809      	ldr	r0, [pc, #36]	@ (800439c <siprintf+0x38>)
 8004376:	9107      	str	r1, [sp, #28]
 8004378:	9104      	str	r1, [sp, #16]
 800437a:	4909      	ldr	r1, [pc, #36]	@ (80043a0 <siprintf+0x3c>)
 800437c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004380:	9105      	str	r1, [sp, #20]
 8004382:	6800      	ldr	r0, [r0, #0]
 8004384:	9301      	str	r3, [sp, #4]
 8004386:	a902      	add	r1, sp, #8
 8004388:	f000 f990 	bl	80046ac <_svfiprintf_r>
 800438c:	9b02      	ldr	r3, [sp, #8]
 800438e:	2200      	movs	r2, #0
 8004390:	701a      	strb	r2, [r3, #0]
 8004392:	b01c      	add	sp, #112	@ 0x70
 8004394:	f85d eb04 	ldr.w	lr, [sp], #4
 8004398:	b003      	add	sp, #12
 800439a:	4770      	bx	lr
 800439c:	20000160 	.word	0x20000160
 80043a0:	ffff0208 	.word	0xffff0208

080043a4 <__sread>:
 80043a4:	b510      	push	{r4, lr}
 80043a6:	460c      	mov	r4, r1
 80043a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043ac:	f000 f868 	bl	8004480 <_read_r>
 80043b0:	2800      	cmp	r0, #0
 80043b2:	bfab      	itete	ge
 80043b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80043b6:	89a3      	ldrhlt	r3, [r4, #12]
 80043b8:	181b      	addge	r3, r3, r0
 80043ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80043be:	bfac      	ite	ge
 80043c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80043c2:	81a3      	strhlt	r3, [r4, #12]
 80043c4:	bd10      	pop	{r4, pc}

080043c6 <__swrite>:
 80043c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043ca:	461f      	mov	r7, r3
 80043cc:	898b      	ldrh	r3, [r1, #12]
 80043ce:	05db      	lsls	r3, r3, #23
 80043d0:	4605      	mov	r5, r0
 80043d2:	460c      	mov	r4, r1
 80043d4:	4616      	mov	r6, r2
 80043d6:	d505      	bpl.n	80043e4 <__swrite+0x1e>
 80043d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043dc:	2302      	movs	r3, #2
 80043de:	2200      	movs	r2, #0
 80043e0:	f000 f83c 	bl	800445c <_lseek_r>
 80043e4:	89a3      	ldrh	r3, [r4, #12]
 80043e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043ee:	81a3      	strh	r3, [r4, #12]
 80043f0:	4632      	mov	r2, r6
 80043f2:	463b      	mov	r3, r7
 80043f4:	4628      	mov	r0, r5
 80043f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043fa:	f000 b863 	b.w	80044c4 <_write_r>

080043fe <__sseek>:
 80043fe:	b510      	push	{r4, lr}
 8004400:	460c      	mov	r4, r1
 8004402:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004406:	f000 f829 	bl	800445c <_lseek_r>
 800440a:	1c43      	adds	r3, r0, #1
 800440c:	89a3      	ldrh	r3, [r4, #12]
 800440e:	bf15      	itete	ne
 8004410:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004412:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004416:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800441a:	81a3      	strheq	r3, [r4, #12]
 800441c:	bf18      	it	ne
 800441e:	81a3      	strhne	r3, [r4, #12]
 8004420:	bd10      	pop	{r4, pc}

08004422 <__sclose>:
 8004422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004426:	f000 b809 	b.w	800443c <_close_r>

0800442a <memset>:
 800442a:	4402      	add	r2, r0
 800442c:	4603      	mov	r3, r0
 800442e:	4293      	cmp	r3, r2
 8004430:	d100      	bne.n	8004434 <memset+0xa>
 8004432:	4770      	bx	lr
 8004434:	f803 1b01 	strb.w	r1, [r3], #1
 8004438:	e7f9      	b.n	800442e <memset+0x4>
	...

0800443c <_close_r>:
 800443c:	b538      	push	{r3, r4, r5, lr}
 800443e:	4d06      	ldr	r5, [pc, #24]	@ (8004458 <_close_r+0x1c>)
 8004440:	2300      	movs	r3, #0
 8004442:	4604      	mov	r4, r0
 8004444:	4608      	mov	r0, r1
 8004446:	602b      	str	r3, [r5, #0]
 8004448:	f7fd fd06 	bl	8001e58 <_close>
 800444c:	1c43      	adds	r3, r0, #1
 800444e:	d102      	bne.n	8004456 <_close_r+0x1a>
 8004450:	682b      	ldr	r3, [r5, #0]
 8004452:	b103      	cbz	r3, 8004456 <_close_r+0x1a>
 8004454:	6023      	str	r3, [r4, #0]
 8004456:	bd38      	pop	{r3, r4, r5, pc}
 8004458:	200004b4 	.word	0x200004b4

0800445c <_lseek_r>:
 800445c:	b538      	push	{r3, r4, r5, lr}
 800445e:	4d07      	ldr	r5, [pc, #28]	@ (800447c <_lseek_r+0x20>)
 8004460:	4604      	mov	r4, r0
 8004462:	4608      	mov	r0, r1
 8004464:	4611      	mov	r1, r2
 8004466:	2200      	movs	r2, #0
 8004468:	602a      	str	r2, [r5, #0]
 800446a:	461a      	mov	r2, r3
 800446c:	f7fd fd1b 	bl	8001ea6 <_lseek>
 8004470:	1c43      	adds	r3, r0, #1
 8004472:	d102      	bne.n	800447a <_lseek_r+0x1e>
 8004474:	682b      	ldr	r3, [r5, #0]
 8004476:	b103      	cbz	r3, 800447a <_lseek_r+0x1e>
 8004478:	6023      	str	r3, [r4, #0]
 800447a:	bd38      	pop	{r3, r4, r5, pc}
 800447c:	200004b4 	.word	0x200004b4

08004480 <_read_r>:
 8004480:	b538      	push	{r3, r4, r5, lr}
 8004482:	4d07      	ldr	r5, [pc, #28]	@ (80044a0 <_read_r+0x20>)
 8004484:	4604      	mov	r4, r0
 8004486:	4608      	mov	r0, r1
 8004488:	4611      	mov	r1, r2
 800448a:	2200      	movs	r2, #0
 800448c:	602a      	str	r2, [r5, #0]
 800448e:	461a      	mov	r2, r3
 8004490:	f7fd fc98 	bl	8001dc4 <_read>
 8004494:	1c43      	adds	r3, r0, #1
 8004496:	d102      	bne.n	800449e <_read_r+0x1e>
 8004498:	682b      	ldr	r3, [r5, #0]
 800449a:	b103      	cbz	r3, 800449e <_read_r+0x1e>
 800449c:	6023      	str	r3, [r4, #0]
 800449e:	bd38      	pop	{r3, r4, r5, pc}
 80044a0:	200004b4 	.word	0x200004b4

080044a4 <_sbrk_r>:
 80044a4:	b538      	push	{r3, r4, r5, lr}
 80044a6:	4d06      	ldr	r5, [pc, #24]	@ (80044c0 <_sbrk_r+0x1c>)
 80044a8:	2300      	movs	r3, #0
 80044aa:	4604      	mov	r4, r0
 80044ac:	4608      	mov	r0, r1
 80044ae:	602b      	str	r3, [r5, #0]
 80044b0:	f7fd fca6 	bl	8001e00 <_sbrk>
 80044b4:	1c43      	adds	r3, r0, #1
 80044b6:	d102      	bne.n	80044be <_sbrk_r+0x1a>
 80044b8:	682b      	ldr	r3, [r5, #0]
 80044ba:	b103      	cbz	r3, 80044be <_sbrk_r+0x1a>
 80044bc:	6023      	str	r3, [r4, #0]
 80044be:	bd38      	pop	{r3, r4, r5, pc}
 80044c0:	200004b4 	.word	0x200004b4

080044c4 <_write_r>:
 80044c4:	b538      	push	{r3, r4, r5, lr}
 80044c6:	4d07      	ldr	r5, [pc, #28]	@ (80044e4 <_write_r+0x20>)
 80044c8:	4604      	mov	r4, r0
 80044ca:	4608      	mov	r0, r1
 80044cc:	4611      	mov	r1, r2
 80044ce:	2200      	movs	r2, #0
 80044d0:	602a      	str	r2, [r5, #0]
 80044d2:	461a      	mov	r2, r3
 80044d4:	f7fd f970 	bl	80017b8 <_write>
 80044d8:	1c43      	adds	r3, r0, #1
 80044da:	d102      	bne.n	80044e2 <_write_r+0x1e>
 80044dc:	682b      	ldr	r3, [r5, #0]
 80044de:	b103      	cbz	r3, 80044e2 <_write_r+0x1e>
 80044e0:	6023      	str	r3, [r4, #0]
 80044e2:	bd38      	pop	{r3, r4, r5, pc}
 80044e4:	200004b4 	.word	0x200004b4

080044e8 <__errno>:
 80044e8:	4b01      	ldr	r3, [pc, #4]	@ (80044f0 <__errno+0x8>)
 80044ea:	6818      	ldr	r0, [r3, #0]
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	20000160 	.word	0x20000160

080044f4 <__libc_init_array>:
 80044f4:	b570      	push	{r4, r5, r6, lr}
 80044f6:	4d0d      	ldr	r5, [pc, #52]	@ (800452c <__libc_init_array+0x38>)
 80044f8:	4c0d      	ldr	r4, [pc, #52]	@ (8004530 <__libc_init_array+0x3c>)
 80044fa:	1b64      	subs	r4, r4, r5
 80044fc:	10a4      	asrs	r4, r4, #2
 80044fe:	2600      	movs	r6, #0
 8004500:	42a6      	cmp	r6, r4
 8004502:	d109      	bne.n	8004518 <__libc_init_array+0x24>
 8004504:	4d0b      	ldr	r5, [pc, #44]	@ (8004534 <__libc_init_array+0x40>)
 8004506:	4c0c      	ldr	r4, [pc, #48]	@ (8004538 <__libc_init_array+0x44>)
 8004508:	f000 feb0 	bl	800526c <_init>
 800450c:	1b64      	subs	r4, r4, r5
 800450e:	10a4      	asrs	r4, r4, #2
 8004510:	2600      	movs	r6, #0
 8004512:	42a6      	cmp	r6, r4
 8004514:	d105      	bne.n	8004522 <__libc_init_array+0x2e>
 8004516:	bd70      	pop	{r4, r5, r6, pc}
 8004518:	f855 3b04 	ldr.w	r3, [r5], #4
 800451c:	4798      	blx	r3
 800451e:	3601      	adds	r6, #1
 8004520:	e7ee      	b.n	8004500 <__libc_init_array+0xc>
 8004522:	f855 3b04 	ldr.w	r3, [r5], #4
 8004526:	4798      	blx	r3
 8004528:	3601      	adds	r6, #1
 800452a:	e7f2      	b.n	8004512 <__libc_init_array+0x1e>
 800452c:	08005358 	.word	0x08005358
 8004530:	08005358 	.word	0x08005358
 8004534:	08005358 	.word	0x08005358
 8004538:	0800535c 	.word	0x0800535c

0800453c <__retarget_lock_init_recursive>:
 800453c:	4770      	bx	lr

0800453e <__retarget_lock_acquire_recursive>:
 800453e:	4770      	bx	lr

08004540 <__retarget_lock_release_recursive>:
 8004540:	4770      	bx	lr

08004542 <memcpy>:
 8004542:	440a      	add	r2, r1
 8004544:	4291      	cmp	r1, r2
 8004546:	f100 33ff 	add.w	r3, r0, #4294967295
 800454a:	d100      	bne.n	800454e <memcpy+0xc>
 800454c:	4770      	bx	lr
 800454e:	b510      	push	{r4, lr}
 8004550:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004554:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004558:	4291      	cmp	r1, r2
 800455a:	d1f9      	bne.n	8004550 <memcpy+0xe>
 800455c:	bd10      	pop	{r4, pc}
	...

08004560 <_free_r>:
 8004560:	b538      	push	{r3, r4, r5, lr}
 8004562:	4605      	mov	r5, r0
 8004564:	2900      	cmp	r1, #0
 8004566:	d041      	beq.n	80045ec <_free_r+0x8c>
 8004568:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800456c:	1f0c      	subs	r4, r1, #4
 800456e:	2b00      	cmp	r3, #0
 8004570:	bfb8      	it	lt
 8004572:	18e4      	addlt	r4, r4, r3
 8004574:	f7ff fe16 	bl	80041a4 <__malloc_lock>
 8004578:	4a1d      	ldr	r2, [pc, #116]	@ (80045f0 <_free_r+0x90>)
 800457a:	6813      	ldr	r3, [r2, #0]
 800457c:	b933      	cbnz	r3, 800458c <_free_r+0x2c>
 800457e:	6063      	str	r3, [r4, #4]
 8004580:	6014      	str	r4, [r2, #0]
 8004582:	4628      	mov	r0, r5
 8004584:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004588:	f7ff be12 	b.w	80041b0 <__malloc_unlock>
 800458c:	42a3      	cmp	r3, r4
 800458e:	d908      	bls.n	80045a2 <_free_r+0x42>
 8004590:	6820      	ldr	r0, [r4, #0]
 8004592:	1821      	adds	r1, r4, r0
 8004594:	428b      	cmp	r3, r1
 8004596:	bf01      	itttt	eq
 8004598:	6819      	ldreq	r1, [r3, #0]
 800459a:	685b      	ldreq	r3, [r3, #4]
 800459c:	1809      	addeq	r1, r1, r0
 800459e:	6021      	streq	r1, [r4, #0]
 80045a0:	e7ed      	b.n	800457e <_free_r+0x1e>
 80045a2:	461a      	mov	r2, r3
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	b10b      	cbz	r3, 80045ac <_free_r+0x4c>
 80045a8:	42a3      	cmp	r3, r4
 80045aa:	d9fa      	bls.n	80045a2 <_free_r+0x42>
 80045ac:	6811      	ldr	r1, [r2, #0]
 80045ae:	1850      	adds	r0, r2, r1
 80045b0:	42a0      	cmp	r0, r4
 80045b2:	d10b      	bne.n	80045cc <_free_r+0x6c>
 80045b4:	6820      	ldr	r0, [r4, #0]
 80045b6:	4401      	add	r1, r0
 80045b8:	1850      	adds	r0, r2, r1
 80045ba:	4283      	cmp	r3, r0
 80045bc:	6011      	str	r1, [r2, #0]
 80045be:	d1e0      	bne.n	8004582 <_free_r+0x22>
 80045c0:	6818      	ldr	r0, [r3, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	6053      	str	r3, [r2, #4]
 80045c6:	4408      	add	r0, r1
 80045c8:	6010      	str	r0, [r2, #0]
 80045ca:	e7da      	b.n	8004582 <_free_r+0x22>
 80045cc:	d902      	bls.n	80045d4 <_free_r+0x74>
 80045ce:	230c      	movs	r3, #12
 80045d0:	602b      	str	r3, [r5, #0]
 80045d2:	e7d6      	b.n	8004582 <_free_r+0x22>
 80045d4:	6820      	ldr	r0, [r4, #0]
 80045d6:	1821      	adds	r1, r4, r0
 80045d8:	428b      	cmp	r3, r1
 80045da:	bf04      	itt	eq
 80045dc:	6819      	ldreq	r1, [r3, #0]
 80045de:	685b      	ldreq	r3, [r3, #4]
 80045e0:	6063      	str	r3, [r4, #4]
 80045e2:	bf04      	itt	eq
 80045e4:	1809      	addeq	r1, r1, r0
 80045e6:	6021      	streq	r1, [r4, #0]
 80045e8:	6054      	str	r4, [r2, #4]
 80045ea:	e7ca      	b.n	8004582 <_free_r+0x22>
 80045ec:	bd38      	pop	{r3, r4, r5, pc}
 80045ee:	bf00      	nop
 80045f0:	20000374 	.word	0x20000374

080045f4 <__ssputs_r>:
 80045f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045f8:	688e      	ldr	r6, [r1, #8]
 80045fa:	461f      	mov	r7, r3
 80045fc:	42be      	cmp	r6, r7
 80045fe:	680b      	ldr	r3, [r1, #0]
 8004600:	4682      	mov	sl, r0
 8004602:	460c      	mov	r4, r1
 8004604:	4690      	mov	r8, r2
 8004606:	d82d      	bhi.n	8004664 <__ssputs_r+0x70>
 8004608:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800460c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004610:	d026      	beq.n	8004660 <__ssputs_r+0x6c>
 8004612:	6965      	ldr	r5, [r4, #20]
 8004614:	6909      	ldr	r1, [r1, #16]
 8004616:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800461a:	eba3 0901 	sub.w	r9, r3, r1
 800461e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004622:	1c7b      	adds	r3, r7, #1
 8004624:	444b      	add	r3, r9
 8004626:	106d      	asrs	r5, r5, #1
 8004628:	429d      	cmp	r5, r3
 800462a:	bf38      	it	cc
 800462c:	461d      	movcc	r5, r3
 800462e:	0553      	lsls	r3, r2, #21
 8004630:	d527      	bpl.n	8004682 <__ssputs_r+0x8e>
 8004632:	4629      	mov	r1, r5
 8004634:	f7ff fd36 	bl	80040a4 <_malloc_r>
 8004638:	4606      	mov	r6, r0
 800463a:	b360      	cbz	r0, 8004696 <__ssputs_r+0xa2>
 800463c:	6921      	ldr	r1, [r4, #16]
 800463e:	464a      	mov	r2, r9
 8004640:	f7ff ff7f 	bl	8004542 <memcpy>
 8004644:	89a3      	ldrh	r3, [r4, #12]
 8004646:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800464a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800464e:	81a3      	strh	r3, [r4, #12]
 8004650:	6126      	str	r6, [r4, #16]
 8004652:	6165      	str	r5, [r4, #20]
 8004654:	444e      	add	r6, r9
 8004656:	eba5 0509 	sub.w	r5, r5, r9
 800465a:	6026      	str	r6, [r4, #0]
 800465c:	60a5      	str	r5, [r4, #8]
 800465e:	463e      	mov	r6, r7
 8004660:	42be      	cmp	r6, r7
 8004662:	d900      	bls.n	8004666 <__ssputs_r+0x72>
 8004664:	463e      	mov	r6, r7
 8004666:	6820      	ldr	r0, [r4, #0]
 8004668:	4632      	mov	r2, r6
 800466a:	4641      	mov	r1, r8
 800466c:	f000 fd2a 	bl	80050c4 <memmove>
 8004670:	68a3      	ldr	r3, [r4, #8]
 8004672:	1b9b      	subs	r3, r3, r6
 8004674:	60a3      	str	r3, [r4, #8]
 8004676:	6823      	ldr	r3, [r4, #0]
 8004678:	4433      	add	r3, r6
 800467a:	6023      	str	r3, [r4, #0]
 800467c:	2000      	movs	r0, #0
 800467e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004682:	462a      	mov	r2, r5
 8004684:	f000 fd38 	bl	80050f8 <_realloc_r>
 8004688:	4606      	mov	r6, r0
 800468a:	2800      	cmp	r0, #0
 800468c:	d1e0      	bne.n	8004650 <__ssputs_r+0x5c>
 800468e:	6921      	ldr	r1, [r4, #16]
 8004690:	4650      	mov	r0, sl
 8004692:	f7ff ff65 	bl	8004560 <_free_r>
 8004696:	230c      	movs	r3, #12
 8004698:	f8ca 3000 	str.w	r3, [sl]
 800469c:	89a3      	ldrh	r3, [r4, #12]
 800469e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046a2:	81a3      	strh	r3, [r4, #12]
 80046a4:	f04f 30ff 	mov.w	r0, #4294967295
 80046a8:	e7e9      	b.n	800467e <__ssputs_r+0x8a>
	...

080046ac <_svfiprintf_r>:
 80046ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b0:	4698      	mov	r8, r3
 80046b2:	898b      	ldrh	r3, [r1, #12]
 80046b4:	061b      	lsls	r3, r3, #24
 80046b6:	b09d      	sub	sp, #116	@ 0x74
 80046b8:	4607      	mov	r7, r0
 80046ba:	460d      	mov	r5, r1
 80046bc:	4614      	mov	r4, r2
 80046be:	d510      	bpl.n	80046e2 <_svfiprintf_r+0x36>
 80046c0:	690b      	ldr	r3, [r1, #16]
 80046c2:	b973      	cbnz	r3, 80046e2 <_svfiprintf_r+0x36>
 80046c4:	2140      	movs	r1, #64	@ 0x40
 80046c6:	f7ff fced 	bl	80040a4 <_malloc_r>
 80046ca:	6028      	str	r0, [r5, #0]
 80046cc:	6128      	str	r0, [r5, #16]
 80046ce:	b930      	cbnz	r0, 80046de <_svfiprintf_r+0x32>
 80046d0:	230c      	movs	r3, #12
 80046d2:	603b      	str	r3, [r7, #0]
 80046d4:	f04f 30ff 	mov.w	r0, #4294967295
 80046d8:	b01d      	add	sp, #116	@ 0x74
 80046da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046de:	2340      	movs	r3, #64	@ 0x40
 80046e0:	616b      	str	r3, [r5, #20]
 80046e2:	2300      	movs	r3, #0
 80046e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80046e6:	2320      	movs	r3, #32
 80046e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80046ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80046f0:	2330      	movs	r3, #48	@ 0x30
 80046f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004890 <_svfiprintf_r+0x1e4>
 80046f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80046fa:	f04f 0901 	mov.w	r9, #1
 80046fe:	4623      	mov	r3, r4
 8004700:	469a      	mov	sl, r3
 8004702:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004706:	b10a      	cbz	r2, 800470c <_svfiprintf_r+0x60>
 8004708:	2a25      	cmp	r2, #37	@ 0x25
 800470a:	d1f9      	bne.n	8004700 <_svfiprintf_r+0x54>
 800470c:	ebba 0b04 	subs.w	fp, sl, r4
 8004710:	d00b      	beq.n	800472a <_svfiprintf_r+0x7e>
 8004712:	465b      	mov	r3, fp
 8004714:	4622      	mov	r2, r4
 8004716:	4629      	mov	r1, r5
 8004718:	4638      	mov	r0, r7
 800471a:	f7ff ff6b 	bl	80045f4 <__ssputs_r>
 800471e:	3001      	adds	r0, #1
 8004720:	f000 80a7 	beq.w	8004872 <_svfiprintf_r+0x1c6>
 8004724:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004726:	445a      	add	r2, fp
 8004728:	9209      	str	r2, [sp, #36]	@ 0x24
 800472a:	f89a 3000 	ldrb.w	r3, [sl]
 800472e:	2b00      	cmp	r3, #0
 8004730:	f000 809f 	beq.w	8004872 <_svfiprintf_r+0x1c6>
 8004734:	2300      	movs	r3, #0
 8004736:	f04f 32ff 	mov.w	r2, #4294967295
 800473a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800473e:	f10a 0a01 	add.w	sl, sl, #1
 8004742:	9304      	str	r3, [sp, #16]
 8004744:	9307      	str	r3, [sp, #28]
 8004746:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800474a:	931a      	str	r3, [sp, #104]	@ 0x68
 800474c:	4654      	mov	r4, sl
 800474e:	2205      	movs	r2, #5
 8004750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004754:	484e      	ldr	r0, [pc, #312]	@ (8004890 <_svfiprintf_r+0x1e4>)
 8004756:	f7fb fd43 	bl	80001e0 <memchr>
 800475a:	9a04      	ldr	r2, [sp, #16]
 800475c:	b9d8      	cbnz	r0, 8004796 <_svfiprintf_r+0xea>
 800475e:	06d0      	lsls	r0, r2, #27
 8004760:	bf44      	itt	mi
 8004762:	2320      	movmi	r3, #32
 8004764:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004768:	0711      	lsls	r1, r2, #28
 800476a:	bf44      	itt	mi
 800476c:	232b      	movmi	r3, #43	@ 0x2b
 800476e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004772:	f89a 3000 	ldrb.w	r3, [sl]
 8004776:	2b2a      	cmp	r3, #42	@ 0x2a
 8004778:	d015      	beq.n	80047a6 <_svfiprintf_r+0xfa>
 800477a:	9a07      	ldr	r2, [sp, #28]
 800477c:	4654      	mov	r4, sl
 800477e:	2000      	movs	r0, #0
 8004780:	f04f 0c0a 	mov.w	ip, #10
 8004784:	4621      	mov	r1, r4
 8004786:	f811 3b01 	ldrb.w	r3, [r1], #1
 800478a:	3b30      	subs	r3, #48	@ 0x30
 800478c:	2b09      	cmp	r3, #9
 800478e:	d94b      	bls.n	8004828 <_svfiprintf_r+0x17c>
 8004790:	b1b0      	cbz	r0, 80047c0 <_svfiprintf_r+0x114>
 8004792:	9207      	str	r2, [sp, #28]
 8004794:	e014      	b.n	80047c0 <_svfiprintf_r+0x114>
 8004796:	eba0 0308 	sub.w	r3, r0, r8
 800479a:	fa09 f303 	lsl.w	r3, r9, r3
 800479e:	4313      	orrs	r3, r2
 80047a0:	9304      	str	r3, [sp, #16]
 80047a2:	46a2      	mov	sl, r4
 80047a4:	e7d2      	b.n	800474c <_svfiprintf_r+0xa0>
 80047a6:	9b03      	ldr	r3, [sp, #12]
 80047a8:	1d19      	adds	r1, r3, #4
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	9103      	str	r1, [sp, #12]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	bfbb      	ittet	lt
 80047b2:	425b      	neglt	r3, r3
 80047b4:	f042 0202 	orrlt.w	r2, r2, #2
 80047b8:	9307      	strge	r3, [sp, #28]
 80047ba:	9307      	strlt	r3, [sp, #28]
 80047bc:	bfb8      	it	lt
 80047be:	9204      	strlt	r2, [sp, #16]
 80047c0:	7823      	ldrb	r3, [r4, #0]
 80047c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80047c4:	d10a      	bne.n	80047dc <_svfiprintf_r+0x130>
 80047c6:	7863      	ldrb	r3, [r4, #1]
 80047c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80047ca:	d132      	bne.n	8004832 <_svfiprintf_r+0x186>
 80047cc:	9b03      	ldr	r3, [sp, #12]
 80047ce:	1d1a      	adds	r2, r3, #4
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	9203      	str	r2, [sp, #12]
 80047d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80047d8:	3402      	adds	r4, #2
 80047da:	9305      	str	r3, [sp, #20]
 80047dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80048a0 <_svfiprintf_r+0x1f4>
 80047e0:	7821      	ldrb	r1, [r4, #0]
 80047e2:	2203      	movs	r2, #3
 80047e4:	4650      	mov	r0, sl
 80047e6:	f7fb fcfb 	bl	80001e0 <memchr>
 80047ea:	b138      	cbz	r0, 80047fc <_svfiprintf_r+0x150>
 80047ec:	9b04      	ldr	r3, [sp, #16]
 80047ee:	eba0 000a 	sub.w	r0, r0, sl
 80047f2:	2240      	movs	r2, #64	@ 0x40
 80047f4:	4082      	lsls	r2, r0
 80047f6:	4313      	orrs	r3, r2
 80047f8:	3401      	adds	r4, #1
 80047fa:	9304      	str	r3, [sp, #16]
 80047fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004800:	4824      	ldr	r0, [pc, #144]	@ (8004894 <_svfiprintf_r+0x1e8>)
 8004802:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004806:	2206      	movs	r2, #6
 8004808:	f7fb fcea 	bl	80001e0 <memchr>
 800480c:	2800      	cmp	r0, #0
 800480e:	d036      	beq.n	800487e <_svfiprintf_r+0x1d2>
 8004810:	4b21      	ldr	r3, [pc, #132]	@ (8004898 <_svfiprintf_r+0x1ec>)
 8004812:	bb1b      	cbnz	r3, 800485c <_svfiprintf_r+0x1b0>
 8004814:	9b03      	ldr	r3, [sp, #12]
 8004816:	3307      	adds	r3, #7
 8004818:	f023 0307 	bic.w	r3, r3, #7
 800481c:	3308      	adds	r3, #8
 800481e:	9303      	str	r3, [sp, #12]
 8004820:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004822:	4433      	add	r3, r6
 8004824:	9309      	str	r3, [sp, #36]	@ 0x24
 8004826:	e76a      	b.n	80046fe <_svfiprintf_r+0x52>
 8004828:	fb0c 3202 	mla	r2, ip, r2, r3
 800482c:	460c      	mov	r4, r1
 800482e:	2001      	movs	r0, #1
 8004830:	e7a8      	b.n	8004784 <_svfiprintf_r+0xd8>
 8004832:	2300      	movs	r3, #0
 8004834:	3401      	adds	r4, #1
 8004836:	9305      	str	r3, [sp, #20]
 8004838:	4619      	mov	r1, r3
 800483a:	f04f 0c0a 	mov.w	ip, #10
 800483e:	4620      	mov	r0, r4
 8004840:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004844:	3a30      	subs	r2, #48	@ 0x30
 8004846:	2a09      	cmp	r2, #9
 8004848:	d903      	bls.n	8004852 <_svfiprintf_r+0x1a6>
 800484a:	2b00      	cmp	r3, #0
 800484c:	d0c6      	beq.n	80047dc <_svfiprintf_r+0x130>
 800484e:	9105      	str	r1, [sp, #20]
 8004850:	e7c4      	b.n	80047dc <_svfiprintf_r+0x130>
 8004852:	fb0c 2101 	mla	r1, ip, r1, r2
 8004856:	4604      	mov	r4, r0
 8004858:	2301      	movs	r3, #1
 800485a:	e7f0      	b.n	800483e <_svfiprintf_r+0x192>
 800485c:	ab03      	add	r3, sp, #12
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	462a      	mov	r2, r5
 8004862:	4b0e      	ldr	r3, [pc, #56]	@ (800489c <_svfiprintf_r+0x1f0>)
 8004864:	a904      	add	r1, sp, #16
 8004866:	4638      	mov	r0, r7
 8004868:	f3af 8000 	nop.w
 800486c:	1c42      	adds	r2, r0, #1
 800486e:	4606      	mov	r6, r0
 8004870:	d1d6      	bne.n	8004820 <_svfiprintf_r+0x174>
 8004872:	89ab      	ldrh	r3, [r5, #12]
 8004874:	065b      	lsls	r3, r3, #25
 8004876:	f53f af2d 	bmi.w	80046d4 <_svfiprintf_r+0x28>
 800487a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800487c:	e72c      	b.n	80046d8 <_svfiprintf_r+0x2c>
 800487e:	ab03      	add	r3, sp, #12
 8004880:	9300      	str	r3, [sp, #0]
 8004882:	462a      	mov	r2, r5
 8004884:	4b05      	ldr	r3, [pc, #20]	@ (800489c <_svfiprintf_r+0x1f0>)
 8004886:	a904      	add	r1, sp, #16
 8004888:	4638      	mov	r0, r7
 800488a:	f000 f9bb 	bl	8004c04 <_printf_i>
 800488e:	e7ed      	b.n	800486c <_svfiprintf_r+0x1c0>
 8004890:	0800531c 	.word	0x0800531c
 8004894:	08005326 	.word	0x08005326
 8004898:	00000000 	.word	0x00000000
 800489c:	080045f5 	.word	0x080045f5
 80048a0:	08005322 	.word	0x08005322

080048a4 <__sfputc_r>:
 80048a4:	6893      	ldr	r3, [r2, #8]
 80048a6:	3b01      	subs	r3, #1
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	b410      	push	{r4}
 80048ac:	6093      	str	r3, [r2, #8]
 80048ae:	da08      	bge.n	80048c2 <__sfputc_r+0x1e>
 80048b0:	6994      	ldr	r4, [r2, #24]
 80048b2:	42a3      	cmp	r3, r4
 80048b4:	db01      	blt.n	80048ba <__sfputc_r+0x16>
 80048b6:	290a      	cmp	r1, #10
 80048b8:	d103      	bne.n	80048c2 <__sfputc_r+0x1e>
 80048ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048be:	f000 bb6d 	b.w	8004f9c <__swbuf_r>
 80048c2:	6813      	ldr	r3, [r2, #0]
 80048c4:	1c58      	adds	r0, r3, #1
 80048c6:	6010      	str	r0, [r2, #0]
 80048c8:	7019      	strb	r1, [r3, #0]
 80048ca:	4608      	mov	r0, r1
 80048cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048d0:	4770      	bx	lr

080048d2 <__sfputs_r>:
 80048d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d4:	4606      	mov	r6, r0
 80048d6:	460f      	mov	r7, r1
 80048d8:	4614      	mov	r4, r2
 80048da:	18d5      	adds	r5, r2, r3
 80048dc:	42ac      	cmp	r4, r5
 80048de:	d101      	bne.n	80048e4 <__sfputs_r+0x12>
 80048e0:	2000      	movs	r0, #0
 80048e2:	e007      	b.n	80048f4 <__sfputs_r+0x22>
 80048e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048e8:	463a      	mov	r2, r7
 80048ea:	4630      	mov	r0, r6
 80048ec:	f7ff ffda 	bl	80048a4 <__sfputc_r>
 80048f0:	1c43      	adds	r3, r0, #1
 80048f2:	d1f3      	bne.n	80048dc <__sfputs_r+0xa>
 80048f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080048f8 <_vfiprintf_r>:
 80048f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048fc:	460d      	mov	r5, r1
 80048fe:	b09d      	sub	sp, #116	@ 0x74
 8004900:	4614      	mov	r4, r2
 8004902:	4698      	mov	r8, r3
 8004904:	4606      	mov	r6, r0
 8004906:	b118      	cbz	r0, 8004910 <_vfiprintf_r+0x18>
 8004908:	6a03      	ldr	r3, [r0, #32]
 800490a:	b90b      	cbnz	r3, 8004910 <_vfiprintf_r+0x18>
 800490c:	f7ff fce2 	bl	80042d4 <__sinit>
 8004910:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004912:	07d9      	lsls	r1, r3, #31
 8004914:	d405      	bmi.n	8004922 <_vfiprintf_r+0x2a>
 8004916:	89ab      	ldrh	r3, [r5, #12]
 8004918:	059a      	lsls	r2, r3, #22
 800491a:	d402      	bmi.n	8004922 <_vfiprintf_r+0x2a>
 800491c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800491e:	f7ff fe0e 	bl	800453e <__retarget_lock_acquire_recursive>
 8004922:	89ab      	ldrh	r3, [r5, #12]
 8004924:	071b      	lsls	r3, r3, #28
 8004926:	d501      	bpl.n	800492c <_vfiprintf_r+0x34>
 8004928:	692b      	ldr	r3, [r5, #16]
 800492a:	b99b      	cbnz	r3, 8004954 <_vfiprintf_r+0x5c>
 800492c:	4629      	mov	r1, r5
 800492e:	4630      	mov	r0, r6
 8004930:	f000 fb72 	bl	8005018 <__swsetup_r>
 8004934:	b170      	cbz	r0, 8004954 <_vfiprintf_r+0x5c>
 8004936:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004938:	07dc      	lsls	r4, r3, #31
 800493a:	d504      	bpl.n	8004946 <_vfiprintf_r+0x4e>
 800493c:	f04f 30ff 	mov.w	r0, #4294967295
 8004940:	b01d      	add	sp, #116	@ 0x74
 8004942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004946:	89ab      	ldrh	r3, [r5, #12]
 8004948:	0598      	lsls	r0, r3, #22
 800494a:	d4f7      	bmi.n	800493c <_vfiprintf_r+0x44>
 800494c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800494e:	f7ff fdf7 	bl	8004540 <__retarget_lock_release_recursive>
 8004952:	e7f3      	b.n	800493c <_vfiprintf_r+0x44>
 8004954:	2300      	movs	r3, #0
 8004956:	9309      	str	r3, [sp, #36]	@ 0x24
 8004958:	2320      	movs	r3, #32
 800495a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800495e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004962:	2330      	movs	r3, #48	@ 0x30
 8004964:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004b14 <_vfiprintf_r+0x21c>
 8004968:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800496c:	f04f 0901 	mov.w	r9, #1
 8004970:	4623      	mov	r3, r4
 8004972:	469a      	mov	sl, r3
 8004974:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004978:	b10a      	cbz	r2, 800497e <_vfiprintf_r+0x86>
 800497a:	2a25      	cmp	r2, #37	@ 0x25
 800497c:	d1f9      	bne.n	8004972 <_vfiprintf_r+0x7a>
 800497e:	ebba 0b04 	subs.w	fp, sl, r4
 8004982:	d00b      	beq.n	800499c <_vfiprintf_r+0xa4>
 8004984:	465b      	mov	r3, fp
 8004986:	4622      	mov	r2, r4
 8004988:	4629      	mov	r1, r5
 800498a:	4630      	mov	r0, r6
 800498c:	f7ff ffa1 	bl	80048d2 <__sfputs_r>
 8004990:	3001      	adds	r0, #1
 8004992:	f000 80a7 	beq.w	8004ae4 <_vfiprintf_r+0x1ec>
 8004996:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004998:	445a      	add	r2, fp
 800499a:	9209      	str	r2, [sp, #36]	@ 0x24
 800499c:	f89a 3000 	ldrb.w	r3, [sl]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 809f 	beq.w	8004ae4 <_vfiprintf_r+0x1ec>
 80049a6:	2300      	movs	r3, #0
 80049a8:	f04f 32ff 	mov.w	r2, #4294967295
 80049ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049b0:	f10a 0a01 	add.w	sl, sl, #1
 80049b4:	9304      	str	r3, [sp, #16]
 80049b6:	9307      	str	r3, [sp, #28]
 80049b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80049bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80049be:	4654      	mov	r4, sl
 80049c0:	2205      	movs	r2, #5
 80049c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049c6:	4853      	ldr	r0, [pc, #332]	@ (8004b14 <_vfiprintf_r+0x21c>)
 80049c8:	f7fb fc0a 	bl	80001e0 <memchr>
 80049cc:	9a04      	ldr	r2, [sp, #16]
 80049ce:	b9d8      	cbnz	r0, 8004a08 <_vfiprintf_r+0x110>
 80049d0:	06d1      	lsls	r1, r2, #27
 80049d2:	bf44      	itt	mi
 80049d4:	2320      	movmi	r3, #32
 80049d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80049da:	0713      	lsls	r3, r2, #28
 80049dc:	bf44      	itt	mi
 80049de:	232b      	movmi	r3, #43	@ 0x2b
 80049e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80049e4:	f89a 3000 	ldrb.w	r3, [sl]
 80049e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80049ea:	d015      	beq.n	8004a18 <_vfiprintf_r+0x120>
 80049ec:	9a07      	ldr	r2, [sp, #28]
 80049ee:	4654      	mov	r4, sl
 80049f0:	2000      	movs	r0, #0
 80049f2:	f04f 0c0a 	mov.w	ip, #10
 80049f6:	4621      	mov	r1, r4
 80049f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049fc:	3b30      	subs	r3, #48	@ 0x30
 80049fe:	2b09      	cmp	r3, #9
 8004a00:	d94b      	bls.n	8004a9a <_vfiprintf_r+0x1a2>
 8004a02:	b1b0      	cbz	r0, 8004a32 <_vfiprintf_r+0x13a>
 8004a04:	9207      	str	r2, [sp, #28]
 8004a06:	e014      	b.n	8004a32 <_vfiprintf_r+0x13a>
 8004a08:	eba0 0308 	sub.w	r3, r0, r8
 8004a0c:	fa09 f303 	lsl.w	r3, r9, r3
 8004a10:	4313      	orrs	r3, r2
 8004a12:	9304      	str	r3, [sp, #16]
 8004a14:	46a2      	mov	sl, r4
 8004a16:	e7d2      	b.n	80049be <_vfiprintf_r+0xc6>
 8004a18:	9b03      	ldr	r3, [sp, #12]
 8004a1a:	1d19      	adds	r1, r3, #4
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	9103      	str	r1, [sp, #12]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	bfbb      	ittet	lt
 8004a24:	425b      	neglt	r3, r3
 8004a26:	f042 0202 	orrlt.w	r2, r2, #2
 8004a2a:	9307      	strge	r3, [sp, #28]
 8004a2c:	9307      	strlt	r3, [sp, #28]
 8004a2e:	bfb8      	it	lt
 8004a30:	9204      	strlt	r2, [sp, #16]
 8004a32:	7823      	ldrb	r3, [r4, #0]
 8004a34:	2b2e      	cmp	r3, #46	@ 0x2e
 8004a36:	d10a      	bne.n	8004a4e <_vfiprintf_r+0x156>
 8004a38:	7863      	ldrb	r3, [r4, #1]
 8004a3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a3c:	d132      	bne.n	8004aa4 <_vfiprintf_r+0x1ac>
 8004a3e:	9b03      	ldr	r3, [sp, #12]
 8004a40:	1d1a      	adds	r2, r3, #4
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	9203      	str	r2, [sp, #12]
 8004a46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004a4a:	3402      	adds	r4, #2
 8004a4c:	9305      	str	r3, [sp, #20]
 8004a4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004b24 <_vfiprintf_r+0x22c>
 8004a52:	7821      	ldrb	r1, [r4, #0]
 8004a54:	2203      	movs	r2, #3
 8004a56:	4650      	mov	r0, sl
 8004a58:	f7fb fbc2 	bl	80001e0 <memchr>
 8004a5c:	b138      	cbz	r0, 8004a6e <_vfiprintf_r+0x176>
 8004a5e:	9b04      	ldr	r3, [sp, #16]
 8004a60:	eba0 000a 	sub.w	r0, r0, sl
 8004a64:	2240      	movs	r2, #64	@ 0x40
 8004a66:	4082      	lsls	r2, r0
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	3401      	adds	r4, #1
 8004a6c:	9304      	str	r3, [sp, #16]
 8004a6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a72:	4829      	ldr	r0, [pc, #164]	@ (8004b18 <_vfiprintf_r+0x220>)
 8004a74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004a78:	2206      	movs	r2, #6
 8004a7a:	f7fb fbb1 	bl	80001e0 <memchr>
 8004a7e:	2800      	cmp	r0, #0
 8004a80:	d03f      	beq.n	8004b02 <_vfiprintf_r+0x20a>
 8004a82:	4b26      	ldr	r3, [pc, #152]	@ (8004b1c <_vfiprintf_r+0x224>)
 8004a84:	bb1b      	cbnz	r3, 8004ace <_vfiprintf_r+0x1d6>
 8004a86:	9b03      	ldr	r3, [sp, #12]
 8004a88:	3307      	adds	r3, #7
 8004a8a:	f023 0307 	bic.w	r3, r3, #7
 8004a8e:	3308      	adds	r3, #8
 8004a90:	9303      	str	r3, [sp, #12]
 8004a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a94:	443b      	add	r3, r7
 8004a96:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a98:	e76a      	b.n	8004970 <_vfiprintf_r+0x78>
 8004a9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a9e:	460c      	mov	r4, r1
 8004aa0:	2001      	movs	r0, #1
 8004aa2:	e7a8      	b.n	80049f6 <_vfiprintf_r+0xfe>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	3401      	adds	r4, #1
 8004aa8:	9305      	str	r3, [sp, #20]
 8004aaa:	4619      	mov	r1, r3
 8004aac:	f04f 0c0a 	mov.w	ip, #10
 8004ab0:	4620      	mov	r0, r4
 8004ab2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ab6:	3a30      	subs	r2, #48	@ 0x30
 8004ab8:	2a09      	cmp	r2, #9
 8004aba:	d903      	bls.n	8004ac4 <_vfiprintf_r+0x1cc>
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d0c6      	beq.n	8004a4e <_vfiprintf_r+0x156>
 8004ac0:	9105      	str	r1, [sp, #20]
 8004ac2:	e7c4      	b.n	8004a4e <_vfiprintf_r+0x156>
 8004ac4:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ac8:	4604      	mov	r4, r0
 8004aca:	2301      	movs	r3, #1
 8004acc:	e7f0      	b.n	8004ab0 <_vfiprintf_r+0x1b8>
 8004ace:	ab03      	add	r3, sp, #12
 8004ad0:	9300      	str	r3, [sp, #0]
 8004ad2:	462a      	mov	r2, r5
 8004ad4:	4b12      	ldr	r3, [pc, #72]	@ (8004b20 <_vfiprintf_r+0x228>)
 8004ad6:	a904      	add	r1, sp, #16
 8004ad8:	4630      	mov	r0, r6
 8004ada:	f3af 8000 	nop.w
 8004ade:	4607      	mov	r7, r0
 8004ae0:	1c78      	adds	r0, r7, #1
 8004ae2:	d1d6      	bne.n	8004a92 <_vfiprintf_r+0x19a>
 8004ae4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ae6:	07d9      	lsls	r1, r3, #31
 8004ae8:	d405      	bmi.n	8004af6 <_vfiprintf_r+0x1fe>
 8004aea:	89ab      	ldrh	r3, [r5, #12]
 8004aec:	059a      	lsls	r2, r3, #22
 8004aee:	d402      	bmi.n	8004af6 <_vfiprintf_r+0x1fe>
 8004af0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004af2:	f7ff fd25 	bl	8004540 <__retarget_lock_release_recursive>
 8004af6:	89ab      	ldrh	r3, [r5, #12]
 8004af8:	065b      	lsls	r3, r3, #25
 8004afa:	f53f af1f 	bmi.w	800493c <_vfiprintf_r+0x44>
 8004afe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004b00:	e71e      	b.n	8004940 <_vfiprintf_r+0x48>
 8004b02:	ab03      	add	r3, sp, #12
 8004b04:	9300      	str	r3, [sp, #0]
 8004b06:	462a      	mov	r2, r5
 8004b08:	4b05      	ldr	r3, [pc, #20]	@ (8004b20 <_vfiprintf_r+0x228>)
 8004b0a:	a904      	add	r1, sp, #16
 8004b0c:	4630      	mov	r0, r6
 8004b0e:	f000 f879 	bl	8004c04 <_printf_i>
 8004b12:	e7e4      	b.n	8004ade <_vfiprintf_r+0x1e6>
 8004b14:	0800531c 	.word	0x0800531c
 8004b18:	08005326 	.word	0x08005326
 8004b1c:	00000000 	.word	0x00000000
 8004b20:	080048d3 	.word	0x080048d3
 8004b24:	08005322 	.word	0x08005322

08004b28 <_printf_common>:
 8004b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b2c:	4616      	mov	r6, r2
 8004b2e:	4698      	mov	r8, r3
 8004b30:	688a      	ldr	r2, [r1, #8]
 8004b32:	690b      	ldr	r3, [r1, #16]
 8004b34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	bfb8      	it	lt
 8004b3c:	4613      	movlt	r3, r2
 8004b3e:	6033      	str	r3, [r6, #0]
 8004b40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b44:	4607      	mov	r7, r0
 8004b46:	460c      	mov	r4, r1
 8004b48:	b10a      	cbz	r2, 8004b4e <_printf_common+0x26>
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	6033      	str	r3, [r6, #0]
 8004b4e:	6823      	ldr	r3, [r4, #0]
 8004b50:	0699      	lsls	r1, r3, #26
 8004b52:	bf42      	ittt	mi
 8004b54:	6833      	ldrmi	r3, [r6, #0]
 8004b56:	3302      	addmi	r3, #2
 8004b58:	6033      	strmi	r3, [r6, #0]
 8004b5a:	6825      	ldr	r5, [r4, #0]
 8004b5c:	f015 0506 	ands.w	r5, r5, #6
 8004b60:	d106      	bne.n	8004b70 <_printf_common+0x48>
 8004b62:	f104 0a19 	add.w	sl, r4, #25
 8004b66:	68e3      	ldr	r3, [r4, #12]
 8004b68:	6832      	ldr	r2, [r6, #0]
 8004b6a:	1a9b      	subs	r3, r3, r2
 8004b6c:	42ab      	cmp	r3, r5
 8004b6e:	dc26      	bgt.n	8004bbe <_printf_common+0x96>
 8004b70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004b74:	6822      	ldr	r2, [r4, #0]
 8004b76:	3b00      	subs	r3, #0
 8004b78:	bf18      	it	ne
 8004b7a:	2301      	movne	r3, #1
 8004b7c:	0692      	lsls	r2, r2, #26
 8004b7e:	d42b      	bmi.n	8004bd8 <_printf_common+0xb0>
 8004b80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004b84:	4641      	mov	r1, r8
 8004b86:	4638      	mov	r0, r7
 8004b88:	47c8      	blx	r9
 8004b8a:	3001      	adds	r0, #1
 8004b8c:	d01e      	beq.n	8004bcc <_printf_common+0xa4>
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	6922      	ldr	r2, [r4, #16]
 8004b92:	f003 0306 	and.w	r3, r3, #6
 8004b96:	2b04      	cmp	r3, #4
 8004b98:	bf02      	ittt	eq
 8004b9a:	68e5      	ldreq	r5, [r4, #12]
 8004b9c:	6833      	ldreq	r3, [r6, #0]
 8004b9e:	1aed      	subeq	r5, r5, r3
 8004ba0:	68a3      	ldr	r3, [r4, #8]
 8004ba2:	bf0c      	ite	eq
 8004ba4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ba8:	2500      	movne	r5, #0
 8004baa:	4293      	cmp	r3, r2
 8004bac:	bfc4      	itt	gt
 8004bae:	1a9b      	subgt	r3, r3, r2
 8004bb0:	18ed      	addgt	r5, r5, r3
 8004bb2:	2600      	movs	r6, #0
 8004bb4:	341a      	adds	r4, #26
 8004bb6:	42b5      	cmp	r5, r6
 8004bb8:	d11a      	bne.n	8004bf0 <_printf_common+0xc8>
 8004bba:	2000      	movs	r0, #0
 8004bbc:	e008      	b.n	8004bd0 <_printf_common+0xa8>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	4652      	mov	r2, sl
 8004bc2:	4641      	mov	r1, r8
 8004bc4:	4638      	mov	r0, r7
 8004bc6:	47c8      	blx	r9
 8004bc8:	3001      	adds	r0, #1
 8004bca:	d103      	bne.n	8004bd4 <_printf_common+0xac>
 8004bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8004bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bd4:	3501      	adds	r5, #1
 8004bd6:	e7c6      	b.n	8004b66 <_printf_common+0x3e>
 8004bd8:	18e1      	adds	r1, r4, r3
 8004bda:	1c5a      	adds	r2, r3, #1
 8004bdc:	2030      	movs	r0, #48	@ 0x30
 8004bde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004be2:	4422      	add	r2, r4
 8004be4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004be8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004bec:	3302      	adds	r3, #2
 8004bee:	e7c7      	b.n	8004b80 <_printf_common+0x58>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	4622      	mov	r2, r4
 8004bf4:	4641      	mov	r1, r8
 8004bf6:	4638      	mov	r0, r7
 8004bf8:	47c8      	blx	r9
 8004bfa:	3001      	adds	r0, #1
 8004bfc:	d0e6      	beq.n	8004bcc <_printf_common+0xa4>
 8004bfe:	3601      	adds	r6, #1
 8004c00:	e7d9      	b.n	8004bb6 <_printf_common+0x8e>
	...

08004c04 <_printf_i>:
 8004c04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c08:	7e0f      	ldrb	r7, [r1, #24]
 8004c0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c0c:	2f78      	cmp	r7, #120	@ 0x78
 8004c0e:	4691      	mov	r9, r2
 8004c10:	4680      	mov	r8, r0
 8004c12:	460c      	mov	r4, r1
 8004c14:	469a      	mov	sl, r3
 8004c16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c1a:	d807      	bhi.n	8004c2c <_printf_i+0x28>
 8004c1c:	2f62      	cmp	r7, #98	@ 0x62
 8004c1e:	d80a      	bhi.n	8004c36 <_printf_i+0x32>
 8004c20:	2f00      	cmp	r7, #0
 8004c22:	f000 80d2 	beq.w	8004dca <_printf_i+0x1c6>
 8004c26:	2f58      	cmp	r7, #88	@ 0x58
 8004c28:	f000 80b9 	beq.w	8004d9e <_printf_i+0x19a>
 8004c2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c34:	e03a      	b.n	8004cac <_printf_i+0xa8>
 8004c36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c3a:	2b15      	cmp	r3, #21
 8004c3c:	d8f6      	bhi.n	8004c2c <_printf_i+0x28>
 8004c3e:	a101      	add	r1, pc, #4	@ (adr r1, 8004c44 <_printf_i+0x40>)
 8004c40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c44:	08004c9d 	.word	0x08004c9d
 8004c48:	08004cb1 	.word	0x08004cb1
 8004c4c:	08004c2d 	.word	0x08004c2d
 8004c50:	08004c2d 	.word	0x08004c2d
 8004c54:	08004c2d 	.word	0x08004c2d
 8004c58:	08004c2d 	.word	0x08004c2d
 8004c5c:	08004cb1 	.word	0x08004cb1
 8004c60:	08004c2d 	.word	0x08004c2d
 8004c64:	08004c2d 	.word	0x08004c2d
 8004c68:	08004c2d 	.word	0x08004c2d
 8004c6c:	08004c2d 	.word	0x08004c2d
 8004c70:	08004db1 	.word	0x08004db1
 8004c74:	08004cdb 	.word	0x08004cdb
 8004c78:	08004d6b 	.word	0x08004d6b
 8004c7c:	08004c2d 	.word	0x08004c2d
 8004c80:	08004c2d 	.word	0x08004c2d
 8004c84:	08004dd3 	.word	0x08004dd3
 8004c88:	08004c2d 	.word	0x08004c2d
 8004c8c:	08004cdb 	.word	0x08004cdb
 8004c90:	08004c2d 	.word	0x08004c2d
 8004c94:	08004c2d 	.word	0x08004c2d
 8004c98:	08004d73 	.word	0x08004d73
 8004c9c:	6833      	ldr	r3, [r6, #0]
 8004c9e:	1d1a      	adds	r2, r3, #4
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	6032      	str	r2, [r6, #0]
 8004ca4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ca8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004cac:	2301      	movs	r3, #1
 8004cae:	e09d      	b.n	8004dec <_printf_i+0x1e8>
 8004cb0:	6833      	ldr	r3, [r6, #0]
 8004cb2:	6820      	ldr	r0, [r4, #0]
 8004cb4:	1d19      	adds	r1, r3, #4
 8004cb6:	6031      	str	r1, [r6, #0]
 8004cb8:	0606      	lsls	r6, r0, #24
 8004cba:	d501      	bpl.n	8004cc0 <_printf_i+0xbc>
 8004cbc:	681d      	ldr	r5, [r3, #0]
 8004cbe:	e003      	b.n	8004cc8 <_printf_i+0xc4>
 8004cc0:	0645      	lsls	r5, r0, #25
 8004cc2:	d5fb      	bpl.n	8004cbc <_printf_i+0xb8>
 8004cc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004cc8:	2d00      	cmp	r5, #0
 8004cca:	da03      	bge.n	8004cd4 <_printf_i+0xd0>
 8004ccc:	232d      	movs	r3, #45	@ 0x2d
 8004cce:	426d      	negs	r5, r5
 8004cd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cd4:	4859      	ldr	r0, [pc, #356]	@ (8004e3c <_printf_i+0x238>)
 8004cd6:	230a      	movs	r3, #10
 8004cd8:	e011      	b.n	8004cfe <_printf_i+0xfa>
 8004cda:	6821      	ldr	r1, [r4, #0]
 8004cdc:	6833      	ldr	r3, [r6, #0]
 8004cde:	0608      	lsls	r0, r1, #24
 8004ce0:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ce4:	d402      	bmi.n	8004cec <_printf_i+0xe8>
 8004ce6:	0649      	lsls	r1, r1, #25
 8004ce8:	bf48      	it	mi
 8004cea:	b2ad      	uxthmi	r5, r5
 8004cec:	2f6f      	cmp	r7, #111	@ 0x6f
 8004cee:	4853      	ldr	r0, [pc, #332]	@ (8004e3c <_printf_i+0x238>)
 8004cf0:	6033      	str	r3, [r6, #0]
 8004cf2:	bf14      	ite	ne
 8004cf4:	230a      	movne	r3, #10
 8004cf6:	2308      	moveq	r3, #8
 8004cf8:	2100      	movs	r1, #0
 8004cfa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004cfe:	6866      	ldr	r6, [r4, #4]
 8004d00:	60a6      	str	r6, [r4, #8]
 8004d02:	2e00      	cmp	r6, #0
 8004d04:	bfa2      	ittt	ge
 8004d06:	6821      	ldrge	r1, [r4, #0]
 8004d08:	f021 0104 	bicge.w	r1, r1, #4
 8004d0c:	6021      	strge	r1, [r4, #0]
 8004d0e:	b90d      	cbnz	r5, 8004d14 <_printf_i+0x110>
 8004d10:	2e00      	cmp	r6, #0
 8004d12:	d04b      	beq.n	8004dac <_printf_i+0x1a8>
 8004d14:	4616      	mov	r6, r2
 8004d16:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d1a:	fb03 5711 	mls	r7, r3, r1, r5
 8004d1e:	5dc7      	ldrb	r7, [r0, r7]
 8004d20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d24:	462f      	mov	r7, r5
 8004d26:	42bb      	cmp	r3, r7
 8004d28:	460d      	mov	r5, r1
 8004d2a:	d9f4      	bls.n	8004d16 <_printf_i+0x112>
 8004d2c:	2b08      	cmp	r3, #8
 8004d2e:	d10b      	bne.n	8004d48 <_printf_i+0x144>
 8004d30:	6823      	ldr	r3, [r4, #0]
 8004d32:	07df      	lsls	r7, r3, #31
 8004d34:	d508      	bpl.n	8004d48 <_printf_i+0x144>
 8004d36:	6923      	ldr	r3, [r4, #16]
 8004d38:	6861      	ldr	r1, [r4, #4]
 8004d3a:	4299      	cmp	r1, r3
 8004d3c:	bfde      	ittt	le
 8004d3e:	2330      	movle	r3, #48	@ 0x30
 8004d40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d48:	1b92      	subs	r2, r2, r6
 8004d4a:	6122      	str	r2, [r4, #16]
 8004d4c:	f8cd a000 	str.w	sl, [sp]
 8004d50:	464b      	mov	r3, r9
 8004d52:	aa03      	add	r2, sp, #12
 8004d54:	4621      	mov	r1, r4
 8004d56:	4640      	mov	r0, r8
 8004d58:	f7ff fee6 	bl	8004b28 <_printf_common>
 8004d5c:	3001      	adds	r0, #1
 8004d5e:	d14a      	bne.n	8004df6 <_printf_i+0x1f2>
 8004d60:	f04f 30ff 	mov.w	r0, #4294967295
 8004d64:	b004      	add	sp, #16
 8004d66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d6a:	6823      	ldr	r3, [r4, #0]
 8004d6c:	f043 0320 	orr.w	r3, r3, #32
 8004d70:	6023      	str	r3, [r4, #0]
 8004d72:	4833      	ldr	r0, [pc, #204]	@ (8004e40 <_printf_i+0x23c>)
 8004d74:	2778      	movs	r7, #120	@ 0x78
 8004d76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004d7a:	6823      	ldr	r3, [r4, #0]
 8004d7c:	6831      	ldr	r1, [r6, #0]
 8004d7e:	061f      	lsls	r7, r3, #24
 8004d80:	f851 5b04 	ldr.w	r5, [r1], #4
 8004d84:	d402      	bmi.n	8004d8c <_printf_i+0x188>
 8004d86:	065f      	lsls	r7, r3, #25
 8004d88:	bf48      	it	mi
 8004d8a:	b2ad      	uxthmi	r5, r5
 8004d8c:	6031      	str	r1, [r6, #0]
 8004d8e:	07d9      	lsls	r1, r3, #31
 8004d90:	bf44      	itt	mi
 8004d92:	f043 0320 	orrmi.w	r3, r3, #32
 8004d96:	6023      	strmi	r3, [r4, #0]
 8004d98:	b11d      	cbz	r5, 8004da2 <_printf_i+0x19e>
 8004d9a:	2310      	movs	r3, #16
 8004d9c:	e7ac      	b.n	8004cf8 <_printf_i+0xf4>
 8004d9e:	4827      	ldr	r0, [pc, #156]	@ (8004e3c <_printf_i+0x238>)
 8004da0:	e7e9      	b.n	8004d76 <_printf_i+0x172>
 8004da2:	6823      	ldr	r3, [r4, #0]
 8004da4:	f023 0320 	bic.w	r3, r3, #32
 8004da8:	6023      	str	r3, [r4, #0]
 8004daa:	e7f6      	b.n	8004d9a <_printf_i+0x196>
 8004dac:	4616      	mov	r6, r2
 8004dae:	e7bd      	b.n	8004d2c <_printf_i+0x128>
 8004db0:	6833      	ldr	r3, [r6, #0]
 8004db2:	6825      	ldr	r5, [r4, #0]
 8004db4:	6961      	ldr	r1, [r4, #20]
 8004db6:	1d18      	adds	r0, r3, #4
 8004db8:	6030      	str	r0, [r6, #0]
 8004dba:	062e      	lsls	r6, r5, #24
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	d501      	bpl.n	8004dc4 <_printf_i+0x1c0>
 8004dc0:	6019      	str	r1, [r3, #0]
 8004dc2:	e002      	b.n	8004dca <_printf_i+0x1c6>
 8004dc4:	0668      	lsls	r0, r5, #25
 8004dc6:	d5fb      	bpl.n	8004dc0 <_printf_i+0x1bc>
 8004dc8:	8019      	strh	r1, [r3, #0]
 8004dca:	2300      	movs	r3, #0
 8004dcc:	6123      	str	r3, [r4, #16]
 8004dce:	4616      	mov	r6, r2
 8004dd0:	e7bc      	b.n	8004d4c <_printf_i+0x148>
 8004dd2:	6833      	ldr	r3, [r6, #0]
 8004dd4:	1d1a      	adds	r2, r3, #4
 8004dd6:	6032      	str	r2, [r6, #0]
 8004dd8:	681e      	ldr	r6, [r3, #0]
 8004dda:	6862      	ldr	r2, [r4, #4]
 8004ddc:	2100      	movs	r1, #0
 8004dde:	4630      	mov	r0, r6
 8004de0:	f7fb f9fe 	bl	80001e0 <memchr>
 8004de4:	b108      	cbz	r0, 8004dea <_printf_i+0x1e6>
 8004de6:	1b80      	subs	r0, r0, r6
 8004de8:	6060      	str	r0, [r4, #4]
 8004dea:	6863      	ldr	r3, [r4, #4]
 8004dec:	6123      	str	r3, [r4, #16]
 8004dee:	2300      	movs	r3, #0
 8004df0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004df4:	e7aa      	b.n	8004d4c <_printf_i+0x148>
 8004df6:	6923      	ldr	r3, [r4, #16]
 8004df8:	4632      	mov	r2, r6
 8004dfa:	4649      	mov	r1, r9
 8004dfc:	4640      	mov	r0, r8
 8004dfe:	47d0      	blx	sl
 8004e00:	3001      	adds	r0, #1
 8004e02:	d0ad      	beq.n	8004d60 <_printf_i+0x15c>
 8004e04:	6823      	ldr	r3, [r4, #0]
 8004e06:	079b      	lsls	r3, r3, #30
 8004e08:	d413      	bmi.n	8004e32 <_printf_i+0x22e>
 8004e0a:	68e0      	ldr	r0, [r4, #12]
 8004e0c:	9b03      	ldr	r3, [sp, #12]
 8004e0e:	4298      	cmp	r0, r3
 8004e10:	bfb8      	it	lt
 8004e12:	4618      	movlt	r0, r3
 8004e14:	e7a6      	b.n	8004d64 <_printf_i+0x160>
 8004e16:	2301      	movs	r3, #1
 8004e18:	4632      	mov	r2, r6
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	4640      	mov	r0, r8
 8004e1e:	47d0      	blx	sl
 8004e20:	3001      	adds	r0, #1
 8004e22:	d09d      	beq.n	8004d60 <_printf_i+0x15c>
 8004e24:	3501      	adds	r5, #1
 8004e26:	68e3      	ldr	r3, [r4, #12]
 8004e28:	9903      	ldr	r1, [sp, #12]
 8004e2a:	1a5b      	subs	r3, r3, r1
 8004e2c:	42ab      	cmp	r3, r5
 8004e2e:	dcf2      	bgt.n	8004e16 <_printf_i+0x212>
 8004e30:	e7eb      	b.n	8004e0a <_printf_i+0x206>
 8004e32:	2500      	movs	r5, #0
 8004e34:	f104 0619 	add.w	r6, r4, #25
 8004e38:	e7f5      	b.n	8004e26 <_printf_i+0x222>
 8004e3a:	bf00      	nop
 8004e3c:	0800532d 	.word	0x0800532d
 8004e40:	0800533e 	.word	0x0800533e

08004e44 <__sflush_r>:
 8004e44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e4c:	0716      	lsls	r6, r2, #28
 8004e4e:	4605      	mov	r5, r0
 8004e50:	460c      	mov	r4, r1
 8004e52:	d454      	bmi.n	8004efe <__sflush_r+0xba>
 8004e54:	684b      	ldr	r3, [r1, #4]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	dc02      	bgt.n	8004e60 <__sflush_r+0x1c>
 8004e5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	dd48      	ble.n	8004ef2 <__sflush_r+0xae>
 8004e60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e62:	2e00      	cmp	r6, #0
 8004e64:	d045      	beq.n	8004ef2 <__sflush_r+0xae>
 8004e66:	2300      	movs	r3, #0
 8004e68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004e6c:	682f      	ldr	r7, [r5, #0]
 8004e6e:	6a21      	ldr	r1, [r4, #32]
 8004e70:	602b      	str	r3, [r5, #0]
 8004e72:	d030      	beq.n	8004ed6 <__sflush_r+0x92>
 8004e74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004e76:	89a3      	ldrh	r3, [r4, #12]
 8004e78:	0759      	lsls	r1, r3, #29
 8004e7a:	d505      	bpl.n	8004e88 <__sflush_r+0x44>
 8004e7c:	6863      	ldr	r3, [r4, #4]
 8004e7e:	1ad2      	subs	r2, r2, r3
 8004e80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004e82:	b10b      	cbz	r3, 8004e88 <__sflush_r+0x44>
 8004e84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e86:	1ad2      	subs	r2, r2, r3
 8004e88:	2300      	movs	r3, #0
 8004e8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e8c:	6a21      	ldr	r1, [r4, #32]
 8004e8e:	4628      	mov	r0, r5
 8004e90:	47b0      	blx	r6
 8004e92:	1c43      	adds	r3, r0, #1
 8004e94:	89a3      	ldrh	r3, [r4, #12]
 8004e96:	d106      	bne.n	8004ea6 <__sflush_r+0x62>
 8004e98:	6829      	ldr	r1, [r5, #0]
 8004e9a:	291d      	cmp	r1, #29
 8004e9c:	d82b      	bhi.n	8004ef6 <__sflush_r+0xb2>
 8004e9e:	4a2a      	ldr	r2, [pc, #168]	@ (8004f48 <__sflush_r+0x104>)
 8004ea0:	410a      	asrs	r2, r1
 8004ea2:	07d6      	lsls	r6, r2, #31
 8004ea4:	d427      	bmi.n	8004ef6 <__sflush_r+0xb2>
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	6062      	str	r2, [r4, #4]
 8004eaa:	04d9      	lsls	r1, r3, #19
 8004eac:	6922      	ldr	r2, [r4, #16]
 8004eae:	6022      	str	r2, [r4, #0]
 8004eb0:	d504      	bpl.n	8004ebc <__sflush_r+0x78>
 8004eb2:	1c42      	adds	r2, r0, #1
 8004eb4:	d101      	bne.n	8004eba <__sflush_r+0x76>
 8004eb6:	682b      	ldr	r3, [r5, #0]
 8004eb8:	b903      	cbnz	r3, 8004ebc <__sflush_r+0x78>
 8004eba:	6560      	str	r0, [r4, #84]	@ 0x54
 8004ebc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ebe:	602f      	str	r7, [r5, #0]
 8004ec0:	b1b9      	cbz	r1, 8004ef2 <__sflush_r+0xae>
 8004ec2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ec6:	4299      	cmp	r1, r3
 8004ec8:	d002      	beq.n	8004ed0 <__sflush_r+0x8c>
 8004eca:	4628      	mov	r0, r5
 8004ecc:	f7ff fb48 	bl	8004560 <_free_r>
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ed4:	e00d      	b.n	8004ef2 <__sflush_r+0xae>
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	4628      	mov	r0, r5
 8004eda:	47b0      	blx	r6
 8004edc:	4602      	mov	r2, r0
 8004ede:	1c50      	adds	r0, r2, #1
 8004ee0:	d1c9      	bne.n	8004e76 <__sflush_r+0x32>
 8004ee2:	682b      	ldr	r3, [r5, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d0c6      	beq.n	8004e76 <__sflush_r+0x32>
 8004ee8:	2b1d      	cmp	r3, #29
 8004eea:	d001      	beq.n	8004ef0 <__sflush_r+0xac>
 8004eec:	2b16      	cmp	r3, #22
 8004eee:	d11e      	bne.n	8004f2e <__sflush_r+0xea>
 8004ef0:	602f      	str	r7, [r5, #0]
 8004ef2:	2000      	movs	r0, #0
 8004ef4:	e022      	b.n	8004f3c <__sflush_r+0xf8>
 8004ef6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004efa:	b21b      	sxth	r3, r3
 8004efc:	e01b      	b.n	8004f36 <__sflush_r+0xf2>
 8004efe:	690f      	ldr	r7, [r1, #16]
 8004f00:	2f00      	cmp	r7, #0
 8004f02:	d0f6      	beq.n	8004ef2 <__sflush_r+0xae>
 8004f04:	0793      	lsls	r3, r2, #30
 8004f06:	680e      	ldr	r6, [r1, #0]
 8004f08:	bf08      	it	eq
 8004f0a:	694b      	ldreq	r3, [r1, #20]
 8004f0c:	600f      	str	r7, [r1, #0]
 8004f0e:	bf18      	it	ne
 8004f10:	2300      	movne	r3, #0
 8004f12:	eba6 0807 	sub.w	r8, r6, r7
 8004f16:	608b      	str	r3, [r1, #8]
 8004f18:	f1b8 0f00 	cmp.w	r8, #0
 8004f1c:	dde9      	ble.n	8004ef2 <__sflush_r+0xae>
 8004f1e:	6a21      	ldr	r1, [r4, #32]
 8004f20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004f22:	4643      	mov	r3, r8
 8004f24:	463a      	mov	r2, r7
 8004f26:	4628      	mov	r0, r5
 8004f28:	47b0      	blx	r6
 8004f2a:	2800      	cmp	r0, #0
 8004f2c:	dc08      	bgt.n	8004f40 <__sflush_r+0xfc>
 8004f2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f36:	81a3      	strh	r3, [r4, #12]
 8004f38:	f04f 30ff 	mov.w	r0, #4294967295
 8004f3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f40:	4407      	add	r7, r0
 8004f42:	eba8 0800 	sub.w	r8, r8, r0
 8004f46:	e7e7      	b.n	8004f18 <__sflush_r+0xd4>
 8004f48:	dfbffffe 	.word	0xdfbffffe

08004f4c <_fflush_r>:
 8004f4c:	b538      	push	{r3, r4, r5, lr}
 8004f4e:	690b      	ldr	r3, [r1, #16]
 8004f50:	4605      	mov	r5, r0
 8004f52:	460c      	mov	r4, r1
 8004f54:	b913      	cbnz	r3, 8004f5c <_fflush_r+0x10>
 8004f56:	2500      	movs	r5, #0
 8004f58:	4628      	mov	r0, r5
 8004f5a:	bd38      	pop	{r3, r4, r5, pc}
 8004f5c:	b118      	cbz	r0, 8004f66 <_fflush_r+0x1a>
 8004f5e:	6a03      	ldr	r3, [r0, #32]
 8004f60:	b90b      	cbnz	r3, 8004f66 <_fflush_r+0x1a>
 8004f62:	f7ff f9b7 	bl	80042d4 <__sinit>
 8004f66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d0f3      	beq.n	8004f56 <_fflush_r+0xa>
 8004f6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004f70:	07d0      	lsls	r0, r2, #31
 8004f72:	d404      	bmi.n	8004f7e <_fflush_r+0x32>
 8004f74:	0599      	lsls	r1, r3, #22
 8004f76:	d402      	bmi.n	8004f7e <_fflush_r+0x32>
 8004f78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f7a:	f7ff fae0 	bl	800453e <__retarget_lock_acquire_recursive>
 8004f7e:	4628      	mov	r0, r5
 8004f80:	4621      	mov	r1, r4
 8004f82:	f7ff ff5f 	bl	8004e44 <__sflush_r>
 8004f86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f88:	07da      	lsls	r2, r3, #31
 8004f8a:	4605      	mov	r5, r0
 8004f8c:	d4e4      	bmi.n	8004f58 <_fflush_r+0xc>
 8004f8e:	89a3      	ldrh	r3, [r4, #12]
 8004f90:	059b      	lsls	r3, r3, #22
 8004f92:	d4e1      	bmi.n	8004f58 <_fflush_r+0xc>
 8004f94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f96:	f7ff fad3 	bl	8004540 <__retarget_lock_release_recursive>
 8004f9a:	e7dd      	b.n	8004f58 <_fflush_r+0xc>

08004f9c <__swbuf_r>:
 8004f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f9e:	460e      	mov	r6, r1
 8004fa0:	4614      	mov	r4, r2
 8004fa2:	4605      	mov	r5, r0
 8004fa4:	b118      	cbz	r0, 8004fae <__swbuf_r+0x12>
 8004fa6:	6a03      	ldr	r3, [r0, #32]
 8004fa8:	b90b      	cbnz	r3, 8004fae <__swbuf_r+0x12>
 8004faa:	f7ff f993 	bl	80042d4 <__sinit>
 8004fae:	69a3      	ldr	r3, [r4, #24]
 8004fb0:	60a3      	str	r3, [r4, #8]
 8004fb2:	89a3      	ldrh	r3, [r4, #12]
 8004fb4:	071a      	lsls	r2, r3, #28
 8004fb6:	d501      	bpl.n	8004fbc <__swbuf_r+0x20>
 8004fb8:	6923      	ldr	r3, [r4, #16]
 8004fba:	b943      	cbnz	r3, 8004fce <__swbuf_r+0x32>
 8004fbc:	4621      	mov	r1, r4
 8004fbe:	4628      	mov	r0, r5
 8004fc0:	f000 f82a 	bl	8005018 <__swsetup_r>
 8004fc4:	b118      	cbz	r0, 8004fce <__swbuf_r+0x32>
 8004fc6:	f04f 37ff 	mov.w	r7, #4294967295
 8004fca:	4638      	mov	r0, r7
 8004fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fce:	6823      	ldr	r3, [r4, #0]
 8004fd0:	6922      	ldr	r2, [r4, #16]
 8004fd2:	1a98      	subs	r0, r3, r2
 8004fd4:	6963      	ldr	r3, [r4, #20]
 8004fd6:	b2f6      	uxtb	r6, r6
 8004fd8:	4283      	cmp	r3, r0
 8004fda:	4637      	mov	r7, r6
 8004fdc:	dc05      	bgt.n	8004fea <__swbuf_r+0x4e>
 8004fde:	4621      	mov	r1, r4
 8004fe0:	4628      	mov	r0, r5
 8004fe2:	f7ff ffb3 	bl	8004f4c <_fflush_r>
 8004fe6:	2800      	cmp	r0, #0
 8004fe8:	d1ed      	bne.n	8004fc6 <__swbuf_r+0x2a>
 8004fea:	68a3      	ldr	r3, [r4, #8]
 8004fec:	3b01      	subs	r3, #1
 8004fee:	60a3      	str	r3, [r4, #8]
 8004ff0:	6823      	ldr	r3, [r4, #0]
 8004ff2:	1c5a      	adds	r2, r3, #1
 8004ff4:	6022      	str	r2, [r4, #0]
 8004ff6:	701e      	strb	r6, [r3, #0]
 8004ff8:	6962      	ldr	r2, [r4, #20]
 8004ffa:	1c43      	adds	r3, r0, #1
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d004      	beq.n	800500a <__swbuf_r+0x6e>
 8005000:	89a3      	ldrh	r3, [r4, #12]
 8005002:	07db      	lsls	r3, r3, #31
 8005004:	d5e1      	bpl.n	8004fca <__swbuf_r+0x2e>
 8005006:	2e0a      	cmp	r6, #10
 8005008:	d1df      	bne.n	8004fca <__swbuf_r+0x2e>
 800500a:	4621      	mov	r1, r4
 800500c:	4628      	mov	r0, r5
 800500e:	f7ff ff9d 	bl	8004f4c <_fflush_r>
 8005012:	2800      	cmp	r0, #0
 8005014:	d0d9      	beq.n	8004fca <__swbuf_r+0x2e>
 8005016:	e7d6      	b.n	8004fc6 <__swbuf_r+0x2a>

08005018 <__swsetup_r>:
 8005018:	b538      	push	{r3, r4, r5, lr}
 800501a:	4b29      	ldr	r3, [pc, #164]	@ (80050c0 <__swsetup_r+0xa8>)
 800501c:	4605      	mov	r5, r0
 800501e:	6818      	ldr	r0, [r3, #0]
 8005020:	460c      	mov	r4, r1
 8005022:	b118      	cbz	r0, 800502c <__swsetup_r+0x14>
 8005024:	6a03      	ldr	r3, [r0, #32]
 8005026:	b90b      	cbnz	r3, 800502c <__swsetup_r+0x14>
 8005028:	f7ff f954 	bl	80042d4 <__sinit>
 800502c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005030:	0719      	lsls	r1, r3, #28
 8005032:	d422      	bmi.n	800507a <__swsetup_r+0x62>
 8005034:	06da      	lsls	r2, r3, #27
 8005036:	d407      	bmi.n	8005048 <__swsetup_r+0x30>
 8005038:	2209      	movs	r2, #9
 800503a:	602a      	str	r2, [r5, #0]
 800503c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005040:	81a3      	strh	r3, [r4, #12]
 8005042:	f04f 30ff 	mov.w	r0, #4294967295
 8005046:	e033      	b.n	80050b0 <__swsetup_r+0x98>
 8005048:	0758      	lsls	r0, r3, #29
 800504a:	d512      	bpl.n	8005072 <__swsetup_r+0x5a>
 800504c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800504e:	b141      	cbz	r1, 8005062 <__swsetup_r+0x4a>
 8005050:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005054:	4299      	cmp	r1, r3
 8005056:	d002      	beq.n	800505e <__swsetup_r+0x46>
 8005058:	4628      	mov	r0, r5
 800505a:	f7ff fa81 	bl	8004560 <_free_r>
 800505e:	2300      	movs	r3, #0
 8005060:	6363      	str	r3, [r4, #52]	@ 0x34
 8005062:	89a3      	ldrh	r3, [r4, #12]
 8005064:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005068:	81a3      	strh	r3, [r4, #12]
 800506a:	2300      	movs	r3, #0
 800506c:	6063      	str	r3, [r4, #4]
 800506e:	6923      	ldr	r3, [r4, #16]
 8005070:	6023      	str	r3, [r4, #0]
 8005072:	89a3      	ldrh	r3, [r4, #12]
 8005074:	f043 0308 	orr.w	r3, r3, #8
 8005078:	81a3      	strh	r3, [r4, #12]
 800507a:	6923      	ldr	r3, [r4, #16]
 800507c:	b94b      	cbnz	r3, 8005092 <__swsetup_r+0x7a>
 800507e:	89a3      	ldrh	r3, [r4, #12]
 8005080:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005084:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005088:	d003      	beq.n	8005092 <__swsetup_r+0x7a>
 800508a:	4621      	mov	r1, r4
 800508c:	4628      	mov	r0, r5
 800508e:	f000 f887 	bl	80051a0 <__smakebuf_r>
 8005092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005096:	f013 0201 	ands.w	r2, r3, #1
 800509a:	d00a      	beq.n	80050b2 <__swsetup_r+0x9a>
 800509c:	2200      	movs	r2, #0
 800509e:	60a2      	str	r2, [r4, #8]
 80050a0:	6962      	ldr	r2, [r4, #20]
 80050a2:	4252      	negs	r2, r2
 80050a4:	61a2      	str	r2, [r4, #24]
 80050a6:	6922      	ldr	r2, [r4, #16]
 80050a8:	b942      	cbnz	r2, 80050bc <__swsetup_r+0xa4>
 80050aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80050ae:	d1c5      	bne.n	800503c <__swsetup_r+0x24>
 80050b0:	bd38      	pop	{r3, r4, r5, pc}
 80050b2:	0799      	lsls	r1, r3, #30
 80050b4:	bf58      	it	pl
 80050b6:	6962      	ldrpl	r2, [r4, #20]
 80050b8:	60a2      	str	r2, [r4, #8]
 80050ba:	e7f4      	b.n	80050a6 <__swsetup_r+0x8e>
 80050bc:	2000      	movs	r0, #0
 80050be:	e7f7      	b.n	80050b0 <__swsetup_r+0x98>
 80050c0:	20000160 	.word	0x20000160

080050c4 <memmove>:
 80050c4:	4288      	cmp	r0, r1
 80050c6:	b510      	push	{r4, lr}
 80050c8:	eb01 0402 	add.w	r4, r1, r2
 80050cc:	d902      	bls.n	80050d4 <memmove+0x10>
 80050ce:	4284      	cmp	r4, r0
 80050d0:	4623      	mov	r3, r4
 80050d2:	d807      	bhi.n	80050e4 <memmove+0x20>
 80050d4:	1e43      	subs	r3, r0, #1
 80050d6:	42a1      	cmp	r1, r4
 80050d8:	d008      	beq.n	80050ec <memmove+0x28>
 80050da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80050de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80050e2:	e7f8      	b.n	80050d6 <memmove+0x12>
 80050e4:	4402      	add	r2, r0
 80050e6:	4601      	mov	r1, r0
 80050e8:	428a      	cmp	r2, r1
 80050ea:	d100      	bne.n	80050ee <memmove+0x2a>
 80050ec:	bd10      	pop	{r4, pc}
 80050ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80050f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80050f6:	e7f7      	b.n	80050e8 <memmove+0x24>

080050f8 <_realloc_r>:
 80050f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050fc:	4680      	mov	r8, r0
 80050fe:	4615      	mov	r5, r2
 8005100:	460c      	mov	r4, r1
 8005102:	b921      	cbnz	r1, 800510e <_realloc_r+0x16>
 8005104:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005108:	4611      	mov	r1, r2
 800510a:	f7fe bfcb 	b.w	80040a4 <_malloc_r>
 800510e:	b92a      	cbnz	r2, 800511c <_realloc_r+0x24>
 8005110:	f7ff fa26 	bl	8004560 <_free_r>
 8005114:	2400      	movs	r4, #0
 8005116:	4620      	mov	r0, r4
 8005118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800511c:	f000 f89e 	bl	800525c <_malloc_usable_size_r>
 8005120:	4285      	cmp	r5, r0
 8005122:	4606      	mov	r6, r0
 8005124:	d802      	bhi.n	800512c <_realloc_r+0x34>
 8005126:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800512a:	d8f4      	bhi.n	8005116 <_realloc_r+0x1e>
 800512c:	4629      	mov	r1, r5
 800512e:	4640      	mov	r0, r8
 8005130:	f7fe ffb8 	bl	80040a4 <_malloc_r>
 8005134:	4607      	mov	r7, r0
 8005136:	2800      	cmp	r0, #0
 8005138:	d0ec      	beq.n	8005114 <_realloc_r+0x1c>
 800513a:	42b5      	cmp	r5, r6
 800513c:	462a      	mov	r2, r5
 800513e:	4621      	mov	r1, r4
 8005140:	bf28      	it	cs
 8005142:	4632      	movcs	r2, r6
 8005144:	f7ff f9fd 	bl	8004542 <memcpy>
 8005148:	4621      	mov	r1, r4
 800514a:	4640      	mov	r0, r8
 800514c:	f7ff fa08 	bl	8004560 <_free_r>
 8005150:	463c      	mov	r4, r7
 8005152:	e7e0      	b.n	8005116 <_realloc_r+0x1e>

08005154 <__swhatbuf_r>:
 8005154:	b570      	push	{r4, r5, r6, lr}
 8005156:	460c      	mov	r4, r1
 8005158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800515c:	2900      	cmp	r1, #0
 800515e:	b096      	sub	sp, #88	@ 0x58
 8005160:	4615      	mov	r5, r2
 8005162:	461e      	mov	r6, r3
 8005164:	da0d      	bge.n	8005182 <__swhatbuf_r+0x2e>
 8005166:	89a3      	ldrh	r3, [r4, #12]
 8005168:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800516c:	f04f 0100 	mov.w	r1, #0
 8005170:	bf14      	ite	ne
 8005172:	2340      	movne	r3, #64	@ 0x40
 8005174:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005178:	2000      	movs	r0, #0
 800517a:	6031      	str	r1, [r6, #0]
 800517c:	602b      	str	r3, [r5, #0]
 800517e:	b016      	add	sp, #88	@ 0x58
 8005180:	bd70      	pop	{r4, r5, r6, pc}
 8005182:	466a      	mov	r2, sp
 8005184:	f000 f848 	bl	8005218 <_fstat_r>
 8005188:	2800      	cmp	r0, #0
 800518a:	dbec      	blt.n	8005166 <__swhatbuf_r+0x12>
 800518c:	9901      	ldr	r1, [sp, #4]
 800518e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005192:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005196:	4259      	negs	r1, r3
 8005198:	4159      	adcs	r1, r3
 800519a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800519e:	e7eb      	b.n	8005178 <__swhatbuf_r+0x24>

080051a0 <__smakebuf_r>:
 80051a0:	898b      	ldrh	r3, [r1, #12]
 80051a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051a4:	079d      	lsls	r5, r3, #30
 80051a6:	4606      	mov	r6, r0
 80051a8:	460c      	mov	r4, r1
 80051aa:	d507      	bpl.n	80051bc <__smakebuf_r+0x1c>
 80051ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80051b0:	6023      	str	r3, [r4, #0]
 80051b2:	6123      	str	r3, [r4, #16]
 80051b4:	2301      	movs	r3, #1
 80051b6:	6163      	str	r3, [r4, #20]
 80051b8:	b003      	add	sp, #12
 80051ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051bc:	ab01      	add	r3, sp, #4
 80051be:	466a      	mov	r2, sp
 80051c0:	f7ff ffc8 	bl	8005154 <__swhatbuf_r>
 80051c4:	9f00      	ldr	r7, [sp, #0]
 80051c6:	4605      	mov	r5, r0
 80051c8:	4639      	mov	r1, r7
 80051ca:	4630      	mov	r0, r6
 80051cc:	f7fe ff6a 	bl	80040a4 <_malloc_r>
 80051d0:	b948      	cbnz	r0, 80051e6 <__smakebuf_r+0x46>
 80051d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051d6:	059a      	lsls	r2, r3, #22
 80051d8:	d4ee      	bmi.n	80051b8 <__smakebuf_r+0x18>
 80051da:	f023 0303 	bic.w	r3, r3, #3
 80051de:	f043 0302 	orr.w	r3, r3, #2
 80051e2:	81a3      	strh	r3, [r4, #12]
 80051e4:	e7e2      	b.n	80051ac <__smakebuf_r+0xc>
 80051e6:	89a3      	ldrh	r3, [r4, #12]
 80051e8:	6020      	str	r0, [r4, #0]
 80051ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051ee:	81a3      	strh	r3, [r4, #12]
 80051f0:	9b01      	ldr	r3, [sp, #4]
 80051f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80051f6:	b15b      	cbz	r3, 8005210 <__smakebuf_r+0x70>
 80051f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051fc:	4630      	mov	r0, r6
 80051fe:	f000 f81d 	bl	800523c <_isatty_r>
 8005202:	b128      	cbz	r0, 8005210 <__smakebuf_r+0x70>
 8005204:	89a3      	ldrh	r3, [r4, #12]
 8005206:	f023 0303 	bic.w	r3, r3, #3
 800520a:	f043 0301 	orr.w	r3, r3, #1
 800520e:	81a3      	strh	r3, [r4, #12]
 8005210:	89a3      	ldrh	r3, [r4, #12]
 8005212:	431d      	orrs	r5, r3
 8005214:	81a5      	strh	r5, [r4, #12]
 8005216:	e7cf      	b.n	80051b8 <__smakebuf_r+0x18>

08005218 <_fstat_r>:
 8005218:	b538      	push	{r3, r4, r5, lr}
 800521a:	4d07      	ldr	r5, [pc, #28]	@ (8005238 <_fstat_r+0x20>)
 800521c:	2300      	movs	r3, #0
 800521e:	4604      	mov	r4, r0
 8005220:	4608      	mov	r0, r1
 8005222:	4611      	mov	r1, r2
 8005224:	602b      	str	r3, [r5, #0]
 8005226:	f7fc fe23 	bl	8001e70 <_fstat>
 800522a:	1c43      	adds	r3, r0, #1
 800522c:	d102      	bne.n	8005234 <_fstat_r+0x1c>
 800522e:	682b      	ldr	r3, [r5, #0]
 8005230:	b103      	cbz	r3, 8005234 <_fstat_r+0x1c>
 8005232:	6023      	str	r3, [r4, #0]
 8005234:	bd38      	pop	{r3, r4, r5, pc}
 8005236:	bf00      	nop
 8005238:	200004b4 	.word	0x200004b4

0800523c <_isatty_r>:
 800523c:	b538      	push	{r3, r4, r5, lr}
 800523e:	4d06      	ldr	r5, [pc, #24]	@ (8005258 <_isatty_r+0x1c>)
 8005240:	2300      	movs	r3, #0
 8005242:	4604      	mov	r4, r0
 8005244:	4608      	mov	r0, r1
 8005246:	602b      	str	r3, [r5, #0]
 8005248:	f7fc fe22 	bl	8001e90 <_isatty>
 800524c:	1c43      	adds	r3, r0, #1
 800524e:	d102      	bne.n	8005256 <_isatty_r+0x1a>
 8005250:	682b      	ldr	r3, [r5, #0]
 8005252:	b103      	cbz	r3, 8005256 <_isatty_r+0x1a>
 8005254:	6023      	str	r3, [r4, #0]
 8005256:	bd38      	pop	{r3, r4, r5, pc}
 8005258:	200004b4 	.word	0x200004b4

0800525c <_malloc_usable_size_r>:
 800525c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005260:	1f18      	subs	r0, r3, #4
 8005262:	2b00      	cmp	r3, #0
 8005264:	bfbc      	itt	lt
 8005266:	580b      	ldrlt	r3, [r1, r0]
 8005268:	18c0      	addlt	r0, r0, r3
 800526a:	4770      	bx	lr

0800526c <_init>:
 800526c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800526e:	bf00      	nop
 8005270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005272:	bc08      	pop	{r3}
 8005274:	469e      	mov	lr, r3
 8005276:	4770      	bx	lr

08005278 <_fini>:
 8005278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800527a:	bf00      	nop
 800527c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800527e:	bc08      	pop	{r3}
 8005280:	469e      	mov	lr, r3
 8005282:	4770      	bx	lr
