
Mo Hinh Da Nhiem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a670  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  0800a780  0800a780  0001a780  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800acb8  0800acb8  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800acb8  0800acb8  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800acb8  0800acb8  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800acb8  0800acb8  0001acb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800acbc  0800acbc  0001acbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800acc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012d4  200001e4  0800aea4  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014b8  0800aea4  000214b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016dd2  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000363a  00000000  00000000  00037022  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014c8  00000000  00000000  0003a660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000103c  00000000  00000000  0003bb28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001aba0  00000000  00000000  0003cb64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000187a2  00000000  00000000  00057704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096e9f  00000000  00000000  0006fea6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006c40  00000000  00000000  00106d48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0010d988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a768 	.word	0x0800a768

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	0800a768 	.word	0x0800a768

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	4605      	mov	r5, r0
 8000b6c:	460c      	mov	r4, r1
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2300      	movs	r3, #0
 8000b72:	4628      	mov	r0, r5
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff ff21 	bl	80009bc <__aeabi_dcmplt>
 8000b7a:	b928      	cbnz	r0, 8000b88 <__aeabi_d2lz+0x20>
 8000b7c:	4628      	mov	r0, r5
 8000b7e:	4621      	mov	r1, r4
 8000b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b84:	f000 b80a 	b.w	8000b9c <__aeabi_d2ulz>
 8000b88:	4628      	mov	r0, r5
 8000b8a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000b8e:	f000 f805 	bl	8000b9c <__aeabi_d2ulz>
 8000b92:	4240      	negs	r0, r0
 8000b94:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b98:	bd38      	pop	{r3, r4, r5, pc}
 8000b9a:	bf00      	nop

08000b9c <__aeabi_d2ulz>:
 8000b9c:	b5d0      	push	{r4, r6, r7, lr}
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	; (8000bd0 <__aeabi_d2ulz+0x34>)
 8000ba2:	4606      	mov	r6, r0
 8000ba4:	460f      	mov	r7, r1
 8000ba6:	f7ff fc97 	bl	80004d8 <__aeabi_dmul>
 8000baa:	f7ff ff6d 	bl	8000a88 <__aeabi_d2uiz>
 8000bae:	4604      	mov	r4, r0
 8000bb0:	f7ff fc18 	bl	80003e4 <__aeabi_ui2d>
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <__aeabi_d2ulz+0x38>)
 8000bb8:	f7ff fc8e 	bl	80004d8 <__aeabi_dmul>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	460b      	mov	r3, r1
 8000bc0:	4630      	mov	r0, r6
 8000bc2:	4639      	mov	r1, r7
 8000bc4:	f7ff fad0 	bl	8000168 <__aeabi_dsub>
 8000bc8:	f7ff ff5e 	bl	8000a88 <__aeabi_d2uiz>
 8000bcc:	4621      	mov	r1, r4
 8000bce:	bdd0      	pop	{r4, r6, r7, pc}
 8000bd0:	3df00000 	.word	0x3df00000
 8000bd4:	41f00000 	.word	0x41f00000

08000bd8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b085      	sub	sp, #20
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	60f8      	str	r0, [r7, #12]
 8000be0:	60b9      	str	r1, [r7, #8]
 8000be2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	4a06      	ldr	r2, [pc, #24]	; (8000c00 <vApplicationGetIdleTaskMemory+0x28>)
 8000be8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	4a05      	ldr	r2, [pc, #20]	; (8000c04 <vApplicationGetIdleTaskMemory+0x2c>)
 8000bee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2280      	movs	r2, #128	; 0x80
 8000bf4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000bf6:	bf00      	nop
 8000bf8:	3714      	adds	r7, #20
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr
 8000c00:	20000200 	.word	0x20000200
 8000c04:	200002a0 	.word	0x200002a0

08000c08 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af02      	add	r7, sp, #8
 8000c0e:	4603      	mov	r3, r0
 8000c10:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000c12:	79fb      	ldrb	r3, [r7, #7]
 8000c14:	f023 030f 	bic.w	r3, r3, #15
 8000c18:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	011b      	lsls	r3, r3, #4
 8000c1e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000c20:	7bfb      	ldrb	r3, [r7, #15]
 8000c22:	f043 030c 	orr.w	r3, r3, #12
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000c2a:	7bfb      	ldrb	r3, [r7, #15]
 8000c2c:	f043 0308 	orr.w	r3, r3, #8
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000c34:	7bbb      	ldrb	r3, [r7, #14]
 8000c36:	f043 030c 	orr.w	r3, r3, #12
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000c3e:	7bbb      	ldrb	r3, [r7, #14]
 8000c40:	f043 0308 	orr.w	r3, r3, #8
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000c48:	f107 0208 	add.w	r2, r7, #8
 8000c4c:	2364      	movs	r3, #100	; 0x64
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	2304      	movs	r3, #4
 8000c52:	214e      	movs	r1, #78	; 0x4e
 8000c54:	4803      	ldr	r0, [pc, #12]	; (8000c64 <lcd_send_cmd+0x5c>)
 8000c56:	f001 fc91 	bl	800257c <HAL_I2C_Master_Transmit>
}
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	200004a0 	.word	0x200004a0

08000c68 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af02      	add	r7, sp, #8
 8000c6e:	4603      	mov	r3, r0
 8000c70:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	f023 030f 	bic.w	r3, r3, #15
 8000c78:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000c7a:	79fb      	ldrb	r3, [r7, #7]
 8000c7c:	011b      	lsls	r3, r3, #4
 8000c7e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000c80:	7bfb      	ldrb	r3, [r7, #15]
 8000c82:	f043 030d 	orr.w	r3, r3, #13
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000c8a:	7bfb      	ldrb	r3, [r7, #15]
 8000c8c:	f043 0309 	orr.w	r3, r3, #9
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000c94:	7bbb      	ldrb	r3, [r7, #14]
 8000c96:	f043 030d 	orr.w	r3, r3, #13
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000c9e:	7bbb      	ldrb	r3, [r7, #14]
 8000ca0:	f043 0309 	orr.w	r3, r3, #9
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ca8:	f107 0208 	add.w	r2, r7, #8
 8000cac:	2364      	movs	r3, #100	; 0x64
 8000cae:	9300      	str	r3, [sp, #0]
 8000cb0:	2304      	movs	r3, #4
 8000cb2:	214e      	movs	r1, #78	; 0x4e
 8000cb4:	4803      	ldr	r0, [pc, #12]	; (8000cc4 <lcd_send_data+0x5c>)
 8000cb6:	f001 fc61 	bl	800257c <HAL_I2C_Master_Transmit>
}
 8000cba:	bf00      	nop
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	200004a0 	.word	0x200004a0

08000cc8 <lcd_put_cur>:
		lcd_send_data (' ');
	}
}

void lcd_put_cur(int row, int col)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
    switch (row)
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d003      	beq.n	8000ce0 <lcd_put_cur+0x18>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2b01      	cmp	r3, #1
 8000cdc:	d005      	beq.n	8000cea <lcd_put_cur+0x22>
 8000cde:	e009      	b.n	8000cf4 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ce6:	603b      	str	r3, [r7, #0]
            break;
 8000ce8:	e004      	b.n	8000cf4 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000cf0:	603b      	str	r3, [r7, #0]
            break;
 8000cf2:	bf00      	nop
    }

    lcd_send_cmd (col);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff85 	bl	8000c08 <lcd_send_cmd>
}
 8000cfe:	bf00      	nop
 8000d00:	3708      	adds	r7, #8
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}

08000d06 <lcd_init>:


void lcd_init (void)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000d0a:	2032      	movs	r0, #50	; 0x32
 8000d0c:	f000 ff88 	bl	8001c20 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000d10:	2030      	movs	r0, #48	; 0x30
 8000d12:	f7ff ff79 	bl	8000c08 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000d16:	2005      	movs	r0, #5
 8000d18:	f000 ff82 	bl	8001c20 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000d1c:	2030      	movs	r0, #48	; 0x30
 8000d1e:	f7ff ff73 	bl	8000c08 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000d22:	2001      	movs	r0, #1
 8000d24:	f000 ff7c 	bl	8001c20 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000d28:	2030      	movs	r0, #48	; 0x30
 8000d2a:	f7ff ff6d 	bl	8000c08 <lcd_send_cmd>
	HAL_Delay(10);
 8000d2e:	200a      	movs	r0, #10
 8000d30:	f000 ff76 	bl	8001c20 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000d34:	2020      	movs	r0, #32
 8000d36:	f7ff ff67 	bl	8000c08 <lcd_send_cmd>
	HAL_Delay(10);
 8000d3a:	200a      	movs	r0, #10
 8000d3c:	f000 ff70 	bl	8001c20 <HAL_Delay>

  // display initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000d40:	2028      	movs	r0, #40	; 0x28
 8000d42:	f7ff ff61 	bl	8000c08 <lcd_send_cmd>
	HAL_Delay(1);
 8000d46:	2001      	movs	r0, #1
 8000d48:	f000 ff6a 	bl	8001c20 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000d4c:	2008      	movs	r0, #8
 8000d4e:	f7ff ff5b 	bl	8000c08 <lcd_send_cmd>
	HAL_Delay(1);
 8000d52:	2001      	movs	r0, #1
 8000d54:	f000 ff64 	bl	8001c20 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000d58:	2001      	movs	r0, #1
 8000d5a:	f7ff ff55 	bl	8000c08 <lcd_send_cmd>
	HAL_Delay(1);
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f000 ff5e 	bl	8001c20 <HAL_Delay>
	HAL_Delay(1);
 8000d64:	2001      	movs	r0, #1
 8000d66:	f000 ff5b 	bl	8001c20 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000d6a:	2006      	movs	r0, #6
 8000d6c:	f7ff ff4c 	bl	8000c08 <lcd_send_cmd>
	HAL_Delay(1);
 8000d70:	2001      	movs	r0, #1
 8000d72:	f000 ff55 	bl	8001c20 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000d76:	200c      	movs	r0, #12
 8000d78:	f7ff ff46 	bl	8000c08 <lcd_send_cmd>
}
 8000d7c:	bf00      	nop
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000d88:	e006      	b.n	8000d98 <lcd_send_string+0x18>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	1c5a      	adds	r2, r3, #1
 8000d8e:	607a      	str	r2, [r7, #4]
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff ff68 	bl	8000c68 <lcd_send_data>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d1f4      	bne.n	8000d8a <lcd_send_string+0xa>
}
 8000da0:	bf00      	nop
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)// X l ngt khi nhn d liu qua UART
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
		 if(huart->Instance == huart1.Instance)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	4b0c      	ldr	r3, [pc, #48]	; (8000dec <HAL_UART_RxCpltCallback+0x40>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	d110      	bne.n	8000de2 <HAL_UART_RxCpltCallback+0x36>
		 {
		   HAL_UART_Transmit(&huart1," Updating Cycle...\n",sizeof(" Updating cycle...\n"), 10);//Gi li tn hiu xc nhn  c ngt
 8000dc0:	230a      	movs	r3, #10
 8000dc2:	2214      	movs	r2, #20
 8000dc4:	490a      	ldr	r1, [pc, #40]	; (8000df0 <HAL_UART_RxCpltCallback+0x44>)
 8000dc6:	4809      	ldr	r0, [pc, #36]	; (8000dec <HAL_UART_RxCpltCallback+0x40>)
 8000dc8:	f003 f82e 	bl	8003e28 <HAL_UART_Transmit>
		   HAL_UART_Receive_IT(&huart1,rxData, 2);// Kch hot li ngt nhn d liu
 8000dcc:	2202      	movs	r2, #2
 8000dce:	4909      	ldr	r1, [pc, #36]	; (8000df4 <HAL_UART_RxCpltCallback+0x48>)
 8000dd0:	4806      	ldr	r0, [pc, #24]	; (8000dec <HAL_UART_RxCpltCallback+0x40>)
 8000dd2:	f003 f8ac 	bl	8003f2e <HAL_UART_Receive_IT>
		   t= atoi(rxData);// Chuyn d liu nhn c sang dng s nguyn
 8000dd6:	4807      	ldr	r0, [pc, #28]	; (8000df4 <HAL_UART_RxCpltCallback+0x48>)
 8000dd8:	f005 f852 	bl	8005e80 <atoi>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	4a06      	ldr	r2, [pc, #24]	; (8000df8 <HAL_UART_RxCpltCallback+0x4c>)
 8000de0:	6013      	str	r3, [r2, #0]
		 }
	}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	2000053c 	.word	0x2000053c
 8000df0:	0800a780 	.word	0x0800a780
 8000df4:	200005cc 	.word	0x200005cc
 8000df8:	20000000 	.word	0x20000000

08000dfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dfc:	b5b0      	push	{r4, r5, r7, lr}
 8000dfe:	b090      	sub	sp, #64	; 0x40
 8000e00:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e02:	f000 fedb 	bl	8001bbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e06:	f000 f867 	bl	8000ed8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e0a:	f000 f953 	bl	80010b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000e0e:	f000 f8a9 	bl	8000f64 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000e12:	f000 f8d5 	bl	8000fc0 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000e16:	f000 f923 	bl	8001060 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8000e1a:	f7ff ff74 	bl	8000d06 <lcd_init>
  HAL_UART_Receive_IT(&huart1,rxData, 2);// G?i ngt nhn d liu
 8000e1e:	2202      	movs	r2, #2
 8000e20:	4923      	ldr	r1, [pc, #140]	; (8000eb0 <main+0xb4>)
 8000e22:	4824      	ldr	r0, [pc, #144]	; (8000eb4 <main+0xb8>)
 8000e24:	f003 f883 	bl	8003f2e <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start(&htim1);
 8000e28:	4823      	ldr	r0, [pc, #140]	; (8000eb8 <main+0xbc>)
 8000e2a:	f002 fb8f 	bl	800354c <HAL_TIM_Base_Start>
  init_dht11(&dht,&htim1,GPIOA, GPIO_PIN_1);// Khi to cho cm bin DHT11
 8000e2e:	2302      	movs	r3, #2
 8000e30:	4a22      	ldr	r2, [pc, #136]	; (8000ebc <main+0xc0>)
 8000e32:	4921      	ldr	r1, [pc, #132]	; (8000eb8 <main+0xbc>)
 8000e34:	4822      	ldr	r0, [pc, #136]	; (8000ec0 <main+0xc4>)
 8000e36:	f000 fa89 	bl	800134c <init_dht11>
  lcd_send_cmd(0x40);
 8000e3a:	2040      	movs	r0, #64	; 0x40
 8000e3c:	f7ff fee4 	bl	8000c08 <lcd_send_cmd>
  for(int i=0;i<8;i++)
 8000e40:	2300      	movs	r3, #0
 8000e42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000e44:	e009      	b.n	8000e5a <main+0x5e>
  {
	lcd_send_data(kytu[i]);
 8000e46:	4a1f      	ldr	r2, [pc, #124]	; (8000ec4 <main+0xc8>)
 8000e48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e4a:	4413      	add	r3, r2
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff ff0a 	bl	8000c68 <lcd_send_data>
  for(int i=0;i<8;i++)
 8000e54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e56:	3301      	adds	r3, #1
 8000e58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000e5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000e5c:	2b07      	cmp	r3, #7
 8000e5e:	ddf2      	ble.n	8000e46 <main+0x4a>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of readTemperature */
  osThreadDef(readTemperature, ReadTempTask, osPriorityHigh, 0, 128);
 8000e60:	4b19      	ldr	r3, [pc, #100]	; (8000ec8 <main+0xcc>)
 8000e62:	f107 0420 	add.w	r4, r7, #32
 8000e66:	461d      	mov	r5, r3
 8000e68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readTemperatureHandle = osThreadCreate(osThread(readTemperature), NULL);
 8000e74:	f107 0320 	add.w	r3, r7, #32
 8000e78:	2100      	movs	r1, #0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f003 fe1a 	bl	8004ab4 <osThreadCreate>
 8000e80:	4603      	mov	r3, r0
 8000e82:	4a12      	ldr	r2, [pc, #72]	; (8000ecc <main+0xd0>)
 8000e84:	6013      	str	r3, [r2, #0]

  /* definition and creation of readHumidity */
  osThreadDef(readHumidity, ReadHumiTask, osPriorityNormal, 0, 128);
 8000e86:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <main+0xd4>)
 8000e88:	1d3c      	adds	r4, r7, #4
 8000e8a:	461d      	mov	r5, r3
 8000e8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readHumidityHandle = osThreadCreate(osThread(readHumidity), NULL);
 8000e98:	1d3b      	adds	r3, r7, #4
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f003 fe09 	bl	8004ab4 <osThreadCreate>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	4a0b      	ldr	r2, [pc, #44]	; (8000ed4 <main+0xd8>)
 8000ea6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000ea8:	f003 fdfd 	bl	8004aa6 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000eac:	e7fe      	b.n	8000eac <main+0xb0>
 8000eae:	bf00      	nop
 8000eb0:	200005cc 	.word	0x200005cc
 8000eb4:	2000053c 	.word	0x2000053c
 8000eb8:	200004f4 	.word	0x200004f4
 8000ebc:	40010800 	.word	0x40010800
 8000ec0:	20000594 	.word	0x20000594
 8000ec4:	20000004 	.word	0x20000004
 8000ec8:	0800a7a4 	.word	0x0800a7a4
 8000ecc:	20000584 	.word	0x20000584
 8000ed0:	0800a7d0 	.word	0x0800a7d0
 8000ed4:	20000588 	.word	0x20000588

08000ed8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b090      	sub	sp, #64	; 0x40
 8000edc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ede:	f107 0318 	add.w	r3, r7, #24
 8000ee2:	2228      	movs	r2, #40	; 0x28
 8000ee4:	2100      	movs	r1, #0
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f006 f845 	bl	8006f76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
 8000ef8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000efa:	2301      	movs	r3, #1
 8000efc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000efe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f02:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000f04:	2300      	movs	r3, #0
 8000f06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f14:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f16:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f1c:	f107 0318 	add.w	r3, r7, #24
 8000f20:	4618      	mov	r0, r3
 8000f22:	f001 fe83 	bl	8002c2c <HAL_RCC_OscConfig>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000f2c:	f000 fa09 	bl	8001342 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f30:	230f      	movs	r3, #15
 8000f32:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f34:	2302      	movs	r3, #2
 8000f36:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f40:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	2102      	movs	r1, #2
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f002 f8f0 	bl	8003130 <HAL_RCC_ClockConfig>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000f56:	f000 f9f4 	bl	8001342 <Error_Handler>
  }
}
 8000f5a:	bf00      	nop
 8000f5c:	3740      	adds	r7, #64	; 0x40
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
	...

08000f64 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f68:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <MX_I2C1_Init+0x50>)
 8000f6a:	4a13      	ldr	r2, [pc, #76]	; (8000fb8 <MX_I2C1_Init+0x54>)
 8000f6c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f6e:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <MX_I2C1_Init+0x50>)
 8000f70:	4a12      	ldr	r2, [pc, #72]	; (8000fbc <MX_I2C1_Init+0x58>)
 8000f72:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f74:	4b0f      	ldr	r3, [pc, #60]	; (8000fb4 <MX_I2C1_Init+0x50>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <MX_I2C1_Init+0x50>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f80:	4b0c      	ldr	r3, [pc, #48]	; (8000fb4 <MX_I2C1_Init+0x50>)
 8000f82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f86:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f88:	4b0a      	ldr	r3, [pc, #40]	; (8000fb4 <MX_I2C1_Init+0x50>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f8e:	4b09      	ldr	r3, [pc, #36]	; (8000fb4 <MX_I2C1_Init+0x50>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f94:	4b07      	ldr	r3, [pc, #28]	; (8000fb4 <MX_I2C1_Init+0x50>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f9a:	4b06      	ldr	r3, [pc, #24]	; (8000fb4 <MX_I2C1_Init+0x50>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fa0:	4804      	ldr	r0, [pc, #16]	; (8000fb4 <MX_I2C1_Init+0x50>)
 8000fa2:	f001 f9a7 	bl	80022f4 <HAL_I2C_Init>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fac:	f000 f9c9 	bl	8001342 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	200004a0 	.word	0x200004a0
 8000fb8:	40005400 	.word	0x40005400
 8000fbc:	000186a0 	.word	0x000186a0

08000fc0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fc6:	f107 0308 	add.w	r3, r7, #8
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fdc:	4b1e      	ldr	r3, [pc, #120]	; (8001058 <MX_TIM1_Init+0x98>)
 8000fde:	4a1f      	ldr	r2, [pc, #124]	; (800105c <MX_TIM1_Init+0x9c>)
 8000fe0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000fe2:	4b1d      	ldr	r3, [pc, #116]	; (8001058 <MX_TIM1_Init+0x98>)
 8000fe4:	2247      	movs	r2, #71	; 0x47
 8000fe6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	; (8001058 <MX_TIM1_Init+0x98>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000fee:	4b1a      	ldr	r3, [pc, #104]	; (8001058 <MX_TIM1_Init+0x98>)
 8000ff0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ff4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff6:	4b18      	ldr	r3, [pc, #96]	; (8001058 <MX_TIM1_Init+0x98>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ffc:	4b16      	ldr	r3, [pc, #88]	; (8001058 <MX_TIM1_Init+0x98>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001002:	4b15      	ldr	r3, [pc, #84]	; (8001058 <MX_TIM1_Init+0x98>)
 8001004:	2200      	movs	r2, #0
 8001006:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001008:	4813      	ldr	r0, [pc, #76]	; (8001058 <MX_TIM1_Init+0x98>)
 800100a:	f002 fa4f 	bl	80034ac <HAL_TIM_Base_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001014:	f000 f995 	bl	8001342 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001018:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800101c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800101e:	f107 0308 	add.w	r3, r7, #8
 8001022:	4619      	mov	r1, r3
 8001024:	480c      	ldr	r0, [pc, #48]	; (8001058 <MX_TIM1_Init+0x98>)
 8001026:	f002 fc5b 	bl	80038e0 <HAL_TIM_ConfigClockSource>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001030:	f000 f987 	bl	8001342 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001034:	2300      	movs	r3, #0
 8001036:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001038:	2300      	movs	r3, #0
 800103a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800103c:	463b      	mov	r3, r7
 800103e:	4619      	mov	r1, r3
 8001040:	4805      	ldr	r0, [pc, #20]	; (8001058 <MX_TIM1_Init+0x98>)
 8001042:	f002 fe31 	bl	8003ca8 <HAL_TIMEx_MasterConfigSynchronization>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800104c:	f000 f979 	bl	8001342 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001050:	bf00      	nop
 8001052:	3718      	adds	r7, #24
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	200004f4 	.word	0x200004f4
 800105c:	40012c00 	.word	0x40012c00

08001060 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001064:	4b11      	ldr	r3, [pc, #68]	; (80010ac <MX_USART1_UART_Init+0x4c>)
 8001066:	4a12      	ldr	r2, [pc, #72]	; (80010b0 <MX_USART1_UART_Init+0x50>)
 8001068:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800106a:	4b10      	ldr	r3, [pc, #64]	; (80010ac <MX_USART1_UART_Init+0x4c>)
 800106c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001070:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001072:	4b0e      	ldr	r3, [pc, #56]	; (80010ac <MX_USART1_UART_Init+0x4c>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001078:	4b0c      	ldr	r3, [pc, #48]	; (80010ac <MX_USART1_UART_Init+0x4c>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800107e:	4b0b      	ldr	r3, [pc, #44]	; (80010ac <MX_USART1_UART_Init+0x4c>)
 8001080:	2200      	movs	r2, #0
 8001082:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001084:	4b09      	ldr	r3, [pc, #36]	; (80010ac <MX_USART1_UART_Init+0x4c>)
 8001086:	220c      	movs	r2, #12
 8001088:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800108a:	4b08      	ldr	r3, [pc, #32]	; (80010ac <MX_USART1_UART_Init+0x4c>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001090:	4b06      	ldr	r3, [pc, #24]	; (80010ac <MX_USART1_UART_Init+0x4c>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001096:	4805      	ldr	r0, [pc, #20]	; (80010ac <MX_USART1_UART_Init+0x4c>)
 8001098:	f002 fe76 	bl	8003d88 <HAL_UART_Init>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010a2:	f000 f94e 	bl	8001342 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010a6:	bf00      	nop
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	2000053c 	.word	0x2000053c
 80010b0:	40013800 	.word	0x40013800

080010b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b088      	sub	sp, #32
 80010b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ba:	f107 0310 	add.w	r3, r7, #16
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	605a      	str	r2, [r3, #4]
 80010c4:	609a      	str	r2, [r3, #8]
 80010c6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010c8:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <MX_GPIO_Init+0x8c>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	4a1c      	ldr	r2, [pc, #112]	; (8001140 <MX_GPIO_Init+0x8c>)
 80010ce:	f043 0320 	orr.w	r3, r3, #32
 80010d2:	6193      	str	r3, [r2, #24]
 80010d4:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <MX_GPIO_Init+0x8c>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	f003 0320 	and.w	r3, r3, #32
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e0:	4b17      	ldr	r3, [pc, #92]	; (8001140 <MX_GPIO_Init+0x8c>)
 80010e2:	699b      	ldr	r3, [r3, #24]
 80010e4:	4a16      	ldr	r2, [pc, #88]	; (8001140 <MX_GPIO_Init+0x8c>)
 80010e6:	f043 0304 	orr.w	r3, r3, #4
 80010ea:	6193      	str	r3, [r2, #24]
 80010ec:	4b14      	ldr	r3, [pc, #80]	; (8001140 <MX_GPIO_Init+0x8c>)
 80010ee:	699b      	ldr	r3, [r3, #24]
 80010f0:	f003 0304 	and.w	r3, r3, #4
 80010f4:	60bb      	str	r3, [r7, #8]
 80010f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <MX_GPIO_Init+0x8c>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	4a10      	ldr	r2, [pc, #64]	; (8001140 <MX_GPIO_Init+0x8c>)
 80010fe:	f043 0308 	orr.w	r3, r3, #8
 8001102:	6193      	str	r3, [r2, #24]
 8001104:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <MX_GPIO_Init+0x8c>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	f003 0308 	and.w	r3, r3, #8
 800110c:	607b      	str	r3, [r7, #4]
 800110e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	2102      	movs	r1, #2
 8001114:	480b      	ldr	r0, [pc, #44]	; (8001144 <MX_GPIO_Init+0x90>)
 8001116:	f001 f8d4 	bl	80022c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800111a:	2302      	movs	r3, #2
 800111c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111e:	2301      	movs	r3, #1
 8001120:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001126:	2302      	movs	r3, #2
 8001128:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112a:	f107 0310 	add.w	r3, r7, #16
 800112e:	4619      	mov	r1, r3
 8001130:	4804      	ldr	r0, [pc, #16]	; (8001144 <MX_GPIO_Init+0x90>)
 8001132:	f000 ff2b 	bl	8001f8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001136:	bf00      	nop
 8001138:	3720      	adds	r7, #32
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40021000 	.word	0x40021000
 8001144:	40010800 	.word	0x40010800

08001148 <display_Cycle>:

/* USER CODE BEGIN 4 */
void display_Cycle()// Hin th chu k ly mu
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
	lcd_put_cur(1, 11);
 800114c:	210b      	movs	r1, #11
 800114e:	2001      	movs	r0, #1
 8001150:	f7ff fdba 	bl	8000cc8 <lcd_put_cur>
	lcd_send_string("T:");
 8001154:	480d      	ldr	r0, [pc, #52]	; (800118c <display_Cycle+0x44>)
 8001156:	f7ff fe13 	bl	8000d80 <lcd_send_string>
	lcd_put_cur(1, 13);
 800115a:	210d      	movs	r1, #13
 800115c:	2001      	movs	r0, #1
 800115e:	f7ff fdb3 	bl	8000cc8 <lcd_put_cur>
	if(t==1){
 8001162:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <display_Cycle+0x48>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d103      	bne.n	8001172 <display_Cycle+0x2a>
		lcd_send_string("01");
 800116a:	480a      	ldr	r0, [pc, #40]	; (8001194 <display_Cycle+0x4c>)
 800116c:	f7ff fe08 	bl	8000d80 <lcd_send_string>
 8001170:	e002      	b.n	8001178 <display_Cycle+0x30>
	}
	else
	{
	lcd_send_string(rxData);
 8001172:	4809      	ldr	r0, [pc, #36]	; (8001198 <display_Cycle+0x50>)
 8001174:	f7ff fe04 	bl	8000d80 <lcd_send_string>
	}
	lcd_put_cur(1, 15);
 8001178:	210f      	movs	r1, #15
 800117a:	2001      	movs	r0, #1
 800117c:	f7ff fda4 	bl	8000cc8 <lcd_put_cur>
	lcd_send_string("s");
 8001180:	4806      	ldr	r0, [pc, #24]	; (800119c <display_Cycle+0x54>)
 8001182:	f7ff fdfd 	bl	8000d80 <lcd_send_string>
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	0800a7ec 	.word	0x0800a7ec
 8001190:	20000000 	.word	0x20000000
 8001194:	0800a7f0 	.word	0x0800a7f0
 8001198:	200005cc 	.word	0x200005cc
 800119c:	0800a7f4 	.word	0x0800a7f4

080011a0 <readTemperature>:

void readTemperature(void)// ??c v gi d liu nhit 
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	readDHT11(&dht);
 80011a4:	481f      	ldr	r0, [pc, #124]	; (8001224 <readTemperature+0x84>)
 80011a6:	f000 f920 	bl	80013ea <readDHT11>
	Temp = dht.temperature;
 80011aa:	4b1e      	ldr	r3, [pc, #120]	; (8001224 <readTemperature+0x84>)
 80011ac:	7b1b      	ldrb	r3, [r3, #12]
 80011ae:	461a      	mov	r2, r3
 80011b0:	4b1d      	ldr	r3, [pc, #116]	; (8001228 <readTemperature+0x88>)
 80011b2:	601a      	str	r2, [r3, #0]
	itoa(Temp,str,10);
 80011b4:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <readTemperature+0x88>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	220a      	movs	r2, #10
 80011ba:	491c      	ldr	r1, [pc, #112]	; (800122c <readTemperature+0x8c>)
 80011bc:	4618      	mov	r0, r3
 80011be:	f004 fe7b 	bl	8005eb8 <itoa>
	HAL_UART_Transmit(&huart1, "Temperature: ", sizeof("Temperature: "), 10);
 80011c2:	230a      	movs	r3, #10
 80011c4:	220e      	movs	r2, #14
 80011c6:	491a      	ldr	r1, [pc, #104]	; (8001230 <readTemperature+0x90>)
 80011c8:	481a      	ldr	r0, [pc, #104]	; (8001234 <readTemperature+0x94>)
 80011ca:	f002 fe2d 	bl	8003e28 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*) str, sizeof(str), 10);
 80011ce:	230a      	movs	r3, #10
 80011d0:	2214      	movs	r2, #20
 80011d2:	4916      	ldr	r1, [pc, #88]	; (800122c <readTemperature+0x8c>)
 80011d4:	4817      	ldr	r0, [pc, #92]	; (8001234 <readTemperature+0x94>)
 80011d6:	f002 fe27 	bl	8003e28 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, " C", sizeof(" C"), 10);
 80011da:	230a      	movs	r3, #10
 80011dc:	2203      	movs	r2, #3
 80011de:	4916      	ldr	r1, [pc, #88]	; (8001238 <readTemperature+0x98>)
 80011e0:	4814      	ldr	r0, [pc, #80]	; (8001234 <readTemperature+0x94>)
 80011e2:	f002 fe21 	bl	8003e28 <HAL_UART_Transmit>
	lcd_put_cur(0,0);
 80011e6:	2100      	movs	r1, #0
 80011e8:	2000      	movs	r0, #0
 80011ea:	f7ff fd6d 	bl	8000cc8 <lcd_put_cur>
	lcd_send_string("Temp: ");
 80011ee:	4813      	ldr	r0, [pc, #76]	; (800123c <readTemperature+0x9c>)
 80011f0:	f7ff fdc6 	bl	8000d80 <lcd_send_string>
	lcd_put_cur(0, 6);
 80011f4:	2106      	movs	r1, #6
 80011f6:	2000      	movs	r0, #0
 80011f8:	f7ff fd66 	bl	8000cc8 <lcd_put_cur>
	lcd_send_string(str);
 80011fc:	480b      	ldr	r0, [pc, #44]	; (800122c <readTemperature+0x8c>)
 80011fe:	f7ff fdbf 	bl	8000d80 <lcd_send_string>
	lcd_put_cur(0, 8);
 8001202:	2108      	movs	r1, #8
 8001204:	2000      	movs	r0, #0
 8001206:	f7ff fd5f 	bl	8000cc8 <lcd_put_cur>
	lcd_send_data(0);
 800120a:	2000      	movs	r0, #0
 800120c:	f7ff fd2c 	bl	8000c68 <lcd_send_data>
	lcd_put_cur(0, 9);
 8001210:	2109      	movs	r1, #9
 8001212:	2000      	movs	r0, #0
 8001214:	f7ff fd58 	bl	8000cc8 <lcd_put_cur>
	lcd_send_string("C");
 8001218:	4809      	ldr	r0, [pc, #36]	; (8001240 <readTemperature+0xa0>)
 800121a:	f7ff fdb1 	bl	8000d80 <lcd_send_string>
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	20000594 	.word	0x20000594
 8001228:	2000058c 	.word	0x2000058c
 800122c:	200005a4 	.word	0x200005a4
 8001230:	0800a7f8 	.word	0x0800a7f8
 8001234:	2000053c 	.word	0x2000053c
 8001238:	0800a808 	.word	0x0800a808
 800123c:	0800a80c 	.word	0x0800a80c
 8001240:	0800a814 	.word	0x0800a814

08001244 <readHumidity>:

void readHumidity(void)// ??c v gi d liu  m
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
	readDHT11(&dht);
 8001248:	481b      	ldr	r0, [pc, #108]	; (80012b8 <readHumidity+0x74>)
 800124a:	f000 f8ce 	bl	80013ea <readDHT11>
	Humi = dht.humidty;
 800124e:	4b1a      	ldr	r3, [pc, #104]	; (80012b8 <readHumidity+0x74>)
 8001250:	7b5b      	ldrb	r3, [r3, #13]
 8001252:	461a      	mov	r2, r3
 8001254:	4b19      	ldr	r3, [pc, #100]	; (80012bc <readHumidity+0x78>)
 8001256:	601a      	str	r2, [r3, #0]
	itoa(Humi,stt,10);
 8001258:	4b18      	ldr	r3, [pc, #96]	; (80012bc <readHumidity+0x78>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	220a      	movs	r2, #10
 800125e:	4918      	ldr	r1, [pc, #96]	; (80012c0 <readHumidity+0x7c>)
 8001260:	4618      	mov	r0, r3
 8001262:	f004 fe29 	bl	8005eb8 <itoa>
	HAL_UART_Transmit(&huart1, " Humidity: ", sizeof(" Humidity: "), 10);
 8001266:	230a      	movs	r3, #10
 8001268:	220c      	movs	r2, #12
 800126a:	4916      	ldr	r1, [pc, #88]	; (80012c4 <readHumidity+0x80>)
 800126c:	4816      	ldr	r0, [pc, #88]	; (80012c8 <readHumidity+0x84>)
 800126e:	f002 fddb 	bl	8003e28 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*) stt, sizeof(stt), 10);
 8001272:	230a      	movs	r3, #10
 8001274:	2214      	movs	r2, #20
 8001276:	4912      	ldr	r1, [pc, #72]	; (80012c0 <readHumidity+0x7c>)
 8001278:	4813      	ldr	r0, [pc, #76]	; (80012c8 <readHumidity+0x84>)
 800127a:	f002 fdd5 	bl	8003e28 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, " %\n", sizeof(" %\n"), 10);
 800127e:	230a      	movs	r3, #10
 8001280:	2204      	movs	r2, #4
 8001282:	4912      	ldr	r1, [pc, #72]	; (80012cc <readHumidity+0x88>)
 8001284:	4810      	ldr	r0, [pc, #64]	; (80012c8 <readHumidity+0x84>)
 8001286:	f002 fdcf 	bl	8003e28 <HAL_UART_Transmit>
	lcd_put_cur(1,0);
 800128a:	2100      	movs	r1, #0
 800128c:	2001      	movs	r0, #1
 800128e:	f7ff fd1b 	bl	8000cc8 <lcd_put_cur>
	lcd_send_string("Humi: ");
 8001292:	480f      	ldr	r0, [pc, #60]	; (80012d0 <readHumidity+0x8c>)
 8001294:	f7ff fd74 	bl	8000d80 <lcd_send_string>
	lcd_put_cur(1, 6);
 8001298:	2106      	movs	r1, #6
 800129a:	2001      	movs	r0, #1
 800129c:	f7ff fd14 	bl	8000cc8 <lcd_put_cur>
	lcd_send_string(stt);
 80012a0:	4807      	ldr	r0, [pc, #28]	; (80012c0 <readHumidity+0x7c>)
 80012a2:	f7ff fd6d 	bl	8000d80 <lcd_send_string>
	lcd_put_cur(1, 9);
 80012a6:	2109      	movs	r1, #9
 80012a8:	2001      	movs	r0, #1
 80012aa:	f7ff fd0d 	bl	8000cc8 <lcd_put_cur>
	lcd_send_string("%");
 80012ae:	4809      	ldr	r0, [pc, #36]	; (80012d4 <readHumidity+0x90>)
 80012b0:	f7ff fd66 	bl	8000d80 <lcd_send_string>
}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000594 	.word	0x20000594
 80012bc:	20000590 	.word	0x20000590
 80012c0:	200005b8 	.word	0x200005b8
 80012c4:	0800a818 	.word	0x0800a818
 80012c8:	2000053c 	.word	0x2000053c
 80012cc:	0800a824 	.word	0x0800a824
 80012d0:	0800a828 	.word	0x0800a828
 80012d4:	0800a830 	.word	0x0800a830

080012d8 <ReadTempTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_ReadTempTask */
void ReadTempTask(void const * argument)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  display_Cycle();
 80012e0:	f7ff ff32 	bl	8001148 <display_Cycle>
	  readTemperature();
 80012e4:	f7ff ff5c 	bl	80011a0 <readTemperature>
	  osDelay(t*1000);
 80012e8:	4b04      	ldr	r3, [pc, #16]	; (80012fc <ReadTempTask+0x24>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012f0:	fb02 f303 	mul.w	r3, r2, r3
 80012f4:	4618      	mov	r0, r3
 80012f6:	f003 fc29 	bl	8004b4c <osDelay>
	  display_Cycle();
 80012fa:	e7f1      	b.n	80012e0 <ReadTempTask+0x8>
 80012fc:	20000000 	.word	0x20000000

08001300 <ReadHumiTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReadHumiTask */
void ReadHumiTask(void const * argument)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ReadHumiTask */
  /* Infinite loop */
  for(;;)
  {
	  readHumidity();
 8001308:	f7ff ff9c 	bl	8001244 <readHumidity>
	  osDelay(t*1000);
 800130c:	4b04      	ldr	r3, [pc, #16]	; (8001320 <ReadHumiTask+0x20>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001314:	fb02 f303 	mul.w	r3, r2, r3
 8001318:	4618      	mov	r0, r3
 800131a:	f003 fc17 	bl	8004b4c <osDelay>
	  readHumidity();
 800131e:	e7f3      	b.n	8001308 <ReadHumiTask+0x8>
 8001320:	20000000 	.word	0x20000000

08001324 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001334:	d101      	bne.n	800133a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001336:	f000 fc57 	bl	8001be8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001346:	b672      	cpsid	i
}
 8001348:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800134a:	e7fe      	b.n	800134a <Error_Handler+0x8>

0800134c <init_dht11>:
 * @param htim TIMER for calculate delays ex:&htim2
 * @param port GPIO port ex:GPIOA
 * @param pin GPIO pin ex:GPIO_PIN_2
 * @param dht struct to configure ex:&dht
 */
void init_dht11(dht11_t *dht, TIM_HandleTypeDef *htim, GPIO_TypeDef* port, uint16_t pin){
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
 8001358:	807b      	strh	r3, [r7, #2]
	dht->htim = htim;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	68ba      	ldr	r2, [r7, #8]
 800135e:	609a      	str	r2, [r3, #8]
	dht->port = port;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	601a      	str	r2, [r3, #0]
	dht->pin = pin;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	887a      	ldrh	r2, [r7, #2]
 800136a:	809a      	strh	r2, [r3, #4]
}
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr

08001376 <set_dht11_gpio_mode>:
 * @brief set DHT pin direction with given parameter
 * @param dht struct for dht
 * @param pMode GPIO Mode ex:INPUT or OUTPUT
 */
static void set_dht11_gpio_mode(dht11_t *dht, uint8_t pMode)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b086      	sub	sp, #24
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
 800137e:	460b      	mov	r3, r1
 8001380:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001382:	f107 0308 	add.w	r3, r7, #8
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
 800138a:	605a      	str	r2, [r3, #4]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	60da      	str	r2, [r3, #12]

	if(pMode == OUTPUT)
 8001390:	78fb      	ldrb	r3, [r7, #3]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d111      	bne.n	80013ba <set_dht11_gpio_mode+0x44>
	{
	  GPIO_InitStruct.Pin = dht->pin;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	889b      	ldrh	r3, [r3, #4]
 800139a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139c:	2301      	movs	r3, #1
 800139e:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013a4:	2303      	movs	r3, #3
 80013a6:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f107 0208 	add.w	r2, r7, #8
 80013b0:	4611      	mov	r1, r2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f000 fdea 	bl	8001f8c <HAL_GPIO_Init>
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
	}
}
 80013b8:	e013      	b.n	80013e2 <set_dht11_gpio_mode+0x6c>
	}else if(pMode == INPUT)
 80013ba:	78fb      	ldrb	r3, [r7, #3]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d110      	bne.n	80013e2 <set_dht11_gpio_mode+0x6c>
	  GPIO_InitStruct.Pin = dht->pin;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	889b      	ldrh	r3, [r3, #4]
 80013c4:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ce:	2303      	movs	r3, #3
 80013d0:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f107 0208 	add.w	r2, r7, #8
 80013da:	4611      	mov	r1, r2
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 fdd5 	bl	8001f8c <HAL_GPIO_Init>
}
 80013e2:	bf00      	nop
 80013e4:	3718      	adds	r7, #24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <readDHT11>:
 * @brief reads dht11 value
 * @param dht struct for dht11
 * @return 1 if read ok 0 if something wrong in read
 */
uint8_t readDHT11(dht11_t *dht)
{
 80013ea:	b580      	push	{r7, lr}
 80013ec:	b094      	sub	sp, #80	; 0x50
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
	uint16_t mTime1 = 0, mTime2 = 0, mBit = 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80013f6:	2300      	movs	r3, #0
 80013f8:	86bb      	strh	r3, [r7, #52]	; 0x34
 80013fa:	2300      	movs	r3, #0
 80013fc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	uint8_t humVal = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	uint8_t tempVal = 0;
 8001406:	2300      	movs	r3, #0
 8001408:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	uint8_t parityVal = 0;
 800140c:	2300      	movs	r3, #0
 800140e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	uint8_t mData[40];

	//start comm
	set_dht11_gpio_mode(dht, OUTPUT);			//set pin direction as input
 8001412:	2101      	movs	r1, #1
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ffae 	bl	8001376 <set_dht11_gpio_mode>
	HAL_GPIO_WritePin(dht->port, dht->pin, GPIO_PIN_RESET);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6818      	ldr	r0, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	889b      	ldrh	r3, [r3, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	4619      	mov	r1, r3
 8001426:	f000 ff4c 	bl	80022c2 <HAL_GPIO_WritePin>
	HAL_Delay(18);					//wait 18 ms in Low state
 800142a:	2012      	movs	r0, #18
 800142c:	f000 fbf8 	bl	8001c20 <HAL_Delay>
  __ASM volatile ("cpsid i" : : : "memory");
 8001430:	b672      	cpsid	i
}
 8001432:	bf00      	nop
	__disable_irq();	//disable all interupts to do only read dht otherwise miss timer
	HAL_TIM_Base_Start(dht->htim); //start timer
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	4618      	mov	r0, r3
 800143a:	f002 f887 	bl	800354c <HAL_TIM_Base_Start>
	set_dht11_gpio_mode(dht, INPUT);
 800143e:	2100      	movs	r1, #0
 8001440:	6878      	ldr	r0, [r7, #4]
 8001442:	f7ff ff98 	bl	8001376 <set_dht11_gpio_mode>
	//check dht answer
	__HAL_TIM_SET_COUNTER(dht->htim, 0);				//set timer counter to zero
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2200      	movs	r2, #0
 800144e:	625a      	str	r2, [r3, #36]	; 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8001450:	e00b      	b.n	800146a <readDHT11+0x80>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145a:	b29b      	uxth	r3, r3
 800145c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001460:	d903      	bls.n	800146a <readDHT11+0x80>
  __ASM volatile ("cpsie i" : : : "memory");
 8001462:	b662      	cpsie	i
}
 8001464:	bf00      	nop
			__enable_irq();
			return 0;
 8001466:	2300      	movs	r3, #0
 8001468:	e129      	b.n	80016be <readDHT11+0x2d4>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	889b      	ldrh	r3, [r3, #4]
 8001472:	4619      	mov	r1, r3
 8001474:	4610      	mov	r0, r2
 8001476:	f000 ff0d 	bl	8002294 <HAL_GPIO_ReadPin>
 800147a:	4603      	mov	r3, r0
 800147c:	2b01      	cmp	r3, #1
 800147e:	d0e8      	beq.n	8001452 <readDHT11+0x68>
		}
	}
	__HAL_TIM_SET_COUNTER(dht->htim, 0);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2200      	movs	r2, #0
 8001488:	625a      	str	r2, [r3, #36]	; 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 800148a:	e00b      	b.n	80014a4 <readDHT11+0xba>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001494:	b29b      	uxth	r3, r3
 8001496:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800149a:	d903      	bls.n	80014a4 <readDHT11+0xba>
  __ASM volatile ("cpsie i" : : : "memory");
 800149c:	b662      	cpsie	i
}
 800149e:	bf00      	nop
			__enable_irq();
			return 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	e10c      	b.n	80016be <readDHT11+0x2d4>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	889b      	ldrh	r3, [r3, #4]
 80014ac:	4619      	mov	r1, r3
 80014ae:	4610      	mov	r0, r2
 80014b0:	f000 fef0 	bl	8002294 <HAL_GPIO_ReadPin>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d0e8      	beq.n	800148c <readDHT11+0xa2>
		}
	}
	mTime1 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	689b      	ldr	r3, [r3, #8]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c2:	86fb      	strh	r3, [r7, #54]	; 0x36
	__HAL_TIM_SET_COUNTER(dht->htim, 0);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	2200      	movs	r2, #0
 80014cc:	625a      	str	r2, [r3, #36]	; 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 80014ce:	e00b      	b.n	80014e8 <readDHT11+0xfe>
		if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d8:	b29b      	uxth	r3, r3
 80014da:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80014de:	d903      	bls.n	80014e8 <readDHT11+0xfe>
  __ASM volatile ("cpsie i" : : : "memory");
 80014e0:	b662      	cpsie	i
}
 80014e2:	bf00      	nop
			__enable_irq();
			return 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	e0ea      	b.n	80016be <readDHT11+0x2d4>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	889b      	ldrh	r3, [r3, #4]
 80014f0:	4619      	mov	r1, r3
 80014f2:	4610      	mov	r0, r2
 80014f4:	f000 fece 	bl	8002294 <HAL_GPIO_ReadPin>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d0e8      	beq.n	80014d0 <readDHT11+0xe6>
		}
	}
	mTime2 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001506:	86bb      	strh	r3, [r7, #52]	; 0x34

	//if answer is wrong return
	if(mTime1 < 75 && mTime1 > 85 && mTime2 < 75 && mTime2 > 85)
 8001508:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800150a:	2b4a      	cmp	r3, #74	; 0x4a
 800150c:	d80c      	bhi.n	8001528 <readDHT11+0x13e>
 800150e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001510:	2b55      	cmp	r3, #85	; 0x55
 8001512:	d909      	bls.n	8001528 <readDHT11+0x13e>
 8001514:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001516:	2b4a      	cmp	r3, #74	; 0x4a
 8001518:	d806      	bhi.n	8001528 <readDHT11+0x13e>
 800151a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800151c:	2b55      	cmp	r3, #85	; 0x55
 800151e:	d903      	bls.n	8001528 <readDHT11+0x13e>
  __ASM volatile ("cpsie i" : : : "memory");
 8001520:	b662      	cpsie	i
}
 8001522:	bf00      	nop
	{
		__enable_irq();
		return 0;
 8001524:	2300      	movs	r3, #0
 8001526:	e0ca      	b.n	80016be <readDHT11+0x2d4>
	}

//	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
	for(int j = 0; j < 40; j++)
 8001528:	2300      	movs	r3, #0
 800152a:	647b      	str	r3, [r7, #68]	; 0x44
 800152c:	e05d      	b.n	80015ea <readDHT11+0x200>
	{
		__HAL_TIM_SET_COUNTER(dht->htim, 0);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2200      	movs	r2, #0
 8001536:	625a      	str	r2, [r3, #36]	; 0x24
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 8001538:	e00b      	b.n	8001552 <readDHT11+0x168>
			if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001542:	b29b      	uxth	r3, r3
 8001544:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001548:	d903      	bls.n	8001552 <readDHT11+0x168>
  __ASM volatile ("cpsie i" : : : "memory");
 800154a:	b662      	cpsie	i
}
 800154c:	bf00      	nop
				__enable_irq();
				return 0;
 800154e:	2300      	movs	r3, #0
 8001550:	e0b5      	b.n	80016be <readDHT11+0x2d4>
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET){
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	889b      	ldrh	r3, [r3, #4]
 800155a:	4619      	mov	r1, r3
 800155c:	4610      	mov	r0, r2
 800155e:	f000 fe99 	bl	8002294 <HAL_GPIO_ReadPin>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d0e8      	beq.n	800153a <readDHT11+0x150>
			}

		}
		__HAL_TIM_SET_COUNTER(dht->htim, 0);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2200      	movs	r2, #0
 8001570:	625a      	str	r2, [r3, #36]	; 0x24
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 8001572:	e00b      	b.n	800158c <readDHT11+0x1a2>
			if((uint16_t)__HAL_TIM_GET_COUNTER(dht->htim) > 500){
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157c:	b29b      	uxth	r3, r3
 800157e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001582:	d903      	bls.n	800158c <readDHT11+0x1a2>
  __ASM volatile ("cpsie i" : : : "memory");
 8001584:	b662      	cpsie	i
}
 8001586:	bf00      	nop
				__enable_irq();
				return 0;
 8001588:	2300      	movs	r3, #0
 800158a:	e098      	b.n	80016be <readDHT11+0x2d4>
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET){
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	889b      	ldrh	r3, [r3, #4]
 8001594:	4619      	mov	r1, r3
 8001596:	4610      	mov	r0, r2
 8001598:	f000 fe7c 	bl	8002294 <HAL_GPIO_ReadPin>
 800159c:	4603      	mov	r3, r0
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d0e8      	beq.n	8001574 <readDHT11+0x18a>
			}

		}
		mTime1 = (uint16_t)__HAL_TIM_GET_COUNTER(dht->htim);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015aa:	86fb      	strh	r3, [r7, #54]	; 0x36

		//check pass time in high state
		//if pass time 25uS set as LOW
		if(mTime1 > 20 && mTime1 < 30)
 80015ac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80015ae:	2b14      	cmp	r3, #20
 80015b0:	d906      	bls.n	80015c0 <readDHT11+0x1d6>
 80015b2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80015b4:	2b1d      	cmp	r3, #29
 80015b6:	d803      	bhi.n	80015c0 <readDHT11+0x1d6>
		{
			mBit = 0;
 80015b8:	2300      	movs	r3, #0
 80015ba:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80015be:	e008      	b.n	80015d2 <readDHT11+0x1e8>
		}
		else if(mTime1 > 60 && mTime1 < 80) //if pass time 70 uS set as HIGH
 80015c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80015c2:	2b3c      	cmp	r3, #60	; 0x3c
 80015c4:	d905      	bls.n	80015d2 <readDHT11+0x1e8>
 80015c6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80015c8:	2b4f      	cmp	r3, #79	; 0x4f
 80015ca:	d802      	bhi.n	80015d2 <readDHT11+0x1e8>
		{
			 mBit = 1;
 80015cc:	2301      	movs	r3, #1
 80015ce:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		}

		//set i th data in data buffer
		mData[j] = mBit;
 80015d2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80015d6:	b2d9      	uxtb	r1, r3
 80015d8:	f107 020c 	add.w	r2, r7, #12
 80015dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015de:	4413      	add	r3, r2
 80015e0:	460a      	mov	r2, r1
 80015e2:	701a      	strb	r2, [r3, #0]
	for(int j = 0; j < 40; j++)
 80015e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015e6:	3301      	adds	r3, #1
 80015e8:	647b      	str	r3, [r7, #68]	; 0x44
 80015ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80015ec:	2b27      	cmp	r3, #39	; 0x27
 80015ee:	dd9e      	ble.n	800152e <readDHT11+0x144>

	}

	HAL_TIM_Base_Stop(dht->htim); //stop timer
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f001 fff3 	bl	80035e0 <HAL_TIM_Base_Stop>
  __ASM volatile ("cpsie i" : : : "memory");
 80015fa:	b662      	cpsie	i
}
 80015fc:	bf00      	nop
	__enable_irq(); //enable all interrupts

	//get hum value from data buffer
	for(int i = 0; i < 8; i++)
 80015fe:	2300      	movs	r3, #0
 8001600:	643b      	str	r3, [r7, #64]	; 0x40
 8001602:	e011      	b.n	8001628 <readDHT11+0x23e>
	{
		humVal += mData[i];
 8001604:	f107 020c 	add.w	r2, r7, #12
 8001608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800160a:	4413      	add	r3, r2
 800160c:	781a      	ldrb	r2, [r3, #0]
 800160e:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001612:	4413      	add	r3, r2
 8001614:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
		humVal = humVal << 1;
 8001618:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	for(int i = 0; i < 8; i++)
 8001622:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001624:	3301      	adds	r3, #1
 8001626:	643b      	str	r3, [r7, #64]	; 0x40
 8001628:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800162a:	2b07      	cmp	r3, #7
 800162c:	ddea      	ble.n	8001604 <readDHT11+0x21a>
	}

	//get temp value from data buffer
	for(int i = 16; i < 24; i++)
 800162e:	2310      	movs	r3, #16
 8001630:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001632:	e011      	b.n	8001658 <readDHT11+0x26e>
	{
		tempVal += mData[i];
 8001634:	f107 020c 	add.w	r2, r7, #12
 8001638:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800163a:	4413      	add	r3, r2
 800163c:	781a      	ldrb	r2, [r3, #0]
 800163e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001642:	4413      	add	r3, r2
 8001644:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
		tempVal = tempVal << 1;
 8001648:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	for(int i = 16; i < 24; i++)
 8001652:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001654:	3301      	adds	r3, #1
 8001656:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800165a:	2b17      	cmp	r3, #23
 800165c:	ddea      	ble.n	8001634 <readDHT11+0x24a>
	}

	//get parity value from data buffer
	for(int i = 32; i < 40; i++)
 800165e:	2320      	movs	r3, #32
 8001660:	63bb      	str	r3, [r7, #56]	; 0x38
 8001662:	e011      	b.n	8001688 <readDHT11+0x29e>
	{
		parityVal += mData[i];
 8001664:	f107 020c 	add.w	r2, r7, #12
 8001668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800166a:	4413      	add	r3, r2
 800166c:	781a      	ldrb	r2, [r3, #0]
 800166e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001672:	4413      	add	r3, r2
 8001674:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
		parityVal = parityVal << 1;
 8001678:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	for(int i = 32; i < 40; i++)
 8001682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001684:	3301      	adds	r3, #1
 8001686:	63bb      	str	r3, [r7, #56]	; 0x38
 8001688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800168a:	2b27      	cmp	r3, #39	; 0x27
 800168c:	ddea      	ble.n	8001664 <readDHT11+0x27a>
	}

	parityVal = parityVal >> 1;
 800168e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8001692:	085b      	lsrs	r3, r3, #1
 8001694:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
	humVal = humVal >> 1;
 8001698:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800169c:	085b      	lsrs	r3, r3, #1
 800169e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
	tempVal = tempVal >> 1;
 80016a2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80016a6:	085b      	lsrs	r3, r3, #1
 80016a8:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c



//	if(genParity == parityVal)

	dht->temperature = tempVal;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 80016b2:	731a      	strb	r2, [r3, #12]
	dht->humidty = humVal;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80016ba:	735a      	strb	r2, [r3, #13]

	return 1;
 80016bc:	2301      	movs	r3, #1
}
 80016be:	4618      	mov	r0, r3
 80016c0:	3750      	adds	r7, #80	; 0x50
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
	...

080016c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016ce:	4b18      	ldr	r3, [pc, #96]	; (8001730 <HAL_MspInit+0x68>)
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	4a17      	ldr	r2, [pc, #92]	; (8001730 <HAL_MspInit+0x68>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6193      	str	r3, [r2, #24]
 80016da:	4b15      	ldr	r3, [pc, #84]	; (8001730 <HAL_MspInit+0x68>)
 80016dc:	699b      	ldr	r3, [r3, #24]
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	60bb      	str	r3, [r7, #8]
 80016e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e6:	4b12      	ldr	r3, [pc, #72]	; (8001730 <HAL_MspInit+0x68>)
 80016e8:	69db      	ldr	r3, [r3, #28]
 80016ea:	4a11      	ldr	r2, [pc, #68]	; (8001730 <HAL_MspInit+0x68>)
 80016ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016f0:	61d3      	str	r3, [r2, #28]
 80016f2:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <HAL_MspInit+0x68>)
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	210f      	movs	r1, #15
 8001702:	f06f 0001 	mvn.w	r0, #1
 8001706:	f000 fb64 	bl	8001dd2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800170a:	4b0a      	ldr	r3, [pc, #40]	; (8001734 <HAL_MspInit+0x6c>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	60fb      	str	r3, [r7, #12]
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001716:	60fb      	str	r3, [r7, #12]
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	4a04      	ldr	r2, [pc, #16]	; (8001734 <HAL_MspInit+0x6c>)
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001726:	bf00      	nop
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40021000 	.word	0x40021000
 8001734:	40010000 	.word	0x40010000

08001738 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b088      	sub	sp, #32
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001740:	f107 0310 	add.w	r3, r7, #16
 8001744:	2200      	movs	r2, #0
 8001746:	601a      	str	r2, [r3, #0]
 8001748:	605a      	str	r2, [r3, #4]
 800174a:	609a      	str	r2, [r3, #8]
 800174c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a15      	ldr	r2, [pc, #84]	; (80017a8 <HAL_I2C_MspInit+0x70>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d123      	bne.n	80017a0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001758:	4b14      	ldr	r3, [pc, #80]	; (80017ac <HAL_I2C_MspInit+0x74>)
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	4a13      	ldr	r2, [pc, #76]	; (80017ac <HAL_I2C_MspInit+0x74>)
 800175e:	f043 0308 	orr.w	r3, r3, #8
 8001762:	6193      	str	r3, [r2, #24]
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <HAL_I2C_MspInit+0x74>)
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	f003 0308 	and.w	r3, r3, #8
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001770:	23c0      	movs	r3, #192	; 0xc0
 8001772:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001774:	2312      	movs	r3, #18
 8001776:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001778:	2303      	movs	r3, #3
 800177a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177c:	f107 0310 	add.w	r3, r7, #16
 8001780:	4619      	mov	r1, r3
 8001782:	480b      	ldr	r0, [pc, #44]	; (80017b0 <HAL_I2C_MspInit+0x78>)
 8001784:	f000 fc02 	bl	8001f8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001788:	4b08      	ldr	r3, [pc, #32]	; (80017ac <HAL_I2C_MspInit+0x74>)
 800178a:	69db      	ldr	r3, [r3, #28]
 800178c:	4a07      	ldr	r2, [pc, #28]	; (80017ac <HAL_I2C_MspInit+0x74>)
 800178e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001792:	61d3      	str	r3, [r2, #28]
 8001794:	4b05      	ldr	r3, [pc, #20]	; (80017ac <HAL_I2C_MspInit+0x74>)
 8001796:	69db      	ldr	r3, [r3, #28]
 8001798:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800179c:	60bb      	str	r3, [r7, #8]
 800179e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017a0:	bf00      	nop
 80017a2:	3720      	adds	r7, #32
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	40005400 	.word	0x40005400
 80017ac:	40021000 	.word	0x40021000
 80017b0:	40010c00 	.word	0x40010c00

080017b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b085      	sub	sp, #20
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a09      	ldr	r2, [pc, #36]	; (80017e8 <HAL_TIM_Base_MspInit+0x34>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d10b      	bne.n	80017de <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017c6:	4b09      	ldr	r3, [pc, #36]	; (80017ec <HAL_TIM_Base_MspInit+0x38>)
 80017c8:	699b      	ldr	r3, [r3, #24]
 80017ca:	4a08      	ldr	r2, [pc, #32]	; (80017ec <HAL_TIM_Base_MspInit+0x38>)
 80017cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80017d0:	6193      	str	r3, [r2, #24]
 80017d2:	4b06      	ldr	r3, [pc, #24]	; (80017ec <HAL_TIM_Base_MspInit+0x38>)
 80017d4:	699b      	ldr	r3, [r3, #24]
 80017d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80017de:	bf00      	nop
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bc80      	pop	{r7}
 80017e6:	4770      	bx	lr
 80017e8:	40012c00 	.word	0x40012c00
 80017ec:	40021000 	.word	0x40021000

080017f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b088      	sub	sp, #32
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 0310 	add.w	r3, r7, #16
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a20      	ldr	r2, [pc, #128]	; (800188c <HAL_UART_MspInit+0x9c>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d139      	bne.n	8001884 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001810:	4b1f      	ldr	r3, [pc, #124]	; (8001890 <HAL_UART_MspInit+0xa0>)
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	4a1e      	ldr	r2, [pc, #120]	; (8001890 <HAL_UART_MspInit+0xa0>)
 8001816:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800181a:	6193      	str	r3, [r2, #24]
 800181c:	4b1c      	ldr	r3, [pc, #112]	; (8001890 <HAL_UART_MspInit+0xa0>)
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001828:	4b19      	ldr	r3, [pc, #100]	; (8001890 <HAL_UART_MspInit+0xa0>)
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	4a18      	ldr	r2, [pc, #96]	; (8001890 <HAL_UART_MspInit+0xa0>)
 800182e:	f043 0304 	orr.w	r3, r3, #4
 8001832:	6193      	str	r3, [r2, #24]
 8001834:	4b16      	ldr	r3, [pc, #88]	; (8001890 <HAL_UART_MspInit+0xa0>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	f003 0304 	and.w	r3, r3, #4
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001840:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001844:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001846:	2302      	movs	r3, #2
 8001848:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800184a:	2303      	movs	r3, #3
 800184c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184e:	f107 0310 	add.w	r3, r7, #16
 8001852:	4619      	mov	r1, r3
 8001854:	480f      	ldr	r0, [pc, #60]	; (8001894 <HAL_UART_MspInit+0xa4>)
 8001856:	f000 fb99 	bl	8001f8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800185a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800185e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001860:	2300      	movs	r3, #0
 8001862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001868:	f107 0310 	add.w	r3, r7, #16
 800186c:	4619      	mov	r1, r3
 800186e:	4809      	ldr	r0, [pc, #36]	; (8001894 <HAL_UART_MspInit+0xa4>)
 8001870:	f000 fb8c 	bl	8001f8c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8001874:	2200      	movs	r2, #0
 8001876:	2106      	movs	r1, #6
 8001878:	2025      	movs	r0, #37	; 0x25
 800187a:	f000 faaa 	bl	8001dd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800187e:	2025      	movs	r0, #37	; 0x25
 8001880:	f000 fac3 	bl	8001e0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001884:	bf00      	nop
 8001886:	3720      	adds	r7, #32
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40013800 	.word	0x40013800
 8001890:	40021000 	.word	0x40021000
 8001894:	40010800 	.word	0x40010800

08001898 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08e      	sub	sp, #56	; 0x38
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80018a0:	2300      	movs	r3, #0
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80018a8:	2300      	movs	r3, #0
 80018aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80018ae:	4b34      	ldr	r3, [pc, #208]	; (8001980 <HAL_InitTick+0xe8>)
 80018b0:	69db      	ldr	r3, [r3, #28]
 80018b2:	4a33      	ldr	r2, [pc, #204]	; (8001980 <HAL_InitTick+0xe8>)
 80018b4:	f043 0301 	orr.w	r3, r3, #1
 80018b8:	61d3      	str	r3, [r2, #28]
 80018ba:	4b31      	ldr	r3, [pc, #196]	; (8001980 <HAL_InitTick+0xe8>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018c6:	f107 0210 	add.w	r2, r7, #16
 80018ca:	f107 0314 	add.w	r3, r7, #20
 80018ce:	4611      	mov	r1, r2
 80018d0:	4618      	mov	r0, r3
 80018d2:	f001 fd9d 	bl	8003410 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80018d6:	6a3b      	ldr	r3, [r7, #32]
 80018d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80018da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d103      	bne.n	80018e8 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80018e0:	f001 fd6e 	bl	80033c0 <HAL_RCC_GetPCLK1Freq>
 80018e4:	6378      	str	r0, [r7, #52]	; 0x34
 80018e6:	e004      	b.n	80018f2 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80018e8:	f001 fd6a 	bl	80033c0 <HAL_RCC_GetPCLK1Freq>
 80018ec:	4603      	mov	r3, r0
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f4:	4a23      	ldr	r2, [pc, #140]	; (8001984 <HAL_InitTick+0xec>)
 80018f6:	fba2 2303 	umull	r2, r3, r2, r3
 80018fa:	0c9b      	lsrs	r3, r3, #18
 80018fc:	3b01      	subs	r3, #1
 80018fe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8001900:	4b21      	ldr	r3, [pc, #132]	; (8001988 <HAL_InitTick+0xf0>)
 8001902:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001906:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8001908:	4b1f      	ldr	r3, [pc, #124]	; (8001988 <HAL_InitTick+0xf0>)
 800190a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800190e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8001910:	4a1d      	ldr	r2, [pc, #116]	; (8001988 <HAL_InitTick+0xf0>)
 8001912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001914:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8001916:	4b1c      	ldr	r3, [pc, #112]	; (8001988 <HAL_InitTick+0xf0>)
 8001918:	2200      	movs	r2, #0
 800191a:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800191c:	4b1a      	ldr	r3, [pc, #104]	; (8001988 <HAL_InitTick+0xf0>)
 800191e:	2200      	movs	r2, #0
 8001920:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001922:	4b19      	ldr	r3, [pc, #100]	; (8001988 <HAL_InitTick+0xf0>)
 8001924:	2200      	movs	r2, #0
 8001926:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8001928:	4817      	ldr	r0, [pc, #92]	; (8001988 <HAL_InitTick+0xf0>)
 800192a:	f001 fdbf 	bl	80034ac <HAL_TIM_Base_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001934:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001938:	2b00      	cmp	r3, #0
 800193a:	d11b      	bne.n	8001974 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 800193c:	4812      	ldr	r0, [pc, #72]	; (8001988 <HAL_InitTick+0xf0>)
 800193e:	f001 fe75 	bl	800362c <HAL_TIM_Base_Start_IT>
 8001942:	4603      	mov	r3, r0
 8001944:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001948:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800194c:	2b00      	cmp	r3, #0
 800194e:	d111      	bne.n	8001974 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001950:	201c      	movs	r0, #28
 8001952:	f000 fa5a 	bl	8001e0a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2b0f      	cmp	r3, #15
 800195a:	d808      	bhi.n	800196e <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 800195c:	2200      	movs	r2, #0
 800195e:	6879      	ldr	r1, [r7, #4]
 8001960:	201c      	movs	r0, #28
 8001962:	f000 fa36 	bl	8001dd2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001966:	4a09      	ldr	r2, [pc, #36]	; (800198c <HAL_InitTick+0xf4>)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6013      	str	r3, [r2, #0]
 800196c:	e002      	b.n	8001974 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001974:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001978:	4618      	mov	r0, r3
 800197a:	3738      	adds	r7, #56	; 0x38
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40021000 	.word	0x40021000
 8001984:	431bde83 	.word	0x431bde83
 8001988:	200005d0 	.word	0x200005d0
 800198c:	20000010 	.word	0x20000010

08001990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001994:	e7fe      	b.n	8001994 <NMI_Handler+0x4>

08001996 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800199a:	e7fe      	b.n	800199a <HardFault_Handler+0x4>

0800199c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a0:	e7fe      	b.n	80019a0 <MemManage_Handler+0x4>

080019a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019a6:	e7fe      	b.n	80019a6 <BusFault_Handler+0x4>

080019a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ac:	e7fe      	b.n	80019ac <UsageFault_Handler+0x4>

080019ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bc80      	pop	{r7}
 80019b8:	4770      	bx	lr
	...

080019bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80019c0:	4802      	ldr	r0, [pc, #8]	; (80019cc <TIM2_IRQHandler+0x10>)
 80019c2:	f001 fe85 	bl	80036d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200005d0 	.word	0x200005d0

080019d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019d4:	4802      	ldr	r0, [pc, #8]	; (80019e0 <USART1_IRQHandler+0x10>)
 80019d6:	f002 facf 	bl	8003f78 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	2000053c 	.word	0x2000053c

080019e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  return 1;
 80019e8:	2301      	movs	r3, #1
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr

080019f2 <_kill>:

int _kill(int pid, int sig)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	b082      	sub	sp, #8
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
 80019fa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019fc:	f005 fb64 	bl	80070c8 <__errno>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2216      	movs	r2, #22
 8001a04:	601a      	str	r2, [r3, #0]
  return -1;
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3708      	adds	r7, #8
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <_exit>:

void _exit (int status)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b082      	sub	sp, #8
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a1a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f7ff ffe7 	bl	80019f2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a24:	e7fe      	b.n	8001a24 <_exit+0x12>

08001a26 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b086      	sub	sp, #24
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	60f8      	str	r0, [r7, #12]
 8001a2e:	60b9      	str	r1, [r7, #8]
 8001a30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a32:	2300      	movs	r3, #0
 8001a34:	617b      	str	r3, [r7, #20]
 8001a36:	e00a      	b.n	8001a4e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a38:	f3af 8000 	nop.w
 8001a3c:	4601      	mov	r1, r0
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	1c5a      	adds	r2, r3, #1
 8001a42:	60ba      	str	r2, [r7, #8]
 8001a44:	b2ca      	uxtb	r2, r1
 8001a46:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	617b      	str	r3, [r7, #20]
 8001a4e:	697a      	ldr	r2, [r7, #20]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	dbf0      	blt.n	8001a38 <_read+0x12>
  }

  return len;
 8001a56:	687b      	ldr	r3, [r7, #4]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
 8001a70:	e009      	b.n	8001a86 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	1c5a      	adds	r2, r3, #1
 8001a76:	60ba      	str	r2, [r7, #8]
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	3301      	adds	r3, #1
 8001a84:	617b      	str	r3, [r7, #20]
 8001a86:	697a      	ldr	r2, [r7, #20]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	dbf1      	blt.n	8001a72 <_write+0x12>
  }
  return len;
 8001a8e:	687b      	ldr	r3, [r7, #4]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <_close>:

int _close(int file)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001aa0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bc80      	pop	{r7}
 8001aac:	4770      	bx	lr

08001aae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001aae:	b480      	push	{r7}
 8001ab0:	b083      	sub	sp, #12
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
 8001ab6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001abe:	605a      	str	r2, [r3, #4]
  return 0;
 8001ac0:	2300      	movs	r3, #0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr

08001acc <_isatty>:

int _isatty(int file)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b083      	sub	sp, #12
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ad4:	2301      	movs	r3, #1
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bc80      	pop	{r7}
 8001ade:	4770      	bx	lr

08001ae0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b085      	sub	sp, #20
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	60f8      	str	r0, [r7, #12]
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aec:	2300      	movs	r3, #0
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3714      	adds	r7, #20
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr

08001af8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b00:	4a14      	ldr	r2, [pc, #80]	; (8001b54 <_sbrk+0x5c>)
 8001b02:	4b15      	ldr	r3, [pc, #84]	; (8001b58 <_sbrk+0x60>)
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b0c:	4b13      	ldr	r3, [pc, #76]	; (8001b5c <_sbrk+0x64>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d102      	bne.n	8001b1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b14:	4b11      	ldr	r3, [pc, #68]	; (8001b5c <_sbrk+0x64>)
 8001b16:	4a12      	ldr	r2, [pc, #72]	; (8001b60 <_sbrk+0x68>)
 8001b18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b1a:	4b10      	ldr	r3, [pc, #64]	; (8001b5c <_sbrk+0x64>)
 8001b1c:	681a      	ldr	r2, [r3, #0]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4413      	add	r3, r2
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d207      	bcs.n	8001b38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b28:	f005 face 	bl	80070c8 <__errno>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	220c      	movs	r2, #12
 8001b30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b32:	f04f 33ff 	mov.w	r3, #4294967295
 8001b36:	e009      	b.n	8001b4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b38:	4b08      	ldr	r3, [pc, #32]	; (8001b5c <_sbrk+0x64>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b3e:	4b07      	ldr	r3, [pc, #28]	; (8001b5c <_sbrk+0x64>)
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4413      	add	r3, r2
 8001b46:	4a05      	ldr	r2, [pc, #20]	; (8001b5c <_sbrk+0x64>)
 8001b48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3718      	adds	r7, #24
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	20005000 	.word	0x20005000
 8001b58:	00000400 	.word	0x00000400
 8001b5c:	20000618 	.word	0x20000618
 8001b60:	200014b8 	.word	0x200014b8

08001b64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr

08001b70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b70:	f7ff fff8 	bl	8001b64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b74:	480b      	ldr	r0, [pc, #44]	; (8001ba4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b76:	490c      	ldr	r1, [pc, #48]	; (8001ba8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b78:	4a0c      	ldr	r2, [pc, #48]	; (8001bac <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b7c:	e002      	b.n	8001b84 <LoopCopyDataInit>

08001b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b82:	3304      	adds	r3, #4

08001b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b88:	d3f9      	bcc.n	8001b7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b8a:	4a09      	ldr	r2, [pc, #36]	; (8001bb0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b8c:	4c09      	ldr	r4, [pc, #36]	; (8001bb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b90:	e001      	b.n	8001b96 <LoopFillZerobss>

08001b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b94:	3204      	adds	r2, #4

08001b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b98:	d3fb      	bcc.n	8001b92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b9a:	f005 fa9b 	bl	80070d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b9e:	f7ff f92d 	bl	8000dfc <main>
  bx lr
 8001ba2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ba4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ba8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001bac:	0800acc0 	.word	0x0800acc0
  ldr r2, =_sbss
 8001bb0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001bb4:	200014b8 	.word	0x200014b8

08001bb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bb8:	e7fe      	b.n	8001bb8 <ADC1_2_IRQHandler>
	...

08001bbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc0:	4b08      	ldr	r3, [pc, #32]	; (8001be4 <HAL_Init+0x28>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a07      	ldr	r2, [pc, #28]	; (8001be4 <HAL_Init+0x28>)
 8001bc6:	f043 0310 	orr.w	r3, r3, #16
 8001bca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bcc:	2003      	movs	r0, #3
 8001bce:	f000 f8f5 	bl	8001dbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bd2:	200f      	movs	r0, #15
 8001bd4:	f7ff fe60 	bl	8001898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bd8:	f7ff fd76 	bl	80016c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bdc:	2300      	movs	r3, #0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40022000 	.word	0x40022000

08001be8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bec:	4b05      	ldr	r3, [pc, #20]	; (8001c04 <HAL_IncTick+0x1c>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	4b05      	ldr	r3, [pc, #20]	; (8001c08 <HAL_IncTick+0x20>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	4a03      	ldr	r2, [pc, #12]	; (8001c08 <HAL_IncTick+0x20>)
 8001bfa:	6013      	str	r3, [r2, #0]
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr
 8001c04:	20000014 	.word	0x20000014
 8001c08:	2000061c 	.word	0x2000061c

08001c0c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c10:	4b02      	ldr	r3, [pc, #8]	; (8001c1c <HAL_GetTick+0x10>)
 8001c12:	681b      	ldr	r3, [r3, #0]
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bc80      	pop	{r7}
 8001c1a:	4770      	bx	lr
 8001c1c:	2000061c 	.word	0x2000061c

08001c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c28:	f7ff fff0 	bl	8001c0c <HAL_GetTick>
 8001c2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c38:	d005      	beq.n	8001c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c3a:	4b0a      	ldr	r3, [pc, #40]	; (8001c64 <HAL_Delay+0x44>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	461a      	mov	r2, r3
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	4413      	add	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c46:	bf00      	nop
 8001c48:	f7ff ffe0 	bl	8001c0c <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d8f7      	bhi.n	8001c48 <HAL_Delay+0x28>
  {
  }
}
 8001c58:	bf00      	nop
 8001c5a:	bf00      	nop
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000014 	.word	0x20000014

08001c68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c78:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <__NVIC_SetPriorityGrouping+0x44>)
 8001c7a:	68db      	ldr	r3, [r3, #12]
 8001c7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c7e:	68ba      	ldr	r2, [r7, #8]
 8001c80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c84:	4013      	ands	r3, r2
 8001c86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c9a:	4a04      	ldr	r2, [pc, #16]	; (8001cac <__NVIC_SetPriorityGrouping+0x44>)
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	60d3      	str	r3, [r2, #12]
}
 8001ca0:	bf00      	nop
 8001ca2:	3714      	adds	r7, #20
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000ed00 	.word	0xe000ed00

08001cb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cb4:	4b04      	ldr	r3, [pc, #16]	; (8001cc8 <__NVIC_GetPriorityGrouping+0x18>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	0a1b      	lsrs	r3, r3, #8
 8001cba:	f003 0307 	and.w	r3, r3, #7
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	e000ed00 	.word	0xe000ed00

08001ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	db0b      	blt.n	8001cf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cde:	79fb      	ldrb	r3, [r7, #7]
 8001ce0:	f003 021f 	and.w	r2, r3, #31
 8001ce4:	4906      	ldr	r1, [pc, #24]	; (8001d00 <__NVIC_EnableIRQ+0x34>)
 8001ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cea:	095b      	lsrs	r3, r3, #5
 8001cec:	2001      	movs	r0, #1
 8001cee:	fa00 f202 	lsl.w	r2, r0, r2
 8001cf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001cf6:	bf00      	nop
 8001cf8:	370c      	adds	r7, #12
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr
 8001d00:	e000e100 	.word	0xe000e100

08001d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	6039      	str	r1, [r7, #0]
 8001d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	db0a      	blt.n	8001d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	490c      	ldr	r1, [pc, #48]	; (8001d50 <__NVIC_SetPriority+0x4c>)
 8001d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d22:	0112      	lsls	r2, r2, #4
 8001d24:	b2d2      	uxtb	r2, r2
 8001d26:	440b      	add	r3, r1
 8001d28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d2c:	e00a      	b.n	8001d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	4908      	ldr	r1, [pc, #32]	; (8001d54 <__NVIC_SetPriority+0x50>)
 8001d34:	79fb      	ldrb	r3, [r7, #7]
 8001d36:	f003 030f 	and.w	r3, r3, #15
 8001d3a:	3b04      	subs	r3, #4
 8001d3c:	0112      	lsls	r2, r2, #4
 8001d3e:	b2d2      	uxtb	r2, r2
 8001d40:	440b      	add	r3, r1
 8001d42:	761a      	strb	r2, [r3, #24]
}
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bc80      	pop	{r7}
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	e000e100 	.word	0xe000e100
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b089      	sub	sp, #36	; 0x24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f003 0307 	and.w	r3, r3, #7
 8001d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d6c:	69fb      	ldr	r3, [r7, #28]
 8001d6e:	f1c3 0307 	rsb	r3, r3, #7
 8001d72:	2b04      	cmp	r3, #4
 8001d74:	bf28      	it	cs
 8001d76:	2304      	movcs	r3, #4
 8001d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	3304      	adds	r3, #4
 8001d7e:	2b06      	cmp	r3, #6
 8001d80:	d902      	bls.n	8001d88 <NVIC_EncodePriority+0x30>
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	3b03      	subs	r3, #3
 8001d86:	e000      	b.n	8001d8a <NVIC_EncodePriority+0x32>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	fa02 f303 	lsl.w	r3, r2, r3
 8001d96:	43da      	mvns	r2, r3
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	401a      	ands	r2, r3
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001da0:	f04f 31ff 	mov.w	r1, #4294967295
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	fa01 f303 	lsl.w	r3, r1, r3
 8001daa:	43d9      	mvns	r1, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001db0:	4313      	orrs	r3, r2
         );
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3724      	adds	r7, #36	; 0x24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr

08001dbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f7ff ff4f 	bl	8001c68 <__NVIC_SetPriorityGrouping>
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	4603      	mov	r3, r0
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
 8001dde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001de4:	f7ff ff64 	bl	8001cb0 <__NVIC_GetPriorityGrouping>
 8001de8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	68b9      	ldr	r1, [r7, #8]
 8001dee:	6978      	ldr	r0, [r7, #20]
 8001df0:	f7ff ffb2 	bl	8001d58 <NVIC_EncodePriority>
 8001df4:	4602      	mov	r2, r0
 8001df6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dfa:	4611      	mov	r1, r2
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff ff81 	bl	8001d04 <__NVIC_SetPriority>
}
 8001e02:	bf00      	nop
 8001e04:	3718      	adds	r7, #24
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	b082      	sub	sp, #8
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	4603      	mov	r3, r0
 8001e12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff ff57 	bl	8001ccc <__NVIC_EnableIRQ>
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b085      	sub	sp, #20
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d008      	beq.n	8001e50 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2204      	movs	r2, #4
 8001e42:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e020      	b.n	8001e92 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 020e 	bic.w	r2, r2, #14
 8001e5e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f022 0201 	bic.w	r2, r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e78:	2101      	movs	r1, #1
 8001e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3714      	adds	r7, #20
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d005      	beq.n	8001ec0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2204      	movs	r2, #4
 8001eb8:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	73fb      	strb	r3, [r7, #15]
 8001ebe:	e051      	b.n	8001f64 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f022 020e 	bic.w	r2, r2, #14
 8001ece:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 0201 	bic.w	r2, r2, #1
 8001ede:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a22      	ldr	r2, [pc, #136]	; (8001f70 <HAL_DMA_Abort_IT+0xd4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d029      	beq.n	8001f3e <HAL_DMA_Abort_IT+0xa2>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a21      	ldr	r2, [pc, #132]	; (8001f74 <HAL_DMA_Abort_IT+0xd8>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d022      	beq.n	8001f3a <HAL_DMA_Abort_IT+0x9e>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a1f      	ldr	r2, [pc, #124]	; (8001f78 <HAL_DMA_Abort_IT+0xdc>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d01a      	beq.n	8001f34 <HAL_DMA_Abort_IT+0x98>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a1e      	ldr	r2, [pc, #120]	; (8001f7c <HAL_DMA_Abort_IT+0xe0>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d012      	beq.n	8001f2e <HAL_DMA_Abort_IT+0x92>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a1c      	ldr	r2, [pc, #112]	; (8001f80 <HAL_DMA_Abort_IT+0xe4>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00a      	beq.n	8001f28 <HAL_DMA_Abort_IT+0x8c>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a1b      	ldr	r2, [pc, #108]	; (8001f84 <HAL_DMA_Abort_IT+0xe8>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d102      	bne.n	8001f22 <HAL_DMA_Abort_IT+0x86>
 8001f1c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001f20:	e00e      	b.n	8001f40 <HAL_DMA_Abort_IT+0xa4>
 8001f22:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f26:	e00b      	b.n	8001f40 <HAL_DMA_Abort_IT+0xa4>
 8001f28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f2c:	e008      	b.n	8001f40 <HAL_DMA_Abort_IT+0xa4>
 8001f2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f32:	e005      	b.n	8001f40 <HAL_DMA_Abort_IT+0xa4>
 8001f34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f38:	e002      	b.n	8001f40 <HAL_DMA_Abort_IT+0xa4>
 8001f3a:	2310      	movs	r3, #16
 8001f3c:	e000      	b.n	8001f40 <HAL_DMA_Abort_IT+0xa4>
 8001f3e:	2301      	movs	r3, #1
 8001f40:	4a11      	ldr	r2, [pc, #68]	; (8001f88 <HAL_DMA_Abort_IT+0xec>)
 8001f42:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	4798      	blx	r3
    } 
  }
  return status;
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40020008 	.word	0x40020008
 8001f74:	4002001c 	.word	0x4002001c
 8001f78:	40020030 	.word	0x40020030
 8001f7c:	40020044 	.word	0x40020044
 8001f80:	40020058 	.word	0x40020058
 8001f84:	4002006c 	.word	0x4002006c
 8001f88:	40020000 	.word	0x40020000

08001f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b08b      	sub	sp, #44	; 0x2c
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f96:	2300      	movs	r3, #0
 8001f98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f9e:	e169      	b.n	8002274 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	69fa      	ldr	r2, [r7, #28]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	f040 8158 	bne.w	800226e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	4a9a      	ldr	r2, [pc, #616]	; (800222c <HAL_GPIO_Init+0x2a0>)
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d05e      	beq.n	8002086 <HAL_GPIO_Init+0xfa>
 8001fc8:	4a98      	ldr	r2, [pc, #608]	; (800222c <HAL_GPIO_Init+0x2a0>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d875      	bhi.n	80020ba <HAL_GPIO_Init+0x12e>
 8001fce:	4a98      	ldr	r2, [pc, #608]	; (8002230 <HAL_GPIO_Init+0x2a4>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d058      	beq.n	8002086 <HAL_GPIO_Init+0xfa>
 8001fd4:	4a96      	ldr	r2, [pc, #600]	; (8002230 <HAL_GPIO_Init+0x2a4>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d86f      	bhi.n	80020ba <HAL_GPIO_Init+0x12e>
 8001fda:	4a96      	ldr	r2, [pc, #600]	; (8002234 <HAL_GPIO_Init+0x2a8>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d052      	beq.n	8002086 <HAL_GPIO_Init+0xfa>
 8001fe0:	4a94      	ldr	r2, [pc, #592]	; (8002234 <HAL_GPIO_Init+0x2a8>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d869      	bhi.n	80020ba <HAL_GPIO_Init+0x12e>
 8001fe6:	4a94      	ldr	r2, [pc, #592]	; (8002238 <HAL_GPIO_Init+0x2ac>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d04c      	beq.n	8002086 <HAL_GPIO_Init+0xfa>
 8001fec:	4a92      	ldr	r2, [pc, #584]	; (8002238 <HAL_GPIO_Init+0x2ac>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d863      	bhi.n	80020ba <HAL_GPIO_Init+0x12e>
 8001ff2:	4a92      	ldr	r2, [pc, #584]	; (800223c <HAL_GPIO_Init+0x2b0>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d046      	beq.n	8002086 <HAL_GPIO_Init+0xfa>
 8001ff8:	4a90      	ldr	r2, [pc, #576]	; (800223c <HAL_GPIO_Init+0x2b0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d85d      	bhi.n	80020ba <HAL_GPIO_Init+0x12e>
 8001ffe:	2b12      	cmp	r3, #18
 8002000:	d82a      	bhi.n	8002058 <HAL_GPIO_Init+0xcc>
 8002002:	2b12      	cmp	r3, #18
 8002004:	d859      	bhi.n	80020ba <HAL_GPIO_Init+0x12e>
 8002006:	a201      	add	r2, pc, #4	; (adr r2, 800200c <HAL_GPIO_Init+0x80>)
 8002008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800200c:	08002087 	.word	0x08002087
 8002010:	08002061 	.word	0x08002061
 8002014:	08002073 	.word	0x08002073
 8002018:	080020b5 	.word	0x080020b5
 800201c:	080020bb 	.word	0x080020bb
 8002020:	080020bb 	.word	0x080020bb
 8002024:	080020bb 	.word	0x080020bb
 8002028:	080020bb 	.word	0x080020bb
 800202c:	080020bb 	.word	0x080020bb
 8002030:	080020bb 	.word	0x080020bb
 8002034:	080020bb 	.word	0x080020bb
 8002038:	080020bb 	.word	0x080020bb
 800203c:	080020bb 	.word	0x080020bb
 8002040:	080020bb 	.word	0x080020bb
 8002044:	080020bb 	.word	0x080020bb
 8002048:	080020bb 	.word	0x080020bb
 800204c:	080020bb 	.word	0x080020bb
 8002050:	08002069 	.word	0x08002069
 8002054:	0800207d 	.word	0x0800207d
 8002058:	4a79      	ldr	r2, [pc, #484]	; (8002240 <HAL_GPIO_Init+0x2b4>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d013      	beq.n	8002086 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800205e:	e02c      	b.n	80020ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	623b      	str	r3, [r7, #32]
          break;
 8002066:	e029      	b.n	80020bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	3304      	adds	r3, #4
 800206e:	623b      	str	r3, [r7, #32]
          break;
 8002070:	e024      	b.n	80020bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	3308      	adds	r3, #8
 8002078:	623b      	str	r3, [r7, #32]
          break;
 800207a:	e01f      	b.n	80020bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	330c      	adds	r3, #12
 8002082:	623b      	str	r3, [r7, #32]
          break;
 8002084:	e01a      	b.n	80020bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d102      	bne.n	8002094 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800208e:	2304      	movs	r3, #4
 8002090:	623b      	str	r3, [r7, #32]
          break;
 8002092:	e013      	b.n	80020bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	2b01      	cmp	r3, #1
 800209a:	d105      	bne.n	80020a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800209c:	2308      	movs	r3, #8
 800209e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69fa      	ldr	r2, [r7, #28]
 80020a4:	611a      	str	r2, [r3, #16]
          break;
 80020a6:	e009      	b.n	80020bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80020a8:	2308      	movs	r3, #8
 80020aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	69fa      	ldr	r2, [r7, #28]
 80020b0:	615a      	str	r2, [r3, #20]
          break;
 80020b2:	e003      	b.n	80020bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80020b4:	2300      	movs	r3, #0
 80020b6:	623b      	str	r3, [r7, #32]
          break;
 80020b8:	e000      	b.n	80020bc <HAL_GPIO_Init+0x130>
          break;
 80020ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	2bff      	cmp	r3, #255	; 0xff
 80020c0:	d801      	bhi.n	80020c6 <HAL_GPIO_Init+0x13a>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	e001      	b.n	80020ca <HAL_GPIO_Init+0x13e>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	3304      	adds	r3, #4
 80020ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	2bff      	cmp	r3, #255	; 0xff
 80020d0:	d802      	bhi.n	80020d8 <HAL_GPIO_Init+0x14c>
 80020d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	e002      	b.n	80020de <HAL_GPIO_Init+0x152>
 80020d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020da:	3b08      	subs	r3, #8
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	210f      	movs	r1, #15
 80020e6:	693b      	ldr	r3, [r7, #16]
 80020e8:	fa01 f303 	lsl.w	r3, r1, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	401a      	ands	r2, r3
 80020f0:	6a39      	ldr	r1, [r7, #32]
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	fa01 f303 	lsl.w	r3, r1, r3
 80020f8:	431a      	orrs	r2, r3
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002106:	2b00      	cmp	r3, #0
 8002108:	f000 80b1 	beq.w	800226e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800210c:	4b4d      	ldr	r3, [pc, #308]	; (8002244 <HAL_GPIO_Init+0x2b8>)
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	4a4c      	ldr	r2, [pc, #304]	; (8002244 <HAL_GPIO_Init+0x2b8>)
 8002112:	f043 0301 	orr.w	r3, r3, #1
 8002116:	6193      	str	r3, [r2, #24]
 8002118:	4b4a      	ldr	r3, [pc, #296]	; (8002244 <HAL_GPIO_Init+0x2b8>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	60bb      	str	r3, [r7, #8]
 8002122:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002124:	4a48      	ldr	r2, [pc, #288]	; (8002248 <HAL_GPIO_Init+0x2bc>)
 8002126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002128:	089b      	lsrs	r3, r3, #2
 800212a:	3302      	adds	r3, #2
 800212c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002130:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002134:	f003 0303 	and.w	r3, r3, #3
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	220f      	movs	r2, #15
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	43db      	mvns	r3, r3
 8002142:	68fa      	ldr	r2, [r7, #12]
 8002144:	4013      	ands	r3, r2
 8002146:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a40      	ldr	r2, [pc, #256]	; (800224c <HAL_GPIO_Init+0x2c0>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d013      	beq.n	8002178 <HAL_GPIO_Init+0x1ec>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a3f      	ldr	r2, [pc, #252]	; (8002250 <HAL_GPIO_Init+0x2c4>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d00d      	beq.n	8002174 <HAL_GPIO_Init+0x1e8>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a3e      	ldr	r2, [pc, #248]	; (8002254 <HAL_GPIO_Init+0x2c8>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d007      	beq.n	8002170 <HAL_GPIO_Init+0x1e4>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a3d      	ldr	r2, [pc, #244]	; (8002258 <HAL_GPIO_Init+0x2cc>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d101      	bne.n	800216c <HAL_GPIO_Init+0x1e0>
 8002168:	2303      	movs	r3, #3
 800216a:	e006      	b.n	800217a <HAL_GPIO_Init+0x1ee>
 800216c:	2304      	movs	r3, #4
 800216e:	e004      	b.n	800217a <HAL_GPIO_Init+0x1ee>
 8002170:	2302      	movs	r3, #2
 8002172:	e002      	b.n	800217a <HAL_GPIO_Init+0x1ee>
 8002174:	2301      	movs	r3, #1
 8002176:	e000      	b.n	800217a <HAL_GPIO_Init+0x1ee>
 8002178:	2300      	movs	r3, #0
 800217a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800217c:	f002 0203 	and.w	r2, r2, #3
 8002180:	0092      	lsls	r2, r2, #2
 8002182:	4093      	lsls	r3, r2
 8002184:	68fa      	ldr	r2, [r7, #12]
 8002186:	4313      	orrs	r3, r2
 8002188:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800218a:	492f      	ldr	r1, [pc, #188]	; (8002248 <HAL_GPIO_Init+0x2bc>)
 800218c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218e:	089b      	lsrs	r3, r3, #2
 8002190:	3302      	adds	r3, #2
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d006      	beq.n	80021b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80021a4:	4b2d      	ldr	r3, [pc, #180]	; (800225c <HAL_GPIO_Init+0x2d0>)
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	492c      	ldr	r1, [pc, #176]	; (800225c <HAL_GPIO_Init+0x2d0>)
 80021aa:	69bb      	ldr	r3, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	608b      	str	r3, [r1, #8]
 80021b0:	e006      	b.n	80021c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80021b2:	4b2a      	ldr	r3, [pc, #168]	; (800225c <HAL_GPIO_Init+0x2d0>)
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	69bb      	ldr	r3, [r7, #24]
 80021b8:	43db      	mvns	r3, r3
 80021ba:	4928      	ldr	r1, [pc, #160]	; (800225c <HAL_GPIO_Init+0x2d0>)
 80021bc:	4013      	ands	r3, r2
 80021be:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d006      	beq.n	80021da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021cc:	4b23      	ldr	r3, [pc, #140]	; (800225c <HAL_GPIO_Init+0x2d0>)
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	4922      	ldr	r1, [pc, #136]	; (800225c <HAL_GPIO_Init+0x2d0>)
 80021d2:	69bb      	ldr	r3, [r7, #24]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	60cb      	str	r3, [r1, #12]
 80021d8:	e006      	b.n	80021e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021da:	4b20      	ldr	r3, [pc, #128]	; (800225c <HAL_GPIO_Init+0x2d0>)
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	43db      	mvns	r3, r3
 80021e2:	491e      	ldr	r1, [pc, #120]	; (800225c <HAL_GPIO_Init+0x2d0>)
 80021e4:	4013      	ands	r3, r2
 80021e6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d006      	beq.n	8002202 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021f4:	4b19      	ldr	r3, [pc, #100]	; (800225c <HAL_GPIO_Init+0x2d0>)
 80021f6:	685a      	ldr	r2, [r3, #4]
 80021f8:	4918      	ldr	r1, [pc, #96]	; (800225c <HAL_GPIO_Init+0x2d0>)
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	4313      	orrs	r3, r2
 80021fe:	604b      	str	r3, [r1, #4]
 8002200:	e006      	b.n	8002210 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002202:	4b16      	ldr	r3, [pc, #88]	; (800225c <HAL_GPIO_Init+0x2d0>)
 8002204:	685a      	ldr	r2, [r3, #4]
 8002206:	69bb      	ldr	r3, [r7, #24]
 8002208:	43db      	mvns	r3, r3
 800220a:	4914      	ldr	r1, [pc, #80]	; (800225c <HAL_GPIO_Init+0x2d0>)
 800220c:	4013      	ands	r3, r2
 800220e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d021      	beq.n	8002260 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800221c:	4b0f      	ldr	r3, [pc, #60]	; (800225c <HAL_GPIO_Init+0x2d0>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	490e      	ldr	r1, [pc, #56]	; (800225c <HAL_GPIO_Init+0x2d0>)
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	4313      	orrs	r3, r2
 8002226:	600b      	str	r3, [r1, #0]
 8002228:	e021      	b.n	800226e <HAL_GPIO_Init+0x2e2>
 800222a:	bf00      	nop
 800222c:	10320000 	.word	0x10320000
 8002230:	10310000 	.word	0x10310000
 8002234:	10220000 	.word	0x10220000
 8002238:	10210000 	.word	0x10210000
 800223c:	10120000 	.word	0x10120000
 8002240:	10110000 	.word	0x10110000
 8002244:	40021000 	.word	0x40021000
 8002248:	40010000 	.word	0x40010000
 800224c:	40010800 	.word	0x40010800
 8002250:	40010c00 	.word	0x40010c00
 8002254:	40011000 	.word	0x40011000
 8002258:	40011400 	.word	0x40011400
 800225c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002260:	4b0b      	ldr	r3, [pc, #44]	; (8002290 <HAL_GPIO_Init+0x304>)
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	43db      	mvns	r3, r3
 8002268:	4909      	ldr	r1, [pc, #36]	; (8002290 <HAL_GPIO_Init+0x304>)
 800226a:	4013      	ands	r3, r2
 800226c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800226e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002270:	3301      	adds	r3, #1
 8002272:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227a:	fa22 f303 	lsr.w	r3, r2, r3
 800227e:	2b00      	cmp	r3, #0
 8002280:	f47f ae8e 	bne.w	8001fa0 <HAL_GPIO_Init+0x14>
  }
}
 8002284:	bf00      	nop
 8002286:	bf00      	nop
 8002288:	372c      	adds	r7, #44	; 0x2c
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr
 8002290:	40010400 	.word	0x40010400

08002294 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	460b      	mov	r3, r1
 800229e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	887b      	ldrh	r3, [r7, #2]
 80022a6:	4013      	ands	r3, r2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d002      	beq.n	80022b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022ac:	2301      	movs	r3, #1
 80022ae:	73fb      	strb	r3, [r7, #15]
 80022b0:	e001      	b.n	80022b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022b2:	2300      	movs	r3, #0
 80022b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr

080022c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
 80022ca:	460b      	mov	r3, r1
 80022cc:	807b      	strh	r3, [r7, #2]
 80022ce:	4613      	mov	r3, r2
 80022d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022d2:	787b      	ldrb	r3, [r7, #1]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d003      	beq.n	80022e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022d8:	887a      	ldrh	r2, [r7, #2]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022de:	e003      	b.n	80022e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022e0:	887b      	ldrh	r3, [r7, #2]
 80022e2:	041a      	lsls	r2, r3, #16
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	611a      	str	r2, [r3, #16]
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bc80      	pop	{r7}
 80022f0:	4770      	bx	lr
	...

080022f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e12b      	b.n	800255e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800230c:	b2db      	uxtb	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d106      	bne.n	8002320 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f7ff fa0c 	bl	8001738 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2224      	movs	r2, #36	; 0x24
 8002324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0201 	bic.w	r2, r2, #1
 8002336:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002346:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002356:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002358:	f001 f832 	bl	80033c0 <HAL_RCC_GetPCLK1Freq>
 800235c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	4a81      	ldr	r2, [pc, #516]	; (8002568 <HAL_I2C_Init+0x274>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d807      	bhi.n	8002378 <HAL_I2C_Init+0x84>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	4a80      	ldr	r2, [pc, #512]	; (800256c <HAL_I2C_Init+0x278>)
 800236c:	4293      	cmp	r3, r2
 800236e:	bf94      	ite	ls
 8002370:	2301      	movls	r3, #1
 8002372:	2300      	movhi	r3, #0
 8002374:	b2db      	uxtb	r3, r3
 8002376:	e006      	b.n	8002386 <HAL_I2C_Init+0x92>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	4a7d      	ldr	r2, [pc, #500]	; (8002570 <HAL_I2C_Init+0x27c>)
 800237c:	4293      	cmp	r3, r2
 800237e:	bf94      	ite	ls
 8002380:	2301      	movls	r3, #1
 8002382:	2300      	movhi	r3, #0
 8002384:	b2db      	uxtb	r3, r3
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e0e7      	b.n	800255e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	4a78      	ldr	r2, [pc, #480]	; (8002574 <HAL_I2C_Init+0x280>)
 8002392:	fba2 2303 	umull	r2, r3, r2, r3
 8002396:	0c9b      	lsrs	r3, r3, #18
 8002398:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68ba      	ldr	r2, [r7, #8]
 80023aa:	430a      	orrs	r2, r1
 80023ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	4a6a      	ldr	r2, [pc, #424]	; (8002568 <HAL_I2C_Init+0x274>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d802      	bhi.n	80023c8 <HAL_I2C_Init+0xd4>
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	3301      	adds	r3, #1
 80023c6:	e009      	b.n	80023dc <HAL_I2C_Init+0xe8>
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80023ce:	fb02 f303 	mul.w	r3, r2, r3
 80023d2:	4a69      	ldr	r2, [pc, #420]	; (8002578 <HAL_I2C_Init+0x284>)
 80023d4:	fba2 2303 	umull	r2, r3, r2, r3
 80023d8:	099b      	lsrs	r3, r3, #6
 80023da:	3301      	adds	r3, #1
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6812      	ldr	r2, [r2, #0]
 80023e0:	430b      	orrs	r3, r1
 80023e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80023ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	495c      	ldr	r1, [pc, #368]	; (8002568 <HAL_I2C_Init+0x274>)
 80023f8:	428b      	cmp	r3, r1
 80023fa:	d819      	bhi.n	8002430 <HAL_I2C_Init+0x13c>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	1e59      	subs	r1, r3, #1
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	fbb1 f3f3 	udiv	r3, r1, r3
 800240a:	1c59      	adds	r1, r3, #1
 800240c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002410:	400b      	ands	r3, r1
 8002412:	2b00      	cmp	r3, #0
 8002414:	d00a      	beq.n	800242c <HAL_I2C_Init+0x138>
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	1e59      	subs	r1, r3, #1
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	fbb1 f3f3 	udiv	r3, r1, r3
 8002424:	3301      	adds	r3, #1
 8002426:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800242a:	e051      	b.n	80024d0 <HAL_I2C_Init+0x1dc>
 800242c:	2304      	movs	r3, #4
 800242e:	e04f      	b.n	80024d0 <HAL_I2C_Init+0x1dc>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d111      	bne.n	800245c <HAL_I2C_Init+0x168>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	1e58      	subs	r0, r3, #1
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6859      	ldr	r1, [r3, #4]
 8002440:	460b      	mov	r3, r1
 8002442:	005b      	lsls	r3, r3, #1
 8002444:	440b      	add	r3, r1
 8002446:	fbb0 f3f3 	udiv	r3, r0, r3
 800244a:	3301      	adds	r3, #1
 800244c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002450:	2b00      	cmp	r3, #0
 8002452:	bf0c      	ite	eq
 8002454:	2301      	moveq	r3, #1
 8002456:	2300      	movne	r3, #0
 8002458:	b2db      	uxtb	r3, r3
 800245a:	e012      	b.n	8002482 <HAL_I2C_Init+0x18e>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	1e58      	subs	r0, r3, #1
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6859      	ldr	r1, [r3, #4]
 8002464:	460b      	mov	r3, r1
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	440b      	add	r3, r1
 800246a:	0099      	lsls	r1, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002472:	3301      	adds	r3, #1
 8002474:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002478:	2b00      	cmp	r3, #0
 800247a:	bf0c      	ite	eq
 800247c:	2301      	moveq	r3, #1
 800247e:	2300      	movne	r3, #0
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <HAL_I2C_Init+0x196>
 8002486:	2301      	movs	r3, #1
 8002488:	e022      	b.n	80024d0 <HAL_I2C_Init+0x1dc>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10e      	bne.n	80024b0 <HAL_I2C_Init+0x1bc>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	1e58      	subs	r0, r3, #1
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6859      	ldr	r1, [r3, #4]
 800249a:	460b      	mov	r3, r1
 800249c:	005b      	lsls	r3, r3, #1
 800249e:	440b      	add	r3, r1
 80024a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80024a4:	3301      	adds	r3, #1
 80024a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024ae:	e00f      	b.n	80024d0 <HAL_I2C_Init+0x1dc>
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	1e58      	subs	r0, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6859      	ldr	r1, [r3, #4]
 80024b8:	460b      	mov	r3, r1
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	0099      	lsls	r1, r3, #2
 80024c0:	440b      	add	r3, r1
 80024c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80024c6:	3301      	adds	r3, #1
 80024c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024d0:	6879      	ldr	r1, [r7, #4]
 80024d2:	6809      	ldr	r1, [r1, #0]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	69da      	ldr	r2, [r3, #28]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	431a      	orrs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	430a      	orrs	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80024fe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	6911      	ldr	r1, [r2, #16]
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	68d2      	ldr	r2, [r2, #12]
 800250a:	4311      	orrs	r1, r2
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	430b      	orrs	r3, r1
 8002512:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	695a      	ldr	r2, [r3, #20]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 0201 	orr.w	r2, r2, #1
 800253e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2220      	movs	r2, #32
 800254a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	000186a0 	.word	0x000186a0
 800256c:	001e847f 	.word	0x001e847f
 8002570:	003d08ff 	.word	0x003d08ff
 8002574:	431bde83 	.word	0x431bde83
 8002578:	10624dd3 	.word	0x10624dd3

0800257c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b088      	sub	sp, #32
 8002580:	af02      	add	r7, sp, #8
 8002582:	60f8      	str	r0, [r7, #12]
 8002584:	607a      	str	r2, [r7, #4]
 8002586:	461a      	mov	r2, r3
 8002588:	460b      	mov	r3, r1
 800258a:	817b      	strh	r3, [r7, #10]
 800258c:	4613      	mov	r3, r2
 800258e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002590:	f7ff fb3c 	bl	8001c0c <HAL_GetTick>
 8002594:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800259c:	b2db      	uxtb	r3, r3
 800259e:	2b20      	cmp	r3, #32
 80025a0:	f040 80e0 	bne.w	8002764 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	2319      	movs	r3, #25
 80025aa:	2201      	movs	r2, #1
 80025ac:	4970      	ldr	r1, [pc, #448]	; (8002770 <HAL_I2C_Master_Transmit+0x1f4>)
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f000 f964 	bl	800287c <I2C_WaitOnFlagUntilTimeout>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80025ba:	2302      	movs	r3, #2
 80025bc:	e0d3      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d101      	bne.n	80025cc <HAL_I2C_Master_Transmit+0x50>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e0cc      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b01      	cmp	r3, #1
 80025e0:	d007      	beq.n	80025f2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f042 0201 	orr.w	r2, r2, #1
 80025f0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002600:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2221      	movs	r2, #33	; 0x21
 8002606:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2210      	movs	r2, #16
 800260e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	893a      	ldrh	r2, [r7, #8]
 8002622:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002628:	b29a      	uxth	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	4a50      	ldr	r2, [pc, #320]	; (8002774 <HAL_I2C_Master_Transmit+0x1f8>)
 8002632:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002634:	8979      	ldrh	r1, [r7, #10]
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	6a3a      	ldr	r2, [r7, #32]
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f000 f89c 	bl	8002778 <I2C_MasterRequestWrite>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e08d      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800264a:	2300      	movs	r3, #0
 800264c:	613b      	str	r3, [r7, #16]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	695b      	ldr	r3, [r3, #20]
 8002654:	613b      	str	r3, [r7, #16]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	613b      	str	r3, [r7, #16]
 800265e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002660:	e066      	b.n	8002730 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	6a39      	ldr	r1, [r7, #32]
 8002666:	68f8      	ldr	r0, [r7, #12]
 8002668:	f000 fa22 	bl	8002ab0 <I2C_WaitOnTXEFlagUntilTimeout>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d00d      	beq.n	800268e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	2b04      	cmp	r3, #4
 8002678:	d107      	bne.n	800268a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002688:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e06b      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002692:	781a      	ldrb	r2, [r3, #0]
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269e:	1c5a      	adds	r2, r3, #1
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	3b01      	subs	r3, #1
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026b6:	3b01      	subs	r3, #1
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	f003 0304 	and.w	r3, r3, #4
 80026c8:	2b04      	cmp	r3, #4
 80026ca:	d11b      	bne.n	8002704 <HAL_I2C_Master_Transmit+0x188>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d017      	beq.n	8002704 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d8:	781a      	ldrb	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026e4:	1c5a      	adds	r2, r3, #1
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	3b01      	subs	r3, #1
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026fc:	3b01      	subs	r3, #1
 80026fe:	b29a      	uxth	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002704:	697a      	ldr	r2, [r7, #20]
 8002706:	6a39      	ldr	r1, [r7, #32]
 8002708:	68f8      	ldr	r0, [r7, #12]
 800270a:	f000 fa19 	bl	8002b40 <I2C_WaitOnBTFFlagUntilTimeout>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00d      	beq.n	8002730 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002718:	2b04      	cmp	r3, #4
 800271a:	d107      	bne.n	800272c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800272a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e01a      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002734:	2b00      	cmp	r3, #0
 8002736:	d194      	bne.n	8002662 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002746:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2220      	movs	r2, #32
 800274c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2200      	movs	r2, #0
 800275c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002760:	2300      	movs	r3, #0
 8002762:	e000      	b.n	8002766 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002764:	2302      	movs	r3, #2
  }
}
 8002766:	4618      	mov	r0, r3
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	00100002 	.word	0x00100002
 8002774:	ffff0000 	.word	0xffff0000

08002778 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b088      	sub	sp, #32
 800277c:	af02      	add	r7, sp, #8
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	607a      	str	r2, [r7, #4]
 8002782:	603b      	str	r3, [r7, #0]
 8002784:	460b      	mov	r3, r1
 8002786:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	2b08      	cmp	r3, #8
 8002792:	d006      	beq.n	80027a2 <I2C_MasterRequestWrite+0x2a>
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d003      	beq.n	80027a2 <I2C_MasterRequestWrite+0x2a>
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80027a0:	d108      	bne.n	80027b4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	e00b      	b.n	80027cc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b8:	2b12      	cmp	r3, #18
 80027ba:	d107      	bne.n	80027cc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027ca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 f84f 	bl	800287c <I2C_WaitOnFlagUntilTimeout>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d00d      	beq.n	8002800 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027f2:	d103      	bne.n	80027fc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027fa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e035      	b.n	800286c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	691b      	ldr	r3, [r3, #16]
 8002804:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002808:	d108      	bne.n	800281c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800280a:	897b      	ldrh	r3, [r7, #10]
 800280c:	b2db      	uxtb	r3, r3
 800280e:	461a      	mov	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002818:	611a      	str	r2, [r3, #16]
 800281a:	e01b      	b.n	8002854 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800281c:	897b      	ldrh	r3, [r7, #10]
 800281e:	11db      	asrs	r3, r3, #7
 8002820:	b2db      	uxtb	r3, r3
 8002822:	f003 0306 	and.w	r3, r3, #6
 8002826:	b2db      	uxtb	r3, r3
 8002828:	f063 030f 	orn	r3, r3, #15
 800282c:	b2da      	uxtb	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	490e      	ldr	r1, [pc, #56]	; (8002874 <I2C_MasterRequestWrite+0xfc>)
 800283a:	68f8      	ldr	r0, [r7, #12]
 800283c:	f000 f898 	bl	8002970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e010      	b.n	800286c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800284a:	897b      	ldrh	r3, [r7, #10]
 800284c:	b2da      	uxtb	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	4907      	ldr	r1, [pc, #28]	; (8002878 <I2C_MasterRequestWrite+0x100>)
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 f888 	bl	8002970 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e000      	b.n	800286c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	3718      	adds	r7, #24
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	00010008 	.word	0x00010008
 8002878:	00010002 	.word	0x00010002

0800287c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	60b9      	str	r1, [r7, #8]
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	4613      	mov	r3, r2
 800288a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800288c:	e048      	b.n	8002920 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002894:	d044      	beq.n	8002920 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002896:	f7ff f9b9 	bl	8001c0c <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d302      	bcc.n	80028ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d139      	bne.n	8002920 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	0c1b      	lsrs	r3, r3, #16
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d10d      	bne.n	80028d2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	43da      	mvns	r2, r3
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	4013      	ands	r3, r2
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	bf0c      	ite	eq
 80028c8:	2301      	moveq	r3, #1
 80028ca:	2300      	movne	r3, #0
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	461a      	mov	r2, r3
 80028d0:	e00c      	b.n	80028ec <I2C_WaitOnFlagUntilTimeout+0x70>
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	43da      	mvns	r2, r3
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	4013      	ands	r3, r2
 80028de:	b29b      	uxth	r3, r3
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	bf0c      	ite	eq
 80028e4:	2301      	moveq	r3, #1
 80028e6:	2300      	movne	r3, #0
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	461a      	mov	r2, r3
 80028ec:	79fb      	ldrb	r3, [r7, #7]
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d116      	bne.n	8002920 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2220      	movs	r2, #32
 80028fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290c:	f043 0220 	orr.w	r2, r3, #32
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e023      	b.n	8002968 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	0c1b      	lsrs	r3, r3, #16
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b01      	cmp	r3, #1
 8002928:	d10d      	bne.n	8002946 <I2C_WaitOnFlagUntilTimeout+0xca>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	43da      	mvns	r2, r3
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	4013      	ands	r3, r2
 8002936:	b29b      	uxth	r3, r3
 8002938:	2b00      	cmp	r3, #0
 800293a:	bf0c      	ite	eq
 800293c:	2301      	moveq	r3, #1
 800293e:	2300      	movne	r3, #0
 8002940:	b2db      	uxtb	r3, r3
 8002942:	461a      	mov	r2, r3
 8002944:	e00c      	b.n	8002960 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	43da      	mvns	r2, r3
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	4013      	ands	r3, r2
 8002952:	b29b      	uxth	r3, r3
 8002954:	2b00      	cmp	r3, #0
 8002956:	bf0c      	ite	eq
 8002958:	2301      	moveq	r3, #1
 800295a:	2300      	movne	r3, #0
 800295c:	b2db      	uxtb	r3, r3
 800295e:	461a      	mov	r2, r3
 8002960:	79fb      	ldrb	r3, [r7, #7]
 8002962:	429a      	cmp	r2, r3
 8002964:	d093      	beq.n	800288e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002966:	2300      	movs	r3, #0
}
 8002968:	4618      	mov	r0, r3
 800296a:	3710      	adds	r7, #16
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
 800297c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800297e:	e071      	b.n	8002a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800298a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800298e:	d123      	bne.n	80029d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800299e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80029a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	f043 0204 	orr.w	r2, r3, #4
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e067      	b.n	8002aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029de:	d041      	beq.n	8002a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029e0:	f7ff f914 	bl	8001c0c <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d302      	bcc.n	80029f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d136      	bne.n	8002a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	0c1b      	lsrs	r3, r3, #16
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d10c      	bne.n	8002a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	43da      	mvns	r2, r3
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	bf14      	ite	ne
 8002a12:	2301      	movne	r3, #1
 8002a14:	2300      	moveq	r3, #0
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	e00b      	b.n	8002a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	43da      	mvns	r2, r3
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	4013      	ands	r3, r2
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	bf14      	ite	ne
 8002a2c:	2301      	movne	r3, #1
 8002a2e:	2300      	moveq	r3, #0
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d016      	beq.n	8002a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2220      	movs	r2, #32
 8002a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a50:	f043 0220 	orr.w	r2, r3, #32
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e021      	b.n	8002aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	0c1b      	lsrs	r3, r3, #16
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d10c      	bne.n	8002a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	43da      	mvns	r2, r3
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	bf14      	ite	ne
 8002a80:	2301      	movne	r3, #1
 8002a82:	2300      	moveq	r3, #0
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	e00b      	b.n	8002aa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	699b      	ldr	r3, [r3, #24]
 8002a8e:	43da      	mvns	r2, r3
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	4013      	ands	r3, r2
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	bf14      	ite	ne
 8002a9a:	2301      	movne	r3, #1
 8002a9c:	2300      	moveq	r3, #0
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f47f af6d 	bne.w	8002980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}

08002ab0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002abc:	e034      	b.n	8002b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002abe:	68f8      	ldr	r0, [r7, #12]
 8002ac0:	f000 f886 	bl	8002bd0 <I2C_IsAcknowledgeFailed>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e034      	b.n	8002b38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad4:	d028      	beq.n	8002b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ad6:	f7ff f899 	bl	8001c0c <HAL_GetTick>
 8002ada:	4602      	mov	r2, r0
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d302      	bcc.n	8002aec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d11d      	bne.n	8002b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af6:	2b80      	cmp	r3, #128	; 0x80
 8002af8:	d016      	beq.n	8002b28 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2200      	movs	r2, #0
 8002afe:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2220      	movs	r2, #32
 8002b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b14:	f043 0220 	orr.w	r2, r3, #32
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e007      	b.n	8002b38 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	695b      	ldr	r3, [r3, #20]
 8002b2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b32:	2b80      	cmp	r3, #128	; 0x80
 8002b34:	d1c3      	bne.n	8002abe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b4c:	e034      	b.n	8002bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002b4e:	68f8      	ldr	r0, [r7, #12]
 8002b50:	f000 f83e 	bl	8002bd0 <I2C_IsAcknowledgeFailed>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e034      	b.n	8002bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b64:	d028      	beq.n	8002bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b66:	f7ff f851 	bl	8001c0c <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	68ba      	ldr	r2, [r7, #8]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d302      	bcc.n	8002b7c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d11d      	bne.n	8002bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	f003 0304 	and.w	r3, r3, #4
 8002b86:	2b04      	cmp	r3, #4
 8002b88:	d016      	beq.n	8002bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2220      	movs	r2, #32
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	f043 0220 	orr.w	r2, r3, #32
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	e007      	b.n	8002bc8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	695b      	ldr	r3, [r3, #20]
 8002bbe:	f003 0304 	and.w	r3, r3, #4
 8002bc2:	2b04      	cmp	r3, #4
 8002bc4:	d1c3      	bne.n	8002b4e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002be2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002be6:	d11b      	bne.n	8002c20 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bf0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0c:	f043 0204 	orr.w	r2, r3, #4
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e000      	b.n	8002c22 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	370c      	adds	r7, #12
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d101      	bne.n	8002c3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e272      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	f000 8087 	beq.w	8002d5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c4c:	4b92      	ldr	r3, [pc, #584]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f003 030c 	and.w	r3, r3, #12
 8002c54:	2b04      	cmp	r3, #4
 8002c56:	d00c      	beq.n	8002c72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c58:	4b8f      	ldr	r3, [pc, #572]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	f003 030c 	and.w	r3, r3, #12
 8002c60:	2b08      	cmp	r3, #8
 8002c62:	d112      	bne.n	8002c8a <HAL_RCC_OscConfig+0x5e>
 8002c64:	4b8c      	ldr	r3, [pc, #560]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c70:	d10b      	bne.n	8002c8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c72:	4b89      	ldr	r3, [pc, #548]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d06c      	beq.n	8002d58 <HAL_RCC_OscConfig+0x12c>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d168      	bne.n	8002d58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e24c      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c92:	d106      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x76>
 8002c94:	4b80      	ldr	r3, [pc, #512]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a7f      	ldr	r2, [pc, #508]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002c9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c9e:	6013      	str	r3, [r2, #0]
 8002ca0:	e02e      	b.n	8002d00 <HAL_RCC_OscConfig+0xd4>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10c      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x98>
 8002caa:	4b7b      	ldr	r3, [pc, #492]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a7a      	ldr	r2, [pc, #488]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cb4:	6013      	str	r3, [r2, #0]
 8002cb6:	4b78      	ldr	r3, [pc, #480]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a77      	ldr	r2, [pc, #476]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cc0:	6013      	str	r3, [r2, #0]
 8002cc2:	e01d      	b.n	8002d00 <HAL_RCC_OscConfig+0xd4>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ccc:	d10c      	bne.n	8002ce8 <HAL_RCC_OscConfig+0xbc>
 8002cce:	4b72      	ldr	r3, [pc, #456]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a71      	ldr	r2, [pc, #452]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cd8:	6013      	str	r3, [r2, #0]
 8002cda:	4b6f      	ldr	r3, [pc, #444]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a6e      	ldr	r2, [pc, #440]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ce4:	6013      	str	r3, [r2, #0]
 8002ce6:	e00b      	b.n	8002d00 <HAL_RCC_OscConfig+0xd4>
 8002ce8:	4b6b      	ldr	r3, [pc, #428]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a6a      	ldr	r2, [pc, #424]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cf2:	6013      	str	r3, [r2, #0]
 8002cf4:	4b68      	ldr	r3, [pc, #416]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a67      	ldr	r2, [pc, #412]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002cfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cfe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d013      	beq.n	8002d30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d08:	f7fe ff80 	bl	8001c0c <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d10:	f7fe ff7c 	bl	8001c0c <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b64      	cmp	r3, #100	; 0x64
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e200      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d22:	4b5d      	ldr	r3, [pc, #372]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d0f0      	beq.n	8002d10 <HAL_RCC_OscConfig+0xe4>
 8002d2e:	e014      	b.n	8002d5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d30:	f7fe ff6c 	bl	8001c0c <HAL_GetTick>
 8002d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d36:	e008      	b.n	8002d4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d38:	f7fe ff68 	bl	8001c0c <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	2b64      	cmp	r3, #100	; 0x64
 8002d44:	d901      	bls.n	8002d4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d46:	2303      	movs	r3, #3
 8002d48:	e1ec      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d4a:	4b53      	ldr	r3, [pc, #332]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d1f0      	bne.n	8002d38 <HAL_RCC_OscConfig+0x10c>
 8002d56:	e000      	b.n	8002d5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d063      	beq.n	8002e2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d66:	4b4c      	ldr	r3, [pc, #304]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f003 030c 	and.w	r3, r3, #12
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d00b      	beq.n	8002d8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d72:	4b49      	ldr	r3, [pc, #292]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f003 030c 	and.w	r3, r3, #12
 8002d7a:	2b08      	cmp	r3, #8
 8002d7c:	d11c      	bne.n	8002db8 <HAL_RCC_OscConfig+0x18c>
 8002d7e:	4b46      	ldr	r3, [pc, #280]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d116      	bne.n	8002db8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d8a:	4b43      	ldr	r3, [pc, #268]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d005      	beq.n	8002da2 <HAL_RCC_OscConfig+0x176>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d001      	beq.n	8002da2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e1c0      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da2:	4b3d      	ldr	r3, [pc, #244]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	4939      	ldr	r1, [pc, #228]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002db2:	4313      	orrs	r3, r2
 8002db4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002db6:	e03a      	b.n	8002e2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d020      	beq.n	8002e02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dc0:	4b36      	ldr	r3, [pc, #216]	; (8002e9c <HAL_RCC_OscConfig+0x270>)
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc6:	f7fe ff21 	bl	8001c0c <HAL_GetTick>
 8002dca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dcc:	e008      	b.n	8002de0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dce:	f7fe ff1d 	bl	8001c0c <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d901      	bls.n	8002de0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	e1a1      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002de0:	4b2d      	ldr	r3, [pc, #180]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d0f0      	beq.n	8002dce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dec:	4b2a      	ldr	r3, [pc, #168]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	4927      	ldr	r1, [pc, #156]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	600b      	str	r3, [r1, #0]
 8002e00:	e015      	b.n	8002e2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e02:	4b26      	ldr	r3, [pc, #152]	; (8002e9c <HAL_RCC_OscConfig+0x270>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e08:	f7fe ff00 	bl	8001c0c <HAL_GetTick>
 8002e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e0e:	e008      	b.n	8002e22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e10:	f7fe fefc 	bl	8001c0c <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e180      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e22:	4b1d      	ldr	r3, [pc, #116]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1f0      	bne.n	8002e10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0308 	and.w	r3, r3, #8
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d03a      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d019      	beq.n	8002e76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e42:	4b17      	ldr	r3, [pc, #92]	; (8002ea0 <HAL_RCC_OscConfig+0x274>)
 8002e44:	2201      	movs	r2, #1
 8002e46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e48:	f7fe fee0 	bl	8001c0c <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e50:	f7fe fedc 	bl	8001c0c <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e160      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e62:	4b0d      	ldr	r3, [pc, #52]	; (8002e98 <HAL_RCC_OscConfig+0x26c>)
 8002e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d0f0      	beq.n	8002e50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e6e:	2001      	movs	r0, #1
 8002e70:	f000 fafe 	bl	8003470 <RCC_Delay>
 8002e74:	e01c      	b.n	8002eb0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e76:	4b0a      	ldr	r3, [pc, #40]	; (8002ea0 <HAL_RCC_OscConfig+0x274>)
 8002e78:	2200      	movs	r2, #0
 8002e7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e7c:	f7fe fec6 	bl	8001c0c <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e82:	e00f      	b.n	8002ea4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e84:	f7fe fec2 	bl	8001c0c <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d908      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e146      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
 8002e96:	bf00      	nop
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	42420000 	.word	0x42420000
 8002ea0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ea4:	4b92      	ldr	r3, [pc, #584]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea8:	f003 0302 	and.w	r3, r3, #2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1e9      	bne.n	8002e84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0304 	and.w	r3, r3, #4
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f000 80a6 	beq.w	800300a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ec2:	4b8b      	ldr	r3, [pc, #556]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002ec4:	69db      	ldr	r3, [r3, #28]
 8002ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d10d      	bne.n	8002eea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ece:	4b88      	ldr	r3, [pc, #544]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	4a87      	ldr	r2, [pc, #540]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002ed4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ed8:	61d3      	str	r3, [r2, #28]
 8002eda:	4b85      	ldr	r3, [pc, #532]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002edc:	69db      	ldr	r3, [r3, #28]
 8002ede:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee2:	60bb      	str	r3, [r7, #8]
 8002ee4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eea:	4b82      	ldr	r3, [pc, #520]	; (80030f4 <HAL_RCC_OscConfig+0x4c8>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d118      	bne.n	8002f28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ef6:	4b7f      	ldr	r3, [pc, #508]	; (80030f4 <HAL_RCC_OscConfig+0x4c8>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a7e      	ldr	r2, [pc, #504]	; (80030f4 <HAL_RCC_OscConfig+0x4c8>)
 8002efc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f02:	f7fe fe83 	bl	8001c0c <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f08:	e008      	b.n	8002f1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f0a:	f7fe fe7f 	bl	8001c0c <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b64      	cmp	r3, #100	; 0x64
 8002f16:	d901      	bls.n	8002f1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e103      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1c:	4b75      	ldr	r3, [pc, #468]	; (80030f4 <HAL_RCC_OscConfig+0x4c8>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d0f0      	beq.n	8002f0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d106      	bne.n	8002f3e <HAL_RCC_OscConfig+0x312>
 8002f30:	4b6f      	ldr	r3, [pc, #444]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	4a6e      	ldr	r2, [pc, #440]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f36:	f043 0301 	orr.w	r3, r3, #1
 8002f3a:	6213      	str	r3, [r2, #32]
 8002f3c:	e02d      	b.n	8002f9a <HAL_RCC_OscConfig+0x36e>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d10c      	bne.n	8002f60 <HAL_RCC_OscConfig+0x334>
 8002f46:	4b6a      	ldr	r3, [pc, #424]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f48:	6a1b      	ldr	r3, [r3, #32]
 8002f4a:	4a69      	ldr	r2, [pc, #420]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f4c:	f023 0301 	bic.w	r3, r3, #1
 8002f50:	6213      	str	r3, [r2, #32]
 8002f52:	4b67      	ldr	r3, [pc, #412]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	4a66      	ldr	r2, [pc, #408]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f58:	f023 0304 	bic.w	r3, r3, #4
 8002f5c:	6213      	str	r3, [r2, #32]
 8002f5e:	e01c      	b.n	8002f9a <HAL_RCC_OscConfig+0x36e>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	2b05      	cmp	r3, #5
 8002f66:	d10c      	bne.n	8002f82 <HAL_RCC_OscConfig+0x356>
 8002f68:	4b61      	ldr	r3, [pc, #388]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	4a60      	ldr	r2, [pc, #384]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f6e:	f043 0304 	orr.w	r3, r3, #4
 8002f72:	6213      	str	r3, [r2, #32]
 8002f74:	4b5e      	ldr	r3, [pc, #376]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f76:	6a1b      	ldr	r3, [r3, #32]
 8002f78:	4a5d      	ldr	r2, [pc, #372]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f7a:	f043 0301 	orr.w	r3, r3, #1
 8002f7e:	6213      	str	r3, [r2, #32]
 8002f80:	e00b      	b.n	8002f9a <HAL_RCC_OscConfig+0x36e>
 8002f82:	4b5b      	ldr	r3, [pc, #364]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f84:	6a1b      	ldr	r3, [r3, #32]
 8002f86:	4a5a      	ldr	r2, [pc, #360]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f88:	f023 0301 	bic.w	r3, r3, #1
 8002f8c:	6213      	str	r3, [r2, #32]
 8002f8e:	4b58      	ldr	r3, [pc, #352]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	4a57      	ldr	r2, [pc, #348]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002f94:	f023 0304 	bic.w	r3, r3, #4
 8002f98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d015      	beq.n	8002fce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fa2:	f7fe fe33 	bl	8001c0c <HAL_GetTick>
 8002fa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fa8:	e00a      	b.n	8002fc0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002faa:	f7fe fe2f 	bl	8001c0c <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e0b1      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc0:	4b4b      	ldr	r3, [pc, #300]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002fc2:	6a1b      	ldr	r3, [r3, #32]
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0ee      	beq.n	8002faa <HAL_RCC_OscConfig+0x37e>
 8002fcc:	e014      	b.n	8002ff8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fce:	f7fe fe1d 	bl	8001c0c <HAL_GetTick>
 8002fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd4:	e00a      	b.n	8002fec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd6:	f7fe fe19 	bl	8001c0c <HAL_GetTick>
 8002fda:	4602      	mov	r2, r0
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d901      	bls.n	8002fec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e09b      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fec:	4b40      	ldr	r3, [pc, #256]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	f003 0302 	and.w	r3, r3, #2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d1ee      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002ff8:	7dfb      	ldrb	r3, [r7, #23]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d105      	bne.n	800300a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ffe:	4b3c      	ldr	r3, [pc, #240]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8003000:	69db      	ldr	r3, [r3, #28]
 8003002:	4a3b      	ldr	r2, [pc, #236]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8003004:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003008:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	69db      	ldr	r3, [r3, #28]
 800300e:	2b00      	cmp	r3, #0
 8003010:	f000 8087 	beq.w	8003122 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003014:	4b36      	ldr	r3, [pc, #216]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f003 030c 	and.w	r3, r3, #12
 800301c:	2b08      	cmp	r3, #8
 800301e:	d061      	beq.n	80030e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	69db      	ldr	r3, [r3, #28]
 8003024:	2b02      	cmp	r3, #2
 8003026:	d146      	bne.n	80030b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003028:	4b33      	ldr	r3, [pc, #204]	; (80030f8 <HAL_RCC_OscConfig+0x4cc>)
 800302a:	2200      	movs	r2, #0
 800302c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302e:	f7fe fded 	bl	8001c0c <HAL_GetTick>
 8003032:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003034:	e008      	b.n	8003048 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003036:	f7fe fde9 	bl	8001c0c <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d901      	bls.n	8003048 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e06d      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003048:	4b29      	ldr	r3, [pc, #164]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d1f0      	bne.n	8003036 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800305c:	d108      	bne.n	8003070 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800305e:	4b24      	ldr	r3, [pc, #144]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	4921      	ldr	r1, [pc, #132]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 800306c:	4313      	orrs	r3, r2
 800306e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003070:	4b1f      	ldr	r3, [pc, #124]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a19      	ldr	r1, [r3, #32]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003080:	430b      	orrs	r3, r1
 8003082:	491b      	ldr	r1, [pc, #108]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 8003084:	4313      	orrs	r3, r2
 8003086:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003088:	4b1b      	ldr	r3, [pc, #108]	; (80030f8 <HAL_RCC_OscConfig+0x4cc>)
 800308a:	2201      	movs	r2, #1
 800308c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800308e:	f7fe fdbd 	bl	8001c0c <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003094:	e008      	b.n	80030a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003096:	f7fe fdb9 	bl	8001c0c <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e03d      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030a8:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0f0      	beq.n	8003096 <HAL_RCC_OscConfig+0x46a>
 80030b4:	e035      	b.n	8003122 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030b6:	4b10      	ldr	r3, [pc, #64]	; (80030f8 <HAL_RCC_OscConfig+0x4cc>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030bc:	f7fe fda6 	bl	8001c0c <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030c4:	f7fe fda2 	bl	8001c0c <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e026      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030d6:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <HAL_RCC_OscConfig+0x4c4>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1f0      	bne.n	80030c4 <HAL_RCC_OscConfig+0x498>
 80030e2:	e01e      	b.n	8003122 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d107      	bne.n	80030fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e019      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
 80030f0:	40021000 	.word	0x40021000
 80030f4:	40007000 	.word	0x40007000
 80030f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80030fc:	4b0b      	ldr	r3, [pc, #44]	; (800312c <HAL_RCC_OscConfig+0x500>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6a1b      	ldr	r3, [r3, #32]
 800310c:	429a      	cmp	r2, r3
 800310e:	d106      	bne.n	800311e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800311a:	429a      	cmp	r2, r3
 800311c:	d001      	beq.n	8003122 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e000      	b.n	8003124 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3718      	adds	r7, #24
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40021000 	.word	0x40021000

08003130 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b084      	sub	sp, #16
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d101      	bne.n	8003144 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e0d0      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003144:	4b6a      	ldr	r3, [pc, #424]	; (80032f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0307 	and.w	r3, r3, #7
 800314c:	683a      	ldr	r2, [r7, #0]
 800314e:	429a      	cmp	r2, r3
 8003150:	d910      	bls.n	8003174 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003152:	4b67      	ldr	r3, [pc, #412]	; (80032f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f023 0207 	bic.w	r2, r3, #7
 800315a:	4965      	ldr	r1, [pc, #404]	; (80032f0 <HAL_RCC_ClockConfig+0x1c0>)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	4313      	orrs	r3, r2
 8003160:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003162:	4b63      	ldr	r3, [pc, #396]	; (80032f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	683a      	ldr	r2, [r7, #0]
 800316c:	429a      	cmp	r2, r3
 800316e:	d001      	beq.n	8003174 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0b8      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0302 	and.w	r3, r3, #2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d020      	beq.n	80031c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800318c:	4b59      	ldr	r3, [pc, #356]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	4a58      	ldr	r2, [pc, #352]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003192:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003196:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0308 	and.w	r3, r3, #8
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d005      	beq.n	80031b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031a4:	4b53      	ldr	r3, [pc, #332]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	4a52      	ldr	r2, [pc, #328]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 80031aa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80031ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b0:	4b50      	ldr	r3, [pc, #320]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	494d      	ldr	r1, [pc, #308]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d040      	beq.n	8003250 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d107      	bne.n	80031e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031d6:	4b47      	ldr	r3, [pc, #284]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d115      	bne.n	800320e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e07f      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d107      	bne.n	80031fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ee:	4b41      	ldr	r3, [pc, #260]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d109      	bne.n	800320e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e073      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031fe:	4b3d      	ldr	r3, [pc, #244]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e06b      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800320e:	4b39      	ldr	r3, [pc, #228]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f023 0203 	bic.w	r2, r3, #3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	4936      	ldr	r1, [pc, #216]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 800321c:	4313      	orrs	r3, r2
 800321e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003220:	f7fe fcf4 	bl	8001c0c <HAL_GetTick>
 8003224:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003226:	e00a      	b.n	800323e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003228:	f7fe fcf0 	bl	8001c0c <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	f241 3288 	movw	r2, #5000	; 0x1388
 8003236:	4293      	cmp	r3, r2
 8003238:	d901      	bls.n	800323e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e053      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800323e:	4b2d      	ldr	r3, [pc, #180]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f003 020c 	and.w	r2, r3, #12
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	429a      	cmp	r2, r3
 800324e:	d1eb      	bne.n	8003228 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003250:	4b27      	ldr	r3, [pc, #156]	; (80032f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	429a      	cmp	r2, r3
 800325c:	d210      	bcs.n	8003280 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800325e:	4b24      	ldr	r3, [pc, #144]	; (80032f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f023 0207 	bic.w	r2, r3, #7
 8003266:	4922      	ldr	r1, [pc, #136]	; (80032f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	4313      	orrs	r3, r2
 800326c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800326e:	4b20      	ldr	r3, [pc, #128]	; (80032f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	429a      	cmp	r2, r3
 800327a:	d001      	beq.n	8003280 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e032      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	d008      	beq.n	800329e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800328c:	4b19      	ldr	r3, [pc, #100]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	4916      	ldr	r1, [pc, #88]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 800329a:	4313      	orrs	r3, r2
 800329c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d009      	beq.n	80032be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032aa:	4b12      	ldr	r3, [pc, #72]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	490e      	ldr	r1, [pc, #56]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032be:	f000 f821 	bl	8003304 <HAL_RCC_GetSysClockFreq>
 80032c2:	4602      	mov	r2, r0
 80032c4:	4b0b      	ldr	r3, [pc, #44]	; (80032f4 <HAL_RCC_ClockConfig+0x1c4>)
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	490a      	ldr	r1, [pc, #40]	; (80032f8 <HAL_RCC_ClockConfig+0x1c8>)
 80032d0:	5ccb      	ldrb	r3, [r1, r3]
 80032d2:	fa22 f303 	lsr.w	r3, r2, r3
 80032d6:	4a09      	ldr	r2, [pc, #36]	; (80032fc <HAL_RCC_ClockConfig+0x1cc>)
 80032d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80032da:	4b09      	ldr	r3, [pc, #36]	; (8003300 <HAL_RCC_ClockConfig+0x1d0>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4618      	mov	r0, r3
 80032e0:	f7fe fada 	bl	8001898 <HAL_InitTick>

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40022000 	.word	0x40022000
 80032f4:	40021000 	.word	0x40021000
 80032f8:	0800a83c 	.word	0x0800a83c
 80032fc:	2000000c 	.word	0x2000000c
 8003300:	20000010 	.word	0x20000010

08003304 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003304:	b480      	push	{r7}
 8003306:	b087      	sub	sp, #28
 8003308:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]
 800330e:	2300      	movs	r3, #0
 8003310:	60bb      	str	r3, [r7, #8]
 8003312:	2300      	movs	r3, #0
 8003314:	617b      	str	r3, [r7, #20]
 8003316:	2300      	movs	r3, #0
 8003318:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800331a:	2300      	movs	r3, #0
 800331c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800331e:	4b1e      	ldr	r3, [pc, #120]	; (8003398 <HAL_RCC_GetSysClockFreq+0x94>)
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f003 030c 	and.w	r3, r3, #12
 800332a:	2b04      	cmp	r3, #4
 800332c:	d002      	beq.n	8003334 <HAL_RCC_GetSysClockFreq+0x30>
 800332e:	2b08      	cmp	r3, #8
 8003330:	d003      	beq.n	800333a <HAL_RCC_GetSysClockFreq+0x36>
 8003332:	e027      	b.n	8003384 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003334:	4b19      	ldr	r3, [pc, #100]	; (800339c <HAL_RCC_GetSysClockFreq+0x98>)
 8003336:	613b      	str	r3, [r7, #16]
      break;
 8003338:	e027      	b.n	800338a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	0c9b      	lsrs	r3, r3, #18
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	4a17      	ldr	r2, [pc, #92]	; (80033a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003344:	5cd3      	ldrb	r3, [r2, r3]
 8003346:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d010      	beq.n	8003374 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003352:	4b11      	ldr	r3, [pc, #68]	; (8003398 <HAL_RCC_GetSysClockFreq+0x94>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	0c5b      	lsrs	r3, r3, #17
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	4a11      	ldr	r2, [pc, #68]	; (80033a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800335e:	5cd3      	ldrb	r3, [r2, r3]
 8003360:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a0d      	ldr	r2, [pc, #52]	; (800339c <HAL_RCC_GetSysClockFreq+0x98>)
 8003366:	fb03 f202 	mul.w	r2, r3, r2
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003370:	617b      	str	r3, [r7, #20]
 8003372:	e004      	b.n	800337e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a0c      	ldr	r2, [pc, #48]	; (80033a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003378:	fb02 f303 	mul.w	r3, r2, r3
 800337c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	613b      	str	r3, [r7, #16]
      break;
 8003382:	e002      	b.n	800338a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003384:	4b05      	ldr	r3, [pc, #20]	; (800339c <HAL_RCC_GetSysClockFreq+0x98>)
 8003386:	613b      	str	r3, [r7, #16]
      break;
 8003388:	bf00      	nop
    }
  }
  return sysclockfreq;
 800338a:	693b      	ldr	r3, [r7, #16]
}
 800338c:	4618      	mov	r0, r3
 800338e:	371c      	adds	r7, #28
 8003390:	46bd      	mov	sp, r7
 8003392:	bc80      	pop	{r7}
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40021000 	.word	0x40021000
 800339c:	007a1200 	.word	0x007a1200
 80033a0:	0800a854 	.word	0x0800a854
 80033a4:	0800a864 	.word	0x0800a864
 80033a8:	003d0900 	.word	0x003d0900

080033ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033ac:	b480      	push	{r7}
 80033ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033b0:	4b02      	ldr	r3, [pc, #8]	; (80033bc <HAL_RCC_GetHCLKFreq+0x10>)
 80033b2:	681b      	ldr	r3, [r3, #0]
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr
 80033bc:	2000000c 	.word	0x2000000c

080033c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033c4:	f7ff fff2 	bl	80033ac <HAL_RCC_GetHCLKFreq>
 80033c8:	4602      	mov	r2, r0
 80033ca:	4b05      	ldr	r3, [pc, #20]	; (80033e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	0a1b      	lsrs	r3, r3, #8
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	4903      	ldr	r1, [pc, #12]	; (80033e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033d6:	5ccb      	ldrb	r3, [r1, r3]
 80033d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033dc:	4618      	mov	r0, r3
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	40021000 	.word	0x40021000
 80033e4:	0800a84c 	.word	0x0800a84c

080033e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033ec:	f7ff ffde 	bl	80033ac <HAL_RCC_GetHCLKFreq>
 80033f0:	4602      	mov	r2, r0
 80033f2:	4b05      	ldr	r3, [pc, #20]	; (8003408 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	0adb      	lsrs	r3, r3, #11
 80033f8:	f003 0307 	and.w	r3, r3, #7
 80033fc:	4903      	ldr	r1, [pc, #12]	; (800340c <HAL_RCC_GetPCLK2Freq+0x24>)
 80033fe:	5ccb      	ldrb	r3, [r1, r3]
 8003400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003404:	4618      	mov	r0, r3
 8003406:	bd80      	pop	{r7, pc}
 8003408:	40021000 	.word	0x40021000
 800340c:	0800a84c 	.word	0x0800a84c

08003410 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	220f      	movs	r2, #15
 800341e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003420:	4b11      	ldr	r3, [pc, #68]	; (8003468 <HAL_RCC_GetClockConfig+0x58>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f003 0203 	and.w	r2, r3, #3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800342c:	4b0e      	ldr	r3, [pc, #56]	; (8003468 <HAL_RCC_GetClockConfig+0x58>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003438:	4b0b      	ldr	r3, [pc, #44]	; (8003468 <HAL_RCC_GetClockConfig+0x58>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003444:	4b08      	ldr	r3, [pc, #32]	; (8003468 <HAL_RCC_GetClockConfig+0x58>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	08db      	lsrs	r3, r3, #3
 800344a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003452:	4b06      	ldr	r3, [pc, #24]	; (800346c <HAL_RCC_GetClockConfig+0x5c>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0207 	and.w	r2, r3, #7
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	bc80      	pop	{r7}
 8003466:	4770      	bx	lr
 8003468:	40021000 	.word	0x40021000
 800346c:	40022000 	.word	0x40022000

08003470 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003478:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <RCC_Delay+0x34>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a0a      	ldr	r2, [pc, #40]	; (80034a8 <RCC_Delay+0x38>)
 800347e:	fba2 2303 	umull	r2, r3, r2, r3
 8003482:	0a5b      	lsrs	r3, r3, #9
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	fb02 f303 	mul.w	r3, r2, r3
 800348a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800348c:	bf00      	nop
  }
  while (Delay --);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	1e5a      	subs	r2, r3, #1
 8003492:	60fa      	str	r2, [r7, #12]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1f9      	bne.n	800348c <RCC_Delay+0x1c>
}
 8003498:	bf00      	nop
 800349a:	bf00      	nop
 800349c:	3714      	adds	r7, #20
 800349e:	46bd      	mov	sp, r7
 80034a0:	bc80      	pop	{r7}
 80034a2:	4770      	bx	lr
 80034a4:	2000000c 	.word	0x2000000c
 80034a8:	10624dd3 	.word	0x10624dd3

080034ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e041      	b.n	8003542 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d106      	bne.n	80034d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7fe f96e 	bl	80017b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2202      	movs	r2, #2
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	3304      	adds	r3, #4
 80034e8:	4619      	mov	r1, r3
 80034ea:	4610      	mov	r0, r2
 80034ec:	f000 fae4 	bl	8003ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
	...

0800354c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b01      	cmp	r3, #1
 800355e:	d001      	beq.n	8003564 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e032      	b.n	80035ca <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2202      	movs	r2, #2
 8003568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a18      	ldr	r2, [pc, #96]	; (80035d4 <HAL_TIM_Base_Start+0x88>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d00e      	beq.n	8003594 <HAL_TIM_Base_Start+0x48>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800357e:	d009      	beq.n	8003594 <HAL_TIM_Base_Start+0x48>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a14      	ldr	r2, [pc, #80]	; (80035d8 <HAL_TIM_Base_Start+0x8c>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d004      	beq.n	8003594 <HAL_TIM_Base_Start+0x48>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a13      	ldr	r2, [pc, #76]	; (80035dc <HAL_TIM_Base_Start+0x90>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d111      	bne.n	80035b8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2b06      	cmp	r3, #6
 80035a4:	d010      	beq.n	80035c8 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f042 0201 	orr.w	r2, r2, #1
 80035b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035b6:	e007      	b.n	80035c8 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0201 	orr.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3714      	adds	r7, #20
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bc80      	pop	{r7}
 80035d2:	4770      	bx	lr
 80035d4:	40012c00 	.word	0x40012c00
 80035d8:	40000400 	.word	0x40000400
 80035dc:	40000800 	.word	0x40000800

080035e0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	6a1a      	ldr	r2, [r3, #32]
 80035ee:	f241 1311 	movw	r3, #4369	; 0x1111
 80035f2:	4013      	ands	r3, r2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d10f      	bne.n	8003618 <HAL_TIM_Base_Stop+0x38>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6a1a      	ldr	r2, [r3, #32]
 80035fe:	f240 4344 	movw	r3, #1092	; 0x444
 8003602:	4013      	ands	r3, r2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d107      	bne.n	8003618 <HAL_TIM_Base_Stop+0x38>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 0201 	bic.w	r2, r2, #1
 8003616:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	bc80      	pop	{r7}
 800362a:	4770      	bx	lr

0800362c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b01      	cmp	r3, #1
 800363e:	d001      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e03a      	b.n	80036ba <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2202      	movs	r2, #2
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f042 0201 	orr.w	r2, r2, #1
 800365a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a18      	ldr	r2, [pc, #96]	; (80036c4 <HAL_TIM_Base_Start_IT+0x98>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d00e      	beq.n	8003684 <HAL_TIM_Base_Start_IT+0x58>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800366e:	d009      	beq.n	8003684 <HAL_TIM_Base_Start_IT+0x58>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a14      	ldr	r2, [pc, #80]	; (80036c8 <HAL_TIM_Base_Start_IT+0x9c>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d004      	beq.n	8003684 <HAL_TIM_Base_Start_IT+0x58>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a13      	ldr	r2, [pc, #76]	; (80036cc <HAL_TIM_Base_Start_IT+0xa0>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d111      	bne.n	80036a8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2b06      	cmp	r3, #6
 8003694:	d010      	beq.n	80036b8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f042 0201 	orr.w	r2, r2, #1
 80036a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036a6:	e007      	b.n	80036b8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f042 0201 	orr.w	r2, r2, #1
 80036b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036b8:	2300      	movs	r3, #0
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	3714      	adds	r7, #20
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr
 80036c4:	40012c00 	.word	0x40012c00
 80036c8:	40000400 	.word	0x40000400
 80036cc:	40000800 	.word	0x40000800

080036d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d122      	bne.n	800372c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d11b      	bne.n	800372c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f06f 0202 	mvn.w	r2, #2
 80036fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	f003 0303 	and.w	r3, r3, #3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 f9b4 	bl	8003a80 <HAL_TIM_IC_CaptureCallback>
 8003718:	e005      	b.n	8003726 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f9a7 	bl	8003a6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f9b6 	bl	8003a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	f003 0304 	and.w	r3, r3, #4
 8003736:	2b04      	cmp	r3, #4
 8003738:	d122      	bne.n	8003780 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	f003 0304 	and.w	r3, r3, #4
 8003744:	2b04      	cmp	r3, #4
 8003746:	d11b      	bne.n	8003780 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f06f 0204 	mvn.w	r2, #4
 8003750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2202      	movs	r2, #2
 8003756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003762:	2b00      	cmp	r3, #0
 8003764:	d003      	beq.n	800376e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f98a 	bl	8003a80 <HAL_TIM_IC_CaptureCallback>
 800376c:	e005      	b.n	800377a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 f97d 	bl	8003a6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f000 f98c 	bl	8003a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	2b08      	cmp	r3, #8
 800378c:	d122      	bne.n	80037d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	f003 0308 	and.w	r3, r3, #8
 8003798:	2b08      	cmp	r3, #8
 800379a:	d11b      	bne.n	80037d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f06f 0208 	mvn.w	r2, #8
 80037a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2204      	movs	r2, #4
 80037aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	f003 0303 	and.w	r3, r3, #3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d003      	beq.n	80037c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 f960 	bl	8003a80 <HAL_TIM_IC_CaptureCallback>
 80037c0:	e005      	b.n	80037ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f000 f953 	bl	8003a6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f000 f962 	bl	8003a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	f003 0310 	and.w	r3, r3, #16
 80037de:	2b10      	cmp	r3, #16
 80037e0:	d122      	bne.n	8003828 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	f003 0310 	and.w	r3, r3, #16
 80037ec:	2b10      	cmp	r3, #16
 80037ee:	d11b      	bne.n	8003828 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f06f 0210 	mvn.w	r2, #16
 80037f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2208      	movs	r2, #8
 80037fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	69db      	ldr	r3, [r3, #28]
 8003806:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 f936 	bl	8003a80 <HAL_TIM_IC_CaptureCallback>
 8003814:	e005      	b.n	8003822 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 f929 	bl	8003a6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f000 f938 	bl	8003a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b01      	cmp	r3, #1
 8003834:	d10e      	bne.n	8003854 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	f003 0301 	and.w	r3, r3, #1
 8003840:	2b01      	cmp	r3, #1
 8003842:	d107      	bne.n	8003854 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f06f 0201 	mvn.w	r2, #1
 800384c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f7fd fd68 	bl	8001324 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	691b      	ldr	r3, [r3, #16]
 800385a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800385e:	2b80      	cmp	r3, #128	; 0x80
 8003860:	d10e      	bne.n	8003880 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800386c:	2b80      	cmp	r3, #128	; 0x80
 800386e:	d107      	bne.n	8003880 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 fa7b 	bl	8003d76 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800388a:	2b40      	cmp	r3, #64	; 0x40
 800388c:	d10e      	bne.n	80038ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003898:	2b40      	cmp	r3, #64	; 0x40
 800389a:	d107      	bne.n	80038ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f8fc 	bl	8003aa4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	f003 0320 	and.w	r3, r3, #32
 80038b6:	2b20      	cmp	r3, #32
 80038b8:	d10e      	bne.n	80038d8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	f003 0320 	and.w	r3, r3, #32
 80038c4:	2b20      	cmp	r3, #32
 80038c6:	d107      	bne.n	80038d8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f06f 0220 	mvn.w	r2, #32
 80038d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f000 fa46 	bl	8003d64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80038d8:	bf00      	nop
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ea:	2300      	movs	r3, #0
 80038ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d101      	bne.n	80038fc <HAL_TIM_ConfigClockSource+0x1c>
 80038f8:	2302      	movs	r3, #2
 80038fa:	e0b4      	b.n	8003a66 <HAL_TIM_ConfigClockSource+0x186>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2202      	movs	r2, #2
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800391a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003922:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68ba      	ldr	r2, [r7, #8]
 800392a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003934:	d03e      	beq.n	80039b4 <HAL_TIM_ConfigClockSource+0xd4>
 8003936:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800393a:	f200 8087 	bhi.w	8003a4c <HAL_TIM_ConfigClockSource+0x16c>
 800393e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003942:	f000 8086 	beq.w	8003a52 <HAL_TIM_ConfigClockSource+0x172>
 8003946:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800394a:	d87f      	bhi.n	8003a4c <HAL_TIM_ConfigClockSource+0x16c>
 800394c:	2b70      	cmp	r3, #112	; 0x70
 800394e:	d01a      	beq.n	8003986 <HAL_TIM_ConfigClockSource+0xa6>
 8003950:	2b70      	cmp	r3, #112	; 0x70
 8003952:	d87b      	bhi.n	8003a4c <HAL_TIM_ConfigClockSource+0x16c>
 8003954:	2b60      	cmp	r3, #96	; 0x60
 8003956:	d050      	beq.n	80039fa <HAL_TIM_ConfigClockSource+0x11a>
 8003958:	2b60      	cmp	r3, #96	; 0x60
 800395a:	d877      	bhi.n	8003a4c <HAL_TIM_ConfigClockSource+0x16c>
 800395c:	2b50      	cmp	r3, #80	; 0x50
 800395e:	d03c      	beq.n	80039da <HAL_TIM_ConfigClockSource+0xfa>
 8003960:	2b50      	cmp	r3, #80	; 0x50
 8003962:	d873      	bhi.n	8003a4c <HAL_TIM_ConfigClockSource+0x16c>
 8003964:	2b40      	cmp	r3, #64	; 0x40
 8003966:	d058      	beq.n	8003a1a <HAL_TIM_ConfigClockSource+0x13a>
 8003968:	2b40      	cmp	r3, #64	; 0x40
 800396a:	d86f      	bhi.n	8003a4c <HAL_TIM_ConfigClockSource+0x16c>
 800396c:	2b30      	cmp	r3, #48	; 0x30
 800396e:	d064      	beq.n	8003a3a <HAL_TIM_ConfigClockSource+0x15a>
 8003970:	2b30      	cmp	r3, #48	; 0x30
 8003972:	d86b      	bhi.n	8003a4c <HAL_TIM_ConfigClockSource+0x16c>
 8003974:	2b20      	cmp	r3, #32
 8003976:	d060      	beq.n	8003a3a <HAL_TIM_ConfigClockSource+0x15a>
 8003978:	2b20      	cmp	r3, #32
 800397a:	d867      	bhi.n	8003a4c <HAL_TIM_ConfigClockSource+0x16c>
 800397c:	2b00      	cmp	r3, #0
 800397e:	d05c      	beq.n	8003a3a <HAL_TIM_ConfigClockSource+0x15a>
 8003980:	2b10      	cmp	r3, #16
 8003982:	d05a      	beq.n	8003a3a <HAL_TIM_ConfigClockSource+0x15a>
 8003984:	e062      	b.n	8003a4c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003996:	f000 f968 	bl	8003c6a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80039a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	609a      	str	r2, [r3, #8]
      break;
 80039b2:	e04f      	b.n	8003a54 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80039c4:	f000 f951 	bl	8003c6a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689a      	ldr	r2, [r3, #8]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80039d6:	609a      	str	r2, [r3, #8]
      break;
 80039d8:	e03c      	b.n	8003a54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039e6:	461a      	mov	r2, r3
 80039e8:	f000 f8c8 	bl	8003b7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2150      	movs	r1, #80	; 0x50
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 f91f 	bl	8003c36 <TIM_ITRx_SetConfig>
      break;
 80039f8:	e02c      	b.n	8003a54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a06:	461a      	mov	r2, r3
 8003a08:	f000 f8e6 	bl	8003bd8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	2160      	movs	r1, #96	; 0x60
 8003a12:	4618      	mov	r0, r3
 8003a14:	f000 f90f 	bl	8003c36 <TIM_ITRx_SetConfig>
      break;
 8003a18:	e01c      	b.n	8003a54 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a26:	461a      	mov	r2, r3
 8003a28:	f000 f8a8 	bl	8003b7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2140      	movs	r1, #64	; 0x40
 8003a32:	4618      	mov	r0, r3
 8003a34:	f000 f8ff 	bl	8003c36 <TIM_ITRx_SetConfig>
      break;
 8003a38:	e00c      	b.n	8003a54 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4619      	mov	r1, r3
 8003a44:	4610      	mov	r0, r2
 8003a46:	f000 f8f6 	bl	8003c36 <TIM_ITRx_SetConfig>
      break;
 8003a4a:	e003      	b.n	8003a54 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a50:	e000      	b.n	8003a54 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3710      	adds	r7, #16
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}

08003a6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a6e:	b480      	push	{r7}
 8003a70:	b083      	sub	sp, #12
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bc80      	pop	{r7}
 8003a7e:	4770      	bx	lr

08003a80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bc80      	pop	{r7}
 8003a90:	4770      	bx	lr

08003a92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bc80      	pop	{r7}
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bc80      	pop	{r7}
 8003ab4:	4770      	bx	lr
	...

08003ab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b085      	sub	sp, #20
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	4a29      	ldr	r2, [pc, #164]	; (8003b70 <TIM_Base_SetConfig+0xb8>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d00b      	beq.n	8003ae8 <TIM_Base_SetConfig+0x30>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ad6:	d007      	beq.n	8003ae8 <TIM_Base_SetConfig+0x30>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a26      	ldr	r2, [pc, #152]	; (8003b74 <TIM_Base_SetConfig+0xbc>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d003      	beq.n	8003ae8 <TIM_Base_SetConfig+0x30>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a25      	ldr	r2, [pc, #148]	; (8003b78 <TIM_Base_SetConfig+0xc0>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d108      	bne.n	8003afa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4a1c      	ldr	r2, [pc, #112]	; (8003b70 <TIM_Base_SetConfig+0xb8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d00b      	beq.n	8003b1a <TIM_Base_SetConfig+0x62>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b08:	d007      	beq.n	8003b1a <TIM_Base_SetConfig+0x62>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a19      	ldr	r2, [pc, #100]	; (8003b74 <TIM_Base_SetConfig+0xbc>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d003      	beq.n	8003b1a <TIM_Base_SetConfig+0x62>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a18      	ldr	r2, [pc, #96]	; (8003b78 <TIM_Base_SetConfig+0xc0>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d108      	bne.n	8003b2c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	695b      	ldr	r3, [r3, #20]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	4a07      	ldr	r2, [pc, #28]	; (8003b70 <TIM_Base_SetConfig+0xb8>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d103      	bne.n	8003b60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	691a      	ldr	r2, [r3, #16]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	615a      	str	r2, [r3, #20]
}
 8003b66:	bf00      	nop
 8003b68:	3714      	adds	r7, #20
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bc80      	pop	{r7}
 8003b6e:	4770      	bx	lr
 8003b70:	40012c00 	.word	0x40012c00
 8003b74:	40000400 	.word	0x40000400
 8003b78:	40000800 	.word	0x40000800

08003b7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b087      	sub	sp, #28
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
 8003b8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6a1b      	ldr	r3, [r3, #32]
 8003b92:	f023 0201 	bic.w	r2, r3, #1
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ba6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	011b      	lsls	r3, r3, #4
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f023 030a 	bic.w	r3, r3, #10
 8003bb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	693a      	ldr	r2, [r7, #16]
 8003bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	697a      	ldr	r2, [r7, #20]
 8003bcc:	621a      	str	r2, [r3, #32]
}
 8003bce:	bf00      	nop
 8003bd0:	371c      	adds	r7, #28
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bc80      	pop	{r7}
 8003bd6:	4770      	bx	lr

08003bd8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b087      	sub	sp, #28
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60f8      	str	r0, [r7, #12]
 8003be0:	60b9      	str	r1, [r7, #8]
 8003be2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6a1b      	ldr	r3, [r3, #32]
 8003be8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	f023 0210 	bic.w	r2, r3, #16
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	031b      	lsls	r3, r3, #12
 8003c08:	693a      	ldr	r2, [r7, #16]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c14:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	011b      	lsls	r3, r3, #4
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	621a      	str	r2, [r3, #32]
}
 8003c2c:	bf00      	nop
 8003c2e:	371c      	adds	r7, #28
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bc80      	pop	{r7}
 8003c34:	4770      	bx	lr

08003c36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003c36:	b480      	push	{r7}
 8003c38:	b085      	sub	sp, #20
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
 8003c3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003c4e:	683a      	ldr	r2, [r7, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	f043 0307 	orr.w	r3, r3, #7
 8003c58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	609a      	str	r2, [r3, #8]
}
 8003c60:	bf00      	nop
 8003c62:	3714      	adds	r7, #20
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bc80      	pop	{r7}
 8003c68:	4770      	bx	lr

08003c6a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003c6a:	b480      	push	{r7}
 8003c6c:	b087      	sub	sp, #28
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	60f8      	str	r0, [r7, #12]
 8003c72:	60b9      	str	r1, [r7, #8]
 8003c74:	607a      	str	r2, [r7, #4]
 8003c76:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c84:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	021a      	lsls	r2, r3, #8
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	4313      	orrs	r3, r2
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	697a      	ldr	r2, [r7, #20]
 8003c9c:	609a      	str	r2, [r3, #8]
}
 8003c9e:	bf00      	nop
 8003ca0:	371c      	adds	r7, #28
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bc80      	pop	{r7}
 8003ca6:	4770      	bx	lr

08003ca8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d101      	bne.n	8003cc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	e046      	b.n	8003d4e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ce6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a16      	ldr	r2, [pc, #88]	; (8003d58 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d00e      	beq.n	8003d22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d0c:	d009      	beq.n	8003d22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a12      	ldr	r2, [pc, #72]	; (8003d5c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d004      	beq.n	8003d22 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a10      	ldr	r2, [pc, #64]	; (8003d60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d10c      	bne.n	8003d3c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	68ba      	ldr	r2, [r7, #8]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68ba      	ldr	r2, [r7, #8]
 8003d3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3714      	adds	r7, #20
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bc80      	pop	{r7}
 8003d56:	4770      	bx	lr
 8003d58:	40012c00 	.word	0x40012c00
 8003d5c:	40000400 	.word	0x40000400
 8003d60:	40000800 	.word	0x40000800

08003d64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr

08003d76 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b083      	sub	sp, #12
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d7e:	bf00      	nop
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bc80      	pop	{r7}
 8003d86:	4770      	bx	lr

08003d88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e042      	b.n	8003e20 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d106      	bne.n	8003db4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fd fd1e 	bl	80017f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2224      	movs	r2, #36	; 0x24
 8003db8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68da      	ldr	r2, [r3, #12]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003dca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f000 fdc5 	bl	800495c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	691a      	ldr	r2, [r3, #16]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003de0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	695a      	ldr	r2, [r3, #20]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003df0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68da      	ldr	r2, [r3, #12]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2200      	movs	r2, #0
 8003e06:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2220      	movs	r2, #32
 8003e14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3708      	adds	r7, #8
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b08a      	sub	sp, #40	; 0x28
 8003e2c:	af02      	add	r7, sp, #8
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	603b      	str	r3, [r7, #0]
 8003e34:	4613      	mov	r3, r2
 8003e36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	2b20      	cmp	r3, #32
 8003e46:	d16d      	bne.n	8003f24 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d002      	beq.n	8003e54 <HAL_UART_Transmit+0x2c>
 8003e4e:	88fb      	ldrh	r3, [r7, #6]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d101      	bne.n	8003e58 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e066      	b.n	8003f26 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2221      	movs	r2, #33	; 0x21
 8003e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e66:	f7fd fed1 	bl	8001c0c <HAL_GetTick>
 8003e6a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	88fa      	ldrh	r2, [r7, #6]
 8003e70:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	88fa      	ldrh	r2, [r7, #6]
 8003e76:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e80:	d108      	bne.n	8003e94 <HAL_UART_Transmit+0x6c>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d104      	bne.n	8003e94 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	61bb      	str	r3, [r7, #24]
 8003e92:	e003      	b.n	8003e9c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e9c:	e02a      	b.n	8003ef4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	9300      	str	r3, [sp, #0]
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	2180      	movs	r1, #128	; 0x80
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f000 fb14 	bl	80044d6 <UART_WaitOnFlagUntilTimeout>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e036      	b.n	8003f26 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d10b      	bne.n	8003ed6 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	881b      	ldrh	r3, [r3, #0]
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ecc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	3302      	adds	r3, #2
 8003ed2:	61bb      	str	r3, [r7, #24]
 8003ed4:	e007      	b.n	8003ee6 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	781a      	ldrb	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	3b01      	subs	r3, #1
 8003eee:	b29a      	uxth	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1cf      	bne.n	8003e9e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	2200      	movs	r2, #0
 8003f06:	2140      	movs	r1, #64	; 0x40
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 fae4 	bl	80044d6 <UART_WaitOnFlagUntilTimeout>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d001      	beq.n	8003f18 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e006      	b.n	8003f26 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003f20:	2300      	movs	r3, #0
 8003f22:	e000      	b.n	8003f26 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003f24:	2302      	movs	r3, #2
  }
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3720      	adds	r7, #32
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b084      	sub	sp, #16
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	60f8      	str	r0, [r7, #12]
 8003f36:	60b9      	str	r1, [r7, #8]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	2b20      	cmp	r3, #32
 8003f46:	d112      	bne.n	8003f6e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <HAL_UART_Receive_IT+0x26>
 8003f4e:	88fb      	ldrh	r3, [r7, #6]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d101      	bne.n	8003f58 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e00b      	b.n	8003f70 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003f5e:	88fb      	ldrh	r3, [r7, #6]
 8003f60:	461a      	mov	r2, r3
 8003f62:	68b9      	ldr	r1, [r7, #8]
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f000 fb24 	bl	80045b2 <UART_Start_Receive_IT>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	e000      	b.n	8003f70 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003f6e:	2302      	movs	r3, #2
  }
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b0ba      	sub	sp, #232	; 0xe8
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	695b      	ldr	r3, [r3, #20]
 8003f9a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003faa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fae:	f003 030f 	and.w	r3, r3, #15
 8003fb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003fb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10f      	bne.n	8003fde <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fc2:	f003 0320 	and.w	r3, r3, #32
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d009      	beq.n	8003fde <HAL_UART_IRQHandler+0x66>
 8003fca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fce:	f003 0320 	and.w	r3, r3, #32
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 fc01 	bl	80047de <UART_Receive_IT>
      return;
 8003fdc:	e25b      	b.n	8004496 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003fde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 80de 	beq.w	80041a4 <HAL_UART_IRQHandler+0x22c>
 8003fe8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fec:	f003 0301 	and.w	r3, r3, #1
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d106      	bne.n	8004002 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003ff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ff8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	f000 80d1 	beq.w	80041a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004002:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00b      	beq.n	8004026 <HAL_UART_IRQHandler+0xae>
 800400e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004016:	2b00      	cmp	r3, #0
 8004018:	d005      	beq.n	8004026 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800401e:	f043 0201 	orr.w	r2, r3, #1
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800402a:	f003 0304 	and.w	r3, r3, #4
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00b      	beq.n	800404a <HAL_UART_IRQHandler+0xd2>
 8004032:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d005      	beq.n	800404a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004042:	f043 0202 	orr.w	r2, r3, #2
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800404a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00b      	beq.n	800406e <HAL_UART_IRQHandler+0xf6>
 8004056:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800405a:	f003 0301 	and.w	r3, r3, #1
 800405e:	2b00      	cmp	r3, #0
 8004060:	d005      	beq.n	800406e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004066:	f043 0204 	orr.w	r2, r3, #4
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800406e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004072:	f003 0308 	and.w	r3, r3, #8
 8004076:	2b00      	cmp	r3, #0
 8004078:	d011      	beq.n	800409e <HAL_UART_IRQHandler+0x126>
 800407a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800407e:	f003 0320 	and.w	r3, r3, #32
 8004082:	2b00      	cmp	r3, #0
 8004084:	d105      	bne.n	8004092 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004086:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	d005      	beq.n	800409e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004096:	f043 0208 	orr.w	r2, r3, #8
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 81f2 	beq.w	800448c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040ac:	f003 0320 	and.w	r3, r3, #32
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d008      	beq.n	80040c6 <HAL_UART_IRQHandler+0x14e>
 80040b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040b8:	f003 0320 	and.w	r3, r3, #32
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d002      	beq.n	80040c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f000 fb8c 	bl	80047de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	bf14      	ite	ne
 80040d4:	2301      	movne	r3, #1
 80040d6:	2300      	moveq	r3, #0
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e2:	f003 0308 	and.w	r3, r3, #8
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d103      	bne.n	80040f2 <HAL_UART_IRQHandler+0x17a>
 80040ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d04f      	beq.n	8004192 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 fa96 	bl	8004624 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004102:	2b00      	cmp	r3, #0
 8004104:	d041      	beq.n	800418a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	3314      	adds	r3, #20
 800410c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004110:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004114:	e853 3f00 	ldrex	r3, [r3]
 8004118:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800411c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004120:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004124:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	3314      	adds	r3, #20
 800412e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004132:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004136:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800413a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800413e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004142:	e841 2300 	strex	r3, r2, [r1]
 8004146:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800414a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1d9      	bne.n	8004106 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004156:	2b00      	cmp	r3, #0
 8004158:	d013      	beq.n	8004182 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800415e:	4a7e      	ldr	r2, [pc, #504]	; (8004358 <HAL_UART_IRQHandler+0x3e0>)
 8004160:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004166:	4618      	mov	r0, r3
 8004168:	f7fd fe98 	bl	8001e9c <HAL_DMA_Abort_IT>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	d016      	beq.n	80041a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800417c:	4610      	mov	r0, r2
 800417e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004180:	e00e      	b.n	80041a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f000 f993 	bl	80044ae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004188:	e00a      	b.n	80041a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 f98f 	bl	80044ae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004190:	e006      	b.n	80041a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 f98b 	bl	80044ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800419e:	e175      	b.n	800448c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041a0:	bf00      	nop
    return;
 80041a2:	e173      	b.n	800448c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	f040 814f 	bne.w	800444c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80041ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041b2:	f003 0310 	and.w	r3, r3, #16
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 8148 	beq.w	800444c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80041bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041c0:	f003 0310 	and.w	r3, r3, #16
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f000 8141 	beq.w	800444c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80041ca:	2300      	movs	r3, #0
 80041cc:	60bb      	str	r3, [r7, #8]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	60bb      	str	r3, [r7, #8]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	60bb      	str	r3, [r7, #8]
 80041de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f000 80b6 	beq.w	800435c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80041fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004200:	2b00      	cmp	r3, #0
 8004202:	f000 8145 	beq.w	8004490 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800420a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800420e:	429a      	cmp	r2, r3
 8004210:	f080 813e 	bcs.w	8004490 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800421a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	2b20      	cmp	r3, #32
 8004224:	f000 8088 	beq.w	8004338 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	330c      	adds	r3, #12
 800422e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004232:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004236:	e853 3f00 	ldrex	r3, [r3]
 800423a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800423e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004242:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004246:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	330c      	adds	r3, #12
 8004250:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004254:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004258:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004260:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004264:	e841 2300 	strex	r3, r2, [r1]
 8004268:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800426c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1d9      	bne.n	8004228 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	3314      	adds	r3, #20
 800427a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800427e:	e853 3f00 	ldrex	r3, [r3]
 8004282:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004284:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004286:	f023 0301 	bic.w	r3, r3, #1
 800428a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	3314      	adds	r3, #20
 8004294:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004298:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800429c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80042a0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80042a4:	e841 2300 	strex	r3, r2, [r1]
 80042a8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80042aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d1e1      	bne.n	8004274 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	3314      	adds	r3, #20
 80042b6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042b8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042ba:	e853 3f00 	ldrex	r3, [r3]
 80042be:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80042c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	3314      	adds	r3, #20
 80042d0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80042d4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80042d6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80042da:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80042dc:	e841 2300 	strex	r3, r2, [r1]
 80042e0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80042e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1e3      	bne.n	80042b0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2220      	movs	r2, #32
 80042ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	330c      	adds	r3, #12
 80042fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004300:	e853 3f00 	ldrex	r3, [r3]
 8004304:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004306:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004308:	f023 0310 	bic.w	r3, r3, #16
 800430c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	330c      	adds	r3, #12
 8004316:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800431a:	65ba      	str	r2, [r7, #88]	; 0x58
 800431c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800431e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004320:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004322:	e841 2300 	strex	r3, r2, [r1]
 8004326:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004328:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1e3      	bne.n	80042f6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004332:	4618      	mov	r0, r3
 8004334:	f7fd fd77 	bl	8001e26 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2202      	movs	r2, #2
 800433c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004346:	b29b      	uxth	r3, r3
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	b29b      	uxth	r3, r3
 800434c:	4619      	mov	r1, r3
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 f8b6 	bl	80044c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004354:	e09c      	b.n	8004490 <HAL_UART_IRQHandler+0x518>
 8004356:	bf00      	nop
 8004358:	080046e9 	.word	0x080046e9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004364:	b29b      	uxth	r3, r3
 8004366:	1ad3      	subs	r3, r2, r3
 8004368:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004370:	b29b      	uxth	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	f000 808e 	beq.w	8004494 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004378:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800437c:	2b00      	cmp	r3, #0
 800437e:	f000 8089 	beq.w	8004494 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	330c      	adds	r3, #12
 8004388:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800438c:	e853 3f00 	ldrex	r3, [r3]
 8004390:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004394:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004398:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	330c      	adds	r3, #12
 80043a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80043a6:	647a      	str	r2, [r7, #68]	; 0x44
 80043a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80043ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80043ae:	e841 2300 	strex	r3, r2, [r1]
 80043b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80043b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d1e3      	bne.n	8004382 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	3314      	adds	r3, #20
 80043c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c4:	e853 3f00 	ldrex	r3, [r3]
 80043c8:	623b      	str	r3, [r7, #32]
   return(result);
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	f023 0301 	bic.w	r3, r3, #1
 80043d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	3314      	adds	r3, #20
 80043da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80043de:	633a      	str	r2, [r7, #48]	; 0x30
 80043e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80043e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043e6:	e841 2300 	strex	r3, r2, [r1]
 80043ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80043ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1e3      	bne.n	80043ba <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2220      	movs	r2, #32
 80043f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2200      	movs	r2, #0
 80043fe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	330c      	adds	r3, #12
 8004406:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	e853 3f00 	ldrex	r3, [r3]
 800440e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f023 0310 	bic.w	r3, r3, #16
 8004416:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	330c      	adds	r3, #12
 8004420:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004424:	61fa      	str	r2, [r7, #28]
 8004426:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004428:	69b9      	ldr	r1, [r7, #24]
 800442a:	69fa      	ldr	r2, [r7, #28]
 800442c:	e841 2300 	strex	r3, r2, [r1]
 8004430:	617b      	str	r3, [r7, #20]
   return(result);
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1e3      	bne.n	8004400 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2202      	movs	r2, #2
 800443c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800443e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004442:	4619      	mov	r1, r3
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 f83b 	bl	80044c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800444a:	e023      	b.n	8004494 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800444c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004450:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004454:	2b00      	cmp	r3, #0
 8004456:	d009      	beq.n	800446c <HAL_UART_IRQHandler+0x4f4>
 8004458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800445c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004460:	2b00      	cmp	r3, #0
 8004462:	d003      	beq.n	800446c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 f953 	bl	8004710 <UART_Transmit_IT>
    return;
 800446a:	e014      	b.n	8004496 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800446c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004474:	2b00      	cmp	r3, #0
 8004476:	d00e      	beq.n	8004496 <HAL_UART_IRQHandler+0x51e>
 8004478:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800447c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004480:	2b00      	cmp	r3, #0
 8004482:	d008      	beq.n	8004496 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 f992 	bl	80047ae <UART_EndTransmit_IT>
    return;
 800448a:	e004      	b.n	8004496 <HAL_UART_IRQHandler+0x51e>
    return;
 800448c:	bf00      	nop
 800448e:	e002      	b.n	8004496 <HAL_UART_IRQHandler+0x51e>
      return;
 8004490:	bf00      	nop
 8004492:	e000      	b.n	8004496 <HAL_UART_IRQHandler+0x51e>
      return;
 8004494:	bf00      	nop
  }
}
 8004496:	37e8      	adds	r7, #232	; 0xe8
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800449c:	b480      	push	{r7}
 800449e:	b083      	sub	sp, #12
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80044a4:	bf00      	nop
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bc80      	pop	{r7}
 80044ac:	4770      	bx	lr

080044ae <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80044ae:	b480      	push	{r7}
 80044b0:	b083      	sub	sp, #12
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80044b6:	bf00      	nop
 80044b8:	370c      	adds	r7, #12
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bc80      	pop	{r7}
 80044be:	4770      	bx	lr

080044c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	460b      	mov	r3, r1
 80044ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bc80      	pop	{r7}
 80044d4:	4770      	bx	lr

080044d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80044d6:	b580      	push	{r7, lr}
 80044d8:	b090      	sub	sp, #64	; 0x40
 80044da:	af00      	add	r7, sp, #0
 80044dc:	60f8      	str	r0, [r7, #12]
 80044de:	60b9      	str	r1, [r7, #8]
 80044e0:	603b      	str	r3, [r7, #0]
 80044e2:	4613      	mov	r3, r2
 80044e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044e6:	e050      	b.n	800458a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ee:	d04c      	beq.n	800458a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80044f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d007      	beq.n	8004506 <UART_WaitOnFlagUntilTimeout+0x30>
 80044f6:	f7fd fb89 	bl	8001c0c <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004502:	429a      	cmp	r2, r3
 8004504:	d241      	bcs.n	800458a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	330c      	adds	r3, #12
 800450c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004510:	e853 3f00 	ldrex	r3, [r3]
 8004514:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004518:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800451c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	330c      	adds	r3, #12
 8004524:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004526:	637a      	str	r2, [r7, #52]	; 0x34
 8004528:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800452c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800452e:	e841 2300 	strex	r3, r2, [r1]
 8004532:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1e5      	bne.n	8004506 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	3314      	adds	r3, #20
 8004540:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	e853 3f00 	ldrex	r3, [r3]
 8004548:	613b      	str	r3, [r7, #16]
   return(result);
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	f023 0301 	bic.w	r3, r3, #1
 8004550:	63bb      	str	r3, [r7, #56]	; 0x38
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	3314      	adds	r3, #20
 8004558:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800455a:	623a      	str	r2, [r7, #32]
 800455c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800455e:	69f9      	ldr	r1, [r7, #28]
 8004560:	6a3a      	ldr	r2, [r7, #32]
 8004562:	e841 2300 	strex	r3, r2, [r1]
 8004566:	61bb      	str	r3, [r7, #24]
   return(result);
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d1e5      	bne.n	800453a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2220      	movs	r2, #32
 8004572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2220      	movs	r2, #32
 800457a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e00f      	b.n	80045aa <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	4013      	ands	r3, r2
 8004594:	68ba      	ldr	r2, [r7, #8]
 8004596:	429a      	cmp	r2, r3
 8004598:	bf0c      	ite	eq
 800459a:	2301      	moveq	r3, #1
 800459c:	2300      	movne	r3, #0
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	461a      	mov	r2, r3
 80045a2:	79fb      	ldrb	r3, [r7, #7]
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d09f      	beq.n	80044e8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3740      	adds	r7, #64	; 0x40
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045b2:	b480      	push	{r7}
 80045b4:	b085      	sub	sp, #20
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	60f8      	str	r0, [r7, #12]
 80045ba:	60b9      	str	r1, [r7, #8]
 80045bc:	4613      	mov	r3, r2
 80045be:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	68ba      	ldr	r2, [r7, #8]
 80045c4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	88fa      	ldrh	r2, [r7, #6]
 80045ca:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	88fa      	ldrh	r2, [r7, #6]
 80045d0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2222      	movs	r2, #34	; 0x22
 80045dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	691b      	ldr	r3, [r3, #16]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d007      	beq.n	80045f8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68da      	ldr	r2, [r3, #12]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045f6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	695a      	ldr	r2, [r3, #20]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f042 0201 	orr.w	r2, r2, #1
 8004606:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68da      	ldr	r2, [r3, #12]
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f042 0220 	orr.w	r2, r2, #32
 8004616:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004618:	2300      	movs	r3, #0
}
 800461a:	4618      	mov	r0, r3
 800461c:	3714      	adds	r7, #20
 800461e:	46bd      	mov	sp, r7
 8004620:	bc80      	pop	{r7}
 8004622:	4770      	bx	lr

08004624 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004624:	b480      	push	{r7}
 8004626:	b095      	sub	sp, #84	; 0x54
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	330c      	adds	r3, #12
 8004632:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004636:	e853 3f00 	ldrex	r3, [r3]
 800463a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800463c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800463e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004642:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	330c      	adds	r3, #12
 800464a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800464c:	643a      	str	r2, [r7, #64]	; 0x40
 800464e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004650:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004652:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004654:	e841 2300 	strex	r3, r2, [r1]
 8004658:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800465a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1e5      	bne.n	800462c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	3314      	adds	r3, #20
 8004666:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004668:	6a3b      	ldr	r3, [r7, #32]
 800466a:	e853 3f00 	ldrex	r3, [r3]
 800466e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	f023 0301 	bic.w	r3, r3, #1
 8004676:	64bb      	str	r3, [r7, #72]	; 0x48
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	3314      	adds	r3, #20
 800467e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004680:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004682:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004684:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004686:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004688:	e841 2300 	strex	r3, r2, [r1]
 800468c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800468e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004690:	2b00      	cmp	r3, #0
 8004692:	d1e5      	bne.n	8004660 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004698:	2b01      	cmp	r3, #1
 800469a:	d119      	bne.n	80046d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	330c      	adds	r3, #12
 80046a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	e853 3f00 	ldrex	r3, [r3]
 80046aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	f023 0310 	bic.w	r3, r3, #16
 80046b2:	647b      	str	r3, [r7, #68]	; 0x44
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	330c      	adds	r3, #12
 80046ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80046bc:	61ba      	str	r2, [r7, #24]
 80046be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c0:	6979      	ldr	r1, [r7, #20]
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	e841 2300 	strex	r3, r2, [r1]
 80046c8:	613b      	str	r3, [r7, #16]
   return(result);
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1e5      	bne.n	800469c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2220      	movs	r2, #32
 80046d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80046de:	bf00      	nop
 80046e0:	3754      	adds	r7, #84	; 0x54
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bc80      	pop	{r7}
 80046e6:	4770      	bx	lr

080046e8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2200      	movs	r2, #0
 80046fa:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004702:	68f8      	ldr	r0, [r7, #12]
 8004704:	f7ff fed3 	bl	80044ae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004708:	bf00      	nop
 800470a:	3710      	adds	r7, #16
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}

08004710 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800471e:	b2db      	uxtb	r3, r3
 8004720:	2b21      	cmp	r3, #33	; 0x21
 8004722:	d13e      	bne.n	80047a2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800472c:	d114      	bne.n	8004758 <UART_Transmit_IT+0x48>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d110      	bne.n	8004758 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6a1b      	ldr	r3, [r3, #32]
 800473a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	881b      	ldrh	r3, [r3, #0]
 8004740:	461a      	mov	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800474a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a1b      	ldr	r3, [r3, #32]
 8004750:	1c9a      	adds	r2, r3, #2
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	621a      	str	r2, [r3, #32]
 8004756:	e008      	b.n	800476a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6a1b      	ldr	r3, [r3, #32]
 800475c:	1c59      	adds	r1, r3, #1
 800475e:	687a      	ldr	r2, [r7, #4]
 8004760:	6211      	str	r1, [r2, #32]
 8004762:	781a      	ldrb	r2, [r3, #0]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800476e:	b29b      	uxth	r3, r3
 8004770:	3b01      	subs	r3, #1
 8004772:	b29b      	uxth	r3, r3
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	4619      	mov	r1, r3
 8004778:	84d1      	strh	r1, [r2, #38]	; 0x26
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10f      	bne.n	800479e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68da      	ldr	r2, [r3, #12]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800478c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68da      	ldr	r2, [r3, #12]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800479c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800479e:	2300      	movs	r3, #0
 80047a0:	e000      	b.n	80047a4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80047a2:	2302      	movs	r3, #2
  }
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr

080047ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80047ae:	b580      	push	{r7, lr}
 80047b0:	b082      	sub	sp, #8
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68da      	ldr	r2, [r3, #12]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2220      	movs	r2, #32
 80047ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f7ff fe64 	bl	800449c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3708      	adds	r7, #8
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b08c      	sub	sp, #48	; 0x30
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b22      	cmp	r3, #34	; 0x22
 80047f0:	f040 80ae 	bne.w	8004950 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047fc:	d117      	bne.n	800482e <UART_Receive_IT+0x50>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	691b      	ldr	r3, [r3, #16]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d113      	bne.n	800482e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004806:	2300      	movs	r3, #0
 8004808:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	b29b      	uxth	r3, r3
 8004818:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800481c:	b29a      	uxth	r2, r3
 800481e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004820:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004826:	1c9a      	adds	r2, r3, #2
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	629a      	str	r2, [r3, #40]	; 0x28
 800482c:	e026      	b.n	800487c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004832:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004834:	2300      	movs	r3, #0
 8004836:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004840:	d007      	beq.n	8004852 <UART_Receive_IT+0x74>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10a      	bne.n	8004860 <UART_Receive_IT+0x82>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	691b      	ldr	r3, [r3, #16]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d106      	bne.n	8004860 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	b2da      	uxtb	r2, r3
 800485a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800485c:	701a      	strb	r2, [r3, #0]
 800485e:	e008      	b.n	8004872 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	b2db      	uxtb	r3, r3
 8004868:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800486c:	b2da      	uxtb	r2, r3
 800486e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004870:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004876:	1c5a      	adds	r2, r3, #1
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004880:	b29b      	uxth	r3, r3
 8004882:	3b01      	subs	r3, #1
 8004884:	b29b      	uxth	r3, r3
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	4619      	mov	r1, r3
 800488a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800488c:	2b00      	cmp	r3, #0
 800488e:	d15d      	bne.n	800494c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68da      	ldr	r2, [r3, #12]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f022 0220 	bic.w	r2, r2, #32
 800489e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	68da      	ldr	r2, [r3, #12]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	695a      	ldr	r2, [r3, #20]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 0201 	bic.w	r2, r2, #1
 80048be:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2220      	movs	r2, #32
 80048c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d135      	bne.n	8004942 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	330c      	adds	r3, #12
 80048e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	e853 3f00 	ldrex	r3, [r3]
 80048ea:	613b      	str	r3, [r7, #16]
   return(result);
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	f023 0310 	bic.w	r3, r3, #16
 80048f2:	627b      	str	r3, [r7, #36]	; 0x24
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	330c      	adds	r3, #12
 80048fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048fc:	623a      	str	r2, [r7, #32]
 80048fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004900:	69f9      	ldr	r1, [r7, #28]
 8004902:	6a3a      	ldr	r2, [r7, #32]
 8004904:	e841 2300 	strex	r3, r2, [r1]
 8004908:	61bb      	str	r3, [r7, #24]
   return(result);
 800490a:	69bb      	ldr	r3, [r7, #24]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d1e5      	bne.n	80048dc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0310 	and.w	r3, r3, #16
 800491a:	2b10      	cmp	r3, #16
 800491c:	d10a      	bne.n	8004934 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800491e:	2300      	movs	r3, #0
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	60fb      	str	r3, [r7, #12]
 8004932:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004938:	4619      	mov	r1, r3
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7ff fdc0 	bl	80044c0 <HAL_UARTEx_RxEventCallback>
 8004940:	e002      	b.n	8004948 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f7fc fa32 	bl	8000dac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004948:	2300      	movs	r3, #0
 800494a:	e002      	b.n	8004952 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800494c:	2300      	movs	r3, #0
 800494e:	e000      	b.n	8004952 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004950:	2302      	movs	r3, #2
  }
}
 8004952:	4618      	mov	r0, r3
 8004954:	3730      	adds	r7, #48	; 0x30
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
	...

0800495c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	68da      	ldr	r2, [r3, #12]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	430a      	orrs	r2, r1
 8004978:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	689a      	ldr	r2, [r3, #8]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	431a      	orrs	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	4313      	orrs	r3, r2
 800498a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004996:	f023 030c 	bic.w	r3, r3, #12
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	6812      	ldr	r2, [r2, #0]
 800499e:	68b9      	ldr	r1, [r7, #8]
 80049a0:	430b      	orrs	r3, r1
 80049a2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	695b      	ldr	r3, [r3, #20]
 80049aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	699a      	ldr	r2, [r3, #24]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	430a      	orrs	r2, r1
 80049b8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a2c      	ldr	r2, [pc, #176]	; (8004a70 <UART_SetConfig+0x114>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d103      	bne.n	80049cc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80049c4:	f7fe fd10 	bl	80033e8 <HAL_RCC_GetPCLK2Freq>
 80049c8:	60f8      	str	r0, [r7, #12]
 80049ca:	e002      	b.n	80049d2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80049cc:	f7fe fcf8 	bl	80033c0 <HAL_RCC_GetPCLK1Freq>
 80049d0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	4613      	mov	r3, r2
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	4413      	add	r3, r2
 80049da:	009a      	lsls	r2, r3, #2
 80049dc:	441a      	add	r2, r3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e8:	4a22      	ldr	r2, [pc, #136]	; (8004a74 <UART_SetConfig+0x118>)
 80049ea:	fba2 2303 	umull	r2, r3, r2, r3
 80049ee:	095b      	lsrs	r3, r3, #5
 80049f0:	0119      	lsls	r1, r3, #4
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	4613      	mov	r3, r2
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	4413      	add	r3, r2
 80049fa:	009a      	lsls	r2, r3, #2
 80049fc:	441a      	add	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a08:	4b1a      	ldr	r3, [pc, #104]	; (8004a74 <UART_SetConfig+0x118>)
 8004a0a:	fba3 0302 	umull	r0, r3, r3, r2
 8004a0e:	095b      	lsrs	r3, r3, #5
 8004a10:	2064      	movs	r0, #100	; 0x64
 8004a12:	fb00 f303 	mul.w	r3, r0, r3
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	011b      	lsls	r3, r3, #4
 8004a1a:	3332      	adds	r3, #50	; 0x32
 8004a1c:	4a15      	ldr	r2, [pc, #84]	; (8004a74 <UART_SetConfig+0x118>)
 8004a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a22:	095b      	lsrs	r3, r3, #5
 8004a24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a28:	4419      	add	r1, r3
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	4413      	add	r3, r2
 8004a32:	009a      	lsls	r2, r3, #2
 8004a34:	441a      	add	r2, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a40:	4b0c      	ldr	r3, [pc, #48]	; (8004a74 <UART_SetConfig+0x118>)
 8004a42:	fba3 0302 	umull	r0, r3, r3, r2
 8004a46:	095b      	lsrs	r3, r3, #5
 8004a48:	2064      	movs	r0, #100	; 0x64
 8004a4a:	fb00 f303 	mul.w	r3, r0, r3
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	011b      	lsls	r3, r3, #4
 8004a52:	3332      	adds	r3, #50	; 0x32
 8004a54:	4a07      	ldr	r2, [pc, #28]	; (8004a74 <UART_SetConfig+0x118>)
 8004a56:	fba2 2303 	umull	r2, r3, r2, r3
 8004a5a:	095b      	lsrs	r3, r3, #5
 8004a5c:	f003 020f 	and.w	r2, r3, #15
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	440a      	add	r2, r1
 8004a66:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004a68:	bf00      	nop
 8004a6a:	3710      	adds	r7, #16
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	40013800 	.word	0x40013800
 8004a74:	51eb851f 	.word	0x51eb851f

08004a78 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	4603      	mov	r3, r0
 8004a80:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004a82:	2300      	movs	r3, #0
 8004a84:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004a86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a8a:	2b84      	cmp	r3, #132	; 0x84
 8004a8c:	d005      	beq.n	8004a9a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004a8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	4413      	add	r3, r2
 8004a96:	3303      	adds	r3, #3
 8004a98:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3714      	adds	r7, #20
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bc80      	pop	{r7}
 8004aa4:	4770      	bx	lr

08004aa6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004aa6:	b580      	push	{r7, lr}
 8004aa8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004aaa:	f000 fae7 	bl	800507c <vTaskStartScheduler>
  
  return osOK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ab6:	b089      	sub	sp, #36	; 0x24
 8004ab8:	af04      	add	r7, sp, #16
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d020      	beq.n	8004b08 <osThreadCreate+0x54>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d01c      	beq.n	8004b08 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685c      	ldr	r4, [r3, #4]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	691e      	ldr	r6, [r3, #16]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7ff ffc9 	bl	8004a78 <makeFreeRtosPriority>
 8004ae6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004af0:	9202      	str	r2, [sp, #8]
 8004af2:	9301      	str	r3, [sp, #4]
 8004af4:	9100      	str	r1, [sp, #0]
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	4632      	mov	r2, r6
 8004afa:	4629      	mov	r1, r5
 8004afc:	4620      	mov	r0, r4
 8004afe:	f000 f8e8 	bl	8004cd2 <xTaskCreateStatic>
 8004b02:	4603      	mov	r3, r0
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	e01c      	b.n	8004b42 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685c      	ldr	r4, [r3, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b14:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7ff ffab 	bl	8004a78 <makeFreeRtosPriority>
 8004b22:	4602      	mov	r2, r0
 8004b24:	f107 030c 	add.w	r3, r7, #12
 8004b28:	9301      	str	r3, [sp, #4]
 8004b2a:	9200      	str	r2, [sp, #0]
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	4632      	mov	r2, r6
 8004b30:	4629      	mov	r1, r5
 8004b32:	4620      	mov	r0, r4
 8004b34:	f000 f929 	bl	8004d8a <xTaskCreate>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d001      	beq.n	8004b42 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	e000      	b.n	8004b44 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004b42:	68fb      	ldr	r3, [r7, #12]
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3714      	adds	r7, #20
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b4c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b084      	sub	sp, #16
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d001      	beq.n	8004b62 <osDelay+0x16>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	e000      	b.n	8004b64 <osDelay+0x18>
 8004b62:	2301      	movs	r3, #1
 8004b64:	4618      	mov	r0, r3
 8004b66:	f000 fa55 	bl	8005014 <vTaskDelay>
  
  return osOK;
 8004b6a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f103 0208 	add.w	r2, r3, #8
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f04f 32ff 	mov.w	r2, #4294967295
 8004b8c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f103 0208 	add.w	r2, r3, #8
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f103 0208 	add.w	r2, r3, #8
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004ba8:	bf00      	nop
 8004baa:	370c      	adds	r7, #12
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bc80      	pop	{r7}
 8004bb0:	4770      	bx	lr

08004bb2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b083      	sub	sp, #12
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bc80      	pop	{r7}
 8004bc8:	4770      	bx	lr

08004bca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b085      	sub	sp, #20
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
 8004bd2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	689a      	ldr	r2, [r3, #8]
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	683a      	ldr	r2, [r7, #0]
 8004bee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	683a      	ldr	r2, [r7, #0]
 8004bf4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	1c5a      	adds	r2, r3, #1
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	601a      	str	r2, [r3, #0]
}
 8004c06:	bf00      	nop
 8004c08:	3714      	adds	r7, #20
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bc80      	pop	{r7}
 8004c0e:	4770      	bx	lr

08004c10 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
 8004c18:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c26:	d103      	bne.n	8004c30 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	691b      	ldr	r3, [r3, #16]
 8004c2c:	60fb      	str	r3, [r7, #12]
 8004c2e:	e00c      	b.n	8004c4a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	3308      	adds	r3, #8
 8004c34:	60fb      	str	r3, [r7, #12]
 8004c36:	e002      	b.n	8004c3e <vListInsert+0x2e>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	60fb      	str	r3, [r7, #12]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d2f6      	bcs.n	8004c38 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	685a      	ldr	r2, [r3, #4]
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	683a      	ldr	r2, [r7, #0]
 8004c64:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	1c5a      	adds	r2, r3, #1
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	601a      	str	r2, [r3, #0]
}
 8004c76:	bf00      	nop
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr

08004c80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004c80:	b480      	push	{r7}
 8004c82:	b085      	sub	sp, #20
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	6892      	ldr	r2, [r2, #8]
 8004c96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	6852      	ldr	r2, [r2, #4]
 8004ca0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d103      	bne.n	8004cb4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689a      	ldr	r2, [r3, #8]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	1e5a      	subs	r2, r3, #1
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bc80      	pop	{r7}
 8004cd0:	4770      	bx	lr

08004cd2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004cd2:	b580      	push	{r7, lr}
 8004cd4:	b08e      	sub	sp, #56	; 0x38
 8004cd6:	af04      	add	r7, sp, #16
 8004cd8:	60f8      	str	r0, [r7, #12]
 8004cda:	60b9      	str	r1, [r7, #8]
 8004cdc:	607a      	str	r2, [r7, #4]
 8004cde:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d10a      	bne.n	8004cfc <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cea:	f383 8811 	msr	BASEPRI, r3
 8004cee:	f3bf 8f6f 	isb	sy
 8004cf2:	f3bf 8f4f 	dsb	sy
 8004cf6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004cf8:	bf00      	nop
 8004cfa:	e7fe      	b.n	8004cfa <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004cfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d10a      	bne.n	8004d18 <xTaskCreateStatic+0x46>
	__asm volatile
 8004d02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d06:	f383 8811 	msr	BASEPRI, r3
 8004d0a:	f3bf 8f6f 	isb	sy
 8004d0e:	f3bf 8f4f 	dsb	sy
 8004d12:	61fb      	str	r3, [r7, #28]
}
 8004d14:	bf00      	nop
 8004d16:	e7fe      	b.n	8004d16 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d18:	23a0      	movs	r3, #160	; 0xa0
 8004d1a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	2ba0      	cmp	r3, #160	; 0xa0
 8004d20:	d00a      	beq.n	8004d38 <xTaskCreateStatic+0x66>
	__asm volatile
 8004d22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d26:	f383 8811 	msr	BASEPRI, r3
 8004d2a:	f3bf 8f6f 	isb	sy
 8004d2e:	f3bf 8f4f 	dsb	sy
 8004d32:	61bb      	str	r3, [r7, #24]
}
 8004d34:	bf00      	nop
 8004d36:	e7fe      	b.n	8004d36 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d01e      	beq.n	8004d7c <xTaskCreateStatic+0xaa>
 8004d3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d01b      	beq.n	8004d7c <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d46:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d4c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d50:	2202      	movs	r2, #2
 8004d52:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004d56:	2300      	movs	r3, #0
 8004d58:	9303      	str	r3, [sp, #12]
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5c:	9302      	str	r3, [sp, #8]
 8004d5e:	f107 0314 	add.w	r3, r7, #20
 8004d62:	9301      	str	r3, [sp, #4]
 8004d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	68b9      	ldr	r1, [r7, #8]
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f000 f850 	bl	8004e14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d76:	f000 f8e3 	bl	8004f40 <prvAddNewTaskToReadyList>
 8004d7a:	e001      	b.n	8004d80 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004d80:	697b      	ldr	r3, [r7, #20]
	}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3728      	adds	r7, #40	; 0x28
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b08c      	sub	sp, #48	; 0x30
 8004d8e:	af04      	add	r7, sp, #16
 8004d90:	60f8      	str	r0, [r7, #12]
 8004d92:	60b9      	str	r1, [r7, #8]
 8004d94:	603b      	str	r3, [r7, #0]
 8004d96:	4613      	mov	r3, r2
 8004d98:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d9a:	88fb      	ldrh	r3, [r7, #6]
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f000 fe96 	bl	8005ad0 <pvPortMalloc>
 8004da4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00e      	beq.n	8004dca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004dac:	20a0      	movs	r0, #160	; 0xa0
 8004dae:	f000 fe8f 	bl	8005ad0 <pvPortMalloc>
 8004db2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	697a      	ldr	r2, [r7, #20]
 8004dbe:	631a      	str	r2, [r3, #48]	; 0x30
 8004dc0:	e005      	b.n	8004dce <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004dc2:	6978      	ldr	r0, [r7, #20]
 8004dc4:	f000 ff48 	bl	8005c58 <vPortFree>
 8004dc8:	e001      	b.n	8004dce <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d017      	beq.n	8004e04 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004ddc:	88fa      	ldrh	r2, [r7, #6]
 8004dde:	2300      	movs	r3, #0
 8004de0:	9303      	str	r3, [sp, #12]
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	9302      	str	r3, [sp, #8]
 8004de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004de8:	9301      	str	r3, [sp, #4]
 8004dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68b9      	ldr	r1, [r7, #8]
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f000 f80e 	bl	8004e14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004df8:	69f8      	ldr	r0, [r7, #28]
 8004dfa:	f000 f8a1 	bl	8004f40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	61bb      	str	r3, [r7, #24]
 8004e02:	e002      	b.n	8004e0a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e04:	f04f 33ff 	mov.w	r3, #4294967295
 8004e08:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004e0a:	69bb      	ldr	r3, [r7, #24]
	}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3720      	adds	r7, #32
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd80      	pop	{r7, pc}

08004e14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b088      	sub	sp, #32
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]
 8004e20:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4413      	add	r3, r2
 8004e32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004e34:	69bb      	ldr	r3, [r7, #24]
 8004e36:	f023 0307 	bic.w	r3, r3, #7
 8004e3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004e3c:	69bb      	ldr	r3, [r7, #24]
 8004e3e:	f003 0307 	and.w	r3, r3, #7
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d00a      	beq.n	8004e5c <prvInitialiseNewTask+0x48>
	__asm volatile
 8004e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e4a:	f383 8811 	msr	BASEPRI, r3
 8004e4e:	f3bf 8f6f 	isb	sy
 8004e52:	f3bf 8f4f 	dsb	sy
 8004e56:	617b      	str	r3, [r7, #20]
}
 8004e58:	bf00      	nop
 8004e5a:	e7fe      	b.n	8004e5a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	61fb      	str	r3, [r7, #28]
 8004e60:	e012      	b.n	8004e88 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004e62:	68ba      	ldr	r2, [r7, #8]
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	4413      	add	r3, r2
 8004e68:	7819      	ldrb	r1, [r3, #0]
 8004e6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	4413      	add	r3, r2
 8004e70:	3334      	adds	r3, #52	; 0x34
 8004e72:	460a      	mov	r2, r1
 8004e74:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004e76:	68ba      	ldr	r2, [r7, #8]
 8004e78:	69fb      	ldr	r3, [r7, #28]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d006      	beq.n	8004e90 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	3301      	adds	r3, #1
 8004e86:	61fb      	str	r3, [r7, #28]
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	2b0f      	cmp	r3, #15
 8004e8c:	d9e9      	bls.n	8004e62 <prvInitialiseNewTask+0x4e>
 8004e8e:	e000      	b.n	8004e92 <prvInitialiseNewTask+0x7e>
		{
			break;
 8004e90:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9c:	2b06      	cmp	r3, #6
 8004e9e:	d901      	bls.n	8004ea4 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ea0:	2306      	movs	r3, #6
 8004ea2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ea8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004eae:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb8:	3304      	adds	r3, #4
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7ff fe79 	bl	8004bb2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec2:	3318      	adds	r3, #24
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f7ff fe74 	bl	8004bb2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ecc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ece:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ed2:	f1c3 0207 	rsb	r2, r3, #7
 8004ed6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ed8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ede:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef2:	334c      	adds	r3, #76	; 0x4c
 8004ef4:	224c      	movs	r2, #76	; 0x4c
 8004ef6:	2100      	movs	r1, #0
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f002 f83c 	bl	8006f76 <memset>
 8004efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f00:	4a0c      	ldr	r2, [pc, #48]	; (8004f34 <prvInitialiseNewTask+0x120>)
 8004f02:	651a      	str	r2, [r3, #80]	; 0x50
 8004f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f06:	4a0c      	ldr	r2, [pc, #48]	; (8004f38 <prvInitialiseNewTask+0x124>)
 8004f08:	655a      	str	r2, [r3, #84]	; 0x54
 8004f0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f0c:	4a0b      	ldr	r2, [pc, #44]	; (8004f3c <prvInitialiseNewTask+0x128>)
 8004f0e:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004f10:	683a      	ldr	r2, [r7, #0]
 8004f12:	68f9      	ldr	r1, [r7, #12]
 8004f14:	69b8      	ldr	r0, [r7, #24]
 8004f16:	f000 fc29 	bl	800576c <pxPortInitialiseStack>
 8004f1a:	4602      	mov	r2, r0
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f1e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d002      	beq.n	8004f2c <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f2a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f2c:	bf00      	nop
 8004f2e:	3720      	adds	r7, #32
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	2000136c 	.word	0x2000136c
 8004f38:	200013d4 	.word	0x200013d4
 8004f3c:	2000143c 	.word	0x2000143c

08004f40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004f48:	f000 fd00 	bl	800594c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004f4c:	4b2a      	ldr	r3, [pc, #168]	; (8004ff8 <prvAddNewTaskToReadyList+0xb8>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	3301      	adds	r3, #1
 8004f52:	4a29      	ldr	r2, [pc, #164]	; (8004ff8 <prvAddNewTaskToReadyList+0xb8>)
 8004f54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004f56:	4b29      	ldr	r3, [pc, #164]	; (8004ffc <prvAddNewTaskToReadyList+0xbc>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d109      	bne.n	8004f72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004f5e:	4a27      	ldr	r2, [pc, #156]	; (8004ffc <prvAddNewTaskToReadyList+0xbc>)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004f64:	4b24      	ldr	r3, [pc, #144]	; (8004ff8 <prvAddNewTaskToReadyList+0xb8>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d110      	bne.n	8004f8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004f6c:	f000 fad2 	bl	8005514 <prvInitialiseTaskLists>
 8004f70:	e00d      	b.n	8004f8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004f72:	4b23      	ldr	r3, [pc, #140]	; (8005000 <prvAddNewTaskToReadyList+0xc0>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d109      	bne.n	8004f8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004f7a:	4b20      	ldr	r3, [pc, #128]	; (8004ffc <prvAddNewTaskToReadyList+0xbc>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d802      	bhi.n	8004f8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004f88:	4a1c      	ldr	r2, [pc, #112]	; (8004ffc <prvAddNewTaskToReadyList+0xbc>)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004f8e:	4b1d      	ldr	r3, [pc, #116]	; (8005004 <prvAddNewTaskToReadyList+0xc4>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	3301      	adds	r3, #1
 8004f94:	4a1b      	ldr	r2, [pc, #108]	; (8005004 <prvAddNewTaskToReadyList+0xc4>)
 8004f96:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	409a      	lsls	r2, r3
 8004fa0:	4b19      	ldr	r3, [pc, #100]	; (8005008 <prvAddNewTaskToReadyList+0xc8>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	4a18      	ldr	r2, [pc, #96]	; (8005008 <prvAddNewTaskToReadyList+0xc8>)
 8004fa8:	6013      	str	r3, [r2, #0]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fae:	4613      	mov	r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	4413      	add	r3, r2
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	4a15      	ldr	r2, [pc, #84]	; (800500c <prvAddNewTaskToReadyList+0xcc>)
 8004fb8:	441a      	add	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	3304      	adds	r3, #4
 8004fbe:	4619      	mov	r1, r3
 8004fc0:	4610      	mov	r0, r2
 8004fc2:	f7ff fe02 	bl	8004bca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004fc6:	f000 fcf1 	bl	80059ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004fca:	4b0d      	ldr	r3, [pc, #52]	; (8005000 <prvAddNewTaskToReadyList+0xc0>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00e      	beq.n	8004ff0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004fd2:	4b0a      	ldr	r3, [pc, #40]	; (8004ffc <prvAddNewTaskToReadyList+0xbc>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fdc:	429a      	cmp	r2, r3
 8004fde:	d207      	bcs.n	8004ff0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004fe0:	4b0b      	ldr	r3, [pc, #44]	; (8005010 <prvAddNewTaskToReadyList+0xd0>)
 8004fe2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fe6:	601a      	str	r2, [r3, #0]
 8004fe8:	f3bf 8f4f 	dsb	sy
 8004fec:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004ff0:	bf00      	nop
 8004ff2:	3708      	adds	r7, #8
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	20000720 	.word	0x20000720
 8004ffc:	20000620 	.word	0x20000620
 8005000:	2000072c 	.word	0x2000072c
 8005004:	2000073c 	.word	0x2000073c
 8005008:	20000728 	.word	0x20000728
 800500c:	20000624 	.word	0x20000624
 8005010:	e000ed04 	.word	0xe000ed04

08005014 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800501c:	2300      	movs	r3, #0
 800501e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d017      	beq.n	8005056 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005026:	4b13      	ldr	r3, [pc, #76]	; (8005074 <vTaskDelay+0x60>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00a      	beq.n	8005044 <vTaskDelay+0x30>
	__asm volatile
 800502e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005032:	f383 8811 	msr	BASEPRI, r3
 8005036:	f3bf 8f6f 	isb	sy
 800503a:	f3bf 8f4f 	dsb	sy
 800503e:	60bb      	str	r3, [r7, #8]
}
 8005040:	bf00      	nop
 8005042:	e7fe      	b.n	8005042 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005044:	f000 f884 	bl	8005150 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005048:	2100      	movs	r1, #0
 800504a:	6878      	ldr	r0, [r7, #4]
 800504c:	f000 fb28 	bl	80056a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005050:	f000 f88c 	bl	800516c <xTaskResumeAll>
 8005054:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d107      	bne.n	800506c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800505c:	4b06      	ldr	r3, [pc, #24]	; (8005078 <vTaskDelay+0x64>)
 800505e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	f3bf 8f4f 	dsb	sy
 8005068:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800506c:	bf00      	nop
 800506e:	3710      	adds	r7, #16
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}
 8005074:	20000748 	.word	0x20000748
 8005078:	e000ed04 	.word	0xe000ed04

0800507c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b08a      	sub	sp, #40	; 0x28
 8005080:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005082:	2300      	movs	r3, #0
 8005084:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005086:	2300      	movs	r3, #0
 8005088:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800508a:	463a      	mov	r2, r7
 800508c:	1d39      	adds	r1, r7, #4
 800508e:	f107 0308 	add.w	r3, r7, #8
 8005092:	4618      	mov	r0, r3
 8005094:	f7fb fda0 	bl	8000bd8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005098:	6839      	ldr	r1, [r7, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	9202      	str	r2, [sp, #8]
 80050a0:	9301      	str	r3, [sp, #4]
 80050a2:	2300      	movs	r3, #0
 80050a4:	9300      	str	r3, [sp, #0]
 80050a6:	2300      	movs	r3, #0
 80050a8:	460a      	mov	r2, r1
 80050aa:	4921      	ldr	r1, [pc, #132]	; (8005130 <vTaskStartScheduler+0xb4>)
 80050ac:	4821      	ldr	r0, [pc, #132]	; (8005134 <vTaskStartScheduler+0xb8>)
 80050ae:	f7ff fe10 	bl	8004cd2 <xTaskCreateStatic>
 80050b2:	4603      	mov	r3, r0
 80050b4:	4a20      	ldr	r2, [pc, #128]	; (8005138 <vTaskStartScheduler+0xbc>)
 80050b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80050b8:	4b1f      	ldr	r3, [pc, #124]	; (8005138 <vTaskStartScheduler+0xbc>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d002      	beq.n	80050c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80050c0:	2301      	movs	r3, #1
 80050c2:	617b      	str	r3, [r7, #20]
 80050c4:	e001      	b.n	80050ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80050c6:	2300      	movs	r3, #0
 80050c8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d11b      	bne.n	8005108 <vTaskStartScheduler+0x8c>
	__asm volatile
 80050d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d4:	f383 8811 	msr	BASEPRI, r3
 80050d8:	f3bf 8f6f 	isb	sy
 80050dc:	f3bf 8f4f 	dsb	sy
 80050e0:	613b      	str	r3, [r7, #16]
}
 80050e2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80050e4:	4b15      	ldr	r3, [pc, #84]	; (800513c <vTaskStartScheduler+0xc0>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	334c      	adds	r3, #76	; 0x4c
 80050ea:	4a15      	ldr	r2, [pc, #84]	; (8005140 <vTaskStartScheduler+0xc4>)
 80050ec:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80050ee:	4b15      	ldr	r3, [pc, #84]	; (8005144 <vTaskStartScheduler+0xc8>)
 80050f0:	f04f 32ff 	mov.w	r2, #4294967295
 80050f4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80050f6:	4b14      	ldr	r3, [pc, #80]	; (8005148 <vTaskStartScheduler+0xcc>)
 80050f8:	2201      	movs	r2, #1
 80050fa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80050fc:	4b13      	ldr	r3, [pc, #76]	; (800514c <vTaskStartScheduler+0xd0>)
 80050fe:	2200      	movs	r2, #0
 8005100:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005102:	f000 fbb1 	bl	8005868 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005106:	e00e      	b.n	8005126 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800510e:	d10a      	bne.n	8005126 <vTaskStartScheduler+0xaa>
	__asm volatile
 8005110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005114:	f383 8811 	msr	BASEPRI, r3
 8005118:	f3bf 8f6f 	isb	sy
 800511c:	f3bf 8f4f 	dsb	sy
 8005120:	60fb      	str	r3, [r7, #12]
}
 8005122:	bf00      	nop
 8005124:	e7fe      	b.n	8005124 <vTaskStartScheduler+0xa8>
}
 8005126:	bf00      	nop
 8005128:	3718      	adds	r7, #24
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	0800a834 	.word	0x0800a834
 8005134:	080054e5 	.word	0x080054e5
 8005138:	20000744 	.word	0x20000744
 800513c:	20000620 	.word	0x20000620
 8005140:	20000074 	.word	0x20000074
 8005144:	20000740 	.word	0x20000740
 8005148:	2000072c 	.word	0x2000072c
 800514c:	20000724 	.word	0x20000724

08005150 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005150:	b480      	push	{r7}
 8005152:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005154:	4b04      	ldr	r3, [pc, #16]	; (8005168 <vTaskSuspendAll+0x18>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	3301      	adds	r3, #1
 800515a:	4a03      	ldr	r2, [pc, #12]	; (8005168 <vTaskSuspendAll+0x18>)
 800515c:	6013      	str	r3, [r2, #0]
}
 800515e:	bf00      	nop
 8005160:	46bd      	mov	sp, r7
 8005162:	bc80      	pop	{r7}
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	20000748 	.word	0x20000748

0800516c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005172:	2300      	movs	r3, #0
 8005174:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005176:	2300      	movs	r3, #0
 8005178:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800517a:	4b41      	ldr	r3, [pc, #260]	; (8005280 <xTaskResumeAll+0x114>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10a      	bne.n	8005198 <xTaskResumeAll+0x2c>
	__asm volatile
 8005182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005186:	f383 8811 	msr	BASEPRI, r3
 800518a:	f3bf 8f6f 	isb	sy
 800518e:	f3bf 8f4f 	dsb	sy
 8005192:	603b      	str	r3, [r7, #0]
}
 8005194:	bf00      	nop
 8005196:	e7fe      	b.n	8005196 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005198:	f000 fbd8 	bl	800594c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800519c:	4b38      	ldr	r3, [pc, #224]	; (8005280 <xTaskResumeAll+0x114>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	3b01      	subs	r3, #1
 80051a2:	4a37      	ldr	r2, [pc, #220]	; (8005280 <xTaskResumeAll+0x114>)
 80051a4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051a6:	4b36      	ldr	r3, [pc, #216]	; (8005280 <xTaskResumeAll+0x114>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d161      	bne.n	8005272 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80051ae:	4b35      	ldr	r3, [pc, #212]	; (8005284 <xTaskResumeAll+0x118>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d05d      	beq.n	8005272 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051b6:	e02e      	b.n	8005216 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80051b8:	4b33      	ldr	r3, [pc, #204]	; (8005288 <xTaskResumeAll+0x11c>)
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	3318      	adds	r3, #24
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7ff fd5b 	bl	8004c80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	3304      	adds	r3, #4
 80051ce:	4618      	mov	r0, r3
 80051d0:	f7ff fd56 	bl	8004c80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051d8:	2201      	movs	r2, #1
 80051da:	409a      	lsls	r2, r3
 80051dc:	4b2b      	ldr	r3, [pc, #172]	; (800528c <xTaskResumeAll+0x120>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	4a2a      	ldr	r2, [pc, #168]	; (800528c <xTaskResumeAll+0x120>)
 80051e4:	6013      	str	r3, [r2, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ea:	4613      	mov	r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	4413      	add	r3, r2
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4a27      	ldr	r2, [pc, #156]	; (8005290 <xTaskResumeAll+0x124>)
 80051f4:	441a      	add	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	3304      	adds	r3, #4
 80051fa:	4619      	mov	r1, r3
 80051fc:	4610      	mov	r0, r2
 80051fe:	f7ff fce4 	bl	8004bca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005206:	4b23      	ldr	r3, [pc, #140]	; (8005294 <xTaskResumeAll+0x128>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800520c:	429a      	cmp	r2, r3
 800520e:	d302      	bcc.n	8005216 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005210:	4b21      	ldr	r3, [pc, #132]	; (8005298 <xTaskResumeAll+0x12c>)
 8005212:	2201      	movs	r2, #1
 8005214:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005216:	4b1c      	ldr	r3, [pc, #112]	; (8005288 <xTaskResumeAll+0x11c>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d1cc      	bne.n	80051b8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005224:	f000 fa18 	bl	8005658 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005228:	4b1c      	ldr	r3, [pc, #112]	; (800529c <xTaskResumeAll+0x130>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d010      	beq.n	8005256 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005234:	f000 f836 	bl	80052a4 <xTaskIncrementTick>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d002      	beq.n	8005244 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800523e:	4b16      	ldr	r3, [pc, #88]	; (8005298 <xTaskResumeAll+0x12c>)
 8005240:	2201      	movs	r2, #1
 8005242:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	3b01      	subs	r3, #1
 8005248:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1f1      	bne.n	8005234 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005250:	4b12      	ldr	r3, [pc, #72]	; (800529c <xTaskResumeAll+0x130>)
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005256:	4b10      	ldr	r3, [pc, #64]	; (8005298 <xTaskResumeAll+0x12c>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d009      	beq.n	8005272 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800525e:	2301      	movs	r3, #1
 8005260:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005262:	4b0f      	ldr	r3, [pc, #60]	; (80052a0 <xTaskResumeAll+0x134>)
 8005264:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005268:	601a      	str	r2, [r3, #0]
 800526a:	f3bf 8f4f 	dsb	sy
 800526e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005272:	f000 fb9b 	bl	80059ac <vPortExitCritical>

	return xAlreadyYielded;
 8005276:	68bb      	ldr	r3, [r7, #8]
}
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	20000748 	.word	0x20000748
 8005284:	20000720 	.word	0x20000720
 8005288:	200006e0 	.word	0x200006e0
 800528c:	20000728 	.word	0x20000728
 8005290:	20000624 	.word	0x20000624
 8005294:	20000620 	.word	0x20000620
 8005298:	20000734 	.word	0x20000734
 800529c:	20000730 	.word	0x20000730
 80052a0:	e000ed04 	.word	0xe000ed04

080052a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80052aa:	2300      	movs	r3, #0
 80052ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052ae:	4b51      	ldr	r3, [pc, #324]	; (80053f4 <xTaskIncrementTick+0x150>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	f040 808d 	bne.w	80053d2 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80052b8:	4b4f      	ldr	r3, [pc, #316]	; (80053f8 <xTaskIncrementTick+0x154>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	3301      	adds	r3, #1
 80052be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80052c0:	4a4d      	ldr	r2, [pc, #308]	; (80053f8 <xTaskIncrementTick+0x154>)
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d120      	bne.n	800530e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80052cc:	4b4b      	ldr	r3, [pc, #300]	; (80053fc <xTaskIncrementTick+0x158>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d00a      	beq.n	80052ec <xTaskIncrementTick+0x48>
	__asm volatile
 80052d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052da:	f383 8811 	msr	BASEPRI, r3
 80052de:	f3bf 8f6f 	isb	sy
 80052e2:	f3bf 8f4f 	dsb	sy
 80052e6:	603b      	str	r3, [r7, #0]
}
 80052e8:	bf00      	nop
 80052ea:	e7fe      	b.n	80052ea <xTaskIncrementTick+0x46>
 80052ec:	4b43      	ldr	r3, [pc, #268]	; (80053fc <xTaskIncrementTick+0x158>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	60fb      	str	r3, [r7, #12]
 80052f2:	4b43      	ldr	r3, [pc, #268]	; (8005400 <xTaskIncrementTick+0x15c>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a41      	ldr	r2, [pc, #260]	; (80053fc <xTaskIncrementTick+0x158>)
 80052f8:	6013      	str	r3, [r2, #0]
 80052fa:	4a41      	ldr	r2, [pc, #260]	; (8005400 <xTaskIncrementTick+0x15c>)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6013      	str	r3, [r2, #0]
 8005300:	4b40      	ldr	r3, [pc, #256]	; (8005404 <xTaskIncrementTick+0x160>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	3301      	adds	r3, #1
 8005306:	4a3f      	ldr	r2, [pc, #252]	; (8005404 <xTaskIncrementTick+0x160>)
 8005308:	6013      	str	r3, [r2, #0]
 800530a:	f000 f9a5 	bl	8005658 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800530e:	4b3e      	ldr	r3, [pc, #248]	; (8005408 <xTaskIncrementTick+0x164>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	429a      	cmp	r2, r3
 8005316:	d34d      	bcc.n	80053b4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005318:	4b38      	ldr	r3, [pc, #224]	; (80053fc <xTaskIncrementTick+0x158>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <xTaskIncrementTick+0x82>
 8005322:	2301      	movs	r3, #1
 8005324:	e000      	b.n	8005328 <xTaskIncrementTick+0x84>
 8005326:	2300      	movs	r3, #0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d004      	beq.n	8005336 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800532c:	4b36      	ldr	r3, [pc, #216]	; (8005408 <xTaskIncrementTick+0x164>)
 800532e:	f04f 32ff 	mov.w	r2, #4294967295
 8005332:	601a      	str	r2, [r3, #0]
					break;
 8005334:	e03e      	b.n	80053b4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005336:	4b31      	ldr	r3, [pc, #196]	; (80053fc <xTaskIncrementTick+0x158>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	429a      	cmp	r2, r3
 800534c:	d203      	bcs.n	8005356 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800534e:	4a2e      	ldr	r2, [pc, #184]	; (8005408 <xTaskIncrementTick+0x164>)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6013      	str	r3, [r2, #0]
						break;
 8005354:	e02e      	b.n	80053b4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	3304      	adds	r3, #4
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff fc90 	bl	8004c80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005364:	2b00      	cmp	r3, #0
 8005366:	d004      	beq.n	8005372 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	3318      	adds	r3, #24
 800536c:	4618      	mov	r0, r3
 800536e:	f7ff fc87 	bl	8004c80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005376:	2201      	movs	r2, #1
 8005378:	409a      	lsls	r2, r3
 800537a:	4b24      	ldr	r3, [pc, #144]	; (800540c <xTaskIncrementTick+0x168>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4313      	orrs	r3, r2
 8005380:	4a22      	ldr	r2, [pc, #136]	; (800540c <xTaskIncrementTick+0x168>)
 8005382:	6013      	str	r3, [r2, #0]
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005388:	4613      	mov	r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	4413      	add	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4a1f      	ldr	r2, [pc, #124]	; (8005410 <xTaskIncrementTick+0x16c>)
 8005392:	441a      	add	r2, r3
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	3304      	adds	r3, #4
 8005398:	4619      	mov	r1, r3
 800539a:	4610      	mov	r0, r2
 800539c:	f7ff fc15 	bl	8004bca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053a4:	4b1b      	ldr	r3, [pc, #108]	; (8005414 <xTaskIncrementTick+0x170>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d3b4      	bcc.n	8005318 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80053ae:	2301      	movs	r3, #1
 80053b0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053b2:	e7b1      	b.n	8005318 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80053b4:	4b17      	ldr	r3, [pc, #92]	; (8005414 <xTaskIncrementTick+0x170>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053ba:	4915      	ldr	r1, [pc, #84]	; (8005410 <xTaskIncrementTick+0x16c>)
 80053bc:	4613      	mov	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4413      	add	r3, r2
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	440b      	add	r3, r1
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d907      	bls.n	80053dc <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80053cc:	2301      	movs	r3, #1
 80053ce:	617b      	str	r3, [r7, #20]
 80053d0:	e004      	b.n	80053dc <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80053d2:	4b11      	ldr	r3, [pc, #68]	; (8005418 <xTaskIncrementTick+0x174>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	3301      	adds	r3, #1
 80053d8:	4a0f      	ldr	r2, [pc, #60]	; (8005418 <xTaskIncrementTick+0x174>)
 80053da:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80053dc:	4b0f      	ldr	r3, [pc, #60]	; (800541c <xTaskIncrementTick+0x178>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d001      	beq.n	80053e8 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80053e4:	2301      	movs	r3, #1
 80053e6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80053e8:	697b      	ldr	r3, [r7, #20]
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3718      	adds	r7, #24
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	20000748 	.word	0x20000748
 80053f8:	20000724 	.word	0x20000724
 80053fc:	200006d8 	.word	0x200006d8
 8005400:	200006dc 	.word	0x200006dc
 8005404:	20000738 	.word	0x20000738
 8005408:	20000740 	.word	0x20000740
 800540c:	20000728 	.word	0x20000728
 8005410:	20000624 	.word	0x20000624
 8005414:	20000620 	.word	0x20000620
 8005418:	20000730 	.word	0x20000730
 800541c:	20000734 	.word	0x20000734

08005420 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005420:	b480      	push	{r7}
 8005422:	b087      	sub	sp, #28
 8005424:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005426:	4b29      	ldr	r3, [pc, #164]	; (80054cc <vTaskSwitchContext+0xac>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800542e:	4b28      	ldr	r3, [pc, #160]	; (80054d0 <vTaskSwitchContext+0xb0>)
 8005430:	2201      	movs	r2, #1
 8005432:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005434:	e044      	b.n	80054c0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8005436:	4b26      	ldr	r3, [pc, #152]	; (80054d0 <vTaskSwitchContext+0xb0>)
 8005438:	2200      	movs	r2, #0
 800543a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800543c:	4b25      	ldr	r3, [pc, #148]	; (80054d4 <vTaskSwitchContext+0xb4>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	fab3 f383 	clz	r3, r3
 8005448:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800544a:	7afb      	ldrb	r3, [r7, #11]
 800544c:	f1c3 031f 	rsb	r3, r3, #31
 8005450:	617b      	str	r3, [r7, #20]
 8005452:	4921      	ldr	r1, [pc, #132]	; (80054d8 <vTaskSwitchContext+0xb8>)
 8005454:	697a      	ldr	r2, [r7, #20]
 8005456:	4613      	mov	r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4413      	add	r3, r2
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	440b      	add	r3, r1
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10a      	bne.n	800547c <vTaskSwitchContext+0x5c>
	__asm volatile
 8005466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800546a:	f383 8811 	msr	BASEPRI, r3
 800546e:	f3bf 8f6f 	isb	sy
 8005472:	f3bf 8f4f 	dsb	sy
 8005476:	607b      	str	r3, [r7, #4]
}
 8005478:	bf00      	nop
 800547a:	e7fe      	b.n	800547a <vTaskSwitchContext+0x5a>
 800547c:	697a      	ldr	r2, [r7, #20]
 800547e:	4613      	mov	r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	4413      	add	r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	4a14      	ldr	r2, [pc, #80]	; (80054d8 <vTaskSwitchContext+0xb8>)
 8005488:	4413      	add	r3, r2
 800548a:	613b      	str	r3, [r7, #16]
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	685a      	ldr	r2, [r3, #4]
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	605a      	str	r2, [r3, #4]
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	3308      	adds	r3, #8
 800549e:	429a      	cmp	r2, r3
 80054a0:	d104      	bne.n	80054ac <vTaskSwitchContext+0x8c>
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	685a      	ldr	r2, [r3, #4]
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	605a      	str	r2, [r3, #4]
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	4a0a      	ldr	r2, [pc, #40]	; (80054dc <vTaskSwitchContext+0xbc>)
 80054b4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80054b6:	4b09      	ldr	r3, [pc, #36]	; (80054dc <vTaskSwitchContext+0xbc>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	334c      	adds	r3, #76	; 0x4c
 80054bc:	4a08      	ldr	r2, [pc, #32]	; (80054e0 <vTaskSwitchContext+0xc0>)
 80054be:	6013      	str	r3, [r2, #0]
}
 80054c0:	bf00      	nop
 80054c2:	371c      	adds	r7, #28
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bc80      	pop	{r7}
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	20000748 	.word	0x20000748
 80054d0:	20000734 	.word	0x20000734
 80054d4:	20000728 	.word	0x20000728
 80054d8:	20000624 	.word	0x20000624
 80054dc:	20000620 	.word	0x20000620
 80054e0:	20000074 	.word	0x20000074

080054e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b082      	sub	sp, #8
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80054ec:	f000 f852 	bl	8005594 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80054f0:	4b06      	ldr	r3, [pc, #24]	; (800550c <prvIdleTask+0x28>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d9f9      	bls.n	80054ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80054f8:	4b05      	ldr	r3, [pc, #20]	; (8005510 <prvIdleTask+0x2c>)
 80054fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	f3bf 8f4f 	dsb	sy
 8005504:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005508:	e7f0      	b.n	80054ec <prvIdleTask+0x8>
 800550a:	bf00      	nop
 800550c:	20000624 	.word	0x20000624
 8005510:	e000ed04 	.word	0xe000ed04

08005514 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800551a:	2300      	movs	r3, #0
 800551c:	607b      	str	r3, [r7, #4]
 800551e:	e00c      	b.n	800553a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	4613      	mov	r3, r2
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	4413      	add	r3, r2
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	4a12      	ldr	r2, [pc, #72]	; (8005574 <prvInitialiseTaskLists+0x60>)
 800552c:	4413      	add	r3, r2
 800552e:	4618      	mov	r0, r3
 8005530:	f7ff fb20 	bl	8004b74 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	3301      	adds	r3, #1
 8005538:	607b      	str	r3, [r7, #4]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b06      	cmp	r3, #6
 800553e:	d9ef      	bls.n	8005520 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005540:	480d      	ldr	r0, [pc, #52]	; (8005578 <prvInitialiseTaskLists+0x64>)
 8005542:	f7ff fb17 	bl	8004b74 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005546:	480d      	ldr	r0, [pc, #52]	; (800557c <prvInitialiseTaskLists+0x68>)
 8005548:	f7ff fb14 	bl	8004b74 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800554c:	480c      	ldr	r0, [pc, #48]	; (8005580 <prvInitialiseTaskLists+0x6c>)
 800554e:	f7ff fb11 	bl	8004b74 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005552:	480c      	ldr	r0, [pc, #48]	; (8005584 <prvInitialiseTaskLists+0x70>)
 8005554:	f7ff fb0e 	bl	8004b74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005558:	480b      	ldr	r0, [pc, #44]	; (8005588 <prvInitialiseTaskLists+0x74>)
 800555a:	f7ff fb0b 	bl	8004b74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800555e:	4b0b      	ldr	r3, [pc, #44]	; (800558c <prvInitialiseTaskLists+0x78>)
 8005560:	4a05      	ldr	r2, [pc, #20]	; (8005578 <prvInitialiseTaskLists+0x64>)
 8005562:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005564:	4b0a      	ldr	r3, [pc, #40]	; (8005590 <prvInitialiseTaskLists+0x7c>)
 8005566:	4a05      	ldr	r2, [pc, #20]	; (800557c <prvInitialiseTaskLists+0x68>)
 8005568:	601a      	str	r2, [r3, #0]
}
 800556a:	bf00      	nop
 800556c:	3708      	adds	r7, #8
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}
 8005572:	bf00      	nop
 8005574:	20000624 	.word	0x20000624
 8005578:	200006b0 	.word	0x200006b0
 800557c:	200006c4 	.word	0x200006c4
 8005580:	200006e0 	.word	0x200006e0
 8005584:	200006f4 	.word	0x200006f4
 8005588:	2000070c 	.word	0x2000070c
 800558c:	200006d8 	.word	0x200006d8
 8005590:	200006dc 	.word	0x200006dc

08005594 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b082      	sub	sp, #8
 8005598:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800559a:	e019      	b.n	80055d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800559c:	f000 f9d6 	bl	800594c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80055a0:	4b10      	ldr	r3, [pc, #64]	; (80055e4 <prvCheckTasksWaitingTermination+0x50>)
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	3304      	adds	r3, #4
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7ff fb67 	bl	8004c80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80055b2:	4b0d      	ldr	r3, [pc, #52]	; (80055e8 <prvCheckTasksWaitingTermination+0x54>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	4a0b      	ldr	r2, [pc, #44]	; (80055e8 <prvCheckTasksWaitingTermination+0x54>)
 80055ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80055bc:	4b0b      	ldr	r3, [pc, #44]	; (80055ec <prvCheckTasksWaitingTermination+0x58>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	3b01      	subs	r3, #1
 80055c2:	4a0a      	ldr	r2, [pc, #40]	; (80055ec <prvCheckTasksWaitingTermination+0x58>)
 80055c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80055c6:	f000 f9f1 	bl	80059ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 f810 	bl	80055f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80055d0:	4b06      	ldr	r3, [pc, #24]	; (80055ec <prvCheckTasksWaitingTermination+0x58>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1e1      	bne.n	800559c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80055d8:	bf00      	nop
 80055da:	bf00      	nop
 80055dc:	3708      	adds	r7, #8
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
 80055e2:	bf00      	nop
 80055e4:	200006f4 	.word	0x200006f4
 80055e8:	20000720 	.word	0x20000720
 80055ec:	20000708 	.word	0x20000708

080055f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	334c      	adds	r3, #76	; 0x4c
 80055fc:	4618      	mov	r0, r3
 80055fe:	f001 fcd7 	bl	8006fb0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005608:	2b00      	cmp	r3, #0
 800560a:	d108      	bne.n	800561e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005610:	4618      	mov	r0, r3
 8005612:	f000 fb21 	bl	8005c58 <vPortFree>
				vPortFree( pxTCB );
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 fb1e 	bl	8005c58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800561c:	e018      	b.n	8005650 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005624:	2b01      	cmp	r3, #1
 8005626:	d103      	bne.n	8005630 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 fb15 	bl	8005c58 <vPortFree>
	}
 800562e:	e00f      	b.n	8005650 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005636:	2b02      	cmp	r3, #2
 8005638:	d00a      	beq.n	8005650 <prvDeleteTCB+0x60>
	__asm volatile
 800563a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800563e:	f383 8811 	msr	BASEPRI, r3
 8005642:	f3bf 8f6f 	isb	sy
 8005646:	f3bf 8f4f 	dsb	sy
 800564a:	60fb      	str	r3, [r7, #12]
}
 800564c:	bf00      	nop
 800564e:	e7fe      	b.n	800564e <prvDeleteTCB+0x5e>
	}
 8005650:	bf00      	nop
 8005652:	3710      	adds	r7, #16
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800565e:	4b0e      	ldr	r3, [pc, #56]	; (8005698 <prvResetNextTaskUnblockTime+0x40>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d101      	bne.n	800566c <prvResetNextTaskUnblockTime+0x14>
 8005668:	2301      	movs	r3, #1
 800566a:	e000      	b.n	800566e <prvResetNextTaskUnblockTime+0x16>
 800566c:	2300      	movs	r3, #0
 800566e:	2b00      	cmp	r3, #0
 8005670:	d004      	beq.n	800567c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005672:	4b0a      	ldr	r3, [pc, #40]	; (800569c <prvResetNextTaskUnblockTime+0x44>)
 8005674:	f04f 32ff 	mov.w	r2, #4294967295
 8005678:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800567a:	e008      	b.n	800568e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800567c:	4b06      	ldr	r3, [pc, #24]	; (8005698 <prvResetNextTaskUnblockTime+0x40>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	4a04      	ldr	r2, [pc, #16]	; (800569c <prvResetNextTaskUnblockTime+0x44>)
 800568c:	6013      	str	r3, [r2, #0]
}
 800568e:	bf00      	nop
 8005690:	370c      	adds	r7, #12
 8005692:	46bd      	mov	sp, r7
 8005694:	bc80      	pop	{r7}
 8005696:	4770      	bx	lr
 8005698:	200006d8 	.word	0x200006d8
 800569c:	20000740 	.word	0x20000740

080056a0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80056aa:	4b29      	ldr	r3, [pc, #164]	; (8005750 <prvAddCurrentTaskToDelayedList+0xb0>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056b0:	4b28      	ldr	r3, [pc, #160]	; (8005754 <prvAddCurrentTaskToDelayedList+0xb4>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	3304      	adds	r3, #4
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7ff fae2 	bl	8004c80 <uxListRemove>
 80056bc:	4603      	mov	r3, r0
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d10b      	bne.n	80056da <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80056c2:	4b24      	ldr	r3, [pc, #144]	; (8005754 <prvAddCurrentTaskToDelayedList+0xb4>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056c8:	2201      	movs	r2, #1
 80056ca:	fa02 f303 	lsl.w	r3, r2, r3
 80056ce:	43da      	mvns	r2, r3
 80056d0:	4b21      	ldr	r3, [pc, #132]	; (8005758 <prvAddCurrentTaskToDelayedList+0xb8>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4013      	ands	r3, r2
 80056d6:	4a20      	ldr	r2, [pc, #128]	; (8005758 <prvAddCurrentTaskToDelayedList+0xb8>)
 80056d8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056e0:	d10a      	bne.n	80056f8 <prvAddCurrentTaskToDelayedList+0x58>
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d007      	beq.n	80056f8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056e8:	4b1a      	ldr	r3, [pc, #104]	; (8005754 <prvAddCurrentTaskToDelayedList+0xb4>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	3304      	adds	r3, #4
 80056ee:	4619      	mov	r1, r3
 80056f0:	481a      	ldr	r0, [pc, #104]	; (800575c <prvAddCurrentTaskToDelayedList+0xbc>)
 80056f2:	f7ff fa6a 	bl	8004bca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80056f6:	e026      	b.n	8005746 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80056f8:	68fa      	ldr	r2, [r7, #12]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4413      	add	r3, r2
 80056fe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005700:	4b14      	ldr	r3, [pc, #80]	; (8005754 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68ba      	ldr	r2, [r7, #8]
 8005706:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005708:	68ba      	ldr	r2, [r7, #8]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	429a      	cmp	r2, r3
 800570e:	d209      	bcs.n	8005724 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005710:	4b13      	ldr	r3, [pc, #76]	; (8005760 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	4b0f      	ldr	r3, [pc, #60]	; (8005754 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	3304      	adds	r3, #4
 800571a:	4619      	mov	r1, r3
 800571c:	4610      	mov	r0, r2
 800571e:	f7ff fa77 	bl	8004c10 <vListInsert>
}
 8005722:	e010      	b.n	8005746 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005724:	4b0f      	ldr	r3, [pc, #60]	; (8005764 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	4b0a      	ldr	r3, [pc, #40]	; (8005754 <prvAddCurrentTaskToDelayedList+0xb4>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	3304      	adds	r3, #4
 800572e:	4619      	mov	r1, r3
 8005730:	4610      	mov	r0, r2
 8005732:	f7ff fa6d 	bl	8004c10 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005736:	4b0c      	ldr	r3, [pc, #48]	; (8005768 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	429a      	cmp	r2, r3
 800573e:	d202      	bcs.n	8005746 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005740:	4a09      	ldr	r2, [pc, #36]	; (8005768 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	6013      	str	r3, [r2, #0]
}
 8005746:	bf00      	nop
 8005748:	3710      	adds	r7, #16
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop
 8005750:	20000724 	.word	0x20000724
 8005754:	20000620 	.word	0x20000620
 8005758:	20000728 	.word	0x20000728
 800575c:	2000070c 	.word	0x2000070c
 8005760:	200006dc 	.word	0x200006dc
 8005764:	200006d8 	.word	0x200006d8
 8005768:	20000740 	.word	0x20000740

0800576c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800576c:	b480      	push	{r7}
 800576e:	b085      	sub	sp, #20
 8005770:	af00      	add	r7, sp, #0
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	3b04      	subs	r3, #4
 800577c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005784:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	3b04      	subs	r3, #4
 800578a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	f023 0201 	bic.w	r2, r3, #1
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	3b04      	subs	r3, #4
 800579a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800579c:	4a08      	ldr	r2, [pc, #32]	; (80057c0 <pxPortInitialiseStack+0x54>)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	3b14      	subs	r3, #20
 80057a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	3b20      	subs	r3, #32
 80057b2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80057b4:	68fb      	ldr	r3, [r7, #12]
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3714      	adds	r7, #20
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bc80      	pop	{r7}
 80057be:	4770      	bx	lr
 80057c0:	080057c5 	.word	0x080057c5

080057c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80057c4:	b480      	push	{r7}
 80057c6:	b085      	sub	sp, #20
 80057c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80057ca:	2300      	movs	r3, #0
 80057cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80057ce:	4b12      	ldr	r3, [pc, #72]	; (8005818 <prvTaskExitError+0x54>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d6:	d00a      	beq.n	80057ee <prvTaskExitError+0x2a>
	__asm volatile
 80057d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057dc:	f383 8811 	msr	BASEPRI, r3
 80057e0:	f3bf 8f6f 	isb	sy
 80057e4:	f3bf 8f4f 	dsb	sy
 80057e8:	60fb      	str	r3, [r7, #12]
}
 80057ea:	bf00      	nop
 80057ec:	e7fe      	b.n	80057ec <prvTaskExitError+0x28>
	__asm volatile
 80057ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057f2:	f383 8811 	msr	BASEPRI, r3
 80057f6:	f3bf 8f6f 	isb	sy
 80057fa:	f3bf 8f4f 	dsb	sy
 80057fe:	60bb      	str	r3, [r7, #8]
}
 8005800:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005802:	bf00      	nop
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d0fc      	beq.n	8005804 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800580a:	bf00      	nop
 800580c:	bf00      	nop
 800580e:	3714      	adds	r7, #20
 8005810:	46bd      	mov	sp, r7
 8005812:	bc80      	pop	{r7}
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	20000018 	.word	0x20000018
 800581c:	00000000 	.word	0x00000000

08005820 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005820:	4b07      	ldr	r3, [pc, #28]	; (8005840 <pxCurrentTCBConst2>)
 8005822:	6819      	ldr	r1, [r3, #0]
 8005824:	6808      	ldr	r0, [r1, #0]
 8005826:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800582a:	f380 8809 	msr	PSP, r0
 800582e:	f3bf 8f6f 	isb	sy
 8005832:	f04f 0000 	mov.w	r0, #0
 8005836:	f380 8811 	msr	BASEPRI, r0
 800583a:	f04e 0e0d 	orr.w	lr, lr, #13
 800583e:	4770      	bx	lr

08005840 <pxCurrentTCBConst2>:
 8005840:	20000620 	.word	0x20000620
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005844:	bf00      	nop
 8005846:	bf00      	nop

08005848 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005848:	4806      	ldr	r0, [pc, #24]	; (8005864 <prvPortStartFirstTask+0x1c>)
 800584a:	6800      	ldr	r0, [r0, #0]
 800584c:	6800      	ldr	r0, [r0, #0]
 800584e:	f380 8808 	msr	MSP, r0
 8005852:	b662      	cpsie	i
 8005854:	b661      	cpsie	f
 8005856:	f3bf 8f4f 	dsb	sy
 800585a:	f3bf 8f6f 	isb	sy
 800585e:	df00      	svc	0
 8005860:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005862:	bf00      	nop
 8005864:	e000ed08 	.word	0xe000ed08

08005868 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800586e:	4b32      	ldr	r3, [pc, #200]	; (8005938 <xPortStartScheduler+0xd0>)
 8005870:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	b2db      	uxtb	r3, r3
 8005878:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	22ff      	movs	r2, #255	; 0xff
 800587e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	781b      	ldrb	r3, [r3, #0]
 8005884:	b2db      	uxtb	r3, r3
 8005886:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005888:	78fb      	ldrb	r3, [r7, #3]
 800588a:	b2db      	uxtb	r3, r3
 800588c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005890:	b2da      	uxtb	r2, r3
 8005892:	4b2a      	ldr	r3, [pc, #168]	; (800593c <xPortStartScheduler+0xd4>)
 8005894:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005896:	4b2a      	ldr	r3, [pc, #168]	; (8005940 <xPortStartScheduler+0xd8>)
 8005898:	2207      	movs	r2, #7
 800589a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800589c:	e009      	b.n	80058b2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800589e:	4b28      	ldr	r3, [pc, #160]	; (8005940 <xPortStartScheduler+0xd8>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	3b01      	subs	r3, #1
 80058a4:	4a26      	ldr	r2, [pc, #152]	; (8005940 <xPortStartScheduler+0xd8>)
 80058a6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80058a8:	78fb      	ldrb	r3, [r7, #3]
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	005b      	lsls	r3, r3, #1
 80058ae:	b2db      	uxtb	r3, r3
 80058b0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80058b2:	78fb      	ldrb	r3, [r7, #3]
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ba:	2b80      	cmp	r3, #128	; 0x80
 80058bc:	d0ef      	beq.n	800589e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80058be:	4b20      	ldr	r3, [pc, #128]	; (8005940 <xPortStartScheduler+0xd8>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f1c3 0307 	rsb	r3, r3, #7
 80058c6:	2b04      	cmp	r3, #4
 80058c8:	d00a      	beq.n	80058e0 <xPortStartScheduler+0x78>
	__asm volatile
 80058ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	60bb      	str	r3, [r7, #8]
}
 80058dc:	bf00      	nop
 80058de:	e7fe      	b.n	80058de <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80058e0:	4b17      	ldr	r3, [pc, #92]	; (8005940 <xPortStartScheduler+0xd8>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	021b      	lsls	r3, r3, #8
 80058e6:	4a16      	ldr	r2, [pc, #88]	; (8005940 <xPortStartScheduler+0xd8>)
 80058e8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80058ea:	4b15      	ldr	r3, [pc, #84]	; (8005940 <xPortStartScheduler+0xd8>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80058f2:	4a13      	ldr	r2, [pc, #76]	; (8005940 <xPortStartScheduler+0xd8>)
 80058f4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80058fe:	4b11      	ldr	r3, [pc, #68]	; (8005944 <xPortStartScheduler+0xdc>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a10      	ldr	r2, [pc, #64]	; (8005944 <xPortStartScheduler+0xdc>)
 8005904:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005908:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800590a:	4b0e      	ldr	r3, [pc, #56]	; (8005944 <xPortStartScheduler+0xdc>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a0d      	ldr	r2, [pc, #52]	; (8005944 <xPortStartScheduler+0xdc>)
 8005910:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005914:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005916:	f000 f8b9 	bl	8005a8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800591a:	4b0b      	ldr	r3, [pc, #44]	; (8005948 <xPortStartScheduler+0xe0>)
 800591c:	2200      	movs	r2, #0
 800591e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005920:	f7ff ff92 	bl	8005848 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005924:	f7ff fd7c 	bl	8005420 <vTaskSwitchContext>
	prvTaskExitError();
 8005928:	f7ff ff4c 	bl	80057c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800592c:	2300      	movs	r3, #0
}
 800592e:	4618      	mov	r0, r3
 8005930:	3710      	adds	r7, #16
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	e000e400 	.word	0xe000e400
 800593c:	2000074c 	.word	0x2000074c
 8005940:	20000750 	.word	0x20000750
 8005944:	e000ed20 	.word	0xe000ed20
 8005948:	20000018 	.word	0x20000018

0800594c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
	__asm volatile
 8005952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005956:	f383 8811 	msr	BASEPRI, r3
 800595a:	f3bf 8f6f 	isb	sy
 800595e:	f3bf 8f4f 	dsb	sy
 8005962:	607b      	str	r3, [r7, #4]
}
 8005964:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005966:	4b0f      	ldr	r3, [pc, #60]	; (80059a4 <vPortEnterCritical+0x58>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	3301      	adds	r3, #1
 800596c:	4a0d      	ldr	r2, [pc, #52]	; (80059a4 <vPortEnterCritical+0x58>)
 800596e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005970:	4b0c      	ldr	r3, [pc, #48]	; (80059a4 <vPortEnterCritical+0x58>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2b01      	cmp	r3, #1
 8005976:	d10f      	bne.n	8005998 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005978:	4b0b      	ldr	r3, [pc, #44]	; (80059a8 <vPortEnterCritical+0x5c>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	b2db      	uxtb	r3, r3
 800597e:	2b00      	cmp	r3, #0
 8005980:	d00a      	beq.n	8005998 <vPortEnterCritical+0x4c>
	__asm volatile
 8005982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	603b      	str	r3, [r7, #0]
}
 8005994:	bf00      	nop
 8005996:	e7fe      	b.n	8005996 <vPortEnterCritical+0x4a>
	}
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	bc80      	pop	{r7}
 80059a0:	4770      	bx	lr
 80059a2:	bf00      	nop
 80059a4:	20000018 	.word	0x20000018
 80059a8:	e000ed04 	.word	0xe000ed04

080059ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80059b2:	4b11      	ldr	r3, [pc, #68]	; (80059f8 <vPortExitCritical+0x4c>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d10a      	bne.n	80059d0 <vPortExitCritical+0x24>
	__asm volatile
 80059ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059be:	f383 8811 	msr	BASEPRI, r3
 80059c2:	f3bf 8f6f 	isb	sy
 80059c6:	f3bf 8f4f 	dsb	sy
 80059ca:	607b      	str	r3, [r7, #4]
}
 80059cc:	bf00      	nop
 80059ce:	e7fe      	b.n	80059ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80059d0:	4b09      	ldr	r3, [pc, #36]	; (80059f8 <vPortExitCritical+0x4c>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	3b01      	subs	r3, #1
 80059d6:	4a08      	ldr	r2, [pc, #32]	; (80059f8 <vPortExitCritical+0x4c>)
 80059d8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80059da:	4b07      	ldr	r3, [pc, #28]	; (80059f8 <vPortExitCritical+0x4c>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d105      	bne.n	80059ee <vPortExitCritical+0x42>
 80059e2:	2300      	movs	r3, #0
 80059e4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80059ec:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80059ee:	bf00      	nop
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bc80      	pop	{r7}
 80059f6:	4770      	bx	lr
 80059f8:	20000018 	.word	0x20000018
 80059fc:	00000000 	.word	0x00000000

08005a00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005a00:	f3ef 8009 	mrs	r0, PSP
 8005a04:	f3bf 8f6f 	isb	sy
 8005a08:	4b0d      	ldr	r3, [pc, #52]	; (8005a40 <pxCurrentTCBConst>)
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005a10:	6010      	str	r0, [r2, #0]
 8005a12:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005a16:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005a1a:	f380 8811 	msr	BASEPRI, r0
 8005a1e:	f7ff fcff 	bl	8005420 <vTaskSwitchContext>
 8005a22:	f04f 0000 	mov.w	r0, #0
 8005a26:	f380 8811 	msr	BASEPRI, r0
 8005a2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005a2e:	6819      	ldr	r1, [r3, #0]
 8005a30:	6808      	ldr	r0, [r1, #0]
 8005a32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005a36:	f380 8809 	msr	PSP, r0
 8005a3a:	f3bf 8f6f 	isb	sy
 8005a3e:	4770      	bx	lr

08005a40 <pxCurrentTCBConst>:
 8005a40:	20000620 	.word	0x20000620
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005a44:	bf00      	nop
 8005a46:	bf00      	nop

08005a48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
	__asm volatile
 8005a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a52:	f383 8811 	msr	BASEPRI, r3
 8005a56:	f3bf 8f6f 	isb	sy
 8005a5a:	f3bf 8f4f 	dsb	sy
 8005a5e:	607b      	str	r3, [r7, #4]
}
 8005a60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005a62:	f7ff fc1f 	bl	80052a4 <xTaskIncrementTick>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d003      	beq.n	8005a74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005a6c:	4b06      	ldr	r3, [pc, #24]	; (8005a88 <SysTick_Handler+0x40>)
 8005a6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	2300      	movs	r3, #0
 8005a76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	f383 8811 	msr	BASEPRI, r3
}
 8005a7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005a80:	bf00      	nop
 8005a82:	3708      	adds	r7, #8
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	e000ed04 	.word	0xe000ed04

08005a8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005a90:	4b0a      	ldr	r3, [pc, #40]	; (8005abc <vPortSetupTimerInterrupt+0x30>)
 8005a92:	2200      	movs	r2, #0
 8005a94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005a96:	4b0a      	ldr	r3, [pc, #40]	; (8005ac0 <vPortSetupTimerInterrupt+0x34>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005a9c:	4b09      	ldr	r3, [pc, #36]	; (8005ac4 <vPortSetupTimerInterrupt+0x38>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a09      	ldr	r2, [pc, #36]	; (8005ac8 <vPortSetupTimerInterrupt+0x3c>)
 8005aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa6:	099b      	lsrs	r3, r3, #6
 8005aa8:	4a08      	ldr	r2, [pc, #32]	; (8005acc <vPortSetupTimerInterrupt+0x40>)
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005aae:	4b03      	ldr	r3, [pc, #12]	; (8005abc <vPortSetupTimerInterrupt+0x30>)
 8005ab0:	2207      	movs	r2, #7
 8005ab2:	601a      	str	r2, [r3, #0]
}
 8005ab4:	bf00      	nop
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bc80      	pop	{r7}
 8005aba:	4770      	bx	lr
 8005abc:	e000e010 	.word	0xe000e010
 8005ac0:	e000e018 	.word	0xe000e018
 8005ac4:	2000000c 	.word	0x2000000c
 8005ac8:	10624dd3 	.word	0x10624dd3
 8005acc:	e000e014 	.word	0xe000e014

08005ad0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b08a      	sub	sp, #40	; 0x28
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005adc:	f7ff fb38 	bl	8005150 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005ae0:	4b58      	ldr	r3, [pc, #352]	; (8005c44 <pvPortMalloc+0x174>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d101      	bne.n	8005aec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005ae8:	f000 f910 	bl	8005d0c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005aec:	4b56      	ldr	r3, [pc, #344]	; (8005c48 <pvPortMalloc+0x178>)
 8005aee:	681a      	ldr	r2, [r3, #0]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4013      	ands	r3, r2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f040 808e 	bne.w	8005c16 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d01d      	beq.n	8005b3c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005b00:	2208      	movs	r2, #8
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4413      	add	r3, r2
 8005b06:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f003 0307 	and.w	r3, r3, #7
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d014      	beq.n	8005b3c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f023 0307 	bic.w	r3, r3, #7
 8005b18:	3308      	adds	r3, #8
 8005b1a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f003 0307 	and.w	r3, r3, #7
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00a      	beq.n	8005b3c <pvPortMalloc+0x6c>
	__asm volatile
 8005b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b2a:	f383 8811 	msr	BASEPRI, r3
 8005b2e:	f3bf 8f6f 	isb	sy
 8005b32:	f3bf 8f4f 	dsb	sy
 8005b36:	617b      	str	r3, [r7, #20]
}
 8005b38:	bf00      	nop
 8005b3a:	e7fe      	b.n	8005b3a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d069      	beq.n	8005c16 <pvPortMalloc+0x146>
 8005b42:	4b42      	ldr	r3, [pc, #264]	; (8005c4c <pvPortMalloc+0x17c>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	687a      	ldr	r2, [r7, #4]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d864      	bhi.n	8005c16 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005b4c:	4b40      	ldr	r3, [pc, #256]	; (8005c50 <pvPortMalloc+0x180>)
 8005b4e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005b50:	4b3f      	ldr	r3, [pc, #252]	; (8005c50 <pvPortMalloc+0x180>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b56:	e004      	b.n	8005b62 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d903      	bls.n	8005b74 <pvPortMalloc+0xa4>
 8005b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1f1      	bne.n	8005b58 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005b74:	4b33      	ldr	r3, [pc, #204]	; (8005c44 <pvPortMalloc+0x174>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d04b      	beq.n	8005c16 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005b7e:	6a3b      	ldr	r3, [r7, #32]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2208      	movs	r2, #8
 8005b84:	4413      	add	r3, r2
 8005b86:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	6a3b      	ldr	r3, [r7, #32]
 8005b8e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b92:	685a      	ldr	r2, [r3, #4]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	1ad2      	subs	r2, r2, r3
 8005b98:	2308      	movs	r3, #8
 8005b9a:	005b      	lsls	r3, r3, #1
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d91f      	bls.n	8005be0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	4413      	add	r3, r2
 8005ba6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	f003 0307 	and.w	r3, r3, #7
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00a      	beq.n	8005bc8 <pvPortMalloc+0xf8>
	__asm volatile
 8005bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bb6:	f383 8811 	msr	BASEPRI, r3
 8005bba:	f3bf 8f6f 	isb	sy
 8005bbe:	f3bf 8f4f 	dsb	sy
 8005bc2:	613b      	str	r3, [r7, #16]
}
 8005bc4:	bf00      	nop
 8005bc6:	e7fe      	b.n	8005bc6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	1ad2      	subs	r2, r2, r3
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005bda:	69b8      	ldr	r0, [r7, #24]
 8005bdc:	f000 f8f8 	bl	8005dd0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005be0:	4b1a      	ldr	r3, [pc, #104]	; (8005c4c <pvPortMalloc+0x17c>)
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be6:	685b      	ldr	r3, [r3, #4]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	4a18      	ldr	r2, [pc, #96]	; (8005c4c <pvPortMalloc+0x17c>)
 8005bec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005bee:	4b17      	ldr	r3, [pc, #92]	; (8005c4c <pvPortMalloc+0x17c>)
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	4b18      	ldr	r3, [pc, #96]	; (8005c54 <pvPortMalloc+0x184>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	429a      	cmp	r2, r3
 8005bf8:	d203      	bcs.n	8005c02 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005bfa:	4b14      	ldr	r3, [pc, #80]	; (8005c4c <pvPortMalloc+0x17c>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a15      	ldr	r2, [pc, #84]	; (8005c54 <pvPortMalloc+0x184>)
 8005c00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c04:	685a      	ldr	r2, [r3, #4]
 8005c06:	4b10      	ldr	r3, [pc, #64]	; (8005c48 <pvPortMalloc+0x178>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	431a      	orrs	r2, r3
 8005c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c12:	2200      	movs	r2, #0
 8005c14:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005c16:	f7ff faa9 	bl	800516c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	f003 0307 	and.w	r3, r3, #7
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00a      	beq.n	8005c3a <pvPortMalloc+0x16a>
	__asm volatile
 8005c24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c28:	f383 8811 	msr	BASEPRI, r3
 8005c2c:	f3bf 8f6f 	isb	sy
 8005c30:	f3bf 8f4f 	dsb	sy
 8005c34:	60fb      	str	r3, [r7, #12]
}
 8005c36:	bf00      	nop
 8005c38:	e7fe      	b.n	8005c38 <pvPortMalloc+0x168>
	return pvReturn;
 8005c3a:	69fb      	ldr	r3, [r7, #28]
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3728      	adds	r7, #40	; 0x28
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}
 8005c44:	2000135c 	.word	0x2000135c
 8005c48:	20001368 	.word	0x20001368
 8005c4c:	20001360 	.word	0x20001360
 8005c50:	20001354 	.word	0x20001354
 8005c54:	20001364 	.word	0x20001364

08005c58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b086      	sub	sp, #24
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d048      	beq.n	8005cfc <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005c6a:	2308      	movs	r3, #8
 8005c6c:	425b      	negs	r3, r3
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	4413      	add	r3, r2
 8005c72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	4b21      	ldr	r3, [pc, #132]	; (8005d04 <vPortFree+0xac>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4013      	ands	r3, r2
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10a      	bne.n	8005c9c <vPortFree+0x44>
	__asm volatile
 8005c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c8a:	f383 8811 	msr	BASEPRI, r3
 8005c8e:	f3bf 8f6f 	isb	sy
 8005c92:	f3bf 8f4f 	dsb	sy
 8005c96:	60fb      	str	r3, [r7, #12]
}
 8005c98:	bf00      	nop
 8005c9a:	e7fe      	b.n	8005c9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00a      	beq.n	8005cba <vPortFree+0x62>
	__asm volatile
 8005ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca8:	f383 8811 	msr	BASEPRI, r3
 8005cac:	f3bf 8f6f 	isb	sy
 8005cb0:	f3bf 8f4f 	dsb	sy
 8005cb4:	60bb      	str	r3, [r7, #8]
}
 8005cb6:	bf00      	nop
 8005cb8:	e7fe      	b.n	8005cb8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	685a      	ldr	r2, [r3, #4]
 8005cbe:	4b11      	ldr	r3, [pc, #68]	; (8005d04 <vPortFree+0xac>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d019      	beq.n	8005cfc <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d115      	bne.n	8005cfc <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	4b0b      	ldr	r3, [pc, #44]	; (8005d04 <vPortFree+0xac>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	43db      	mvns	r3, r3
 8005cda:	401a      	ands	r2, r3
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005ce0:	f7ff fa36 	bl	8005150 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	685a      	ldr	r2, [r3, #4]
 8005ce8:	4b07      	ldr	r3, [pc, #28]	; (8005d08 <vPortFree+0xb0>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4413      	add	r3, r2
 8005cee:	4a06      	ldr	r2, [pc, #24]	; (8005d08 <vPortFree+0xb0>)
 8005cf0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005cf2:	6938      	ldr	r0, [r7, #16]
 8005cf4:	f000 f86c 	bl	8005dd0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005cf8:	f7ff fa38 	bl	800516c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005cfc:	bf00      	nop
 8005cfe:	3718      	adds	r7, #24
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	20001368 	.word	0x20001368
 8005d08:	20001360 	.word	0x20001360

08005d0c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b085      	sub	sp, #20
 8005d10:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005d12:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005d16:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005d18:	4b27      	ldr	r3, [pc, #156]	; (8005db8 <prvHeapInit+0xac>)
 8005d1a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f003 0307 	and.w	r3, r3, #7
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d00c      	beq.n	8005d40 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	3307      	adds	r3, #7
 8005d2a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f023 0307 	bic.w	r3, r3, #7
 8005d32:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	4a1f      	ldr	r2, [pc, #124]	; (8005db8 <prvHeapInit+0xac>)
 8005d3c:	4413      	add	r3, r2
 8005d3e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005d44:	4a1d      	ldr	r2, [pc, #116]	; (8005dbc <prvHeapInit+0xb0>)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005d4a:	4b1c      	ldr	r3, [pc, #112]	; (8005dbc <prvHeapInit+0xb0>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	68ba      	ldr	r2, [r7, #8]
 8005d54:	4413      	add	r3, r2
 8005d56:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005d58:	2208      	movs	r2, #8
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	1a9b      	subs	r3, r3, r2
 8005d5e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f023 0307 	bic.w	r3, r3, #7
 8005d66:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	4a15      	ldr	r2, [pc, #84]	; (8005dc0 <prvHeapInit+0xb4>)
 8005d6c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005d6e:	4b14      	ldr	r3, [pc, #80]	; (8005dc0 <prvHeapInit+0xb4>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	2200      	movs	r2, #0
 8005d74:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005d76:	4b12      	ldr	r3, [pc, #72]	; (8005dc0 <prvHeapInit+0xb4>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	1ad2      	subs	r2, r2, r3
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005d8c:	4b0c      	ldr	r3, [pc, #48]	; (8005dc0 <prvHeapInit+0xb4>)
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	4a0a      	ldr	r2, [pc, #40]	; (8005dc4 <prvHeapInit+0xb8>)
 8005d9a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	4a09      	ldr	r2, [pc, #36]	; (8005dc8 <prvHeapInit+0xbc>)
 8005da2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005da4:	4b09      	ldr	r3, [pc, #36]	; (8005dcc <prvHeapInit+0xc0>)
 8005da6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005daa:	601a      	str	r2, [r3, #0]
}
 8005dac:	bf00      	nop
 8005dae:	3714      	adds	r7, #20
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bc80      	pop	{r7}
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	20000754 	.word	0x20000754
 8005dbc:	20001354 	.word	0x20001354
 8005dc0:	2000135c 	.word	0x2000135c
 8005dc4:	20001364 	.word	0x20001364
 8005dc8:	20001360 	.word	0x20001360
 8005dcc:	20001368 	.word	0x20001368

08005dd0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b085      	sub	sp, #20
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005dd8:	4b27      	ldr	r3, [pc, #156]	; (8005e78 <prvInsertBlockIntoFreeList+0xa8>)
 8005dda:	60fb      	str	r3, [r7, #12]
 8005ddc:	e002      	b.n	8005de4 <prvInsertBlockIntoFreeList+0x14>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	60fb      	str	r3, [r7, #12]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d8f7      	bhi.n	8005dde <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	4413      	add	r3, r2
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d108      	bne.n	8005e12 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	685a      	ldr	r2, [r3, #4]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	441a      	add	r2, r3
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	441a      	add	r2, r3
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d118      	bne.n	8005e58 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	4b14      	ldr	r3, [pc, #80]	; (8005e7c <prvInsertBlockIntoFreeList+0xac>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d00d      	beq.n	8005e4e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685a      	ldr	r2, [r3, #4]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	441a      	add	r2, r3
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	601a      	str	r2, [r3, #0]
 8005e4c:	e008      	b.n	8005e60 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005e4e:	4b0b      	ldr	r3, [pc, #44]	; (8005e7c <prvInsertBlockIntoFreeList+0xac>)
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	601a      	str	r2, [r3, #0]
 8005e56:	e003      	b.n	8005e60 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d002      	beq.n	8005e6e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e6e:	bf00      	nop
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bc80      	pop	{r7}
 8005e76:	4770      	bx	lr
 8005e78:	20001354 	.word	0x20001354
 8005e7c:	2000135c 	.word	0x2000135c

08005e80 <atoi>:
 8005e80:	220a      	movs	r2, #10
 8005e82:	2100      	movs	r1, #0
 8005e84:	f000 b89a 	b.w	8005fbc <strtol>

08005e88 <__itoa>:
 8005e88:	1e93      	subs	r3, r2, #2
 8005e8a:	2b22      	cmp	r3, #34	; 0x22
 8005e8c:	b510      	push	{r4, lr}
 8005e8e:	460c      	mov	r4, r1
 8005e90:	d904      	bls.n	8005e9c <__itoa+0x14>
 8005e92:	2300      	movs	r3, #0
 8005e94:	461c      	mov	r4, r3
 8005e96:	700b      	strb	r3, [r1, #0]
 8005e98:	4620      	mov	r0, r4
 8005e9a:	bd10      	pop	{r4, pc}
 8005e9c:	2a0a      	cmp	r2, #10
 8005e9e:	d109      	bne.n	8005eb4 <__itoa+0x2c>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	da07      	bge.n	8005eb4 <__itoa+0x2c>
 8005ea4:	232d      	movs	r3, #45	; 0x2d
 8005ea6:	700b      	strb	r3, [r1, #0]
 8005ea8:	2101      	movs	r1, #1
 8005eaa:	4240      	negs	r0, r0
 8005eac:	4421      	add	r1, r4
 8005eae:	f000 f88f 	bl	8005fd0 <__utoa>
 8005eb2:	e7f1      	b.n	8005e98 <__itoa+0x10>
 8005eb4:	2100      	movs	r1, #0
 8005eb6:	e7f9      	b.n	8005eac <__itoa+0x24>

08005eb8 <itoa>:
 8005eb8:	f7ff bfe6 	b.w	8005e88 <__itoa>

08005ebc <_strtol_l.constprop.0>:
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ec2:	4686      	mov	lr, r0
 8005ec4:	4690      	mov	r8, r2
 8005ec6:	d001      	beq.n	8005ecc <_strtol_l.constprop.0+0x10>
 8005ec8:	2b24      	cmp	r3, #36	; 0x24
 8005eca:	d906      	bls.n	8005eda <_strtol_l.constprop.0+0x1e>
 8005ecc:	f001 f8fc 	bl	80070c8 <__errno>
 8005ed0:	2316      	movs	r3, #22
 8005ed2:	6003      	str	r3, [r0, #0]
 8005ed4:	2000      	movs	r0, #0
 8005ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eda:	460d      	mov	r5, r1
 8005edc:	4835      	ldr	r0, [pc, #212]	; (8005fb4 <_strtol_l.constprop.0+0xf8>)
 8005ede:	462a      	mov	r2, r5
 8005ee0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ee4:	5d06      	ldrb	r6, [r0, r4]
 8005ee6:	f016 0608 	ands.w	r6, r6, #8
 8005eea:	d1f8      	bne.n	8005ede <_strtol_l.constprop.0+0x22>
 8005eec:	2c2d      	cmp	r4, #45	; 0x2d
 8005eee:	d12e      	bne.n	8005f4e <_strtol_l.constprop.0+0x92>
 8005ef0:	2601      	movs	r6, #1
 8005ef2:	782c      	ldrb	r4, [r5, #0]
 8005ef4:	1c95      	adds	r5, r2, #2
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d057      	beq.n	8005faa <_strtol_l.constprop.0+0xee>
 8005efa:	2b10      	cmp	r3, #16
 8005efc:	d109      	bne.n	8005f12 <_strtol_l.constprop.0+0x56>
 8005efe:	2c30      	cmp	r4, #48	; 0x30
 8005f00:	d107      	bne.n	8005f12 <_strtol_l.constprop.0+0x56>
 8005f02:	782a      	ldrb	r2, [r5, #0]
 8005f04:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8005f08:	2a58      	cmp	r2, #88	; 0x58
 8005f0a:	d149      	bne.n	8005fa0 <_strtol_l.constprop.0+0xe4>
 8005f0c:	2310      	movs	r3, #16
 8005f0e:	786c      	ldrb	r4, [r5, #1]
 8005f10:	3502      	adds	r5, #2
 8005f12:	2200      	movs	r2, #0
 8005f14:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8005f18:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005f1c:	fbbc f9f3 	udiv	r9, ip, r3
 8005f20:	4610      	mov	r0, r2
 8005f22:	fb03 ca19 	mls	sl, r3, r9, ip
 8005f26:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8005f2a:	2f09      	cmp	r7, #9
 8005f2c:	d814      	bhi.n	8005f58 <_strtol_l.constprop.0+0x9c>
 8005f2e:	463c      	mov	r4, r7
 8005f30:	42a3      	cmp	r3, r4
 8005f32:	dd20      	ble.n	8005f76 <_strtol_l.constprop.0+0xba>
 8005f34:	1c57      	adds	r7, r2, #1
 8005f36:	d007      	beq.n	8005f48 <_strtol_l.constprop.0+0x8c>
 8005f38:	4581      	cmp	r9, r0
 8005f3a:	d319      	bcc.n	8005f70 <_strtol_l.constprop.0+0xb4>
 8005f3c:	d101      	bne.n	8005f42 <_strtol_l.constprop.0+0x86>
 8005f3e:	45a2      	cmp	sl, r4
 8005f40:	db16      	blt.n	8005f70 <_strtol_l.constprop.0+0xb4>
 8005f42:	2201      	movs	r2, #1
 8005f44:	fb00 4003 	mla	r0, r0, r3, r4
 8005f48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f4c:	e7eb      	b.n	8005f26 <_strtol_l.constprop.0+0x6a>
 8005f4e:	2c2b      	cmp	r4, #43	; 0x2b
 8005f50:	bf04      	itt	eq
 8005f52:	782c      	ldrbeq	r4, [r5, #0]
 8005f54:	1c95      	addeq	r5, r2, #2
 8005f56:	e7ce      	b.n	8005ef6 <_strtol_l.constprop.0+0x3a>
 8005f58:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8005f5c:	2f19      	cmp	r7, #25
 8005f5e:	d801      	bhi.n	8005f64 <_strtol_l.constprop.0+0xa8>
 8005f60:	3c37      	subs	r4, #55	; 0x37
 8005f62:	e7e5      	b.n	8005f30 <_strtol_l.constprop.0+0x74>
 8005f64:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8005f68:	2f19      	cmp	r7, #25
 8005f6a:	d804      	bhi.n	8005f76 <_strtol_l.constprop.0+0xba>
 8005f6c:	3c57      	subs	r4, #87	; 0x57
 8005f6e:	e7df      	b.n	8005f30 <_strtol_l.constprop.0+0x74>
 8005f70:	f04f 32ff 	mov.w	r2, #4294967295
 8005f74:	e7e8      	b.n	8005f48 <_strtol_l.constprop.0+0x8c>
 8005f76:	1c53      	adds	r3, r2, #1
 8005f78:	d108      	bne.n	8005f8c <_strtol_l.constprop.0+0xd0>
 8005f7a:	2322      	movs	r3, #34	; 0x22
 8005f7c:	4660      	mov	r0, ip
 8005f7e:	f8ce 3000 	str.w	r3, [lr]
 8005f82:	f1b8 0f00 	cmp.w	r8, #0
 8005f86:	d0a6      	beq.n	8005ed6 <_strtol_l.constprop.0+0x1a>
 8005f88:	1e69      	subs	r1, r5, #1
 8005f8a:	e006      	b.n	8005f9a <_strtol_l.constprop.0+0xde>
 8005f8c:	b106      	cbz	r6, 8005f90 <_strtol_l.constprop.0+0xd4>
 8005f8e:	4240      	negs	r0, r0
 8005f90:	f1b8 0f00 	cmp.w	r8, #0
 8005f94:	d09f      	beq.n	8005ed6 <_strtol_l.constprop.0+0x1a>
 8005f96:	2a00      	cmp	r2, #0
 8005f98:	d1f6      	bne.n	8005f88 <_strtol_l.constprop.0+0xcc>
 8005f9a:	f8c8 1000 	str.w	r1, [r8]
 8005f9e:	e79a      	b.n	8005ed6 <_strtol_l.constprop.0+0x1a>
 8005fa0:	2430      	movs	r4, #48	; 0x30
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1b5      	bne.n	8005f12 <_strtol_l.constprop.0+0x56>
 8005fa6:	2308      	movs	r3, #8
 8005fa8:	e7b3      	b.n	8005f12 <_strtol_l.constprop.0+0x56>
 8005faa:	2c30      	cmp	r4, #48	; 0x30
 8005fac:	d0a9      	beq.n	8005f02 <_strtol_l.constprop.0+0x46>
 8005fae:	230a      	movs	r3, #10
 8005fb0:	e7af      	b.n	8005f12 <_strtol_l.constprop.0+0x56>
 8005fb2:	bf00      	nop
 8005fb4:	0800a88c 	.word	0x0800a88c

08005fb8 <_strtol_r>:
 8005fb8:	f7ff bf80 	b.w	8005ebc <_strtol_l.constprop.0>

08005fbc <strtol>:
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	460a      	mov	r2, r1
 8005fc0:	4601      	mov	r1, r0
 8005fc2:	4802      	ldr	r0, [pc, #8]	; (8005fcc <strtol+0x10>)
 8005fc4:	6800      	ldr	r0, [r0, #0]
 8005fc6:	f7ff bf79 	b.w	8005ebc <_strtol_l.constprop.0>
 8005fca:	bf00      	nop
 8005fcc:	20000074 	.word	0x20000074

08005fd0 <__utoa>:
 8005fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fd2:	b08b      	sub	sp, #44	; 0x2c
 8005fd4:	4605      	mov	r5, r0
 8005fd6:	460b      	mov	r3, r1
 8005fd8:	466e      	mov	r6, sp
 8005fda:	4c1d      	ldr	r4, [pc, #116]	; (8006050 <__utoa+0x80>)
 8005fdc:	f104 0c20 	add.w	ip, r4, #32
 8005fe0:	4637      	mov	r7, r6
 8005fe2:	6820      	ldr	r0, [r4, #0]
 8005fe4:	6861      	ldr	r1, [r4, #4]
 8005fe6:	3408      	adds	r4, #8
 8005fe8:	c703      	stmia	r7!, {r0, r1}
 8005fea:	4564      	cmp	r4, ip
 8005fec:	463e      	mov	r6, r7
 8005fee:	d1f7      	bne.n	8005fe0 <__utoa+0x10>
 8005ff0:	7921      	ldrb	r1, [r4, #4]
 8005ff2:	6820      	ldr	r0, [r4, #0]
 8005ff4:	7139      	strb	r1, [r7, #4]
 8005ff6:	1e91      	subs	r1, r2, #2
 8005ff8:	2922      	cmp	r1, #34	; 0x22
 8005ffa:	6038      	str	r0, [r7, #0]
 8005ffc:	f04f 0100 	mov.w	r1, #0
 8006000:	d904      	bls.n	800600c <__utoa+0x3c>
 8006002:	7019      	strb	r1, [r3, #0]
 8006004:	460b      	mov	r3, r1
 8006006:	4618      	mov	r0, r3
 8006008:	b00b      	add	sp, #44	; 0x2c
 800600a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800600c:	1e58      	subs	r0, r3, #1
 800600e:	4684      	mov	ip, r0
 8006010:	fbb5 f7f2 	udiv	r7, r5, r2
 8006014:	fb02 5617 	mls	r6, r2, r7, r5
 8006018:	3628      	adds	r6, #40	; 0x28
 800601a:	446e      	add	r6, sp
 800601c:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8006020:	460c      	mov	r4, r1
 8006022:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8006026:	462e      	mov	r6, r5
 8006028:	42b2      	cmp	r2, r6
 800602a:	463d      	mov	r5, r7
 800602c:	f101 0101 	add.w	r1, r1, #1
 8006030:	d9ee      	bls.n	8006010 <__utoa+0x40>
 8006032:	2200      	movs	r2, #0
 8006034:	545a      	strb	r2, [r3, r1]
 8006036:	1919      	adds	r1, r3, r4
 8006038:	1aa5      	subs	r5, r4, r2
 800603a:	42aa      	cmp	r2, r5
 800603c:	dae3      	bge.n	8006006 <__utoa+0x36>
 800603e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006042:	780e      	ldrb	r6, [r1, #0]
 8006044:	3201      	adds	r2, #1
 8006046:	7006      	strb	r6, [r0, #0]
 8006048:	f801 5901 	strb.w	r5, [r1], #-1
 800604c:	e7f4      	b.n	8006038 <__utoa+0x68>
 800604e:	bf00      	nop
 8006050:	0800a866 	.word	0x0800a866

08006054 <__cvt>:
 8006054:	2b00      	cmp	r3, #0
 8006056:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800605a:	461f      	mov	r7, r3
 800605c:	bfbb      	ittet	lt
 800605e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006062:	461f      	movlt	r7, r3
 8006064:	2300      	movge	r3, #0
 8006066:	232d      	movlt	r3, #45	; 0x2d
 8006068:	b088      	sub	sp, #32
 800606a:	4614      	mov	r4, r2
 800606c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800606e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006070:	7013      	strb	r3, [r2, #0]
 8006072:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006074:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006078:	f023 0820 	bic.w	r8, r3, #32
 800607c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006080:	d005      	beq.n	800608e <__cvt+0x3a>
 8006082:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006086:	d100      	bne.n	800608a <__cvt+0x36>
 8006088:	3501      	adds	r5, #1
 800608a:	2302      	movs	r3, #2
 800608c:	e000      	b.n	8006090 <__cvt+0x3c>
 800608e:	2303      	movs	r3, #3
 8006090:	aa07      	add	r2, sp, #28
 8006092:	9204      	str	r2, [sp, #16]
 8006094:	aa06      	add	r2, sp, #24
 8006096:	e9cd a202 	strd	sl, r2, [sp, #8]
 800609a:	e9cd 3500 	strd	r3, r5, [sp]
 800609e:	4622      	mov	r2, r4
 80060a0:	463b      	mov	r3, r7
 80060a2:	f001 f8e9 	bl	8007278 <_dtoa_r>
 80060a6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80060aa:	4606      	mov	r6, r0
 80060ac:	d102      	bne.n	80060b4 <__cvt+0x60>
 80060ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060b0:	07db      	lsls	r3, r3, #31
 80060b2:	d522      	bpl.n	80060fa <__cvt+0xa6>
 80060b4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060b8:	eb06 0905 	add.w	r9, r6, r5
 80060bc:	d110      	bne.n	80060e0 <__cvt+0x8c>
 80060be:	7833      	ldrb	r3, [r6, #0]
 80060c0:	2b30      	cmp	r3, #48	; 0x30
 80060c2:	d10a      	bne.n	80060da <__cvt+0x86>
 80060c4:	2200      	movs	r2, #0
 80060c6:	2300      	movs	r3, #0
 80060c8:	4620      	mov	r0, r4
 80060ca:	4639      	mov	r1, r7
 80060cc:	f7fa fc6c 	bl	80009a8 <__aeabi_dcmpeq>
 80060d0:	b918      	cbnz	r0, 80060da <__cvt+0x86>
 80060d2:	f1c5 0501 	rsb	r5, r5, #1
 80060d6:	f8ca 5000 	str.w	r5, [sl]
 80060da:	f8da 3000 	ldr.w	r3, [sl]
 80060de:	4499      	add	r9, r3
 80060e0:	2200      	movs	r2, #0
 80060e2:	2300      	movs	r3, #0
 80060e4:	4620      	mov	r0, r4
 80060e6:	4639      	mov	r1, r7
 80060e8:	f7fa fc5e 	bl	80009a8 <__aeabi_dcmpeq>
 80060ec:	b108      	cbz	r0, 80060f2 <__cvt+0x9e>
 80060ee:	f8cd 901c 	str.w	r9, [sp, #28]
 80060f2:	2230      	movs	r2, #48	; 0x30
 80060f4:	9b07      	ldr	r3, [sp, #28]
 80060f6:	454b      	cmp	r3, r9
 80060f8:	d307      	bcc.n	800610a <__cvt+0xb6>
 80060fa:	4630      	mov	r0, r6
 80060fc:	9b07      	ldr	r3, [sp, #28]
 80060fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006100:	1b9b      	subs	r3, r3, r6
 8006102:	6013      	str	r3, [r2, #0]
 8006104:	b008      	add	sp, #32
 8006106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800610a:	1c59      	adds	r1, r3, #1
 800610c:	9107      	str	r1, [sp, #28]
 800610e:	701a      	strb	r2, [r3, #0]
 8006110:	e7f0      	b.n	80060f4 <__cvt+0xa0>

08006112 <__exponent>:
 8006112:	4603      	mov	r3, r0
 8006114:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006116:	2900      	cmp	r1, #0
 8006118:	f803 2b02 	strb.w	r2, [r3], #2
 800611c:	bfb6      	itet	lt
 800611e:	222d      	movlt	r2, #45	; 0x2d
 8006120:	222b      	movge	r2, #43	; 0x2b
 8006122:	4249      	neglt	r1, r1
 8006124:	2909      	cmp	r1, #9
 8006126:	7042      	strb	r2, [r0, #1]
 8006128:	dd2a      	ble.n	8006180 <__exponent+0x6e>
 800612a:	f10d 0207 	add.w	r2, sp, #7
 800612e:	4617      	mov	r7, r2
 8006130:	260a      	movs	r6, #10
 8006132:	fb91 f5f6 	sdiv	r5, r1, r6
 8006136:	4694      	mov	ip, r2
 8006138:	fb06 1415 	mls	r4, r6, r5, r1
 800613c:	3430      	adds	r4, #48	; 0x30
 800613e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006142:	460c      	mov	r4, r1
 8006144:	2c63      	cmp	r4, #99	; 0x63
 8006146:	4629      	mov	r1, r5
 8006148:	f102 32ff 	add.w	r2, r2, #4294967295
 800614c:	dcf1      	bgt.n	8006132 <__exponent+0x20>
 800614e:	3130      	adds	r1, #48	; 0x30
 8006150:	f1ac 0402 	sub.w	r4, ip, #2
 8006154:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006158:	4622      	mov	r2, r4
 800615a:	1c41      	adds	r1, r0, #1
 800615c:	42ba      	cmp	r2, r7
 800615e:	d30a      	bcc.n	8006176 <__exponent+0x64>
 8006160:	f10d 0209 	add.w	r2, sp, #9
 8006164:	eba2 020c 	sub.w	r2, r2, ip
 8006168:	42bc      	cmp	r4, r7
 800616a:	bf88      	it	hi
 800616c:	2200      	movhi	r2, #0
 800616e:	4413      	add	r3, r2
 8006170:	1a18      	subs	r0, r3, r0
 8006172:	b003      	add	sp, #12
 8006174:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006176:	f812 5b01 	ldrb.w	r5, [r2], #1
 800617a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800617e:	e7ed      	b.n	800615c <__exponent+0x4a>
 8006180:	2330      	movs	r3, #48	; 0x30
 8006182:	3130      	adds	r1, #48	; 0x30
 8006184:	7083      	strb	r3, [r0, #2]
 8006186:	70c1      	strb	r1, [r0, #3]
 8006188:	1d03      	adds	r3, r0, #4
 800618a:	e7f1      	b.n	8006170 <__exponent+0x5e>

0800618c <_printf_float>:
 800618c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006190:	b091      	sub	sp, #68	; 0x44
 8006192:	460c      	mov	r4, r1
 8006194:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006198:	4616      	mov	r6, r2
 800619a:	461f      	mov	r7, r3
 800619c:	4605      	mov	r5, r0
 800619e:	f000 fef3 	bl	8006f88 <_localeconv_r>
 80061a2:	6803      	ldr	r3, [r0, #0]
 80061a4:	4618      	mov	r0, r3
 80061a6:	9309      	str	r3, [sp, #36]	; 0x24
 80061a8:	f7f9 ffd2 	bl	8000150 <strlen>
 80061ac:	2300      	movs	r3, #0
 80061ae:	930e      	str	r3, [sp, #56]	; 0x38
 80061b0:	f8d8 3000 	ldr.w	r3, [r8]
 80061b4:	900a      	str	r0, [sp, #40]	; 0x28
 80061b6:	3307      	adds	r3, #7
 80061b8:	f023 0307 	bic.w	r3, r3, #7
 80061bc:	f103 0208 	add.w	r2, r3, #8
 80061c0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80061c4:	f8d4 b000 	ldr.w	fp, [r4]
 80061c8:	f8c8 2000 	str.w	r2, [r8]
 80061cc:	e9d3 a800 	ldrd	sl, r8, [r3]
 80061d0:	4652      	mov	r2, sl
 80061d2:	4643      	mov	r3, r8
 80061d4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80061d8:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80061dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80061de:	f04f 32ff 	mov.w	r2, #4294967295
 80061e2:	4650      	mov	r0, sl
 80061e4:	4b9c      	ldr	r3, [pc, #624]	; (8006458 <_printf_float+0x2cc>)
 80061e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061e8:	f7fa fc10 	bl	8000a0c <__aeabi_dcmpun>
 80061ec:	bb70      	cbnz	r0, 800624c <_printf_float+0xc0>
 80061ee:	f04f 32ff 	mov.w	r2, #4294967295
 80061f2:	4650      	mov	r0, sl
 80061f4:	4b98      	ldr	r3, [pc, #608]	; (8006458 <_printf_float+0x2cc>)
 80061f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80061f8:	f7fa fbea 	bl	80009d0 <__aeabi_dcmple>
 80061fc:	bb30      	cbnz	r0, 800624c <_printf_float+0xc0>
 80061fe:	2200      	movs	r2, #0
 8006200:	2300      	movs	r3, #0
 8006202:	4650      	mov	r0, sl
 8006204:	4641      	mov	r1, r8
 8006206:	f7fa fbd9 	bl	80009bc <__aeabi_dcmplt>
 800620a:	b110      	cbz	r0, 8006212 <_printf_float+0x86>
 800620c:	232d      	movs	r3, #45	; 0x2d
 800620e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006212:	4a92      	ldr	r2, [pc, #584]	; (800645c <_printf_float+0x2d0>)
 8006214:	4b92      	ldr	r3, [pc, #584]	; (8006460 <_printf_float+0x2d4>)
 8006216:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800621a:	bf94      	ite	ls
 800621c:	4690      	movls	r8, r2
 800621e:	4698      	movhi	r8, r3
 8006220:	2303      	movs	r3, #3
 8006222:	f04f 0a00 	mov.w	sl, #0
 8006226:	6123      	str	r3, [r4, #16]
 8006228:	f02b 0304 	bic.w	r3, fp, #4
 800622c:	6023      	str	r3, [r4, #0]
 800622e:	4633      	mov	r3, r6
 8006230:	4621      	mov	r1, r4
 8006232:	4628      	mov	r0, r5
 8006234:	9700      	str	r7, [sp, #0]
 8006236:	aa0f      	add	r2, sp, #60	; 0x3c
 8006238:	f000 f9d6 	bl	80065e8 <_printf_common>
 800623c:	3001      	adds	r0, #1
 800623e:	f040 8090 	bne.w	8006362 <_printf_float+0x1d6>
 8006242:	f04f 30ff 	mov.w	r0, #4294967295
 8006246:	b011      	add	sp, #68	; 0x44
 8006248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800624c:	4652      	mov	r2, sl
 800624e:	4643      	mov	r3, r8
 8006250:	4650      	mov	r0, sl
 8006252:	4641      	mov	r1, r8
 8006254:	f7fa fbda 	bl	8000a0c <__aeabi_dcmpun>
 8006258:	b148      	cbz	r0, 800626e <_printf_float+0xe2>
 800625a:	f1b8 0f00 	cmp.w	r8, #0
 800625e:	bfb8      	it	lt
 8006260:	232d      	movlt	r3, #45	; 0x2d
 8006262:	4a80      	ldr	r2, [pc, #512]	; (8006464 <_printf_float+0x2d8>)
 8006264:	bfb8      	it	lt
 8006266:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800626a:	4b7f      	ldr	r3, [pc, #508]	; (8006468 <_printf_float+0x2dc>)
 800626c:	e7d3      	b.n	8006216 <_printf_float+0x8a>
 800626e:	6863      	ldr	r3, [r4, #4]
 8006270:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006274:	1c5a      	adds	r2, r3, #1
 8006276:	d142      	bne.n	80062fe <_printf_float+0x172>
 8006278:	2306      	movs	r3, #6
 800627a:	6063      	str	r3, [r4, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	9206      	str	r2, [sp, #24]
 8006280:	aa0e      	add	r2, sp, #56	; 0x38
 8006282:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006286:	aa0d      	add	r2, sp, #52	; 0x34
 8006288:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800628c:	9203      	str	r2, [sp, #12]
 800628e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006292:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006296:	6023      	str	r3, [r4, #0]
 8006298:	6863      	ldr	r3, [r4, #4]
 800629a:	4652      	mov	r2, sl
 800629c:	9300      	str	r3, [sp, #0]
 800629e:	4628      	mov	r0, r5
 80062a0:	4643      	mov	r3, r8
 80062a2:	910b      	str	r1, [sp, #44]	; 0x2c
 80062a4:	f7ff fed6 	bl	8006054 <__cvt>
 80062a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062aa:	4680      	mov	r8, r0
 80062ac:	2947      	cmp	r1, #71	; 0x47
 80062ae:	990d      	ldr	r1, [sp, #52]	; 0x34
 80062b0:	d108      	bne.n	80062c4 <_printf_float+0x138>
 80062b2:	1cc8      	adds	r0, r1, #3
 80062b4:	db02      	blt.n	80062bc <_printf_float+0x130>
 80062b6:	6863      	ldr	r3, [r4, #4]
 80062b8:	4299      	cmp	r1, r3
 80062ba:	dd40      	ble.n	800633e <_printf_float+0x1b2>
 80062bc:	f1a9 0902 	sub.w	r9, r9, #2
 80062c0:	fa5f f989 	uxtb.w	r9, r9
 80062c4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80062c8:	d81f      	bhi.n	800630a <_printf_float+0x17e>
 80062ca:	464a      	mov	r2, r9
 80062cc:	3901      	subs	r1, #1
 80062ce:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80062d2:	910d      	str	r1, [sp, #52]	; 0x34
 80062d4:	f7ff ff1d 	bl	8006112 <__exponent>
 80062d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80062da:	4682      	mov	sl, r0
 80062dc:	1813      	adds	r3, r2, r0
 80062de:	2a01      	cmp	r2, #1
 80062e0:	6123      	str	r3, [r4, #16]
 80062e2:	dc02      	bgt.n	80062ea <_printf_float+0x15e>
 80062e4:	6822      	ldr	r2, [r4, #0]
 80062e6:	07d2      	lsls	r2, r2, #31
 80062e8:	d501      	bpl.n	80062ee <_printf_float+0x162>
 80062ea:	3301      	adds	r3, #1
 80062ec:	6123      	str	r3, [r4, #16]
 80062ee:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d09b      	beq.n	800622e <_printf_float+0xa2>
 80062f6:	232d      	movs	r3, #45	; 0x2d
 80062f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062fc:	e797      	b.n	800622e <_printf_float+0xa2>
 80062fe:	2947      	cmp	r1, #71	; 0x47
 8006300:	d1bc      	bne.n	800627c <_printf_float+0xf0>
 8006302:	2b00      	cmp	r3, #0
 8006304:	d1ba      	bne.n	800627c <_printf_float+0xf0>
 8006306:	2301      	movs	r3, #1
 8006308:	e7b7      	b.n	800627a <_printf_float+0xee>
 800630a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800630e:	d118      	bne.n	8006342 <_printf_float+0x1b6>
 8006310:	2900      	cmp	r1, #0
 8006312:	6863      	ldr	r3, [r4, #4]
 8006314:	dd0b      	ble.n	800632e <_printf_float+0x1a2>
 8006316:	6121      	str	r1, [r4, #16]
 8006318:	b913      	cbnz	r3, 8006320 <_printf_float+0x194>
 800631a:	6822      	ldr	r2, [r4, #0]
 800631c:	07d0      	lsls	r0, r2, #31
 800631e:	d502      	bpl.n	8006326 <_printf_float+0x19a>
 8006320:	3301      	adds	r3, #1
 8006322:	440b      	add	r3, r1
 8006324:	6123      	str	r3, [r4, #16]
 8006326:	f04f 0a00 	mov.w	sl, #0
 800632a:	65a1      	str	r1, [r4, #88]	; 0x58
 800632c:	e7df      	b.n	80062ee <_printf_float+0x162>
 800632e:	b913      	cbnz	r3, 8006336 <_printf_float+0x1aa>
 8006330:	6822      	ldr	r2, [r4, #0]
 8006332:	07d2      	lsls	r2, r2, #31
 8006334:	d501      	bpl.n	800633a <_printf_float+0x1ae>
 8006336:	3302      	adds	r3, #2
 8006338:	e7f4      	b.n	8006324 <_printf_float+0x198>
 800633a:	2301      	movs	r3, #1
 800633c:	e7f2      	b.n	8006324 <_printf_float+0x198>
 800633e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006342:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006344:	4299      	cmp	r1, r3
 8006346:	db05      	blt.n	8006354 <_printf_float+0x1c8>
 8006348:	6823      	ldr	r3, [r4, #0]
 800634a:	6121      	str	r1, [r4, #16]
 800634c:	07d8      	lsls	r0, r3, #31
 800634e:	d5ea      	bpl.n	8006326 <_printf_float+0x19a>
 8006350:	1c4b      	adds	r3, r1, #1
 8006352:	e7e7      	b.n	8006324 <_printf_float+0x198>
 8006354:	2900      	cmp	r1, #0
 8006356:	bfcc      	ite	gt
 8006358:	2201      	movgt	r2, #1
 800635a:	f1c1 0202 	rsble	r2, r1, #2
 800635e:	4413      	add	r3, r2
 8006360:	e7e0      	b.n	8006324 <_printf_float+0x198>
 8006362:	6823      	ldr	r3, [r4, #0]
 8006364:	055a      	lsls	r2, r3, #21
 8006366:	d407      	bmi.n	8006378 <_printf_float+0x1ec>
 8006368:	6923      	ldr	r3, [r4, #16]
 800636a:	4642      	mov	r2, r8
 800636c:	4631      	mov	r1, r6
 800636e:	4628      	mov	r0, r5
 8006370:	47b8      	blx	r7
 8006372:	3001      	adds	r0, #1
 8006374:	d12b      	bne.n	80063ce <_printf_float+0x242>
 8006376:	e764      	b.n	8006242 <_printf_float+0xb6>
 8006378:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800637c:	f240 80dd 	bls.w	800653a <_printf_float+0x3ae>
 8006380:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006384:	2200      	movs	r2, #0
 8006386:	2300      	movs	r3, #0
 8006388:	f7fa fb0e 	bl	80009a8 <__aeabi_dcmpeq>
 800638c:	2800      	cmp	r0, #0
 800638e:	d033      	beq.n	80063f8 <_printf_float+0x26c>
 8006390:	2301      	movs	r3, #1
 8006392:	4631      	mov	r1, r6
 8006394:	4628      	mov	r0, r5
 8006396:	4a35      	ldr	r2, [pc, #212]	; (800646c <_printf_float+0x2e0>)
 8006398:	47b8      	blx	r7
 800639a:	3001      	adds	r0, #1
 800639c:	f43f af51 	beq.w	8006242 <_printf_float+0xb6>
 80063a0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80063a4:	429a      	cmp	r2, r3
 80063a6:	db02      	blt.n	80063ae <_printf_float+0x222>
 80063a8:	6823      	ldr	r3, [r4, #0]
 80063aa:	07d8      	lsls	r0, r3, #31
 80063ac:	d50f      	bpl.n	80063ce <_printf_float+0x242>
 80063ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063b2:	4631      	mov	r1, r6
 80063b4:	4628      	mov	r0, r5
 80063b6:	47b8      	blx	r7
 80063b8:	3001      	adds	r0, #1
 80063ba:	f43f af42 	beq.w	8006242 <_printf_float+0xb6>
 80063be:	f04f 0800 	mov.w	r8, #0
 80063c2:	f104 091a 	add.w	r9, r4, #26
 80063c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063c8:	3b01      	subs	r3, #1
 80063ca:	4543      	cmp	r3, r8
 80063cc:	dc09      	bgt.n	80063e2 <_printf_float+0x256>
 80063ce:	6823      	ldr	r3, [r4, #0]
 80063d0:	079b      	lsls	r3, r3, #30
 80063d2:	f100 8104 	bmi.w	80065de <_printf_float+0x452>
 80063d6:	68e0      	ldr	r0, [r4, #12]
 80063d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80063da:	4298      	cmp	r0, r3
 80063dc:	bfb8      	it	lt
 80063de:	4618      	movlt	r0, r3
 80063e0:	e731      	b.n	8006246 <_printf_float+0xba>
 80063e2:	2301      	movs	r3, #1
 80063e4:	464a      	mov	r2, r9
 80063e6:	4631      	mov	r1, r6
 80063e8:	4628      	mov	r0, r5
 80063ea:	47b8      	blx	r7
 80063ec:	3001      	adds	r0, #1
 80063ee:	f43f af28 	beq.w	8006242 <_printf_float+0xb6>
 80063f2:	f108 0801 	add.w	r8, r8, #1
 80063f6:	e7e6      	b.n	80063c6 <_printf_float+0x23a>
 80063f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	dc38      	bgt.n	8006470 <_printf_float+0x2e4>
 80063fe:	2301      	movs	r3, #1
 8006400:	4631      	mov	r1, r6
 8006402:	4628      	mov	r0, r5
 8006404:	4a19      	ldr	r2, [pc, #100]	; (800646c <_printf_float+0x2e0>)
 8006406:	47b8      	blx	r7
 8006408:	3001      	adds	r0, #1
 800640a:	f43f af1a 	beq.w	8006242 <_printf_float+0xb6>
 800640e:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006412:	4313      	orrs	r3, r2
 8006414:	d102      	bne.n	800641c <_printf_float+0x290>
 8006416:	6823      	ldr	r3, [r4, #0]
 8006418:	07d9      	lsls	r1, r3, #31
 800641a:	d5d8      	bpl.n	80063ce <_printf_float+0x242>
 800641c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006420:	4631      	mov	r1, r6
 8006422:	4628      	mov	r0, r5
 8006424:	47b8      	blx	r7
 8006426:	3001      	adds	r0, #1
 8006428:	f43f af0b 	beq.w	8006242 <_printf_float+0xb6>
 800642c:	f04f 0900 	mov.w	r9, #0
 8006430:	f104 0a1a 	add.w	sl, r4, #26
 8006434:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006436:	425b      	negs	r3, r3
 8006438:	454b      	cmp	r3, r9
 800643a:	dc01      	bgt.n	8006440 <_printf_float+0x2b4>
 800643c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800643e:	e794      	b.n	800636a <_printf_float+0x1de>
 8006440:	2301      	movs	r3, #1
 8006442:	4652      	mov	r2, sl
 8006444:	4631      	mov	r1, r6
 8006446:	4628      	mov	r0, r5
 8006448:	47b8      	blx	r7
 800644a:	3001      	adds	r0, #1
 800644c:	f43f aef9 	beq.w	8006242 <_printf_float+0xb6>
 8006450:	f109 0901 	add.w	r9, r9, #1
 8006454:	e7ee      	b.n	8006434 <_printf_float+0x2a8>
 8006456:	bf00      	nop
 8006458:	7fefffff 	.word	0x7fefffff
 800645c:	0800a98c 	.word	0x0800a98c
 8006460:	0800a990 	.word	0x0800a990
 8006464:	0800a994 	.word	0x0800a994
 8006468:	0800a998 	.word	0x0800a998
 800646c:	0800a99c 	.word	0x0800a99c
 8006470:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006472:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006474:	429a      	cmp	r2, r3
 8006476:	bfa8      	it	ge
 8006478:	461a      	movge	r2, r3
 800647a:	2a00      	cmp	r2, #0
 800647c:	4691      	mov	r9, r2
 800647e:	dc37      	bgt.n	80064f0 <_printf_float+0x364>
 8006480:	f04f 0b00 	mov.w	fp, #0
 8006484:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006488:	f104 021a 	add.w	r2, r4, #26
 800648c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006490:	ebaa 0309 	sub.w	r3, sl, r9
 8006494:	455b      	cmp	r3, fp
 8006496:	dc33      	bgt.n	8006500 <_printf_float+0x374>
 8006498:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800649c:	429a      	cmp	r2, r3
 800649e:	db3b      	blt.n	8006518 <_printf_float+0x38c>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	07da      	lsls	r2, r3, #31
 80064a4:	d438      	bmi.n	8006518 <_printf_float+0x38c>
 80064a6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80064aa:	eba2 0903 	sub.w	r9, r2, r3
 80064ae:	eba2 020a 	sub.w	r2, r2, sl
 80064b2:	4591      	cmp	r9, r2
 80064b4:	bfa8      	it	ge
 80064b6:	4691      	movge	r9, r2
 80064b8:	f1b9 0f00 	cmp.w	r9, #0
 80064bc:	dc34      	bgt.n	8006528 <_printf_float+0x39c>
 80064be:	f04f 0800 	mov.w	r8, #0
 80064c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064c6:	f104 0a1a 	add.w	sl, r4, #26
 80064ca:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80064ce:	1a9b      	subs	r3, r3, r2
 80064d0:	eba3 0309 	sub.w	r3, r3, r9
 80064d4:	4543      	cmp	r3, r8
 80064d6:	f77f af7a 	ble.w	80063ce <_printf_float+0x242>
 80064da:	2301      	movs	r3, #1
 80064dc:	4652      	mov	r2, sl
 80064de:	4631      	mov	r1, r6
 80064e0:	4628      	mov	r0, r5
 80064e2:	47b8      	blx	r7
 80064e4:	3001      	adds	r0, #1
 80064e6:	f43f aeac 	beq.w	8006242 <_printf_float+0xb6>
 80064ea:	f108 0801 	add.w	r8, r8, #1
 80064ee:	e7ec      	b.n	80064ca <_printf_float+0x33e>
 80064f0:	4613      	mov	r3, r2
 80064f2:	4631      	mov	r1, r6
 80064f4:	4642      	mov	r2, r8
 80064f6:	4628      	mov	r0, r5
 80064f8:	47b8      	blx	r7
 80064fa:	3001      	adds	r0, #1
 80064fc:	d1c0      	bne.n	8006480 <_printf_float+0x2f4>
 80064fe:	e6a0      	b.n	8006242 <_printf_float+0xb6>
 8006500:	2301      	movs	r3, #1
 8006502:	4631      	mov	r1, r6
 8006504:	4628      	mov	r0, r5
 8006506:	920b      	str	r2, [sp, #44]	; 0x2c
 8006508:	47b8      	blx	r7
 800650a:	3001      	adds	r0, #1
 800650c:	f43f ae99 	beq.w	8006242 <_printf_float+0xb6>
 8006510:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006512:	f10b 0b01 	add.w	fp, fp, #1
 8006516:	e7b9      	b.n	800648c <_printf_float+0x300>
 8006518:	4631      	mov	r1, r6
 800651a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800651e:	4628      	mov	r0, r5
 8006520:	47b8      	blx	r7
 8006522:	3001      	adds	r0, #1
 8006524:	d1bf      	bne.n	80064a6 <_printf_float+0x31a>
 8006526:	e68c      	b.n	8006242 <_printf_float+0xb6>
 8006528:	464b      	mov	r3, r9
 800652a:	4631      	mov	r1, r6
 800652c:	4628      	mov	r0, r5
 800652e:	eb08 020a 	add.w	r2, r8, sl
 8006532:	47b8      	blx	r7
 8006534:	3001      	adds	r0, #1
 8006536:	d1c2      	bne.n	80064be <_printf_float+0x332>
 8006538:	e683      	b.n	8006242 <_printf_float+0xb6>
 800653a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800653c:	2a01      	cmp	r2, #1
 800653e:	dc01      	bgt.n	8006544 <_printf_float+0x3b8>
 8006540:	07db      	lsls	r3, r3, #31
 8006542:	d539      	bpl.n	80065b8 <_printf_float+0x42c>
 8006544:	2301      	movs	r3, #1
 8006546:	4642      	mov	r2, r8
 8006548:	4631      	mov	r1, r6
 800654a:	4628      	mov	r0, r5
 800654c:	47b8      	blx	r7
 800654e:	3001      	adds	r0, #1
 8006550:	f43f ae77 	beq.w	8006242 <_printf_float+0xb6>
 8006554:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006558:	4631      	mov	r1, r6
 800655a:	4628      	mov	r0, r5
 800655c:	47b8      	blx	r7
 800655e:	3001      	adds	r0, #1
 8006560:	f43f ae6f 	beq.w	8006242 <_printf_float+0xb6>
 8006564:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006568:	2200      	movs	r2, #0
 800656a:	2300      	movs	r3, #0
 800656c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8006570:	f7fa fa1a 	bl	80009a8 <__aeabi_dcmpeq>
 8006574:	b9d8      	cbnz	r0, 80065ae <_printf_float+0x422>
 8006576:	f109 33ff 	add.w	r3, r9, #4294967295
 800657a:	f108 0201 	add.w	r2, r8, #1
 800657e:	4631      	mov	r1, r6
 8006580:	4628      	mov	r0, r5
 8006582:	47b8      	blx	r7
 8006584:	3001      	adds	r0, #1
 8006586:	d10e      	bne.n	80065a6 <_printf_float+0x41a>
 8006588:	e65b      	b.n	8006242 <_printf_float+0xb6>
 800658a:	2301      	movs	r3, #1
 800658c:	464a      	mov	r2, r9
 800658e:	4631      	mov	r1, r6
 8006590:	4628      	mov	r0, r5
 8006592:	47b8      	blx	r7
 8006594:	3001      	adds	r0, #1
 8006596:	f43f ae54 	beq.w	8006242 <_printf_float+0xb6>
 800659a:	f108 0801 	add.w	r8, r8, #1
 800659e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065a0:	3b01      	subs	r3, #1
 80065a2:	4543      	cmp	r3, r8
 80065a4:	dcf1      	bgt.n	800658a <_printf_float+0x3fe>
 80065a6:	4653      	mov	r3, sl
 80065a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80065ac:	e6de      	b.n	800636c <_printf_float+0x1e0>
 80065ae:	f04f 0800 	mov.w	r8, #0
 80065b2:	f104 091a 	add.w	r9, r4, #26
 80065b6:	e7f2      	b.n	800659e <_printf_float+0x412>
 80065b8:	2301      	movs	r3, #1
 80065ba:	4642      	mov	r2, r8
 80065bc:	e7df      	b.n	800657e <_printf_float+0x3f2>
 80065be:	2301      	movs	r3, #1
 80065c0:	464a      	mov	r2, r9
 80065c2:	4631      	mov	r1, r6
 80065c4:	4628      	mov	r0, r5
 80065c6:	47b8      	blx	r7
 80065c8:	3001      	adds	r0, #1
 80065ca:	f43f ae3a 	beq.w	8006242 <_printf_float+0xb6>
 80065ce:	f108 0801 	add.w	r8, r8, #1
 80065d2:	68e3      	ldr	r3, [r4, #12]
 80065d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80065d6:	1a5b      	subs	r3, r3, r1
 80065d8:	4543      	cmp	r3, r8
 80065da:	dcf0      	bgt.n	80065be <_printf_float+0x432>
 80065dc:	e6fb      	b.n	80063d6 <_printf_float+0x24a>
 80065de:	f04f 0800 	mov.w	r8, #0
 80065e2:	f104 0919 	add.w	r9, r4, #25
 80065e6:	e7f4      	b.n	80065d2 <_printf_float+0x446>

080065e8 <_printf_common>:
 80065e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065ec:	4616      	mov	r6, r2
 80065ee:	4699      	mov	r9, r3
 80065f0:	688a      	ldr	r2, [r1, #8]
 80065f2:	690b      	ldr	r3, [r1, #16]
 80065f4:	4607      	mov	r7, r0
 80065f6:	4293      	cmp	r3, r2
 80065f8:	bfb8      	it	lt
 80065fa:	4613      	movlt	r3, r2
 80065fc:	6033      	str	r3, [r6, #0]
 80065fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006602:	460c      	mov	r4, r1
 8006604:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006608:	b10a      	cbz	r2, 800660e <_printf_common+0x26>
 800660a:	3301      	adds	r3, #1
 800660c:	6033      	str	r3, [r6, #0]
 800660e:	6823      	ldr	r3, [r4, #0]
 8006610:	0699      	lsls	r1, r3, #26
 8006612:	bf42      	ittt	mi
 8006614:	6833      	ldrmi	r3, [r6, #0]
 8006616:	3302      	addmi	r3, #2
 8006618:	6033      	strmi	r3, [r6, #0]
 800661a:	6825      	ldr	r5, [r4, #0]
 800661c:	f015 0506 	ands.w	r5, r5, #6
 8006620:	d106      	bne.n	8006630 <_printf_common+0x48>
 8006622:	f104 0a19 	add.w	sl, r4, #25
 8006626:	68e3      	ldr	r3, [r4, #12]
 8006628:	6832      	ldr	r2, [r6, #0]
 800662a:	1a9b      	subs	r3, r3, r2
 800662c:	42ab      	cmp	r3, r5
 800662e:	dc2b      	bgt.n	8006688 <_printf_common+0xa0>
 8006630:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006634:	1e13      	subs	r3, r2, #0
 8006636:	6822      	ldr	r2, [r4, #0]
 8006638:	bf18      	it	ne
 800663a:	2301      	movne	r3, #1
 800663c:	0692      	lsls	r2, r2, #26
 800663e:	d430      	bmi.n	80066a2 <_printf_common+0xba>
 8006640:	4649      	mov	r1, r9
 8006642:	4638      	mov	r0, r7
 8006644:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006648:	47c0      	blx	r8
 800664a:	3001      	adds	r0, #1
 800664c:	d023      	beq.n	8006696 <_printf_common+0xae>
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	6922      	ldr	r2, [r4, #16]
 8006652:	f003 0306 	and.w	r3, r3, #6
 8006656:	2b04      	cmp	r3, #4
 8006658:	bf14      	ite	ne
 800665a:	2500      	movne	r5, #0
 800665c:	6833      	ldreq	r3, [r6, #0]
 800665e:	f04f 0600 	mov.w	r6, #0
 8006662:	bf08      	it	eq
 8006664:	68e5      	ldreq	r5, [r4, #12]
 8006666:	f104 041a 	add.w	r4, r4, #26
 800666a:	bf08      	it	eq
 800666c:	1aed      	subeq	r5, r5, r3
 800666e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006672:	bf08      	it	eq
 8006674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006678:	4293      	cmp	r3, r2
 800667a:	bfc4      	itt	gt
 800667c:	1a9b      	subgt	r3, r3, r2
 800667e:	18ed      	addgt	r5, r5, r3
 8006680:	42b5      	cmp	r5, r6
 8006682:	d11a      	bne.n	80066ba <_printf_common+0xd2>
 8006684:	2000      	movs	r0, #0
 8006686:	e008      	b.n	800669a <_printf_common+0xb2>
 8006688:	2301      	movs	r3, #1
 800668a:	4652      	mov	r2, sl
 800668c:	4649      	mov	r1, r9
 800668e:	4638      	mov	r0, r7
 8006690:	47c0      	blx	r8
 8006692:	3001      	adds	r0, #1
 8006694:	d103      	bne.n	800669e <_printf_common+0xb6>
 8006696:	f04f 30ff 	mov.w	r0, #4294967295
 800669a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800669e:	3501      	adds	r5, #1
 80066a0:	e7c1      	b.n	8006626 <_printf_common+0x3e>
 80066a2:	2030      	movs	r0, #48	; 0x30
 80066a4:	18e1      	adds	r1, r4, r3
 80066a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066aa:	1c5a      	adds	r2, r3, #1
 80066ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066b0:	4422      	add	r2, r4
 80066b2:	3302      	adds	r3, #2
 80066b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066b8:	e7c2      	b.n	8006640 <_printf_common+0x58>
 80066ba:	2301      	movs	r3, #1
 80066bc:	4622      	mov	r2, r4
 80066be:	4649      	mov	r1, r9
 80066c0:	4638      	mov	r0, r7
 80066c2:	47c0      	blx	r8
 80066c4:	3001      	adds	r0, #1
 80066c6:	d0e6      	beq.n	8006696 <_printf_common+0xae>
 80066c8:	3601      	adds	r6, #1
 80066ca:	e7d9      	b.n	8006680 <_printf_common+0x98>

080066cc <_printf_i>:
 80066cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066d0:	7e0f      	ldrb	r7, [r1, #24]
 80066d2:	4691      	mov	r9, r2
 80066d4:	2f78      	cmp	r7, #120	; 0x78
 80066d6:	4680      	mov	r8, r0
 80066d8:	460c      	mov	r4, r1
 80066da:	469a      	mov	sl, r3
 80066dc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80066de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80066e2:	d807      	bhi.n	80066f4 <_printf_i+0x28>
 80066e4:	2f62      	cmp	r7, #98	; 0x62
 80066e6:	d80a      	bhi.n	80066fe <_printf_i+0x32>
 80066e8:	2f00      	cmp	r7, #0
 80066ea:	f000 80d5 	beq.w	8006898 <_printf_i+0x1cc>
 80066ee:	2f58      	cmp	r7, #88	; 0x58
 80066f0:	f000 80c1 	beq.w	8006876 <_printf_i+0x1aa>
 80066f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80066f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80066fc:	e03a      	b.n	8006774 <_printf_i+0xa8>
 80066fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006702:	2b15      	cmp	r3, #21
 8006704:	d8f6      	bhi.n	80066f4 <_printf_i+0x28>
 8006706:	a101      	add	r1, pc, #4	; (adr r1, 800670c <_printf_i+0x40>)
 8006708:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800670c:	08006765 	.word	0x08006765
 8006710:	08006779 	.word	0x08006779
 8006714:	080066f5 	.word	0x080066f5
 8006718:	080066f5 	.word	0x080066f5
 800671c:	080066f5 	.word	0x080066f5
 8006720:	080066f5 	.word	0x080066f5
 8006724:	08006779 	.word	0x08006779
 8006728:	080066f5 	.word	0x080066f5
 800672c:	080066f5 	.word	0x080066f5
 8006730:	080066f5 	.word	0x080066f5
 8006734:	080066f5 	.word	0x080066f5
 8006738:	0800687f 	.word	0x0800687f
 800673c:	080067a5 	.word	0x080067a5
 8006740:	08006839 	.word	0x08006839
 8006744:	080066f5 	.word	0x080066f5
 8006748:	080066f5 	.word	0x080066f5
 800674c:	080068a1 	.word	0x080068a1
 8006750:	080066f5 	.word	0x080066f5
 8006754:	080067a5 	.word	0x080067a5
 8006758:	080066f5 	.word	0x080066f5
 800675c:	080066f5 	.word	0x080066f5
 8006760:	08006841 	.word	0x08006841
 8006764:	682b      	ldr	r3, [r5, #0]
 8006766:	1d1a      	adds	r2, r3, #4
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	602a      	str	r2, [r5, #0]
 800676c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006770:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006774:	2301      	movs	r3, #1
 8006776:	e0a0      	b.n	80068ba <_printf_i+0x1ee>
 8006778:	6820      	ldr	r0, [r4, #0]
 800677a:	682b      	ldr	r3, [r5, #0]
 800677c:	0607      	lsls	r7, r0, #24
 800677e:	f103 0104 	add.w	r1, r3, #4
 8006782:	6029      	str	r1, [r5, #0]
 8006784:	d501      	bpl.n	800678a <_printf_i+0xbe>
 8006786:	681e      	ldr	r6, [r3, #0]
 8006788:	e003      	b.n	8006792 <_printf_i+0xc6>
 800678a:	0646      	lsls	r6, r0, #25
 800678c:	d5fb      	bpl.n	8006786 <_printf_i+0xba>
 800678e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006792:	2e00      	cmp	r6, #0
 8006794:	da03      	bge.n	800679e <_printf_i+0xd2>
 8006796:	232d      	movs	r3, #45	; 0x2d
 8006798:	4276      	negs	r6, r6
 800679a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800679e:	230a      	movs	r3, #10
 80067a0:	4859      	ldr	r0, [pc, #356]	; (8006908 <_printf_i+0x23c>)
 80067a2:	e012      	b.n	80067ca <_printf_i+0xfe>
 80067a4:	682b      	ldr	r3, [r5, #0]
 80067a6:	6820      	ldr	r0, [r4, #0]
 80067a8:	1d19      	adds	r1, r3, #4
 80067aa:	6029      	str	r1, [r5, #0]
 80067ac:	0605      	lsls	r5, r0, #24
 80067ae:	d501      	bpl.n	80067b4 <_printf_i+0xe8>
 80067b0:	681e      	ldr	r6, [r3, #0]
 80067b2:	e002      	b.n	80067ba <_printf_i+0xee>
 80067b4:	0641      	lsls	r1, r0, #25
 80067b6:	d5fb      	bpl.n	80067b0 <_printf_i+0xe4>
 80067b8:	881e      	ldrh	r6, [r3, #0]
 80067ba:	2f6f      	cmp	r7, #111	; 0x6f
 80067bc:	bf0c      	ite	eq
 80067be:	2308      	moveq	r3, #8
 80067c0:	230a      	movne	r3, #10
 80067c2:	4851      	ldr	r0, [pc, #324]	; (8006908 <_printf_i+0x23c>)
 80067c4:	2100      	movs	r1, #0
 80067c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80067ca:	6865      	ldr	r5, [r4, #4]
 80067cc:	2d00      	cmp	r5, #0
 80067ce:	bfa8      	it	ge
 80067d0:	6821      	ldrge	r1, [r4, #0]
 80067d2:	60a5      	str	r5, [r4, #8]
 80067d4:	bfa4      	itt	ge
 80067d6:	f021 0104 	bicge.w	r1, r1, #4
 80067da:	6021      	strge	r1, [r4, #0]
 80067dc:	b90e      	cbnz	r6, 80067e2 <_printf_i+0x116>
 80067de:	2d00      	cmp	r5, #0
 80067e0:	d04b      	beq.n	800687a <_printf_i+0x1ae>
 80067e2:	4615      	mov	r5, r2
 80067e4:	fbb6 f1f3 	udiv	r1, r6, r3
 80067e8:	fb03 6711 	mls	r7, r3, r1, r6
 80067ec:	5dc7      	ldrb	r7, [r0, r7]
 80067ee:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80067f2:	4637      	mov	r7, r6
 80067f4:	42bb      	cmp	r3, r7
 80067f6:	460e      	mov	r6, r1
 80067f8:	d9f4      	bls.n	80067e4 <_printf_i+0x118>
 80067fa:	2b08      	cmp	r3, #8
 80067fc:	d10b      	bne.n	8006816 <_printf_i+0x14a>
 80067fe:	6823      	ldr	r3, [r4, #0]
 8006800:	07de      	lsls	r6, r3, #31
 8006802:	d508      	bpl.n	8006816 <_printf_i+0x14a>
 8006804:	6923      	ldr	r3, [r4, #16]
 8006806:	6861      	ldr	r1, [r4, #4]
 8006808:	4299      	cmp	r1, r3
 800680a:	bfde      	ittt	le
 800680c:	2330      	movle	r3, #48	; 0x30
 800680e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006812:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006816:	1b52      	subs	r2, r2, r5
 8006818:	6122      	str	r2, [r4, #16]
 800681a:	464b      	mov	r3, r9
 800681c:	4621      	mov	r1, r4
 800681e:	4640      	mov	r0, r8
 8006820:	f8cd a000 	str.w	sl, [sp]
 8006824:	aa03      	add	r2, sp, #12
 8006826:	f7ff fedf 	bl	80065e8 <_printf_common>
 800682a:	3001      	adds	r0, #1
 800682c:	d14a      	bne.n	80068c4 <_printf_i+0x1f8>
 800682e:	f04f 30ff 	mov.w	r0, #4294967295
 8006832:	b004      	add	sp, #16
 8006834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006838:	6823      	ldr	r3, [r4, #0]
 800683a:	f043 0320 	orr.w	r3, r3, #32
 800683e:	6023      	str	r3, [r4, #0]
 8006840:	2778      	movs	r7, #120	; 0x78
 8006842:	4832      	ldr	r0, [pc, #200]	; (800690c <_printf_i+0x240>)
 8006844:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006848:	6823      	ldr	r3, [r4, #0]
 800684a:	6829      	ldr	r1, [r5, #0]
 800684c:	061f      	lsls	r7, r3, #24
 800684e:	f851 6b04 	ldr.w	r6, [r1], #4
 8006852:	d402      	bmi.n	800685a <_printf_i+0x18e>
 8006854:	065f      	lsls	r7, r3, #25
 8006856:	bf48      	it	mi
 8006858:	b2b6      	uxthmi	r6, r6
 800685a:	07df      	lsls	r7, r3, #31
 800685c:	bf48      	it	mi
 800685e:	f043 0320 	orrmi.w	r3, r3, #32
 8006862:	6029      	str	r1, [r5, #0]
 8006864:	bf48      	it	mi
 8006866:	6023      	strmi	r3, [r4, #0]
 8006868:	b91e      	cbnz	r6, 8006872 <_printf_i+0x1a6>
 800686a:	6823      	ldr	r3, [r4, #0]
 800686c:	f023 0320 	bic.w	r3, r3, #32
 8006870:	6023      	str	r3, [r4, #0]
 8006872:	2310      	movs	r3, #16
 8006874:	e7a6      	b.n	80067c4 <_printf_i+0xf8>
 8006876:	4824      	ldr	r0, [pc, #144]	; (8006908 <_printf_i+0x23c>)
 8006878:	e7e4      	b.n	8006844 <_printf_i+0x178>
 800687a:	4615      	mov	r5, r2
 800687c:	e7bd      	b.n	80067fa <_printf_i+0x12e>
 800687e:	682b      	ldr	r3, [r5, #0]
 8006880:	6826      	ldr	r6, [r4, #0]
 8006882:	1d18      	adds	r0, r3, #4
 8006884:	6961      	ldr	r1, [r4, #20]
 8006886:	6028      	str	r0, [r5, #0]
 8006888:	0635      	lsls	r5, r6, #24
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	d501      	bpl.n	8006892 <_printf_i+0x1c6>
 800688e:	6019      	str	r1, [r3, #0]
 8006890:	e002      	b.n	8006898 <_printf_i+0x1cc>
 8006892:	0670      	lsls	r0, r6, #25
 8006894:	d5fb      	bpl.n	800688e <_printf_i+0x1c2>
 8006896:	8019      	strh	r1, [r3, #0]
 8006898:	2300      	movs	r3, #0
 800689a:	4615      	mov	r5, r2
 800689c:	6123      	str	r3, [r4, #16]
 800689e:	e7bc      	b.n	800681a <_printf_i+0x14e>
 80068a0:	682b      	ldr	r3, [r5, #0]
 80068a2:	2100      	movs	r1, #0
 80068a4:	1d1a      	adds	r2, r3, #4
 80068a6:	602a      	str	r2, [r5, #0]
 80068a8:	681d      	ldr	r5, [r3, #0]
 80068aa:	6862      	ldr	r2, [r4, #4]
 80068ac:	4628      	mov	r0, r5
 80068ae:	f000 fc38 	bl	8007122 <memchr>
 80068b2:	b108      	cbz	r0, 80068b8 <_printf_i+0x1ec>
 80068b4:	1b40      	subs	r0, r0, r5
 80068b6:	6060      	str	r0, [r4, #4]
 80068b8:	6863      	ldr	r3, [r4, #4]
 80068ba:	6123      	str	r3, [r4, #16]
 80068bc:	2300      	movs	r3, #0
 80068be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068c2:	e7aa      	b.n	800681a <_printf_i+0x14e>
 80068c4:	462a      	mov	r2, r5
 80068c6:	4649      	mov	r1, r9
 80068c8:	4640      	mov	r0, r8
 80068ca:	6923      	ldr	r3, [r4, #16]
 80068cc:	47d0      	blx	sl
 80068ce:	3001      	adds	r0, #1
 80068d0:	d0ad      	beq.n	800682e <_printf_i+0x162>
 80068d2:	6823      	ldr	r3, [r4, #0]
 80068d4:	079b      	lsls	r3, r3, #30
 80068d6:	d413      	bmi.n	8006900 <_printf_i+0x234>
 80068d8:	68e0      	ldr	r0, [r4, #12]
 80068da:	9b03      	ldr	r3, [sp, #12]
 80068dc:	4298      	cmp	r0, r3
 80068de:	bfb8      	it	lt
 80068e0:	4618      	movlt	r0, r3
 80068e2:	e7a6      	b.n	8006832 <_printf_i+0x166>
 80068e4:	2301      	movs	r3, #1
 80068e6:	4632      	mov	r2, r6
 80068e8:	4649      	mov	r1, r9
 80068ea:	4640      	mov	r0, r8
 80068ec:	47d0      	blx	sl
 80068ee:	3001      	adds	r0, #1
 80068f0:	d09d      	beq.n	800682e <_printf_i+0x162>
 80068f2:	3501      	adds	r5, #1
 80068f4:	68e3      	ldr	r3, [r4, #12]
 80068f6:	9903      	ldr	r1, [sp, #12]
 80068f8:	1a5b      	subs	r3, r3, r1
 80068fa:	42ab      	cmp	r3, r5
 80068fc:	dcf2      	bgt.n	80068e4 <_printf_i+0x218>
 80068fe:	e7eb      	b.n	80068d8 <_printf_i+0x20c>
 8006900:	2500      	movs	r5, #0
 8006902:	f104 0619 	add.w	r6, r4, #25
 8006906:	e7f5      	b.n	80068f4 <_printf_i+0x228>
 8006908:	0800a99e 	.word	0x0800a99e
 800690c:	0800a9af 	.word	0x0800a9af

08006910 <_scanf_float>:
 8006910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006914:	b087      	sub	sp, #28
 8006916:	9303      	str	r3, [sp, #12]
 8006918:	688b      	ldr	r3, [r1, #8]
 800691a:	4617      	mov	r7, r2
 800691c:	1e5a      	subs	r2, r3, #1
 800691e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006922:	bf85      	ittet	hi
 8006924:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006928:	195b      	addhi	r3, r3, r5
 800692a:	2300      	movls	r3, #0
 800692c:	9302      	strhi	r3, [sp, #8]
 800692e:	bf88      	it	hi
 8006930:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006934:	468b      	mov	fp, r1
 8006936:	f04f 0500 	mov.w	r5, #0
 800693a:	bf8c      	ite	hi
 800693c:	608b      	strhi	r3, [r1, #8]
 800693e:	9302      	strls	r3, [sp, #8]
 8006940:	680b      	ldr	r3, [r1, #0]
 8006942:	4680      	mov	r8, r0
 8006944:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006948:	f84b 3b1c 	str.w	r3, [fp], #28
 800694c:	460c      	mov	r4, r1
 800694e:	465e      	mov	r6, fp
 8006950:	46aa      	mov	sl, r5
 8006952:	46a9      	mov	r9, r5
 8006954:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006958:	9501      	str	r5, [sp, #4]
 800695a:	68a2      	ldr	r2, [r4, #8]
 800695c:	b152      	cbz	r2, 8006974 <_scanf_float+0x64>
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	781b      	ldrb	r3, [r3, #0]
 8006962:	2b4e      	cmp	r3, #78	; 0x4e
 8006964:	d864      	bhi.n	8006a30 <_scanf_float+0x120>
 8006966:	2b40      	cmp	r3, #64	; 0x40
 8006968:	d83c      	bhi.n	80069e4 <_scanf_float+0xd4>
 800696a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800696e:	b2c8      	uxtb	r0, r1
 8006970:	280e      	cmp	r0, #14
 8006972:	d93a      	bls.n	80069ea <_scanf_float+0xda>
 8006974:	f1b9 0f00 	cmp.w	r9, #0
 8006978:	d003      	beq.n	8006982 <_scanf_float+0x72>
 800697a:	6823      	ldr	r3, [r4, #0]
 800697c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006980:	6023      	str	r3, [r4, #0]
 8006982:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006986:	f1ba 0f01 	cmp.w	sl, #1
 800698a:	f200 8113 	bhi.w	8006bb4 <_scanf_float+0x2a4>
 800698e:	455e      	cmp	r6, fp
 8006990:	f200 8105 	bhi.w	8006b9e <_scanf_float+0x28e>
 8006994:	2501      	movs	r5, #1
 8006996:	4628      	mov	r0, r5
 8006998:	b007      	add	sp, #28
 800699a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800699e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80069a2:	2a0d      	cmp	r2, #13
 80069a4:	d8e6      	bhi.n	8006974 <_scanf_float+0x64>
 80069a6:	a101      	add	r1, pc, #4	; (adr r1, 80069ac <_scanf_float+0x9c>)
 80069a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80069ac:	08006aeb 	.word	0x08006aeb
 80069b0:	08006975 	.word	0x08006975
 80069b4:	08006975 	.word	0x08006975
 80069b8:	08006975 	.word	0x08006975
 80069bc:	08006b4b 	.word	0x08006b4b
 80069c0:	08006b23 	.word	0x08006b23
 80069c4:	08006975 	.word	0x08006975
 80069c8:	08006975 	.word	0x08006975
 80069cc:	08006af9 	.word	0x08006af9
 80069d0:	08006975 	.word	0x08006975
 80069d4:	08006975 	.word	0x08006975
 80069d8:	08006975 	.word	0x08006975
 80069dc:	08006975 	.word	0x08006975
 80069e0:	08006ab1 	.word	0x08006ab1
 80069e4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80069e8:	e7db      	b.n	80069a2 <_scanf_float+0x92>
 80069ea:	290e      	cmp	r1, #14
 80069ec:	d8c2      	bhi.n	8006974 <_scanf_float+0x64>
 80069ee:	a001      	add	r0, pc, #4	; (adr r0, 80069f4 <_scanf_float+0xe4>)
 80069f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80069f4:	08006aa3 	.word	0x08006aa3
 80069f8:	08006975 	.word	0x08006975
 80069fc:	08006aa3 	.word	0x08006aa3
 8006a00:	08006b37 	.word	0x08006b37
 8006a04:	08006975 	.word	0x08006975
 8006a08:	08006a51 	.word	0x08006a51
 8006a0c:	08006a8d 	.word	0x08006a8d
 8006a10:	08006a8d 	.word	0x08006a8d
 8006a14:	08006a8d 	.word	0x08006a8d
 8006a18:	08006a8d 	.word	0x08006a8d
 8006a1c:	08006a8d 	.word	0x08006a8d
 8006a20:	08006a8d 	.word	0x08006a8d
 8006a24:	08006a8d 	.word	0x08006a8d
 8006a28:	08006a8d 	.word	0x08006a8d
 8006a2c:	08006a8d 	.word	0x08006a8d
 8006a30:	2b6e      	cmp	r3, #110	; 0x6e
 8006a32:	d809      	bhi.n	8006a48 <_scanf_float+0x138>
 8006a34:	2b60      	cmp	r3, #96	; 0x60
 8006a36:	d8b2      	bhi.n	800699e <_scanf_float+0x8e>
 8006a38:	2b54      	cmp	r3, #84	; 0x54
 8006a3a:	d077      	beq.n	8006b2c <_scanf_float+0x21c>
 8006a3c:	2b59      	cmp	r3, #89	; 0x59
 8006a3e:	d199      	bne.n	8006974 <_scanf_float+0x64>
 8006a40:	2d07      	cmp	r5, #7
 8006a42:	d197      	bne.n	8006974 <_scanf_float+0x64>
 8006a44:	2508      	movs	r5, #8
 8006a46:	e029      	b.n	8006a9c <_scanf_float+0x18c>
 8006a48:	2b74      	cmp	r3, #116	; 0x74
 8006a4a:	d06f      	beq.n	8006b2c <_scanf_float+0x21c>
 8006a4c:	2b79      	cmp	r3, #121	; 0x79
 8006a4e:	e7f6      	b.n	8006a3e <_scanf_float+0x12e>
 8006a50:	6821      	ldr	r1, [r4, #0]
 8006a52:	05c8      	lsls	r0, r1, #23
 8006a54:	d51a      	bpl.n	8006a8c <_scanf_float+0x17c>
 8006a56:	9b02      	ldr	r3, [sp, #8]
 8006a58:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006a5c:	6021      	str	r1, [r4, #0]
 8006a5e:	f109 0901 	add.w	r9, r9, #1
 8006a62:	b11b      	cbz	r3, 8006a6c <_scanf_float+0x15c>
 8006a64:	3b01      	subs	r3, #1
 8006a66:	3201      	adds	r2, #1
 8006a68:	9302      	str	r3, [sp, #8]
 8006a6a:	60a2      	str	r2, [r4, #8]
 8006a6c:	68a3      	ldr	r3, [r4, #8]
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	60a3      	str	r3, [r4, #8]
 8006a72:	6923      	ldr	r3, [r4, #16]
 8006a74:	3301      	adds	r3, #1
 8006a76:	6123      	str	r3, [r4, #16]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	607b      	str	r3, [r7, #4]
 8006a80:	f340 8084 	ble.w	8006b8c <_scanf_float+0x27c>
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	3301      	adds	r3, #1
 8006a88:	603b      	str	r3, [r7, #0]
 8006a8a:	e766      	b.n	800695a <_scanf_float+0x4a>
 8006a8c:	eb1a 0f05 	cmn.w	sl, r5
 8006a90:	f47f af70 	bne.w	8006974 <_scanf_float+0x64>
 8006a94:	6822      	ldr	r2, [r4, #0]
 8006a96:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006a9a:	6022      	str	r2, [r4, #0]
 8006a9c:	f806 3b01 	strb.w	r3, [r6], #1
 8006aa0:	e7e4      	b.n	8006a6c <_scanf_float+0x15c>
 8006aa2:	6822      	ldr	r2, [r4, #0]
 8006aa4:	0610      	lsls	r0, r2, #24
 8006aa6:	f57f af65 	bpl.w	8006974 <_scanf_float+0x64>
 8006aaa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006aae:	e7f4      	b.n	8006a9a <_scanf_float+0x18a>
 8006ab0:	f1ba 0f00 	cmp.w	sl, #0
 8006ab4:	d10e      	bne.n	8006ad4 <_scanf_float+0x1c4>
 8006ab6:	f1b9 0f00 	cmp.w	r9, #0
 8006aba:	d10e      	bne.n	8006ada <_scanf_float+0x1ca>
 8006abc:	6822      	ldr	r2, [r4, #0]
 8006abe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006ac2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006ac6:	d108      	bne.n	8006ada <_scanf_float+0x1ca>
 8006ac8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006acc:	f04f 0a01 	mov.w	sl, #1
 8006ad0:	6022      	str	r2, [r4, #0]
 8006ad2:	e7e3      	b.n	8006a9c <_scanf_float+0x18c>
 8006ad4:	f1ba 0f02 	cmp.w	sl, #2
 8006ad8:	d055      	beq.n	8006b86 <_scanf_float+0x276>
 8006ada:	2d01      	cmp	r5, #1
 8006adc:	d002      	beq.n	8006ae4 <_scanf_float+0x1d4>
 8006ade:	2d04      	cmp	r5, #4
 8006ae0:	f47f af48 	bne.w	8006974 <_scanf_float+0x64>
 8006ae4:	3501      	adds	r5, #1
 8006ae6:	b2ed      	uxtb	r5, r5
 8006ae8:	e7d8      	b.n	8006a9c <_scanf_float+0x18c>
 8006aea:	f1ba 0f01 	cmp.w	sl, #1
 8006aee:	f47f af41 	bne.w	8006974 <_scanf_float+0x64>
 8006af2:	f04f 0a02 	mov.w	sl, #2
 8006af6:	e7d1      	b.n	8006a9c <_scanf_float+0x18c>
 8006af8:	b97d      	cbnz	r5, 8006b1a <_scanf_float+0x20a>
 8006afa:	f1b9 0f00 	cmp.w	r9, #0
 8006afe:	f47f af3c 	bne.w	800697a <_scanf_float+0x6a>
 8006b02:	6822      	ldr	r2, [r4, #0]
 8006b04:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006b08:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006b0c:	f47f af39 	bne.w	8006982 <_scanf_float+0x72>
 8006b10:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b14:	2501      	movs	r5, #1
 8006b16:	6022      	str	r2, [r4, #0]
 8006b18:	e7c0      	b.n	8006a9c <_scanf_float+0x18c>
 8006b1a:	2d03      	cmp	r5, #3
 8006b1c:	d0e2      	beq.n	8006ae4 <_scanf_float+0x1d4>
 8006b1e:	2d05      	cmp	r5, #5
 8006b20:	e7de      	b.n	8006ae0 <_scanf_float+0x1d0>
 8006b22:	2d02      	cmp	r5, #2
 8006b24:	f47f af26 	bne.w	8006974 <_scanf_float+0x64>
 8006b28:	2503      	movs	r5, #3
 8006b2a:	e7b7      	b.n	8006a9c <_scanf_float+0x18c>
 8006b2c:	2d06      	cmp	r5, #6
 8006b2e:	f47f af21 	bne.w	8006974 <_scanf_float+0x64>
 8006b32:	2507      	movs	r5, #7
 8006b34:	e7b2      	b.n	8006a9c <_scanf_float+0x18c>
 8006b36:	6822      	ldr	r2, [r4, #0]
 8006b38:	0591      	lsls	r1, r2, #22
 8006b3a:	f57f af1b 	bpl.w	8006974 <_scanf_float+0x64>
 8006b3e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006b42:	6022      	str	r2, [r4, #0]
 8006b44:	f8cd 9004 	str.w	r9, [sp, #4]
 8006b48:	e7a8      	b.n	8006a9c <_scanf_float+0x18c>
 8006b4a:	6822      	ldr	r2, [r4, #0]
 8006b4c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006b50:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006b54:	d006      	beq.n	8006b64 <_scanf_float+0x254>
 8006b56:	0550      	lsls	r0, r2, #21
 8006b58:	f57f af0c 	bpl.w	8006974 <_scanf_float+0x64>
 8006b5c:	f1b9 0f00 	cmp.w	r9, #0
 8006b60:	f43f af0f 	beq.w	8006982 <_scanf_float+0x72>
 8006b64:	0591      	lsls	r1, r2, #22
 8006b66:	bf58      	it	pl
 8006b68:	9901      	ldrpl	r1, [sp, #4]
 8006b6a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b6e:	bf58      	it	pl
 8006b70:	eba9 0101 	subpl.w	r1, r9, r1
 8006b74:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006b78:	f04f 0900 	mov.w	r9, #0
 8006b7c:	bf58      	it	pl
 8006b7e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006b82:	6022      	str	r2, [r4, #0]
 8006b84:	e78a      	b.n	8006a9c <_scanf_float+0x18c>
 8006b86:	f04f 0a03 	mov.w	sl, #3
 8006b8a:	e787      	b.n	8006a9c <_scanf_float+0x18c>
 8006b8c:	4639      	mov	r1, r7
 8006b8e:	4640      	mov	r0, r8
 8006b90:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b94:	4798      	blx	r3
 8006b96:	2800      	cmp	r0, #0
 8006b98:	f43f aedf 	beq.w	800695a <_scanf_float+0x4a>
 8006b9c:	e6ea      	b.n	8006974 <_scanf_float+0x64>
 8006b9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ba2:	463a      	mov	r2, r7
 8006ba4:	4640      	mov	r0, r8
 8006ba6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006baa:	4798      	blx	r3
 8006bac:	6923      	ldr	r3, [r4, #16]
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	6123      	str	r3, [r4, #16]
 8006bb2:	e6ec      	b.n	800698e <_scanf_float+0x7e>
 8006bb4:	1e6b      	subs	r3, r5, #1
 8006bb6:	2b06      	cmp	r3, #6
 8006bb8:	d825      	bhi.n	8006c06 <_scanf_float+0x2f6>
 8006bba:	2d02      	cmp	r5, #2
 8006bbc:	d836      	bhi.n	8006c2c <_scanf_float+0x31c>
 8006bbe:	455e      	cmp	r6, fp
 8006bc0:	f67f aee8 	bls.w	8006994 <_scanf_float+0x84>
 8006bc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bc8:	463a      	mov	r2, r7
 8006bca:	4640      	mov	r0, r8
 8006bcc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006bd0:	4798      	blx	r3
 8006bd2:	6923      	ldr	r3, [r4, #16]
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	6123      	str	r3, [r4, #16]
 8006bd8:	e7f1      	b.n	8006bbe <_scanf_float+0x2ae>
 8006bda:	9802      	ldr	r0, [sp, #8]
 8006bdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006be0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006be4:	463a      	mov	r2, r7
 8006be6:	9002      	str	r0, [sp, #8]
 8006be8:	4640      	mov	r0, r8
 8006bea:	4798      	blx	r3
 8006bec:	6923      	ldr	r3, [r4, #16]
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	6123      	str	r3, [r4, #16]
 8006bf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bf6:	fa5f fa8a 	uxtb.w	sl, sl
 8006bfa:	f1ba 0f02 	cmp.w	sl, #2
 8006bfe:	d1ec      	bne.n	8006bda <_scanf_float+0x2ca>
 8006c00:	3d03      	subs	r5, #3
 8006c02:	b2ed      	uxtb	r5, r5
 8006c04:	1b76      	subs	r6, r6, r5
 8006c06:	6823      	ldr	r3, [r4, #0]
 8006c08:	05da      	lsls	r2, r3, #23
 8006c0a:	d52f      	bpl.n	8006c6c <_scanf_float+0x35c>
 8006c0c:	055b      	lsls	r3, r3, #21
 8006c0e:	d510      	bpl.n	8006c32 <_scanf_float+0x322>
 8006c10:	455e      	cmp	r6, fp
 8006c12:	f67f aebf 	bls.w	8006994 <_scanf_float+0x84>
 8006c16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c1a:	463a      	mov	r2, r7
 8006c1c:	4640      	mov	r0, r8
 8006c1e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c22:	4798      	blx	r3
 8006c24:	6923      	ldr	r3, [r4, #16]
 8006c26:	3b01      	subs	r3, #1
 8006c28:	6123      	str	r3, [r4, #16]
 8006c2a:	e7f1      	b.n	8006c10 <_scanf_float+0x300>
 8006c2c:	46aa      	mov	sl, r5
 8006c2e:	9602      	str	r6, [sp, #8]
 8006c30:	e7df      	b.n	8006bf2 <_scanf_float+0x2e2>
 8006c32:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006c36:	6923      	ldr	r3, [r4, #16]
 8006c38:	2965      	cmp	r1, #101	; 0x65
 8006c3a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c3e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006c42:	6123      	str	r3, [r4, #16]
 8006c44:	d00c      	beq.n	8006c60 <_scanf_float+0x350>
 8006c46:	2945      	cmp	r1, #69	; 0x45
 8006c48:	d00a      	beq.n	8006c60 <_scanf_float+0x350>
 8006c4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c4e:	463a      	mov	r2, r7
 8006c50:	4640      	mov	r0, r8
 8006c52:	4798      	blx	r3
 8006c54:	6923      	ldr	r3, [r4, #16]
 8006c56:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	1eb5      	subs	r5, r6, #2
 8006c5e:	6123      	str	r3, [r4, #16]
 8006c60:	463a      	mov	r2, r7
 8006c62:	4640      	mov	r0, r8
 8006c64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c68:	4798      	blx	r3
 8006c6a:	462e      	mov	r6, r5
 8006c6c:	6825      	ldr	r5, [r4, #0]
 8006c6e:	f015 0510 	ands.w	r5, r5, #16
 8006c72:	d155      	bne.n	8006d20 <_scanf_float+0x410>
 8006c74:	7035      	strb	r5, [r6, #0]
 8006c76:	6823      	ldr	r3, [r4, #0]
 8006c78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c80:	d11d      	bne.n	8006cbe <_scanf_float+0x3ae>
 8006c82:	9b01      	ldr	r3, [sp, #4]
 8006c84:	454b      	cmp	r3, r9
 8006c86:	eba3 0209 	sub.w	r2, r3, r9
 8006c8a:	d125      	bne.n	8006cd8 <_scanf_float+0x3c8>
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	4659      	mov	r1, fp
 8006c90:	4640      	mov	r0, r8
 8006c92:	f002 fc85 	bl	80095a0 <_strtod_r>
 8006c96:	9b03      	ldr	r3, [sp, #12]
 8006c98:	f8d4 c000 	ldr.w	ip, [r4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f01c 0f02 	tst.w	ip, #2
 8006ca2:	4606      	mov	r6, r0
 8006ca4:	460f      	mov	r7, r1
 8006ca6:	f103 0204 	add.w	r2, r3, #4
 8006caa:	d020      	beq.n	8006cee <_scanf_float+0x3de>
 8006cac:	9903      	ldr	r1, [sp, #12]
 8006cae:	600a      	str	r2, [r1, #0]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	e9c3 6700 	strd	r6, r7, [r3]
 8006cb6:	68e3      	ldr	r3, [r4, #12]
 8006cb8:	3301      	adds	r3, #1
 8006cba:	60e3      	str	r3, [r4, #12]
 8006cbc:	e66b      	b.n	8006996 <_scanf_float+0x86>
 8006cbe:	9b04      	ldr	r3, [sp, #16]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d0e3      	beq.n	8006c8c <_scanf_float+0x37c>
 8006cc4:	9905      	ldr	r1, [sp, #20]
 8006cc6:	230a      	movs	r3, #10
 8006cc8:	462a      	mov	r2, r5
 8006cca:	4640      	mov	r0, r8
 8006ccc:	3101      	adds	r1, #1
 8006cce:	f7ff f973 	bl	8005fb8 <_strtol_r>
 8006cd2:	9b04      	ldr	r3, [sp, #16]
 8006cd4:	9e05      	ldr	r6, [sp, #20]
 8006cd6:	1ac2      	subs	r2, r0, r3
 8006cd8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006cdc:	429e      	cmp	r6, r3
 8006cde:	bf28      	it	cs
 8006ce0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006ce4:	4630      	mov	r0, r6
 8006ce6:	490f      	ldr	r1, [pc, #60]	; (8006d24 <_scanf_float+0x414>)
 8006ce8:	f000 f8e2 	bl	8006eb0 <siprintf>
 8006cec:	e7ce      	b.n	8006c8c <_scanf_float+0x37c>
 8006cee:	f01c 0f04 	tst.w	ip, #4
 8006cf2:	d1db      	bne.n	8006cac <_scanf_float+0x39c>
 8006cf4:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006cf8:	f8cc 2000 	str.w	r2, [ip]
 8006cfc:	f8d3 8000 	ldr.w	r8, [r3]
 8006d00:	4602      	mov	r2, r0
 8006d02:	460b      	mov	r3, r1
 8006d04:	f7f9 fe82 	bl	8000a0c <__aeabi_dcmpun>
 8006d08:	b128      	cbz	r0, 8006d16 <_scanf_float+0x406>
 8006d0a:	4807      	ldr	r0, [pc, #28]	; (8006d28 <_scanf_float+0x418>)
 8006d0c:	f000 fa26 	bl	800715c <nanf>
 8006d10:	f8c8 0000 	str.w	r0, [r8]
 8006d14:	e7cf      	b.n	8006cb6 <_scanf_float+0x3a6>
 8006d16:	4630      	mov	r0, r6
 8006d18:	4639      	mov	r1, r7
 8006d1a:	f7f9 fed5 	bl	8000ac8 <__aeabi_d2f>
 8006d1e:	e7f7      	b.n	8006d10 <_scanf_float+0x400>
 8006d20:	2500      	movs	r5, #0
 8006d22:	e638      	b.n	8006996 <_scanf_float+0x86>
 8006d24:	0800a9c0 	.word	0x0800a9c0
 8006d28:	0800ac54 	.word	0x0800ac54

08006d2c <std>:
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	b510      	push	{r4, lr}
 8006d30:	4604      	mov	r4, r0
 8006d32:	e9c0 3300 	strd	r3, r3, [r0]
 8006d36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d3a:	6083      	str	r3, [r0, #8]
 8006d3c:	8181      	strh	r1, [r0, #12]
 8006d3e:	6643      	str	r3, [r0, #100]	; 0x64
 8006d40:	81c2      	strh	r2, [r0, #14]
 8006d42:	6183      	str	r3, [r0, #24]
 8006d44:	4619      	mov	r1, r3
 8006d46:	2208      	movs	r2, #8
 8006d48:	305c      	adds	r0, #92	; 0x5c
 8006d4a:	f000 f914 	bl	8006f76 <memset>
 8006d4e:	4b0d      	ldr	r3, [pc, #52]	; (8006d84 <std+0x58>)
 8006d50:	6224      	str	r4, [r4, #32]
 8006d52:	6263      	str	r3, [r4, #36]	; 0x24
 8006d54:	4b0c      	ldr	r3, [pc, #48]	; (8006d88 <std+0x5c>)
 8006d56:	62a3      	str	r3, [r4, #40]	; 0x28
 8006d58:	4b0c      	ldr	r3, [pc, #48]	; (8006d8c <std+0x60>)
 8006d5a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d5c:	4b0c      	ldr	r3, [pc, #48]	; (8006d90 <std+0x64>)
 8006d5e:	6323      	str	r3, [r4, #48]	; 0x30
 8006d60:	4b0c      	ldr	r3, [pc, #48]	; (8006d94 <std+0x68>)
 8006d62:	429c      	cmp	r4, r3
 8006d64:	d006      	beq.n	8006d74 <std+0x48>
 8006d66:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006d6a:	4294      	cmp	r4, r2
 8006d6c:	d002      	beq.n	8006d74 <std+0x48>
 8006d6e:	33d0      	adds	r3, #208	; 0xd0
 8006d70:	429c      	cmp	r4, r3
 8006d72:	d105      	bne.n	8006d80 <std+0x54>
 8006d74:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d7c:	f000 b9ce 	b.w	800711c <__retarget_lock_init_recursive>
 8006d80:	bd10      	pop	{r4, pc}
 8006d82:	bf00      	nop
 8006d84:	08006ef1 	.word	0x08006ef1
 8006d88:	08006f13 	.word	0x08006f13
 8006d8c:	08006f4b 	.word	0x08006f4b
 8006d90:	08006f6f 	.word	0x08006f6f
 8006d94:	2000136c 	.word	0x2000136c

08006d98 <stdio_exit_handler>:
 8006d98:	4a02      	ldr	r2, [pc, #8]	; (8006da4 <stdio_exit_handler+0xc>)
 8006d9a:	4903      	ldr	r1, [pc, #12]	; (8006da8 <stdio_exit_handler+0x10>)
 8006d9c:	4803      	ldr	r0, [pc, #12]	; (8006dac <stdio_exit_handler+0x14>)
 8006d9e:	f000 b869 	b.w	8006e74 <_fwalk_sglue>
 8006da2:	bf00      	nop
 8006da4:	2000001c 	.word	0x2000001c
 8006da8:	08009961 	.word	0x08009961
 8006dac:	20000028 	.word	0x20000028

08006db0 <cleanup_stdio>:
 8006db0:	6841      	ldr	r1, [r0, #4]
 8006db2:	4b0c      	ldr	r3, [pc, #48]	; (8006de4 <cleanup_stdio+0x34>)
 8006db4:	b510      	push	{r4, lr}
 8006db6:	4299      	cmp	r1, r3
 8006db8:	4604      	mov	r4, r0
 8006dba:	d001      	beq.n	8006dc0 <cleanup_stdio+0x10>
 8006dbc:	f002 fdd0 	bl	8009960 <_fflush_r>
 8006dc0:	68a1      	ldr	r1, [r4, #8]
 8006dc2:	4b09      	ldr	r3, [pc, #36]	; (8006de8 <cleanup_stdio+0x38>)
 8006dc4:	4299      	cmp	r1, r3
 8006dc6:	d002      	beq.n	8006dce <cleanup_stdio+0x1e>
 8006dc8:	4620      	mov	r0, r4
 8006dca:	f002 fdc9 	bl	8009960 <_fflush_r>
 8006dce:	68e1      	ldr	r1, [r4, #12]
 8006dd0:	4b06      	ldr	r3, [pc, #24]	; (8006dec <cleanup_stdio+0x3c>)
 8006dd2:	4299      	cmp	r1, r3
 8006dd4:	d004      	beq.n	8006de0 <cleanup_stdio+0x30>
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ddc:	f002 bdc0 	b.w	8009960 <_fflush_r>
 8006de0:	bd10      	pop	{r4, pc}
 8006de2:	bf00      	nop
 8006de4:	2000136c 	.word	0x2000136c
 8006de8:	200013d4 	.word	0x200013d4
 8006dec:	2000143c 	.word	0x2000143c

08006df0 <global_stdio_init.part.0>:
 8006df0:	b510      	push	{r4, lr}
 8006df2:	4b0b      	ldr	r3, [pc, #44]	; (8006e20 <global_stdio_init.part.0+0x30>)
 8006df4:	4c0b      	ldr	r4, [pc, #44]	; (8006e24 <global_stdio_init.part.0+0x34>)
 8006df6:	4a0c      	ldr	r2, [pc, #48]	; (8006e28 <global_stdio_init.part.0+0x38>)
 8006df8:	4620      	mov	r0, r4
 8006dfa:	601a      	str	r2, [r3, #0]
 8006dfc:	2104      	movs	r1, #4
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f7ff ff94 	bl	8006d2c <std>
 8006e04:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006e08:	2201      	movs	r2, #1
 8006e0a:	2109      	movs	r1, #9
 8006e0c:	f7ff ff8e 	bl	8006d2c <std>
 8006e10:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006e14:	2202      	movs	r2, #2
 8006e16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e1a:	2112      	movs	r1, #18
 8006e1c:	f7ff bf86 	b.w	8006d2c <std>
 8006e20:	200014a4 	.word	0x200014a4
 8006e24:	2000136c 	.word	0x2000136c
 8006e28:	08006d99 	.word	0x08006d99

08006e2c <__sfp_lock_acquire>:
 8006e2c:	4801      	ldr	r0, [pc, #4]	; (8006e34 <__sfp_lock_acquire+0x8>)
 8006e2e:	f000 b976 	b.w	800711e <__retarget_lock_acquire_recursive>
 8006e32:	bf00      	nop
 8006e34:	200014ad 	.word	0x200014ad

08006e38 <__sfp_lock_release>:
 8006e38:	4801      	ldr	r0, [pc, #4]	; (8006e40 <__sfp_lock_release+0x8>)
 8006e3a:	f000 b971 	b.w	8007120 <__retarget_lock_release_recursive>
 8006e3e:	bf00      	nop
 8006e40:	200014ad 	.word	0x200014ad

08006e44 <__sinit>:
 8006e44:	b510      	push	{r4, lr}
 8006e46:	4604      	mov	r4, r0
 8006e48:	f7ff fff0 	bl	8006e2c <__sfp_lock_acquire>
 8006e4c:	6a23      	ldr	r3, [r4, #32]
 8006e4e:	b11b      	cbz	r3, 8006e58 <__sinit+0x14>
 8006e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e54:	f7ff bff0 	b.w	8006e38 <__sfp_lock_release>
 8006e58:	4b04      	ldr	r3, [pc, #16]	; (8006e6c <__sinit+0x28>)
 8006e5a:	6223      	str	r3, [r4, #32]
 8006e5c:	4b04      	ldr	r3, [pc, #16]	; (8006e70 <__sinit+0x2c>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d1f5      	bne.n	8006e50 <__sinit+0xc>
 8006e64:	f7ff ffc4 	bl	8006df0 <global_stdio_init.part.0>
 8006e68:	e7f2      	b.n	8006e50 <__sinit+0xc>
 8006e6a:	bf00      	nop
 8006e6c:	08006db1 	.word	0x08006db1
 8006e70:	200014a4 	.word	0x200014a4

08006e74 <_fwalk_sglue>:
 8006e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e78:	4607      	mov	r7, r0
 8006e7a:	4688      	mov	r8, r1
 8006e7c:	4614      	mov	r4, r2
 8006e7e:	2600      	movs	r6, #0
 8006e80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e84:	f1b9 0901 	subs.w	r9, r9, #1
 8006e88:	d505      	bpl.n	8006e96 <_fwalk_sglue+0x22>
 8006e8a:	6824      	ldr	r4, [r4, #0]
 8006e8c:	2c00      	cmp	r4, #0
 8006e8e:	d1f7      	bne.n	8006e80 <_fwalk_sglue+0xc>
 8006e90:	4630      	mov	r0, r6
 8006e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e96:	89ab      	ldrh	r3, [r5, #12]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d907      	bls.n	8006eac <_fwalk_sglue+0x38>
 8006e9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	d003      	beq.n	8006eac <_fwalk_sglue+0x38>
 8006ea4:	4629      	mov	r1, r5
 8006ea6:	4638      	mov	r0, r7
 8006ea8:	47c0      	blx	r8
 8006eaa:	4306      	orrs	r6, r0
 8006eac:	3568      	adds	r5, #104	; 0x68
 8006eae:	e7e9      	b.n	8006e84 <_fwalk_sglue+0x10>

08006eb0 <siprintf>:
 8006eb0:	b40e      	push	{r1, r2, r3}
 8006eb2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006eb6:	b500      	push	{lr}
 8006eb8:	b09c      	sub	sp, #112	; 0x70
 8006eba:	ab1d      	add	r3, sp, #116	; 0x74
 8006ebc:	9002      	str	r0, [sp, #8]
 8006ebe:	9006      	str	r0, [sp, #24]
 8006ec0:	9107      	str	r1, [sp, #28]
 8006ec2:	9104      	str	r1, [sp, #16]
 8006ec4:	4808      	ldr	r0, [pc, #32]	; (8006ee8 <siprintf+0x38>)
 8006ec6:	4909      	ldr	r1, [pc, #36]	; (8006eec <siprintf+0x3c>)
 8006ec8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ecc:	9105      	str	r1, [sp, #20]
 8006ece:	6800      	ldr	r0, [r0, #0]
 8006ed0:	a902      	add	r1, sp, #8
 8006ed2:	9301      	str	r3, [sp, #4]
 8006ed4:	f002 fbc4 	bl	8009660 <_svfiprintf_r>
 8006ed8:	2200      	movs	r2, #0
 8006eda:	9b02      	ldr	r3, [sp, #8]
 8006edc:	701a      	strb	r2, [r3, #0]
 8006ede:	b01c      	add	sp, #112	; 0x70
 8006ee0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ee4:	b003      	add	sp, #12
 8006ee6:	4770      	bx	lr
 8006ee8:	20000074 	.word	0x20000074
 8006eec:	ffff0208 	.word	0xffff0208

08006ef0 <__sread>:
 8006ef0:	b510      	push	{r4, lr}
 8006ef2:	460c      	mov	r4, r1
 8006ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ef8:	f000 f8c2 	bl	8007080 <_read_r>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	bfab      	itete	ge
 8006f00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f02:	89a3      	ldrhlt	r3, [r4, #12]
 8006f04:	181b      	addge	r3, r3, r0
 8006f06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f0a:	bfac      	ite	ge
 8006f0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f0e:	81a3      	strhlt	r3, [r4, #12]
 8006f10:	bd10      	pop	{r4, pc}

08006f12 <__swrite>:
 8006f12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f16:	461f      	mov	r7, r3
 8006f18:	898b      	ldrh	r3, [r1, #12]
 8006f1a:	4605      	mov	r5, r0
 8006f1c:	05db      	lsls	r3, r3, #23
 8006f1e:	460c      	mov	r4, r1
 8006f20:	4616      	mov	r6, r2
 8006f22:	d505      	bpl.n	8006f30 <__swrite+0x1e>
 8006f24:	2302      	movs	r3, #2
 8006f26:	2200      	movs	r2, #0
 8006f28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f2c:	f000 f896 	bl	800705c <_lseek_r>
 8006f30:	89a3      	ldrh	r3, [r4, #12]
 8006f32:	4632      	mov	r2, r6
 8006f34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f38:	81a3      	strh	r3, [r4, #12]
 8006f3a:	4628      	mov	r0, r5
 8006f3c:	463b      	mov	r3, r7
 8006f3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f46:	f000 b8ad 	b.w	80070a4 <_write_r>

08006f4a <__sseek>:
 8006f4a:	b510      	push	{r4, lr}
 8006f4c:	460c      	mov	r4, r1
 8006f4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f52:	f000 f883 	bl	800705c <_lseek_r>
 8006f56:	1c43      	adds	r3, r0, #1
 8006f58:	89a3      	ldrh	r3, [r4, #12]
 8006f5a:	bf15      	itete	ne
 8006f5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f66:	81a3      	strheq	r3, [r4, #12]
 8006f68:	bf18      	it	ne
 8006f6a:	81a3      	strhne	r3, [r4, #12]
 8006f6c:	bd10      	pop	{r4, pc}

08006f6e <__sclose>:
 8006f6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f72:	f000 b80d 	b.w	8006f90 <_close_r>

08006f76 <memset>:
 8006f76:	4603      	mov	r3, r0
 8006f78:	4402      	add	r2, r0
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d100      	bne.n	8006f80 <memset+0xa>
 8006f7e:	4770      	bx	lr
 8006f80:	f803 1b01 	strb.w	r1, [r3], #1
 8006f84:	e7f9      	b.n	8006f7a <memset+0x4>
	...

08006f88 <_localeconv_r>:
 8006f88:	4800      	ldr	r0, [pc, #0]	; (8006f8c <_localeconv_r+0x4>)
 8006f8a:	4770      	bx	lr
 8006f8c:	20000168 	.word	0x20000168

08006f90 <_close_r>:
 8006f90:	b538      	push	{r3, r4, r5, lr}
 8006f92:	2300      	movs	r3, #0
 8006f94:	4d05      	ldr	r5, [pc, #20]	; (8006fac <_close_r+0x1c>)
 8006f96:	4604      	mov	r4, r0
 8006f98:	4608      	mov	r0, r1
 8006f9a:	602b      	str	r3, [r5, #0]
 8006f9c:	f7fa fd7c 	bl	8001a98 <_close>
 8006fa0:	1c43      	adds	r3, r0, #1
 8006fa2:	d102      	bne.n	8006faa <_close_r+0x1a>
 8006fa4:	682b      	ldr	r3, [r5, #0]
 8006fa6:	b103      	cbz	r3, 8006faa <_close_r+0x1a>
 8006fa8:	6023      	str	r3, [r4, #0]
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	200014a8 	.word	0x200014a8

08006fb0 <_reclaim_reent>:
 8006fb0:	4b29      	ldr	r3, [pc, #164]	; (8007058 <_reclaim_reent+0xa8>)
 8006fb2:	b570      	push	{r4, r5, r6, lr}
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4604      	mov	r4, r0
 8006fb8:	4283      	cmp	r3, r0
 8006fba:	d04b      	beq.n	8007054 <_reclaim_reent+0xa4>
 8006fbc:	69c3      	ldr	r3, [r0, #28]
 8006fbe:	b143      	cbz	r3, 8006fd2 <_reclaim_reent+0x22>
 8006fc0:	68db      	ldr	r3, [r3, #12]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d144      	bne.n	8007050 <_reclaim_reent+0xa0>
 8006fc6:	69e3      	ldr	r3, [r4, #28]
 8006fc8:	6819      	ldr	r1, [r3, #0]
 8006fca:	b111      	cbz	r1, 8006fd2 <_reclaim_reent+0x22>
 8006fcc:	4620      	mov	r0, r4
 8006fce:	f000 ff37 	bl	8007e40 <_free_r>
 8006fd2:	6961      	ldr	r1, [r4, #20]
 8006fd4:	b111      	cbz	r1, 8006fdc <_reclaim_reent+0x2c>
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	f000 ff32 	bl	8007e40 <_free_r>
 8006fdc:	69e1      	ldr	r1, [r4, #28]
 8006fde:	b111      	cbz	r1, 8006fe6 <_reclaim_reent+0x36>
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f000 ff2d 	bl	8007e40 <_free_r>
 8006fe6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006fe8:	b111      	cbz	r1, 8006ff0 <_reclaim_reent+0x40>
 8006fea:	4620      	mov	r0, r4
 8006fec:	f000 ff28 	bl	8007e40 <_free_r>
 8006ff0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ff2:	b111      	cbz	r1, 8006ffa <_reclaim_reent+0x4a>
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	f000 ff23 	bl	8007e40 <_free_r>
 8006ffa:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006ffc:	b111      	cbz	r1, 8007004 <_reclaim_reent+0x54>
 8006ffe:	4620      	mov	r0, r4
 8007000:	f000 ff1e 	bl	8007e40 <_free_r>
 8007004:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007006:	b111      	cbz	r1, 800700e <_reclaim_reent+0x5e>
 8007008:	4620      	mov	r0, r4
 800700a:	f000 ff19 	bl	8007e40 <_free_r>
 800700e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007010:	b111      	cbz	r1, 8007018 <_reclaim_reent+0x68>
 8007012:	4620      	mov	r0, r4
 8007014:	f000 ff14 	bl	8007e40 <_free_r>
 8007018:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800701a:	b111      	cbz	r1, 8007022 <_reclaim_reent+0x72>
 800701c:	4620      	mov	r0, r4
 800701e:	f000 ff0f 	bl	8007e40 <_free_r>
 8007022:	6a23      	ldr	r3, [r4, #32]
 8007024:	b1b3      	cbz	r3, 8007054 <_reclaim_reent+0xa4>
 8007026:	4620      	mov	r0, r4
 8007028:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800702c:	4718      	bx	r3
 800702e:	5949      	ldr	r1, [r1, r5]
 8007030:	b941      	cbnz	r1, 8007044 <_reclaim_reent+0x94>
 8007032:	3504      	adds	r5, #4
 8007034:	69e3      	ldr	r3, [r4, #28]
 8007036:	2d80      	cmp	r5, #128	; 0x80
 8007038:	68d9      	ldr	r1, [r3, #12]
 800703a:	d1f8      	bne.n	800702e <_reclaim_reent+0x7e>
 800703c:	4620      	mov	r0, r4
 800703e:	f000 feff 	bl	8007e40 <_free_r>
 8007042:	e7c0      	b.n	8006fc6 <_reclaim_reent+0x16>
 8007044:	680e      	ldr	r6, [r1, #0]
 8007046:	4620      	mov	r0, r4
 8007048:	f000 fefa 	bl	8007e40 <_free_r>
 800704c:	4631      	mov	r1, r6
 800704e:	e7ef      	b.n	8007030 <_reclaim_reent+0x80>
 8007050:	2500      	movs	r5, #0
 8007052:	e7ef      	b.n	8007034 <_reclaim_reent+0x84>
 8007054:	bd70      	pop	{r4, r5, r6, pc}
 8007056:	bf00      	nop
 8007058:	20000074 	.word	0x20000074

0800705c <_lseek_r>:
 800705c:	b538      	push	{r3, r4, r5, lr}
 800705e:	4604      	mov	r4, r0
 8007060:	4608      	mov	r0, r1
 8007062:	4611      	mov	r1, r2
 8007064:	2200      	movs	r2, #0
 8007066:	4d05      	ldr	r5, [pc, #20]	; (800707c <_lseek_r+0x20>)
 8007068:	602a      	str	r2, [r5, #0]
 800706a:	461a      	mov	r2, r3
 800706c:	f7fa fd38 	bl	8001ae0 <_lseek>
 8007070:	1c43      	adds	r3, r0, #1
 8007072:	d102      	bne.n	800707a <_lseek_r+0x1e>
 8007074:	682b      	ldr	r3, [r5, #0]
 8007076:	b103      	cbz	r3, 800707a <_lseek_r+0x1e>
 8007078:	6023      	str	r3, [r4, #0]
 800707a:	bd38      	pop	{r3, r4, r5, pc}
 800707c:	200014a8 	.word	0x200014a8

08007080 <_read_r>:
 8007080:	b538      	push	{r3, r4, r5, lr}
 8007082:	4604      	mov	r4, r0
 8007084:	4608      	mov	r0, r1
 8007086:	4611      	mov	r1, r2
 8007088:	2200      	movs	r2, #0
 800708a:	4d05      	ldr	r5, [pc, #20]	; (80070a0 <_read_r+0x20>)
 800708c:	602a      	str	r2, [r5, #0]
 800708e:	461a      	mov	r2, r3
 8007090:	f7fa fcc9 	bl	8001a26 <_read>
 8007094:	1c43      	adds	r3, r0, #1
 8007096:	d102      	bne.n	800709e <_read_r+0x1e>
 8007098:	682b      	ldr	r3, [r5, #0]
 800709a:	b103      	cbz	r3, 800709e <_read_r+0x1e>
 800709c:	6023      	str	r3, [r4, #0]
 800709e:	bd38      	pop	{r3, r4, r5, pc}
 80070a0:	200014a8 	.word	0x200014a8

080070a4 <_write_r>:
 80070a4:	b538      	push	{r3, r4, r5, lr}
 80070a6:	4604      	mov	r4, r0
 80070a8:	4608      	mov	r0, r1
 80070aa:	4611      	mov	r1, r2
 80070ac:	2200      	movs	r2, #0
 80070ae:	4d05      	ldr	r5, [pc, #20]	; (80070c4 <_write_r+0x20>)
 80070b0:	602a      	str	r2, [r5, #0]
 80070b2:	461a      	mov	r2, r3
 80070b4:	f7fa fcd4 	bl	8001a60 <_write>
 80070b8:	1c43      	adds	r3, r0, #1
 80070ba:	d102      	bne.n	80070c2 <_write_r+0x1e>
 80070bc:	682b      	ldr	r3, [r5, #0]
 80070be:	b103      	cbz	r3, 80070c2 <_write_r+0x1e>
 80070c0:	6023      	str	r3, [r4, #0]
 80070c2:	bd38      	pop	{r3, r4, r5, pc}
 80070c4:	200014a8 	.word	0x200014a8

080070c8 <__errno>:
 80070c8:	4b01      	ldr	r3, [pc, #4]	; (80070d0 <__errno+0x8>)
 80070ca:	6818      	ldr	r0, [r3, #0]
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	20000074 	.word	0x20000074

080070d4 <__libc_init_array>:
 80070d4:	b570      	push	{r4, r5, r6, lr}
 80070d6:	2600      	movs	r6, #0
 80070d8:	4d0c      	ldr	r5, [pc, #48]	; (800710c <__libc_init_array+0x38>)
 80070da:	4c0d      	ldr	r4, [pc, #52]	; (8007110 <__libc_init_array+0x3c>)
 80070dc:	1b64      	subs	r4, r4, r5
 80070de:	10a4      	asrs	r4, r4, #2
 80070e0:	42a6      	cmp	r6, r4
 80070e2:	d109      	bne.n	80070f8 <__libc_init_array+0x24>
 80070e4:	f003 fb40 	bl	800a768 <_init>
 80070e8:	2600      	movs	r6, #0
 80070ea:	4d0a      	ldr	r5, [pc, #40]	; (8007114 <__libc_init_array+0x40>)
 80070ec:	4c0a      	ldr	r4, [pc, #40]	; (8007118 <__libc_init_array+0x44>)
 80070ee:	1b64      	subs	r4, r4, r5
 80070f0:	10a4      	asrs	r4, r4, #2
 80070f2:	42a6      	cmp	r6, r4
 80070f4:	d105      	bne.n	8007102 <__libc_init_array+0x2e>
 80070f6:	bd70      	pop	{r4, r5, r6, pc}
 80070f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80070fc:	4798      	blx	r3
 80070fe:	3601      	adds	r6, #1
 8007100:	e7ee      	b.n	80070e0 <__libc_init_array+0xc>
 8007102:	f855 3b04 	ldr.w	r3, [r5], #4
 8007106:	4798      	blx	r3
 8007108:	3601      	adds	r6, #1
 800710a:	e7f2      	b.n	80070f2 <__libc_init_array+0x1e>
 800710c:	0800acb8 	.word	0x0800acb8
 8007110:	0800acb8 	.word	0x0800acb8
 8007114:	0800acb8 	.word	0x0800acb8
 8007118:	0800acbc 	.word	0x0800acbc

0800711c <__retarget_lock_init_recursive>:
 800711c:	4770      	bx	lr

0800711e <__retarget_lock_acquire_recursive>:
 800711e:	4770      	bx	lr

08007120 <__retarget_lock_release_recursive>:
 8007120:	4770      	bx	lr

08007122 <memchr>:
 8007122:	4603      	mov	r3, r0
 8007124:	b510      	push	{r4, lr}
 8007126:	b2c9      	uxtb	r1, r1
 8007128:	4402      	add	r2, r0
 800712a:	4293      	cmp	r3, r2
 800712c:	4618      	mov	r0, r3
 800712e:	d101      	bne.n	8007134 <memchr+0x12>
 8007130:	2000      	movs	r0, #0
 8007132:	e003      	b.n	800713c <memchr+0x1a>
 8007134:	7804      	ldrb	r4, [r0, #0]
 8007136:	3301      	adds	r3, #1
 8007138:	428c      	cmp	r4, r1
 800713a:	d1f6      	bne.n	800712a <memchr+0x8>
 800713c:	bd10      	pop	{r4, pc}

0800713e <memcpy>:
 800713e:	440a      	add	r2, r1
 8007140:	4291      	cmp	r1, r2
 8007142:	f100 33ff 	add.w	r3, r0, #4294967295
 8007146:	d100      	bne.n	800714a <memcpy+0xc>
 8007148:	4770      	bx	lr
 800714a:	b510      	push	{r4, lr}
 800714c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007150:	4291      	cmp	r1, r2
 8007152:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007156:	d1f9      	bne.n	800714c <memcpy+0xe>
 8007158:	bd10      	pop	{r4, pc}
	...

0800715c <nanf>:
 800715c:	4800      	ldr	r0, [pc, #0]	; (8007160 <nanf+0x4>)
 800715e:	4770      	bx	lr
 8007160:	7fc00000 	.word	0x7fc00000

08007164 <quorem>:
 8007164:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007168:	6903      	ldr	r3, [r0, #16]
 800716a:	690c      	ldr	r4, [r1, #16]
 800716c:	4607      	mov	r7, r0
 800716e:	42a3      	cmp	r3, r4
 8007170:	db7f      	blt.n	8007272 <quorem+0x10e>
 8007172:	3c01      	subs	r4, #1
 8007174:	f100 0514 	add.w	r5, r0, #20
 8007178:	f101 0814 	add.w	r8, r1, #20
 800717c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007180:	9301      	str	r3, [sp, #4]
 8007182:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007186:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800718a:	3301      	adds	r3, #1
 800718c:	429a      	cmp	r2, r3
 800718e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007192:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007196:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800719a:	d331      	bcc.n	8007200 <quorem+0x9c>
 800719c:	f04f 0e00 	mov.w	lr, #0
 80071a0:	4640      	mov	r0, r8
 80071a2:	46ac      	mov	ip, r5
 80071a4:	46f2      	mov	sl, lr
 80071a6:	f850 2b04 	ldr.w	r2, [r0], #4
 80071aa:	b293      	uxth	r3, r2
 80071ac:	fb06 e303 	mla	r3, r6, r3, lr
 80071b0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80071b4:	0c1a      	lsrs	r2, r3, #16
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	fb06 220e 	mla	r2, r6, lr, r2
 80071bc:	ebaa 0303 	sub.w	r3, sl, r3
 80071c0:	f8dc a000 	ldr.w	sl, [ip]
 80071c4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80071c8:	fa1f fa8a 	uxth.w	sl, sl
 80071cc:	4453      	add	r3, sl
 80071ce:	f8dc a000 	ldr.w	sl, [ip]
 80071d2:	b292      	uxth	r2, r2
 80071d4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80071d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80071dc:	b29b      	uxth	r3, r3
 80071de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071e2:	4581      	cmp	r9, r0
 80071e4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80071e8:	f84c 3b04 	str.w	r3, [ip], #4
 80071ec:	d2db      	bcs.n	80071a6 <quorem+0x42>
 80071ee:	f855 300b 	ldr.w	r3, [r5, fp]
 80071f2:	b92b      	cbnz	r3, 8007200 <quorem+0x9c>
 80071f4:	9b01      	ldr	r3, [sp, #4]
 80071f6:	3b04      	subs	r3, #4
 80071f8:	429d      	cmp	r5, r3
 80071fa:	461a      	mov	r2, r3
 80071fc:	d32d      	bcc.n	800725a <quorem+0xf6>
 80071fe:	613c      	str	r4, [r7, #16]
 8007200:	4638      	mov	r0, r7
 8007202:	f001 f9dd 	bl	80085c0 <__mcmp>
 8007206:	2800      	cmp	r0, #0
 8007208:	db23      	blt.n	8007252 <quorem+0xee>
 800720a:	4629      	mov	r1, r5
 800720c:	2000      	movs	r0, #0
 800720e:	3601      	adds	r6, #1
 8007210:	f858 2b04 	ldr.w	r2, [r8], #4
 8007214:	f8d1 c000 	ldr.w	ip, [r1]
 8007218:	b293      	uxth	r3, r2
 800721a:	1ac3      	subs	r3, r0, r3
 800721c:	0c12      	lsrs	r2, r2, #16
 800721e:	fa1f f08c 	uxth.w	r0, ip
 8007222:	4403      	add	r3, r0
 8007224:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007228:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800722c:	b29b      	uxth	r3, r3
 800722e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007232:	45c1      	cmp	r9, r8
 8007234:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007238:	f841 3b04 	str.w	r3, [r1], #4
 800723c:	d2e8      	bcs.n	8007210 <quorem+0xac>
 800723e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007242:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007246:	b922      	cbnz	r2, 8007252 <quorem+0xee>
 8007248:	3b04      	subs	r3, #4
 800724a:	429d      	cmp	r5, r3
 800724c:	461a      	mov	r2, r3
 800724e:	d30a      	bcc.n	8007266 <quorem+0x102>
 8007250:	613c      	str	r4, [r7, #16]
 8007252:	4630      	mov	r0, r6
 8007254:	b003      	add	sp, #12
 8007256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800725a:	6812      	ldr	r2, [r2, #0]
 800725c:	3b04      	subs	r3, #4
 800725e:	2a00      	cmp	r2, #0
 8007260:	d1cd      	bne.n	80071fe <quorem+0x9a>
 8007262:	3c01      	subs	r4, #1
 8007264:	e7c8      	b.n	80071f8 <quorem+0x94>
 8007266:	6812      	ldr	r2, [r2, #0]
 8007268:	3b04      	subs	r3, #4
 800726a:	2a00      	cmp	r2, #0
 800726c:	d1f0      	bne.n	8007250 <quorem+0xec>
 800726e:	3c01      	subs	r4, #1
 8007270:	e7eb      	b.n	800724a <quorem+0xe6>
 8007272:	2000      	movs	r0, #0
 8007274:	e7ee      	b.n	8007254 <quorem+0xf0>
	...

08007278 <_dtoa_r>:
 8007278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800727c:	4616      	mov	r6, r2
 800727e:	461f      	mov	r7, r3
 8007280:	69c4      	ldr	r4, [r0, #28]
 8007282:	b099      	sub	sp, #100	; 0x64
 8007284:	4605      	mov	r5, r0
 8007286:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800728a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800728e:	b974      	cbnz	r4, 80072ae <_dtoa_r+0x36>
 8007290:	2010      	movs	r0, #16
 8007292:	f000 fe1d 	bl	8007ed0 <malloc>
 8007296:	4602      	mov	r2, r0
 8007298:	61e8      	str	r0, [r5, #28]
 800729a:	b920      	cbnz	r0, 80072a6 <_dtoa_r+0x2e>
 800729c:	21ef      	movs	r1, #239	; 0xef
 800729e:	4bac      	ldr	r3, [pc, #688]	; (8007550 <_dtoa_r+0x2d8>)
 80072a0:	48ac      	ldr	r0, [pc, #688]	; (8007554 <_dtoa_r+0x2dc>)
 80072a2:	f002 fbc7 	bl	8009a34 <__assert_func>
 80072a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80072aa:	6004      	str	r4, [r0, #0]
 80072ac:	60c4      	str	r4, [r0, #12]
 80072ae:	69eb      	ldr	r3, [r5, #28]
 80072b0:	6819      	ldr	r1, [r3, #0]
 80072b2:	b151      	cbz	r1, 80072ca <_dtoa_r+0x52>
 80072b4:	685a      	ldr	r2, [r3, #4]
 80072b6:	2301      	movs	r3, #1
 80072b8:	4093      	lsls	r3, r2
 80072ba:	604a      	str	r2, [r1, #4]
 80072bc:	608b      	str	r3, [r1, #8]
 80072be:	4628      	mov	r0, r5
 80072c0:	f000 fefa 	bl	80080b8 <_Bfree>
 80072c4:	2200      	movs	r2, #0
 80072c6:	69eb      	ldr	r3, [r5, #28]
 80072c8:	601a      	str	r2, [r3, #0]
 80072ca:	1e3b      	subs	r3, r7, #0
 80072cc:	bfaf      	iteee	ge
 80072ce:	2300      	movge	r3, #0
 80072d0:	2201      	movlt	r2, #1
 80072d2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80072d6:	9305      	strlt	r3, [sp, #20]
 80072d8:	bfa8      	it	ge
 80072da:	f8c8 3000 	strge.w	r3, [r8]
 80072de:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80072e2:	4b9d      	ldr	r3, [pc, #628]	; (8007558 <_dtoa_r+0x2e0>)
 80072e4:	bfb8      	it	lt
 80072e6:	f8c8 2000 	strlt.w	r2, [r8]
 80072ea:	ea33 0309 	bics.w	r3, r3, r9
 80072ee:	d119      	bne.n	8007324 <_dtoa_r+0xac>
 80072f0:	f242 730f 	movw	r3, #9999	; 0x270f
 80072f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80072f6:	6013      	str	r3, [r2, #0]
 80072f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072fc:	4333      	orrs	r3, r6
 80072fe:	f000 8589 	beq.w	8007e14 <_dtoa_r+0xb9c>
 8007302:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007304:	b953      	cbnz	r3, 800731c <_dtoa_r+0xa4>
 8007306:	4b95      	ldr	r3, [pc, #596]	; (800755c <_dtoa_r+0x2e4>)
 8007308:	e023      	b.n	8007352 <_dtoa_r+0xda>
 800730a:	4b95      	ldr	r3, [pc, #596]	; (8007560 <_dtoa_r+0x2e8>)
 800730c:	9303      	str	r3, [sp, #12]
 800730e:	3308      	adds	r3, #8
 8007310:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007312:	6013      	str	r3, [r2, #0]
 8007314:	9803      	ldr	r0, [sp, #12]
 8007316:	b019      	add	sp, #100	; 0x64
 8007318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800731c:	4b8f      	ldr	r3, [pc, #572]	; (800755c <_dtoa_r+0x2e4>)
 800731e:	9303      	str	r3, [sp, #12]
 8007320:	3303      	adds	r3, #3
 8007322:	e7f5      	b.n	8007310 <_dtoa_r+0x98>
 8007324:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007328:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800732c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007330:	2200      	movs	r2, #0
 8007332:	2300      	movs	r3, #0
 8007334:	f7f9 fb38 	bl	80009a8 <__aeabi_dcmpeq>
 8007338:	4680      	mov	r8, r0
 800733a:	b160      	cbz	r0, 8007356 <_dtoa_r+0xde>
 800733c:	2301      	movs	r3, #1
 800733e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007340:	6013      	str	r3, [r2, #0]
 8007342:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007344:	2b00      	cmp	r3, #0
 8007346:	f000 8562 	beq.w	8007e0e <_dtoa_r+0xb96>
 800734a:	4b86      	ldr	r3, [pc, #536]	; (8007564 <_dtoa_r+0x2ec>)
 800734c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800734e:	6013      	str	r3, [r2, #0]
 8007350:	3b01      	subs	r3, #1
 8007352:	9303      	str	r3, [sp, #12]
 8007354:	e7de      	b.n	8007314 <_dtoa_r+0x9c>
 8007356:	ab16      	add	r3, sp, #88	; 0x58
 8007358:	9301      	str	r3, [sp, #4]
 800735a:	ab17      	add	r3, sp, #92	; 0x5c
 800735c:	9300      	str	r3, [sp, #0]
 800735e:	4628      	mov	r0, r5
 8007360:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007364:	f001 fa3c 	bl	80087e0 <__d2b>
 8007368:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800736c:	4682      	mov	sl, r0
 800736e:	2c00      	cmp	r4, #0
 8007370:	d07e      	beq.n	8007470 <_dtoa_r+0x1f8>
 8007372:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007378:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800737c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007380:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007384:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007388:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800738c:	4619      	mov	r1, r3
 800738e:	2200      	movs	r2, #0
 8007390:	4b75      	ldr	r3, [pc, #468]	; (8007568 <_dtoa_r+0x2f0>)
 8007392:	f7f8 fee9 	bl	8000168 <__aeabi_dsub>
 8007396:	a368      	add	r3, pc, #416	; (adr r3, 8007538 <_dtoa_r+0x2c0>)
 8007398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739c:	f7f9 f89c 	bl	80004d8 <__aeabi_dmul>
 80073a0:	a367      	add	r3, pc, #412	; (adr r3, 8007540 <_dtoa_r+0x2c8>)
 80073a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a6:	f7f8 fee1 	bl	800016c <__adddf3>
 80073aa:	4606      	mov	r6, r0
 80073ac:	4620      	mov	r0, r4
 80073ae:	460f      	mov	r7, r1
 80073b0:	f7f9 f828 	bl	8000404 <__aeabi_i2d>
 80073b4:	a364      	add	r3, pc, #400	; (adr r3, 8007548 <_dtoa_r+0x2d0>)
 80073b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ba:	f7f9 f88d 	bl	80004d8 <__aeabi_dmul>
 80073be:	4602      	mov	r2, r0
 80073c0:	460b      	mov	r3, r1
 80073c2:	4630      	mov	r0, r6
 80073c4:	4639      	mov	r1, r7
 80073c6:	f7f8 fed1 	bl	800016c <__adddf3>
 80073ca:	4606      	mov	r6, r0
 80073cc:	460f      	mov	r7, r1
 80073ce:	f7f9 fb33 	bl	8000a38 <__aeabi_d2iz>
 80073d2:	2200      	movs	r2, #0
 80073d4:	4683      	mov	fp, r0
 80073d6:	2300      	movs	r3, #0
 80073d8:	4630      	mov	r0, r6
 80073da:	4639      	mov	r1, r7
 80073dc:	f7f9 faee 	bl	80009bc <__aeabi_dcmplt>
 80073e0:	b148      	cbz	r0, 80073f6 <_dtoa_r+0x17e>
 80073e2:	4658      	mov	r0, fp
 80073e4:	f7f9 f80e 	bl	8000404 <__aeabi_i2d>
 80073e8:	4632      	mov	r2, r6
 80073ea:	463b      	mov	r3, r7
 80073ec:	f7f9 fadc 	bl	80009a8 <__aeabi_dcmpeq>
 80073f0:	b908      	cbnz	r0, 80073f6 <_dtoa_r+0x17e>
 80073f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80073f6:	f1bb 0f16 	cmp.w	fp, #22
 80073fa:	d857      	bhi.n	80074ac <_dtoa_r+0x234>
 80073fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007400:	4b5a      	ldr	r3, [pc, #360]	; (800756c <_dtoa_r+0x2f4>)
 8007402:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740a:	f7f9 fad7 	bl	80009bc <__aeabi_dcmplt>
 800740e:	2800      	cmp	r0, #0
 8007410:	d04e      	beq.n	80074b0 <_dtoa_r+0x238>
 8007412:	2300      	movs	r3, #0
 8007414:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007418:	930f      	str	r3, [sp, #60]	; 0x3c
 800741a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800741c:	1b1b      	subs	r3, r3, r4
 800741e:	1e5a      	subs	r2, r3, #1
 8007420:	bf46      	itte	mi
 8007422:	f1c3 0901 	rsbmi	r9, r3, #1
 8007426:	2300      	movmi	r3, #0
 8007428:	f04f 0900 	movpl.w	r9, #0
 800742c:	9209      	str	r2, [sp, #36]	; 0x24
 800742e:	bf48      	it	mi
 8007430:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007432:	f1bb 0f00 	cmp.w	fp, #0
 8007436:	db3d      	blt.n	80074b4 <_dtoa_r+0x23c>
 8007438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800743a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800743e:	445b      	add	r3, fp
 8007440:	9309      	str	r3, [sp, #36]	; 0x24
 8007442:	2300      	movs	r3, #0
 8007444:	930a      	str	r3, [sp, #40]	; 0x28
 8007446:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007448:	2b09      	cmp	r3, #9
 800744a:	d867      	bhi.n	800751c <_dtoa_r+0x2a4>
 800744c:	2b05      	cmp	r3, #5
 800744e:	bfc4      	itt	gt
 8007450:	3b04      	subgt	r3, #4
 8007452:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007454:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007456:	bfc8      	it	gt
 8007458:	2400      	movgt	r4, #0
 800745a:	f1a3 0302 	sub.w	r3, r3, #2
 800745e:	bfd8      	it	le
 8007460:	2401      	movle	r4, #1
 8007462:	2b03      	cmp	r3, #3
 8007464:	f200 8086 	bhi.w	8007574 <_dtoa_r+0x2fc>
 8007468:	e8df f003 	tbb	[pc, r3]
 800746c:	5637392c 	.word	0x5637392c
 8007470:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007474:	441c      	add	r4, r3
 8007476:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800747a:	2b20      	cmp	r3, #32
 800747c:	bfc1      	itttt	gt
 800747e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007482:	fa09 f903 	lslgt.w	r9, r9, r3
 8007486:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800748a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800748e:	bfd6      	itet	le
 8007490:	f1c3 0320 	rsble	r3, r3, #32
 8007494:	ea49 0003 	orrgt.w	r0, r9, r3
 8007498:	fa06 f003 	lslle.w	r0, r6, r3
 800749c:	f7f8 ffa2 	bl	80003e4 <__aeabi_ui2d>
 80074a0:	2201      	movs	r2, #1
 80074a2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80074a6:	3c01      	subs	r4, #1
 80074a8:	9213      	str	r2, [sp, #76]	; 0x4c
 80074aa:	e76f      	b.n	800738c <_dtoa_r+0x114>
 80074ac:	2301      	movs	r3, #1
 80074ae:	e7b3      	b.n	8007418 <_dtoa_r+0x1a0>
 80074b0:	900f      	str	r0, [sp, #60]	; 0x3c
 80074b2:	e7b2      	b.n	800741a <_dtoa_r+0x1a2>
 80074b4:	f1cb 0300 	rsb	r3, fp, #0
 80074b8:	930a      	str	r3, [sp, #40]	; 0x28
 80074ba:	2300      	movs	r3, #0
 80074bc:	eba9 090b 	sub.w	r9, r9, fp
 80074c0:	930e      	str	r3, [sp, #56]	; 0x38
 80074c2:	e7c0      	b.n	8007446 <_dtoa_r+0x1ce>
 80074c4:	2300      	movs	r3, #0
 80074c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80074c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	dc55      	bgt.n	800757a <_dtoa_r+0x302>
 80074ce:	2301      	movs	r3, #1
 80074d0:	461a      	mov	r2, r3
 80074d2:	9306      	str	r3, [sp, #24]
 80074d4:	9308      	str	r3, [sp, #32]
 80074d6:	9223      	str	r2, [sp, #140]	; 0x8c
 80074d8:	e00b      	b.n	80074f2 <_dtoa_r+0x27a>
 80074da:	2301      	movs	r3, #1
 80074dc:	e7f3      	b.n	80074c6 <_dtoa_r+0x24e>
 80074de:	2300      	movs	r3, #0
 80074e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80074e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074e4:	445b      	add	r3, fp
 80074e6:	9306      	str	r3, [sp, #24]
 80074e8:	3301      	adds	r3, #1
 80074ea:	2b01      	cmp	r3, #1
 80074ec:	9308      	str	r3, [sp, #32]
 80074ee:	bfb8      	it	lt
 80074f0:	2301      	movlt	r3, #1
 80074f2:	2100      	movs	r1, #0
 80074f4:	2204      	movs	r2, #4
 80074f6:	69e8      	ldr	r0, [r5, #28]
 80074f8:	f102 0614 	add.w	r6, r2, #20
 80074fc:	429e      	cmp	r6, r3
 80074fe:	d940      	bls.n	8007582 <_dtoa_r+0x30a>
 8007500:	6041      	str	r1, [r0, #4]
 8007502:	4628      	mov	r0, r5
 8007504:	f000 fd98 	bl	8008038 <_Balloc>
 8007508:	9003      	str	r0, [sp, #12]
 800750a:	2800      	cmp	r0, #0
 800750c:	d13c      	bne.n	8007588 <_dtoa_r+0x310>
 800750e:	4602      	mov	r2, r0
 8007510:	f240 11af 	movw	r1, #431	; 0x1af
 8007514:	4b16      	ldr	r3, [pc, #88]	; (8007570 <_dtoa_r+0x2f8>)
 8007516:	e6c3      	b.n	80072a0 <_dtoa_r+0x28>
 8007518:	2301      	movs	r3, #1
 800751a:	e7e1      	b.n	80074e0 <_dtoa_r+0x268>
 800751c:	2401      	movs	r4, #1
 800751e:	2300      	movs	r3, #0
 8007520:	940b      	str	r4, [sp, #44]	; 0x2c
 8007522:	9322      	str	r3, [sp, #136]	; 0x88
 8007524:	f04f 33ff 	mov.w	r3, #4294967295
 8007528:	2200      	movs	r2, #0
 800752a:	9306      	str	r3, [sp, #24]
 800752c:	9308      	str	r3, [sp, #32]
 800752e:	2312      	movs	r3, #18
 8007530:	e7d1      	b.n	80074d6 <_dtoa_r+0x25e>
 8007532:	bf00      	nop
 8007534:	f3af 8000 	nop.w
 8007538:	636f4361 	.word	0x636f4361
 800753c:	3fd287a7 	.word	0x3fd287a7
 8007540:	8b60c8b3 	.word	0x8b60c8b3
 8007544:	3fc68a28 	.word	0x3fc68a28
 8007548:	509f79fb 	.word	0x509f79fb
 800754c:	3fd34413 	.word	0x3fd34413
 8007550:	0800a9d2 	.word	0x0800a9d2
 8007554:	0800a9e9 	.word	0x0800a9e9
 8007558:	7ff00000 	.word	0x7ff00000
 800755c:	0800a9ce 	.word	0x0800a9ce
 8007560:	0800a9c5 	.word	0x0800a9c5
 8007564:	0800a99d 	.word	0x0800a99d
 8007568:	3ff80000 	.word	0x3ff80000
 800756c:	0800aad8 	.word	0x0800aad8
 8007570:	0800aa41 	.word	0x0800aa41
 8007574:	2301      	movs	r3, #1
 8007576:	930b      	str	r3, [sp, #44]	; 0x2c
 8007578:	e7d4      	b.n	8007524 <_dtoa_r+0x2ac>
 800757a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800757c:	9306      	str	r3, [sp, #24]
 800757e:	9308      	str	r3, [sp, #32]
 8007580:	e7b7      	b.n	80074f2 <_dtoa_r+0x27a>
 8007582:	3101      	adds	r1, #1
 8007584:	0052      	lsls	r2, r2, #1
 8007586:	e7b7      	b.n	80074f8 <_dtoa_r+0x280>
 8007588:	69eb      	ldr	r3, [r5, #28]
 800758a:	9a03      	ldr	r2, [sp, #12]
 800758c:	601a      	str	r2, [r3, #0]
 800758e:	9b08      	ldr	r3, [sp, #32]
 8007590:	2b0e      	cmp	r3, #14
 8007592:	f200 80a8 	bhi.w	80076e6 <_dtoa_r+0x46e>
 8007596:	2c00      	cmp	r4, #0
 8007598:	f000 80a5 	beq.w	80076e6 <_dtoa_r+0x46e>
 800759c:	f1bb 0f00 	cmp.w	fp, #0
 80075a0:	dd34      	ble.n	800760c <_dtoa_r+0x394>
 80075a2:	4b9a      	ldr	r3, [pc, #616]	; (800780c <_dtoa_r+0x594>)
 80075a4:	f00b 020f 	and.w	r2, fp, #15
 80075a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075ac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80075b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80075b4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80075b8:	ea4f 142b 	mov.w	r4, fp, asr #4
 80075bc:	d016      	beq.n	80075ec <_dtoa_r+0x374>
 80075be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075c2:	4b93      	ldr	r3, [pc, #588]	; (8007810 <_dtoa_r+0x598>)
 80075c4:	2703      	movs	r7, #3
 80075c6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80075ca:	f7f9 f8af 	bl	800072c <__aeabi_ddiv>
 80075ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075d2:	f004 040f 	and.w	r4, r4, #15
 80075d6:	4e8e      	ldr	r6, [pc, #568]	; (8007810 <_dtoa_r+0x598>)
 80075d8:	b954      	cbnz	r4, 80075f0 <_dtoa_r+0x378>
 80075da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80075de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075e2:	f7f9 f8a3 	bl	800072c <__aeabi_ddiv>
 80075e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075ea:	e029      	b.n	8007640 <_dtoa_r+0x3c8>
 80075ec:	2702      	movs	r7, #2
 80075ee:	e7f2      	b.n	80075d6 <_dtoa_r+0x35e>
 80075f0:	07e1      	lsls	r1, r4, #31
 80075f2:	d508      	bpl.n	8007606 <_dtoa_r+0x38e>
 80075f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80075f8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80075fc:	f7f8 ff6c 	bl	80004d8 <__aeabi_dmul>
 8007600:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007604:	3701      	adds	r7, #1
 8007606:	1064      	asrs	r4, r4, #1
 8007608:	3608      	adds	r6, #8
 800760a:	e7e5      	b.n	80075d8 <_dtoa_r+0x360>
 800760c:	f000 80a5 	beq.w	800775a <_dtoa_r+0x4e2>
 8007610:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007614:	f1cb 0400 	rsb	r4, fp, #0
 8007618:	4b7c      	ldr	r3, [pc, #496]	; (800780c <_dtoa_r+0x594>)
 800761a:	f004 020f 	and.w	r2, r4, #15
 800761e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007626:	f7f8 ff57 	bl	80004d8 <__aeabi_dmul>
 800762a:	2702      	movs	r7, #2
 800762c:	2300      	movs	r3, #0
 800762e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007632:	4e77      	ldr	r6, [pc, #476]	; (8007810 <_dtoa_r+0x598>)
 8007634:	1124      	asrs	r4, r4, #4
 8007636:	2c00      	cmp	r4, #0
 8007638:	f040 8084 	bne.w	8007744 <_dtoa_r+0x4cc>
 800763c:	2b00      	cmp	r3, #0
 800763e:	d1d2      	bne.n	80075e6 <_dtoa_r+0x36e>
 8007640:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007644:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007648:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800764a:	2b00      	cmp	r3, #0
 800764c:	f000 8087 	beq.w	800775e <_dtoa_r+0x4e6>
 8007650:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007654:	2200      	movs	r2, #0
 8007656:	4b6f      	ldr	r3, [pc, #444]	; (8007814 <_dtoa_r+0x59c>)
 8007658:	f7f9 f9b0 	bl	80009bc <__aeabi_dcmplt>
 800765c:	2800      	cmp	r0, #0
 800765e:	d07e      	beq.n	800775e <_dtoa_r+0x4e6>
 8007660:	9b08      	ldr	r3, [sp, #32]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d07b      	beq.n	800775e <_dtoa_r+0x4e6>
 8007666:	9b06      	ldr	r3, [sp, #24]
 8007668:	2b00      	cmp	r3, #0
 800766a:	dd38      	ble.n	80076de <_dtoa_r+0x466>
 800766c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007670:	2200      	movs	r2, #0
 8007672:	4b69      	ldr	r3, [pc, #420]	; (8007818 <_dtoa_r+0x5a0>)
 8007674:	f7f8 ff30 	bl	80004d8 <__aeabi_dmul>
 8007678:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800767c:	9c06      	ldr	r4, [sp, #24]
 800767e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8007682:	3701      	adds	r7, #1
 8007684:	4638      	mov	r0, r7
 8007686:	f7f8 febd 	bl	8000404 <__aeabi_i2d>
 800768a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800768e:	f7f8 ff23 	bl	80004d8 <__aeabi_dmul>
 8007692:	2200      	movs	r2, #0
 8007694:	4b61      	ldr	r3, [pc, #388]	; (800781c <_dtoa_r+0x5a4>)
 8007696:	f7f8 fd69 	bl	800016c <__adddf3>
 800769a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800769e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80076a2:	9611      	str	r6, [sp, #68]	; 0x44
 80076a4:	2c00      	cmp	r4, #0
 80076a6:	d15d      	bne.n	8007764 <_dtoa_r+0x4ec>
 80076a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076ac:	2200      	movs	r2, #0
 80076ae:	4b5c      	ldr	r3, [pc, #368]	; (8007820 <_dtoa_r+0x5a8>)
 80076b0:	f7f8 fd5a 	bl	8000168 <__aeabi_dsub>
 80076b4:	4602      	mov	r2, r0
 80076b6:	460b      	mov	r3, r1
 80076b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076bc:	4633      	mov	r3, r6
 80076be:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80076c0:	f7f9 f99a 	bl	80009f8 <__aeabi_dcmpgt>
 80076c4:	2800      	cmp	r0, #0
 80076c6:	f040 8295 	bne.w	8007bf4 <_dtoa_r+0x97c>
 80076ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80076d0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80076d4:	f7f9 f972 	bl	80009bc <__aeabi_dcmplt>
 80076d8:	2800      	cmp	r0, #0
 80076da:	f040 8289 	bne.w	8007bf0 <_dtoa_r+0x978>
 80076de:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80076e2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80076e6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f2c0 8151 	blt.w	8007990 <_dtoa_r+0x718>
 80076ee:	f1bb 0f0e 	cmp.w	fp, #14
 80076f2:	f300 814d 	bgt.w	8007990 <_dtoa_r+0x718>
 80076f6:	4b45      	ldr	r3, [pc, #276]	; (800780c <_dtoa_r+0x594>)
 80076f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80076fc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007700:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007704:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007706:	2b00      	cmp	r3, #0
 8007708:	f280 80da 	bge.w	80078c0 <_dtoa_r+0x648>
 800770c:	9b08      	ldr	r3, [sp, #32]
 800770e:	2b00      	cmp	r3, #0
 8007710:	f300 80d6 	bgt.w	80078c0 <_dtoa_r+0x648>
 8007714:	f040 826b 	bne.w	8007bee <_dtoa_r+0x976>
 8007718:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800771c:	2200      	movs	r2, #0
 800771e:	4b40      	ldr	r3, [pc, #256]	; (8007820 <_dtoa_r+0x5a8>)
 8007720:	f7f8 feda 	bl	80004d8 <__aeabi_dmul>
 8007724:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007728:	f7f9 f95c 	bl	80009e4 <__aeabi_dcmpge>
 800772c:	9c08      	ldr	r4, [sp, #32]
 800772e:	4626      	mov	r6, r4
 8007730:	2800      	cmp	r0, #0
 8007732:	f040 8241 	bne.w	8007bb8 <_dtoa_r+0x940>
 8007736:	2331      	movs	r3, #49	; 0x31
 8007738:	9f03      	ldr	r7, [sp, #12]
 800773a:	f10b 0b01 	add.w	fp, fp, #1
 800773e:	f807 3b01 	strb.w	r3, [r7], #1
 8007742:	e23d      	b.n	8007bc0 <_dtoa_r+0x948>
 8007744:	07e2      	lsls	r2, r4, #31
 8007746:	d505      	bpl.n	8007754 <_dtoa_r+0x4dc>
 8007748:	e9d6 2300 	ldrd	r2, r3, [r6]
 800774c:	f7f8 fec4 	bl	80004d8 <__aeabi_dmul>
 8007750:	2301      	movs	r3, #1
 8007752:	3701      	adds	r7, #1
 8007754:	1064      	asrs	r4, r4, #1
 8007756:	3608      	adds	r6, #8
 8007758:	e76d      	b.n	8007636 <_dtoa_r+0x3be>
 800775a:	2702      	movs	r7, #2
 800775c:	e770      	b.n	8007640 <_dtoa_r+0x3c8>
 800775e:	46d8      	mov	r8, fp
 8007760:	9c08      	ldr	r4, [sp, #32]
 8007762:	e78f      	b.n	8007684 <_dtoa_r+0x40c>
 8007764:	9903      	ldr	r1, [sp, #12]
 8007766:	4b29      	ldr	r3, [pc, #164]	; (800780c <_dtoa_r+0x594>)
 8007768:	4421      	add	r1, r4
 800776a:	9112      	str	r1, [sp, #72]	; 0x48
 800776c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800776e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007772:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007776:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800777a:	2900      	cmp	r1, #0
 800777c:	d054      	beq.n	8007828 <_dtoa_r+0x5b0>
 800777e:	2000      	movs	r0, #0
 8007780:	4928      	ldr	r1, [pc, #160]	; (8007824 <_dtoa_r+0x5ac>)
 8007782:	f7f8 ffd3 	bl	800072c <__aeabi_ddiv>
 8007786:	463b      	mov	r3, r7
 8007788:	4632      	mov	r2, r6
 800778a:	f7f8 fced 	bl	8000168 <__aeabi_dsub>
 800778e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007792:	9f03      	ldr	r7, [sp, #12]
 8007794:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007798:	f7f9 f94e 	bl	8000a38 <__aeabi_d2iz>
 800779c:	4604      	mov	r4, r0
 800779e:	f7f8 fe31 	bl	8000404 <__aeabi_i2d>
 80077a2:	4602      	mov	r2, r0
 80077a4:	460b      	mov	r3, r1
 80077a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077aa:	f7f8 fcdd 	bl	8000168 <__aeabi_dsub>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	3430      	adds	r4, #48	; 0x30
 80077b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80077b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077bc:	f807 4b01 	strb.w	r4, [r7], #1
 80077c0:	f7f9 f8fc 	bl	80009bc <__aeabi_dcmplt>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	d173      	bne.n	80078b0 <_dtoa_r+0x638>
 80077c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077cc:	2000      	movs	r0, #0
 80077ce:	4911      	ldr	r1, [pc, #68]	; (8007814 <_dtoa_r+0x59c>)
 80077d0:	f7f8 fcca 	bl	8000168 <__aeabi_dsub>
 80077d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077d8:	f7f9 f8f0 	bl	80009bc <__aeabi_dcmplt>
 80077dc:	2800      	cmp	r0, #0
 80077de:	f040 80b6 	bne.w	800794e <_dtoa_r+0x6d6>
 80077e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077e4:	429f      	cmp	r7, r3
 80077e6:	f43f af7a 	beq.w	80076de <_dtoa_r+0x466>
 80077ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80077ee:	2200      	movs	r2, #0
 80077f0:	4b09      	ldr	r3, [pc, #36]	; (8007818 <_dtoa_r+0x5a0>)
 80077f2:	f7f8 fe71 	bl	80004d8 <__aeabi_dmul>
 80077f6:	2200      	movs	r2, #0
 80077f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80077fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007800:	4b05      	ldr	r3, [pc, #20]	; (8007818 <_dtoa_r+0x5a0>)
 8007802:	f7f8 fe69 	bl	80004d8 <__aeabi_dmul>
 8007806:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800780a:	e7c3      	b.n	8007794 <_dtoa_r+0x51c>
 800780c:	0800aad8 	.word	0x0800aad8
 8007810:	0800aab0 	.word	0x0800aab0
 8007814:	3ff00000 	.word	0x3ff00000
 8007818:	40240000 	.word	0x40240000
 800781c:	401c0000 	.word	0x401c0000
 8007820:	40140000 	.word	0x40140000
 8007824:	3fe00000 	.word	0x3fe00000
 8007828:	4630      	mov	r0, r6
 800782a:	4639      	mov	r1, r7
 800782c:	f7f8 fe54 	bl	80004d8 <__aeabi_dmul>
 8007830:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007832:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007836:	9c03      	ldr	r4, [sp, #12]
 8007838:	9314      	str	r3, [sp, #80]	; 0x50
 800783a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800783e:	f7f9 f8fb 	bl	8000a38 <__aeabi_d2iz>
 8007842:	9015      	str	r0, [sp, #84]	; 0x54
 8007844:	f7f8 fdde 	bl	8000404 <__aeabi_i2d>
 8007848:	4602      	mov	r2, r0
 800784a:	460b      	mov	r3, r1
 800784c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007850:	f7f8 fc8a 	bl	8000168 <__aeabi_dsub>
 8007854:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007856:	4606      	mov	r6, r0
 8007858:	3330      	adds	r3, #48	; 0x30
 800785a:	f804 3b01 	strb.w	r3, [r4], #1
 800785e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007860:	460f      	mov	r7, r1
 8007862:	429c      	cmp	r4, r3
 8007864:	f04f 0200 	mov.w	r2, #0
 8007868:	d124      	bne.n	80078b4 <_dtoa_r+0x63c>
 800786a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800786e:	4baf      	ldr	r3, [pc, #700]	; (8007b2c <_dtoa_r+0x8b4>)
 8007870:	f7f8 fc7c 	bl	800016c <__adddf3>
 8007874:	4602      	mov	r2, r0
 8007876:	460b      	mov	r3, r1
 8007878:	4630      	mov	r0, r6
 800787a:	4639      	mov	r1, r7
 800787c:	f7f9 f8bc 	bl	80009f8 <__aeabi_dcmpgt>
 8007880:	2800      	cmp	r0, #0
 8007882:	d163      	bne.n	800794c <_dtoa_r+0x6d4>
 8007884:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007888:	2000      	movs	r0, #0
 800788a:	49a8      	ldr	r1, [pc, #672]	; (8007b2c <_dtoa_r+0x8b4>)
 800788c:	f7f8 fc6c 	bl	8000168 <__aeabi_dsub>
 8007890:	4602      	mov	r2, r0
 8007892:	460b      	mov	r3, r1
 8007894:	4630      	mov	r0, r6
 8007896:	4639      	mov	r1, r7
 8007898:	f7f9 f890 	bl	80009bc <__aeabi_dcmplt>
 800789c:	2800      	cmp	r0, #0
 800789e:	f43f af1e 	beq.w	80076de <_dtoa_r+0x466>
 80078a2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80078a4:	1e7b      	subs	r3, r7, #1
 80078a6:	9314      	str	r3, [sp, #80]	; 0x50
 80078a8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80078ac:	2b30      	cmp	r3, #48	; 0x30
 80078ae:	d0f8      	beq.n	80078a2 <_dtoa_r+0x62a>
 80078b0:	46c3      	mov	fp, r8
 80078b2:	e03b      	b.n	800792c <_dtoa_r+0x6b4>
 80078b4:	4b9e      	ldr	r3, [pc, #632]	; (8007b30 <_dtoa_r+0x8b8>)
 80078b6:	f7f8 fe0f 	bl	80004d8 <__aeabi_dmul>
 80078ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078be:	e7bc      	b.n	800783a <_dtoa_r+0x5c2>
 80078c0:	9f03      	ldr	r7, [sp, #12]
 80078c2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80078c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078ca:	4640      	mov	r0, r8
 80078cc:	4649      	mov	r1, r9
 80078ce:	f7f8 ff2d 	bl	800072c <__aeabi_ddiv>
 80078d2:	f7f9 f8b1 	bl	8000a38 <__aeabi_d2iz>
 80078d6:	4604      	mov	r4, r0
 80078d8:	f7f8 fd94 	bl	8000404 <__aeabi_i2d>
 80078dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078e0:	f7f8 fdfa 	bl	80004d8 <__aeabi_dmul>
 80078e4:	4602      	mov	r2, r0
 80078e6:	460b      	mov	r3, r1
 80078e8:	4640      	mov	r0, r8
 80078ea:	4649      	mov	r1, r9
 80078ec:	f7f8 fc3c 	bl	8000168 <__aeabi_dsub>
 80078f0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80078f4:	f807 6b01 	strb.w	r6, [r7], #1
 80078f8:	9e03      	ldr	r6, [sp, #12]
 80078fa:	f8dd c020 	ldr.w	ip, [sp, #32]
 80078fe:	1bbe      	subs	r6, r7, r6
 8007900:	45b4      	cmp	ip, r6
 8007902:	4602      	mov	r2, r0
 8007904:	460b      	mov	r3, r1
 8007906:	d136      	bne.n	8007976 <_dtoa_r+0x6fe>
 8007908:	f7f8 fc30 	bl	800016c <__adddf3>
 800790c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007910:	4680      	mov	r8, r0
 8007912:	4689      	mov	r9, r1
 8007914:	f7f9 f870 	bl	80009f8 <__aeabi_dcmpgt>
 8007918:	bb58      	cbnz	r0, 8007972 <_dtoa_r+0x6fa>
 800791a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800791e:	4640      	mov	r0, r8
 8007920:	4649      	mov	r1, r9
 8007922:	f7f9 f841 	bl	80009a8 <__aeabi_dcmpeq>
 8007926:	b108      	cbz	r0, 800792c <_dtoa_r+0x6b4>
 8007928:	07e3      	lsls	r3, r4, #31
 800792a:	d422      	bmi.n	8007972 <_dtoa_r+0x6fa>
 800792c:	4651      	mov	r1, sl
 800792e:	4628      	mov	r0, r5
 8007930:	f000 fbc2 	bl	80080b8 <_Bfree>
 8007934:	2300      	movs	r3, #0
 8007936:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007938:	703b      	strb	r3, [r7, #0]
 800793a:	f10b 0301 	add.w	r3, fp, #1
 800793e:	6013      	str	r3, [r2, #0]
 8007940:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007942:	2b00      	cmp	r3, #0
 8007944:	f43f ace6 	beq.w	8007314 <_dtoa_r+0x9c>
 8007948:	601f      	str	r7, [r3, #0]
 800794a:	e4e3      	b.n	8007314 <_dtoa_r+0x9c>
 800794c:	4627      	mov	r7, r4
 800794e:	463b      	mov	r3, r7
 8007950:	461f      	mov	r7, r3
 8007952:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007956:	2a39      	cmp	r2, #57	; 0x39
 8007958:	d107      	bne.n	800796a <_dtoa_r+0x6f2>
 800795a:	9a03      	ldr	r2, [sp, #12]
 800795c:	429a      	cmp	r2, r3
 800795e:	d1f7      	bne.n	8007950 <_dtoa_r+0x6d8>
 8007960:	2230      	movs	r2, #48	; 0x30
 8007962:	9903      	ldr	r1, [sp, #12]
 8007964:	f108 0801 	add.w	r8, r8, #1
 8007968:	700a      	strb	r2, [r1, #0]
 800796a:	781a      	ldrb	r2, [r3, #0]
 800796c:	3201      	adds	r2, #1
 800796e:	701a      	strb	r2, [r3, #0]
 8007970:	e79e      	b.n	80078b0 <_dtoa_r+0x638>
 8007972:	46d8      	mov	r8, fp
 8007974:	e7eb      	b.n	800794e <_dtoa_r+0x6d6>
 8007976:	2200      	movs	r2, #0
 8007978:	4b6d      	ldr	r3, [pc, #436]	; (8007b30 <_dtoa_r+0x8b8>)
 800797a:	f7f8 fdad 	bl	80004d8 <__aeabi_dmul>
 800797e:	2200      	movs	r2, #0
 8007980:	2300      	movs	r3, #0
 8007982:	4680      	mov	r8, r0
 8007984:	4689      	mov	r9, r1
 8007986:	f7f9 f80f 	bl	80009a8 <__aeabi_dcmpeq>
 800798a:	2800      	cmp	r0, #0
 800798c:	d09b      	beq.n	80078c6 <_dtoa_r+0x64e>
 800798e:	e7cd      	b.n	800792c <_dtoa_r+0x6b4>
 8007990:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007992:	2a00      	cmp	r2, #0
 8007994:	f000 80c4 	beq.w	8007b20 <_dtoa_r+0x8a8>
 8007998:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800799a:	2a01      	cmp	r2, #1
 800799c:	f300 80a8 	bgt.w	8007af0 <_dtoa_r+0x878>
 80079a0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80079a2:	2a00      	cmp	r2, #0
 80079a4:	f000 80a0 	beq.w	8007ae8 <_dtoa_r+0x870>
 80079a8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80079ac:	464f      	mov	r7, r9
 80079ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80079b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079b2:	2101      	movs	r1, #1
 80079b4:	441a      	add	r2, r3
 80079b6:	4628      	mov	r0, r5
 80079b8:	4499      	add	r9, r3
 80079ba:	9209      	str	r2, [sp, #36]	; 0x24
 80079bc:	f000 fc7c 	bl	80082b8 <__i2b>
 80079c0:	4606      	mov	r6, r0
 80079c2:	b15f      	cbz	r7, 80079dc <_dtoa_r+0x764>
 80079c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	dd08      	ble.n	80079dc <_dtoa_r+0x764>
 80079ca:	42bb      	cmp	r3, r7
 80079cc:	bfa8      	it	ge
 80079ce:	463b      	movge	r3, r7
 80079d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079d2:	eba9 0903 	sub.w	r9, r9, r3
 80079d6:	1aff      	subs	r7, r7, r3
 80079d8:	1ad3      	subs	r3, r2, r3
 80079da:	9309      	str	r3, [sp, #36]	; 0x24
 80079dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079de:	b1f3      	cbz	r3, 8007a1e <_dtoa_r+0x7a6>
 80079e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f000 80a0 	beq.w	8007b28 <_dtoa_r+0x8b0>
 80079e8:	2c00      	cmp	r4, #0
 80079ea:	dd10      	ble.n	8007a0e <_dtoa_r+0x796>
 80079ec:	4631      	mov	r1, r6
 80079ee:	4622      	mov	r2, r4
 80079f0:	4628      	mov	r0, r5
 80079f2:	f000 fd1f 	bl	8008434 <__pow5mult>
 80079f6:	4652      	mov	r2, sl
 80079f8:	4601      	mov	r1, r0
 80079fa:	4606      	mov	r6, r0
 80079fc:	4628      	mov	r0, r5
 80079fe:	f000 fc71 	bl	80082e4 <__multiply>
 8007a02:	4680      	mov	r8, r0
 8007a04:	4651      	mov	r1, sl
 8007a06:	4628      	mov	r0, r5
 8007a08:	f000 fb56 	bl	80080b8 <_Bfree>
 8007a0c:	46c2      	mov	sl, r8
 8007a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a10:	1b1a      	subs	r2, r3, r4
 8007a12:	d004      	beq.n	8007a1e <_dtoa_r+0x7a6>
 8007a14:	4651      	mov	r1, sl
 8007a16:	4628      	mov	r0, r5
 8007a18:	f000 fd0c 	bl	8008434 <__pow5mult>
 8007a1c:	4682      	mov	sl, r0
 8007a1e:	2101      	movs	r1, #1
 8007a20:	4628      	mov	r0, r5
 8007a22:	f000 fc49 	bl	80082b8 <__i2b>
 8007a26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a28:	4604      	mov	r4, r0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f340 8082 	ble.w	8007b34 <_dtoa_r+0x8bc>
 8007a30:	461a      	mov	r2, r3
 8007a32:	4601      	mov	r1, r0
 8007a34:	4628      	mov	r0, r5
 8007a36:	f000 fcfd 	bl	8008434 <__pow5mult>
 8007a3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a3c:	4604      	mov	r4, r0
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	dd7b      	ble.n	8007b3a <_dtoa_r+0x8c2>
 8007a42:	f04f 0800 	mov.w	r8, #0
 8007a46:	6923      	ldr	r3, [r4, #16]
 8007a48:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007a4c:	6918      	ldr	r0, [r3, #16]
 8007a4e:	f000 fbe5 	bl	800821c <__hi0bits>
 8007a52:	f1c0 0020 	rsb	r0, r0, #32
 8007a56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a58:	4418      	add	r0, r3
 8007a5a:	f010 001f 	ands.w	r0, r0, #31
 8007a5e:	f000 8092 	beq.w	8007b86 <_dtoa_r+0x90e>
 8007a62:	f1c0 0320 	rsb	r3, r0, #32
 8007a66:	2b04      	cmp	r3, #4
 8007a68:	f340 8085 	ble.w	8007b76 <_dtoa_r+0x8fe>
 8007a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a6e:	f1c0 001c 	rsb	r0, r0, #28
 8007a72:	4403      	add	r3, r0
 8007a74:	4481      	add	r9, r0
 8007a76:	4407      	add	r7, r0
 8007a78:	9309      	str	r3, [sp, #36]	; 0x24
 8007a7a:	f1b9 0f00 	cmp.w	r9, #0
 8007a7e:	dd05      	ble.n	8007a8c <_dtoa_r+0x814>
 8007a80:	4651      	mov	r1, sl
 8007a82:	464a      	mov	r2, r9
 8007a84:	4628      	mov	r0, r5
 8007a86:	f000 fd2f 	bl	80084e8 <__lshift>
 8007a8a:	4682      	mov	sl, r0
 8007a8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	dd05      	ble.n	8007a9e <_dtoa_r+0x826>
 8007a92:	4621      	mov	r1, r4
 8007a94:	461a      	mov	r2, r3
 8007a96:	4628      	mov	r0, r5
 8007a98:	f000 fd26 	bl	80084e8 <__lshift>
 8007a9c:	4604      	mov	r4, r0
 8007a9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d072      	beq.n	8007b8a <_dtoa_r+0x912>
 8007aa4:	4621      	mov	r1, r4
 8007aa6:	4650      	mov	r0, sl
 8007aa8:	f000 fd8a 	bl	80085c0 <__mcmp>
 8007aac:	2800      	cmp	r0, #0
 8007aae:	da6c      	bge.n	8007b8a <_dtoa_r+0x912>
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	4651      	mov	r1, sl
 8007ab4:	220a      	movs	r2, #10
 8007ab6:	4628      	mov	r0, r5
 8007ab8:	f000 fb20 	bl	80080fc <__multadd>
 8007abc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007abe:	4682      	mov	sl, r0
 8007ac0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f000 81ac 	beq.w	8007e22 <_dtoa_r+0xbaa>
 8007aca:	2300      	movs	r3, #0
 8007acc:	4631      	mov	r1, r6
 8007ace:	220a      	movs	r2, #10
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	f000 fb13 	bl	80080fc <__multadd>
 8007ad6:	9b06      	ldr	r3, [sp, #24]
 8007ad8:	4606      	mov	r6, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	f300 8093 	bgt.w	8007c06 <_dtoa_r+0x98e>
 8007ae0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	dc59      	bgt.n	8007b9a <_dtoa_r+0x922>
 8007ae6:	e08e      	b.n	8007c06 <_dtoa_r+0x98e>
 8007ae8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007aea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007aee:	e75d      	b.n	80079ac <_dtoa_r+0x734>
 8007af0:	9b08      	ldr	r3, [sp, #32]
 8007af2:	1e5c      	subs	r4, r3, #1
 8007af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007af6:	42a3      	cmp	r3, r4
 8007af8:	bfbf      	itttt	lt
 8007afa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007afc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007afe:	1ae3      	sublt	r3, r4, r3
 8007b00:	18d2      	addlt	r2, r2, r3
 8007b02:	bfa8      	it	ge
 8007b04:	1b1c      	subge	r4, r3, r4
 8007b06:	9b08      	ldr	r3, [sp, #32]
 8007b08:	bfbe      	ittt	lt
 8007b0a:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007b0c:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007b0e:	2400      	movlt	r4, #0
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	bfb5      	itete	lt
 8007b14:	eba9 0703 	sublt.w	r7, r9, r3
 8007b18:	464f      	movge	r7, r9
 8007b1a:	2300      	movlt	r3, #0
 8007b1c:	9b08      	ldrge	r3, [sp, #32]
 8007b1e:	e747      	b.n	80079b0 <_dtoa_r+0x738>
 8007b20:	464f      	mov	r7, r9
 8007b22:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007b24:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007b26:	e74c      	b.n	80079c2 <_dtoa_r+0x74a>
 8007b28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b2a:	e773      	b.n	8007a14 <_dtoa_r+0x79c>
 8007b2c:	3fe00000 	.word	0x3fe00000
 8007b30:	40240000 	.word	0x40240000
 8007b34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	dc18      	bgt.n	8007b6c <_dtoa_r+0x8f4>
 8007b3a:	9b04      	ldr	r3, [sp, #16]
 8007b3c:	b9b3      	cbnz	r3, 8007b6c <_dtoa_r+0x8f4>
 8007b3e:	9b05      	ldr	r3, [sp, #20]
 8007b40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b44:	b993      	cbnz	r3, 8007b6c <_dtoa_r+0x8f4>
 8007b46:	9b05      	ldr	r3, [sp, #20]
 8007b48:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b4c:	0d1b      	lsrs	r3, r3, #20
 8007b4e:	051b      	lsls	r3, r3, #20
 8007b50:	b17b      	cbz	r3, 8007b72 <_dtoa_r+0x8fa>
 8007b52:	f04f 0801 	mov.w	r8, #1
 8007b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b58:	f109 0901 	add.w	r9, r9, #1
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	f47f af6f 	bne.w	8007a46 <_dtoa_r+0x7ce>
 8007b68:	2001      	movs	r0, #1
 8007b6a:	e774      	b.n	8007a56 <_dtoa_r+0x7de>
 8007b6c:	f04f 0800 	mov.w	r8, #0
 8007b70:	e7f6      	b.n	8007b60 <_dtoa_r+0x8e8>
 8007b72:	4698      	mov	r8, r3
 8007b74:	e7f4      	b.n	8007b60 <_dtoa_r+0x8e8>
 8007b76:	d080      	beq.n	8007a7a <_dtoa_r+0x802>
 8007b78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b7a:	331c      	adds	r3, #28
 8007b7c:	441a      	add	r2, r3
 8007b7e:	4499      	add	r9, r3
 8007b80:	441f      	add	r7, r3
 8007b82:	9209      	str	r2, [sp, #36]	; 0x24
 8007b84:	e779      	b.n	8007a7a <_dtoa_r+0x802>
 8007b86:	4603      	mov	r3, r0
 8007b88:	e7f6      	b.n	8007b78 <_dtoa_r+0x900>
 8007b8a:	9b08      	ldr	r3, [sp, #32]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	dc34      	bgt.n	8007bfa <_dtoa_r+0x982>
 8007b90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b92:	2b02      	cmp	r3, #2
 8007b94:	dd31      	ble.n	8007bfa <_dtoa_r+0x982>
 8007b96:	9b08      	ldr	r3, [sp, #32]
 8007b98:	9306      	str	r3, [sp, #24]
 8007b9a:	9b06      	ldr	r3, [sp, #24]
 8007b9c:	b963      	cbnz	r3, 8007bb8 <_dtoa_r+0x940>
 8007b9e:	4621      	mov	r1, r4
 8007ba0:	2205      	movs	r2, #5
 8007ba2:	4628      	mov	r0, r5
 8007ba4:	f000 faaa 	bl	80080fc <__multadd>
 8007ba8:	4601      	mov	r1, r0
 8007baa:	4604      	mov	r4, r0
 8007bac:	4650      	mov	r0, sl
 8007bae:	f000 fd07 	bl	80085c0 <__mcmp>
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	f73f adbf 	bgt.w	8007736 <_dtoa_r+0x4be>
 8007bb8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007bba:	9f03      	ldr	r7, [sp, #12]
 8007bbc:	ea6f 0b03 	mvn.w	fp, r3
 8007bc0:	f04f 0800 	mov.w	r8, #0
 8007bc4:	4621      	mov	r1, r4
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	f000 fa76 	bl	80080b8 <_Bfree>
 8007bcc:	2e00      	cmp	r6, #0
 8007bce:	f43f aead 	beq.w	800792c <_dtoa_r+0x6b4>
 8007bd2:	f1b8 0f00 	cmp.w	r8, #0
 8007bd6:	d005      	beq.n	8007be4 <_dtoa_r+0x96c>
 8007bd8:	45b0      	cmp	r8, r6
 8007bda:	d003      	beq.n	8007be4 <_dtoa_r+0x96c>
 8007bdc:	4641      	mov	r1, r8
 8007bde:	4628      	mov	r0, r5
 8007be0:	f000 fa6a 	bl	80080b8 <_Bfree>
 8007be4:	4631      	mov	r1, r6
 8007be6:	4628      	mov	r0, r5
 8007be8:	f000 fa66 	bl	80080b8 <_Bfree>
 8007bec:	e69e      	b.n	800792c <_dtoa_r+0x6b4>
 8007bee:	2400      	movs	r4, #0
 8007bf0:	4626      	mov	r6, r4
 8007bf2:	e7e1      	b.n	8007bb8 <_dtoa_r+0x940>
 8007bf4:	46c3      	mov	fp, r8
 8007bf6:	4626      	mov	r6, r4
 8007bf8:	e59d      	b.n	8007736 <_dtoa_r+0x4be>
 8007bfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	f000 80c8 	beq.w	8007d92 <_dtoa_r+0xb1a>
 8007c02:	9b08      	ldr	r3, [sp, #32]
 8007c04:	9306      	str	r3, [sp, #24]
 8007c06:	2f00      	cmp	r7, #0
 8007c08:	dd05      	ble.n	8007c16 <_dtoa_r+0x99e>
 8007c0a:	4631      	mov	r1, r6
 8007c0c:	463a      	mov	r2, r7
 8007c0e:	4628      	mov	r0, r5
 8007c10:	f000 fc6a 	bl	80084e8 <__lshift>
 8007c14:	4606      	mov	r6, r0
 8007c16:	f1b8 0f00 	cmp.w	r8, #0
 8007c1a:	d05b      	beq.n	8007cd4 <_dtoa_r+0xa5c>
 8007c1c:	4628      	mov	r0, r5
 8007c1e:	6871      	ldr	r1, [r6, #4]
 8007c20:	f000 fa0a 	bl	8008038 <_Balloc>
 8007c24:	4607      	mov	r7, r0
 8007c26:	b928      	cbnz	r0, 8007c34 <_dtoa_r+0x9bc>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007c2e:	4b81      	ldr	r3, [pc, #516]	; (8007e34 <_dtoa_r+0xbbc>)
 8007c30:	f7ff bb36 	b.w	80072a0 <_dtoa_r+0x28>
 8007c34:	6932      	ldr	r2, [r6, #16]
 8007c36:	f106 010c 	add.w	r1, r6, #12
 8007c3a:	3202      	adds	r2, #2
 8007c3c:	0092      	lsls	r2, r2, #2
 8007c3e:	300c      	adds	r0, #12
 8007c40:	f7ff fa7d 	bl	800713e <memcpy>
 8007c44:	2201      	movs	r2, #1
 8007c46:	4639      	mov	r1, r7
 8007c48:	4628      	mov	r0, r5
 8007c4a:	f000 fc4d 	bl	80084e8 <__lshift>
 8007c4e:	46b0      	mov	r8, r6
 8007c50:	4606      	mov	r6, r0
 8007c52:	9b03      	ldr	r3, [sp, #12]
 8007c54:	9a03      	ldr	r2, [sp, #12]
 8007c56:	3301      	adds	r3, #1
 8007c58:	9308      	str	r3, [sp, #32]
 8007c5a:	9b06      	ldr	r3, [sp, #24]
 8007c5c:	4413      	add	r3, r2
 8007c5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c60:	9b04      	ldr	r3, [sp, #16]
 8007c62:	f003 0301 	and.w	r3, r3, #1
 8007c66:	930a      	str	r3, [sp, #40]	; 0x28
 8007c68:	9b08      	ldr	r3, [sp, #32]
 8007c6a:	4621      	mov	r1, r4
 8007c6c:	3b01      	subs	r3, #1
 8007c6e:	4650      	mov	r0, sl
 8007c70:	9304      	str	r3, [sp, #16]
 8007c72:	f7ff fa77 	bl	8007164 <quorem>
 8007c76:	4641      	mov	r1, r8
 8007c78:	9006      	str	r0, [sp, #24]
 8007c7a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007c7e:	4650      	mov	r0, sl
 8007c80:	f000 fc9e 	bl	80085c0 <__mcmp>
 8007c84:	4632      	mov	r2, r6
 8007c86:	9009      	str	r0, [sp, #36]	; 0x24
 8007c88:	4621      	mov	r1, r4
 8007c8a:	4628      	mov	r0, r5
 8007c8c:	f000 fcb4 	bl	80085f8 <__mdiff>
 8007c90:	68c2      	ldr	r2, [r0, #12]
 8007c92:	4607      	mov	r7, r0
 8007c94:	bb02      	cbnz	r2, 8007cd8 <_dtoa_r+0xa60>
 8007c96:	4601      	mov	r1, r0
 8007c98:	4650      	mov	r0, sl
 8007c9a:	f000 fc91 	bl	80085c0 <__mcmp>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	4639      	mov	r1, r7
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	920c      	str	r2, [sp, #48]	; 0x30
 8007ca6:	f000 fa07 	bl	80080b8 <_Bfree>
 8007caa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007cac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007cae:	9f08      	ldr	r7, [sp, #32]
 8007cb0:	ea43 0102 	orr.w	r1, r3, r2
 8007cb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cb6:	4319      	orrs	r1, r3
 8007cb8:	d110      	bne.n	8007cdc <_dtoa_r+0xa64>
 8007cba:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007cbe:	d029      	beq.n	8007d14 <_dtoa_r+0xa9c>
 8007cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	dd02      	ble.n	8007ccc <_dtoa_r+0xa54>
 8007cc6:	9b06      	ldr	r3, [sp, #24]
 8007cc8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007ccc:	9b04      	ldr	r3, [sp, #16]
 8007cce:	f883 9000 	strb.w	r9, [r3]
 8007cd2:	e777      	b.n	8007bc4 <_dtoa_r+0x94c>
 8007cd4:	4630      	mov	r0, r6
 8007cd6:	e7ba      	b.n	8007c4e <_dtoa_r+0x9d6>
 8007cd8:	2201      	movs	r2, #1
 8007cda:	e7e1      	b.n	8007ca0 <_dtoa_r+0xa28>
 8007cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	db04      	blt.n	8007cec <_dtoa_r+0xa74>
 8007ce2:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007ce4:	430b      	orrs	r3, r1
 8007ce6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007ce8:	430b      	orrs	r3, r1
 8007cea:	d120      	bne.n	8007d2e <_dtoa_r+0xab6>
 8007cec:	2a00      	cmp	r2, #0
 8007cee:	dded      	ble.n	8007ccc <_dtoa_r+0xa54>
 8007cf0:	4651      	mov	r1, sl
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	f000 fbf7 	bl	80084e8 <__lshift>
 8007cfa:	4621      	mov	r1, r4
 8007cfc:	4682      	mov	sl, r0
 8007cfe:	f000 fc5f 	bl	80085c0 <__mcmp>
 8007d02:	2800      	cmp	r0, #0
 8007d04:	dc03      	bgt.n	8007d0e <_dtoa_r+0xa96>
 8007d06:	d1e1      	bne.n	8007ccc <_dtoa_r+0xa54>
 8007d08:	f019 0f01 	tst.w	r9, #1
 8007d0c:	d0de      	beq.n	8007ccc <_dtoa_r+0xa54>
 8007d0e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007d12:	d1d8      	bne.n	8007cc6 <_dtoa_r+0xa4e>
 8007d14:	2339      	movs	r3, #57	; 0x39
 8007d16:	9a04      	ldr	r2, [sp, #16]
 8007d18:	7013      	strb	r3, [r2, #0]
 8007d1a:	463b      	mov	r3, r7
 8007d1c:	461f      	mov	r7, r3
 8007d1e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007d22:	3b01      	subs	r3, #1
 8007d24:	2a39      	cmp	r2, #57	; 0x39
 8007d26:	d06b      	beq.n	8007e00 <_dtoa_r+0xb88>
 8007d28:	3201      	adds	r2, #1
 8007d2a:	701a      	strb	r2, [r3, #0]
 8007d2c:	e74a      	b.n	8007bc4 <_dtoa_r+0x94c>
 8007d2e:	2a00      	cmp	r2, #0
 8007d30:	dd07      	ble.n	8007d42 <_dtoa_r+0xaca>
 8007d32:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007d36:	d0ed      	beq.n	8007d14 <_dtoa_r+0xa9c>
 8007d38:	9a04      	ldr	r2, [sp, #16]
 8007d3a:	f109 0301 	add.w	r3, r9, #1
 8007d3e:	7013      	strb	r3, [r2, #0]
 8007d40:	e740      	b.n	8007bc4 <_dtoa_r+0x94c>
 8007d42:	9b08      	ldr	r3, [sp, #32]
 8007d44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d46:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007d4a:	4293      	cmp	r3, r2
 8007d4c:	d042      	beq.n	8007dd4 <_dtoa_r+0xb5c>
 8007d4e:	4651      	mov	r1, sl
 8007d50:	2300      	movs	r3, #0
 8007d52:	220a      	movs	r2, #10
 8007d54:	4628      	mov	r0, r5
 8007d56:	f000 f9d1 	bl	80080fc <__multadd>
 8007d5a:	45b0      	cmp	r8, r6
 8007d5c:	4682      	mov	sl, r0
 8007d5e:	f04f 0300 	mov.w	r3, #0
 8007d62:	f04f 020a 	mov.w	r2, #10
 8007d66:	4641      	mov	r1, r8
 8007d68:	4628      	mov	r0, r5
 8007d6a:	d107      	bne.n	8007d7c <_dtoa_r+0xb04>
 8007d6c:	f000 f9c6 	bl	80080fc <__multadd>
 8007d70:	4680      	mov	r8, r0
 8007d72:	4606      	mov	r6, r0
 8007d74:	9b08      	ldr	r3, [sp, #32]
 8007d76:	3301      	adds	r3, #1
 8007d78:	9308      	str	r3, [sp, #32]
 8007d7a:	e775      	b.n	8007c68 <_dtoa_r+0x9f0>
 8007d7c:	f000 f9be 	bl	80080fc <__multadd>
 8007d80:	4631      	mov	r1, r6
 8007d82:	4680      	mov	r8, r0
 8007d84:	2300      	movs	r3, #0
 8007d86:	220a      	movs	r2, #10
 8007d88:	4628      	mov	r0, r5
 8007d8a:	f000 f9b7 	bl	80080fc <__multadd>
 8007d8e:	4606      	mov	r6, r0
 8007d90:	e7f0      	b.n	8007d74 <_dtoa_r+0xafc>
 8007d92:	9b08      	ldr	r3, [sp, #32]
 8007d94:	9306      	str	r3, [sp, #24]
 8007d96:	9f03      	ldr	r7, [sp, #12]
 8007d98:	4621      	mov	r1, r4
 8007d9a:	4650      	mov	r0, sl
 8007d9c:	f7ff f9e2 	bl	8007164 <quorem>
 8007da0:	9b03      	ldr	r3, [sp, #12]
 8007da2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007da6:	f807 9b01 	strb.w	r9, [r7], #1
 8007daa:	1afa      	subs	r2, r7, r3
 8007dac:	9b06      	ldr	r3, [sp, #24]
 8007dae:	4293      	cmp	r3, r2
 8007db0:	dd07      	ble.n	8007dc2 <_dtoa_r+0xb4a>
 8007db2:	4651      	mov	r1, sl
 8007db4:	2300      	movs	r3, #0
 8007db6:	220a      	movs	r2, #10
 8007db8:	4628      	mov	r0, r5
 8007dba:	f000 f99f 	bl	80080fc <__multadd>
 8007dbe:	4682      	mov	sl, r0
 8007dc0:	e7ea      	b.n	8007d98 <_dtoa_r+0xb20>
 8007dc2:	9b06      	ldr	r3, [sp, #24]
 8007dc4:	f04f 0800 	mov.w	r8, #0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	bfcc      	ite	gt
 8007dcc:	461f      	movgt	r7, r3
 8007dce:	2701      	movle	r7, #1
 8007dd0:	9b03      	ldr	r3, [sp, #12]
 8007dd2:	441f      	add	r7, r3
 8007dd4:	4651      	mov	r1, sl
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	4628      	mov	r0, r5
 8007dda:	f000 fb85 	bl	80084e8 <__lshift>
 8007dde:	4621      	mov	r1, r4
 8007de0:	4682      	mov	sl, r0
 8007de2:	f000 fbed 	bl	80085c0 <__mcmp>
 8007de6:	2800      	cmp	r0, #0
 8007de8:	dc97      	bgt.n	8007d1a <_dtoa_r+0xaa2>
 8007dea:	d102      	bne.n	8007df2 <_dtoa_r+0xb7a>
 8007dec:	f019 0f01 	tst.w	r9, #1
 8007df0:	d193      	bne.n	8007d1a <_dtoa_r+0xaa2>
 8007df2:	463b      	mov	r3, r7
 8007df4:	461f      	mov	r7, r3
 8007df6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007dfa:	2a30      	cmp	r2, #48	; 0x30
 8007dfc:	d0fa      	beq.n	8007df4 <_dtoa_r+0xb7c>
 8007dfe:	e6e1      	b.n	8007bc4 <_dtoa_r+0x94c>
 8007e00:	9a03      	ldr	r2, [sp, #12]
 8007e02:	429a      	cmp	r2, r3
 8007e04:	d18a      	bne.n	8007d1c <_dtoa_r+0xaa4>
 8007e06:	2331      	movs	r3, #49	; 0x31
 8007e08:	f10b 0b01 	add.w	fp, fp, #1
 8007e0c:	e797      	b.n	8007d3e <_dtoa_r+0xac6>
 8007e0e:	4b0a      	ldr	r3, [pc, #40]	; (8007e38 <_dtoa_r+0xbc0>)
 8007e10:	f7ff ba9f 	b.w	8007352 <_dtoa_r+0xda>
 8007e14:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	f47f aa77 	bne.w	800730a <_dtoa_r+0x92>
 8007e1c:	4b07      	ldr	r3, [pc, #28]	; (8007e3c <_dtoa_r+0xbc4>)
 8007e1e:	f7ff ba98 	b.w	8007352 <_dtoa_r+0xda>
 8007e22:	9b06      	ldr	r3, [sp, #24]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	dcb6      	bgt.n	8007d96 <_dtoa_r+0xb1e>
 8007e28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	f73f aeb5 	bgt.w	8007b9a <_dtoa_r+0x922>
 8007e30:	e7b1      	b.n	8007d96 <_dtoa_r+0xb1e>
 8007e32:	bf00      	nop
 8007e34:	0800aa41 	.word	0x0800aa41
 8007e38:	0800a99c 	.word	0x0800a99c
 8007e3c:	0800a9c5 	.word	0x0800a9c5

08007e40 <_free_r>:
 8007e40:	b538      	push	{r3, r4, r5, lr}
 8007e42:	4605      	mov	r5, r0
 8007e44:	2900      	cmp	r1, #0
 8007e46:	d040      	beq.n	8007eca <_free_r+0x8a>
 8007e48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e4c:	1f0c      	subs	r4, r1, #4
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	bfb8      	it	lt
 8007e52:	18e4      	addlt	r4, r4, r3
 8007e54:	f000 f8e4 	bl	8008020 <__malloc_lock>
 8007e58:	4a1c      	ldr	r2, [pc, #112]	; (8007ecc <_free_r+0x8c>)
 8007e5a:	6813      	ldr	r3, [r2, #0]
 8007e5c:	b933      	cbnz	r3, 8007e6c <_free_r+0x2c>
 8007e5e:	6063      	str	r3, [r4, #4]
 8007e60:	6014      	str	r4, [r2, #0]
 8007e62:	4628      	mov	r0, r5
 8007e64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e68:	f000 b8e0 	b.w	800802c <__malloc_unlock>
 8007e6c:	42a3      	cmp	r3, r4
 8007e6e:	d908      	bls.n	8007e82 <_free_r+0x42>
 8007e70:	6820      	ldr	r0, [r4, #0]
 8007e72:	1821      	adds	r1, r4, r0
 8007e74:	428b      	cmp	r3, r1
 8007e76:	bf01      	itttt	eq
 8007e78:	6819      	ldreq	r1, [r3, #0]
 8007e7a:	685b      	ldreq	r3, [r3, #4]
 8007e7c:	1809      	addeq	r1, r1, r0
 8007e7e:	6021      	streq	r1, [r4, #0]
 8007e80:	e7ed      	b.n	8007e5e <_free_r+0x1e>
 8007e82:	461a      	mov	r2, r3
 8007e84:	685b      	ldr	r3, [r3, #4]
 8007e86:	b10b      	cbz	r3, 8007e8c <_free_r+0x4c>
 8007e88:	42a3      	cmp	r3, r4
 8007e8a:	d9fa      	bls.n	8007e82 <_free_r+0x42>
 8007e8c:	6811      	ldr	r1, [r2, #0]
 8007e8e:	1850      	adds	r0, r2, r1
 8007e90:	42a0      	cmp	r0, r4
 8007e92:	d10b      	bne.n	8007eac <_free_r+0x6c>
 8007e94:	6820      	ldr	r0, [r4, #0]
 8007e96:	4401      	add	r1, r0
 8007e98:	1850      	adds	r0, r2, r1
 8007e9a:	4283      	cmp	r3, r0
 8007e9c:	6011      	str	r1, [r2, #0]
 8007e9e:	d1e0      	bne.n	8007e62 <_free_r+0x22>
 8007ea0:	6818      	ldr	r0, [r3, #0]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	4408      	add	r0, r1
 8007ea6:	6010      	str	r0, [r2, #0]
 8007ea8:	6053      	str	r3, [r2, #4]
 8007eaa:	e7da      	b.n	8007e62 <_free_r+0x22>
 8007eac:	d902      	bls.n	8007eb4 <_free_r+0x74>
 8007eae:	230c      	movs	r3, #12
 8007eb0:	602b      	str	r3, [r5, #0]
 8007eb2:	e7d6      	b.n	8007e62 <_free_r+0x22>
 8007eb4:	6820      	ldr	r0, [r4, #0]
 8007eb6:	1821      	adds	r1, r4, r0
 8007eb8:	428b      	cmp	r3, r1
 8007eba:	bf01      	itttt	eq
 8007ebc:	6819      	ldreq	r1, [r3, #0]
 8007ebe:	685b      	ldreq	r3, [r3, #4]
 8007ec0:	1809      	addeq	r1, r1, r0
 8007ec2:	6021      	streq	r1, [r4, #0]
 8007ec4:	6063      	str	r3, [r4, #4]
 8007ec6:	6054      	str	r4, [r2, #4]
 8007ec8:	e7cb      	b.n	8007e62 <_free_r+0x22>
 8007eca:	bd38      	pop	{r3, r4, r5, pc}
 8007ecc:	200014b0 	.word	0x200014b0

08007ed0 <malloc>:
 8007ed0:	4b02      	ldr	r3, [pc, #8]	; (8007edc <malloc+0xc>)
 8007ed2:	4601      	mov	r1, r0
 8007ed4:	6818      	ldr	r0, [r3, #0]
 8007ed6:	f000 b823 	b.w	8007f20 <_malloc_r>
 8007eda:	bf00      	nop
 8007edc:	20000074 	.word	0x20000074

08007ee0 <sbrk_aligned>:
 8007ee0:	b570      	push	{r4, r5, r6, lr}
 8007ee2:	4e0e      	ldr	r6, [pc, #56]	; (8007f1c <sbrk_aligned+0x3c>)
 8007ee4:	460c      	mov	r4, r1
 8007ee6:	6831      	ldr	r1, [r6, #0]
 8007ee8:	4605      	mov	r5, r0
 8007eea:	b911      	cbnz	r1, 8007ef2 <sbrk_aligned+0x12>
 8007eec:	f001 fd8c 	bl	8009a08 <_sbrk_r>
 8007ef0:	6030      	str	r0, [r6, #0]
 8007ef2:	4621      	mov	r1, r4
 8007ef4:	4628      	mov	r0, r5
 8007ef6:	f001 fd87 	bl	8009a08 <_sbrk_r>
 8007efa:	1c43      	adds	r3, r0, #1
 8007efc:	d00a      	beq.n	8007f14 <sbrk_aligned+0x34>
 8007efe:	1cc4      	adds	r4, r0, #3
 8007f00:	f024 0403 	bic.w	r4, r4, #3
 8007f04:	42a0      	cmp	r0, r4
 8007f06:	d007      	beq.n	8007f18 <sbrk_aligned+0x38>
 8007f08:	1a21      	subs	r1, r4, r0
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	f001 fd7c 	bl	8009a08 <_sbrk_r>
 8007f10:	3001      	adds	r0, #1
 8007f12:	d101      	bne.n	8007f18 <sbrk_aligned+0x38>
 8007f14:	f04f 34ff 	mov.w	r4, #4294967295
 8007f18:	4620      	mov	r0, r4
 8007f1a:	bd70      	pop	{r4, r5, r6, pc}
 8007f1c:	200014b4 	.word	0x200014b4

08007f20 <_malloc_r>:
 8007f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f24:	1ccd      	adds	r5, r1, #3
 8007f26:	f025 0503 	bic.w	r5, r5, #3
 8007f2a:	3508      	adds	r5, #8
 8007f2c:	2d0c      	cmp	r5, #12
 8007f2e:	bf38      	it	cc
 8007f30:	250c      	movcc	r5, #12
 8007f32:	2d00      	cmp	r5, #0
 8007f34:	4607      	mov	r7, r0
 8007f36:	db01      	blt.n	8007f3c <_malloc_r+0x1c>
 8007f38:	42a9      	cmp	r1, r5
 8007f3a:	d905      	bls.n	8007f48 <_malloc_r+0x28>
 8007f3c:	230c      	movs	r3, #12
 8007f3e:	2600      	movs	r6, #0
 8007f40:	603b      	str	r3, [r7, #0]
 8007f42:	4630      	mov	r0, r6
 8007f44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f48:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800801c <_malloc_r+0xfc>
 8007f4c:	f000 f868 	bl	8008020 <__malloc_lock>
 8007f50:	f8d8 3000 	ldr.w	r3, [r8]
 8007f54:	461c      	mov	r4, r3
 8007f56:	bb5c      	cbnz	r4, 8007fb0 <_malloc_r+0x90>
 8007f58:	4629      	mov	r1, r5
 8007f5a:	4638      	mov	r0, r7
 8007f5c:	f7ff ffc0 	bl	8007ee0 <sbrk_aligned>
 8007f60:	1c43      	adds	r3, r0, #1
 8007f62:	4604      	mov	r4, r0
 8007f64:	d155      	bne.n	8008012 <_malloc_r+0xf2>
 8007f66:	f8d8 4000 	ldr.w	r4, [r8]
 8007f6a:	4626      	mov	r6, r4
 8007f6c:	2e00      	cmp	r6, #0
 8007f6e:	d145      	bne.n	8007ffc <_malloc_r+0xdc>
 8007f70:	2c00      	cmp	r4, #0
 8007f72:	d048      	beq.n	8008006 <_malloc_r+0xe6>
 8007f74:	6823      	ldr	r3, [r4, #0]
 8007f76:	4631      	mov	r1, r6
 8007f78:	4638      	mov	r0, r7
 8007f7a:	eb04 0903 	add.w	r9, r4, r3
 8007f7e:	f001 fd43 	bl	8009a08 <_sbrk_r>
 8007f82:	4581      	cmp	r9, r0
 8007f84:	d13f      	bne.n	8008006 <_malloc_r+0xe6>
 8007f86:	6821      	ldr	r1, [r4, #0]
 8007f88:	4638      	mov	r0, r7
 8007f8a:	1a6d      	subs	r5, r5, r1
 8007f8c:	4629      	mov	r1, r5
 8007f8e:	f7ff ffa7 	bl	8007ee0 <sbrk_aligned>
 8007f92:	3001      	adds	r0, #1
 8007f94:	d037      	beq.n	8008006 <_malloc_r+0xe6>
 8007f96:	6823      	ldr	r3, [r4, #0]
 8007f98:	442b      	add	r3, r5
 8007f9a:	6023      	str	r3, [r4, #0]
 8007f9c:	f8d8 3000 	ldr.w	r3, [r8]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d038      	beq.n	8008016 <_malloc_r+0xf6>
 8007fa4:	685a      	ldr	r2, [r3, #4]
 8007fa6:	42a2      	cmp	r2, r4
 8007fa8:	d12b      	bne.n	8008002 <_malloc_r+0xe2>
 8007faa:	2200      	movs	r2, #0
 8007fac:	605a      	str	r2, [r3, #4]
 8007fae:	e00f      	b.n	8007fd0 <_malloc_r+0xb0>
 8007fb0:	6822      	ldr	r2, [r4, #0]
 8007fb2:	1b52      	subs	r2, r2, r5
 8007fb4:	d41f      	bmi.n	8007ff6 <_malloc_r+0xd6>
 8007fb6:	2a0b      	cmp	r2, #11
 8007fb8:	d917      	bls.n	8007fea <_malloc_r+0xca>
 8007fba:	1961      	adds	r1, r4, r5
 8007fbc:	42a3      	cmp	r3, r4
 8007fbe:	6025      	str	r5, [r4, #0]
 8007fc0:	bf18      	it	ne
 8007fc2:	6059      	strne	r1, [r3, #4]
 8007fc4:	6863      	ldr	r3, [r4, #4]
 8007fc6:	bf08      	it	eq
 8007fc8:	f8c8 1000 	streq.w	r1, [r8]
 8007fcc:	5162      	str	r2, [r4, r5]
 8007fce:	604b      	str	r3, [r1, #4]
 8007fd0:	4638      	mov	r0, r7
 8007fd2:	f104 060b 	add.w	r6, r4, #11
 8007fd6:	f000 f829 	bl	800802c <__malloc_unlock>
 8007fda:	f026 0607 	bic.w	r6, r6, #7
 8007fde:	1d23      	adds	r3, r4, #4
 8007fe0:	1af2      	subs	r2, r6, r3
 8007fe2:	d0ae      	beq.n	8007f42 <_malloc_r+0x22>
 8007fe4:	1b9b      	subs	r3, r3, r6
 8007fe6:	50a3      	str	r3, [r4, r2]
 8007fe8:	e7ab      	b.n	8007f42 <_malloc_r+0x22>
 8007fea:	42a3      	cmp	r3, r4
 8007fec:	6862      	ldr	r2, [r4, #4]
 8007fee:	d1dd      	bne.n	8007fac <_malloc_r+0x8c>
 8007ff0:	f8c8 2000 	str.w	r2, [r8]
 8007ff4:	e7ec      	b.n	8007fd0 <_malloc_r+0xb0>
 8007ff6:	4623      	mov	r3, r4
 8007ff8:	6864      	ldr	r4, [r4, #4]
 8007ffa:	e7ac      	b.n	8007f56 <_malloc_r+0x36>
 8007ffc:	4634      	mov	r4, r6
 8007ffe:	6876      	ldr	r6, [r6, #4]
 8008000:	e7b4      	b.n	8007f6c <_malloc_r+0x4c>
 8008002:	4613      	mov	r3, r2
 8008004:	e7cc      	b.n	8007fa0 <_malloc_r+0x80>
 8008006:	230c      	movs	r3, #12
 8008008:	4638      	mov	r0, r7
 800800a:	603b      	str	r3, [r7, #0]
 800800c:	f000 f80e 	bl	800802c <__malloc_unlock>
 8008010:	e797      	b.n	8007f42 <_malloc_r+0x22>
 8008012:	6025      	str	r5, [r4, #0]
 8008014:	e7dc      	b.n	8007fd0 <_malloc_r+0xb0>
 8008016:	605b      	str	r3, [r3, #4]
 8008018:	deff      	udf	#255	; 0xff
 800801a:	bf00      	nop
 800801c:	200014b0 	.word	0x200014b0

08008020 <__malloc_lock>:
 8008020:	4801      	ldr	r0, [pc, #4]	; (8008028 <__malloc_lock+0x8>)
 8008022:	f7ff b87c 	b.w	800711e <__retarget_lock_acquire_recursive>
 8008026:	bf00      	nop
 8008028:	200014ac 	.word	0x200014ac

0800802c <__malloc_unlock>:
 800802c:	4801      	ldr	r0, [pc, #4]	; (8008034 <__malloc_unlock+0x8>)
 800802e:	f7ff b877 	b.w	8007120 <__retarget_lock_release_recursive>
 8008032:	bf00      	nop
 8008034:	200014ac 	.word	0x200014ac

08008038 <_Balloc>:
 8008038:	b570      	push	{r4, r5, r6, lr}
 800803a:	69c6      	ldr	r6, [r0, #28]
 800803c:	4604      	mov	r4, r0
 800803e:	460d      	mov	r5, r1
 8008040:	b976      	cbnz	r6, 8008060 <_Balloc+0x28>
 8008042:	2010      	movs	r0, #16
 8008044:	f7ff ff44 	bl	8007ed0 <malloc>
 8008048:	4602      	mov	r2, r0
 800804a:	61e0      	str	r0, [r4, #28]
 800804c:	b920      	cbnz	r0, 8008058 <_Balloc+0x20>
 800804e:	216b      	movs	r1, #107	; 0x6b
 8008050:	4b17      	ldr	r3, [pc, #92]	; (80080b0 <_Balloc+0x78>)
 8008052:	4818      	ldr	r0, [pc, #96]	; (80080b4 <_Balloc+0x7c>)
 8008054:	f001 fcee 	bl	8009a34 <__assert_func>
 8008058:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800805c:	6006      	str	r6, [r0, #0]
 800805e:	60c6      	str	r6, [r0, #12]
 8008060:	69e6      	ldr	r6, [r4, #28]
 8008062:	68f3      	ldr	r3, [r6, #12]
 8008064:	b183      	cbz	r3, 8008088 <_Balloc+0x50>
 8008066:	69e3      	ldr	r3, [r4, #28]
 8008068:	68db      	ldr	r3, [r3, #12]
 800806a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800806e:	b9b8      	cbnz	r0, 80080a0 <_Balloc+0x68>
 8008070:	2101      	movs	r1, #1
 8008072:	fa01 f605 	lsl.w	r6, r1, r5
 8008076:	1d72      	adds	r2, r6, #5
 8008078:	4620      	mov	r0, r4
 800807a:	0092      	lsls	r2, r2, #2
 800807c:	f001 fcf8 	bl	8009a70 <_calloc_r>
 8008080:	b160      	cbz	r0, 800809c <_Balloc+0x64>
 8008082:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008086:	e00e      	b.n	80080a6 <_Balloc+0x6e>
 8008088:	2221      	movs	r2, #33	; 0x21
 800808a:	2104      	movs	r1, #4
 800808c:	4620      	mov	r0, r4
 800808e:	f001 fcef 	bl	8009a70 <_calloc_r>
 8008092:	69e3      	ldr	r3, [r4, #28]
 8008094:	60f0      	str	r0, [r6, #12]
 8008096:	68db      	ldr	r3, [r3, #12]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1e4      	bne.n	8008066 <_Balloc+0x2e>
 800809c:	2000      	movs	r0, #0
 800809e:	bd70      	pop	{r4, r5, r6, pc}
 80080a0:	6802      	ldr	r2, [r0, #0]
 80080a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80080a6:	2300      	movs	r3, #0
 80080a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80080ac:	e7f7      	b.n	800809e <_Balloc+0x66>
 80080ae:	bf00      	nop
 80080b0:	0800a9d2 	.word	0x0800a9d2
 80080b4:	0800aa52 	.word	0x0800aa52

080080b8 <_Bfree>:
 80080b8:	b570      	push	{r4, r5, r6, lr}
 80080ba:	69c6      	ldr	r6, [r0, #28]
 80080bc:	4605      	mov	r5, r0
 80080be:	460c      	mov	r4, r1
 80080c0:	b976      	cbnz	r6, 80080e0 <_Bfree+0x28>
 80080c2:	2010      	movs	r0, #16
 80080c4:	f7ff ff04 	bl	8007ed0 <malloc>
 80080c8:	4602      	mov	r2, r0
 80080ca:	61e8      	str	r0, [r5, #28]
 80080cc:	b920      	cbnz	r0, 80080d8 <_Bfree+0x20>
 80080ce:	218f      	movs	r1, #143	; 0x8f
 80080d0:	4b08      	ldr	r3, [pc, #32]	; (80080f4 <_Bfree+0x3c>)
 80080d2:	4809      	ldr	r0, [pc, #36]	; (80080f8 <_Bfree+0x40>)
 80080d4:	f001 fcae 	bl	8009a34 <__assert_func>
 80080d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080dc:	6006      	str	r6, [r0, #0]
 80080de:	60c6      	str	r6, [r0, #12]
 80080e0:	b13c      	cbz	r4, 80080f2 <_Bfree+0x3a>
 80080e2:	69eb      	ldr	r3, [r5, #28]
 80080e4:	6862      	ldr	r2, [r4, #4]
 80080e6:	68db      	ldr	r3, [r3, #12]
 80080e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80080ec:	6021      	str	r1, [r4, #0]
 80080ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80080f2:	bd70      	pop	{r4, r5, r6, pc}
 80080f4:	0800a9d2 	.word	0x0800a9d2
 80080f8:	0800aa52 	.word	0x0800aa52

080080fc <__multadd>:
 80080fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008100:	4607      	mov	r7, r0
 8008102:	460c      	mov	r4, r1
 8008104:	461e      	mov	r6, r3
 8008106:	2000      	movs	r0, #0
 8008108:	690d      	ldr	r5, [r1, #16]
 800810a:	f101 0c14 	add.w	ip, r1, #20
 800810e:	f8dc 3000 	ldr.w	r3, [ip]
 8008112:	3001      	adds	r0, #1
 8008114:	b299      	uxth	r1, r3
 8008116:	fb02 6101 	mla	r1, r2, r1, r6
 800811a:	0c1e      	lsrs	r6, r3, #16
 800811c:	0c0b      	lsrs	r3, r1, #16
 800811e:	fb02 3306 	mla	r3, r2, r6, r3
 8008122:	b289      	uxth	r1, r1
 8008124:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008128:	4285      	cmp	r5, r0
 800812a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800812e:	f84c 1b04 	str.w	r1, [ip], #4
 8008132:	dcec      	bgt.n	800810e <__multadd+0x12>
 8008134:	b30e      	cbz	r6, 800817a <__multadd+0x7e>
 8008136:	68a3      	ldr	r3, [r4, #8]
 8008138:	42ab      	cmp	r3, r5
 800813a:	dc19      	bgt.n	8008170 <__multadd+0x74>
 800813c:	6861      	ldr	r1, [r4, #4]
 800813e:	4638      	mov	r0, r7
 8008140:	3101      	adds	r1, #1
 8008142:	f7ff ff79 	bl	8008038 <_Balloc>
 8008146:	4680      	mov	r8, r0
 8008148:	b928      	cbnz	r0, 8008156 <__multadd+0x5a>
 800814a:	4602      	mov	r2, r0
 800814c:	21ba      	movs	r1, #186	; 0xba
 800814e:	4b0c      	ldr	r3, [pc, #48]	; (8008180 <__multadd+0x84>)
 8008150:	480c      	ldr	r0, [pc, #48]	; (8008184 <__multadd+0x88>)
 8008152:	f001 fc6f 	bl	8009a34 <__assert_func>
 8008156:	6922      	ldr	r2, [r4, #16]
 8008158:	f104 010c 	add.w	r1, r4, #12
 800815c:	3202      	adds	r2, #2
 800815e:	0092      	lsls	r2, r2, #2
 8008160:	300c      	adds	r0, #12
 8008162:	f7fe ffec 	bl	800713e <memcpy>
 8008166:	4621      	mov	r1, r4
 8008168:	4638      	mov	r0, r7
 800816a:	f7ff ffa5 	bl	80080b8 <_Bfree>
 800816e:	4644      	mov	r4, r8
 8008170:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008174:	3501      	adds	r5, #1
 8008176:	615e      	str	r6, [r3, #20]
 8008178:	6125      	str	r5, [r4, #16]
 800817a:	4620      	mov	r0, r4
 800817c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008180:	0800aa41 	.word	0x0800aa41
 8008184:	0800aa52 	.word	0x0800aa52

08008188 <__s2b>:
 8008188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800818c:	4615      	mov	r5, r2
 800818e:	2209      	movs	r2, #9
 8008190:	461f      	mov	r7, r3
 8008192:	3308      	adds	r3, #8
 8008194:	460c      	mov	r4, r1
 8008196:	fb93 f3f2 	sdiv	r3, r3, r2
 800819a:	4606      	mov	r6, r0
 800819c:	2201      	movs	r2, #1
 800819e:	2100      	movs	r1, #0
 80081a0:	429a      	cmp	r2, r3
 80081a2:	db09      	blt.n	80081b8 <__s2b+0x30>
 80081a4:	4630      	mov	r0, r6
 80081a6:	f7ff ff47 	bl	8008038 <_Balloc>
 80081aa:	b940      	cbnz	r0, 80081be <__s2b+0x36>
 80081ac:	4602      	mov	r2, r0
 80081ae:	21d3      	movs	r1, #211	; 0xd3
 80081b0:	4b18      	ldr	r3, [pc, #96]	; (8008214 <__s2b+0x8c>)
 80081b2:	4819      	ldr	r0, [pc, #100]	; (8008218 <__s2b+0x90>)
 80081b4:	f001 fc3e 	bl	8009a34 <__assert_func>
 80081b8:	0052      	lsls	r2, r2, #1
 80081ba:	3101      	adds	r1, #1
 80081bc:	e7f0      	b.n	80081a0 <__s2b+0x18>
 80081be:	9b08      	ldr	r3, [sp, #32]
 80081c0:	2d09      	cmp	r5, #9
 80081c2:	6143      	str	r3, [r0, #20]
 80081c4:	f04f 0301 	mov.w	r3, #1
 80081c8:	6103      	str	r3, [r0, #16]
 80081ca:	dd16      	ble.n	80081fa <__s2b+0x72>
 80081cc:	f104 0909 	add.w	r9, r4, #9
 80081d0:	46c8      	mov	r8, r9
 80081d2:	442c      	add	r4, r5
 80081d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80081d8:	4601      	mov	r1, r0
 80081da:	220a      	movs	r2, #10
 80081dc:	4630      	mov	r0, r6
 80081de:	3b30      	subs	r3, #48	; 0x30
 80081e0:	f7ff ff8c 	bl	80080fc <__multadd>
 80081e4:	45a0      	cmp	r8, r4
 80081e6:	d1f5      	bne.n	80081d4 <__s2b+0x4c>
 80081e8:	f1a5 0408 	sub.w	r4, r5, #8
 80081ec:	444c      	add	r4, r9
 80081ee:	1b2d      	subs	r5, r5, r4
 80081f0:	1963      	adds	r3, r4, r5
 80081f2:	42bb      	cmp	r3, r7
 80081f4:	db04      	blt.n	8008200 <__s2b+0x78>
 80081f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081fa:	2509      	movs	r5, #9
 80081fc:	340a      	adds	r4, #10
 80081fe:	e7f6      	b.n	80081ee <__s2b+0x66>
 8008200:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008204:	4601      	mov	r1, r0
 8008206:	220a      	movs	r2, #10
 8008208:	4630      	mov	r0, r6
 800820a:	3b30      	subs	r3, #48	; 0x30
 800820c:	f7ff ff76 	bl	80080fc <__multadd>
 8008210:	e7ee      	b.n	80081f0 <__s2b+0x68>
 8008212:	bf00      	nop
 8008214:	0800aa41 	.word	0x0800aa41
 8008218:	0800aa52 	.word	0x0800aa52

0800821c <__hi0bits>:
 800821c:	0c02      	lsrs	r2, r0, #16
 800821e:	0412      	lsls	r2, r2, #16
 8008220:	4603      	mov	r3, r0
 8008222:	b9ca      	cbnz	r2, 8008258 <__hi0bits+0x3c>
 8008224:	0403      	lsls	r3, r0, #16
 8008226:	2010      	movs	r0, #16
 8008228:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800822c:	bf04      	itt	eq
 800822e:	021b      	lsleq	r3, r3, #8
 8008230:	3008      	addeq	r0, #8
 8008232:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008236:	bf04      	itt	eq
 8008238:	011b      	lsleq	r3, r3, #4
 800823a:	3004      	addeq	r0, #4
 800823c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008240:	bf04      	itt	eq
 8008242:	009b      	lsleq	r3, r3, #2
 8008244:	3002      	addeq	r0, #2
 8008246:	2b00      	cmp	r3, #0
 8008248:	db05      	blt.n	8008256 <__hi0bits+0x3a>
 800824a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800824e:	f100 0001 	add.w	r0, r0, #1
 8008252:	bf08      	it	eq
 8008254:	2020      	moveq	r0, #32
 8008256:	4770      	bx	lr
 8008258:	2000      	movs	r0, #0
 800825a:	e7e5      	b.n	8008228 <__hi0bits+0xc>

0800825c <__lo0bits>:
 800825c:	6803      	ldr	r3, [r0, #0]
 800825e:	4602      	mov	r2, r0
 8008260:	f013 0007 	ands.w	r0, r3, #7
 8008264:	d00b      	beq.n	800827e <__lo0bits+0x22>
 8008266:	07d9      	lsls	r1, r3, #31
 8008268:	d421      	bmi.n	80082ae <__lo0bits+0x52>
 800826a:	0798      	lsls	r0, r3, #30
 800826c:	bf49      	itett	mi
 800826e:	085b      	lsrmi	r3, r3, #1
 8008270:	089b      	lsrpl	r3, r3, #2
 8008272:	2001      	movmi	r0, #1
 8008274:	6013      	strmi	r3, [r2, #0]
 8008276:	bf5c      	itt	pl
 8008278:	2002      	movpl	r0, #2
 800827a:	6013      	strpl	r3, [r2, #0]
 800827c:	4770      	bx	lr
 800827e:	b299      	uxth	r1, r3
 8008280:	b909      	cbnz	r1, 8008286 <__lo0bits+0x2a>
 8008282:	2010      	movs	r0, #16
 8008284:	0c1b      	lsrs	r3, r3, #16
 8008286:	b2d9      	uxtb	r1, r3
 8008288:	b909      	cbnz	r1, 800828e <__lo0bits+0x32>
 800828a:	3008      	adds	r0, #8
 800828c:	0a1b      	lsrs	r3, r3, #8
 800828e:	0719      	lsls	r1, r3, #28
 8008290:	bf04      	itt	eq
 8008292:	091b      	lsreq	r3, r3, #4
 8008294:	3004      	addeq	r0, #4
 8008296:	0799      	lsls	r1, r3, #30
 8008298:	bf04      	itt	eq
 800829a:	089b      	lsreq	r3, r3, #2
 800829c:	3002      	addeq	r0, #2
 800829e:	07d9      	lsls	r1, r3, #31
 80082a0:	d403      	bmi.n	80082aa <__lo0bits+0x4e>
 80082a2:	085b      	lsrs	r3, r3, #1
 80082a4:	f100 0001 	add.w	r0, r0, #1
 80082a8:	d003      	beq.n	80082b2 <__lo0bits+0x56>
 80082aa:	6013      	str	r3, [r2, #0]
 80082ac:	4770      	bx	lr
 80082ae:	2000      	movs	r0, #0
 80082b0:	4770      	bx	lr
 80082b2:	2020      	movs	r0, #32
 80082b4:	4770      	bx	lr
	...

080082b8 <__i2b>:
 80082b8:	b510      	push	{r4, lr}
 80082ba:	460c      	mov	r4, r1
 80082bc:	2101      	movs	r1, #1
 80082be:	f7ff febb 	bl	8008038 <_Balloc>
 80082c2:	4602      	mov	r2, r0
 80082c4:	b928      	cbnz	r0, 80082d2 <__i2b+0x1a>
 80082c6:	f240 1145 	movw	r1, #325	; 0x145
 80082ca:	4b04      	ldr	r3, [pc, #16]	; (80082dc <__i2b+0x24>)
 80082cc:	4804      	ldr	r0, [pc, #16]	; (80082e0 <__i2b+0x28>)
 80082ce:	f001 fbb1 	bl	8009a34 <__assert_func>
 80082d2:	2301      	movs	r3, #1
 80082d4:	6144      	str	r4, [r0, #20]
 80082d6:	6103      	str	r3, [r0, #16]
 80082d8:	bd10      	pop	{r4, pc}
 80082da:	bf00      	nop
 80082dc:	0800aa41 	.word	0x0800aa41
 80082e0:	0800aa52 	.word	0x0800aa52

080082e4 <__multiply>:
 80082e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e8:	4691      	mov	r9, r2
 80082ea:	690a      	ldr	r2, [r1, #16]
 80082ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80082f0:	460c      	mov	r4, r1
 80082f2:	429a      	cmp	r2, r3
 80082f4:	bfbe      	ittt	lt
 80082f6:	460b      	movlt	r3, r1
 80082f8:	464c      	movlt	r4, r9
 80082fa:	4699      	movlt	r9, r3
 80082fc:	6927      	ldr	r7, [r4, #16]
 80082fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008302:	68a3      	ldr	r3, [r4, #8]
 8008304:	6861      	ldr	r1, [r4, #4]
 8008306:	eb07 060a 	add.w	r6, r7, sl
 800830a:	42b3      	cmp	r3, r6
 800830c:	b085      	sub	sp, #20
 800830e:	bfb8      	it	lt
 8008310:	3101      	addlt	r1, #1
 8008312:	f7ff fe91 	bl	8008038 <_Balloc>
 8008316:	b930      	cbnz	r0, 8008326 <__multiply+0x42>
 8008318:	4602      	mov	r2, r0
 800831a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800831e:	4b43      	ldr	r3, [pc, #268]	; (800842c <__multiply+0x148>)
 8008320:	4843      	ldr	r0, [pc, #268]	; (8008430 <__multiply+0x14c>)
 8008322:	f001 fb87 	bl	8009a34 <__assert_func>
 8008326:	f100 0514 	add.w	r5, r0, #20
 800832a:	462b      	mov	r3, r5
 800832c:	2200      	movs	r2, #0
 800832e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008332:	4543      	cmp	r3, r8
 8008334:	d321      	bcc.n	800837a <__multiply+0x96>
 8008336:	f104 0314 	add.w	r3, r4, #20
 800833a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800833e:	f109 0314 	add.w	r3, r9, #20
 8008342:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008346:	9202      	str	r2, [sp, #8]
 8008348:	1b3a      	subs	r2, r7, r4
 800834a:	3a15      	subs	r2, #21
 800834c:	f022 0203 	bic.w	r2, r2, #3
 8008350:	3204      	adds	r2, #4
 8008352:	f104 0115 	add.w	r1, r4, #21
 8008356:	428f      	cmp	r7, r1
 8008358:	bf38      	it	cc
 800835a:	2204      	movcc	r2, #4
 800835c:	9201      	str	r2, [sp, #4]
 800835e:	9a02      	ldr	r2, [sp, #8]
 8008360:	9303      	str	r3, [sp, #12]
 8008362:	429a      	cmp	r2, r3
 8008364:	d80c      	bhi.n	8008380 <__multiply+0x9c>
 8008366:	2e00      	cmp	r6, #0
 8008368:	dd03      	ble.n	8008372 <__multiply+0x8e>
 800836a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800836e:	2b00      	cmp	r3, #0
 8008370:	d05a      	beq.n	8008428 <__multiply+0x144>
 8008372:	6106      	str	r6, [r0, #16]
 8008374:	b005      	add	sp, #20
 8008376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800837a:	f843 2b04 	str.w	r2, [r3], #4
 800837e:	e7d8      	b.n	8008332 <__multiply+0x4e>
 8008380:	f8b3 a000 	ldrh.w	sl, [r3]
 8008384:	f1ba 0f00 	cmp.w	sl, #0
 8008388:	d023      	beq.n	80083d2 <__multiply+0xee>
 800838a:	46a9      	mov	r9, r5
 800838c:	f04f 0c00 	mov.w	ip, #0
 8008390:	f104 0e14 	add.w	lr, r4, #20
 8008394:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008398:	f8d9 1000 	ldr.w	r1, [r9]
 800839c:	fa1f fb82 	uxth.w	fp, r2
 80083a0:	b289      	uxth	r1, r1
 80083a2:	fb0a 110b 	mla	r1, sl, fp, r1
 80083a6:	4461      	add	r1, ip
 80083a8:	f8d9 c000 	ldr.w	ip, [r9]
 80083ac:	0c12      	lsrs	r2, r2, #16
 80083ae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80083b2:	fb0a c202 	mla	r2, sl, r2, ip
 80083b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80083ba:	b289      	uxth	r1, r1
 80083bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80083c0:	4577      	cmp	r7, lr
 80083c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80083c6:	f849 1b04 	str.w	r1, [r9], #4
 80083ca:	d8e3      	bhi.n	8008394 <__multiply+0xb0>
 80083cc:	9a01      	ldr	r2, [sp, #4]
 80083ce:	f845 c002 	str.w	ip, [r5, r2]
 80083d2:	9a03      	ldr	r2, [sp, #12]
 80083d4:	3304      	adds	r3, #4
 80083d6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083da:	f1b9 0f00 	cmp.w	r9, #0
 80083de:	d021      	beq.n	8008424 <__multiply+0x140>
 80083e0:	46ae      	mov	lr, r5
 80083e2:	f04f 0a00 	mov.w	sl, #0
 80083e6:	6829      	ldr	r1, [r5, #0]
 80083e8:	f104 0c14 	add.w	ip, r4, #20
 80083ec:	f8bc b000 	ldrh.w	fp, [ip]
 80083f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80083f4:	b289      	uxth	r1, r1
 80083f6:	fb09 220b 	mla	r2, r9, fp, r2
 80083fa:	4452      	add	r2, sl
 80083fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008400:	f84e 1b04 	str.w	r1, [lr], #4
 8008404:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008408:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800840c:	f8be 1000 	ldrh.w	r1, [lr]
 8008410:	4567      	cmp	r7, ip
 8008412:	fb09 110a 	mla	r1, r9, sl, r1
 8008416:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800841a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800841e:	d8e5      	bhi.n	80083ec <__multiply+0x108>
 8008420:	9a01      	ldr	r2, [sp, #4]
 8008422:	50a9      	str	r1, [r5, r2]
 8008424:	3504      	adds	r5, #4
 8008426:	e79a      	b.n	800835e <__multiply+0x7a>
 8008428:	3e01      	subs	r6, #1
 800842a:	e79c      	b.n	8008366 <__multiply+0x82>
 800842c:	0800aa41 	.word	0x0800aa41
 8008430:	0800aa52 	.word	0x0800aa52

08008434 <__pow5mult>:
 8008434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008438:	4615      	mov	r5, r2
 800843a:	f012 0203 	ands.w	r2, r2, #3
 800843e:	4606      	mov	r6, r0
 8008440:	460f      	mov	r7, r1
 8008442:	d007      	beq.n	8008454 <__pow5mult+0x20>
 8008444:	4c25      	ldr	r4, [pc, #148]	; (80084dc <__pow5mult+0xa8>)
 8008446:	3a01      	subs	r2, #1
 8008448:	2300      	movs	r3, #0
 800844a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800844e:	f7ff fe55 	bl	80080fc <__multadd>
 8008452:	4607      	mov	r7, r0
 8008454:	10ad      	asrs	r5, r5, #2
 8008456:	d03d      	beq.n	80084d4 <__pow5mult+0xa0>
 8008458:	69f4      	ldr	r4, [r6, #28]
 800845a:	b97c      	cbnz	r4, 800847c <__pow5mult+0x48>
 800845c:	2010      	movs	r0, #16
 800845e:	f7ff fd37 	bl	8007ed0 <malloc>
 8008462:	4602      	mov	r2, r0
 8008464:	61f0      	str	r0, [r6, #28]
 8008466:	b928      	cbnz	r0, 8008474 <__pow5mult+0x40>
 8008468:	f240 11b3 	movw	r1, #435	; 0x1b3
 800846c:	4b1c      	ldr	r3, [pc, #112]	; (80084e0 <__pow5mult+0xac>)
 800846e:	481d      	ldr	r0, [pc, #116]	; (80084e4 <__pow5mult+0xb0>)
 8008470:	f001 fae0 	bl	8009a34 <__assert_func>
 8008474:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008478:	6004      	str	r4, [r0, #0]
 800847a:	60c4      	str	r4, [r0, #12]
 800847c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008480:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008484:	b94c      	cbnz	r4, 800849a <__pow5mult+0x66>
 8008486:	f240 2171 	movw	r1, #625	; 0x271
 800848a:	4630      	mov	r0, r6
 800848c:	f7ff ff14 	bl	80082b8 <__i2b>
 8008490:	2300      	movs	r3, #0
 8008492:	4604      	mov	r4, r0
 8008494:	f8c8 0008 	str.w	r0, [r8, #8]
 8008498:	6003      	str	r3, [r0, #0]
 800849a:	f04f 0900 	mov.w	r9, #0
 800849e:	07eb      	lsls	r3, r5, #31
 80084a0:	d50a      	bpl.n	80084b8 <__pow5mult+0x84>
 80084a2:	4639      	mov	r1, r7
 80084a4:	4622      	mov	r2, r4
 80084a6:	4630      	mov	r0, r6
 80084a8:	f7ff ff1c 	bl	80082e4 <__multiply>
 80084ac:	4680      	mov	r8, r0
 80084ae:	4639      	mov	r1, r7
 80084b0:	4630      	mov	r0, r6
 80084b2:	f7ff fe01 	bl	80080b8 <_Bfree>
 80084b6:	4647      	mov	r7, r8
 80084b8:	106d      	asrs	r5, r5, #1
 80084ba:	d00b      	beq.n	80084d4 <__pow5mult+0xa0>
 80084bc:	6820      	ldr	r0, [r4, #0]
 80084be:	b938      	cbnz	r0, 80084d0 <__pow5mult+0x9c>
 80084c0:	4622      	mov	r2, r4
 80084c2:	4621      	mov	r1, r4
 80084c4:	4630      	mov	r0, r6
 80084c6:	f7ff ff0d 	bl	80082e4 <__multiply>
 80084ca:	6020      	str	r0, [r4, #0]
 80084cc:	f8c0 9000 	str.w	r9, [r0]
 80084d0:	4604      	mov	r4, r0
 80084d2:	e7e4      	b.n	800849e <__pow5mult+0x6a>
 80084d4:	4638      	mov	r0, r7
 80084d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084da:	bf00      	nop
 80084dc:	0800aba0 	.word	0x0800aba0
 80084e0:	0800a9d2 	.word	0x0800a9d2
 80084e4:	0800aa52 	.word	0x0800aa52

080084e8 <__lshift>:
 80084e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084ec:	460c      	mov	r4, r1
 80084ee:	4607      	mov	r7, r0
 80084f0:	4691      	mov	r9, r2
 80084f2:	6923      	ldr	r3, [r4, #16]
 80084f4:	6849      	ldr	r1, [r1, #4]
 80084f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084fa:	68a3      	ldr	r3, [r4, #8]
 80084fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008500:	f108 0601 	add.w	r6, r8, #1
 8008504:	42b3      	cmp	r3, r6
 8008506:	db0b      	blt.n	8008520 <__lshift+0x38>
 8008508:	4638      	mov	r0, r7
 800850a:	f7ff fd95 	bl	8008038 <_Balloc>
 800850e:	4605      	mov	r5, r0
 8008510:	b948      	cbnz	r0, 8008526 <__lshift+0x3e>
 8008512:	4602      	mov	r2, r0
 8008514:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008518:	4b27      	ldr	r3, [pc, #156]	; (80085b8 <__lshift+0xd0>)
 800851a:	4828      	ldr	r0, [pc, #160]	; (80085bc <__lshift+0xd4>)
 800851c:	f001 fa8a 	bl	8009a34 <__assert_func>
 8008520:	3101      	adds	r1, #1
 8008522:	005b      	lsls	r3, r3, #1
 8008524:	e7ee      	b.n	8008504 <__lshift+0x1c>
 8008526:	2300      	movs	r3, #0
 8008528:	f100 0114 	add.w	r1, r0, #20
 800852c:	f100 0210 	add.w	r2, r0, #16
 8008530:	4618      	mov	r0, r3
 8008532:	4553      	cmp	r3, sl
 8008534:	db33      	blt.n	800859e <__lshift+0xb6>
 8008536:	6920      	ldr	r0, [r4, #16]
 8008538:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800853c:	f104 0314 	add.w	r3, r4, #20
 8008540:	f019 091f 	ands.w	r9, r9, #31
 8008544:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008548:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800854c:	d02b      	beq.n	80085a6 <__lshift+0xbe>
 800854e:	468a      	mov	sl, r1
 8008550:	2200      	movs	r2, #0
 8008552:	f1c9 0e20 	rsb	lr, r9, #32
 8008556:	6818      	ldr	r0, [r3, #0]
 8008558:	fa00 f009 	lsl.w	r0, r0, r9
 800855c:	4310      	orrs	r0, r2
 800855e:	f84a 0b04 	str.w	r0, [sl], #4
 8008562:	f853 2b04 	ldr.w	r2, [r3], #4
 8008566:	459c      	cmp	ip, r3
 8008568:	fa22 f20e 	lsr.w	r2, r2, lr
 800856c:	d8f3      	bhi.n	8008556 <__lshift+0x6e>
 800856e:	ebac 0304 	sub.w	r3, ip, r4
 8008572:	3b15      	subs	r3, #21
 8008574:	f023 0303 	bic.w	r3, r3, #3
 8008578:	3304      	adds	r3, #4
 800857a:	f104 0015 	add.w	r0, r4, #21
 800857e:	4584      	cmp	ip, r0
 8008580:	bf38      	it	cc
 8008582:	2304      	movcc	r3, #4
 8008584:	50ca      	str	r2, [r1, r3]
 8008586:	b10a      	cbz	r2, 800858c <__lshift+0xa4>
 8008588:	f108 0602 	add.w	r6, r8, #2
 800858c:	3e01      	subs	r6, #1
 800858e:	4638      	mov	r0, r7
 8008590:	4621      	mov	r1, r4
 8008592:	612e      	str	r6, [r5, #16]
 8008594:	f7ff fd90 	bl	80080b8 <_Bfree>
 8008598:	4628      	mov	r0, r5
 800859a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800859e:	f842 0f04 	str.w	r0, [r2, #4]!
 80085a2:	3301      	adds	r3, #1
 80085a4:	e7c5      	b.n	8008532 <__lshift+0x4a>
 80085a6:	3904      	subs	r1, #4
 80085a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80085ac:	459c      	cmp	ip, r3
 80085ae:	f841 2f04 	str.w	r2, [r1, #4]!
 80085b2:	d8f9      	bhi.n	80085a8 <__lshift+0xc0>
 80085b4:	e7ea      	b.n	800858c <__lshift+0xa4>
 80085b6:	bf00      	nop
 80085b8:	0800aa41 	.word	0x0800aa41
 80085bc:	0800aa52 	.word	0x0800aa52

080085c0 <__mcmp>:
 80085c0:	4603      	mov	r3, r0
 80085c2:	690a      	ldr	r2, [r1, #16]
 80085c4:	6900      	ldr	r0, [r0, #16]
 80085c6:	b530      	push	{r4, r5, lr}
 80085c8:	1a80      	subs	r0, r0, r2
 80085ca:	d10d      	bne.n	80085e8 <__mcmp+0x28>
 80085cc:	3314      	adds	r3, #20
 80085ce:	3114      	adds	r1, #20
 80085d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80085d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80085d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80085dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80085e0:	4295      	cmp	r5, r2
 80085e2:	d002      	beq.n	80085ea <__mcmp+0x2a>
 80085e4:	d304      	bcc.n	80085f0 <__mcmp+0x30>
 80085e6:	2001      	movs	r0, #1
 80085e8:	bd30      	pop	{r4, r5, pc}
 80085ea:	42a3      	cmp	r3, r4
 80085ec:	d3f4      	bcc.n	80085d8 <__mcmp+0x18>
 80085ee:	e7fb      	b.n	80085e8 <__mcmp+0x28>
 80085f0:	f04f 30ff 	mov.w	r0, #4294967295
 80085f4:	e7f8      	b.n	80085e8 <__mcmp+0x28>
	...

080085f8 <__mdiff>:
 80085f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085fc:	460d      	mov	r5, r1
 80085fe:	4607      	mov	r7, r0
 8008600:	4611      	mov	r1, r2
 8008602:	4628      	mov	r0, r5
 8008604:	4614      	mov	r4, r2
 8008606:	f7ff ffdb 	bl	80085c0 <__mcmp>
 800860a:	1e06      	subs	r6, r0, #0
 800860c:	d111      	bne.n	8008632 <__mdiff+0x3a>
 800860e:	4631      	mov	r1, r6
 8008610:	4638      	mov	r0, r7
 8008612:	f7ff fd11 	bl	8008038 <_Balloc>
 8008616:	4602      	mov	r2, r0
 8008618:	b928      	cbnz	r0, 8008626 <__mdiff+0x2e>
 800861a:	f240 2137 	movw	r1, #567	; 0x237
 800861e:	4b3a      	ldr	r3, [pc, #232]	; (8008708 <__mdiff+0x110>)
 8008620:	483a      	ldr	r0, [pc, #232]	; (800870c <__mdiff+0x114>)
 8008622:	f001 fa07 	bl	8009a34 <__assert_func>
 8008626:	2301      	movs	r3, #1
 8008628:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800862c:	4610      	mov	r0, r2
 800862e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008632:	bfa4      	itt	ge
 8008634:	4623      	movge	r3, r4
 8008636:	462c      	movge	r4, r5
 8008638:	4638      	mov	r0, r7
 800863a:	6861      	ldr	r1, [r4, #4]
 800863c:	bfa6      	itte	ge
 800863e:	461d      	movge	r5, r3
 8008640:	2600      	movge	r6, #0
 8008642:	2601      	movlt	r6, #1
 8008644:	f7ff fcf8 	bl	8008038 <_Balloc>
 8008648:	4602      	mov	r2, r0
 800864a:	b918      	cbnz	r0, 8008654 <__mdiff+0x5c>
 800864c:	f240 2145 	movw	r1, #581	; 0x245
 8008650:	4b2d      	ldr	r3, [pc, #180]	; (8008708 <__mdiff+0x110>)
 8008652:	e7e5      	b.n	8008620 <__mdiff+0x28>
 8008654:	f102 0814 	add.w	r8, r2, #20
 8008658:	46c2      	mov	sl, r8
 800865a:	f04f 0c00 	mov.w	ip, #0
 800865e:	6927      	ldr	r7, [r4, #16]
 8008660:	60c6      	str	r6, [r0, #12]
 8008662:	692e      	ldr	r6, [r5, #16]
 8008664:	f104 0014 	add.w	r0, r4, #20
 8008668:	f105 0914 	add.w	r9, r5, #20
 800866c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008670:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008674:	3410      	adds	r4, #16
 8008676:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800867a:	f859 3b04 	ldr.w	r3, [r9], #4
 800867e:	fa1f f18b 	uxth.w	r1, fp
 8008682:	4461      	add	r1, ip
 8008684:	fa1f fc83 	uxth.w	ip, r3
 8008688:	0c1b      	lsrs	r3, r3, #16
 800868a:	eba1 010c 	sub.w	r1, r1, ip
 800868e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008692:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008696:	b289      	uxth	r1, r1
 8008698:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800869c:	454e      	cmp	r6, r9
 800869e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80086a2:	f84a 1b04 	str.w	r1, [sl], #4
 80086a6:	d8e6      	bhi.n	8008676 <__mdiff+0x7e>
 80086a8:	1b73      	subs	r3, r6, r5
 80086aa:	3b15      	subs	r3, #21
 80086ac:	f023 0303 	bic.w	r3, r3, #3
 80086b0:	3515      	adds	r5, #21
 80086b2:	3304      	adds	r3, #4
 80086b4:	42ae      	cmp	r6, r5
 80086b6:	bf38      	it	cc
 80086b8:	2304      	movcc	r3, #4
 80086ba:	4418      	add	r0, r3
 80086bc:	4443      	add	r3, r8
 80086be:	461e      	mov	r6, r3
 80086c0:	4605      	mov	r5, r0
 80086c2:	4575      	cmp	r5, lr
 80086c4:	d30e      	bcc.n	80086e4 <__mdiff+0xec>
 80086c6:	f10e 0103 	add.w	r1, lr, #3
 80086ca:	1a09      	subs	r1, r1, r0
 80086cc:	f021 0103 	bic.w	r1, r1, #3
 80086d0:	3803      	subs	r0, #3
 80086d2:	4586      	cmp	lr, r0
 80086d4:	bf38      	it	cc
 80086d6:	2100      	movcc	r1, #0
 80086d8:	440b      	add	r3, r1
 80086da:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80086de:	b189      	cbz	r1, 8008704 <__mdiff+0x10c>
 80086e0:	6117      	str	r7, [r2, #16]
 80086e2:	e7a3      	b.n	800862c <__mdiff+0x34>
 80086e4:	f855 8b04 	ldr.w	r8, [r5], #4
 80086e8:	fa1f f188 	uxth.w	r1, r8
 80086ec:	4461      	add	r1, ip
 80086ee:	140c      	asrs	r4, r1, #16
 80086f0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80086f4:	b289      	uxth	r1, r1
 80086f6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80086fa:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80086fe:	f846 1b04 	str.w	r1, [r6], #4
 8008702:	e7de      	b.n	80086c2 <__mdiff+0xca>
 8008704:	3f01      	subs	r7, #1
 8008706:	e7e8      	b.n	80086da <__mdiff+0xe2>
 8008708:	0800aa41 	.word	0x0800aa41
 800870c:	0800aa52 	.word	0x0800aa52

08008710 <__ulp>:
 8008710:	4b0e      	ldr	r3, [pc, #56]	; (800874c <__ulp+0x3c>)
 8008712:	400b      	ands	r3, r1
 8008714:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008718:	2b00      	cmp	r3, #0
 800871a:	dc08      	bgt.n	800872e <__ulp+0x1e>
 800871c:	425b      	negs	r3, r3
 800871e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008722:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008726:	da04      	bge.n	8008732 <__ulp+0x22>
 8008728:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800872c:	4113      	asrs	r3, r2
 800872e:	2200      	movs	r2, #0
 8008730:	e008      	b.n	8008744 <__ulp+0x34>
 8008732:	f1a2 0314 	sub.w	r3, r2, #20
 8008736:	2b1e      	cmp	r3, #30
 8008738:	bfd6      	itet	le
 800873a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800873e:	2201      	movgt	r2, #1
 8008740:	40da      	lsrle	r2, r3
 8008742:	2300      	movs	r3, #0
 8008744:	4619      	mov	r1, r3
 8008746:	4610      	mov	r0, r2
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	7ff00000 	.word	0x7ff00000

08008750 <__b2d>:
 8008750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008752:	6905      	ldr	r5, [r0, #16]
 8008754:	f100 0714 	add.w	r7, r0, #20
 8008758:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800875c:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008760:	1f2e      	subs	r6, r5, #4
 8008762:	4620      	mov	r0, r4
 8008764:	f7ff fd5a 	bl	800821c <__hi0bits>
 8008768:	f1c0 0220 	rsb	r2, r0, #32
 800876c:	280a      	cmp	r0, #10
 800876e:	4603      	mov	r3, r0
 8008770:	f8df c068 	ldr.w	ip, [pc, #104]	; 80087dc <__b2d+0x8c>
 8008774:	600a      	str	r2, [r1, #0]
 8008776:	dc12      	bgt.n	800879e <__b2d+0x4e>
 8008778:	f1c0 0e0b 	rsb	lr, r0, #11
 800877c:	fa24 f20e 	lsr.w	r2, r4, lr
 8008780:	42b7      	cmp	r7, r6
 8008782:	ea42 010c 	orr.w	r1, r2, ip
 8008786:	bf2c      	ite	cs
 8008788:	2200      	movcs	r2, #0
 800878a:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800878e:	3315      	adds	r3, #21
 8008790:	fa04 f303 	lsl.w	r3, r4, r3
 8008794:	fa22 f20e 	lsr.w	r2, r2, lr
 8008798:	431a      	orrs	r2, r3
 800879a:	4610      	mov	r0, r2
 800879c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800879e:	42b7      	cmp	r7, r6
 80087a0:	bf2e      	itee	cs
 80087a2:	2200      	movcs	r2, #0
 80087a4:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80087a8:	f1a5 0608 	subcc.w	r6, r5, #8
 80087ac:	3b0b      	subs	r3, #11
 80087ae:	d012      	beq.n	80087d6 <__b2d+0x86>
 80087b0:	f1c3 0520 	rsb	r5, r3, #32
 80087b4:	fa22 f105 	lsr.w	r1, r2, r5
 80087b8:	409c      	lsls	r4, r3
 80087ba:	430c      	orrs	r4, r1
 80087bc:	42be      	cmp	r6, r7
 80087be:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 80087c2:	bf94      	ite	ls
 80087c4:	2400      	movls	r4, #0
 80087c6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80087ca:	409a      	lsls	r2, r3
 80087cc:	40ec      	lsrs	r4, r5
 80087ce:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80087d2:	4322      	orrs	r2, r4
 80087d4:	e7e1      	b.n	800879a <__b2d+0x4a>
 80087d6:	ea44 010c 	orr.w	r1, r4, ip
 80087da:	e7de      	b.n	800879a <__b2d+0x4a>
 80087dc:	3ff00000 	.word	0x3ff00000

080087e0 <__d2b>:
 80087e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087e2:	2101      	movs	r1, #1
 80087e4:	4617      	mov	r7, r2
 80087e6:	461c      	mov	r4, r3
 80087e8:	9e08      	ldr	r6, [sp, #32]
 80087ea:	f7ff fc25 	bl	8008038 <_Balloc>
 80087ee:	4605      	mov	r5, r0
 80087f0:	b930      	cbnz	r0, 8008800 <__d2b+0x20>
 80087f2:	4602      	mov	r2, r0
 80087f4:	f240 310f 	movw	r1, #783	; 0x30f
 80087f8:	4b22      	ldr	r3, [pc, #136]	; (8008884 <__d2b+0xa4>)
 80087fa:	4823      	ldr	r0, [pc, #140]	; (8008888 <__d2b+0xa8>)
 80087fc:	f001 f91a 	bl	8009a34 <__assert_func>
 8008800:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008804:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008808:	bb24      	cbnz	r4, 8008854 <__d2b+0x74>
 800880a:	2f00      	cmp	r7, #0
 800880c:	9301      	str	r3, [sp, #4]
 800880e:	d026      	beq.n	800885e <__d2b+0x7e>
 8008810:	4668      	mov	r0, sp
 8008812:	9700      	str	r7, [sp, #0]
 8008814:	f7ff fd22 	bl	800825c <__lo0bits>
 8008818:	e9dd 1200 	ldrd	r1, r2, [sp]
 800881c:	b1e8      	cbz	r0, 800885a <__d2b+0x7a>
 800881e:	f1c0 0320 	rsb	r3, r0, #32
 8008822:	fa02 f303 	lsl.w	r3, r2, r3
 8008826:	430b      	orrs	r3, r1
 8008828:	40c2      	lsrs	r2, r0
 800882a:	616b      	str	r3, [r5, #20]
 800882c:	9201      	str	r2, [sp, #4]
 800882e:	9b01      	ldr	r3, [sp, #4]
 8008830:	2b00      	cmp	r3, #0
 8008832:	bf14      	ite	ne
 8008834:	2102      	movne	r1, #2
 8008836:	2101      	moveq	r1, #1
 8008838:	61ab      	str	r3, [r5, #24]
 800883a:	6129      	str	r1, [r5, #16]
 800883c:	b1bc      	cbz	r4, 800886e <__d2b+0x8e>
 800883e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008842:	4404      	add	r4, r0
 8008844:	6034      	str	r4, [r6, #0]
 8008846:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800884a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800884c:	6018      	str	r0, [r3, #0]
 800884e:	4628      	mov	r0, r5
 8008850:	b003      	add	sp, #12
 8008852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008854:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008858:	e7d7      	b.n	800880a <__d2b+0x2a>
 800885a:	6169      	str	r1, [r5, #20]
 800885c:	e7e7      	b.n	800882e <__d2b+0x4e>
 800885e:	a801      	add	r0, sp, #4
 8008860:	f7ff fcfc 	bl	800825c <__lo0bits>
 8008864:	9b01      	ldr	r3, [sp, #4]
 8008866:	2101      	movs	r1, #1
 8008868:	616b      	str	r3, [r5, #20]
 800886a:	3020      	adds	r0, #32
 800886c:	e7e5      	b.n	800883a <__d2b+0x5a>
 800886e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008872:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8008876:	6030      	str	r0, [r6, #0]
 8008878:	6918      	ldr	r0, [r3, #16]
 800887a:	f7ff fccf 	bl	800821c <__hi0bits>
 800887e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008882:	e7e2      	b.n	800884a <__d2b+0x6a>
 8008884:	0800aa41 	.word	0x0800aa41
 8008888:	0800aa52 	.word	0x0800aa52

0800888c <__ratio>:
 800888c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008890:	4688      	mov	r8, r1
 8008892:	4669      	mov	r1, sp
 8008894:	4681      	mov	r9, r0
 8008896:	f7ff ff5b 	bl	8008750 <__b2d>
 800889a:	460f      	mov	r7, r1
 800889c:	4604      	mov	r4, r0
 800889e:	460d      	mov	r5, r1
 80088a0:	4640      	mov	r0, r8
 80088a2:	a901      	add	r1, sp, #4
 80088a4:	f7ff ff54 	bl	8008750 <__b2d>
 80088a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80088ac:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80088b0:	468b      	mov	fp, r1
 80088b2:	eba3 0c02 	sub.w	ip, r3, r2
 80088b6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80088ba:	1a9b      	subs	r3, r3, r2
 80088bc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	bfd5      	itete	le
 80088c4:	460a      	movle	r2, r1
 80088c6:	462a      	movgt	r2, r5
 80088c8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80088cc:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80088d0:	bfd8      	it	le
 80088d2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80088d6:	465b      	mov	r3, fp
 80088d8:	4602      	mov	r2, r0
 80088da:	4639      	mov	r1, r7
 80088dc:	4620      	mov	r0, r4
 80088de:	f7f7 ff25 	bl	800072c <__aeabi_ddiv>
 80088e2:	b003      	add	sp, #12
 80088e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080088e8 <__copybits>:
 80088e8:	3901      	subs	r1, #1
 80088ea:	b570      	push	{r4, r5, r6, lr}
 80088ec:	1149      	asrs	r1, r1, #5
 80088ee:	6914      	ldr	r4, [r2, #16]
 80088f0:	3101      	adds	r1, #1
 80088f2:	f102 0314 	add.w	r3, r2, #20
 80088f6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80088fa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80088fe:	1f05      	subs	r5, r0, #4
 8008900:	42a3      	cmp	r3, r4
 8008902:	d30c      	bcc.n	800891e <__copybits+0x36>
 8008904:	1aa3      	subs	r3, r4, r2
 8008906:	3b11      	subs	r3, #17
 8008908:	f023 0303 	bic.w	r3, r3, #3
 800890c:	3211      	adds	r2, #17
 800890e:	42a2      	cmp	r2, r4
 8008910:	bf88      	it	hi
 8008912:	2300      	movhi	r3, #0
 8008914:	4418      	add	r0, r3
 8008916:	2300      	movs	r3, #0
 8008918:	4288      	cmp	r0, r1
 800891a:	d305      	bcc.n	8008928 <__copybits+0x40>
 800891c:	bd70      	pop	{r4, r5, r6, pc}
 800891e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008922:	f845 6f04 	str.w	r6, [r5, #4]!
 8008926:	e7eb      	b.n	8008900 <__copybits+0x18>
 8008928:	f840 3b04 	str.w	r3, [r0], #4
 800892c:	e7f4      	b.n	8008918 <__copybits+0x30>

0800892e <__any_on>:
 800892e:	f100 0214 	add.w	r2, r0, #20
 8008932:	6900      	ldr	r0, [r0, #16]
 8008934:	114b      	asrs	r3, r1, #5
 8008936:	4298      	cmp	r0, r3
 8008938:	b510      	push	{r4, lr}
 800893a:	db11      	blt.n	8008960 <__any_on+0x32>
 800893c:	dd0a      	ble.n	8008954 <__any_on+0x26>
 800893e:	f011 011f 	ands.w	r1, r1, #31
 8008942:	d007      	beq.n	8008954 <__any_on+0x26>
 8008944:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008948:	fa24 f001 	lsr.w	r0, r4, r1
 800894c:	fa00 f101 	lsl.w	r1, r0, r1
 8008950:	428c      	cmp	r4, r1
 8008952:	d10b      	bne.n	800896c <__any_on+0x3e>
 8008954:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008958:	4293      	cmp	r3, r2
 800895a:	d803      	bhi.n	8008964 <__any_on+0x36>
 800895c:	2000      	movs	r0, #0
 800895e:	bd10      	pop	{r4, pc}
 8008960:	4603      	mov	r3, r0
 8008962:	e7f7      	b.n	8008954 <__any_on+0x26>
 8008964:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008968:	2900      	cmp	r1, #0
 800896a:	d0f5      	beq.n	8008958 <__any_on+0x2a>
 800896c:	2001      	movs	r0, #1
 800896e:	e7f6      	b.n	800895e <__any_on+0x30>

08008970 <sulp>:
 8008970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008974:	460f      	mov	r7, r1
 8008976:	4690      	mov	r8, r2
 8008978:	f7ff feca 	bl	8008710 <__ulp>
 800897c:	4604      	mov	r4, r0
 800897e:	460d      	mov	r5, r1
 8008980:	f1b8 0f00 	cmp.w	r8, #0
 8008984:	d011      	beq.n	80089aa <sulp+0x3a>
 8008986:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800898a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800898e:	2b00      	cmp	r3, #0
 8008990:	dd0b      	ble.n	80089aa <sulp+0x3a>
 8008992:	2400      	movs	r4, #0
 8008994:	051b      	lsls	r3, r3, #20
 8008996:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800899a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800899e:	4622      	mov	r2, r4
 80089a0:	462b      	mov	r3, r5
 80089a2:	f7f7 fd99 	bl	80004d8 <__aeabi_dmul>
 80089a6:	4604      	mov	r4, r0
 80089a8:	460d      	mov	r5, r1
 80089aa:	4620      	mov	r0, r4
 80089ac:	4629      	mov	r1, r5
 80089ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b2:	0000      	movs	r0, r0
 80089b4:	0000      	movs	r0, r0
	...

080089b8 <_strtod_l>:
 80089b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089bc:	b09f      	sub	sp, #124	; 0x7c
 80089be:	9217      	str	r2, [sp, #92]	; 0x5c
 80089c0:	2200      	movs	r2, #0
 80089c2:	4604      	mov	r4, r0
 80089c4:	921a      	str	r2, [sp, #104]	; 0x68
 80089c6:	460d      	mov	r5, r1
 80089c8:	f04f 0800 	mov.w	r8, #0
 80089cc:	f04f 0900 	mov.w	r9, #0
 80089d0:	460a      	mov	r2, r1
 80089d2:	9219      	str	r2, [sp, #100]	; 0x64
 80089d4:	7811      	ldrb	r1, [r2, #0]
 80089d6:	292b      	cmp	r1, #43	; 0x2b
 80089d8:	d04a      	beq.n	8008a70 <_strtod_l+0xb8>
 80089da:	d838      	bhi.n	8008a4e <_strtod_l+0x96>
 80089dc:	290d      	cmp	r1, #13
 80089de:	d832      	bhi.n	8008a46 <_strtod_l+0x8e>
 80089e0:	2908      	cmp	r1, #8
 80089e2:	d832      	bhi.n	8008a4a <_strtod_l+0x92>
 80089e4:	2900      	cmp	r1, #0
 80089e6:	d03b      	beq.n	8008a60 <_strtod_l+0xa8>
 80089e8:	2200      	movs	r2, #0
 80089ea:	920e      	str	r2, [sp, #56]	; 0x38
 80089ec:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80089ee:	7832      	ldrb	r2, [r6, #0]
 80089f0:	2a30      	cmp	r2, #48	; 0x30
 80089f2:	f040 80b2 	bne.w	8008b5a <_strtod_l+0x1a2>
 80089f6:	7872      	ldrb	r2, [r6, #1]
 80089f8:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80089fc:	2a58      	cmp	r2, #88	; 0x58
 80089fe:	d16e      	bne.n	8008ade <_strtod_l+0x126>
 8008a00:	9302      	str	r3, [sp, #8]
 8008a02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a04:	4620      	mov	r0, r4
 8008a06:	9301      	str	r3, [sp, #4]
 8008a08:	ab1a      	add	r3, sp, #104	; 0x68
 8008a0a:	9300      	str	r3, [sp, #0]
 8008a0c:	4a8c      	ldr	r2, [pc, #560]	; (8008c40 <_strtod_l+0x288>)
 8008a0e:	ab1b      	add	r3, sp, #108	; 0x6c
 8008a10:	a919      	add	r1, sp, #100	; 0x64
 8008a12:	f001 f8a9 	bl	8009b68 <__gethex>
 8008a16:	f010 070f 	ands.w	r7, r0, #15
 8008a1a:	4605      	mov	r5, r0
 8008a1c:	d005      	beq.n	8008a2a <_strtod_l+0x72>
 8008a1e:	2f06      	cmp	r7, #6
 8008a20:	d128      	bne.n	8008a74 <_strtod_l+0xbc>
 8008a22:	2300      	movs	r3, #0
 8008a24:	3601      	adds	r6, #1
 8008a26:	9619      	str	r6, [sp, #100]	; 0x64
 8008a28:	930e      	str	r3, [sp, #56]	; 0x38
 8008a2a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	f040 85a0 	bne.w	8009572 <_strtod_l+0xbba>
 8008a32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a34:	b1cb      	cbz	r3, 8008a6a <_strtod_l+0xb2>
 8008a36:	4642      	mov	r2, r8
 8008a38:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008a3c:	4610      	mov	r0, r2
 8008a3e:	4619      	mov	r1, r3
 8008a40:	b01f      	add	sp, #124	; 0x7c
 8008a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a46:	2920      	cmp	r1, #32
 8008a48:	d1ce      	bne.n	80089e8 <_strtod_l+0x30>
 8008a4a:	3201      	adds	r2, #1
 8008a4c:	e7c1      	b.n	80089d2 <_strtod_l+0x1a>
 8008a4e:	292d      	cmp	r1, #45	; 0x2d
 8008a50:	d1ca      	bne.n	80089e8 <_strtod_l+0x30>
 8008a52:	2101      	movs	r1, #1
 8008a54:	910e      	str	r1, [sp, #56]	; 0x38
 8008a56:	1c51      	adds	r1, r2, #1
 8008a58:	9119      	str	r1, [sp, #100]	; 0x64
 8008a5a:	7852      	ldrb	r2, [r2, #1]
 8008a5c:	2a00      	cmp	r2, #0
 8008a5e:	d1c5      	bne.n	80089ec <_strtod_l+0x34>
 8008a60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a62:	9519      	str	r5, [sp, #100]	; 0x64
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	f040 8582 	bne.w	800956e <_strtod_l+0xbb6>
 8008a6a:	4642      	mov	r2, r8
 8008a6c:	464b      	mov	r3, r9
 8008a6e:	e7e5      	b.n	8008a3c <_strtod_l+0x84>
 8008a70:	2100      	movs	r1, #0
 8008a72:	e7ef      	b.n	8008a54 <_strtod_l+0x9c>
 8008a74:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008a76:	b13a      	cbz	r2, 8008a88 <_strtod_l+0xd0>
 8008a78:	2135      	movs	r1, #53	; 0x35
 8008a7a:	a81c      	add	r0, sp, #112	; 0x70
 8008a7c:	f7ff ff34 	bl	80088e8 <__copybits>
 8008a80:	4620      	mov	r0, r4
 8008a82:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008a84:	f7ff fb18 	bl	80080b8 <_Bfree>
 8008a88:	3f01      	subs	r7, #1
 8008a8a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008a8c:	2f04      	cmp	r7, #4
 8008a8e:	d806      	bhi.n	8008a9e <_strtod_l+0xe6>
 8008a90:	e8df f007 	tbb	[pc, r7]
 8008a94:	201d0314 	.word	0x201d0314
 8008a98:	14          	.byte	0x14
 8008a99:	00          	.byte	0x00
 8008a9a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8008a9e:	05e9      	lsls	r1, r5, #23
 8008aa0:	bf48      	it	mi
 8008aa2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8008aa6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008aaa:	0d1b      	lsrs	r3, r3, #20
 8008aac:	051b      	lsls	r3, r3, #20
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1bb      	bne.n	8008a2a <_strtod_l+0x72>
 8008ab2:	f7fe fb09 	bl	80070c8 <__errno>
 8008ab6:	2322      	movs	r3, #34	; 0x22
 8008ab8:	6003      	str	r3, [r0, #0]
 8008aba:	e7b6      	b.n	8008a2a <_strtod_l+0x72>
 8008abc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008ac0:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8008ac4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008ac8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8008acc:	e7e7      	b.n	8008a9e <_strtod_l+0xe6>
 8008ace:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8008c44 <_strtod_l+0x28c>
 8008ad2:	e7e4      	b.n	8008a9e <_strtod_l+0xe6>
 8008ad4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008ad8:	f04f 38ff 	mov.w	r8, #4294967295
 8008adc:	e7df      	b.n	8008a9e <_strtod_l+0xe6>
 8008ade:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008ae0:	1c5a      	adds	r2, r3, #1
 8008ae2:	9219      	str	r2, [sp, #100]	; 0x64
 8008ae4:	785b      	ldrb	r3, [r3, #1]
 8008ae6:	2b30      	cmp	r3, #48	; 0x30
 8008ae8:	d0f9      	beq.n	8008ade <_strtod_l+0x126>
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d09d      	beq.n	8008a2a <_strtod_l+0x72>
 8008aee:	2301      	movs	r3, #1
 8008af0:	f04f 0a00 	mov.w	sl, #0
 8008af4:	220a      	movs	r2, #10
 8008af6:	46d3      	mov	fp, sl
 8008af8:	9305      	str	r3, [sp, #20]
 8008afa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008afc:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8008b00:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b02:	9819      	ldr	r0, [sp, #100]	; 0x64
 8008b04:	7806      	ldrb	r6, [r0, #0]
 8008b06:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008b0a:	b2d9      	uxtb	r1, r3
 8008b0c:	2909      	cmp	r1, #9
 8008b0e:	d926      	bls.n	8008b5e <_strtod_l+0x1a6>
 8008b10:	2201      	movs	r2, #1
 8008b12:	494d      	ldr	r1, [pc, #308]	; (8008c48 <_strtod_l+0x290>)
 8008b14:	f000 ff66 	bl	80099e4 <strncmp>
 8008b18:	2800      	cmp	r0, #0
 8008b1a:	d030      	beq.n	8008b7e <_strtod_l+0x1c6>
 8008b1c:	2000      	movs	r0, #0
 8008b1e:	4632      	mov	r2, r6
 8008b20:	4603      	mov	r3, r0
 8008b22:	465e      	mov	r6, fp
 8008b24:	9008      	str	r0, [sp, #32]
 8008b26:	2a65      	cmp	r2, #101	; 0x65
 8008b28:	d001      	beq.n	8008b2e <_strtod_l+0x176>
 8008b2a:	2a45      	cmp	r2, #69	; 0x45
 8008b2c:	d113      	bne.n	8008b56 <_strtod_l+0x19e>
 8008b2e:	b91e      	cbnz	r6, 8008b38 <_strtod_l+0x180>
 8008b30:	9a05      	ldr	r2, [sp, #20]
 8008b32:	4302      	orrs	r2, r0
 8008b34:	d094      	beq.n	8008a60 <_strtod_l+0xa8>
 8008b36:	2600      	movs	r6, #0
 8008b38:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8008b3a:	1c6a      	adds	r2, r5, #1
 8008b3c:	9219      	str	r2, [sp, #100]	; 0x64
 8008b3e:	786a      	ldrb	r2, [r5, #1]
 8008b40:	2a2b      	cmp	r2, #43	; 0x2b
 8008b42:	d074      	beq.n	8008c2e <_strtod_l+0x276>
 8008b44:	2a2d      	cmp	r2, #45	; 0x2d
 8008b46:	d078      	beq.n	8008c3a <_strtod_l+0x282>
 8008b48:	f04f 0c00 	mov.w	ip, #0
 8008b4c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008b50:	2909      	cmp	r1, #9
 8008b52:	d97f      	bls.n	8008c54 <_strtod_l+0x29c>
 8008b54:	9519      	str	r5, [sp, #100]	; 0x64
 8008b56:	2700      	movs	r7, #0
 8008b58:	e09e      	b.n	8008c98 <_strtod_l+0x2e0>
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	e7c8      	b.n	8008af0 <_strtod_l+0x138>
 8008b5e:	f1bb 0f08 	cmp.w	fp, #8
 8008b62:	bfd8      	it	le
 8008b64:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8008b66:	f100 0001 	add.w	r0, r0, #1
 8008b6a:	bfd6      	itet	le
 8008b6c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008b70:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8008b74:	930a      	strle	r3, [sp, #40]	; 0x28
 8008b76:	f10b 0b01 	add.w	fp, fp, #1
 8008b7a:	9019      	str	r0, [sp, #100]	; 0x64
 8008b7c:	e7c1      	b.n	8008b02 <_strtod_l+0x14a>
 8008b7e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b80:	1c5a      	adds	r2, r3, #1
 8008b82:	9219      	str	r2, [sp, #100]	; 0x64
 8008b84:	785a      	ldrb	r2, [r3, #1]
 8008b86:	f1bb 0f00 	cmp.w	fp, #0
 8008b8a:	d037      	beq.n	8008bfc <_strtod_l+0x244>
 8008b8c:	465e      	mov	r6, fp
 8008b8e:	9008      	str	r0, [sp, #32]
 8008b90:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008b94:	2b09      	cmp	r3, #9
 8008b96:	d912      	bls.n	8008bbe <_strtod_l+0x206>
 8008b98:	2301      	movs	r3, #1
 8008b9a:	e7c4      	b.n	8008b26 <_strtod_l+0x16e>
 8008b9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008b9e:	3001      	adds	r0, #1
 8008ba0:	1c5a      	adds	r2, r3, #1
 8008ba2:	9219      	str	r2, [sp, #100]	; 0x64
 8008ba4:	785a      	ldrb	r2, [r3, #1]
 8008ba6:	2a30      	cmp	r2, #48	; 0x30
 8008ba8:	d0f8      	beq.n	8008b9c <_strtod_l+0x1e4>
 8008baa:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008bae:	2b08      	cmp	r3, #8
 8008bb0:	f200 84e4 	bhi.w	800957c <_strtod_l+0xbc4>
 8008bb4:	9008      	str	r0, [sp, #32]
 8008bb6:	2000      	movs	r0, #0
 8008bb8:	4606      	mov	r6, r0
 8008bba:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008bbc:	930b      	str	r3, [sp, #44]	; 0x2c
 8008bbe:	3a30      	subs	r2, #48	; 0x30
 8008bc0:	f100 0301 	add.w	r3, r0, #1
 8008bc4:	d014      	beq.n	8008bf0 <_strtod_l+0x238>
 8008bc6:	9908      	ldr	r1, [sp, #32]
 8008bc8:	eb00 0c06 	add.w	ip, r0, r6
 8008bcc:	4419      	add	r1, r3
 8008bce:	9108      	str	r1, [sp, #32]
 8008bd0:	4633      	mov	r3, r6
 8008bd2:	210a      	movs	r1, #10
 8008bd4:	4563      	cmp	r3, ip
 8008bd6:	d113      	bne.n	8008c00 <_strtod_l+0x248>
 8008bd8:	1833      	adds	r3, r6, r0
 8008bda:	2b08      	cmp	r3, #8
 8008bdc:	f106 0601 	add.w	r6, r6, #1
 8008be0:	4406      	add	r6, r0
 8008be2:	dc1a      	bgt.n	8008c1a <_strtod_l+0x262>
 8008be4:	230a      	movs	r3, #10
 8008be6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008be8:	fb03 2301 	mla	r3, r3, r1, r2
 8008bec:	930a      	str	r3, [sp, #40]	; 0x28
 8008bee:	2300      	movs	r3, #0
 8008bf0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	1c51      	adds	r1, r2, #1
 8008bf6:	9119      	str	r1, [sp, #100]	; 0x64
 8008bf8:	7852      	ldrb	r2, [r2, #1]
 8008bfa:	e7c9      	b.n	8008b90 <_strtod_l+0x1d8>
 8008bfc:	4658      	mov	r0, fp
 8008bfe:	e7d2      	b.n	8008ba6 <_strtod_l+0x1ee>
 8008c00:	2b08      	cmp	r3, #8
 8008c02:	f103 0301 	add.w	r3, r3, #1
 8008c06:	dc03      	bgt.n	8008c10 <_strtod_l+0x258>
 8008c08:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8008c0a:	434f      	muls	r7, r1
 8008c0c:	970a      	str	r7, [sp, #40]	; 0x28
 8008c0e:	e7e1      	b.n	8008bd4 <_strtod_l+0x21c>
 8008c10:	2b10      	cmp	r3, #16
 8008c12:	bfd8      	it	le
 8008c14:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008c18:	e7dc      	b.n	8008bd4 <_strtod_l+0x21c>
 8008c1a:	2e10      	cmp	r6, #16
 8008c1c:	bfdc      	itt	le
 8008c1e:	230a      	movle	r3, #10
 8008c20:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008c24:	e7e3      	b.n	8008bee <_strtod_l+0x236>
 8008c26:	2300      	movs	r3, #0
 8008c28:	9308      	str	r3, [sp, #32]
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	e780      	b.n	8008b30 <_strtod_l+0x178>
 8008c2e:	f04f 0c00 	mov.w	ip, #0
 8008c32:	1caa      	adds	r2, r5, #2
 8008c34:	9219      	str	r2, [sp, #100]	; 0x64
 8008c36:	78aa      	ldrb	r2, [r5, #2]
 8008c38:	e788      	b.n	8008b4c <_strtod_l+0x194>
 8008c3a:	f04f 0c01 	mov.w	ip, #1
 8008c3e:	e7f8      	b.n	8008c32 <_strtod_l+0x27a>
 8008c40:	0800abb0 	.word	0x0800abb0
 8008c44:	7ff00000 	.word	0x7ff00000
 8008c48:	0800abac 	.word	0x0800abac
 8008c4c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008c4e:	1c51      	adds	r1, r2, #1
 8008c50:	9119      	str	r1, [sp, #100]	; 0x64
 8008c52:	7852      	ldrb	r2, [r2, #1]
 8008c54:	2a30      	cmp	r2, #48	; 0x30
 8008c56:	d0f9      	beq.n	8008c4c <_strtod_l+0x294>
 8008c58:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008c5c:	2908      	cmp	r1, #8
 8008c5e:	f63f af7a 	bhi.w	8008b56 <_strtod_l+0x19e>
 8008c62:	3a30      	subs	r2, #48	; 0x30
 8008c64:	9209      	str	r2, [sp, #36]	; 0x24
 8008c66:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008c68:	920c      	str	r2, [sp, #48]	; 0x30
 8008c6a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008c6c:	1c57      	adds	r7, r2, #1
 8008c6e:	9719      	str	r7, [sp, #100]	; 0x64
 8008c70:	7852      	ldrb	r2, [r2, #1]
 8008c72:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008c76:	f1be 0f09 	cmp.w	lr, #9
 8008c7a:	d938      	bls.n	8008cee <_strtod_l+0x336>
 8008c7c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008c7e:	1a7f      	subs	r7, r7, r1
 8008c80:	2f08      	cmp	r7, #8
 8008c82:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8008c86:	dc03      	bgt.n	8008c90 <_strtod_l+0x2d8>
 8008c88:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c8a:	428f      	cmp	r7, r1
 8008c8c:	bfa8      	it	ge
 8008c8e:	460f      	movge	r7, r1
 8008c90:	f1bc 0f00 	cmp.w	ip, #0
 8008c94:	d000      	beq.n	8008c98 <_strtod_l+0x2e0>
 8008c96:	427f      	negs	r7, r7
 8008c98:	2e00      	cmp	r6, #0
 8008c9a:	d14f      	bne.n	8008d3c <_strtod_l+0x384>
 8008c9c:	9905      	ldr	r1, [sp, #20]
 8008c9e:	4301      	orrs	r1, r0
 8008ca0:	f47f aec3 	bne.w	8008a2a <_strtod_l+0x72>
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f47f aedb 	bne.w	8008a60 <_strtod_l+0xa8>
 8008caa:	2a69      	cmp	r2, #105	; 0x69
 8008cac:	d029      	beq.n	8008d02 <_strtod_l+0x34a>
 8008cae:	dc26      	bgt.n	8008cfe <_strtod_l+0x346>
 8008cb0:	2a49      	cmp	r2, #73	; 0x49
 8008cb2:	d026      	beq.n	8008d02 <_strtod_l+0x34a>
 8008cb4:	2a4e      	cmp	r2, #78	; 0x4e
 8008cb6:	f47f aed3 	bne.w	8008a60 <_strtod_l+0xa8>
 8008cba:	499a      	ldr	r1, [pc, #616]	; (8008f24 <_strtod_l+0x56c>)
 8008cbc:	a819      	add	r0, sp, #100	; 0x64
 8008cbe:	f001 f995 	bl	8009fec <__match>
 8008cc2:	2800      	cmp	r0, #0
 8008cc4:	f43f aecc 	beq.w	8008a60 <_strtod_l+0xa8>
 8008cc8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008cca:	781b      	ldrb	r3, [r3, #0]
 8008ccc:	2b28      	cmp	r3, #40	; 0x28
 8008cce:	d12f      	bne.n	8008d30 <_strtod_l+0x378>
 8008cd0:	4995      	ldr	r1, [pc, #596]	; (8008f28 <_strtod_l+0x570>)
 8008cd2:	aa1c      	add	r2, sp, #112	; 0x70
 8008cd4:	a819      	add	r0, sp, #100	; 0x64
 8008cd6:	f001 f99d 	bl	800a014 <__hexnan>
 8008cda:	2805      	cmp	r0, #5
 8008cdc:	d128      	bne.n	8008d30 <_strtod_l+0x378>
 8008cde:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008ce0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8008ce4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008ce8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8008cec:	e69d      	b.n	8008a2a <_strtod_l+0x72>
 8008cee:	210a      	movs	r1, #10
 8008cf0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008cf2:	fb01 2107 	mla	r1, r1, r7, r2
 8008cf6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8008cfa:	9209      	str	r2, [sp, #36]	; 0x24
 8008cfc:	e7b5      	b.n	8008c6a <_strtod_l+0x2b2>
 8008cfe:	2a6e      	cmp	r2, #110	; 0x6e
 8008d00:	e7d9      	b.n	8008cb6 <_strtod_l+0x2fe>
 8008d02:	498a      	ldr	r1, [pc, #552]	; (8008f2c <_strtod_l+0x574>)
 8008d04:	a819      	add	r0, sp, #100	; 0x64
 8008d06:	f001 f971 	bl	8009fec <__match>
 8008d0a:	2800      	cmp	r0, #0
 8008d0c:	f43f aea8 	beq.w	8008a60 <_strtod_l+0xa8>
 8008d10:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d12:	4987      	ldr	r1, [pc, #540]	; (8008f30 <_strtod_l+0x578>)
 8008d14:	3b01      	subs	r3, #1
 8008d16:	a819      	add	r0, sp, #100	; 0x64
 8008d18:	9319      	str	r3, [sp, #100]	; 0x64
 8008d1a:	f001 f967 	bl	8009fec <__match>
 8008d1e:	b910      	cbnz	r0, 8008d26 <_strtod_l+0x36e>
 8008d20:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008d22:	3301      	adds	r3, #1
 8008d24:	9319      	str	r3, [sp, #100]	; 0x64
 8008d26:	f04f 0800 	mov.w	r8, #0
 8008d2a:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8008f34 <_strtod_l+0x57c>
 8008d2e:	e67c      	b.n	8008a2a <_strtod_l+0x72>
 8008d30:	4881      	ldr	r0, [pc, #516]	; (8008f38 <_strtod_l+0x580>)
 8008d32:	f000 fe79 	bl	8009a28 <nan>
 8008d36:	4680      	mov	r8, r0
 8008d38:	4689      	mov	r9, r1
 8008d3a:	e676      	b.n	8008a2a <_strtod_l+0x72>
 8008d3c:	9b08      	ldr	r3, [sp, #32]
 8008d3e:	f1bb 0f00 	cmp.w	fp, #0
 8008d42:	bf08      	it	eq
 8008d44:	46b3      	moveq	fp, r6
 8008d46:	1afb      	subs	r3, r7, r3
 8008d48:	2e10      	cmp	r6, #16
 8008d4a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008d4c:	4635      	mov	r5, r6
 8008d4e:	9309      	str	r3, [sp, #36]	; 0x24
 8008d50:	bfa8      	it	ge
 8008d52:	2510      	movge	r5, #16
 8008d54:	f7f7 fb46 	bl	80003e4 <__aeabi_ui2d>
 8008d58:	2e09      	cmp	r6, #9
 8008d5a:	4680      	mov	r8, r0
 8008d5c:	4689      	mov	r9, r1
 8008d5e:	dd13      	ble.n	8008d88 <_strtod_l+0x3d0>
 8008d60:	4b76      	ldr	r3, [pc, #472]	; (8008f3c <_strtod_l+0x584>)
 8008d62:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008d66:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008d6a:	f7f7 fbb5 	bl	80004d8 <__aeabi_dmul>
 8008d6e:	4680      	mov	r8, r0
 8008d70:	4650      	mov	r0, sl
 8008d72:	4689      	mov	r9, r1
 8008d74:	f7f7 fb36 	bl	80003e4 <__aeabi_ui2d>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	460b      	mov	r3, r1
 8008d7c:	4640      	mov	r0, r8
 8008d7e:	4649      	mov	r1, r9
 8008d80:	f7f7 f9f4 	bl	800016c <__adddf3>
 8008d84:	4680      	mov	r8, r0
 8008d86:	4689      	mov	r9, r1
 8008d88:	2e0f      	cmp	r6, #15
 8008d8a:	dc36      	bgt.n	8008dfa <_strtod_l+0x442>
 8008d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	f43f ae4b 	beq.w	8008a2a <_strtod_l+0x72>
 8008d94:	dd22      	ble.n	8008ddc <_strtod_l+0x424>
 8008d96:	2b16      	cmp	r3, #22
 8008d98:	dc09      	bgt.n	8008dae <_strtod_l+0x3f6>
 8008d9a:	4968      	ldr	r1, [pc, #416]	; (8008f3c <_strtod_l+0x584>)
 8008d9c:	4642      	mov	r2, r8
 8008d9e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008da2:	464b      	mov	r3, r9
 8008da4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008da8:	f7f7 fb96 	bl	80004d8 <__aeabi_dmul>
 8008dac:	e7c3      	b.n	8008d36 <_strtod_l+0x37e>
 8008dae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008db0:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8008db4:	4293      	cmp	r3, r2
 8008db6:	db20      	blt.n	8008dfa <_strtod_l+0x442>
 8008db8:	4c60      	ldr	r4, [pc, #384]	; (8008f3c <_strtod_l+0x584>)
 8008dba:	f1c6 060f 	rsb	r6, r6, #15
 8008dbe:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8008dc2:	4642      	mov	r2, r8
 8008dc4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dc8:	464b      	mov	r3, r9
 8008dca:	f7f7 fb85 	bl	80004d8 <__aeabi_dmul>
 8008dce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dd0:	1b9e      	subs	r6, r3, r6
 8008dd2:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008dd6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008dda:	e7e5      	b.n	8008da8 <_strtod_l+0x3f0>
 8008ddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dde:	3316      	adds	r3, #22
 8008de0:	db0b      	blt.n	8008dfa <_strtod_l+0x442>
 8008de2:	9b08      	ldr	r3, [sp, #32]
 8008de4:	4640      	mov	r0, r8
 8008de6:	1bdf      	subs	r7, r3, r7
 8008de8:	4b54      	ldr	r3, [pc, #336]	; (8008f3c <_strtod_l+0x584>)
 8008dea:	4649      	mov	r1, r9
 8008dec:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008df0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008df4:	f7f7 fc9a 	bl	800072c <__aeabi_ddiv>
 8008df8:	e79d      	b.n	8008d36 <_strtod_l+0x37e>
 8008dfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dfc:	1b75      	subs	r5, r6, r5
 8008dfe:	441d      	add	r5, r3
 8008e00:	2d00      	cmp	r5, #0
 8008e02:	dd70      	ble.n	8008ee6 <_strtod_l+0x52e>
 8008e04:	f015 030f 	ands.w	r3, r5, #15
 8008e08:	d00a      	beq.n	8008e20 <_strtod_l+0x468>
 8008e0a:	494c      	ldr	r1, [pc, #304]	; (8008f3c <_strtod_l+0x584>)
 8008e0c:	4642      	mov	r2, r8
 8008e0e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008e12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e16:	464b      	mov	r3, r9
 8008e18:	f7f7 fb5e 	bl	80004d8 <__aeabi_dmul>
 8008e1c:	4680      	mov	r8, r0
 8008e1e:	4689      	mov	r9, r1
 8008e20:	f035 050f 	bics.w	r5, r5, #15
 8008e24:	d04d      	beq.n	8008ec2 <_strtod_l+0x50a>
 8008e26:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008e2a:	dd22      	ble.n	8008e72 <_strtod_l+0x4ba>
 8008e2c:	2600      	movs	r6, #0
 8008e2e:	46b3      	mov	fp, r6
 8008e30:	960b      	str	r6, [sp, #44]	; 0x2c
 8008e32:	9608      	str	r6, [sp, #32]
 8008e34:	2322      	movs	r3, #34	; 0x22
 8008e36:	f04f 0800 	mov.w	r8, #0
 8008e3a:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8008f34 <_strtod_l+0x57c>
 8008e3e:	6023      	str	r3, [r4, #0]
 8008e40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f43f adf1 	beq.w	8008a2a <_strtod_l+0x72>
 8008e48:	4620      	mov	r0, r4
 8008e4a:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008e4c:	f7ff f934 	bl	80080b8 <_Bfree>
 8008e50:	4620      	mov	r0, r4
 8008e52:	9908      	ldr	r1, [sp, #32]
 8008e54:	f7ff f930 	bl	80080b8 <_Bfree>
 8008e58:	4659      	mov	r1, fp
 8008e5a:	4620      	mov	r0, r4
 8008e5c:	f7ff f92c 	bl	80080b8 <_Bfree>
 8008e60:	4620      	mov	r0, r4
 8008e62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e64:	f7ff f928 	bl	80080b8 <_Bfree>
 8008e68:	4631      	mov	r1, r6
 8008e6a:	4620      	mov	r0, r4
 8008e6c:	f7ff f924 	bl	80080b8 <_Bfree>
 8008e70:	e5db      	b.n	8008a2a <_strtod_l+0x72>
 8008e72:	4b33      	ldr	r3, [pc, #204]	; (8008f40 <_strtod_l+0x588>)
 8008e74:	4640      	mov	r0, r8
 8008e76:	9305      	str	r3, [sp, #20]
 8008e78:	2300      	movs	r3, #0
 8008e7a:	4649      	mov	r1, r9
 8008e7c:	469a      	mov	sl, r3
 8008e7e:	112d      	asrs	r5, r5, #4
 8008e80:	2d01      	cmp	r5, #1
 8008e82:	dc21      	bgt.n	8008ec8 <_strtod_l+0x510>
 8008e84:	b10b      	cbz	r3, 8008e8a <_strtod_l+0x4d2>
 8008e86:	4680      	mov	r8, r0
 8008e88:	4689      	mov	r9, r1
 8008e8a:	492d      	ldr	r1, [pc, #180]	; (8008f40 <_strtod_l+0x588>)
 8008e8c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008e90:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008e94:	4642      	mov	r2, r8
 8008e96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e9a:	464b      	mov	r3, r9
 8008e9c:	f7f7 fb1c 	bl	80004d8 <__aeabi_dmul>
 8008ea0:	4b24      	ldr	r3, [pc, #144]	; (8008f34 <_strtod_l+0x57c>)
 8008ea2:	460a      	mov	r2, r1
 8008ea4:	400b      	ands	r3, r1
 8008ea6:	4927      	ldr	r1, [pc, #156]	; (8008f44 <_strtod_l+0x58c>)
 8008ea8:	4680      	mov	r8, r0
 8008eaa:	428b      	cmp	r3, r1
 8008eac:	d8be      	bhi.n	8008e2c <_strtod_l+0x474>
 8008eae:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008eb2:	428b      	cmp	r3, r1
 8008eb4:	bf86      	itte	hi
 8008eb6:	f04f 38ff 	movhi.w	r8, #4294967295
 8008eba:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8008f48 <_strtod_l+0x590>
 8008ebe:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	9305      	str	r3, [sp, #20]
 8008ec6:	e07b      	b.n	8008fc0 <_strtod_l+0x608>
 8008ec8:	07ea      	lsls	r2, r5, #31
 8008eca:	d505      	bpl.n	8008ed8 <_strtod_l+0x520>
 8008ecc:	9b05      	ldr	r3, [sp, #20]
 8008ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed2:	f7f7 fb01 	bl	80004d8 <__aeabi_dmul>
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	9a05      	ldr	r2, [sp, #20]
 8008eda:	f10a 0a01 	add.w	sl, sl, #1
 8008ede:	3208      	adds	r2, #8
 8008ee0:	106d      	asrs	r5, r5, #1
 8008ee2:	9205      	str	r2, [sp, #20]
 8008ee4:	e7cc      	b.n	8008e80 <_strtod_l+0x4c8>
 8008ee6:	d0ec      	beq.n	8008ec2 <_strtod_l+0x50a>
 8008ee8:	426d      	negs	r5, r5
 8008eea:	f015 020f 	ands.w	r2, r5, #15
 8008eee:	d00a      	beq.n	8008f06 <_strtod_l+0x54e>
 8008ef0:	4b12      	ldr	r3, [pc, #72]	; (8008f3c <_strtod_l+0x584>)
 8008ef2:	4640      	mov	r0, r8
 8008ef4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ef8:	4649      	mov	r1, r9
 8008efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008efe:	f7f7 fc15 	bl	800072c <__aeabi_ddiv>
 8008f02:	4680      	mov	r8, r0
 8008f04:	4689      	mov	r9, r1
 8008f06:	112d      	asrs	r5, r5, #4
 8008f08:	d0db      	beq.n	8008ec2 <_strtod_l+0x50a>
 8008f0a:	2d1f      	cmp	r5, #31
 8008f0c:	dd1e      	ble.n	8008f4c <_strtod_l+0x594>
 8008f0e:	2600      	movs	r6, #0
 8008f10:	46b3      	mov	fp, r6
 8008f12:	960b      	str	r6, [sp, #44]	; 0x2c
 8008f14:	9608      	str	r6, [sp, #32]
 8008f16:	2322      	movs	r3, #34	; 0x22
 8008f18:	f04f 0800 	mov.w	r8, #0
 8008f1c:	f04f 0900 	mov.w	r9, #0
 8008f20:	6023      	str	r3, [r4, #0]
 8008f22:	e78d      	b.n	8008e40 <_strtod_l+0x488>
 8008f24:	0800a999 	.word	0x0800a999
 8008f28:	0800abc4 	.word	0x0800abc4
 8008f2c:	0800a991 	.word	0x0800a991
 8008f30:	0800a9c8 	.word	0x0800a9c8
 8008f34:	7ff00000 	.word	0x7ff00000
 8008f38:	0800ac54 	.word	0x0800ac54
 8008f3c:	0800aad8 	.word	0x0800aad8
 8008f40:	0800aab0 	.word	0x0800aab0
 8008f44:	7ca00000 	.word	0x7ca00000
 8008f48:	7fefffff 	.word	0x7fefffff
 8008f4c:	f015 0310 	ands.w	r3, r5, #16
 8008f50:	bf18      	it	ne
 8008f52:	236a      	movne	r3, #106	; 0x6a
 8008f54:	4640      	mov	r0, r8
 8008f56:	9305      	str	r3, [sp, #20]
 8008f58:	4649      	mov	r1, r9
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8009228 <_strtod_l+0x870>
 8008f60:	07ea      	lsls	r2, r5, #31
 8008f62:	d504      	bpl.n	8008f6e <_strtod_l+0x5b6>
 8008f64:	e9da 2300 	ldrd	r2, r3, [sl]
 8008f68:	f7f7 fab6 	bl	80004d8 <__aeabi_dmul>
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	106d      	asrs	r5, r5, #1
 8008f70:	f10a 0a08 	add.w	sl, sl, #8
 8008f74:	d1f4      	bne.n	8008f60 <_strtod_l+0x5a8>
 8008f76:	b10b      	cbz	r3, 8008f7c <_strtod_l+0x5c4>
 8008f78:	4680      	mov	r8, r0
 8008f7a:	4689      	mov	r9, r1
 8008f7c:	9b05      	ldr	r3, [sp, #20]
 8008f7e:	b1bb      	cbz	r3, 8008fb0 <_strtod_l+0x5f8>
 8008f80:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008f84:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	4649      	mov	r1, r9
 8008f8c:	dd10      	ble.n	8008fb0 <_strtod_l+0x5f8>
 8008f8e:	2b1f      	cmp	r3, #31
 8008f90:	f340 8128 	ble.w	80091e4 <_strtod_l+0x82c>
 8008f94:	2b34      	cmp	r3, #52	; 0x34
 8008f96:	bfd8      	it	le
 8008f98:	f04f 33ff 	movle.w	r3, #4294967295
 8008f9c:	f04f 0800 	mov.w	r8, #0
 8008fa0:	bfcf      	iteee	gt
 8008fa2:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008fa6:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008faa:	4093      	lslle	r3, r2
 8008fac:	ea03 0901 	andle.w	r9, r3, r1
 8008fb0:	2200      	movs	r2, #0
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	4640      	mov	r0, r8
 8008fb6:	4649      	mov	r1, r9
 8008fb8:	f7f7 fcf6 	bl	80009a8 <__aeabi_dcmpeq>
 8008fbc:	2800      	cmp	r0, #0
 8008fbe:	d1a6      	bne.n	8008f0e <_strtod_l+0x556>
 8008fc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fc2:	465a      	mov	r2, fp
 8008fc4:	9300      	str	r3, [sp, #0]
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	4633      	mov	r3, r6
 8008fca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008fcc:	f7ff f8dc 	bl	8008188 <__s2b>
 8008fd0:	900b      	str	r0, [sp, #44]	; 0x2c
 8008fd2:	2800      	cmp	r0, #0
 8008fd4:	f43f af2a 	beq.w	8008e2c <_strtod_l+0x474>
 8008fd8:	2600      	movs	r6, #0
 8008fda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fdc:	9b08      	ldr	r3, [sp, #32]
 8008fde:	2a00      	cmp	r2, #0
 8008fe0:	eba3 0307 	sub.w	r3, r3, r7
 8008fe4:	bfa8      	it	ge
 8008fe6:	2300      	movge	r3, #0
 8008fe8:	46b3      	mov	fp, r6
 8008fea:	9312      	str	r3, [sp, #72]	; 0x48
 8008fec:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008ff0:	9316      	str	r3, [sp, #88]	; 0x58
 8008ff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	6859      	ldr	r1, [r3, #4]
 8008ff8:	f7ff f81e 	bl	8008038 <_Balloc>
 8008ffc:	9008      	str	r0, [sp, #32]
 8008ffe:	2800      	cmp	r0, #0
 8009000:	f43f af18 	beq.w	8008e34 <_strtod_l+0x47c>
 8009004:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009006:	300c      	adds	r0, #12
 8009008:	691a      	ldr	r2, [r3, #16]
 800900a:	f103 010c 	add.w	r1, r3, #12
 800900e:	3202      	adds	r2, #2
 8009010:	0092      	lsls	r2, r2, #2
 8009012:	f7fe f894 	bl	800713e <memcpy>
 8009016:	ab1c      	add	r3, sp, #112	; 0x70
 8009018:	9301      	str	r3, [sp, #4]
 800901a:	ab1b      	add	r3, sp, #108	; 0x6c
 800901c:	9300      	str	r3, [sp, #0]
 800901e:	4642      	mov	r2, r8
 8009020:	464b      	mov	r3, r9
 8009022:	4620      	mov	r0, r4
 8009024:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8009028:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800902c:	f7ff fbd8 	bl	80087e0 <__d2b>
 8009030:	901a      	str	r0, [sp, #104]	; 0x68
 8009032:	2800      	cmp	r0, #0
 8009034:	f43f aefe 	beq.w	8008e34 <_strtod_l+0x47c>
 8009038:	2101      	movs	r1, #1
 800903a:	4620      	mov	r0, r4
 800903c:	f7ff f93c 	bl	80082b8 <__i2b>
 8009040:	4683      	mov	fp, r0
 8009042:	2800      	cmp	r0, #0
 8009044:	f43f aef6 	beq.w	8008e34 <_strtod_l+0x47c>
 8009048:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800904a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800904c:	2f00      	cmp	r7, #0
 800904e:	bfab      	itete	ge
 8009050:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8009052:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8009054:	eb07 0a03 	addge.w	sl, r7, r3
 8009058:	1bdd      	sublt	r5, r3, r7
 800905a:	9b05      	ldr	r3, [sp, #20]
 800905c:	bfa8      	it	ge
 800905e:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8009060:	eba7 0703 	sub.w	r7, r7, r3
 8009064:	4417      	add	r7, r2
 8009066:	4b71      	ldr	r3, [pc, #452]	; (800922c <_strtod_l+0x874>)
 8009068:	f107 37ff 	add.w	r7, r7, #4294967295
 800906c:	bfb8      	it	lt
 800906e:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8009072:	429f      	cmp	r7, r3
 8009074:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009078:	f280 80c7 	bge.w	800920a <_strtod_l+0x852>
 800907c:	1bdb      	subs	r3, r3, r7
 800907e:	2b1f      	cmp	r3, #31
 8009080:	f04f 0101 	mov.w	r1, #1
 8009084:	eba2 0203 	sub.w	r2, r2, r3
 8009088:	f300 80b3 	bgt.w	80091f2 <_strtod_l+0x83a>
 800908c:	fa01 f303 	lsl.w	r3, r1, r3
 8009090:	9313      	str	r3, [sp, #76]	; 0x4c
 8009092:	2300      	movs	r3, #0
 8009094:	9310      	str	r3, [sp, #64]	; 0x40
 8009096:	eb0a 0702 	add.w	r7, sl, r2
 800909a:	9b05      	ldr	r3, [sp, #20]
 800909c:	45ba      	cmp	sl, r7
 800909e:	4415      	add	r5, r2
 80090a0:	441d      	add	r5, r3
 80090a2:	4653      	mov	r3, sl
 80090a4:	bfa8      	it	ge
 80090a6:	463b      	movge	r3, r7
 80090a8:	42ab      	cmp	r3, r5
 80090aa:	bfa8      	it	ge
 80090ac:	462b      	movge	r3, r5
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	bfc2      	ittt	gt
 80090b2:	1aff      	subgt	r7, r7, r3
 80090b4:	1aed      	subgt	r5, r5, r3
 80090b6:	ebaa 0a03 	subgt.w	sl, sl, r3
 80090ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80090bc:	2b00      	cmp	r3, #0
 80090be:	dd17      	ble.n	80090f0 <_strtod_l+0x738>
 80090c0:	4659      	mov	r1, fp
 80090c2:	461a      	mov	r2, r3
 80090c4:	4620      	mov	r0, r4
 80090c6:	f7ff f9b5 	bl	8008434 <__pow5mult>
 80090ca:	4683      	mov	fp, r0
 80090cc:	2800      	cmp	r0, #0
 80090ce:	f43f aeb1 	beq.w	8008e34 <_strtod_l+0x47c>
 80090d2:	4601      	mov	r1, r0
 80090d4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80090d6:	4620      	mov	r0, r4
 80090d8:	f7ff f904 	bl	80082e4 <__multiply>
 80090dc:	900a      	str	r0, [sp, #40]	; 0x28
 80090de:	2800      	cmp	r0, #0
 80090e0:	f43f aea8 	beq.w	8008e34 <_strtod_l+0x47c>
 80090e4:	4620      	mov	r0, r4
 80090e6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80090e8:	f7fe ffe6 	bl	80080b8 <_Bfree>
 80090ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090ee:	931a      	str	r3, [sp, #104]	; 0x68
 80090f0:	2f00      	cmp	r7, #0
 80090f2:	f300 808f 	bgt.w	8009214 <_strtod_l+0x85c>
 80090f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	dd08      	ble.n	800910e <_strtod_l+0x756>
 80090fc:	4620      	mov	r0, r4
 80090fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009100:	9908      	ldr	r1, [sp, #32]
 8009102:	f7ff f997 	bl	8008434 <__pow5mult>
 8009106:	9008      	str	r0, [sp, #32]
 8009108:	2800      	cmp	r0, #0
 800910a:	f43f ae93 	beq.w	8008e34 <_strtod_l+0x47c>
 800910e:	2d00      	cmp	r5, #0
 8009110:	dd08      	ble.n	8009124 <_strtod_l+0x76c>
 8009112:	462a      	mov	r2, r5
 8009114:	4620      	mov	r0, r4
 8009116:	9908      	ldr	r1, [sp, #32]
 8009118:	f7ff f9e6 	bl	80084e8 <__lshift>
 800911c:	9008      	str	r0, [sp, #32]
 800911e:	2800      	cmp	r0, #0
 8009120:	f43f ae88 	beq.w	8008e34 <_strtod_l+0x47c>
 8009124:	f1ba 0f00 	cmp.w	sl, #0
 8009128:	dd08      	ble.n	800913c <_strtod_l+0x784>
 800912a:	4659      	mov	r1, fp
 800912c:	4652      	mov	r2, sl
 800912e:	4620      	mov	r0, r4
 8009130:	f7ff f9da 	bl	80084e8 <__lshift>
 8009134:	4683      	mov	fp, r0
 8009136:	2800      	cmp	r0, #0
 8009138:	f43f ae7c 	beq.w	8008e34 <_strtod_l+0x47c>
 800913c:	4620      	mov	r0, r4
 800913e:	9a08      	ldr	r2, [sp, #32]
 8009140:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009142:	f7ff fa59 	bl	80085f8 <__mdiff>
 8009146:	4606      	mov	r6, r0
 8009148:	2800      	cmp	r0, #0
 800914a:	f43f ae73 	beq.w	8008e34 <_strtod_l+0x47c>
 800914e:	2500      	movs	r5, #0
 8009150:	68c3      	ldr	r3, [r0, #12]
 8009152:	4659      	mov	r1, fp
 8009154:	60c5      	str	r5, [r0, #12]
 8009156:	930a      	str	r3, [sp, #40]	; 0x28
 8009158:	f7ff fa32 	bl	80085c0 <__mcmp>
 800915c:	42a8      	cmp	r0, r5
 800915e:	da6b      	bge.n	8009238 <_strtod_l+0x880>
 8009160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009162:	ea53 0308 	orrs.w	r3, r3, r8
 8009166:	f040 808f 	bne.w	8009288 <_strtod_l+0x8d0>
 800916a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800916e:	2b00      	cmp	r3, #0
 8009170:	f040 808a 	bne.w	8009288 <_strtod_l+0x8d0>
 8009174:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009178:	0d1b      	lsrs	r3, r3, #20
 800917a:	051b      	lsls	r3, r3, #20
 800917c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009180:	f240 8082 	bls.w	8009288 <_strtod_l+0x8d0>
 8009184:	6973      	ldr	r3, [r6, #20]
 8009186:	b913      	cbnz	r3, 800918e <_strtod_l+0x7d6>
 8009188:	6933      	ldr	r3, [r6, #16]
 800918a:	2b01      	cmp	r3, #1
 800918c:	dd7c      	ble.n	8009288 <_strtod_l+0x8d0>
 800918e:	4631      	mov	r1, r6
 8009190:	2201      	movs	r2, #1
 8009192:	4620      	mov	r0, r4
 8009194:	f7ff f9a8 	bl	80084e8 <__lshift>
 8009198:	4659      	mov	r1, fp
 800919a:	4606      	mov	r6, r0
 800919c:	f7ff fa10 	bl	80085c0 <__mcmp>
 80091a0:	2800      	cmp	r0, #0
 80091a2:	dd71      	ble.n	8009288 <_strtod_l+0x8d0>
 80091a4:	9905      	ldr	r1, [sp, #20]
 80091a6:	464b      	mov	r3, r9
 80091a8:	4a21      	ldr	r2, [pc, #132]	; (8009230 <_strtod_l+0x878>)
 80091aa:	2900      	cmp	r1, #0
 80091ac:	f000 808d 	beq.w	80092ca <_strtod_l+0x912>
 80091b0:	ea02 0109 	and.w	r1, r2, r9
 80091b4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80091b8:	f300 8087 	bgt.w	80092ca <_strtod_l+0x912>
 80091bc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80091c0:	f77f aea9 	ble.w	8008f16 <_strtod_l+0x55e>
 80091c4:	4640      	mov	r0, r8
 80091c6:	4649      	mov	r1, r9
 80091c8:	4b1a      	ldr	r3, [pc, #104]	; (8009234 <_strtod_l+0x87c>)
 80091ca:	2200      	movs	r2, #0
 80091cc:	f7f7 f984 	bl	80004d8 <__aeabi_dmul>
 80091d0:	4b17      	ldr	r3, [pc, #92]	; (8009230 <_strtod_l+0x878>)
 80091d2:	4680      	mov	r8, r0
 80091d4:	400b      	ands	r3, r1
 80091d6:	4689      	mov	r9, r1
 80091d8:	2b00      	cmp	r3, #0
 80091da:	f47f ae35 	bne.w	8008e48 <_strtod_l+0x490>
 80091de:	2322      	movs	r3, #34	; 0x22
 80091e0:	6023      	str	r3, [r4, #0]
 80091e2:	e631      	b.n	8008e48 <_strtod_l+0x490>
 80091e4:	f04f 32ff 	mov.w	r2, #4294967295
 80091e8:	fa02 f303 	lsl.w	r3, r2, r3
 80091ec:	ea03 0808 	and.w	r8, r3, r8
 80091f0:	e6de      	b.n	8008fb0 <_strtod_l+0x5f8>
 80091f2:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 80091f6:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 80091fa:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 80091fe:	37e2      	adds	r7, #226	; 0xe2
 8009200:	fa01 f307 	lsl.w	r3, r1, r7
 8009204:	9310      	str	r3, [sp, #64]	; 0x40
 8009206:	9113      	str	r1, [sp, #76]	; 0x4c
 8009208:	e745      	b.n	8009096 <_strtod_l+0x6de>
 800920a:	2300      	movs	r3, #0
 800920c:	9310      	str	r3, [sp, #64]	; 0x40
 800920e:	2301      	movs	r3, #1
 8009210:	9313      	str	r3, [sp, #76]	; 0x4c
 8009212:	e740      	b.n	8009096 <_strtod_l+0x6de>
 8009214:	463a      	mov	r2, r7
 8009216:	4620      	mov	r0, r4
 8009218:	991a      	ldr	r1, [sp, #104]	; 0x68
 800921a:	f7ff f965 	bl	80084e8 <__lshift>
 800921e:	901a      	str	r0, [sp, #104]	; 0x68
 8009220:	2800      	cmp	r0, #0
 8009222:	f47f af68 	bne.w	80090f6 <_strtod_l+0x73e>
 8009226:	e605      	b.n	8008e34 <_strtod_l+0x47c>
 8009228:	0800abd8 	.word	0x0800abd8
 800922c:	fffffc02 	.word	0xfffffc02
 8009230:	7ff00000 	.word	0x7ff00000
 8009234:	39500000 	.word	0x39500000
 8009238:	46ca      	mov	sl, r9
 800923a:	d165      	bne.n	8009308 <_strtod_l+0x950>
 800923c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800923e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009242:	b352      	cbz	r2, 800929a <_strtod_l+0x8e2>
 8009244:	4a9e      	ldr	r2, [pc, #632]	; (80094c0 <_strtod_l+0xb08>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d12a      	bne.n	80092a0 <_strtod_l+0x8e8>
 800924a:	9b05      	ldr	r3, [sp, #20]
 800924c:	4641      	mov	r1, r8
 800924e:	b1fb      	cbz	r3, 8009290 <_strtod_l+0x8d8>
 8009250:	4b9c      	ldr	r3, [pc, #624]	; (80094c4 <_strtod_l+0xb0c>)
 8009252:	f04f 32ff 	mov.w	r2, #4294967295
 8009256:	ea09 0303 	and.w	r3, r9, r3
 800925a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800925e:	d81a      	bhi.n	8009296 <_strtod_l+0x8de>
 8009260:	0d1b      	lsrs	r3, r3, #20
 8009262:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009266:	fa02 f303 	lsl.w	r3, r2, r3
 800926a:	4299      	cmp	r1, r3
 800926c:	d118      	bne.n	80092a0 <_strtod_l+0x8e8>
 800926e:	4b96      	ldr	r3, [pc, #600]	; (80094c8 <_strtod_l+0xb10>)
 8009270:	459a      	cmp	sl, r3
 8009272:	d102      	bne.n	800927a <_strtod_l+0x8c2>
 8009274:	3101      	adds	r1, #1
 8009276:	f43f addd 	beq.w	8008e34 <_strtod_l+0x47c>
 800927a:	f04f 0800 	mov.w	r8, #0
 800927e:	4b91      	ldr	r3, [pc, #580]	; (80094c4 <_strtod_l+0xb0c>)
 8009280:	ea0a 0303 	and.w	r3, sl, r3
 8009284:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009288:	9b05      	ldr	r3, [sp, #20]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d19a      	bne.n	80091c4 <_strtod_l+0x80c>
 800928e:	e5db      	b.n	8008e48 <_strtod_l+0x490>
 8009290:	f04f 33ff 	mov.w	r3, #4294967295
 8009294:	e7e9      	b.n	800926a <_strtod_l+0x8b2>
 8009296:	4613      	mov	r3, r2
 8009298:	e7e7      	b.n	800926a <_strtod_l+0x8b2>
 800929a:	ea53 0308 	orrs.w	r3, r3, r8
 800929e:	d081      	beq.n	80091a4 <_strtod_l+0x7ec>
 80092a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092a2:	b1e3      	cbz	r3, 80092de <_strtod_l+0x926>
 80092a4:	ea13 0f0a 	tst.w	r3, sl
 80092a8:	d0ee      	beq.n	8009288 <_strtod_l+0x8d0>
 80092aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092ac:	4640      	mov	r0, r8
 80092ae:	4649      	mov	r1, r9
 80092b0:	9a05      	ldr	r2, [sp, #20]
 80092b2:	b1c3      	cbz	r3, 80092e6 <_strtod_l+0x92e>
 80092b4:	f7ff fb5c 	bl	8008970 <sulp>
 80092b8:	4602      	mov	r2, r0
 80092ba:	460b      	mov	r3, r1
 80092bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80092be:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80092c0:	f7f6 ff54 	bl	800016c <__adddf3>
 80092c4:	4680      	mov	r8, r0
 80092c6:	4689      	mov	r9, r1
 80092c8:	e7de      	b.n	8009288 <_strtod_l+0x8d0>
 80092ca:	4013      	ands	r3, r2
 80092cc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80092d0:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80092d4:	f04f 38ff 	mov.w	r8, #4294967295
 80092d8:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80092dc:	e7d4      	b.n	8009288 <_strtod_l+0x8d0>
 80092de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092e0:	ea13 0f08 	tst.w	r3, r8
 80092e4:	e7e0      	b.n	80092a8 <_strtod_l+0x8f0>
 80092e6:	f7ff fb43 	bl	8008970 <sulp>
 80092ea:	4602      	mov	r2, r0
 80092ec:	460b      	mov	r3, r1
 80092ee:	980c      	ldr	r0, [sp, #48]	; 0x30
 80092f0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80092f2:	f7f6 ff39 	bl	8000168 <__aeabi_dsub>
 80092f6:	2200      	movs	r2, #0
 80092f8:	2300      	movs	r3, #0
 80092fa:	4680      	mov	r8, r0
 80092fc:	4689      	mov	r9, r1
 80092fe:	f7f7 fb53 	bl	80009a8 <__aeabi_dcmpeq>
 8009302:	2800      	cmp	r0, #0
 8009304:	d0c0      	beq.n	8009288 <_strtod_l+0x8d0>
 8009306:	e606      	b.n	8008f16 <_strtod_l+0x55e>
 8009308:	4659      	mov	r1, fp
 800930a:	4630      	mov	r0, r6
 800930c:	f7ff fabe 	bl	800888c <__ratio>
 8009310:	4602      	mov	r2, r0
 8009312:	460b      	mov	r3, r1
 8009314:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009318:	2200      	movs	r2, #0
 800931a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800931e:	f7f7 fb57 	bl	80009d0 <__aeabi_dcmple>
 8009322:	2800      	cmp	r0, #0
 8009324:	d06f      	beq.n	8009406 <_strtod_l+0xa4e>
 8009326:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009328:	2b00      	cmp	r3, #0
 800932a:	d17c      	bne.n	8009426 <_strtod_l+0xa6e>
 800932c:	f1b8 0f00 	cmp.w	r8, #0
 8009330:	d159      	bne.n	80093e6 <_strtod_l+0xa2e>
 8009332:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009336:	2b00      	cmp	r3, #0
 8009338:	d17b      	bne.n	8009432 <_strtod_l+0xa7a>
 800933a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800933e:	2200      	movs	r2, #0
 8009340:	4b62      	ldr	r3, [pc, #392]	; (80094cc <_strtod_l+0xb14>)
 8009342:	f7f7 fb3b 	bl	80009bc <__aeabi_dcmplt>
 8009346:	2800      	cmp	r0, #0
 8009348:	d15a      	bne.n	8009400 <_strtod_l+0xa48>
 800934a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800934e:	2200      	movs	r2, #0
 8009350:	4b5f      	ldr	r3, [pc, #380]	; (80094d0 <_strtod_l+0xb18>)
 8009352:	f7f7 f8c1 	bl	80004d8 <__aeabi_dmul>
 8009356:	4605      	mov	r5, r0
 8009358:	460f      	mov	r7, r1
 800935a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800935e:	9506      	str	r5, [sp, #24]
 8009360:	9307      	str	r3, [sp, #28]
 8009362:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009366:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800936a:	4b56      	ldr	r3, [pc, #344]	; (80094c4 <_strtod_l+0xb0c>)
 800936c:	4a55      	ldr	r2, [pc, #340]	; (80094c4 <_strtod_l+0xb0c>)
 800936e:	ea0a 0303 	and.w	r3, sl, r3
 8009372:	9313      	str	r3, [sp, #76]	; 0x4c
 8009374:	4b57      	ldr	r3, [pc, #348]	; (80094d4 <_strtod_l+0xb1c>)
 8009376:	ea0a 0202 	and.w	r2, sl, r2
 800937a:	429a      	cmp	r2, r3
 800937c:	f040 80b0 	bne.w	80094e0 <_strtod_l+0xb28>
 8009380:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8009384:	4640      	mov	r0, r8
 8009386:	4649      	mov	r1, r9
 8009388:	f7ff f9c2 	bl	8008710 <__ulp>
 800938c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009390:	f7f7 f8a2 	bl	80004d8 <__aeabi_dmul>
 8009394:	4642      	mov	r2, r8
 8009396:	464b      	mov	r3, r9
 8009398:	f7f6 fee8 	bl	800016c <__adddf3>
 800939c:	f8df a124 	ldr.w	sl, [pc, #292]	; 80094c4 <_strtod_l+0xb0c>
 80093a0:	4a4d      	ldr	r2, [pc, #308]	; (80094d8 <_strtod_l+0xb20>)
 80093a2:	ea01 0a0a 	and.w	sl, r1, sl
 80093a6:	4592      	cmp	sl, r2
 80093a8:	4680      	mov	r8, r0
 80093aa:	d948      	bls.n	800943e <_strtod_l+0xa86>
 80093ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093ae:	4b46      	ldr	r3, [pc, #280]	; (80094c8 <_strtod_l+0xb10>)
 80093b0:	429a      	cmp	r2, r3
 80093b2:	d103      	bne.n	80093bc <_strtod_l+0xa04>
 80093b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093b6:	3301      	adds	r3, #1
 80093b8:	f43f ad3c 	beq.w	8008e34 <_strtod_l+0x47c>
 80093bc:	f04f 38ff 	mov.w	r8, #4294967295
 80093c0:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80094c8 <_strtod_l+0xb10>
 80093c4:	4620      	mov	r0, r4
 80093c6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80093c8:	f7fe fe76 	bl	80080b8 <_Bfree>
 80093cc:	4620      	mov	r0, r4
 80093ce:	9908      	ldr	r1, [sp, #32]
 80093d0:	f7fe fe72 	bl	80080b8 <_Bfree>
 80093d4:	4659      	mov	r1, fp
 80093d6:	4620      	mov	r0, r4
 80093d8:	f7fe fe6e 	bl	80080b8 <_Bfree>
 80093dc:	4631      	mov	r1, r6
 80093de:	4620      	mov	r0, r4
 80093e0:	f7fe fe6a 	bl	80080b8 <_Bfree>
 80093e4:	e605      	b.n	8008ff2 <_strtod_l+0x63a>
 80093e6:	f1b8 0f01 	cmp.w	r8, #1
 80093ea:	d103      	bne.n	80093f4 <_strtod_l+0xa3c>
 80093ec:	f1b9 0f00 	cmp.w	r9, #0
 80093f0:	f43f ad91 	beq.w	8008f16 <_strtod_l+0x55e>
 80093f4:	2200      	movs	r2, #0
 80093f6:	4b39      	ldr	r3, [pc, #228]	; (80094dc <_strtod_l+0xb24>)
 80093f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80093fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80093fe:	e016      	b.n	800942e <_strtod_l+0xa76>
 8009400:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009402:	4f33      	ldr	r7, [pc, #204]	; (80094d0 <_strtod_l+0xb18>)
 8009404:	e7a9      	b.n	800935a <_strtod_l+0x9a2>
 8009406:	4b32      	ldr	r3, [pc, #200]	; (80094d0 <_strtod_l+0xb18>)
 8009408:	2200      	movs	r2, #0
 800940a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800940e:	f7f7 f863 	bl	80004d8 <__aeabi_dmul>
 8009412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009414:	4605      	mov	r5, r0
 8009416:	460f      	mov	r7, r1
 8009418:	2b00      	cmp	r3, #0
 800941a:	d09e      	beq.n	800935a <_strtod_l+0x9a2>
 800941c:	4602      	mov	r2, r0
 800941e:	460b      	mov	r3, r1
 8009420:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009424:	e79d      	b.n	8009362 <_strtod_l+0x9aa>
 8009426:	2200      	movs	r2, #0
 8009428:	4b28      	ldr	r3, [pc, #160]	; (80094cc <_strtod_l+0xb14>)
 800942a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800942e:	4f27      	ldr	r7, [pc, #156]	; (80094cc <_strtod_l+0xb14>)
 8009430:	e797      	b.n	8009362 <_strtod_l+0x9aa>
 8009432:	2200      	movs	r2, #0
 8009434:	4b29      	ldr	r3, [pc, #164]	; (80094dc <_strtod_l+0xb24>)
 8009436:	4645      	mov	r5, r8
 8009438:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800943c:	e7f7      	b.n	800942e <_strtod_l+0xa76>
 800943e:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8009442:	9b05      	ldr	r3, [sp, #20]
 8009444:	46ca      	mov	sl, r9
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1bc      	bne.n	80093c4 <_strtod_l+0xa0c>
 800944a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800944e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009450:	0d1b      	lsrs	r3, r3, #20
 8009452:	051b      	lsls	r3, r3, #20
 8009454:	429a      	cmp	r2, r3
 8009456:	d1b5      	bne.n	80093c4 <_strtod_l+0xa0c>
 8009458:	4628      	mov	r0, r5
 800945a:	4639      	mov	r1, r7
 800945c:	f7f7 fb84 	bl	8000b68 <__aeabi_d2lz>
 8009460:	f7f7 f80c 	bl	800047c <__aeabi_l2d>
 8009464:	4602      	mov	r2, r0
 8009466:	460b      	mov	r3, r1
 8009468:	4628      	mov	r0, r5
 800946a:	4639      	mov	r1, r7
 800946c:	f7f6 fe7c 	bl	8000168 <__aeabi_dsub>
 8009470:	460b      	mov	r3, r1
 8009472:	4602      	mov	r2, r0
 8009474:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8009478:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800947c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800947e:	ea4a 0a08 	orr.w	sl, sl, r8
 8009482:	ea5a 0a03 	orrs.w	sl, sl, r3
 8009486:	d06c      	beq.n	8009562 <_strtod_l+0xbaa>
 8009488:	a309      	add	r3, pc, #36	; (adr r3, 80094b0 <_strtod_l+0xaf8>)
 800948a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948e:	f7f7 fa95 	bl	80009bc <__aeabi_dcmplt>
 8009492:	2800      	cmp	r0, #0
 8009494:	f47f acd8 	bne.w	8008e48 <_strtod_l+0x490>
 8009498:	a307      	add	r3, pc, #28	; (adr r3, 80094b8 <_strtod_l+0xb00>)
 800949a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800949e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80094a2:	f7f7 faa9 	bl	80009f8 <__aeabi_dcmpgt>
 80094a6:	2800      	cmp	r0, #0
 80094a8:	d08c      	beq.n	80093c4 <_strtod_l+0xa0c>
 80094aa:	e4cd      	b.n	8008e48 <_strtod_l+0x490>
 80094ac:	f3af 8000 	nop.w
 80094b0:	94a03595 	.word	0x94a03595
 80094b4:	3fdfffff 	.word	0x3fdfffff
 80094b8:	35afe535 	.word	0x35afe535
 80094bc:	3fe00000 	.word	0x3fe00000
 80094c0:	000fffff 	.word	0x000fffff
 80094c4:	7ff00000 	.word	0x7ff00000
 80094c8:	7fefffff 	.word	0x7fefffff
 80094cc:	3ff00000 	.word	0x3ff00000
 80094d0:	3fe00000 	.word	0x3fe00000
 80094d4:	7fe00000 	.word	0x7fe00000
 80094d8:	7c9fffff 	.word	0x7c9fffff
 80094dc:	bff00000 	.word	0xbff00000
 80094e0:	9b05      	ldr	r3, [sp, #20]
 80094e2:	b333      	cbz	r3, 8009532 <_strtod_l+0xb7a>
 80094e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80094e6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80094ea:	d822      	bhi.n	8009532 <_strtod_l+0xb7a>
 80094ec:	a328      	add	r3, pc, #160	; (adr r3, 8009590 <_strtod_l+0xbd8>)
 80094ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f2:	4628      	mov	r0, r5
 80094f4:	4639      	mov	r1, r7
 80094f6:	f7f7 fa6b 	bl	80009d0 <__aeabi_dcmple>
 80094fa:	b1a0      	cbz	r0, 8009526 <_strtod_l+0xb6e>
 80094fc:	4639      	mov	r1, r7
 80094fe:	4628      	mov	r0, r5
 8009500:	f7f7 fac2 	bl	8000a88 <__aeabi_d2uiz>
 8009504:	2801      	cmp	r0, #1
 8009506:	bf38      	it	cc
 8009508:	2001      	movcc	r0, #1
 800950a:	f7f6 ff6b 	bl	80003e4 <__aeabi_ui2d>
 800950e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009510:	4605      	mov	r5, r0
 8009512:	460f      	mov	r7, r1
 8009514:	bb03      	cbnz	r3, 8009558 <_strtod_l+0xba0>
 8009516:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800951a:	9014      	str	r0, [sp, #80]	; 0x50
 800951c:	9315      	str	r3, [sp, #84]	; 0x54
 800951e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009522:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009526:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009528:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800952a:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800952e:	1a9b      	subs	r3, r3, r2
 8009530:	9311      	str	r3, [sp, #68]	; 0x44
 8009532:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009534:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009536:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800953a:	f7ff f8e9 	bl	8008710 <__ulp>
 800953e:	4602      	mov	r2, r0
 8009540:	460b      	mov	r3, r1
 8009542:	4640      	mov	r0, r8
 8009544:	4649      	mov	r1, r9
 8009546:	f7f6 ffc7 	bl	80004d8 <__aeabi_dmul>
 800954a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800954c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800954e:	f7f6 fe0d 	bl	800016c <__adddf3>
 8009552:	4680      	mov	r8, r0
 8009554:	4689      	mov	r9, r1
 8009556:	e774      	b.n	8009442 <_strtod_l+0xa8a>
 8009558:	4602      	mov	r2, r0
 800955a:	460b      	mov	r3, r1
 800955c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009560:	e7dd      	b.n	800951e <_strtod_l+0xb66>
 8009562:	a30d      	add	r3, pc, #52	; (adr r3, 8009598 <_strtod_l+0xbe0>)
 8009564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009568:	f7f7 fa28 	bl	80009bc <__aeabi_dcmplt>
 800956c:	e79b      	b.n	80094a6 <_strtod_l+0xaee>
 800956e:	2300      	movs	r3, #0
 8009570:	930e      	str	r3, [sp, #56]	; 0x38
 8009572:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009574:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009576:	6013      	str	r3, [r2, #0]
 8009578:	f7ff ba5b 	b.w	8008a32 <_strtod_l+0x7a>
 800957c:	2a65      	cmp	r2, #101	; 0x65
 800957e:	f43f ab52 	beq.w	8008c26 <_strtod_l+0x26e>
 8009582:	2a45      	cmp	r2, #69	; 0x45
 8009584:	f43f ab4f 	beq.w	8008c26 <_strtod_l+0x26e>
 8009588:	2301      	movs	r3, #1
 800958a:	f7ff bb87 	b.w	8008c9c <_strtod_l+0x2e4>
 800958e:	bf00      	nop
 8009590:	ffc00000 	.word	0xffc00000
 8009594:	41dfffff 	.word	0x41dfffff
 8009598:	94a03595 	.word	0x94a03595
 800959c:	3fcfffff 	.word	0x3fcfffff

080095a0 <_strtod_r>:
 80095a0:	4b01      	ldr	r3, [pc, #4]	; (80095a8 <_strtod_r+0x8>)
 80095a2:	f7ff ba09 	b.w	80089b8 <_strtod_l>
 80095a6:	bf00      	nop
 80095a8:	20000078 	.word	0x20000078

080095ac <__ssputs_r>:
 80095ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095b0:	461f      	mov	r7, r3
 80095b2:	688e      	ldr	r6, [r1, #8]
 80095b4:	4682      	mov	sl, r0
 80095b6:	42be      	cmp	r6, r7
 80095b8:	460c      	mov	r4, r1
 80095ba:	4690      	mov	r8, r2
 80095bc:	680b      	ldr	r3, [r1, #0]
 80095be:	d82c      	bhi.n	800961a <__ssputs_r+0x6e>
 80095c0:	898a      	ldrh	r2, [r1, #12]
 80095c2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80095c6:	d026      	beq.n	8009616 <__ssputs_r+0x6a>
 80095c8:	6965      	ldr	r5, [r4, #20]
 80095ca:	6909      	ldr	r1, [r1, #16]
 80095cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095d0:	eba3 0901 	sub.w	r9, r3, r1
 80095d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095d8:	1c7b      	adds	r3, r7, #1
 80095da:	444b      	add	r3, r9
 80095dc:	106d      	asrs	r5, r5, #1
 80095de:	429d      	cmp	r5, r3
 80095e0:	bf38      	it	cc
 80095e2:	461d      	movcc	r5, r3
 80095e4:	0553      	lsls	r3, r2, #21
 80095e6:	d527      	bpl.n	8009638 <__ssputs_r+0x8c>
 80095e8:	4629      	mov	r1, r5
 80095ea:	f7fe fc99 	bl	8007f20 <_malloc_r>
 80095ee:	4606      	mov	r6, r0
 80095f0:	b360      	cbz	r0, 800964c <__ssputs_r+0xa0>
 80095f2:	464a      	mov	r2, r9
 80095f4:	6921      	ldr	r1, [r4, #16]
 80095f6:	f7fd fda2 	bl	800713e <memcpy>
 80095fa:	89a3      	ldrh	r3, [r4, #12]
 80095fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009604:	81a3      	strh	r3, [r4, #12]
 8009606:	6126      	str	r6, [r4, #16]
 8009608:	444e      	add	r6, r9
 800960a:	6026      	str	r6, [r4, #0]
 800960c:	463e      	mov	r6, r7
 800960e:	6165      	str	r5, [r4, #20]
 8009610:	eba5 0509 	sub.w	r5, r5, r9
 8009614:	60a5      	str	r5, [r4, #8]
 8009616:	42be      	cmp	r6, r7
 8009618:	d900      	bls.n	800961c <__ssputs_r+0x70>
 800961a:	463e      	mov	r6, r7
 800961c:	4632      	mov	r2, r6
 800961e:	4641      	mov	r1, r8
 8009620:	6820      	ldr	r0, [r4, #0]
 8009622:	f000 f9c5 	bl	80099b0 <memmove>
 8009626:	2000      	movs	r0, #0
 8009628:	68a3      	ldr	r3, [r4, #8]
 800962a:	1b9b      	subs	r3, r3, r6
 800962c:	60a3      	str	r3, [r4, #8]
 800962e:	6823      	ldr	r3, [r4, #0]
 8009630:	4433      	add	r3, r6
 8009632:	6023      	str	r3, [r4, #0]
 8009634:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009638:	462a      	mov	r2, r5
 800963a:	f000 fd98 	bl	800a16e <_realloc_r>
 800963e:	4606      	mov	r6, r0
 8009640:	2800      	cmp	r0, #0
 8009642:	d1e0      	bne.n	8009606 <__ssputs_r+0x5a>
 8009644:	4650      	mov	r0, sl
 8009646:	6921      	ldr	r1, [r4, #16]
 8009648:	f7fe fbfa 	bl	8007e40 <_free_r>
 800964c:	230c      	movs	r3, #12
 800964e:	f8ca 3000 	str.w	r3, [sl]
 8009652:	89a3      	ldrh	r3, [r4, #12]
 8009654:	f04f 30ff 	mov.w	r0, #4294967295
 8009658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800965c:	81a3      	strh	r3, [r4, #12]
 800965e:	e7e9      	b.n	8009634 <__ssputs_r+0x88>

08009660 <_svfiprintf_r>:
 8009660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009664:	4698      	mov	r8, r3
 8009666:	898b      	ldrh	r3, [r1, #12]
 8009668:	4607      	mov	r7, r0
 800966a:	061b      	lsls	r3, r3, #24
 800966c:	460d      	mov	r5, r1
 800966e:	4614      	mov	r4, r2
 8009670:	b09d      	sub	sp, #116	; 0x74
 8009672:	d50e      	bpl.n	8009692 <_svfiprintf_r+0x32>
 8009674:	690b      	ldr	r3, [r1, #16]
 8009676:	b963      	cbnz	r3, 8009692 <_svfiprintf_r+0x32>
 8009678:	2140      	movs	r1, #64	; 0x40
 800967a:	f7fe fc51 	bl	8007f20 <_malloc_r>
 800967e:	6028      	str	r0, [r5, #0]
 8009680:	6128      	str	r0, [r5, #16]
 8009682:	b920      	cbnz	r0, 800968e <_svfiprintf_r+0x2e>
 8009684:	230c      	movs	r3, #12
 8009686:	603b      	str	r3, [r7, #0]
 8009688:	f04f 30ff 	mov.w	r0, #4294967295
 800968c:	e0d0      	b.n	8009830 <_svfiprintf_r+0x1d0>
 800968e:	2340      	movs	r3, #64	; 0x40
 8009690:	616b      	str	r3, [r5, #20]
 8009692:	2300      	movs	r3, #0
 8009694:	9309      	str	r3, [sp, #36]	; 0x24
 8009696:	2320      	movs	r3, #32
 8009698:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800969c:	2330      	movs	r3, #48	; 0x30
 800969e:	f04f 0901 	mov.w	r9, #1
 80096a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80096a6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8009848 <_svfiprintf_r+0x1e8>
 80096aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096ae:	4623      	mov	r3, r4
 80096b0:	469a      	mov	sl, r3
 80096b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096b6:	b10a      	cbz	r2, 80096bc <_svfiprintf_r+0x5c>
 80096b8:	2a25      	cmp	r2, #37	; 0x25
 80096ba:	d1f9      	bne.n	80096b0 <_svfiprintf_r+0x50>
 80096bc:	ebba 0b04 	subs.w	fp, sl, r4
 80096c0:	d00b      	beq.n	80096da <_svfiprintf_r+0x7a>
 80096c2:	465b      	mov	r3, fp
 80096c4:	4622      	mov	r2, r4
 80096c6:	4629      	mov	r1, r5
 80096c8:	4638      	mov	r0, r7
 80096ca:	f7ff ff6f 	bl	80095ac <__ssputs_r>
 80096ce:	3001      	adds	r0, #1
 80096d0:	f000 80a9 	beq.w	8009826 <_svfiprintf_r+0x1c6>
 80096d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096d6:	445a      	add	r2, fp
 80096d8:	9209      	str	r2, [sp, #36]	; 0x24
 80096da:	f89a 3000 	ldrb.w	r3, [sl]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	f000 80a1 	beq.w	8009826 <_svfiprintf_r+0x1c6>
 80096e4:	2300      	movs	r3, #0
 80096e6:	f04f 32ff 	mov.w	r2, #4294967295
 80096ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096ee:	f10a 0a01 	add.w	sl, sl, #1
 80096f2:	9304      	str	r3, [sp, #16]
 80096f4:	9307      	str	r3, [sp, #28]
 80096f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096fa:	931a      	str	r3, [sp, #104]	; 0x68
 80096fc:	4654      	mov	r4, sl
 80096fe:	2205      	movs	r2, #5
 8009700:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009704:	4850      	ldr	r0, [pc, #320]	; (8009848 <_svfiprintf_r+0x1e8>)
 8009706:	f7fd fd0c 	bl	8007122 <memchr>
 800970a:	9a04      	ldr	r2, [sp, #16]
 800970c:	b9d8      	cbnz	r0, 8009746 <_svfiprintf_r+0xe6>
 800970e:	06d0      	lsls	r0, r2, #27
 8009710:	bf44      	itt	mi
 8009712:	2320      	movmi	r3, #32
 8009714:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009718:	0711      	lsls	r1, r2, #28
 800971a:	bf44      	itt	mi
 800971c:	232b      	movmi	r3, #43	; 0x2b
 800971e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009722:	f89a 3000 	ldrb.w	r3, [sl]
 8009726:	2b2a      	cmp	r3, #42	; 0x2a
 8009728:	d015      	beq.n	8009756 <_svfiprintf_r+0xf6>
 800972a:	4654      	mov	r4, sl
 800972c:	2000      	movs	r0, #0
 800972e:	f04f 0c0a 	mov.w	ip, #10
 8009732:	9a07      	ldr	r2, [sp, #28]
 8009734:	4621      	mov	r1, r4
 8009736:	f811 3b01 	ldrb.w	r3, [r1], #1
 800973a:	3b30      	subs	r3, #48	; 0x30
 800973c:	2b09      	cmp	r3, #9
 800973e:	d94d      	bls.n	80097dc <_svfiprintf_r+0x17c>
 8009740:	b1b0      	cbz	r0, 8009770 <_svfiprintf_r+0x110>
 8009742:	9207      	str	r2, [sp, #28]
 8009744:	e014      	b.n	8009770 <_svfiprintf_r+0x110>
 8009746:	eba0 0308 	sub.w	r3, r0, r8
 800974a:	fa09 f303 	lsl.w	r3, r9, r3
 800974e:	4313      	orrs	r3, r2
 8009750:	46a2      	mov	sl, r4
 8009752:	9304      	str	r3, [sp, #16]
 8009754:	e7d2      	b.n	80096fc <_svfiprintf_r+0x9c>
 8009756:	9b03      	ldr	r3, [sp, #12]
 8009758:	1d19      	adds	r1, r3, #4
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	9103      	str	r1, [sp, #12]
 800975e:	2b00      	cmp	r3, #0
 8009760:	bfbb      	ittet	lt
 8009762:	425b      	neglt	r3, r3
 8009764:	f042 0202 	orrlt.w	r2, r2, #2
 8009768:	9307      	strge	r3, [sp, #28]
 800976a:	9307      	strlt	r3, [sp, #28]
 800976c:	bfb8      	it	lt
 800976e:	9204      	strlt	r2, [sp, #16]
 8009770:	7823      	ldrb	r3, [r4, #0]
 8009772:	2b2e      	cmp	r3, #46	; 0x2e
 8009774:	d10c      	bne.n	8009790 <_svfiprintf_r+0x130>
 8009776:	7863      	ldrb	r3, [r4, #1]
 8009778:	2b2a      	cmp	r3, #42	; 0x2a
 800977a:	d134      	bne.n	80097e6 <_svfiprintf_r+0x186>
 800977c:	9b03      	ldr	r3, [sp, #12]
 800977e:	3402      	adds	r4, #2
 8009780:	1d1a      	adds	r2, r3, #4
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	9203      	str	r2, [sp, #12]
 8009786:	2b00      	cmp	r3, #0
 8009788:	bfb8      	it	lt
 800978a:	f04f 33ff 	movlt.w	r3, #4294967295
 800978e:	9305      	str	r3, [sp, #20]
 8009790:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800984c <_svfiprintf_r+0x1ec>
 8009794:	2203      	movs	r2, #3
 8009796:	4650      	mov	r0, sl
 8009798:	7821      	ldrb	r1, [r4, #0]
 800979a:	f7fd fcc2 	bl	8007122 <memchr>
 800979e:	b138      	cbz	r0, 80097b0 <_svfiprintf_r+0x150>
 80097a0:	2240      	movs	r2, #64	; 0x40
 80097a2:	9b04      	ldr	r3, [sp, #16]
 80097a4:	eba0 000a 	sub.w	r0, r0, sl
 80097a8:	4082      	lsls	r2, r0
 80097aa:	4313      	orrs	r3, r2
 80097ac:	3401      	adds	r4, #1
 80097ae:	9304      	str	r3, [sp, #16]
 80097b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097b4:	2206      	movs	r2, #6
 80097b6:	4826      	ldr	r0, [pc, #152]	; (8009850 <_svfiprintf_r+0x1f0>)
 80097b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097bc:	f7fd fcb1 	bl	8007122 <memchr>
 80097c0:	2800      	cmp	r0, #0
 80097c2:	d038      	beq.n	8009836 <_svfiprintf_r+0x1d6>
 80097c4:	4b23      	ldr	r3, [pc, #140]	; (8009854 <_svfiprintf_r+0x1f4>)
 80097c6:	bb1b      	cbnz	r3, 8009810 <_svfiprintf_r+0x1b0>
 80097c8:	9b03      	ldr	r3, [sp, #12]
 80097ca:	3307      	adds	r3, #7
 80097cc:	f023 0307 	bic.w	r3, r3, #7
 80097d0:	3308      	adds	r3, #8
 80097d2:	9303      	str	r3, [sp, #12]
 80097d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097d6:	4433      	add	r3, r6
 80097d8:	9309      	str	r3, [sp, #36]	; 0x24
 80097da:	e768      	b.n	80096ae <_svfiprintf_r+0x4e>
 80097dc:	460c      	mov	r4, r1
 80097de:	2001      	movs	r0, #1
 80097e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80097e4:	e7a6      	b.n	8009734 <_svfiprintf_r+0xd4>
 80097e6:	2300      	movs	r3, #0
 80097e8:	f04f 0c0a 	mov.w	ip, #10
 80097ec:	4619      	mov	r1, r3
 80097ee:	3401      	adds	r4, #1
 80097f0:	9305      	str	r3, [sp, #20]
 80097f2:	4620      	mov	r0, r4
 80097f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097f8:	3a30      	subs	r2, #48	; 0x30
 80097fa:	2a09      	cmp	r2, #9
 80097fc:	d903      	bls.n	8009806 <_svfiprintf_r+0x1a6>
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d0c6      	beq.n	8009790 <_svfiprintf_r+0x130>
 8009802:	9105      	str	r1, [sp, #20]
 8009804:	e7c4      	b.n	8009790 <_svfiprintf_r+0x130>
 8009806:	4604      	mov	r4, r0
 8009808:	2301      	movs	r3, #1
 800980a:	fb0c 2101 	mla	r1, ip, r1, r2
 800980e:	e7f0      	b.n	80097f2 <_svfiprintf_r+0x192>
 8009810:	ab03      	add	r3, sp, #12
 8009812:	9300      	str	r3, [sp, #0]
 8009814:	462a      	mov	r2, r5
 8009816:	4638      	mov	r0, r7
 8009818:	4b0f      	ldr	r3, [pc, #60]	; (8009858 <_svfiprintf_r+0x1f8>)
 800981a:	a904      	add	r1, sp, #16
 800981c:	f7fc fcb6 	bl	800618c <_printf_float>
 8009820:	1c42      	adds	r2, r0, #1
 8009822:	4606      	mov	r6, r0
 8009824:	d1d6      	bne.n	80097d4 <_svfiprintf_r+0x174>
 8009826:	89ab      	ldrh	r3, [r5, #12]
 8009828:	065b      	lsls	r3, r3, #25
 800982a:	f53f af2d 	bmi.w	8009688 <_svfiprintf_r+0x28>
 800982e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009830:	b01d      	add	sp, #116	; 0x74
 8009832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009836:	ab03      	add	r3, sp, #12
 8009838:	9300      	str	r3, [sp, #0]
 800983a:	462a      	mov	r2, r5
 800983c:	4638      	mov	r0, r7
 800983e:	4b06      	ldr	r3, [pc, #24]	; (8009858 <_svfiprintf_r+0x1f8>)
 8009840:	a904      	add	r1, sp, #16
 8009842:	f7fc ff43 	bl	80066cc <_printf_i>
 8009846:	e7eb      	b.n	8009820 <_svfiprintf_r+0x1c0>
 8009848:	0800ac00 	.word	0x0800ac00
 800984c:	0800ac06 	.word	0x0800ac06
 8009850:	0800ac0a 	.word	0x0800ac0a
 8009854:	0800618d 	.word	0x0800618d
 8009858:	080095ad 	.word	0x080095ad

0800985c <__sflush_r>:
 800985c:	898a      	ldrh	r2, [r1, #12]
 800985e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009860:	4605      	mov	r5, r0
 8009862:	0710      	lsls	r0, r2, #28
 8009864:	460c      	mov	r4, r1
 8009866:	d457      	bmi.n	8009918 <__sflush_r+0xbc>
 8009868:	684b      	ldr	r3, [r1, #4]
 800986a:	2b00      	cmp	r3, #0
 800986c:	dc04      	bgt.n	8009878 <__sflush_r+0x1c>
 800986e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009870:	2b00      	cmp	r3, #0
 8009872:	dc01      	bgt.n	8009878 <__sflush_r+0x1c>
 8009874:	2000      	movs	r0, #0
 8009876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009878:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800987a:	2e00      	cmp	r6, #0
 800987c:	d0fa      	beq.n	8009874 <__sflush_r+0x18>
 800987e:	2300      	movs	r3, #0
 8009880:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009884:	682f      	ldr	r7, [r5, #0]
 8009886:	6a21      	ldr	r1, [r4, #32]
 8009888:	602b      	str	r3, [r5, #0]
 800988a:	d032      	beq.n	80098f2 <__sflush_r+0x96>
 800988c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800988e:	89a3      	ldrh	r3, [r4, #12]
 8009890:	075a      	lsls	r2, r3, #29
 8009892:	d505      	bpl.n	80098a0 <__sflush_r+0x44>
 8009894:	6863      	ldr	r3, [r4, #4]
 8009896:	1ac0      	subs	r0, r0, r3
 8009898:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800989a:	b10b      	cbz	r3, 80098a0 <__sflush_r+0x44>
 800989c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800989e:	1ac0      	subs	r0, r0, r3
 80098a0:	2300      	movs	r3, #0
 80098a2:	4602      	mov	r2, r0
 80098a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098a6:	4628      	mov	r0, r5
 80098a8:	6a21      	ldr	r1, [r4, #32]
 80098aa:	47b0      	blx	r6
 80098ac:	1c43      	adds	r3, r0, #1
 80098ae:	89a3      	ldrh	r3, [r4, #12]
 80098b0:	d106      	bne.n	80098c0 <__sflush_r+0x64>
 80098b2:	6829      	ldr	r1, [r5, #0]
 80098b4:	291d      	cmp	r1, #29
 80098b6:	d82b      	bhi.n	8009910 <__sflush_r+0xb4>
 80098b8:	4a28      	ldr	r2, [pc, #160]	; (800995c <__sflush_r+0x100>)
 80098ba:	410a      	asrs	r2, r1
 80098bc:	07d6      	lsls	r6, r2, #31
 80098be:	d427      	bmi.n	8009910 <__sflush_r+0xb4>
 80098c0:	2200      	movs	r2, #0
 80098c2:	6062      	str	r2, [r4, #4]
 80098c4:	6922      	ldr	r2, [r4, #16]
 80098c6:	04d9      	lsls	r1, r3, #19
 80098c8:	6022      	str	r2, [r4, #0]
 80098ca:	d504      	bpl.n	80098d6 <__sflush_r+0x7a>
 80098cc:	1c42      	adds	r2, r0, #1
 80098ce:	d101      	bne.n	80098d4 <__sflush_r+0x78>
 80098d0:	682b      	ldr	r3, [r5, #0]
 80098d2:	b903      	cbnz	r3, 80098d6 <__sflush_r+0x7a>
 80098d4:	6560      	str	r0, [r4, #84]	; 0x54
 80098d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098d8:	602f      	str	r7, [r5, #0]
 80098da:	2900      	cmp	r1, #0
 80098dc:	d0ca      	beq.n	8009874 <__sflush_r+0x18>
 80098de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098e2:	4299      	cmp	r1, r3
 80098e4:	d002      	beq.n	80098ec <__sflush_r+0x90>
 80098e6:	4628      	mov	r0, r5
 80098e8:	f7fe faaa 	bl	8007e40 <_free_r>
 80098ec:	2000      	movs	r0, #0
 80098ee:	6360      	str	r0, [r4, #52]	; 0x34
 80098f0:	e7c1      	b.n	8009876 <__sflush_r+0x1a>
 80098f2:	2301      	movs	r3, #1
 80098f4:	4628      	mov	r0, r5
 80098f6:	47b0      	blx	r6
 80098f8:	1c41      	adds	r1, r0, #1
 80098fa:	d1c8      	bne.n	800988e <__sflush_r+0x32>
 80098fc:	682b      	ldr	r3, [r5, #0]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d0c5      	beq.n	800988e <__sflush_r+0x32>
 8009902:	2b1d      	cmp	r3, #29
 8009904:	d001      	beq.n	800990a <__sflush_r+0xae>
 8009906:	2b16      	cmp	r3, #22
 8009908:	d101      	bne.n	800990e <__sflush_r+0xb2>
 800990a:	602f      	str	r7, [r5, #0]
 800990c:	e7b2      	b.n	8009874 <__sflush_r+0x18>
 800990e:	89a3      	ldrh	r3, [r4, #12]
 8009910:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009914:	81a3      	strh	r3, [r4, #12]
 8009916:	e7ae      	b.n	8009876 <__sflush_r+0x1a>
 8009918:	690f      	ldr	r7, [r1, #16]
 800991a:	2f00      	cmp	r7, #0
 800991c:	d0aa      	beq.n	8009874 <__sflush_r+0x18>
 800991e:	0793      	lsls	r3, r2, #30
 8009920:	bf18      	it	ne
 8009922:	2300      	movne	r3, #0
 8009924:	680e      	ldr	r6, [r1, #0]
 8009926:	bf08      	it	eq
 8009928:	694b      	ldreq	r3, [r1, #20]
 800992a:	1bf6      	subs	r6, r6, r7
 800992c:	600f      	str	r7, [r1, #0]
 800992e:	608b      	str	r3, [r1, #8]
 8009930:	2e00      	cmp	r6, #0
 8009932:	dd9f      	ble.n	8009874 <__sflush_r+0x18>
 8009934:	4633      	mov	r3, r6
 8009936:	463a      	mov	r2, r7
 8009938:	4628      	mov	r0, r5
 800993a:	6a21      	ldr	r1, [r4, #32]
 800993c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009940:	47e0      	blx	ip
 8009942:	2800      	cmp	r0, #0
 8009944:	dc06      	bgt.n	8009954 <__sflush_r+0xf8>
 8009946:	89a3      	ldrh	r3, [r4, #12]
 8009948:	f04f 30ff 	mov.w	r0, #4294967295
 800994c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009950:	81a3      	strh	r3, [r4, #12]
 8009952:	e790      	b.n	8009876 <__sflush_r+0x1a>
 8009954:	4407      	add	r7, r0
 8009956:	1a36      	subs	r6, r6, r0
 8009958:	e7ea      	b.n	8009930 <__sflush_r+0xd4>
 800995a:	bf00      	nop
 800995c:	dfbffffe 	.word	0xdfbffffe

08009960 <_fflush_r>:
 8009960:	b538      	push	{r3, r4, r5, lr}
 8009962:	690b      	ldr	r3, [r1, #16]
 8009964:	4605      	mov	r5, r0
 8009966:	460c      	mov	r4, r1
 8009968:	b913      	cbnz	r3, 8009970 <_fflush_r+0x10>
 800996a:	2500      	movs	r5, #0
 800996c:	4628      	mov	r0, r5
 800996e:	bd38      	pop	{r3, r4, r5, pc}
 8009970:	b118      	cbz	r0, 800997a <_fflush_r+0x1a>
 8009972:	6a03      	ldr	r3, [r0, #32]
 8009974:	b90b      	cbnz	r3, 800997a <_fflush_r+0x1a>
 8009976:	f7fd fa65 	bl	8006e44 <__sinit>
 800997a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d0f3      	beq.n	800996a <_fflush_r+0xa>
 8009982:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009984:	07d0      	lsls	r0, r2, #31
 8009986:	d404      	bmi.n	8009992 <_fflush_r+0x32>
 8009988:	0599      	lsls	r1, r3, #22
 800998a:	d402      	bmi.n	8009992 <_fflush_r+0x32>
 800998c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800998e:	f7fd fbc6 	bl	800711e <__retarget_lock_acquire_recursive>
 8009992:	4628      	mov	r0, r5
 8009994:	4621      	mov	r1, r4
 8009996:	f7ff ff61 	bl	800985c <__sflush_r>
 800999a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800999c:	4605      	mov	r5, r0
 800999e:	07da      	lsls	r2, r3, #31
 80099a0:	d4e4      	bmi.n	800996c <_fflush_r+0xc>
 80099a2:	89a3      	ldrh	r3, [r4, #12]
 80099a4:	059b      	lsls	r3, r3, #22
 80099a6:	d4e1      	bmi.n	800996c <_fflush_r+0xc>
 80099a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099aa:	f7fd fbb9 	bl	8007120 <__retarget_lock_release_recursive>
 80099ae:	e7dd      	b.n	800996c <_fflush_r+0xc>

080099b0 <memmove>:
 80099b0:	4288      	cmp	r0, r1
 80099b2:	b510      	push	{r4, lr}
 80099b4:	eb01 0402 	add.w	r4, r1, r2
 80099b8:	d902      	bls.n	80099c0 <memmove+0x10>
 80099ba:	4284      	cmp	r4, r0
 80099bc:	4623      	mov	r3, r4
 80099be:	d807      	bhi.n	80099d0 <memmove+0x20>
 80099c0:	1e43      	subs	r3, r0, #1
 80099c2:	42a1      	cmp	r1, r4
 80099c4:	d008      	beq.n	80099d8 <memmove+0x28>
 80099c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80099ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80099ce:	e7f8      	b.n	80099c2 <memmove+0x12>
 80099d0:	4601      	mov	r1, r0
 80099d2:	4402      	add	r2, r0
 80099d4:	428a      	cmp	r2, r1
 80099d6:	d100      	bne.n	80099da <memmove+0x2a>
 80099d8:	bd10      	pop	{r4, pc}
 80099da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80099e2:	e7f7      	b.n	80099d4 <memmove+0x24>

080099e4 <strncmp>:
 80099e4:	b510      	push	{r4, lr}
 80099e6:	b16a      	cbz	r2, 8009a04 <strncmp+0x20>
 80099e8:	3901      	subs	r1, #1
 80099ea:	1884      	adds	r4, r0, r2
 80099ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099f0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d103      	bne.n	8009a00 <strncmp+0x1c>
 80099f8:	42a0      	cmp	r0, r4
 80099fa:	d001      	beq.n	8009a00 <strncmp+0x1c>
 80099fc:	2a00      	cmp	r2, #0
 80099fe:	d1f5      	bne.n	80099ec <strncmp+0x8>
 8009a00:	1ad0      	subs	r0, r2, r3
 8009a02:	bd10      	pop	{r4, pc}
 8009a04:	4610      	mov	r0, r2
 8009a06:	e7fc      	b.n	8009a02 <strncmp+0x1e>

08009a08 <_sbrk_r>:
 8009a08:	b538      	push	{r3, r4, r5, lr}
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	4d05      	ldr	r5, [pc, #20]	; (8009a24 <_sbrk_r+0x1c>)
 8009a0e:	4604      	mov	r4, r0
 8009a10:	4608      	mov	r0, r1
 8009a12:	602b      	str	r3, [r5, #0]
 8009a14:	f7f8 f870 	bl	8001af8 <_sbrk>
 8009a18:	1c43      	adds	r3, r0, #1
 8009a1a:	d102      	bne.n	8009a22 <_sbrk_r+0x1a>
 8009a1c:	682b      	ldr	r3, [r5, #0]
 8009a1e:	b103      	cbz	r3, 8009a22 <_sbrk_r+0x1a>
 8009a20:	6023      	str	r3, [r4, #0]
 8009a22:	bd38      	pop	{r3, r4, r5, pc}
 8009a24:	200014a8 	.word	0x200014a8

08009a28 <nan>:
 8009a28:	2000      	movs	r0, #0
 8009a2a:	4901      	ldr	r1, [pc, #4]	; (8009a30 <nan+0x8>)
 8009a2c:	4770      	bx	lr
 8009a2e:	bf00      	nop
 8009a30:	7ff80000 	.word	0x7ff80000

08009a34 <__assert_func>:
 8009a34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a36:	4614      	mov	r4, r2
 8009a38:	461a      	mov	r2, r3
 8009a3a:	4b09      	ldr	r3, [pc, #36]	; (8009a60 <__assert_func+0x2c>)
 8009a3c:	4605      	mov	r5, r0
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	68d8      	ldr	r0, [r3, #12]
 8009a42:	b14c      	cbz	r4, 8009a58 <__assert_func+0x24>
 8009a44:	4b07      	ldr	r3, [pc, #28]	; (8009a64 <__assert_func+0x30>)
 8009a46:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a4a:	9100      	str	r1, [sp, #0]
 8009a4c:	462b      	mov	r3, r5
 8009a4e:	4906      	ldr	r1, [pc, #24]	; (8009a68 <__assert_func+0x34>)
 8009a50:	f000 fbca 	bl	800a1e8 <fiprintf>
 8009a54:	f000 fbda 	bl	800a20c <abort>
 8009a58:	4b04      	ldr	r3, [pc, #16]	; (8009a6c <__assert_func+0x38>)
 8009a5a:	461c      	mov	r4, r3
 8009a5c:	e7f3      	b.n	8009a46 <__assert_func+0x12>
 8009a5e:	bf00      	nop
 8009a60:	20000074 	.word	0x20000074
 8009a64:	0800ac19 	.word	0x0800ac19
 8009a68:	0800ac26 	.word	0x0800ac26
 8009a6c:	0800ac54 	.word	0x0800ac54

08009a70 <_calloc_r>:
 8009a70:	b570      	push	{r4, r5, r6, lr}
 8009a72:	fba1 5402 	umull	r5, r4, r1, r2
 8009a76:	b934      	cbnz	r4, 8009a86 <_calloc_r+0x16>
 8009a78:	4629      	mov	r1, r5
 8009a7a:	f7fe fa51 	bl	8007f20 <_malloc_r>
 8009a7e:	4606      	mov	r6, r0
 8009a80:	b928      	cbnz	r0, 8009a8e <_calloc_r+0x1e>
 8009a82:	4630      	mov	r0, r6
 8009a84:	bd70      	pop	{r4, r5, r6, pc}
 8009a86:	220c      	movs	r2, #12
 8009a88:	2600      	movs	r6, #0
 8009a8a:	6002      	str	r2, [r0, #0]
 8009a8c:	e7f9      	b.n	8009a82 <_calloc_r+0x12>
 8009a8e:	462a      	mov	r2, r5
 8009a90:	4621      	mov	r1, r4
 8009a92:	f7fd fa70 	bl	8006f76 <memset>
 8009a96:	e7f4      	b.n	8009a82 <_calloc_r+0x12>

08009a98 <rshift>:
 8009a98:	6903      	ldr	r3, [r0, #16]
 8009a9a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009a9e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009aa2:	f100 0414 	add.w	r4, r0, #20
 8009aa6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009aaa:	dd46      	ble.n	8009b3a <rshift+0xa2>
 8009aac:	f011 011f 	ands.w	r1, r1, #31
 8009ab0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009ab4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009ab8:	d10c      	bne.n	8009ad4 <rshift+0x3c>
 8009aba:	4629      	mov	r1, r5
 8009abc:	f100 0710 	add.w	r7, r0, #16
 8009ac0:	42b1      	cmp	r1, r6
 8009ac2:	d335      	bcc.n	8009b30 <rshift+0x98>
 8009ac4:	1a9b      	subs	r3, r3, r2
 8009ac6:	009b      	lsls	r3, r3, #2
 8009ac8:	1eea      	subs	r2, r5, #3
 8009aca:	4296      	cmp	r6, r2
 8009acc:	bf38      	it	cc
 8009ace:	2300      	movcc	r3, #0
 8009ad0:	4423      	add	r3, r4
 8009ad2:	e015      	b.n	8009b00 <rshift+0x68>
 8009ad4:	46a1      	mov	r9, r4
 8009ad6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009ada:	f1c1 0820 	rsb	r8, r1, #32
 8009ade:	40cf      	lsrs	r7, r1
 8009ae0:	f105 0e04 	add.w	lr, r5, #4
 8009ae4:	4576      	cmp	r6, lr
 8009ae6:	46f4      	mov	ip, lr
 8009ae8:	d816      	bhi.n	8009b18 <rshift+0x80>
 8009aea:	1a9a      	subs	r2, r3, r2
 8009aec:	0092      	lsls	r2, r2, #2
 8009aee:	3a04      	subs	r2, #4
 8009af0:	3501      	adds	r5, #1
 8009af2:	42ae      	cmp	r6, r5
 8009af4:	bf38      	it	cc
 8009af6:	2200      	movcc	r2, #0
 8009af8:	18a3      	adds	r3, r4, r2
 8009afa:	50a7      	str	r7, [r4, r2]
 8009afc:	b107      	cbz	r7, 8009b00 <rshift+0x68>
 8009afe:	3304      	adds	r3, #4
 8009b00:	42a3      	cmp	r3, r4
 8009b02:	eba3 0204 	sub.w	r2, r3, r4
 8009b06:	bf08      	it	eq
 8009b08:	2300      	moveq	r3, #0
 8009b0a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009b0e:	6102      	str	r2, [r0, #16]
 8009b10:	bf08      	it	eq
 8009b12:	6143      	streq	r3, [r0, #20]
 8009b14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b18:	f8dc c000 	ldr.w	ip, [ip]
 8009b1c:	fa0c fc08 	lsl.w	ip, ip, r8
 8009b20:	ea4c 0707 	orr.w	r7, ip, r7
 8009b24:	f849 7b04 	str.w	r7, [r9], #4
 8009b28:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009b2c:	40cf      	lsrs	r7, r1
 8009b2e:	e7d9      	b.n	8009ae4 <rshift+0x4c>
 8009b30:	f851 cb04 	ldr.w	ip, [r1], #4
 8009b34:	f847 cf04 	str.w	ip, [r7, #4]!
 8009b38:	e7c2      	b.n	8009ac0 <rshift+0x28>
 8009b3a:	4623      	mov	r3, r4
 8009b3c:	e7e0      	b.n	8009b00 <rshift+0x68>

08009b3e <__hexdig_fun>:
 8009b3e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009b42:	2b09      	cmp	r3, #9
 8009b44:	d802      	bhi.n	8009b4c <__hexdig_fun+0xe>
 8009b46:	3820      	subs	r0, #32
 8009b48:	b2c0      	uxtb	r0, r0
 8009b4a:	4770      	bx	lr
 8009b4c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009b50:	2b05      	cmp	r3, #5
 8009b52:	d801      	bhi.n	8009b58 <__hexdig_fun+0x1a>
 8009b54:	3847      	subs	r0, #71	; 0x47
 8009b56:	e7f7      	b.n	8009b48 <__hexdig_fun+0xa>
 8009b58:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009b5c:	2b05      	cmp	r3, #5
 8009b5e:	d801      	bhi.n	8009b64 <__hexdig_fun+0x26>
 8009b60:	3827      	subs	r0, #39	; 0x27
 8009b62:	e7f1      	b.n	8009b48 <__hexdig_fun+0xa>
 8009b64:	2000      	movs	r0, #0
 8009b66:	4770      	bx	lr

08009b68 <__gethex>:
 8009b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b6c:	4681      	mov	r9, r0
 8009b6e:	468a      	mov	sl, r1
 8009b70:	4617      	mov	r7, r2
 8009b72:	680a      	ldr	r2, [r1, #0]
 8009b74:	b085      	sub	sp, #20
 8009b76:	f102 0b02 	add.w	fp, r2, #2
 8009b7a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009b7e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009b82:	9302      	str	r3, [sp, #8]
 8009b84:	32fe      	adds	r2, #254	; 0xfe
 8009b86:	eb02 030b 	add.w	r3, r2, fp
 8009b8a:	46d8      	mov	r8, fp
 8009b8c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009b90:	9301      	str	r3, [sp, #4]
 8009b92:	2830      	cmp	r0, #48	; 0x30
 8009b94:	d0f7      	beq.n	8009b86 <__gethex+0x1e>
 8009b96:	f7ff ffd2 	bl	8009b3e <__hexdig_fun>
 8009b9a:	4604      	mov	r4, r0
 8009b9c:	2800      	cmp	r0, #0
 8009b9e:	d138      	bne.n	8009c12 <__gethex+0xaa>
 8009ba0:	2201      	movs	r2, #1
 8009ba2:	4640      	mov	r0, r8
 8009ba4:	49a7      	ldr	r1, [pc, #668]	; (8009e44 <__gethex+0x2dc>)
 8009ba6:	f7ff ff1d 	bl	80099e4 <strncmp>
 8009baa:	4606      	mov	r6, r0
 8009bac:	2800      	cmp	r0, #0
 8009bae:	d169      	bne.n	8009c84 <__gethex+0x11c>
 8009bb0:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009bb4:	465d      	mov	r5, fp
 8009bb6:	f7ff ffc2 	bl	8009b3e <__hexdig_fun>
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	d064      	beq.n	8009c88 <__gethex+0x120>
 8009bbe:	465a      	mov	r2, fp
 8009bc0:	7810      	ldrb	r0, [r2, #0]
 8009bc2:	4690      	mov	r8, r2
 8009bc4:	2830      	cmp	r0, #48	; 0x30
 8009bc6:	f102 0201 	add.w	r2, r2, #1
 8009bca:	d0f9      	beq.n	8009bc0 <__gethex+0x58>
 8009bcc:	f7ff ffb7 	bl	8009b3e <__hexdig_fun>
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	fab0 f480 	clz	r4, r0
 8009bd6:	465e      	mov	r6, fp
 8009bd8:	0964      	lsrs	r4, r4, #5
 8009bda:	9301      	str	r3, [sp, #4]
 8009bdc:	4642      	mov	r2, r8
 8009bde:	4615      	mov	r5, r2
 8009be0:	7828      	ldrb	r0, [r5, #0]
 8009be2:	3201      	adds	r2, #1
 8009be4:	f7ff ffab 	bl	8009b3e <__hexdig_fun>
 8009be8:	2800      	cmp	r0, #0
 8009bea:	d1f8      	bne.n	8009bde <__gethex+0x76>
 8009bec:	2201      	movs	r2, #1
 8009bee:	4628      	mov	r0, r5
 8009bf0:	4994      	ldr	r1, [pc, #592]	; (8009e44 <__gethex+0x2dc>)
 8009bf2:	f7ff fef7 	bl	80099e4 <strncmp>
 8009bf6:	b978      	cbnz	r0, 8009c18 <__gethex+0xb0>
 8009bf8:	b946      	cbnz	r6, 8009c0c <__gethex+0xa4>
 8009bfa:	1c6e      	adds	r6, r5, #1
 8009bfc:	4632      	mov	r2, r6
 8009bfe:	4615      	mov	r5, r2
 8009c00:	7828      	ldrb	r0, [r5, #0]
 8009c02:	3201      	adds	r2, #1
 8009c04:	f7ff ff9b 	bl	8009b3e <__hexdig_fun>
 8009c08:	2800      	cmp	r0, #0
 8009c0a:	d1f8      	bne.n	8009bfe <__gethex+0x96>
 8009c0c:	1b73      	subs	r3, r6, r5
 8009c0e:	009e      	lsls	r6, r3, #2
 8009c10:	e004      	b.n	8009c1c <__gethex+0xb4>
 8009c12:	2400      	movs	r4, #0
 8009c14:	4626      	mov	r6, r4
 8009c16:	e7e1      	b.n	8009bdc <__gethex+0x74>
 8009c18:	2e00      	cmp	r6, #0
 8009c1a:	d1f7      	bne.n	8009c0c <__gethex+0xa4>
 8009c1c:	782b      	ldrb	r3, [r5, #0]
 8009c1e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009c22:	2b50      	cmp	r3, #80	; 0x50
 8009c24:	d13d      	bne.n	8009ca2 <__gethex+0x13a>
 8009c26:	786b      	ldrb	r3, [r5, #1]
 8009c28:	2b2b      	cmp	r3, #43	; 0x2b
 8009c2a:	d02f      	beq.n	8009c8c <__gethex+0x124>
 8009c2c:	2b2d      	cmp	r3, #45	; 0x2d
 8009c2e:	d031      	beq.n	8009c94 <__gethex+0x12c>
 8009c30:	f04f 0b00 	mov.w	fp, #0
 8009c34:	1c69      	adds	r1, r5, #1
 8009c36:	7808      	ldrb	r0, [r1, #0]
 8009c38:	f7ff ff81 	bl	8009b3e <__hexdig_fun>
 8009c3c:	1e42      	subs	r2, r0, #1
 8009c3e:	b2d2      	uxtb	r2, r2
 8009c40:	2a18      	cmp	r2, #24
 8009c42:	d82e      	bhi.n	8009ca2 <__gethex+0x13a>
 8009c44:	f1a0 0210 	sub.w	r2, r0, #16
 8009c48:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009c4c:	f7ff ff77 	bl	8009b3e <__hexdig_fun>
 8009c50:	f100 3cff 	add.w	ip, r0, #4294967295
 8009c54:	fa5f fc8c 	uxtb.w	ip, ip
 8009c58:	f1bc 0f18 	cmp.w	ip, #24
 8009c5c:	d91d      	bls.n	8009c9a <__gethex+0x132>
 8009c5e:	f1bb 0f00 	cmp.w	fp, #0
 8009c62:	d000      	beq.n	8009c66 <__gethex+0xfe>
 8009c64:	4252      	negs	r2, r2
 8009c66:	4416      	add	r6, r2
 8009c68:	f8ca 1000 	str.w	r1, [sl]
 8009c6c:	b1dc      	cbz	r4, 8009ca6 <__gethex+0x13e>
 8009c6e:	9b01      	ldr	r3, [sp, #4]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	bf14      	ite	ne
 8009c74:	f04f 0800 	movne.w	r8, #0
 8009c78:	f04f 0806 	moveq.w	r8, #6
 8009c7c:	4640      	mov	r0, r8
 8009c7e:	b005      	add	sp, #20
 8009c80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c84:	4645      	mov	r5, r8
 8009c86:	4626      	mov	r6, r4
 8009c88:	2401      	movs	r4, #1
 8009c8a:	e7c7      	b.n	8009c1c <__gethex+0xb4>
 8009c8c:	f04f 0b00 	mov.w	fp, #0
 8009c90:	1ca9      	adds	r1, r5, #2
 8009c92:	e7d0      	b.n	8009c36 <__gethex+0xce>
 8009c94:	f04f 0b01 	mov.w	fp, #1
 8009c98:	e7fa      	b.n	8009c90 <__gethex+0x128>
 8009c9a:	230a      	movs	r3, #10
 8009c9c:	fb03 0002 	mla	r0, r3, r2, r0
 8009ca0:	e7d0      	b.n	8009c44 <__gethex+0xdc>
 8009ca2:	4629      	mov	r1, r5
 8009ca4:	e7e0      	b.n	8009c68 <__gethex+0x100>
 8009ca6:	4621      	mov	r1, r4
 8009ca8:	eba5 0308 	sub.w	r3, r5, r8
 8009cac:	3b01      	subs	r3, #1
 8009cae:	2b07      	cmp	r3, #7
 8009cb0:	dc0a      	bgt.n	8009cc8 <__gethex+0x160>
 8009cb2:	4648      	mov	r0, r9
 8009cb4:	f7fe f9c0 	bl	8008038 <_Balloc>
 8009cb8:	4604      	mov	r4, r0
 8009cba:	b940      	cbnz	r0, 8009cce <__gethex+0x166>
 8009cbc:	4602      	mov	r2, r0
 8009cbe:	21e4      	movs	r1, #228	; 0xe4
 8009cc0:	4b61      	ldr	r3, [pc, #388]	; (8009e48 <__gethex+0x2e0>)
 8009cc2:	4862      	ldr	r0, [pc, #392]	; (8009e4c <__gethex+0x2e4>)
 8009cc4:	f7ff feb6 	bl	8009a34 <__assert_func>
 8009cc8:	3101      	adds	r1, #1
 8009cca:	105b      	asrs	r3, r3, #1
 8009ccc:	e7ef      	b.n	8009cae <__gethex+0x146>
 8009cce:	2300      	movs	r3, #0
 8009cd0:	469b      	mov	fp, r3
 8009cd2:	f100 0a14 	add.w	sl, r0, #20
 8009cd6:	f8cd a004 	str.w	sl, [sp, #4]
 8009cda:	45a8      	cmp	r8, r5
 8009cdc:	d344      	bcc.n	8009d68 <__gethex+0x200>
 8009cde:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009ce2:	4658      	mov	r0, fp
 8009ce4:	f848 bb04 	str.w	fp, [r8], #4
 8009ce8:	eba8 080a 	sub.w	r8, r8, sl
 8009cec:	ea4f 02a8 	mov.w	r2, r8, asr #2
 8009cf0:	6122      	str	r2, [r4, #16]
 8009cf2:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8009cf6:	f7fe fa91 	bl	800821c <__hi0bits>
 8009cfa:	683d      	ldr	r5, [r7, #0]
 8009cfc:	eba8 0800 	sub.w	r8, r8, r0
 8009d00:	45a8      	cmp	r8, r5
 8009d02:	dd59      	ble.n	8009db8 <__gethex+0x250>
 8009d04:	eba8 0805 	sub.w	r8, r8, r5
 8009d08:	4641      	mov	r1, r8
 8009d0a:	4620      	mov	r0, r4
 8009d0c:	f7fe fe0f 	bl	800892e <__any_on>
 8009d10:	4683      	mov	fp, r0
 8009d12:	b1b8      	cbz	r0, 8009d44 <__gethex+0x1dc>
 8009d14:	f04f 0b01 	mov.w	fp, #1
 8009d18:	f108 33ff 	add.w	r3, r8, #4294967295
 8009d1c:	1159      	asrs	r1, r3, #5
 8009d1e:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009d22:	f003 021f 	and.w	r2, r3, #31
 8009d26:	fa0b f202 	lsl.w	r2, fp, r2
 8009d2a:	420a      	tst	r2, r1
 8009d2c:	d00a      	beq.n	8009d44 <__gethex+0x1dc>
 8009d2e:	455b      	cmp	r3, fp
 8009d30:	dd06      	ble.n	8009d40 <__gethex+0x1d8>
 8009d32:	4620      	mov	r0, r4
 8009d34:	f1a8 0102 	sub.w	r1, r8, #2
 8009d38:	f7fe fdf9 	bl	800892e <__any_on>
 8009d3c:	2800      	cmp	r0, #0
 8009d3e:	d138      	bne.n	8009db2 <__gethex+0x24a>
 8009d40:	f04f 0b02 	mov.w	fp, #2
 8009d44:	4641      	mov	r1, r8
 8009d46:	4620      	mov	r0, r4
 8009d48:	f7ff fea6 	bl	8009a98 <rshift>
 8009d4c:	4446      	add	r6, r8
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	42b3      	cmp	r3, r6
 8009d52:	da41      	bge.n	8009dd8 <__gethex+0x270>
 8009d54:	4621      	mov	r1, r4
 8009d56:	4648      	mov	r0, r9
 8009d58:	f7fe f9ae 	bl	80080b8 <_Bfree>
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d60:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009d64:	6013      	str	r3, [r2, #0]
 8009d66:	e789      	b.n	8009c7c <__gethex+0x114>
 8009d68:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009d6c:	2a2e      	cmp	r2, #46	; 0x2e
 8009d6e:	d014      	beq.n	8009d9a <__gethex+0x232>
 8009d70:	2b20      	cmp	r3, #32
 8009d72:	d106      	bne.n	8009d82 <__gethex+0x21a>
 8009d74:	9b01      	ldr	r3, [sp, #4]
 8009d76:	f843 bb04 	str.w	fp, [r3], #4
 8009d7a:	f04f 0b00 	mov.w	fp, #0
 8009d7e:	9301      	str	r3, [sp, #4]
 8009d80:	465b      	mov	r3, fp
 8009d82:	7828      	ldrb	r0, [r5, #0]
 8009d84:	9303      	str	r3, [sp, #12]
 8009d86:	f7ff feda 	bl	8009b3e <__hexdig_fun>
 8009d8a:	9b03      	ldr	r3, [sp, #12]
 8009d8c:	f000 000f 	and.w	r0, r0, #15
 8009d90:	4098      	lsls	r0, r3
 8009d92:	ea4b 0b00 	orr.w	fp, fp, r0
 8009d96:	3304      	adds	r3, #4
 8009d98:	e79f      	b.n	8009cda <__gethex+0x172>
 8009d9a:	45a8      	cmp	r8, r5
 8009d9c:	d8e8      	bhi.n	8009d70 <__gethex+0x208>
 8009d9e:	2201      	movs	r2, #1
 8009da0:	4628      	mov	r0, r5
 8009da2:	4928      	ldr	r1, [pc, #160]	; (8009e44 <__gethex+0x2dc>)
 8009da4:	9303      	str	r3, [sp, #12]
 8009da6:	f7ff fe1d 	bl	80099e4 <strncmp>
 8009daa:	9b03      	ldr	r3, [sp, #12]
 8009dac:	2800      	cmp	r0, #0
 8009dae:	d1df      	bne.n	8009d70 <__gethex+0x208>
 8009db0:	e793      	b.n	8009cda <__gethex+0x172>
 8009db2:	f04f 0b03 	mov.w	fp, #3
 8009db6:	e7c5      	b.n	8009d44 <__gethex+0x1dc>
 8009db8:	da0b      	bge.n	8009dd2 <__gethex+0x26a>
 8009dba:	eba5 0808 	sub.w	r8, r5, r8
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	4642      	mov	r2, r8
 8009dc2:	4648      	mov	r0, r9
 8009dc4:	f7fe fb90 	bl	80084e8 <__lshift>
 8009dc8:	4604      	mov	r4, r0
 8009dca:	eba6 0608 	sub.w	r6, r6, r8
 8009dce:	f100 0a14 	add.w	sl, r0, #20
 8009dd2:	f04f 0b00 	mov.w	fp, #0
 8009dd6:	e7ba      	b.n	8009d4e <__gethex+0x1e6>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	42b3      	cmp	r3, r6
 8009ddc:	dd74      	ble.n	8009ec8 <__gethex+0x360>
 8009dde:	1b9e      	subs	r6, r3, r6
 8009de0:	42b5      	cmp	r5, r6
 8009de2:	dc35      	bgt.n	8009e50 <__gethex+0x2e8>
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2b02      	cmp	r3, #2
 8009de8:	d023      	beq.n	8009e32 <__gethex+0x2ca>
 8009dea:	2b03      	cmp	r3, #3
 8009dec:	d025      	beq.n	8009e3a <__gethex+0x2d2>
 8009dee:	2b01      	cmp	r3, #1
 8009df0:	d115      	bne.n	8009e1e <__gethex+0x2b6>
 8009df2:	42b5      	cmp	r5, r6
 8009df4:	d113      	bne.n	8009e1e <__gethex+0x2b6>
 8009df6:	2d01      	cmp	r5, #1
 8009df8:	d10b      	bne.n	8009e12 <__gethex+0x2aa>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	9a02      	ldr	r2, [sp, #8]
 8009dfe:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009e02:	6013      	str	r3, [r2, #0]
 8009e04:	2301      	movs	r3, #1
 8009e06:	6123      	str	r3, [r4, #16]
 8009e08:	f8ca 3000 	str.w	r3, [sl]
 8009e0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e0e:	601c      	str	r4, [r3, #0]
 8009e10:	e734      	b.n	8009c7c <__gethex+0x114>
 8009e12:	4620      	mov	r0, r4
 8009e14:	1e69      	subs	r1, r5, #1
 8009e16:	f7fe fd8a 	bl	800892e <__any_on>
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d1ed      	bne.n	8009dfa <__gethex+0x292>
 8009e1e:	4621      	mov	r1, r4
 8009e20:	4648      	mov	r0, r9
 8009e22:	f7fe f949 	bl	80080b8 <_Bfree>
 8009e26:	2300      	movs	r3, #0
 8009e28:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e2a:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009e2e:	6013      	str	r3, [r2, #0]
 8009e30:	e724      	b.n	8009c7c <__gethex+0x114>
 8009e32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d1f2      	bne.n	8009e1e <__gethex+0x2b6>
 8009e38:	e7df      	b.n	8009dfa <__gethex+0x292>
 8009e3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d1dc      	bne.n	8009dfa <__gethex+0x292>
 8009e40:	e7ed      	b.n	8009e1e <__gethex+0x2b6>
 8009e42:	bf00      	nop
 8009e44:	0800abac 	.word	0x0800abac
 8009e48:	0800aa41 	.word	0x0800aa41
 8009e4c:	0800ac55 	.word	0x0800ac55
 8009e50:	f106 38ff 	add.w	r8, r6, #4294967295
 8009e54:	f1bb 0f00 	cmp.w	fp, #0
 8009e58:	d133      	bne.n	8009ec2 <__gethex+0x35a>
 8009e5a:	f1b8 0f00 	cmp.w	r8, #0
 8009e5e:	d004      	beq.n	8009e6a <__gethex+0x302>
 8009e60:	4641      	mov	r1, r8
 8009e62:	4620      	mov	r0, r4
 8009e64:	f7fe fd63 	bl	800892e <__any_on>
 8009e68:	4683      	mov	fp, r0
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009e70:	f008 081f 	and.w	r8, r8, #31
 8009e74:	fa03 f308 	lsl.w	r3, r3, r8
 8009e78:	f04f 0802 	mov.w	r8, #2
 8009e7c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009e80:	4631      	mov	r1, r6
 8009e82:	4213      	tst	r3, r2
 8009e84:	4620      	mov	r0, r4
 8009e86:	bf18      	it	ne
 8009e88:	f04b 0b02 	orrne.w	fp, fp, #2
 8009e8c:	1bad      	subs	r5, r5, r6
 8009e8e:	f7ff fe03 	bl	8009a98 <rshift>
 8009e92:	687e      	ldr	r6, [r7, #4]
 8009e94:	f1bb 0f00 	cmp.w	fp, #0
 8009e98:	d04a      	beq.n	8009f30 <__gethex+0x3c8>
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	2b02      	cmp	r3, #2
 8009e9e:	d016      	beq.n	8009ece <__gethex+0x366>
 8009ea0:	2b03      	cmp	r3, #3
 8009ea2:	d018      	beq.n	8009ed6 <__gethex+0x36e>
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	d109      	bne.n	8009ebc <__gethex+0x354>
 8009ea8:	f01b 0f02 	tst.w	fp, #2
 8009eac:	d006      	beq.n	8009ebc <__gethex+0x354>
 8009eae:	f8da 3000 	ldr.w	r3, [sl]
 8009eb2:	ea4b 0b03 	orr.w	fp, fp, r3
 8009eb6:	f01b 0f01 	tst.w	fp, #1
 8009eba:	d10f      	bne.n	8009edc <__gethex+0x374>
 8009ebc:	f048 0810 	orr.w	r8, r8, #16
 8009ec0:	e036      	b.n	8009f30 <__gethex+0x3c8>
 8009ec2:	f04f 0b01 	mov.w	fp, #1
 8009ec6:	e7d0      	b.n	8009e6a <__gethex+0x302>
 8009ec8:	f04f 0801 	mov.w	r8, #1
 8009ecc:	e7e2      	b.n	8009e94 <__gethex+0x32c>
 8009ece:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ed0:	f1c3 0301 	rsb	r3, r3, #1
 8009ed4:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ed6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d0ef      	beq.n	8009ebc <__gethex+0x354>
 8009edc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009ee0:	f104 0214 	add.w	r2, r4, #20
 8009ee4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009ee8:	9301      	str	r3, [sp, #4]
 8009eea:	2300      	movs	r3, #0
 8009eec:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009ef0:	4694      	mov	ip, r2
 8009ef2:	f852 1b04 	ldr.w	r1, [r2], #4
 8009ef6:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009efa:	d01e      	beq.n	8009f3a <__gethex+0x3d2>
 8009efc:	3101      	adds	r1, #1
 8009efe:	f8cc 1000 	str.w	r1, [ip]
 8009f02:	f1b8 0f02 	cmp.w	r8, #2
 8009f06:	f104 0214 	add.w	r2, r4, #20
 8009f0a:	d13d      	bne.n	8009f88 <__gethex+0x420>
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	3b01      	subs	r3, #1
 8009f10:	42ab      	cmp	r3, r5
 8009f12:	d10b      	bne.n	8009f2c <__gethex+0x3c4>
 8009f14:	2301      	movs	r3, #1
 8009f16:	1169      	asrs	r1, r5, #5
 8009f18:	f005 051f 	and.w	r5, r5, #31
 8009f1c:	fa03 f505 	lsl.w	r5, r3, r5
 8009f20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f24:	421d      	tst	r5, r3
 8009f26:	bf18      	it	ne
 8009f28:	f04f 0801 	movne.w	r8, #1
 8009f2c:	f048 0820 	orr.w	r8, r8, #32
 8009f30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f32:	601c      	str	r4, [r3, #0]
 8009f34:	9b02      	ldr	r3, [sp, #8]
 8009f36:	601e      	str	r6, [r3, #0]
 8009f38:	e6a0      	b.n	8009c7c <__gethex+0x114>
 8009f3a:	4290      	cmp	r0, r2
 8009f3c:	f842 3c04 	str.w	r3, [r2, #-4]
 8009f40:	d8d6      	bhi.n	8009ef0 <__gethex+0x388>
 8009f42:	68a2      	ldr	r2, [r4, #8]
 8009f44:	4593      	cmp	fp, r2
 8009f46:	db17      	blt.n	8009f78 <__gethex+0x410>
 8009f48:	6861      	ldr	r1, [r4, #4]
 8009f4a:	4648      	mov	r0, r9
 8009f4c:	3101      	adds	r1, #1
 8009f4e:	f7fe f873 	bl	8008038 <_Balloc>
 8009f52:	4682      	mov	sl, r0
 8009f54:	b918      	cbnz	r0, 8009f5e <__gethex+0x3f6>
 8009f56:	4602      	mov	r2, r0
 8009f58:	2184      	movs	r1, #132	; 0x84
 8009f5a:	4b1a      	ldr	r3, [pc, #104]	; (8009fc4 <__gethex+0x45c>)
 8009f5c:	e6b1      	b.n	8009cc2 <__gethex+0x15a>
 8009f5e:	6922      	ldr	r2, [r4, #16]
 8009f60:	f104 010c 	add.w	r1, r4, #12
 8009f64:	3202      	adds	r2, #2
 8009f66:	0092      	lsls	r2, r2, #2
 8009f68:	300c      	adds	r0, #12
 8009f6a:	f7fd f8e8 	bl	800713e <memcpy>
 8009f6e:	4621      	mov	r1, r4
 8009f70:	4648      	mov	r0, r9
 8009f72:	f7fe f8a1 	bl	80080b8 <_Bfree>
 8009f76:	4654      	mov	r4, sl
 8009f78:	6922      	ldr	r2, [r4, #16]
 8009f7a:	1c51      	adds	r1, r2, #1
 8009f7c:	6121      	str	r1, [r4, #16]
 8009f7e:	2101      	movs	r1, #1
 8009f80:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009f84:	6151      	str	r1, [r2, #20]
 8009f86:	e7bc      	b.n	8009f02 <__gethex+0x39a>
 8009f88:	6921      	ldr	r1, [r4, #16]
 8009f8a:	4559      	cmp	r1, fp
 8009f8c:	dd0b      	ble.n	8009fa6 <__gethex+0x43e>
 8009f8e:	2101      	movs	r1, #1
 8009f90:	4620      	mov	r0, r4
 8009f92:	f7ff fd81 	bl	8009a98 <rshift>
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	3601      	adds	r6, #1
 8009f9a:	42b3      	cmp	r3, r6
 8009f9c:	f6ff aeda 	blt.w	8009d54 <__gethex+0x1ec>
 8009fa0:	f04f 0801 	mov.w	r8, #1
 8009fa4:	e7c2      	b.n	8009f2c <__gethex+0x3c4>
 8009fa6:	f015 051f 	ands.w	r5, r5, #31
 8009faa:	d0f9      	beq.n	8009fa0 <__gethex+0x438>
 8009fac:	9b01      	ldr	r3, [sp, #4]
 8009fae:	f1c5 0520 	rsb	r5, r5, #32
 8009fb2:	441a      	add	r2, r3
 8009fb4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009fb8:	f7fe f930 	bl	800821c <__hi0bits>
 8009fbc:	42a8      	cmp	r0, r5
 8009fbe:	dbe6      	blt.n	8009f8e <__gethex+0x426>
 8009fc0:	e7ee      	b.n	8009fa0 <__gethex+0x438>
 8009fc2:	bf00      	nop
 8009fc4:	0800aa41 	.word	0x0800aa41

08009fc8 <L_shift>:
 8009fc8:	f1c2 0208 	rsb	r2, r2, #8
 8009fcc:	0092      	lsls	r2, r2, #2
 8009fce:	b570      	push	{r4, r5, r6, lr}
 8009fd0:	f1c2 0620 	rsb	r6, r2, #32
 8009fd4:	6843      	ldr	r3, [r0, #4]
 8009fd6:	6804      	ldr	r4, [r0, #0]
 8009fd8:	fa03 f506 	lsl.w	r5, r3, r6
 8009fdc:	432c      	orrs	r4, r5
 8009fde:	40d3      	lsrs	r3, r2
 8009fe0:	6004      	str	r4, [r0, #0]
 8009fe2:	f840 3f04 	str.w	r3, [r0, #4]!
 8009fe6:	4288      	cmp	r0, r1
 8009fe8:	d3f4      	bcc.n	8009fd4 <L_shift+0xc>
 8009fea:	bd70      	pop	{r4, r5, r6, pc}

08009fec <__match>:
 8009fec:	b530      	push	{r4, r5, lr}
 8009fee:	6803      	ldr	r3, [r0, #0]
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ff6:	b914      	cbnz	r4, 8009ffe <__match+0x12>
 8009ff8:	6003      	str	r3, [r0, #0]
 8009ffa:	2001      	movs	r0, #1
 8009ffc:	bd30      	pop	{r4, r5, pc}
 8009ffe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a002:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a006:	2d19      	cmp	r5, #25
 800a008:	bf98      	it	ls
 800a00a:	3220      	addls	r2, #32
 800a00c:	42a2      	cmp	r2, r4
 800a00e:	d0f0      	beq.n	8009ff2 <__match+0x6>
 800a010:	2000      	movs	r0, #0
 800a012:	e7f3      	b.n	8009ffc <__match+0x10>

0800a014 <__hexnan>:
 800a014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a018:	2500      	movs	r5, #0
 800a01a:	680b      	ldr	r3, [r1, #0]
 800a01c:	4682      	mov	sl, r0
 800a01e:	115e      	asrs	r6, r3, #5
 800a020:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a024:	f013 031f 	ands.w	r3, r3, #31
 800a028:	bf18      	it	ne
 800a02a:	3604      	addne	r6, #4
 800a02c:	1f37      	subs	r7, r6, #4
 800a02e:	4690      	mov	r8, r2
 800a030:	46b9      	mov	r9, r7
 800a032:	463c      	mov	r4, r7
 800a034:	46ab      	mov	fp, r5
 800a036:	b087      	sub	sp, #28
 800a038:	6801      	ldr	r1, [r0, #0]
 800a03a:	9301      	str	r3, [sp, #4]
 800a03c:	f846 5c04 	str.w	r5, [r6, #-4]
 800a040:	9502      	str	r5, [sp, #8]
 800a042:	784a      	ldrb	r2, [r1, #1]
 800a044:	1c4b      	adds	r3, r1, #1
 800a046:	9303      	str	r3, [sp, #12]
 800a048:	b342      	cbz	r2, 800a09c <__hexnan+0x88>
 800a04a:	4610      	mov	r0, r2
 800a04c:	9105      	str	r1, [sp, #20]
 800a04e:	9204      	str	r2, [sp, #16]
 800a050:	f7ff fd75 	bl	8009b3e <__hexdig_fun>
 800a054:	2800      	cmp	r0, #0
 800a056:	d14f      	bne.n	800a0f8 <__hexnan+0xe4>
 800a058:	9a04      	ldr	r2, [sp, #16]
 800a05a:	9905      	ldr	r1, [sp, #20]
 800a05c:	2a20      	cmp	r2, #32
 800a05e:	d818      	bhi.n	800a092 <__hexnan+0x7e>
 800a060:	9b02      	ldr	r3, [sp, #8]
 800a062:	459b      	cmp	fp, r3
 800a064:	dd13      	ble.n	800a08e <__hexnan+0x7a>
 800a066:	454c      	cmp	r4, r9
 800a068:	d206      	bcs.n	800a078 <__hexnan+0x64>
 800a06a:	2d07      	cmp	r5, #7
 800a06c:	dc04      	bgt.n	800a078 <__hexnan+0x64>
 800a06e:	462a      	mov	r2, r5
 800a070:	4649      	mov	r1, r9
 800a072:	4620      	mov	r0, r4
 800a074:	f7ff ffa8 	bl	8009fc8 <L_shift>
 800a078:	4544      	cmp	r4, r8
 800a07a:	d950      	bls.n	800a11e <__hexnan+0x10a>
 800a07c:	2300      	movs	r3, #0
 800a07e:	f1a4 0904 	sub.w	r9, r4, #4
 800a082:	f844 3c04 	str.w	r3, [r4, #-4]
 800a086:	461d      	mov	r5, r3
 800a088:	464c      	mov	r4, r9
 800a08a:	f8cd b008 	str.w	fp, [sp, #8]
 800a08e:	9903      	ldr	r1, [sp, #12]
 800a090:	e7d7      	b.n	800a042 <__hexnan+0x2e>
 800a092:	2a29      	cmp	r2, #41	; 0x29
 800a094:	d155      	bne.n	800a142 <__hexnan+0x12e>
 800a096:	3102      	adds	r1, #2
 800a098:	f8ca 1000 	str.w	r1, [sl]
 800a09c:	f1bb 0f00 	cmp.w	fp, #0
 800a0a0:	d04f      	beq.n	800a142 <__hexnan+0x12e>
 800a0a2:	454c      	cmp	r4, r9
 800a0a4:	d206      	bcs.n	800a0b4 <__hexnan+0xa0>
 800a0a6:	2d07      	cmp	r5, #7
 800a0a8:	dc04      	bgt.n	800a0b4 <__hexnan+0xa0>
 800a0aa:	462a      	mov	r2, r5
 800a0ac:	4649      	mov	r1, r9
 800a0ae:	4620      	mov	r0, r4
 800a0b0:	f7ff ff8a 	bl	8009fc8 <L_shift>
 800a0b4:	4544      	cmp	r4, r8
 800a0b6:	d934      	bls.n	800a122 <__hexnan+0x10e>
 800a0b8:	4623      	mov	r3, r4
 800a0ba:	f1a8 0204 	sub.w	r2, r8, #4
 800a0be:	f853 1b04 	ldr.w	r1, [r3], #4
 800a0c2:	429f      	cmp	r7, r3
 800a0c4:	f842 1f04 	str.w	r1, [r2, #4]!
 800a0c8:	d2f9      	bcs.n	800a0be <__hexnan+0xaa>
 800a0ca:	1b3b      	subs	r3, r7, r4
 800a0cc:	f023 0303 	bic.w	r3, r3, #3
 800a0d0:	3304      	adds	r3, #4
 800a0d2:	3e03      	subs	r6, #3
 800a0d4:	3401      	adds	r4, #1
 800a0d6:	42a6      	cmp	r6, r4
 800a0d8:	bf38      	it	cc
 800a0da:	2304      	movcc	r3, #4
 800a0dc:	2200      	movs	r2, #0
 800a0de:	4443      	add	r3, r8
 800a0e0:	f843 2b04 	str.w	r2, [r3], #4
 800a0e4:	429f      	cmp	r7, r3
 800a0e6:	d2fb      	bcs.n	800a0e0 <__hexnan+0xcc>
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	b91b      	cbnz	r3, 800a0f4 <__hexnan+0xe0>
 800a0ec:	4547      	cmp	r7, r8
 800a0ee:	d126      	bne.n	800a13e <__hexnan+0x12a>
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	603b      	str	r3, [r7, #0]
 800a0f4:	2005      	movs	r0, #5
 800a0f6:	e025      	b.n	800a144 <__hexnan+0x130>
 800a0f8:	3501      	adds	r5, #1
 800a0fa:	2d08      	cmp	r5, #8
 800a0fc:	f10b 0b01 	add.w	fp, fp, #1
 800a100:	dd06      	ble.n	800a110 <__hexnan+0xfc>
 800a102:	4544      	cmp	r4, r8
 800a104:	d9c3      	bls.n	800a08e <__hexnan+0x7a>
 800a106:	2300      	movs	r3, #0
 800a108:	2501      	movs	r5, #1
 800a10a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a10e:	3c04      	subs	r4, #4
 800a110:	6822      	ldr	r2, [r4, #0]
 800a112:	f000 000f 	and.w	r0, r0, #15
 800a116:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a11a:	6020      	str	r0, [r4, #0]
 800a11c:	e7b7      	b.n	800a08e <__hexnan+0x7a>
 800a11e:	2508      	movs	r5, #8
 800a120:	e7b5      	b.n	800a08e <__hexnan+0x7a>
 800a122:	9b01      	ldr	r3, [sp, #4]
 800a124:	2b00      	cmp	r3, #0
 800a126:	d0df      	beq.n	800a0e8 <__hexnan+0xd4>
 800a128:	f04f 32ff 	mov.w	r2, #4294967295
 800a12c:	f1c3 0320 	rsb	r3, r3, #32
 800a130:	40da      	lsrs	r2, r3
 800a132:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a136:	4013      	ands	r3, r2
 800a138:	f846 3c04 	str.w	r3, [r6, #-4]
 800a13c:	e7d4      	b.n	800a0e8 <__hexnan+0xd4>
 800a13e:	3f04      	subs	r7, #4
 800a140:	e7d2      	b.n	800a0e8 <__hexnan+0xd4>
 800a142:	2004      	movs	r0, #4
 800a144:	b007      	add	sp, #28
 800a146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a14a <__ascii_mbtowc>:
 800a14a:	b082      	sub	sp, #8
 800a14c:	b901      	cbnz	r1, 800a150 <__ascii_mbtowc+0x6>
 800a14e:	a901      	add	r1, sp, #4
 800a150:	b142      	cbz	r2, 800a164 <__ascii_mbtowc+0x1a>
 800a152:	b14b      	cbz	r3, 800a168 <__ascii_mbtowc+0x1e>
 800a154:	7813      	ldrb	r3, [r2, #0]
 800a156:	600b      	str	r3, [r1, #0]
 800a158:	7812      	ldrb	r2, [r2, #0]
 800a15a:	1e10      	subs	r0, r2, #0
 800a15c:	bf18      	it	ne
 800a15e:	2001      	movne	r0, #1
 800a160:	b002      	add	sp, #8
 800a162:	4770      	bx	lr
 800a164:	4610      	mov	r0, r2
 800a166:	e7fb      	b.n	800a160 <__ascii_mbtowc+0x16>
 800a168:	f06f 0001 	mvn.w	r0, #1
 800a16c:	e7f8      	b.n	800a160 <__ascii_mbtowc+0x16>

0800a16e <_realloc_r>:
 800a16e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a172:	4680      	mov	r8, r0
 800a174:	4614      	mov	r4, r2
 800a176:	460e      	mov	r6, r1
 800a178:	b921      	cbnz	r1, 800a184 <_realloc_r+0x16>
 800a17a:	4611      	mov	r1, r2
 800a17c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a180:	f7fd bece 	b.w	8007f20 <_malloc_r>
 800a184:	b92a      	cbnz	r2, 800a192 <_realloc_r+0x24>
 800a186:	f7fd fe5b 	bl	8007e40 <_free_r>
 800a18a:	4625      	mov	r5, r4
 800a18c:	4628      	mov	r0, r5
 800a18e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a192:	f000 f842 	bl	800a21a <_malloc_usable_size_r>
 800a196:	4284      	cmp	r4, r0
 800a198:	4607      	mov	r7, r0
 800a19a:	d802      	bhi.n	800a1a2 <_realloc_r+0x34>
 800a19c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a1a0:	d812      	bhi.n	800a1c8 <_realloc_r+0x5a>
 800a1a2:	4621      	mov	r1, r4
 800a1a4:	4640      	mov	r0, r8
 800a1a6:	f7fd febb 	bl	8007f20 <_malloc_r>
 800a1aa:	4605      	mov	r5, r0
 800a1ac:	2800      	cmp	r0, #0
 800a1ae:	d0ed      	beq.n	800a18c <_realloc_r+0x1e>
 800a1b0:	42bc      	cmp	r4, r7
 800a1b2:	4622      	mov	r2, r4
 800a1b4:	4631      	mov	r1, r6
 800a1b6:	bf28      	it	cs
 800a1b8:	463a      	movcs	r2, r7
 800a1ba:	f7fc ffc0 	bl	800713e <memcpy>
 800a1be:	4631      	mov	r1, r6
 800a1c0:	4640      	mov	r0, r8
 800a1c2:	f7fd fe3d 	bl	8007e40 <_free_r>
 800a1c6:	e7e1      	b.n	800a18c <_realloc_r+0x1e>
 800a1c8:	4635      	mov	r5, r6
 800a1ca:	e7df      	b.n	800a18c <_realloc_r+0x1e>

0800a1cc <__ascii_wctomb>:
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	4608      	mov	r0, r1
 800a1d0:	b141      	cbz	r1, 800a1e4 <__ascii_wctomb+0x18>
 800a1d2:	2aff      	cmp	r2, #255	; 0xff
 800a1d4:	d904      	bls.n	800a1e0 <__ascii_wctomb+0x14>
 800a1d6:	228a      	movs	r2, #138	; 0x8a
 800a1d8:	f04f 30ff 	mov.w	r0, #4294967295
 800a1dc:	601a      	str	r2, [r3, #0]
 800a1de:	4770      	bx	lr
 800a1e0:	2001      	movs	r0, #1
 800a1e2:	700a      	strb	r2, [r1, #0]
 800a1e4:	4770      	bx	lr
	...

0800a1e8 <fiprintf>:
 800a1e8:	b40e      	push	{r1, r2, r3}
 800a1ea:	b503      	push	{r0, r1, lr}
 800a1ec:	4601      	mov	r1, r0
 800a1ee:	ab03      	add	r3, sp, #12
 800a1f0:	4805      	ldr	r0, [pc, #20]	; (800a208 <fiprintf+0x20>)
 800a1f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1f6:	6800      	ldr	r0, [r0, #0]
 800a1f8:	9301      	str	r3, [sp, #4]
 800a1fa:	f000 f83d 	bl	800a278 <_vfiprintf_r>
 800a1fe:	b002      	add	sp, #8
 800a200:	f85d eb04 	ldr.w	lr, [sp], #4
 800a204:	b003      	add	sp, #12
 800a206:	4770      	bx	lr
 800a208:	20000074 	.word	0x20000074

0800a20c <abort>:
 800a20c:	2006      	movs	r0, #6
 800a20e:	b508      	push	{r3, lr}
 800a210:	f000 fa0a 	bl	800a628 <raise>
 800a214:	2001      	movs	r0, #1
 800a216:	f7f7 fbfc 	bl	8001a12 <_exit>

0800a21a <_malloc_usable_size_r>:
 800a21a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a21e:	1f18      	subs	r0, r3, #4
 800a220:	2b00      	cmp	r3, #0
 800a222:	bfbc      	itt	lt
 800a224:	580b      	ldrlt	r3, [r1, r0]
 800a226:	18c0      	addlt	r0, r0, r3
 800a228:	4770      	bx	lr

0800a22a <__sfputc_r>:
 800a22a:	6893      	ldr	r3, [r2, #8]
 800a22c:	b410      	push	{r4}
 800a22e:	3b01      	subs	r3, #1
 800a230:	2b00      	cmp	r3, #0
 800a232:	6093      	str	r3, [r2, #8]
 800a234:	da07      	bge.n	800a246 <__sfputc_r+0x1c>
 800a236:	6994      	ldr	r4, [r2, #24]
 800a238:	42a3      	cmp	r3, r4
 800a23a:	db01      	blt.n	800a240 <__sfputc_r+0x16>
 800a23c:	290a      	cmp	r1, #10
 800a23e:	d102      	bne.n	800a246 <__sfputc_r+0x1c>
 800a240:	bc10      	pop	{r4}
 800a242:	f000 b933 	b.w	800a4ac <__swbuf_r>
 800a246:	6813      	ldr	r3, [r2, #0]
 800a248:	1c58      	adds	r0, r3, #1
 800a24a:	6010      	str	r0, [r2, #0]
 800a24c:	7019      	strb	r1, [r3, #0]
 800a24e:	4608      	mov	r0, r1
 800a250:	bc10      	pop	{r4}
 800a252:	4770      	bx	lr

0800a254 <__sfputs_r>:
 800a254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a256:	4606      	mov	r6, r0
 800a258:	460f      	mov	r7, r1
 800a25a:	4614      	mov	r4, r2
 800a25c:	18d5      	adds	r5, r2, r3
 800a25e:	42ac      	cmp	r4, r5
 800a260:	d101      	bne.n	800a266 <__sfputs_r+0x12>
 800a262:	2000      	movs	r0, #0
 800a264:	e007      	b.n	800a276 <__sfputs_r+0x22>
 800a266:	463a      	mov	r2, r7
 800a268:	4630      	mov	r0, r6
 800a26a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a26e:	f7ff ffdc 	bl	800a22a <__sfputc_r>
 800a272:	1c43      	adds	r3, r0, #1
 800a274:	d1f3      	bne.n	800a25e <__sfputs_r+0xa>
 800a276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a278 <_vfiprintf_r>:
 800a278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a27c:	460d      	mov	r5, r1
 800a27e:	4614      	mov	r4, r2
 800a280:	4698      	mov	r8, r3
 800a282:	4606      	mov	r6, r0
 800a284:	b09d      	sub	sp, #116	; 0x74
 800a286:	b118      	cbz	r0, 800a290 <_vfiprintf_r+0x18>
 800a288:	6a03      	ldr	r3, [r0, #32]
 800a28a:	b90b      	cbnz	r3, 800a290 <_vfiprintf_r+0x18>
 800a28c:	f7fc fdda 	bl	8006e44 <__sinit>
 800a290:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a292:	07d9      	lsls	r1, r3, #31
 800a294:	d405      	bmi.n	800a2a2 <_vfiprintf_r+0x2a>
 800a296:	89ab      	ldrh	r3, [r5, #12]
 800a298:	059a      	lsls	r2, r3, #22
 800a29a:	d402      	bmi.n	800a2a2 <_vfiprintf_r+0x2a>
 800a29c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a29e:	f7fc ff3e 	bl	800711e <__retarget_lock_acquire_recursive>
 800a2a2:	89ab      	ldrh	r3, [r5, #12]
 800a2a4:	071b      	lsls	r3, r3, #28
 800a2a6:	d501      	bpl.n	800a2ac <_vfiprintf_r+0x34>
 800a2a8:	692b      	ldr	r3, [r5, #16]
 800a2aa:	b99b      	cbnz	r3, 800a2d4 <_vfiprintf_r+0x5c>
 800a2ac:	4629      	mov	r1, r5
 800a2ae:	4630      	mov	r0, r6
 800a2b0:	f000 f93a 	bl	800a528 <__swsetup_r>
 800a2b4:	b170      	cbz	r0, 800a2d4 <_vfiprintf_r+0x5c>
 800a2b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a2b8:	07dc      	lsls	r4, r3, #31
 800a2ba:	d504      	bpl.n	800a2c6 <_vfiprintf_r+0x4e>
 800a2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a2c0:	b01d      	add	sp, #116	; 0x74
 800a2c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2c6:	89ab      	ldrh	r3, [r5, #12]
 800a2c8:	0598      	lsls	r0, r3, #22
 800a2ca:	d4f7      	bmi.n	800a2bc <_vfiprintf_r+0x44>
 800a2cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a2ce:	f7fc ff27 	bl	8007120 <__retarget_lock_release_recursive>
 800a2d2:	e7f3      	b.n	800a2bc <_vfiprintf_r+0x44>
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	9309      	str	r3, [sp, #36]	; 0x24
 800a2d8:	2320      	movs	r3, #32
 800a2da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2de:	2330      	movs	r3, #48	; 0x30
 800a2e0:	f04f 0901 	mov.w	r9, #1
 800a2e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800a498 <_vfiprintf_r+0x220>
 800a2ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2f0:	4623      	mov	r3, r4
 800a2f2:	469a      	mov	sl, r3
 800a2f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2f8:	b10a      	cbz	r2, 800a2fe <_vfiprintf_r+0x86>
 800a2fa:	2a25      	cmp	r2, #37	; 0x25
 800a2fc:	d1f9      	bne.n	800a2f2 <_vfiprintf_r+0x7a>
 800a2fe:	ebba 0b04 	subs.w	fp, sl, r4
 800a302:	d00b      	beq.n	800a31c <_vfiprintf_r+0xa4>
 800a304:	465b      	mov	r3, fp
 800a306:	4622      	mov	r2, r4
 800a308:	4629      	mov	r1, r5
 800a30a:	4630      	mov	r0, r6
 800a30c:	f7ff ffa2 	bl	800a254 <__sfputs_r>
 800a310:	3001      	adds	r0, #1
 800a312:	f000 80a9 	beq.w	800a468 <_vfiprintf_r+0x1f0>
 800a316:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a318:	445a      	add	r2, fp
 800a31a:	9209      	str	r2, [sp, #36]	; 0x24
 800a31c:	f89a 3000 	ldrb.w	r3, [sl]
 800a320:	2b00      	cmp	r3, #0
 800a322:	f000 80a1 	beq.w	800a468 <_vfiprintf_r+0x1f0>
 800a326:	2300      	movs	r3, #0
 800a328:	f04f 32ff 	mov.w	r2, #4294967295
 800a32c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a330:	f10a 0a01 	add.w	sl, sl, #1
 800a334:	9304      	str	r3, [sp, #16]
 800a336:	9307      	str	r3, [sp, #28]
 800a338:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a33c:	931a      	str	r3, [sp, #104]	; 0x68
 800a33e:	4654      	mov	r4, sl
 800a340:	2205      	movs	r2, #5
 800a342:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a346:	4854      	ldr	r0, [pc, #336]	; (800a498 <_vfiprintf_r+0x220>)
 800a348:	f7fc feeb 	bl	8007122 <memchr>
 800a34c:	9a04      	ldr	r2, [sp, #16]
 800a34e:	b9d8      	cbnz	r0, 800a388 <_vfiprintf_r+0x110>
 800a350:	06d1      	lsls	r1, r2, #27
 800a352:	bf44      	itt	mi
 800a354:	2320      	movmi	r3, #32
 800a356:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a35a:	0713      	lsls	r3, r2, #28
 800a35c:	bf44      	itt	mi
 800a35e:	232b      	movmi	r3, #43	; 0x2b
 800a360:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a364:	f89a 3000 	ldrb.w	r3, [sl]
 800a368:	2b2a      	cmp	r3, #42	; 0x2a
 800a36a:	d015      	beq.n	800a398 <_vfiprintf_r+0x120>
 800a36c:	4654      	mov	r4, sl
 800a36e:	2000      	movs	r0, #0
 800a370:	f04f 0c0a 	mov.w	ip, #10
 800a374:	9a07      	ldr	r2, [sp, #28]
 800a376:	4621      	mov	r1, r4
 800a378:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a37c:	3b30      	subs	r3, #48	; 0x30
 800a37e:	2b09      	cmp	r3, #9
 800a380:	d94d      	bls.n	800a41e <_vfiprintf_r+0x1a6>
 800a382:	b1b0      	cbz	r0, 800a3b2 <_vfiprintf_r+0x13a>
 800a384:	9207      	str	r2, [sp, #28]
 800a386:	e014      	b.n	800a3b2 <_vfiprintf_r+0x13a>
 800a388:	eba0 0308 	sub.w	r3, r0, r8
 800a38c:	fa09 f303 	lsl.w	r3, r9, r3
 800a390:	4313      	orrs	r3, r2
 800a392:	46a2      	mov	sl, r4
 800a394:	9304      	str	r3, [sp, #16]
 800a396:	e7d2      	b.n	800a33e <_vfiprintf_r+0xc6>
 800a398:	9b03      	ldr	r3, [sp, #12]
 800a39a:	1d19      	adds	r1, r3, #4
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	9103      	str	r1, [sp, #12]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	bfbb      	ittet	lt
 800a3a4:	425b      	neglt	r3, r3
 800a3a6:	f042 0202 	orrlt.w	r2, r2, #2
 800a3aa:	9307      	strge	r3, [sp, #28]
 800a3ac:	9307      	strlt	r3, [sp, #28]
 800a3ae:	bfb8      	it	lt
 800a3b0:	9204      	strlt	r2, [sp, #16]
 800a3b2:	7823      	ldrb	r3, [r4, #0]
 800a3b4:	2b2e      	cmp	r3, #46	; 0x2e
 800a3b6:	d10c      	bne.n	800a3d2 <_vfiprintf_r+0x15a>
 800a3b8:	7863      	ldrb	r3, [r4, #1]
 800a3ba:	2b2a      	cmp	r3, #42	; 0x2a
 800a3bc:	d134      	bne.n	800a428 <_vfiprintf_r+0x1b0>
 800a3be:	9b03      	ldr	r3, [sp, #12]
 800a3c0:	3402      	adds	r4, #2
 800a3c2:	1d1a      	adds	r2, r3, #4
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	9203      	str	r2, [sp, #12]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	bfb8      	it	lt
 800a3cc:	f04f 33ff 	movlt.w	r3, #4294967295
 800a3d0:	9305      	str	r3, [sp, #20]
 800a3d2:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a49c <_vfiprintf_r+0x224>
 800a3d6:	2203      	movs	r2, #3
 800a3d8:	4650      	mov	r0, sl
 800a3da:	7821      	ldrb	r1, [r4, #0]
 800a3dc:	f7fc fea1 	bl	8007122 <memchr>
 800a3e0:	b138      	cbz	r0, 800a3f2 <_vfiprintf_r+0x17a>
 800a3e2:	2240      	movs	r2, #64	; 0x40
 800a3e4:	9b04      	ldr	r3, [sp, #16]
 800a3e6:	eba0 000a 	sub.w	r0, r0, sl
 800a3ea:	4082      	lsls	r2, r0
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	3401      	adds	r4, #1
 800a3f0:	9304      	str	r3, [sp, #16]
 800a3f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3f6:	2206      	movs	r2, #6
 800a3f8:	4829      	ldr	r0, [pc, #164]	; (800a4a0 <_vfiprintf_r+0x228>)
 800a3fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3fe:	f7fc fe90 	bl	8007122 <memchr>
 800a402:	2800      	cmp	r0, #0
 800a404:	d03f      	beq.n	800a486 <_vfiprintf_r+0x20e>
 800a406:	4b27      	ldr	r3, [pc, #156]	; (800a4a4 <_vfiprintf_r+0x22c>)
 800a408:	bb1b      	cbnz	r3, 800a452 <_vfiprintf_r+0x1da>
 800a40a:	9b03      	ldr	r3, [sp, #12]
 800a40c:	3307      	adds	r3, #7
 800a40e:	f023 0307 	bic.w	r3, r3, #7
 800a412:	3308      	adds	r3, #8
 800a414:	9303      	str	r3, [sp, #12]
 800a416:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a418:	443b      	add	r3, r7
 800a41a:	9309      	str	r3, [sp, #36]	; 0x24
 800a41c:	e768      	b.n	800a2f0 <_vfiprintf_r+0x78>
 800a41e:	460c      	mov	r4, r1
 800a420:	2001      	movs	r0, #1
 800a422:	fb0c 3202 	mla	r2, ip, r2, r3
 800a426:	e7a6      	b.n	800a376 <_vfiprintf_r+0xfe>
 800a428:	2300      	movs	r3, #0
 800a42a:	f04f 0c0a 	mov.w	ip, #10
 800a42e:	4619      	mov	r1, r3
 800a430:	3401      	adds	r4, #1
 800a432:	9305      	str	r3, [sp, #20]
 800a434:	4620      	mov	r0, r4
 800a436:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a43a:	3a30      	subs	r2, #48	; 0x30
 800a43c:	2a09      	cmp	r2, #9
 800a43e:	d903      	bls.n	800a448 <_vfiprintf_r+0x1d0>
 800a440:	2b00      	cmp	r3, #0
 800a442:	d0c6      	beq.n	800a3d2 <_vfiprintf_r+0x15a>
 800a444:	9105      	str	r1, [sp, #20]
 800a446:	e7c4      	b.n	800a3d2 <_vfiprintf_r+0x15a>
 800a448:	4604      	mov	r4, r0
 800a44a:	2301      	movs	r3, #1
 800a44c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a450:	e7f0      	b.n	800a434 <_vfiprintf_r+0x1bc>
 800a452:	ab03      	add	r3, sp, #12
 800a454:	9300      	str	r3, [sp, #0]
 800a456:	462a      	mov	r2, r5
 800a458:	4630      	mov	r0, r6
 800a45a:	4b13      	ldr	r3, [pc, #76]	; (800a4a8 <_vfiprintf_r+0x230>)
 800a45c:	a904      	add	r1, sp, #16
 800a45e:	f7fb fe95 	bl	800618c <_printf_float>
 800a462:	4607      	mov	r7, r0
 800a464:	1c78      	adds	r0, r7, #1
 800a466:	d1d6      	bne.n	800a416 <_vfiprintf_r+0x19e>
 800a468:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a46a:	07d9      	lsls	r1, r3, #31
 800a46c:	d405      	bmi.n	800a47a <_vfiprintf_r+0x202>
 800a46e:	89ab      	ldrh	r3, [r5, #12]
 800a470:	059a      	lsls	r2, r3, #22
 800a472:	d402      	bmi.n	800a47a <_vfiprintf_r+0x202>
 800a474:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a476:	f7fc fe53 	bl	8007120 <__retarget_lock_release_recursive>
 800a47a:	89ab      	ldrh	r3, [r5, #12]
 800a47c:	065b      	lsls	r3, r3, #25
 800a47e:	f53f af1d 	bmi.w	800a2bc <_vfiprintf_r+0x44>
 800a482:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a484:	e71c      	b.n	800a2c0 <_vfiprintf_r+0x48>
 800a486:	ab03      	add	r3, sp, #12
 800a488:	9300      	str	r3, [sp, #0]
 800a48a:	462a      	mov	r2, r5
 800a48c:	4630      	mov	r0, r6
 800a48e:	4b06      	ldr	r3, [pc, #24]	; (800a4a8 <_vfiprintf_r+0x230>)
 800a490:	a904      	add	r1, sp, #16
 800a492:	f7fc f91b 	bl	80066cc <_printf_i>
 800a496:	e7e4      	b.n	800a462 <_vfiprintf_r+0x1ea>
 800a498:	0800ac00 	.word	0x0800ac00
 800a49c:	0800ac06 	.word	0x0800ac06
 800a4a0:	0800ac0a 	.word	0x0800ac0a
 800a4a4:	0800618d 	.word	0x0800618d
 800a4a8:	0800a255 	.word	0x0800a255

0800a4ac <__swbuf_r>:
 800a4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4ae:	460e      	mov	r6, r1
 800a4b0:	4614      	mov	r4, r2
 800a4b2:	4605      	mov	r5, r0
 800a4b4:	b118      	cbz	r0, 800a4be <__swbuf_r+0x12>
 800a4b6:	6a03      	ldr	r3, [r0, #32]
 800a4b8:	b90b      	cbnz	r3, 800a4be <__swbuf_r+0x12>
 800a4ba:	f7fc fcc3 	bl	8006e44 <__sinit>
 800a4be:	69a3      	ldr	r3, [r4, #24]
 800a4c0:	60a3      	str	r3, [r4, #8]
 800a4c2:	89a3      	ldrh	r3, [r4, #12]
 800a4c4:	071a      	lsls	r2, r3, #28
 800a4c6:	d525      	bpl.n	800a514 <__swbuf_r+0x68>
 800a4c8:	6923      	ldr	r3, [r4, #16]
 800a4ca:	b31b      	cbz	r3, 800a514 <__swbuf_r+0x68>
 800a4cc:	6823      	ldr	r3, [r4, #0]
 800a4ce:	6922      	ldr	r2, [r4, #16]
 800a4d0:	b2f6      	uxtb	r6, r6
 800a4d2:	1a98      	subs	r0, r3, r2
 800a4d4:	6963      	ldr	r3, [r4, #20]
 800a4d6:	4637      	mov	r7, r6
 800a4d8:	4283      	cmp	r3, r0
 800a4da:	dc04      	bgt.n	800a4e6 <__swbuf_r+0x3a>
 800a4dc:	4621      	mov	r1, r4
 800a4de:	4628      	mov	r0, r5
 800a4e0:	f7ff fa3e 	bl	8009960 <_fflush_r>
 800a4e4:	b9e0      	cbnz	r0, 800a520 <__swbuf_r+0x74>
 800a4e6:	68a3      	ldr	r3, [r4, #8]
 800a4e8:	3b01      	subs	r3, #1
 800a4ea:	60a3      	str	r3, [r4, #8]
 800a4ec:	6823      	ldr	r3, [r4, #0]
 800a4ee:	1c5a      	adds	r2, r3, #1
 800a4f0:	6022      	str	r2, [r4, #0]
 800a4f2:	701e      	strb	r6, [r3, #0]
 800a4f4:	6962      	ldr	r2, [r4, #20]
 800a4f6:	1c43      	adds	r3, r0, #1
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d004      	beq.n	800a506 <__swbuf_r+0x5a>
 800a4fc:	89a3      	ldrh	r3, [r4, #12]
 800a4fe:	07db      	lsls	r3, r3, #31
 800a500:	d506      	bpl.n	800a510 <__swbuf_r+0x64>
 800a502:	2e0a      	cmp	r6, #10
 800a504:	d104      	bne.n	800a510 <__swbuf_r+0x64>
 800a506:	4621      	mov	r1, r4
 800a508:	4628      	mov	r0, r5
 800a50a:	f7ff fa29 	bl	8009960 <_fflush_r>
 800a50e:	b938      	cbnz	r0, 800a520 <__swbuf_r+0x74>
 800a510:	4638      	mov	r0, r7
 800a512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a514:	4621      	mov	r1, r4
 800a516:	4628      	mov	r0, r5
 800a518:	f000 f806 	bl	800a528 <__swsetup_r>
 800a51c:	2800      	cmp	r0, #0
 800a51e:	d0d5      	beq.n	800a4cc <__swbuf_r+0x20>
 800a520:	f04f 37ff 	mov.w	r7, #4294967295
 800a524:	e7f4      	b.n	800a510 <__swbuf_r+0x64>
	...

0800a528 <__swsetup_r>:
 800a528:	b538      	push	{r3, r4, r5, lr}
 800a52a:	4b2a      	ldr	r3, [pc, #168]	; (800a5d4 <__swsetup_r+0xac>)
 800a52c:	4605      	mov	r5, r0
 800a52e:	6818      	ldr	r0, [r3, #0]
 800a530:	460c      	mov	r4, r1
 800a532:	b118      	cbz	r0, 800a53c <__swsetup_r+0x14>
 800a534:	6a03      	ldr	r3, [r0, #32]
 800a536:	b90b      	cbnz	r3, 800a53c <__swsetup_r+0x14>
 800a538:	f7fc fc84 	bl	8006e44 <__sinit>
 800a53c:	89a3      	ldrh	r3, [r4, #12]
 800a53e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a542:	0718      	lsls	r0, r3, #28
 800a544:	d422      	bmi.n	800a58c <__swsetup_r+0x64>
 800a546:	06d9      	lsls	r1, r3, #27
 800a548:	d407      	bmi.n	800a55a <__swsetup_r+0x32>
 800a54a:	2309      	movs	r3, #9
 800a54c:	602b      	str	r3, [r5, #0]
 800a54e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a552:	f04f 30ff 	mov.w	r0, #4294967295
 800a556:	81a3      	strh	r3, [r4, #12]
 800a558:	e034      	b.n	800a5c4 <__swsetup_r+0x9c>
 800a55a:	0758      	lsls	r0, r3, #29
 800a55c:	d512      	bpl.n	800a584 <__swsetup_r+0x5c>
 800a55e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a560:	b141      	cbz	r1, 800a574 <__swsetup_r+0x4c>
 800a562:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a566:	4299      	cmp	r1, r3
 800a568:	d002      	beq.n	800a570 <__swsetup_r+0x48>
 800a56a:	4628      	mov	r0, r5
 800a56c:	f7fd fc68 	bl	8007e40 <_free_r>
 800a570:	2300      	movs	r3, #0
 800a572:	6363      	str	r3, [r4, #52]	; 0x34
 800a574:	89a3      	ldrh	r3, [r4, #12]
 800a576:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a57a:	81a3      	strh	r3, [r4, #12]
 800a57c:	2300      	movs	r3, #0
 800a57e:	6063      	str	r3, [r4, #4]
 800a580:	6923      	ldr	r3, [r4, #16]
 800a582:	6023      	str	r3, [r4, #0]
 800a584:	89a3      	ldrh	r3, [r4, #12]
 800a586:	f043 0308 	orr.w	r3, r3, #8
 800a58a:	81a3      	strh	r3, [r4, #12]
 800a58c:	6923      	ldr	r3, [r4, #16]
 800a58e:	b94b      	cbnz	r3, 800a5a4 <__swsetup_r+0x7c>
 800a590:	89a3      	ldrh	r3, [r4, #12]
 800a592:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a596:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a59a:	d003      	beq.n	800a5a4 <__swsetup_r+0x7c>
 800a59c:	4621      	mov	r1, r4
 800a59e:	4628      	mov	r0, r5
 800a5a0:	f000 f883 	bl	800a6aa <__smakebuf_r>
 800a5a4:	89a0      	ldrh	r0, [r4, #12]
 800a5a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a5aa:	f010 0301 	ands.w	r3, r0, #1
 800a5ae:	d00a      	beq.n	800a5c6 <__swsetup_r+0x9e>
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	60a3      	str	r3, [r4, #8]
 800a5b4:	6963      	ldr	r3, [r4, #20]
 800a5b6:	425b      	negs	r3, r3
 800a5b8:	61a3      	str	r3, [r4, #24]
 800a5ba:	6923      	ldr	r3, [r4, #16]
 800a5bc:	b943      	cbnz	r3, 800a5d0 <__swsetup_r+0xa8>
 800a5be:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a5c2:	d1c4      	bne.n	800a54e <__swsetup_r+0x26>
 800a5c4:	bd38      	pop	{r3, r4, r5, pc}
 800a5c6:	0781      	lsls	r1, r0, #30
 800a5c8:	bf58      	it	pl
 800a5ca:	6963      	ldrpl	r3, [r4, #20]
 800a5cc:	60a3      	str	r3, [r4, #8]
 800a5ce:	e7f4      	b.n	800a5ba <__swsetup_r+0x92>
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	e7f7      	b.n	800a5c4 <__swsetup_r+0x9c>
 800a5d4:	20000074 	.word	0x20000074

0800a5d8 <_raise_r>:
 800a5d8:	291f      	cmp	r1, #31
 800a5da:	b538      	push	{r3, r4, r5, lr}
 800a5dc:	4604      	mov	r4, r0
 800a5de:	460d      	mov	r5, r1
 800a5e0:	d904      	bls.n	800a5ec <_raise_r+0x14>
 800a5e2:	2316      	movs	r3, #22
 800a5e4:	6003      	str	r3, [r0, #0]
 800a5e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a5ea:	bd38      	pop	{r3, r4, r5, pc}
 800a5ec:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a5ee:	b112      	cbz	r2, 800a5f6 <_raise_r+0x1e>
 800a5f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a5f4:	b94b      	cbnz	r3, 800a60a <_raise_r+0x32>
 800a5f6:	4620      	mov	r0, r4
 800a5f8:	f000 f830 	bl	800a65c <_getpid_r>
 800a5fc:	462a      	mov	r2, r5
 800a5fe:	4601      	mov	r1, r0
 800a600:	4620      	mov	r0, r4
 800a602:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a606:	f000 b817 	b.w	800a638 <_kill_r>
 800a60a:	2b01      	cmp	r3, #1
 800a60c:	d00a      	beq.n	800a624 <_raise_r+0x4c>
 800a60e:	1c59      	adds	r1, r3, #1
 800a610:	d103      	bne.n	800a61a <_raise_r+0x42>
 800a612:	2316      	movs	r3, #22
 800a614:	6003      	str	r3, [r0, #0]
 800a616:	2001      	movs	r0, #1
 800a618:	e7e7      	b.n	800a5ea <_raise_r+0x12>
 800a61a:	2400      	movs	r4, #0
 800a61c:	4628      	mov	r0, r5
 800a61e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a622:	4798      	blx	r3
 800a624:	2000      	movs	r0, #0
 800a626:	e7e0      	b.n	800a5ea <_raise_r+0x12>

0800a628 <raise>:
 800a628:	4b02      	ldr	r3, [pc, #8]	; (800a634 <raise+0xc>)
 800a62a:	4601      	mov	r1, r0
 800a62c:	6818      	ldr	r0, [r3, #0]
 800a62e:	f7ff bfd3 	b.w	800a5d8 <_raise_r>
 800a632:	bf00      	nop
 800a634:	20000074 	.word	0x20000074

0800a638 <_kill_r>:
 800a638:	b538      	push	{r3, r4, r5, lr}
 800a63a:	2300      	movs	r3, #0
 800a63c:	4d06      	ldr	r5, [pc, #24]	; (800a658 <_kill_r+0x20>)
 800a63e:	4604      	mov	r4, r0
 800a640:	4608      	mov	r0, r1
 800a642:	4611      	mov	r1, r2
 800a644:	602b      	str	r3, [r5, #0]
 800a646:	f7f7 f9d4 	bl	80019f2 <_kill>
 800a64a:	1c43      	adds	r3, r0, #1
 800a64c:	d102      	bne.n	800a654 <_kill_r+0x1c>
 800a64e:	682b      	ldr	r3, [r5, #0]
 800a650:	b103      	cbz	r3, 800a654 <_kill_r+0x1c>
 800a652:	6023      	str	r3, [r4, #0]
 800a654:	bd38      	pop	{r3, r4, r5, pc}
 800a656:	bf00      	nop
 800a658:	200014a8 	.word	0x200014a8

0800a65c <_getpid_r>:
 800a65c:	f7f7 b9c2 	b.w	80019e4 <_getpid>

0800a660 <__swhatbuf_r>:
 800a660:	b570      	push	{r4, r5, r6, lr}
 800a662:	460c      	mov	r4, r1
 800a664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a668:	4615      	mov	r5, r2
 800a66a:	2900      	cmp	r1, #0
 800a66c:	461e      	mov	r6, r3
 800a66e:	b096      	sub	sp, #88	; 0x58
 800a670:	da0c      	bge.n	800a68c <__swhatbuf_r+0x2c>
 800a672:	89a3      	ldrh	r3, [r4, #12]
 800a674:	2100      	movs	r1, #0
 800a676:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a67a:	bf0c      	ite	eq
 800a67c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a680:	2340      	movne	r3, #64	; 0x40
 800a682:	2000      	movs	r0, #0
 800a684:	6031      	str	r1, [r6, #0]
 800a686:	602b      	str	r3, [r5, #0]
 800a688:	b016      	add	sp, #88	; 0x58
 800a68a:	bd70      	pop	{r4, r5, r6, pc}
 800a68c:	466a      	mov	r2, sp
 800a68e:	f000 f849 	bl	800a724 <_fstat_r>
 800a692:	2800      	cmp	r0, #0
 800a694:	dbed      	blt.n	800a672 <__swhatbuf_r+0x12>
 800a696:	9901      	ldr	r1, [sp, #4]
 800a698:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a69c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a6a0:	4259      	negs	r1, r3
 800a6a2:	4159      	adcs	r1, r3
 800a6a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6a8:	e7eb      	b.n	800a682 <__swhatbuf_r+0x22>

0800a6aa <__smakebuf_r>:
 800a6aa:	898b      	ldrh	r3, [r1, #12]
 800a6ac:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a6ae:	079d      	lsls	r5, r3, #30
 800a6b0:	4606      	mov	r6, r0
 800a6b2:	460c      	mov	r4, r1
 800a6b4:	d507      	bpl.n	800a6c6 <__smakebuf_r+0x1c>
 800a6b6:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a6ba:	6023      	str	r3, [r4, #0]
 800a6bc:	6123      	str	r3, [r4, #16]
 800a6be:	2301      	movs	r3, #1
 800a6c0:	6163      	str	r3, [r4, #20]
 800a6c2:	b002      	add	sp, #8
 800a6c4:	bd70      	pop	{r4, r5, r6, pc}
 800a6c6:	466a      	mov	r2, sp
 800a6c8:	ab01      	add	r3, sp, #4
 800a6ca:	f7ff ffc9 	bl	800a660 <__swhatbuf_r>
 800a6ce:	9900      	ldr	r1, [sp, #0]
 800a6d0:	4605      	mov	r5, r0
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	f7fd fc24 	bl	8007f20 <_malloc_r>
 800a6d8:	b948      	cbnz	r0, 800a6ee <__smakebuf_r+0x44>
 800a6da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6de:	059a      	lsls	r2, r3, #22
 800a6e0:	d4ef      	bmi.n	800a6c2 <__smakebuf_r+0x18>
 800a6e2:	f023 0303 	bic.w	r3, r3, #3
 800a6e6:	f043 0302 	orr.w	r3, r3, #2
 800a6ea:	81a3      	strh	r3, [r4, #12]
 800a6ec:	e7e3      	b.n	800a6b6 <__smakebuf_r+0xc>
 800a6ee:	89a3      	ldrh	r3, [r4, #12]
 800a6f0:	6020      	str	r0, [r4, #0]
 800a6f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a6f6:	81a3      	strh	r3, [r4, #12]
 800a6f8:	9b00      	ldr	r3, [sp, #0]
 800a6fa:	6120      	str	r0, [r4, #16]
 800a6fc:	6163      	str	r3, [r4, #20]
 800a6fe:	9b01      	ldr	r3, [sp, #4]
 800a700:	b15b      	cbz	r3, 800a71a <__smakebuf_r+0x70>
 800a702:	4630      	mov	r0, r6
 800a704:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a708:	f000 f81e 	bl	800a748 <_isatty_r>
 800a70c:	b128      	cbz	r0, 800a71a <__smakebuf_r+0x70>
 800a70e:	89a3      	ldrh	r3, [r4, #12]
 800a710:	f023 0303 	bic.w	r3, r3, #3
 800a714:	f043 0301 	orr.w	r3, r3, #1
 800a718:	81a3      	strh	r3, [r4, #12]
 800a71a:	89a3      	ldrh	r3, [r4, #12]
 800a71c:	431d      	orrs	r5, r3
 800a71e:	81a5      	strh	r5, [r4, #12]
 800a720:	e7cf      	b.n	800a6c2 <__smakebuf_r+0x18>
	...

0800a724 <_fstat_r>:
 800a724:	b538      	push	{r3, r4, r5, lr}
 800a726:	2300      	movs	r3, #0
 800a728:	4d06      	ldr	r5, [pc, #24]	; (800a744 <_fstat_r+0x20>)
 800a72a:	4604      	mov	r4, r0
 800a72c:	4608      	mov	r0, r1
 800a72e:	4611      	mov	r1, r2
 800a730:	602b      	str	r3, [r5, #0]
 800a732:	f7f7 f9bc 	bl	8001aae <_fstat>
 800a736:	1c43      	adds	r3, r0, #1
 800a738:	d102      	bne.n	800a740 <_fstat_r+0x1c>
 800a73a:	682b      	ldr	r3, [r5, #0]
 800a73c:	b103      	cbz	r3, 800a740 <_fstat_r+0x1c>
 800a73e:	6023      	str	r3, [r4, #0]
 800a740:	bd38      	pop	{r3, r4, r5, pc}
 800a742:	bf00      	nop
 800a744:	200014a8 	.word	0x200014a8

0800a748 <_isatty_r>:
 800a748:	b538      	push	{r3, r4, r5, lr}
 800a74a:	2300      	movs	r3, #0
 800a74c:	4d05      	ldr	r5, [pc, #20]	; (800a764 <_isatty_r+0x1c>)
 800a74e:	4604      	mov	r4, r0
 800a750:	4608      	mov	r0, r1
 800a752:	602b      	str	r3, [r5, #0]
 800a754:	f7f7 f9ba 	bl	8001acc <_isatty>
 800a758:	1c43      	adds	r3, r0, #1
 800a75a:	d102      	bne.n	800a762 <_isatty_r+0x1a>
 800a75c:	682b      	ldr	r3, [r5, #0]
 800a75e:	b103      	cbz	r3, 800a762 <_isatty_r+0x1a>
 800a760:	6023      	str	r3, [r4, #0]
 800a762:	bd38      	pop	{r3, r4, r5, pc}
 800a764:	200014a8 	.word	0x200014a8

0800a768 <_init>:
 800a768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a76a:	bf00      	nop
 800a76c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a76e:	bc08      	pop	{r3}
 800a770:	469e      	mov	lr, r3
 800a772:	4770      	bx	lr

0800a774 <_fini>:
 800a774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a776:	bf00      	nop
 800a778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a77a:	bc08      	pop	{r3}
 800a77c:	469e      	mov	lr, r3
 800a77e:	4770      	bx	lr
