

================================================================
== Vivado HLS Report for 'aes_get_round_key5'
================================================================
* Date:           Sat Dec 18 12:10:35 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.900|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- aes_get_round_key_label5  |    8|    8|         3|          2|          1|     4|    yes   |
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    140|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        -|      -|      51|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      51|    254|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln180_6_fu_239_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln180_7_fu_253_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln180_8_fu_262_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln180_fu_229_p2    |     +    |      0|  0|  15|           9|           9|
    |i_fu_197_p2            |     +    |      0|  0|  12|           3|           1|
    |sub_ln180_fu_223_p2    |     -    |      0|  0|  15|           9|           9|
    |icmp_ln138_fu_191_p2   |   icmp   |      0|  0|   9|           3|           4|
    |or_ln1353_1_fu_179_p2  |    or    |      0|  0|   9|           9|           2|
    |or_ln1353_2_fu_185_p2  |    or    |      0|  0|   9|           9|           2|
    |or_ln1353_fu_173_p2    |    or    |      0|  0|   9|           9|           1|
    |or_ln180_3_fu_285_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln180_4_fu_299_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln180_fu_271_p2     |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 140|          94|          62|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_158_p4  |   9|          2|    3|          6|
    |expanded_key_V_address0       |  15|          3|    8|         24|
    |expanded_key_V_address1       |  15|          3|    8|         24|
    |i_0_reg_154                   |   9|          2|    3|          6|
    |round_key_V_address0          |  15|          3|    4|         12|
    |round_key_V_address1          |  15|          3|    4|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 114|         23|   32|         91|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |  1|   0|    1|          0|
    |i_0_reg_154                 |  3|   0|    3|          0|
    |i_reg_337                   |  3|   0|    3|          0|
    |icmp_ln138_reg_333          |  1|   0|    1|          0|
    |key_column_index_V_reg_313  |  7|   0|    9|          2|
    |or_ln1353_1_reg_323         |  7|   0|    9|          2|
    |or_ln1353_2_reg_328         |  7|   0|    9|          2|
    |or_ln1353_reg_318           |  7|   0|    9|          2|
    |sub_ln180_reg_350           |  7|   0|    9|          2|
    |tmp_17_reg_342              |  3|   0|    5|          2|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 51|   0|   63|         12|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|round                    |  in |    7|   ap_none  |        round       |    scalar    |
|expanded_key_V_address0  | out |    8|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_ce0       | out |    1|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_q0        |  in |   16|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_address1  | out |    8|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_ce1       | out |    1|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_q1        |  in |   16|  ap_memory |   expanded_key_V   |     array    |
|round_key_V_address0     | out |    4|  ap_memory |     round_key_V    |     array    |
|round_key_V_ce0          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_we0          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_d0           | out |   16|  ap_memory |     round_key_V    |     array    |
|round_key_V_address1     | out |    4|  ap_memory |     round_key_V    |     array    |
|round_key_V_ce1          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_we1          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_d1           | out |   16|  ap_memory |     round_key_V    |     array    |
+-------------------------+-----+-----+------------+--------------------+--------------+

