# Radar work experience

![phased array wave front example with reflection](/multi.svg)

## VHDL

Start with
![logic gates](/logic/logicgates.md)

![count](/binary/count.md)

![add](/binary/add.md)

![here](/fibb/VHDL.md)
