# systemverilog_mandelbrot

A parameterisable mandelbrot drawing unit written and verified in SystemVerilog and synthesised on an FPGA.

Parameters: image centre coordinates, zoom level, colours to interpolate, number of iterations. 

## Controlled via RISC-V script

https://github.com/user-attachments/assets/3f4aaf80-6798-4891-9010-58192fe7d449

## Example Renderings

![1](https://github.com/user-attachments/assets/1596af33-5b91-4e9a-823b-5abd29e5155f)
![2](https://github.com/user-attachments/assets/330c1f59-04f7-4e56-b5f7-cd2dc5a5e612)
![3](https://github.com/user-attachments/assets/093f251e-aae0-4b02-b91b-fcd7652a5a6c)


