INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:11:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.912ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            buffer23/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.109ns (24.454%)  route 3.426ns (75.546%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=593, unset)          0.508     0.508    buffer24/clk
                         FDRE                                         r  buffer24/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/outs_reg[4]/Q
                         net (fo=4, unplaced)         0.525     1.259    buffer24/outs_reg_n_0_[4]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.378 r  buffer24/A_storeAddr[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.279     1.657    buffer24/A_storeAddr[6]_INST_0_i_2_n_0
                         LUT3 (Prop_lut3_I1_O)        0.046     1.703 r  buffer24/result0_carry_i_1__0/O
                         net (fo=1, unplaced)         0.000     1.703    cmpi1/DI[2]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.194     1.897 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     1.904    cmpi1/result0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     2.039 r  cmpi1/result0_carry__0/CO[0]
                         net (fo=34, unplaced)        0.245     2.284    buffer25/control/CO[0]
                         LUT6 (Prop_lut6_I4_O)        0.127     2.411 r  buffer25/control/fullReg_i_2__5/O
                         net (fo=21, unplaced)        0.305     2.716    fork27/control/generateBlocks[1].regblock/Head[0]_i_2
                         LUT2 (Prop_lut2_I1_O)        0.043     2.759 f  fork27/control/generateBlocks[1].regblock/Head[0]_i_7/O
                         net (fo=3, unplaced)         0.262     3.021    buffer39/fifo/Head_reg[0]_3
                         LUT6 (Prop_lut6_I5_O)        0.043     3.064 r  buffer39/fifo/Head[0]_i_2/O
                         net (fo=5, unplaced)         0.272     3.336    buffer39/fifo/Head[0]_i_2_n_0
                         LUT3 (Prop_lut3_I1_O)        0.047     3.383 r  buffer39/fifo/transmitValue_i_2__4/O
                         net (fo=2, unplaced)         0.716     4.099    fork25/control/generateBlocks[3].regblock/transmitValue_i_2
                         LUT5 (Prop_lut5_I0_O)        0.043     4.142 r  fork25/control/generateBlocks[3].regblock/transmitValue_i_8/O
                         net (fo=2, unplaced)         0.233     4.375    fork25/control/generateBlocks[3].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I2_O)        0.043     4.418 f  fork25/control/generateBlocks[3].regblock/transmitValue_i_3/O
                         net (fo=16, unplaced)        0.298     4.716    fork24/control/generateBlocks[1].regblock/dataReg_reg[7]_1
                         LUT6 (Prop_lut6_I5_O)        0.043     4.759 r  fork24/control/generateBlocks[1].regblock/dataReg[7]_i_1/O
                         net (fo=8, unplaced)         0.284     5.043    buffer23/E[0]
                         FDRE                                         r  buffer23/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=593, unset)          0.483    12.183    buffer23/clk
                         FDRE                                         r  buffer23/dataReg_reg[0]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.955    buffer23/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  6.912    




