<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type"><title>CSCE 3730 Reconfigurable Logic</title></head>
<body><div class="Section1"><p class="MsoNormal" style="text-align: center;" align="center"><b style=""><u><span style="font-size: 24pt;" lang="FR">Test&nbsp;
Syllabus<o:p></o:p></span></u></b></p>
<h1 style="text-align: center;">CSCE 3730
Reconfigurable Logic<span style="" lang="FR">&nbsp;<o:p></o:p></span><b style=""><u><span style="font-size: 20pt;"></span></u></b></h1><h1 style="text-align: center;"><b style=""><u><span style="font-size: 20pt;">Instructor: Dr. Saraju P. Mohanty</span></u></b></h1>

<p class="MsoNormal" style="border: medium none ; padding: 0in;"><u><span style="font-size: 16pt;"><o:p><span style="text-decoration: none;"><br>N</span></o:p>OTE</span></u><span style="font-size: 16pt;">: </span><span style="font-size: 14pt;">This is a closed
book/text examination.</span><span style="font-size: 16pt;"><o:p></o:p></span><span style="font-size: 14pt;"><o:p>&nbsp;</o:p></span></p>
<div style="margin-left: 0.25in;"><div style="margin-left: -0.25in;"><div style="border-style: none none solid; border-color: -moz-use-text-color -moz-use-text-color windowtext; border-width: medium medium 1.5pt; padding: 0in 0in 1pt;"></div>
</div></div><ol><li class="">Introduction to Integrated Circuits</li><li>ASIC Glossary</li><li>ASIC Design Methodologies</li><li>Programmable Logic Devices (PLDs)</li><li>Classification of Field-Programmable Devices</li><li>Programmable Logic Arrays (PLAs)</li><li>Complex Programmable Logic Device (CPLD)</li><li>Field-Programmable Gate Array (FPGA)</li><li>FPGA Architectures</li><li>Programmable Switches</li><li>Programming Technology</li><li>Antifuse Programming Technology</li><li>Static RAM (SRAM) Programming Technology</li><li>SRAM-Based FPGAs</li><li>EPROM Programming Technology</li><li>Logic Cell Architecture</li><li>Multiplexer Based Logic Module</li><li>Lookup-Table Based Logic Cell</li><li>PAL-Based Logic Cells</li><li>FPLD Rouing Architecture</li><li>Actel ACT Family</li><li>Xilinx LCA Family</li><li>Altera MAX 5000 &amp; 7000 Family</li><li>Chip Design Flow</li><li>CAD System</li><li>FPGA CAD Flow</li><li>Placement</li><li>Routing</li><li>Interconnect Delay Estimation</li><li>Timing Analysis</li><li>Multi-FPGA Systems</li><li>Constraints on Multi-FPGA Systems</li><li>Partitioning</li><li>Inter-FPGA Routing Architectures</li><li>Introduction to VHDL</li></ol>
</div></body></html>