Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 24 00:25:58 2023
| Host         : DESKTOP-RGNOUUR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file aes_timing_summary_routed.rpt -pb aes_timing_summary_routed.pb -rpx aes_timing_summary_routed.rpx -warn_on_violation
| Design       : aes
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2990)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8823)
5. checking no_input_delay (43)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2990)
---------------------------
 There are 2990 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8823)
---------------------------------------------------
 There are 8823 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 8855          inf        0.000                      0                 8855           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8855 Endpoints
Min Delay          8855 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            core/keymem/key_mem_reg[7][70]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.836ns  (logic 0.865ns (6.255%)  route 12.970ns (93.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.750    core/keymem/reset_n_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.053     1.803 f  core/keymem/FSM_sequential_enc_ctrl_reg[1]_i_2/O
                         net (fo=2990, routed)       12.033    13.836    core/keymem/reset_n
    SLICE_X36Y18         FDCE                                         f  core/keymem/key_mem_reg[7][70]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            core/keymem/key_mem_reg[12][110]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.833ns  (logic 0.865ns (6.256%)  route 12.968ns (93.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.750    core/keymem/reset_n_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.053     1.803 f  core/keymem/FSM_sequential_enc_ctrl_reg[1]_i_2/O
                         net (fo=2990, routed)       12.031    13.833    core/keymem/reset_n
    SLICE_X37Y18         FDCE                                         f  core/keymem/key_mem_reg[12][110]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            core/keymem/key_mem_reg[12][70]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.833ns  (logic 0.865ns (6.256%)  route 12.968ns (93.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.750    core/keymem/reset_n_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.053     1.803 f  core/keymem/FSM_sequential_enc_ctrl_reg[1]_i_2/O
                         net (fo=2990, routed)       12.031    13.833    core/keymem/reset_n
    SLICE_X37Y18         FDCE                                         f  core/keymem/key_mem_reg[12][70]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encdec_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w0_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.828ns  (logic 0.587ns (4.245%)  route 13.241ns (95.755%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE                         0.000     0.000 r  encdec_reg_reg/C
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  encdec_reg_reg/Q
                         net (fo=147, routed)         2.625     2.894    core/enc_block/p_1_in[2]
    SLICE_X4Y33          LUT3 (Prop_lut3_I1_O)        0.053     2.947 f  core/enc_block/block_w2_reg[31]_i_13/O
                         net (fo=130, routed)         3.064     6.010    core/keymem/muxed_round_nr[2]
    SLICE_X30Y15         LUT3 (Prop_lut3_I0_O)        0.053     6.063 r  core/keymem/block_w2_reg[31]_i_19/O
                         net (fo=128, routed)         5.825    11.889    core/keymem/block_w2_reg[31]_i_19_n_0
    SLICE_X25Y46         LUT6 (Prop_lut6_I4_O)        0.053    11.942 r  core/keymem/block_w3_reg[23]_i_4/O
                         net (fo=1, routed)           0.243    12.185    core/keymem/block_w3_reg[23]_i_4_n_0
    SLICE_X25Y44         LUT5 (Prop_lut5_I0_O)        0.053    12.238 r  core/keymem/block_w3_reg[23]_i_3/O
                         net (fo=3, routed)           0.911    13.149    core/keymem/round_key[23]
    SLICE_X12Y39         LUT2 (Prop_lut2_I0_O)        0.053    13.202 r  core/keymem/block_w0_reg[23]_i_2__0/O
                         net (fo=1, routed)           0.573    13.775    core/dec_block/addroundkey_return2_out[23]
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.053    13.828 r  core/dec_block/block_w0_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    13.828    core/dec_block/block_w0_reg[23]_i_1_n_0
    SLICE_X12Y41         FDCE                                         r  core/dec_block/block_w0_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            core/keymem/key_mem_reg[9][110]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.794ns  (logic 0.865ns (6.274%)  route 12.929ns (93.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.750    core/keymem/reset_n_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.053     1.803 f  core/keymem/FSM_sequential_enc_ctrl_reg[1]_i_2/O
                         net (fo=2990, routed)       11.992    13.794    core/keymem/reset_n
    SLICE_X36Y19         FDCE                                         f  core/keymem/key_mem_reg[9][110]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            core/keymem/key_mem_reg[9][70]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.794ns  (logic 0.865ns (6.274%)  route 12.929ns (93.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.750    core/keymem/reset_n_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.053     1.803 f  core/keymem/FSM_sequential_enc_ctrl_reg[1]_i_2/O
                         net (fo=2990, routed)       11.992    13.794    core/keymem/reset_n
    SLICE_X36Y19         FDCE                                         f  core/keymem/key_mem_reg[9][70]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            core/keymem/key_mem_reg[14][110]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.792ns  (logic 0.865ns (6.275%)  route 12.926ns (93.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.750    core/keymem/reset_n_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.053     1.803 f  core/keymem/FSM_sequential_enc_ctrl_reg[1]_i_2/O
                         net (fo=2990, routed)       11.989    13.792    core/keymem/reset_n
    SLICE_X37Y19         FDCE                                         f  core/keymem/key_mem_reg[14][110]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            core/keymem/key_mem_reg[14][70]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.792ns  (logic 0.865ns (6.275%)  route 12.926ns (93.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.750    core/keymem/reset_n_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.053     1.803 f  core/keymem/FSM_sequential_enc_ctrl_reg[1]_i_2/O
                         net (fo=2990, routed)       11.989    13.792    core/keymem/reset_n
    SLICE_X37Y19         FDCE                                         f  core/keymem/key_mem_reg[14][70]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            core/keymem/key_mem_reg[12][101]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.783ns  (logic 0.865ns (6.279%)  route 12.917ns (93.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.750    core/keymem/reset_n_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.053     1.803 f  core/keymem/FSM_sequential_enc_ctrl_reg[1]_i_2/O
                         net (fo=2990, routed)       11.980    13.783    core/keymem/reset_n
    SLICE_X38Y20         FDCE                                         f  core/keymem/key_mem_reg[12][101]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            core/keymem/key_mem_reg[14][101]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.783ns  (logic 0.865ns (6.279%)  route 12.917ns (93.721%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.750    core/keymem/reset_n_IBUF
    SLICE_X0Y10          LUT1 (Prop_lut1_I0_O)        0.053     1.803 f  core/keymem/FSM_sequential_enc_ctrl_reg[1]_i_2/O
                         net (fo=2990, routed)       11.980    13.783    core/keymem/reset_n
    SLICE_X39Y20         FDCE                                         f  core/keymem/key_mem_reg[14][101]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_reg_reg[3][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w3_reg_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.128ns (65.883%)  route 0.066ns (34.117%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  block_reg_reg[3][25]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  block_reg_reg[3][25]/Q
                         net (fo=2, routed)           0.066     0.166    core/dec_block/core_block[1]
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.028     0.194 r  core/dec_block/block_w3_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     0.194    core/dec_block/block_w3_reg[25]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  core/dec_block/block_w3_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg_reg[2][28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[60]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.088%)  route 0.078ns (37.912%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDCE                         0.000     0.000 r  key_reg_reg[2][28]/C
    SLICE_X29Y39         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  key_reg_reg[2][28]/Q
                         net (fo=3, routed)           0.078     0.178    core/keymem/core_key[188]
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.028     0.206 r  core/keymem/prev_key0_reg[60]_i_1/O
                         net (fo=1, routed)           0.000     0.206    core/keymem/prev_key0_new[60]
    SLICE_X28Y39         FDCE                                         r  core/keymem/prev_key0_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/prev_key1_reg_reg[83]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[83]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.088%)  route 0.078ns (37.912%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDCE                         0.000     0.000 r  core/keymem/prev_key1_reg_reg[83]/C
    SLICE_X31Y32         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/keymem/prev_key1_reg_reg[83]/Q
                         net (fo=4, routed)           0.078     0.178    core/keymem/round_key_gen.w5[19]
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.028     0.206 r  core/keymem/prev_key0_reg[83]_i_1/O
                         net (fo=1, routed)           0.000     0.206    core/keymem/prev_key0_new[83]
    SLICE_X30Y32         FDCE                                         r  core/keymem/prev_key0_reg_reg[83]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/FSM_onehot_key_mem_ctrl_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/FSM_onehot_key_mem_ctrl_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.091ns (41.373%)  route 0.129ns (58.627%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE                         0.000     0.000 r  core/keymem/FSM_onehot_key_mem_ctrl_reg_reg[1]/C
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  core/keymem/FSM_onehot_key_mem_ctrl_reg_reg[1]/Q
                         net (fo=8, routed)           0.129     0.220    core/keymem/round_ctr_rst
    SLICE_X15Y30         FDCE                                         r  core/keymem/FSM_onehot_key_mem_ctrl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_reg_reg[3][26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/dec_block/block_w3_reg_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.128ns (57.457%)  route 0.095ns (42.543%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE                         0.000     0.000 r  block_reg_reg[3][26]/C
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  block_reg_reg[3][26]/Q
                         net (fo=2, routed)           0.095     0.195    core/dec_block/core_block[2]
    SLICE_X8Y40          LUT6 (Prop_lut6_I2_O)        0.028     0.223 r  core/dec_block/block_w3_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     0.223    core/dec_block/block_w3_reg[26]_i_1_n_0
    SLICE_X8Y40          FDCE                                         r  core/dec_block/block_w3_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/prev_key1_reg_reg[73]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[73]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.128ns (57.457%)  route 0.095ns (42.543%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE                         0.000     0.000 r  core/keymem/prev_key1_reg_reg[73]/C
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/keymem/prev_key1_reg_reg[73]/Q
                         net (fo=4, routed)           0.095     0.195    core/keymem/round_key_gen.w5[9]
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.028     0.223 r  core/keymem/prev_key0_reg[73]_i_1/O
                         net (fo=1, routed)           0.000     0.223    core/keymem/prev_key0_new[73]
    SLICE_X8Y20          FDCE                                         r  core/keymem/prev_key0_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/rcon_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/rcon_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.157ns (70.170%)  route 0.067ns (29.830%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDCE                         0.000     0.000 r  core/keymem/rcon_reg_reg[7]/C
    SLICE_X24Y37         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  core/keymem/rcon_reg_reg[7]/Q
                         net (fo=12, routed)          0.067     0.158    core/keymem/Q[7]
    SLICE_X24Y37         LUT5 (Prop_lut5_I1_O)        0.066     0.224 r  core/keymem/rcon_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.224    core/keymem/rcon_new[3]
    SLICE_X24Y37         FDCE                                         r  core/keymem/rcon_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/prev_key1_reg_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.128ns (57.202%)  route 0.096ns (42.798%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDCE                         0.000     0.000 r  core/keymem/prev_key1_reg_reg[38]/C
    SLICE_X31Y22         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/keymem/prev_key1_reg_reg[38]/Q
                         net (fo=3, routed)           0.096     0.196    core/keymem/round_key_gen.w6[6]
    SLICE_X30Y22         LUT4 (Prop_lut4_I0_O)        0.028     0.224 r  core/keymem/prev_key0_reg[38]_i_1/O
                         net (fo=1, routed)           0.000     0.224    core/keymem/prev_key0_new[38]
    SLICE_X30Y22         FDCE                                         r  core/keymem/prev_key0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/prev_key1_reg_reg[50]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.128ns (56.941%)  route 0.097ns (43.059%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDCE                         0.000     0.000 r  core/keymem/prev_key1_reg_reg[50]/C
    SLICE_X29Y34         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/keymem/prev_key1_reg_reg[50]/Q
                         net (fo=3, routed)           0.097     0.197    core/keymem/round_key_gen.w6[18]
    SLICE_X28Y34         LUT4 (Prop_lut4_I0_O)        0.028     0.225 r  core/keymem/prev_key0_reg[50]_i_1/O
                         net (fo=1, routed)           0.000     0.225    core/keymem/prev_key0_new[50]
    SLICE_X28Y34         FDCE                                         r  core/keymem/prev_key0_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/keymem/prev_key1_reg_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/keymem/prev_key0_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.128ns (56.642%)  route 0.098ns (43.358%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDCE                         0.000     0.000 r  core/keymem/prev_key1_reg_reg[14]/C
    SLICE_X27Y21         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/keymem/prev_key1_reg_reg[14]/Q
                         net (fo=3, routed)           0.098     0.198    core/keymem/prev_key1_reg_reg[31]_0[14]
    SLICE_X26Y21         LUT4 (Prop_lut4_I0_O)        0.028     0.226 r  core/keymem/prev_key0_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.226    core/keymem/prev_key0_new[14]
    SLICE_X26Y21         FDCE                                         r  core/keymem/prev_key0_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------





