// Seed: 3927138910
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  ;
  wire id_3;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output supply1 id_3
);
  genvar id_5;
  module_0 modCall_1 (id_5);
endmodule
module module_2;
  wire [-1 : -1] id_1;
  assign module_3._id_19 = 0;
endmodule
module module_3 #(
    parameter id_19 = 32'd47,
    parameter id_21 = 32'd16
) (
    input wand id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3,
    input wand id_4,
    output wire id_5,
    output uwire id_6,
    output wand id_7,
    input tri id_8,
    input supply1 id_9
    , _id_21,
    input tri id_10,
    output uwire id_11,
    input tri id_12,
    input tri0 id_13,
    input supply0 id_14,
    input tri0 id_15,
    inout wire id_16,
    input tri0 id_17,
    output supply0 id_18,
    input wand _id_19
);
  wire id_22;
  wire id_23 = id_16;
  parameter id_24 = -1;
  xnor primCall (
      id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_22, id_23, id_24, id_3, id_4, id_8, id_9
  );
  module_2 modCall_1 ();
  parameter id_25 = ~id_24;
  wire id_26;
  logic [id_19 : id_21] id_27;
  ;
endmodule
