<def f='llvm/clang/include/clang/Basic/TargetInfo.h' l='705' ll='710' type='unsigned int clang::TargetInfo::getRegisterWidth() const'/>
<doc f='llvm/clang/include/clang/Basic/TargetInfo.h' l='704'>/// Return the &quot;preferred&quot; register width on this target.</doc>
<ovr f='llvm/clang/lib/Basic/Targets/X86.h' l='668' c='_ZNK5clang7targets16X86_64TargetInfo16getRegisterWidthEv'/>
<use f='llvm/clang/lib/Sema/SemaDeclAttr.cpp' l='4111' u='c' c='_ZL16parseModeAttrArgRN5clang4SemaEN4llvm9StringRefERjRbS5_'/>
