var __xr_tmp = [
{"id":"PCI_NOASSIGN_ROMS", "file":"arch/x86/include/asm/pci_x86.h", "line":31, "type":"d", }
,{"id":"PCI_NO_CHECKS", "file":"arch/x86/include/asm/pci_x86.h", "line":22, "type":"d", }
,{"id":"PCI_NUM_BAR_RESOURCES", "file":"drivers/serial/8250_pci.c", "line":51, "type":"d", }
,{"id":"PCI_NUM_RESOURCES", "file":"include/linux/pci.h", "line":111, "type":"e", "scope_line":89, }
,{"id":"PCI_OP_READ", "file":"drivers/pci/access.c", "line":28, "type":"d", }
,{"id":"PCI_OP_WRITE", "file":"drivers/pci/access.c", "line":43, "type":"d", }
,{"id":"PCI_PM_BPCC_ENABLE", "file":"include/linux/pci_regs.h", "line":246, "type":"d", }
,{"id":"PCI_PM_BUS_WAIT", "file":"include/linux/pci.h", "line":137, "type":"d", }
,{"id":"PCI_PM_CAP_AUX_POWER", "file":"include/linux/pci_regs.h", "line":226, "type":"d", }
,{"id":"PCI_PM_CAP_D1", "file":"include/linux/pci_regs.h", "line":227, "type":"d", }
,{"id":"PCI_PM_CAP_D2", "file":"include/linux/pci_regs.h", "line":228, "type":"d", }
,{"id":"PCI_PM_CAP_DSI", "file":"include/linux/pci_regs.h", "line":225, "type":"d", }
,{"id":"PCI_PM_CAP_PME", "file":"include/linux/pci_regs.h", "line":229, "type":"d", }
,{"id":"PCI_PM_CAP_PME_CLOCK", "file":"include/linux/pci_regs.h", "line":223, "type":"d", }
,{"id":"PCI_PM_CAP_PME_D0", "file":"include/linux/pci_regs.h", "line":231, "type":"d", }
,{"id":"PCI_PM_CAP_PME_D1", "file":"include/linux/pci_regs.h", "line":232, "type":"d", }
,{"id":"PCI_PM_CAP_PME_D2", "file":"include/linux/pci_regs.h", "line":233, "type":"d", }
,{"id":"PCI_PM_CAP_PME_D3", "file":"include/linux/pci_regs.h", "line":234, "type":"d", }
,{"id":"PCI_PM_CAP_PME_D3cold", "file":"include/linux/pci_regs.h", "line":235, "type":"d", }
,{"id":"PCI_PM_CAP_PME_MASK", "file":"include/linux/pci_regs.h", "line":230, "type":"d", }
,{"id":"PCI_PM_CAP_PME_SHIFT", "file":"include/linux/pci_regs.h", "line":236, "type":"d", }
,{"id":"PCI_PM_CAP_RESERVED", "file":"include/linux/pci_regs.h", "line":224, "type":"d", }
,{"id":"PCI_PM_CAP_VER_MASK", "file":"include/linux/pci_regs.h", "line":222, "type":"d", }
,{"id":"PCI_PM_CTRL", "file":"include/linux/pci_regs.h", "line":237, "type":"d", }
,{"id":"PCI_PM_CTRL_DATA_SCALE_MASK", "file":"include/linux/pci_regs.h", "line":242, "type":"d", }
,{"id":"PCI_PM_CTRL_DATA_SEL_MASK", "file":"include/linux/pci_regs.h", "line":241, "type":"d", }
,{"id":"PCI_PM_CTRL_NO_SOFT_RESET", "file":"include/linux/pci_regs.h", "line":239, "type":"d", }
,{"id":"PCI_PM_CTRL_PME_ENABLE", "file":"include/linux/pci_regs.h", "line":240, "type":"d", }
,{"id":"PCI_PM_CTRL_PME_STATUS", "file":"include/linux/pci_regs.h", "line":243, "type":"d", }
,{"id":"PCI_PM_CTRL_STATE_MASK", "file":"include/linux/pci_regs.h", "line":238, "type":"d", }
,{"id":"PCI_PM_D2_DELAY", "file":"include/linux/pci.h", "line":135, "type":"d", }
,{"id":"PCI_PM_D3_WAIT", "file":"include/linux/pci.h", "line":136, "type":"d", }
,{"id":"PCI_PM_DATA_REGISTER", "file":"include/linux/pci_regs.h", "line":247, "type":"d", }
,{"id":"PCI_PM_OPS_PTR", "file":"drivers/pci/pci-driver.c", "line":1083, "type":"d", }
,{"id":"PCI_PM_PMC", "file":"include/linux/pci_regs.h", "line":221, "type":"d", }
,{"id":"PCI_PM_PPB_B2_B3", "file":"include/linux/pci_regs.h", "line":245, "type":"d", }
,];
xr_frag_insert('t/08/edb5a977690b7484269b72fcf0a46cdb2795b0.xr', __xr_tmp);
