{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699962578499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699962578499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 19:49:38 2023 " "Processing started: Tue Nov 14 19:49:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699962578499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699962578499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_complete -c RISC_complete " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_complete -c RISC_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699962578499 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699962578639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/alu_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/alu_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_16bits " "Found entity 1: ALU_16bits" {  } { { "../Library/ALU_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/ALU_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/mux4to1_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/mux4to1_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_16bits " "Found entity 1: Mux4to1_16bits" {  } { { "../Library/Mux4to1_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Mux4to1_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs Rs RF8_16bits.v(5) " "Verilog HDL Declaration information at RF8_16bits.v(5): object \"rs\" differs only in case from object \"Rs\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rt Rt RF8_16bits.v(5) " "Verilog HDL Declaration information at RF8_16bits.v(5): object \"rt\" differs only in case from object \"Rt\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r6 R6 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r6\" differs only in case from object \"R6\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r7 R7 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r7\" differs only in case from object \"R7\" in the same scope" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/rf8_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/rf8_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF8_16bits " "Found entity 1: RF8_16bits" {  } { { "../Library/RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/RF8_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/mux8to1_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/mux8to1_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8to1_16bits " "Found entity 1: Mux8to1_16bits" {  } { { "../Library/Mux8to1_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Mux8to1_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/memory256_16bits.v 2 2 " "Found 2 design units, including 2 entities, in source file /altera/13.1/quartus/project/term_project/library/memory256_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory256_16bits " "Found entity 1: Memory256_16bits" {  } { { "../Library/Memory256_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Memory256_16bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578660 ""} { "Info" "ISGN_ENTITY_NAME" "2 Memory32_8bits " "Found entity 2: Memory32_8bits" {  } { { "../Library/Memory256_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Memory256_16bits.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decoder " "Found entity 1: Instruction_Decoder" {  } { { "../Library/Instruction_Decoder.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Instruction_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/fa_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/fa_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA_16bits " "Found entity 1: FA_16bits" {  } { { "../Library/FA_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/FA_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/dff_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/dff_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_16bits " "Found entity 1: DFF_16bits" {  } { { "../Library/DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/DFF_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "../Library/Decoder3to8.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../Library/Controller.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_complete " "Found entity 1: RISC_complete" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_complete_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_complete_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_complete_tb " "Found entity 1: RISC_complete_tb" {  } { { "RISC_complete_tb.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/fowarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/fowarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_unit " "Found entity 1: Forwarding_unit" {  } { { "../Library/Fowarding_unit.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Fowarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/hazard_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/hazard_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detector " "Found entity 1: Hazard_Detector" {  } { { "../Library/Hazard_Detector.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Hazard_Detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/mux2to1_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/mux2to1_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_16bits " "Found entity 1: Mux2to1_16bits" {  } { { "../Library/Mux2to1_16bits.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Mux2to1_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/project/term_project/library/branch_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/project/term_project/library/branch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_unit " "Found entity 1: Branch_unit" {  } { { "../Library/Branch_unit.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Branch_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699962578670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699962578670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_complete " "Elaborating entity \"RISC_complete\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699962578682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N RISC_complete.v(47) " "Verilog HDL or VHDL warning at RISC_complete.v(47): object \"N\" assigned a value but never read" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699962578685 "|RISC_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V RISC_complete.v(47) " "Verilog HDL or VHDL warning at RISC_complete.v(47): object \"V\" assigned a value but never read" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699962578685 "|RISC_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LDR_D1 RISC_complete.v(52) " "Verilog HDL or VHDL warning at RISC_complete.v(52): object \"LDR_D1\" assigned a value but never read" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699962578685 "|RISC_complete"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JAL RISC_complete.v(60) " "Verilog HDL or VHDL warning at RISC_complete.v(60): object \"JAL\" assigned a value but never read" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1699962578685 "|RISC_complete"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISC_complete.v(72) " "Verilog HDL assignment warning at RISC_complete.v(72): truncated value with size 32 to match size of target (1)" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699962578685 "|RISC_complete"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_complete.v(88) " "Verilog HDL assignment warning at RISC_complete.v(88): truncated value with size 32 to match size of target (16)" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699962578685 "|RISC_complete"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_complete.v(110) " "Verilog HDL assignment warning at RISC_complete.v(110): truncated value with size 32 to match size of target (16)" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699962578685 "|RISC_complete"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RISC_complete.v(114) " "Verilog HDL assignment warning at RISC_complete.v(114): truncated value with size 32 to match size of target (16)" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1699962578685 "|RISC_complete"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_out RISC_complete.v(7) " "Output port \"mem_out\" at RISC_complete.v(7) has no driver" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1699962578685 "|RISC_complete"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_16bits DFF_16bits:PC_DFF " "Elaborating entity \"DFF_16bits\" for hierarchy \"DFF_16bits:PC_DFF\"" {  } { { "RISC_complete.v" "PC_DFF" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_16bits Mux2to1_16bits:Testing " "Elaborating entity \"Mux2to1_16bits\" for hierarchy \"Mux2to1_16bits:Testing\"" {  } { { "RISC_complete.v" "Testing" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory256_16bits Memory256_16bits:Inst_Mem " "Elaborating entity \"Memory256_16bits\" for hierarchy \"Memory256_16bits:Inst_Mem\"" {  } { { "RISC_complete.v" "Inst_Mem" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Memory256_16bits:Inst_Mem\|Decoder3to8:D0 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Memory256_16bits:Inst_Mem\|Decoder3to8:D0\"" {  } { { "../Library/Memory256_16bits.v" "D0" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Memory256_16bits.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8to1_16bits Memory256_16bits:Inst_Mem\|Mux8to1_16bits:Mu0 " "Elaborating entity \"Mux8to1_16bits\" for hierarchy \"Memory256_16bits:Inst_Mem\|Mux8to1_16bits:Mu0\"" {  } { { "../Library/Memory256_16bits.v" "Mu0" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Memory256_16bits.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory32_8bits Memory256_16bits:Inst_Mem\|Memory32_8bits:M00 " "Elaborating entity \"Memory32_8bits\" for hierarchy \"Memory256_16bits:Inst_Mem\|Memory32_8bits:M00\"" {  } { { "../Library/Memory256_16bits.v" "M00" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/Memory256_16bits.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Decoder Instruction_Decoder:ID0 " "Elaborating entity \"Instruction_Decoder\" for hierarchy \"Instruction_Decoder:ID0\"" {  } { { "RISC_complete.v" "ID0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:C0 " "Elaborating entity \"Controller\" for hierarchy \"Controller:C0\"" {  } { { "RISC_complete.v" "C0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_unit Branch_unit:BU0 " "Elaborating entity \"Branch_unit\" for hierarchy \"Branch_unit:BU0\"" {  } { { "RISC_complete.v" "BU0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF8_16bits RF8_16bits:RF0 " "Elaborating entity \"RF8_16bits\" for hierarchy \"RF8_16bits:RF0\"" {  } { { "RISC_complete.v" "RF0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detector Hazard_Detector:HD0 " "Elaborating entity \"Hazard_Detector\" for hierarchy \"Hazard_Detector:HD0\"" {  } { { "RISC_complete.v" "HD0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_16bits Mux4to1_16bits:Rs_forwarding " "Elaborating entity \"Mux4to1_16bits\" for hierarchy \"Mux4to1_16bits:Rs_forwarding\"" {  } { { "RISC_complete.v" "Rs_forwarding" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_unit Forwarding_unit:For0 " "Elaborating entity \"Forwarding_unit\" for hierarchy \"Forwarding_unit:For0\"" {  } { { "RISC_complete.v" "For0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_16bits ALU_16bits:ALU0 " "Elaborating entity \"ALU_16bits\" for hierarchy \"ALU_16bits:ALU0\"" {  } { { "RISC_complete.v" "ALU0" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_16bits ALU_16bits:ALU0\|FA_16bits:A0 " "Elaborating entity \"FA_16bits\" for hierarchy \"ALU_16bits:ALU0\|FA_16bits:A0\"" {  } { { "../Library/ALU_16bits.v" "A0" { Text "X:/altera/13.1/quartus/Project/Term_project/Library/ALU_16bits.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699962578712 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1699962582235 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[0\] GND " "Pin \"mem_out\[0\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[1\] GND " "Pin \"mem_out\[1\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[2\] GND " "Pin \"mem_out\[2\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[3\] GND " "Pin \"mem_out\[3\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[4\] GND " "Pin \"mem_out\[4\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[5\] GND " "Pin \"mem_out\[5\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[6\] GND " "Pin \"mem_out\[6\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[7\] GND " "Pin \"mem_out\[7\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[8\] GND " "Pin \"mem_out\[8\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[9\] GND " "Pin \"mem_out\[9\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[10\] GND " "Pin \"mem_out\[10\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[11\] GND " "Pin \"mem_out\[11\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[12\] GND " "Pin \"mem_out\[12\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[13\] GND " "Pin \"mem_out\[13\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[14\] GND " "Pin \"mem_out\[14\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_out\[15\] GND " "Pin \"mem_out\[15\]\" is stuck at GND" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699962583923 "|RISC_complete|mem_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699962583923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699962584218 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/output_files/RISC_complete.map.smsg " "Generated suppressed messages file X:/altera/13.1/quartus/Project/Term_project/RISC_complete/output_files/RISC_complete.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1699962588906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699962589163 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699962589163 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test_normal " "No output dependent on input pin \"test_normal\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699962589883 "|RISC_complete|test_normal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[8\] " "No output dependent on input pin \"ext_addr\[8\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699962589883 "|RISC_complete|ext_addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[9\] " "No output dependent on input pin \"ext_addr\[9\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699962589883 "|RISC_complete|ext_addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[10\] " "No output dependent on input pin \"ext_addr\[10\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699962589883 "|RISC_complete|ext_addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[11\] " "No output dependent on input pin \"ext_addr\[11\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699962589883 "|RISC_complete|ext_addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[12\] " "No output dependent on input pin \"ext_addr\[12\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699962589883 "|RISC_complete|ext_addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[13\] " "No output dependent on input pin \"ext_addr\[13\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699962589883 "|RISC_complete|ext_addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[14\] " "No output dependent on input pin \"ext_addr\[14\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699962589883 "|RISC_complete|ext_addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_addr\[15\] " "No output dependent on input pin \"ext_addr\[15\]\"" {  } { { "RISC_complete.v" "" { Text "X:/altera/13.1/quartus/Project/Term_project/RISC_complete/RISC_complete.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699962589883 "|RISC_complete|ext_addr[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1699962589883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14289 " "Implemented 14289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699962589883 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699962589883 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14219 " "Implemented 14219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699962589883 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699962589883 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699962589910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 19:49:49 2023 " "Processing ended: Tue Nov 14 19:49:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699962589910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699962589910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699962589910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699962589910 ""}
