0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/nikit/verilogProjects/counter/counter.sim/sim_1/synth/timing/xsim/counter_tb_time_synth.v,1680904882,verilog,,,,counter_tb;glbl,,,,,,,,
