I am an abstract class representing the minimal requirements for all instructions in the RV32I RISC-V ISA.

