# Bahasa-Verilog
Tugas 2 SoC Asep Trisna Setiawan
23221111<br></br>
Modul:<br></br>
[Modul 2 - Bahasa Verilog.pdf](https://github.com/Aseptrisna/Bahasa-Verilog/files/8192042/Modul.2.-.Bahasa.Verilog.pdf)
Hasil:<br></br>
![image](https://user-images.githubusercontent.com/37206482/156911555-7cee1780-7539-421c-adec-7b2cdef09e2d.png)

![image](https://user-images.githubusercontent.com/37206482/156911556-63cada41-9d1c-4c77-8a40-8ec38e03d647.png)
![image](https://user-images.githubusercontent.com/37206482/156911563-25d2df13-5259-4dfd-9c1d-5ad114038703.png)
![image](https://user-images.githubusercontent.com/37206482/156911570-7a6a32c8-b60f-426f-acc1-47ef75ac4baa.png)
