
*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
Command: synth_design -top fifo_generator_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2434 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.293 ; gain = 84.000 ; free physical = 12577 ; free virtual = 47329
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/francisco/kc705_changes/fmcjesdadc1_kc705.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:77]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 32 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 33 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 1 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 32000 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 31999 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_RD_DEPTH bound to: 32768 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 15 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter C_WR_DEPTH bound to: 32768 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 15 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_2' declared at '/home/francisco/kc705_changes/fmcjesdadc1_kc705.srcs/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_2' [/home/francisco/kc705_changes/fmcjesdadc1_kc705.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:547]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (30#1) [/home/francisco/kc705_changes/fmcjesdadc1_kc705.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:77]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[14]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[13]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[12]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[11]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[10]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[9]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[8]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[7]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[6]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[5]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[4]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[3]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[2]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[1]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH[0]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[14]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[13]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[12]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[11]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[10]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[9]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[8]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[7]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[6]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[5]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[4]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[3]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[2]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[1]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_ASSERT[0]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[14]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[13]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[12]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[11]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[10]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[9]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[8]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[7]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[6]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[5]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[4]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[3]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[2]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[1]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port PROG_FULL_THRESH_NEGATE[0]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_RST
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port RST_FULL_FF
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port FULL
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port EMPTY
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port RAM_ALMOST_FULL
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port RAM_ALMOST_EMPTY
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[14]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[13]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[12]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[11]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[10]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[9]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[8]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[7]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[6]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[5]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[4]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[3]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[2]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[1]
INFO: [Synth 8-3331] design wr_pf_ss has unconnected port WR_PNTR[0]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port RST_FULL_FF
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_RST
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port SRST
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port SAFETY_CKT_WR_RST
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[14]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[13]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[12]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[11]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[10]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[9]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[8]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[7]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[6]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[5]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[4]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[3]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[2]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[1]
INFO: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[0]
INFO: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
INFO: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
INFO: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
INFO: [Synth 8-3331] design wr_logic has unconnected port RD_EN
INFO: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
INFO: [Synth 8-3331] design updn_cntr has unconnected port RST
INFO: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[14]
INFO: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[13]
INFO: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[12]
INFO: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[11]
INFO: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[10]
INFO: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[9]
INFO: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[8]
INFO: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[7]
INFO: [Synth 8-3331] design dc_ss has unconnected port WR_PNTR[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:28 ; elapsed = 00:01:42 . Memory (MB): peak = 1501.012 ; gain = 317.719 ; free physical = 12523 ; free virtual = 47289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:42 . Memory (MB): peak = 1501.012 ; gain = 317.719 ; free physical = 12538 ; free virtual = 47304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 1501.012 ; gain = 317.719 ; free physical = 12538 ; free virtual = 47304
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/francisco/kc705_changes/fmcjesdadc1_kc705.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/francisco/kc705_changes/fmcjesdadc1_kc705.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/francisco/kc705_changes/fmcjesdadc1_kc705.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/francisco/kc705_changes/fmcjesdadc1_kc705.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Parsing XDC File [/home/francisco/kc705_changes/fmcjesdadc1_kc705.runs/fifo_generator_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/francisco/kc705_changes/fmcjesdadc1_kc705.runs/fifo_generator_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1723.691 ; gain = 0.000 ; free physical = 12132 ; free virtual = 46939
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:41 ; elapsed = 00:02:08 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12306 ; free virtual = 47112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:41 ; elapsed = 00:02:08 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12306 ; free virtual = 47112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/francisco/kc705_changes/fmcjesdadc1_kc705.runs/fifo_generator_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:02:08 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12308 ; free virtual = 47115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:43 ; elapsed = 00:02:10 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12303 ; free virtual = 47111
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 91    
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_pe_ss 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dc_ss 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module wr_pf_ss 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/greg.gpcry_sym.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_2.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[0]) is unused and will be removed from module fifo_generator_v13_2_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:02:11 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12282 ; free virtual = 47100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:02:19 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12154 ; free virtual = 46979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:20 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12150 ; free virtual = 46975
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:20 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12147 ; free virtual = 46972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst_fifo_gen/gconvfifo.rf/grf.rf/p_17_out  is driving 229 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:21 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12147 ; free virtual = 46972
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:51 ; elapsed = 00:02:21 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12147 ; free virtual = 46972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:21 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12147 ; free virtual = 46972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:21 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12147 ; free virtual = 46972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:21 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12147 ; free virtual = 46972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:21 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12147 ; free virtual = 46972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    20|
|2     |LUT1       |     3|
|3     |LUT2       |    77|
|4     |LUT3       |    19|
|5     |LUT4       |    57|
|6     |LUT5       |     4|
|7     |LUT6       |   140|
|8     |MUXCY      |    48|
|9     |MUXF7      |    63|
|10    |RAMB36E1   |     1|
|11    |RAMB36E1_1 |    56|
|12    |FDRE       |   191|
|13    |FDSE       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+------------------------------------------+------+
|      |Instance                                               |Module                                    |Cells |
+------+-------------------------------------------------------+------------------------------------------+------+
|1     |top                                                    |                                          |   684|
|2     |  U0                                                   |fifo_generator_v13_2_2                    |   684|
|3     |    inst_fifo_gen                                      |fifo_generator_v13_2_2_synth              |   684|
|4     |      \gconvfifo.rf                                    |fifo_generator_top                        |   684|
|5     |        \grf.rf                                        |fifo_generator_ramfifo                    |   684|
|6     |          \gntv_or_sync_fifo.gl0.rd                    |rd_logic                                  |   203|
|7     |            \grss.gdc.dc                               |dc_ss                                     |    15|
|8     |              \gsym_dc.dc                              |updn_cntr                                 |    15|
|9     |            \grss.gpe.rdpe                             |rd_pe_ss                                  |    27|
|10    |            \grss.rsts                                 |rd_status_flags_ss                        |    65|
|11    |              c1                                       |compare_2                                 |     9|
|12    |              c2                                       |compare_3                                 |     9|
|13    |              \gae.c3                                  |compare_4                                 |     8|
|14    |            rpntr                                      |rd_bin_cntr                               |    96|
|15    |          \gntv_or_sync_fifo.gl0.wr                    |wr_logic                                  |   229|
|16    |            \gwss.gpf.wrpf                             |wr_pf_ss                                  |    25|
|17    |            \gwss.wsts                                 |wr_status_flags_ss                        |    58|
|18    |              c0                                       |compare                                   |     8|
|19    |              c1                                       |compare_0                                 |    10|
|20    |              \gaf.c2                                  |compare_1                                 |     8|
|21    |            wpntr                                      |wr_bin_cntr                               |   146|
|22    |          \gntv_or_sync_fifo.mem                       |memory                                    |   252|
|23    |            \gbm.gbmg.gbmga.ngecc.bmg                  |blk_mem_gen_v8_4_1                        |   252|
|24    |              inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                  |   252|
|25    |                \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                           |   252|
|26    |                  \valid.cstr                          |blk_mem_gen_generic_cstr                  |   252|
|27    |                    \has_mux_b.B                       |blk_mem_gen_mux__parameterized0           |   195|
|28    |                    \ramloop[0].ram.r                  |blk_mem_gen_prim_width                    |     1|
|29    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                  |     1|
|30    |                    \ramloop[10].ram.r                 |blk_mem_gen_prim_width__parameterized9    |     1|
|31    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized9  |     1|
|32    |                    \ramloop[11].ram.r                 |blk_mem_gen_prim_width__parameterized10   |     1|
|33    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|34    |                    \ramloop[12].ram.r                 |blk_mem_gen_prim_width__parameterized11   |     1|
|35    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|36    |                    \ramloop[13].ram.r                 |blk_mem_gen_prim_width__parameterized12   |     1|
|37    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|38    |                    \ramloop[14].ram.r                 |blk_mem_gen_prim_width__parameterized13   |     1|
|39    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|40    |                    \ramloop[15].ram.r                 |blk_mem_gen_prim_width__parameterized14   |     1|
|41    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized14 |     1|
|42    |                    \ramloop[16].ram.r                 |blk_mem_gen_prim_width__parameterized15   |     1|
|43    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized15 |     1|
|44    |                    \ramloop[17].ram.r                 |blk_mem_gen_prim_width__parameterized16   |     1|
|45    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized16 |     1|
|46    |                    \ramloop[18].ram.r                 |blk_mem_gen_prim_width__parameterized17   |     1|
|47    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized17 |     1|
|48    |                    \ramloop[19].ram.r                 |blk_mem_gen_prim_width__parameterized18   |     1|
|49    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized18 |     1|
|50    |                    \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0    |     1|
|51    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|52    |                    \ramloop[20].ram.r                 |blk_mem_gen_prim_width__parameterized19   |     1|
|53    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized19 |     1|
|54    |                    \ramloop[21].ram.r                 |blk_mem_gen_prim_width__parameterized20   |     1|
|55    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized20 |     1|
|56    |                    \ramloop[22].ram.r                 |blk_mem_gen_prim_width__parameterized21   |     1|
|57    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized21 |     1|
|58    |                    \ramloop[23].ram.r                 |blk_mem_gen_prim_width__parameterized22   |     1|
|59    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized22 |     1|
|60    |                    \ramloop[24].ram.r                 |blk_mem_gen_prim_width__parameterized23   |     1|
|61    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized23 |     1|
|62    |                    \ramloop[25].ram.r                 |blk_mem_gen_prim_width__parameterized24   |     1|
|63    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized24 |     1|
|64    |                    \ramloop[26].ram.r                 |blk_mem_gen_prim_width__parameterized25   |     1|
|65    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized25 |     1|
|66    |                    \ramloop[27].ram.r                 |blk_mem_gen_prim_width__parameterized26   |     1|
|67    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized26 |     1|
|68    |                    \ramloop[28].ram.r                 |blk_mem_gen_prim_width__parameterized27   |     1|
|69    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized27 |     1|
|70    |                    \ramloop[29].ram.r                 |blk_mem_gen_prim_width__parameterized28   |     1|
|71    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized28 |     1|
|72    |                    \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1    |     1|
|73    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|74    |                    \ramloop[30].ram.r                 |blk_mem_gen_prim_width__parameterized29   |     1|
|75    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized29 |     1|
|76    |                    \ramloop[31].ram.r                 |blk_mem_gen_prim_width__parameterized30   |     1|
|77    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized30 |     1|
|78    |                    \ramloop[32].ram.r                 |blk_mem_gen_prim_width__parameterized31   |     1|
|79    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized31 |     1|
|80    |                    \ramloop[33].ram.r                 |blk_mem_gen_prim_width__parameterized32   |     1|
|81    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized32 |     1|
|82    |                    \ramloop[34].ram.r                 |blk_mem_gen_prim_width__parameterized33   |     1|
|83    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized33 |     1|
|84    |                    \ramloop[35].ram.r                 |blk_mem_gen_prim_width__parameterized34   |     1|
|85    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized34 |     1|
|86    |                    \ramloop[36].ram.r                 |blk_mem_gen_prim_width__parameterized35   |     1|
|87    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized35 |     1|
|88    |                    \ramloop[37].ram.r                 |blk_mem_gen_prim_width__parameterized36   |     1|
|89    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized36 |     1|
|90    |                    \ramloop[38].ram.r                 |blk_mem_gen_prim_width__parameterized37   |     1|
|91    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized37 |     1|
|92    |                    \ramloop[39].ram.r                 |blk_mem_gen_prim_width__parameterized38   |     1|
|93    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized38 |     1|
|94    |                    \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2    |     1|
|95    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|96    |                    \ramloop[40].ram.r                 |blk_mem_gen_prim_width__parameterized39   |     1|
|97    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized39 |     1|
|98    |                    \ramloop[41].ram.r                 |blk_mem_gen_prim_width__parameterized40   |     1|
|99    |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized40 |     1|
|100   |                    \ramloop[42].ram.r                 |blk_mem_gen_prim_width__parameterized41   |     1|
|101   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized41 |     1|
|102   |                    \ramloop[43].ram.r                 |blk_mem_gen_prim_width__parameterized42   |     1|
|103   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized42 |     1|
|104   |                    \ramloop[44].ram.r                 |blk_mem_gen_prim_width__parameterized43   |     1|
|105   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized43 |     1|
|106   |                    \ramloop[45].ram.r                 |blk_mem_gen_prim_width__parameterized44   |     1|
|107   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized44 |     1|
|108   |                    \ramloop[46].ram.r                 |blk_mem_gen_prim_width__parameterized45   |     1|
|109   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized45 |     1|
|110   |                    \ramloop[47].ram.r                 |blk_mem_gen_prim_width__parameterized46   |     1|
|111   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized46 |     1|
|112   |                    \ramloop[48].ram.r                 |blk_mem_gen_prim_width__parameterized47   |     1|
|113   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized47 |     1|
|114   |                    \ramloop[49].ram.r                 |blk_mem_gen_prim_width__parameterized48   |     1|
|115   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized48 |     1|
|116   |                    \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3    |     1|
|117   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|118   |                    \ramloop[50].ram.r                 |blk_mem_gen_prim_width__parameterized49   |     1|
|119   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized49 |     1|
|120   |                    \ramloop[51].ram.r                 |blk_mem_gen_prim_width__parameterized50   |     1|
|121   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized50 |     1|
|122   |                    \ramloop[52].ram.r                 |blk_mem_gen_prim_width__parameterized51   |     1|
|123   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized51 |     1|
|124   |                    \ramloop[53].ram.r                 |blk_mem_gen_prim_width__parameterized52   |     1|
|125   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized52 |     1|
|126   |                    \ramloop[54].ram.r                 |blk_mem_gen_prim_width__parameterized53   |     1|
|127   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized53 |     1|
|128   |                    \ramloop[55].ram.r                 |blk_mem_gen_prim_width__parameterized54   |     1|
|129   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized54 |     1|
|130   |                    \ramloop[56].ram.r                 |blk_mem_gen_prim_width__parameterized55   |     1|
|131   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized55 |     1|
|132   |                    \ramloop[5].ram.r                  |blk_mem_gen_prim_width__parameterized4    |     1|
|133   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|134   |                    \ramloop[6].ram.r                  |blk_mem_gen_prim_width__parameterized5    |     1|
|135   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|136   |                    \ramloop[7].ram.r                  |blk_mem_gen_prim_width__parameterized6    |     1|
|137   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|138   |                    \ramloop[8].ram.r                  |blk_mem_gen_prim_width__parameterized7    |     1|
|139   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized7  |     1|
|140   |                    \ramloop[9].ram.r                  |blk_mem_gen_prim_width__parameterized8    |     1|
|141   |                      \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized8  |     1|
+------+-------------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:21 . Memory (MB): peak = 1723.691 ; gain = 540.398 ; free physical = 12147 ; free virtual = 46972
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 507 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:41 ; elapsed = 00:01:58 . Memory (MB): peak = 1723.691 ; gain = 317.719 ; free physical = 12196 ; free virtual = 47020
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:21 . Memory (MB): peak = 1723.699 ; gain = 540.398 ; free physical = 12196 ; free virtual = 47020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:23 . Memory (MB): peak = 1723.699 ; gain = 562.012 ; free physical = 12193 ; free virtual = 47019
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/francisco/kc705_changes/fmcjesdadc1_kc705.runs/fifo_generator_0_synth_1/fifo_generator_0.dcp' has been generated.
