Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun 18 22:43:45 2022
| Host         : DESKTOP-5HRBIDE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CLK10/int_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.064        0.000                      0                  106        0.261        0.000                      0                  106        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.064        0.000                      0                  106        0.261        0.000                      0                  106        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 CLK10/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 1.577ns (50.416%)  route 1.551ns (49.584%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  CLK10/i_reg[3]/Q
                         net (fo=2, routed)           0.823     6.485    CLK10/i_reg[3]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  CLK10/i0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.609    CLK10/i0_carry_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  CLK10/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.159    CLK10/i0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  CLK10/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    CLK10/i0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.544 r  CLK10/i0_carry__1/CO[0]
                         net (fo=27, routed)          0.728     8.272    CLK10/i0_carry__1_n_3
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[0]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.773    14.336    CLK10/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 CLK10/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 1.577ns (50.416%)  route 1.551ns (49.584%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  CLK10/i_reg[3]/Q
                         net (fo=2, routed)           0.823     6.485    CLK10/i_reg[3]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  CLK10/i0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.609    CLK10/i0_carry_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  CLK10/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.159    CLK10/i0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  CLK10/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    CLK10/i0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.544 r  CLK10/i0_carry__1/CO[0]
                         net (fo=27, routed)          0.728     8.272    CLK10/i0_carry__1_n_3
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[1]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.773    14.336    CLK10/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 CLK10/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 1.577ns (50.416%)  route 1.551ns (49.584%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  CLK10/i_reg[3]/Q
                         net (fo=2, routed)           0.823     6.485    CLK10/i_reg[3]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  CLK10/i0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.609    CLK10/i0_carry_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  CLK10/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.159    CLK10/i0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  CLK10/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    CLK10/i0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.544 r  CLK10/i0_carry__1/CO[0]
                         net (fo=27, routed)          0.728     8.272    CLK10/i0_carry__1_n_3
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[2]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.773    14.336    CLK10/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 CLK10/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 1.577ns (50.416%)  route 1.551ns (49.584%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  CLK10/i_reg[3]/Q
                         net (fo=2, routed)           0.823     6.485    CLK10/i_reg[3]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  CLK10/i0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.609    CLK10/i0_carry_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  CLK10/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.159    CLK10/i0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  CLK10/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    CLK10/i0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.544 r  CLK10/i0_carry__1/CO[0]
                         net (fo=27, routed)          0.728     8.272    CLK10/i0_carry__1_n_3
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.847    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y28         FDRE (Setup_fdre_C_R)       -0.773    14.336    CLK10/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 CLK10/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.577ns (51.219%)  route 1.502ns (48.781%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  CLK10/i_reg[3]/Q
                         net (fo=2, routed)           0.823     6.485    CLK10/i_reg[3]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  CLK10/i0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.609    CLK10/i0_carry_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  CLK10/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.159    CLK10/i0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  CLK10/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    CLK10/i0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.544 r  CLK10/i0_carry__1/CO[0]
                         net (fo=27, routed)          0.679     8.223    CLK10/i0_carry__1_n_3
    SLICE_X60Y29         FDRE                                         r  CLK10/i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    CLK10/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  CLK10/i_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.773    14.314    CLK10/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 CLK10/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.577ns (51.219%)  route 1.502ns (48.781%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  CLK10/i_reg[3]/Q
                         net (fo=2, routed)           0.823     6.485    CLK10/i_reg[3]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  CLK10/i0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.609    CLK10/i0_carry_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  CLK10/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.159    CLK10/i0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  CLK10/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    CLK10/i0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.544 r  CLK10/i0_carry__1/CO[0]
                         net (fo=27, routed)          0.679     8.223    CLK10/i0_carry__1_n_3
    SLICE_X60Y29         FDRE                                         r  CLK10/i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    CLK10/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  CLK10/i_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.773    14.314    CLK10/i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 CLK10/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.577ns (51.219%)  route 1.502ns (48.781%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  CLK10/i_reg[3]/Q
                         net (fo=2, routed)           0.823     6.485    CLK10/i_reg[3]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  CLK10/i0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.609    CLK10/i0_carry_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  CLK10/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.159    CLK10/i0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  CLK10/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    CLK10/i0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.544 r  CLK10/i0_carry__1/CO[0]
                         net (fo=27, routed)          0.679     8.223    CLK10/i0_carry__1_n_3
    SLICE_X60Y29         FDRE                                         r  CLK10/i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    CLK10/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  CLK10/i_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.773    14.314    CLK10/i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 CLK10/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.577ns (51.219%)  route 1.502ns (48.781%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  CLK10/i_reg[3]/Q
                         net (fo=2, routed)           0.823     6.485    CLK10/i_reg[3]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  CLK10/i0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.609    CLK10/i0_carry_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  CLK10/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.159    CLK10/i0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  CLK10/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    CLK10/i0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.544 r  CLK10/i0_carry__1/CO[0]
                         net (fo=27, routed)          0.679     8.223    CLK10/i0_carry__1_n_3
    SLICE_X60Y29         FDRE                                         r  CLK10/i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.848    CLK10/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  CLK10/i_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.773    14.314    CLK10/i_reg[7]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 CLK10/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 1.577ns (51.249%)  route 1.500ns (48.751%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  CLK10/i_reg[3]/Q
                         net (fo=2, routed)           0.823     6.485    CLK10/i_reg[3]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  CLK10/i0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.609    CLK10/i0_carry_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  CLK10/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.159    CLK10/i0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  CLK10/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    CLK10/i0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.544 r  CLK10/i0_carry__1/CO[0]
                         net (fo=27, routed)          0.678     8.221    CLK10/i0_carry__1_n_3
    SLICE_X60Y32         FDRE                                         r  CLK10/i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.510    14.851    CLK10/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CLK10/i_reg[16]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.773    14.317    CLK10/i_reg[16]
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 CLK10/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 1.577ns (51.249%)  route 1.500ns (48.751%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.623     5.144    CLK10/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  CLK10/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  CLK10/i_reg[3]/Q
                         net (fo=2, routed)           0.823     6.485    CLK10/i_reg[3]
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.609 r  CLK10/i0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.609    CLK10/i0_carry_i_3_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.159 r  CLK10/i0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.159    CLK10/i0_carry_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.273 r  CLK10/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    CLK10/i0_carry__0_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.544 r  CLK10/i0_carry__1/CO[0]
                         net (fo=27, routed)          0.678     8.221    CLK10/i0_carry__1_n_3
    SLICE_X60Y32         FDRE                                         r  CLK10/i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.510    14.851    CLK10/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CLK10/i_reg[17]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y32         FDRE (Setup_fdre_C_R)       -0.773    14.317    CLK10/i_reg[17]
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK100/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.589     1.472    CLK100/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  CLK100/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  CLK100/i_reg[15]/Q
                         net (fo=2, routed)           0.117     1.730    CLK100/i_reg[15]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  CLK100/i_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    CLK100/i_reg[12]_i_1__0_n_4
    SLICE_X63Y32         FDRE                                         r  CLK100/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.858     1.985    CLK100/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  CLK100/i_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    CLK100/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK100/i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    CLK100/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  CLK100/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  CLK100/i_reg[11]/Q
                         net (fo=2, routed)           0.119     1.731    CLK100/i_reg[11]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  CLK100/i_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    CLK100/i_reg[8]_i_1__0_n_4
    SLICE_X63Y31         FDRE                                         r  CLK100/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.857     1.984    CLK100/clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  CLK100/i_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.576    CLK100/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK100/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100/i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.590     1.473    CLK100/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CLK100/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLK100/i_reg[19]/Q
                         net (fo=2, routed)           0.120     1.734    CLK100/i_reg[19]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  CLK100/i_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.842    CLK100/i_reg[16]_i_1__0_n_4
    SLICE_X63Y33         FDRE                                         r  CLK100/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.859     1.986    CLK100/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  CLK100/i_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    CLK100/i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK100/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    CLK100/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CLK100/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CLK100/i_reg[7]/Q
                         net (fo=2, routed)           0.120     1.731    CLK100/i_reg[7]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  CLK100/i_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    CLK100/i_reg[4]_i_1__0_n_4
    SLICE_X63Y30         FDRE                                         r  CLK100/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.856     1.983    CLK100/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CLK100/i_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    CLK100/i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK100/i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100/i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.591     1.474    CLK100/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  CLK100/i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLK100/i_reg[23]/Q
                         net (fo=2, routed)           0.120     1.735    CLK100/i_reg[23]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  CLK100/i_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.843    CLK100/i_reg[20]_i_1__0_n_4
    SLICE_X63Y34         FDRE                                         r  CLK100/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.860     1.987    CLK100/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  CLK100/i_reg[23]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    CLK100/i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK100/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    CLK100/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  CLK100/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  CLK100/i_reg[3]/Q
                         net (fo=2, routed)           0.120     1.730    CLK100/i_reg[3]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  CLK100/i_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    CLK100/i_reg[0]_i_1__0_n_4
    SLICE_X63Y29         FDRE                                         r  CLK100/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    CLK100/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  CLK100/i_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    CLK100/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK10/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.586     1.469    CLK10/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  CLK10/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  CLK10/i_reg[10]/Q
                         net (fo=2, routed)           0.125     1.759    CLK10/i_reg[10]
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  CLK10/i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    CLK10/i_reg[8]_i_1_n_5
    SLICE_X60Y30         FDRE                                         r  CLK10/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.854     1.981    CLK10/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  CLK10/i_reg[10]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.134     1.603    CLK10/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK10/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    CLK10/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  CLK10/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  CLK10/i_reg[14]/Q
                         net (fo=2, routed)           0.125     1.760    CLK10/i_reg[14]
    SLICE_X60Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  CLK10/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    CLK10/i_reg[12]_i_1_n_5
    SLICE_X60Y31         FDRE                                         r  CLK10/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.855     1.982    CLK10/clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  CLK10/i_reg[14]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.134     1.604    CLK10/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLK100/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK100/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.587     1.470    CLK100/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CLK100/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  CLK100/i_reg[4]/Q
                         net (fo=2, routed)           0.115     1.726    CLK100/i_reg[4]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  CLK100/i_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.841    CLK100/i_reg[4]_i_1__0_n_7
    SLICE_X63Y30         FDRE                                         r  CLK100/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.856     1.983    CLK100/clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  CLK100/i_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.575    CLK100/i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK10/i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK10/i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.588     1.471    CLK10/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CLK10/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  CLK10/i_reg[18]/Q
                         net (fo=2, routed)           0.127     1.762    CLK10/i_reg[18]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  CLK10/i_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    CLK10/i_reg[16]_i_1_n_5
    SLICE_X60Y32         FDRE                                         r  CLK10/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.856     1.983    CLK10/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  CLK10/i_reg[18]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.134     1.605    CLK10/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   CLK10/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   CLK10/i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   CLK10/i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   CLK10/i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   CLK10/i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   CLK10/i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   CLK10/i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   CLK10/i_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y32   CLK10/i_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CLK10/i_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CLK10/i_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CLK10/i_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CLK10/i_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CLK10/i_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   CLK10/i_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CLK10/i_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   CLK10/i_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   CLK10/int_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   CLK10/i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   CLK10/i_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   CLK10/i_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   CLK10/i_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y32   CLK10/i_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   CLK10/i_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   CLK10/i_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   CLK10/i_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   CLK10/i_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   CLK10/i_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   CLK10/i_reg[24]/C



