#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Mon Dec 13 14:50:52 2021
# Process ID: 21076
# Current directory: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1
# Command line: vivado.exe -log design_1_HDMI_TOP_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_HDMI_TOP_0_3.tcl
# Log file: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/design_1_HDMI_TOP_0_3.vds
# Journal file: C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_HDMI_TOP_0_3.tcl -notrace
Command: synth_design -top design_1_HDMI_TOP_0_3 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_HDMI_TOP_0_3' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.125 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_HDMI_TOP_0_3' [c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_HDMI_TOP_0_3/synth/design_1_HDMI_TOP_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'HDMI_TOP' [C:/Users/user/Desktop/12/week12_source/sources/3source/HDMI_TOP.v:4]
INFO: [Synth 8-6157] synthesizing module 'display_clocks' [C:/Users/user/Desktop/12/week12_source/sources/3source/display_clocks.v:5]
	Parameter MULT_MASTER bound to: 37.125000 - type: double 
	Parameter DIV_MASTER bound to: 5 - type: integer 
	Parameter DIV_5X bound to: 2.000000 - type: double 
	Parameter DIV_1X bound to: 10 - type: integer 
	Parameter IN_PERIOD bound to: 10.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [D:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:60355]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (1#1) [D:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:60355]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [D:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'display_clocks' (3#1) [C:/Users/user/Desktop/12/week12_source/sources/3source/display_clocks.v:5]
INFO: [Synth 8-6157] synthesizing module 'display_timings' [C:/Users/user/Desktop/12/week12_source/sources/3source/display_timings.v:5]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
	Parameter H_FP bound to: 110 - type: integer 
	Parameter H_SYNC bound to: 40 - type: integer 
	Parameter H_BP bound to: 220 - type: integer 
	Parameter V_FP bound to: 5 - type: integer 
	Parameter V_SYNC bound to: 5 - type: integer 
	Parameter V_BP bound to: 20 - type: integer 
	Parameter H_POL bound to: 1 - type: integer 
	Parameter V_POL bound to: 1 - type: integer 
	Parameter H_STA bound to: 32'sb11111111111111111111111010001110 
	Parameter HS_STA bound to: 32'sb11111111111111111111111011111100 
	Parameter HS_END bound to: 32'sb11111111111111111111111100100100 
	Parameter HA_STA bound to: 32'sb00000000000000000000000000000000 
	Parameter HA_END bound to: 32'sb00000000000000000000010011111111 
	Parameter V_STA bound to: 32'sb11111111111111111111111111100010 
	Parameter VS_STA bound to: 32'sb11111111111111111111111111100111 
	Parameter VS_END bound to: 32'sb11111111111111111111111111101100 
	Parameter VA_STA bound to: 32'sb00000000000000000000000000000000 
	Parameter VA_END bound to: 32'sb00000000000000000000001011001111 
INFO: [Synth 8-6155] done synthesizing module 'display_timings' (4#1) [C:/Users/user/Desktop/12/week12_source/sources/3source/display_timings.v:5]
INFO: [Synth 8-6157] synthesizing module 'gfx' [C:/Users/user/Desktop/12/week12_source/sources/3source/gfx_inst.v:4]
INFO: [Synth 8-6157] synthesizing module 'test_card_simple' [C:/Users/user/Desktop/12/week12_source/sources/3source/test_card_simple.v:5]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
	Parameter HW bound to: 640 - type: integer 
	Parameter VW bound to: 360 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_card_simple' (5#1) [C:/Users/user/Desktop/12/week12_source/sources/3source/test_card_simple.v:5]
INFO: [Synth 8-6157] synthesizing module 'racket_compositor' [C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/racket_compositor.v:23]
	Parameter palette_colors bound to: 48'b111111111111111111111111000000000000000000000000 
	Parameter sprite_data bound to: 1428'b000000000000000000000000000000000000000000000000000000000000000100000000000100000000000000010001000000000001000000000001000000010000000100000000000100000000000100000000000000000000000000000000000000000000000100010001000000000000000100000000000000010000000000010000000000000001000000000000000100010001000000000000000000000000000000000000000000010000000000010000000000000001000100010001000100000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000100000001000000010000000000010000000100000001000000000000000100010001000000000000000000000000000000000000000000010000000000010000000000000001000100010001000100000000000100000000000000000000000000000000000000000000000000000000000000010001000000000000000000000001000000010000000000010001000100010001000000000000000000010000000000000000000000000000000000000000000000010000000000010000000000000001000100000000000100000000000100000001000000010000000000010000000000010000000000000000000000000000000000000000000000010001000100000000000000010000000000000001000000000001000000000000000100000000000000010001000100000000000000000000000000000000000000000000000100010001000000000000000100000000000000010000000000010000000000000001000000000000000100010001000000000000000000000000000000000000000000010000000000010000000000000001000100000000000100000000000100000001000000010000000000010000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter racket_v bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'racket_compositor' (6#1) [C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/racket_compositor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ball_compositor' [C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/ball_compositor.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter palette_colors bound to: 48'b000000000000000000000000111111111100001100001011 
	Parameter sprite_data bound to: 512'b00000000000101010101010000000000000000010101010101010101010000000000010101010101010101010101000000010101010101010101010101010100000101010101010101010101010101000101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010001010101010101010101010101010000010101010101010101010101010100000001010101010101010101010100000000000101010101010101010100000000000000000101010101010000000000 
	Parameter random_speed bound to: 72'b010001000100001100110010001000010011001100010010001000110011010001000100 
	Parameter random_direction bound to: 8'b11001001 
INFO: [Synth 8-6155] done synthesizing module 'ball_compositor' (7#1) [C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/ball_compositor.v:23]
INFO: [Synth 8-6157] synthesizing module 'heart_compositor' [C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/heart_compositor.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter palette_colors bound to: 96'b000000000000000000000000000000010000000100000001111111110000000000000000111111111111111111111111 
	Parameter one_heart bound to: 2048'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000000000000000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010001000100001000000010010001000100001000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000110011001000100001001000100010001000100001000000000000000000000000000000000000000000000000000000000000000000000000000000010010001100100010001000100010001000100010001000010000000000000000000000000000000000000000000000000000000000000000000000000000000100100010001000100010001000100010001000100010000100000000000000000000000000000000000000000000000000000000000000000000000000000001001000110010001000100010001000100010001000100001000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000100010001000100010001000100010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000100010001000100010001000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000100010001000100001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000100010000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter two_heart bound to: 2048'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010000000000000001000100010000000000000000000000000000000100010001000000000000000100010001000000000000000000000000000100100010001000010000000100100010001000010000000000000000000000010010001000100001000000010010001000100001000000000000000000010010001100110010001000010010001000100010001000010000000000000001001000110011001000100001001000100010001000100001000000000000000100100011001000100010001000100010001000100010000100000000000000010010001100100010001000100010001000100010001000010000000000000001001000100010001000100010001000100010001000100001000000000000000100100010001000100010001000100010001000100010000100000000000000010010001100100010001000100010001000100010001000010000000000000001001000110010001000100010001000100010001000100001000000000000000000010010001000100010001000100010001000100001000000000000000000000001001000100010001000100010001000100010000100000000000000000000000000010010001000100010001000100010000100000000000000000000000000000001001000100010001000100010001000010000000000000000000000000000000000010010001000100010001000010000000000000000000000000000000000000001001000100010001000100001000000000000000000000000000000000000000000010010001000100001000000000000000000000000000000000000000000000001001000100010000100000000000000000000000000000000000000000000000000010010000100000000000000000000000000000000000000000000000000000001001000010000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'heart_compositor' (8#1) [C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/heart_compositor.v:23]
INFO: [Synth 8-6157] synthesizing module 'gameover_compositor' [C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/gameover_compositor.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter palette_colors bound to: 48'b000000000000000000000000111111111111111111111111 
	Parameter sprite_data bound to: 420'b000101010000010100000100000001000101010100000000000101000001000100010101010001010100010000000001000001000101000101000100000000000000010000010001000100010000000001000001010001010001010101000100010001000101010100000000010000010001000100010101000001010100010000010001000001000100000001000100000000000000010000010001000100010000000001000100000101010001000001000100000001000101010100000000000101000000010000010101010001000001 
INFO: [Synth 8-6155] done synthesizing module 'gameover_compositor' (9#1) [C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/gameover_compositor.v:23]
INFO: [Synth 8-6157] synthesizing module 'star_compositor' [C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/star_compositor.v:23]
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter palette_colors bound to: 48'b000000000000000000000000111111110100001001001100 
	Parameter sprite_data bound to: 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000010001000101010001000000000100000100010000010000010000000001010101000100000100000100000000010000010001000001000000000000000100000100010000010000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'star_compositor' (10#1) [C:/Users/user/Desktop/final_project/project_2/project_2.srcs/sources_1/new/star_compositor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gfx' (11#1) [C:/Users/user/Desktop/12/week12_source/sources/3source/gfx_inst.v:4]
WARNING: [Synth 8-7071] port 'state_led0' of module 'gfx' is unconnected for instance 'gfx_inst' [C:/Users/user/Desktop/12/week12_source/sources/3source/HDMI_TOP.v:84]
WARNING: [Synth 8-7071] port 'state_led1' of module 'gfx' is unconnected for instance 'gfx_inst' [C:/Users/user/Desktop/12/week12_source/sources/3source/HDMI_TOP.v:84]
WARNING: [Synth 8-7023] instance 'gfx_inst' of module 'gfx' has 12 connections declared, but only 10 given [C:/Users/user/Desktop/12/week12_source/sources/3source/HDMI_TOP.v:84]
INFO: [Synth 8-6157] synthesizing module 'HDMI_generator' [C:/Users/user/Desktop/12/week12_source/sources/3source/dvi_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder_HDMI' [C:/Users/user/Desktop/12/week12_source/sources/3source/tmds_encoder_dvi.v:6]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, A1 [C:/Users/user/Desktop/12/week12_source/sources/3source/tmds_encoder_dvi.v:69]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, A0 [C:/Users/user/Desktop/12/week12_source/sources/3source/tmds_encoder_dvi.v:74]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, B1 [C:/Users/user/Desktop/12/week12_source/sources/3source/tmds_encoder_dvi.v:81]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, B0 [C:/Users/user/Desktop/12/week12_source/sources/3source/tmds_encoder_dvi.v:87]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder_HDMI' (12#1) [C:/Users/user/Desktop/12/week12_source/sources/3source/tmds_encoder_dvi.v:6]
INFO: [Synth 8-6157] synthesizing module 'async_reset' [C:/Users/user/Desktop/12/week12_source/sources/3source/async_reset.v:6]
INFO: [Synth 8-6155] done synthesizing module 'async_reset' (13#1) [C:/Users/user/Desktop/12/week12_source/sources/3source/async_reset.v:6]
INFO: [Synth 8-6157] synthesizing module 'serializer_10to1' [C:/Users/user/Desktop/12/week12_source/sources/3source/serializer_10to1.v:6]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [D:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70669]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (14#1) [D:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70669]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [D:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70669]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (14#1) [D:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70669]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10to1' (15#1) [C:/Users/user/Desktop/12/week12_source/sources/3source/serializer_10to1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_generator' (16#1) [C:/Users/user/Desktop/12/week12_source/sources/3source/dvi_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:66569]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (17#1) [D:/Vivado/2020.2/scripts/rt/data/unisim_comp.v:66569]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TOP' (18#1) [C:/Users/user/Desktop/12/week12_source/sources/3source/HDMI_TOP.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_HDMI_TOP_0_3' (19#1) [c:/Users/user/Desktop/final_project/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_HDMI_TOP_0_3/synth/design_1_HDMI_TOP_0_3.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.293 ; gain = 16.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.293 ; gain = 16.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.293 ; gain = 16.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1117.293 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1221.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 1221.660 ; gain = 0.039
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1221.660 ; gain = 120.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1221.660 ; gain = 120.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1221.660 ; gain = 120.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1221.660 ; gain = 120.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 6     
	   3 Input   16 Bit       Adders := 7     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   8 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	  10 Input    5 Bit       Adders := 3     
	  12 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 10    
	               10 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	              16x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   4 Input   23 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 12    
	  42 Input    4 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	  16 Input    2 Bit        Muxes := 8     
	  32 Input    2 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 35    
	  16 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 13    
	  14 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP seed10, operation Mode is: A2*B.
DSP Report: register seed10 is absorbed into DSP seed10.
DSP Report: operator seed10 is absorbed into DSP seed10.
DSP Report: operator seed10 is absorbed into DSP seed10.
DSP Report: Generating DSP seed1_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register cnt_reg is absorbed into DSP seed1_reg.
DSP Report: register seed1_reg is absorbed into DSP seed1_reg.
DSP Report: operator seed10 is absorbed into DSP seed1_reg.
DSP Report: operator seed10 is absorbed into DSP seed1_reg.
DSP Report: Generating DSP seed20, operation Mode is: A2*B.
DSP Report: register seed20 is absorbed into DSP seed20.
DSP Report: operator seed20 is absorbed into DSP seed20.
DSP Report: operator seed20 is absorbed into DSP seed20.
DSP Report: Generating DSP seed2_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register cnt_reg is absorbed into DSP seed2_reg.
DSP Report: register seed2_reg is absorbed into DSP seed2_reg.
DSP Report: operator seed20 is absorbed into DSP seed2_reg.
DSP Report: operator seed20 is absorbed into DSP seed2_reg.
DSP Report: Generating DSP seed3_reg, operation Mode is: (A*B)'.
DSP Report: register seed3_reg is absorbed into DSP seed3_reg.
DSP Report: operator seed30 is absorbed into DSP seed3_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 1303.512 ; gain = 202.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------------+--------------------+---------------+----------------+
|Module Name       | RTL Object         | Depth x Width | Implemented As | 
+------------------+--------------------+---------------+----------------+
|racket_compositor | sprite_data        | 64x1          | LUT            | 
|racket_compositor | sprite_data        | 64x1          | LUT            | 
|racket_compositor | sprite_data        | 64x1          | LUT            | 
|racket_compositor | sprite_data        | 64x1          | LUT            | 
|racket_compositor | sprite_data        | 64x1          | LUT            | 
|gfx               | racket/sprite_data | 64x1          | LUT            | 
|gfx               | racket/sprite_data | 64x1          | LUT            | 
|gfx               | racket/sprite_data | 64x1          | LUT            | 
|gfx               | racket/sprite_data | 64x1          | LUT            | 
|gfx               | racket/sprite_data | 64x1          | LUT            | 
+------------------+--------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ball_compositor | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ball_compositor | (PCIN>>17)+A*B2 | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|ball_compositor | A2*B            | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ball_compositor | (PCIN>>17)+A*B2 | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|ball_compositor | (A*B)'          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+----------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 1303.512 ; gain = 202.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 1303.512 ; gain = 202.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1310.520 ; gain = 209.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1324.363 ; gain = 223.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1324.363 ; gain = 223.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1324.363 ; gain = 223.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1324.363 ; gain = 223.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1324.363 ; gain = 223.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1324.363 ; gain = 223.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |   276|
|3     |DSP48E1     |     5|
|6     |LUT1        |    67|
|7     |LUT2        |   640|
|8     |LUT3        |   325|
|9     |LUT4        |   468|
|10    |LUT5        |   128|
|11    |LUT6        |   243|
|12    |MMCME2_BASE |     1|
|13    |MUXF7       |     7|
|14    |OSERDESE2   |     8|
|16    |FDPE        |     3|
|17    |FDRE        |   279|
|18    |FDSE        |    33|
|19    |OBUFDS      |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1324.363 ; gain = 223.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 1324.363 ; gain = 118.871
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1324.363 ; gain = 223.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1324.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1338.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 1338.254 ; gain = 237.129
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/design_1_HDMI_TOP_0_3.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/final_project/project_2/project_2.runs/design_1_HDMI_TOP_0_3_synth_1/design_1_HDMI_TOP_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_HDMI_TOP_0_3_utilization_synth.rpt -pb design_1_HDMI_TOP_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 13 14:52:33 2021...
