[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS2002CDRCT production of TEXAS INSTRUMENTS from the text:VIN\nRFLT1RFLT2\n10 k /c87 10 k /c870.1 F/c109\nFault Signals\nControl SignalsIN\nFLT1\nFLT2\nEN1 or EN1\nEN2 or EN2OUT 1\nOUT 2\nGND\nPadVOUT1\nVOUT2\n150 F x 2 /c109\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\nTPS20xxC, TPS20xxC-2 DualChannel, Current-Limited, Power-Distribution Switches\n1Features 3Description\nThe TPS20xxC and TPS20xxC-2 dual power-\n1•Dual Power Switch Family\ndistribution switch family isintended forapplications•Rated Currents of0.5A,1A,1.5A,2Asuch asUSB where heavy capacitive loads and\n•Accurate ±20% Current Limit Tolerance short-circuits may beencountered. This family offers\nmultiple devices with fixed current-limit thresholds for •Fast Overcurrent Response –2µs(Typical)\napplications between 0.5Aand2A.•70-mΩ(Typical) High-Side N-Channel MOSFET\nThe TPS20xxC and TPS20xxC-2 dual family limits •Operating Range: 4.5Vto5.5V\ntheoutput current toasafe level byoperating ina•Deglitched Fault Reporting (FLTx)constant-current mode when theoutput load exceeds\n•Selected Parts With (TPS20xxC) andWithout thecurrent-limit threshold. This provides apredictable\n(TPS20xxC-2) Output Discharge fault current under allconditions. The fastovercurrent\nresponse time eases theburden onthemain 5V •Reverse Current Blocking\nsupply toprovide regulated power when theoutput is•Built-in Softstartshorted. The power-switch rise and falltimes are\n•PinforPinWith Existing TISwitch Portfolio controlled tominimize current surges during turnon\nandturnoff. •Ambient Temperature Range: –40°Cto85°C\nDevice Information(1)2Applications\nPART NUMBER PACKAGE BODY SIZE (NOM)•USB Ports orHubs, Laptops, Desktops\nTPS2052C•High-Definition Digital TVsTPS2062C\nTPS2066C •SetTopBoxes\nTPS2066C-2 MSOP (8) 3.00 mm×3.00 mm•Short Circuit Protection TPS2060C\nTPS2064C\nTPS2064C-2\nTPS2062CSOIC (8) 3.90 mm×4.90 mmTPS2066C\nTPS2062C-2 SON (8) 3.00 mm×3.00 mm\nTPS2002CVSON (10) 3.00 mm×3.00 mmTPS2003C\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\nTable ofContents\n9.4 Device Functional Modes ........................................ 18 1Features .................................................................. 1\n10Application andImplementation ........................ 19 2Applications ........................................................... 1\n10.1 Application Information .......................................... 19 3Description ............................................................. 1\n10.2 Typical Application ................................................ 194Revision History ..................................................... 2\n11Power Supply Recommendations ..................... 215Device Comparison Table ..................................... 4\n11.1 Self-Powered andBus-Powered Hubs ................. 216PinConfiguration andFunctions ......................... 5\n11.2 Low-Power Bus-Powered andHigh-Power Bus-7Specifications ......................................................... 6Powered Functions .................................................. 21\n7.1 Absolute Maximum Ratings ...................................... 612Layout ................................................................... 217.2 ESD Ratings .............................................................. 612.1 Layout Guidelines ................................................. 217.3 Recommended Operating Conditions ....................... 612.2 Layout Example .................................................... 217.4 Thermal Information .................................................. 712.3 Power Dissipation andJunction Temperature ......227.5 Electrical Characteristics: TJ=TA=25°C................. 713Device andDocumentation Support ................. 237.6 Electrical Characteristics: –40°C≤(TJ=TA)≤13.1 Related Links ........................................................ 23125°C......................................................................... 8\n13.2 Community Resources .......................................... 237.7 Typical Characteristics ............................................ 10\n13.3 Trademarks ........................................................... 238Parameter Measurement Information ................ 14\n13.4 Electrostatic Discharge Caution ............................ 239Detailed Description ............................................ 1613.5 Glossary ................................................................ 239.1 Overview ................................................................. 1614Mechanical, Packaging, andOrderable9.2 Functional Block Diagram ....................................... 16Information ........................................................... 239.3 Feature Description ................................................. 17\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(January 2013) toRevision H Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes, Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\nChanges from Revision F(November 2012) toRevision G Page\n•Changed device TPS2062C-2 SON-8 packages From: Preview To:Active. ......................................................................... 4\n•Changed devices TPS2066C-2, andTPS2064C-2 MSOP-8 package From: Preview To:Active ......................................... 4\nChanges from Revision E(August 2012) toRevision F Page\n•Changed Feature from: Rated Currents of1A,1.5A,2Ato:Rated Currents of0.5A,1A,1.5A,2A.............................. 1\n•Changed Feature from: Output Discharge When Disabled to:Selected parts with (TPS20xxC) andwithout\n(TPS20xxC-2) Output Discharge ............................................................................................................................................ 1\n•Added TPS2052C, TPS2062C-2, TPS2064C-2, andTPS2066C-2 devices toTable 1......................................................... 4\n•Added TPS2052C, TPS2062C-2, TPS2064C-2, andTPS2066C-2 devices toTable 2......................................................... 4\n•Added TPS2052C, TPS2062C-2, TPS2064C-2, andTPS2066C-2 devices toRECOMMENDED OPERATING\nCONDITIONS table ................................................................................................................................................................ 6\n•Added TPS2052C andTPS2066C-2 devices torDS(on) ........................................................................................................... 8\n•Added theTPS2052C andTPS2064C-2 devices toIOS......................................................................................................... 8\n•Added Leakage current toElectrical Characteristics table ..................................................................................................... 8\n•Added texttotheSOFTSTART, REVERSE BLOCKING AND DISCHARGE OUTPUT section.......................................... 18\n•Added lastparagraph intheDISCHARGE OUTPUT section............................................................................................... 18\n2 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\nChanges from Revision D(July 2012) toRevision E Page\n•Changed devices TPS2002C andTPS2003C SON-10 package From: Preview To:Active ................................................. 4\n•Changed theIOScurrent limit values forTPS2002C and03C (2A)....................................................................................... 8\n•Corrected Note 2reference intheElectrical Characteristics table ......................................................................................... 9\nChanges from Revision C(June 2012) toRevision D Page\n•Changed theDevice Information table, Package Devices andMarking columns .................................................................. 4\nChanges from Revision B(March 2012) toRevision C Page\n•Changed devices TPS2062C andTPS2066C SOIC-8 package From: Preview To:Active .................................................. 4\n•Changed theTPS2062C and66C rDS(on) Dpackage TYP value From: 84to90mΩ............................................................ 8\nChanges from Revision A(March 2012) toRevision B Page\n•Changed device TPS2060C MSOP-8 package From: Preview To:Active ............................................................................ 4\nChanges from Original (October 2011) toRevision A Page\n•Changed devices TPS2062C andTPS2066C MSOP-8 package From: Preview toActive ................................................... 4\n•Changed theIOScurrent limit values forTPS2062C/66C (1A).............................................................................................. 8\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\n5Device Comparison Table\nTable 1.Devices\nSTATUS\nDEVICES RATED CURRENT MSOP-8SOIC-8 SON-8 VSON-10(PowerPad ™)\nTPS2052C 0.5A Active — — —\nTPS2062C1A Active andActive Active andActive — —TPS2066C\nTPS2062C-21A —andActive — Active and— —TPS2066C-2\nTPS2060C1.5A Active andActive — — —TPS2064C\nTPS2064C-2 1.5A Active — — —\nTPS2002C2A — — — Active andActiveTPS2003C\nTable 2.Device Information\nPART NUMBER MAXIMUM OPERATING CURRENT ENABLE OUTPUT DISCHARGE\nTPS2052C 0.5 High Y\nTPS2062C 1 Low Y\nTPS2062C-2 1 Low N\nTPS2066C 1 High Y\nTPS2066C-2 1 High N\nTPS2060C 1.5 Low Y\nTPS2064C 1.5 High Y\nTPS2064C-2 1.5 High N\nTPS2002C 2 Low Y\nTPS2003C 2 High Y\n4 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\n1\n2\n3\n4 5678 GND\nIN\nEN1 or EN1\nEN2 or EN2OUT1\nOUT2FLT1\nFLT2PAD\n1\n2\n3\n4 5678 GND\nIN\nEN1 or EN1\nEN2 or EN2OUT1\nOUT2FLT1\nFLT2\n1\n2\n3\n4\n678 PAD910\n5FLT1\nFLT2EN1 or EN1\nEN2 or EN2ININGND\nOUT1\nOUT 2\nNC\n1\n2\n3\n4 5678\nPADGND\nIN\nEN1 or EN1\nEN2 or EN2OUT1\nOUT2FLT1\nFLT2\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\n6PinConfiguration andFunctions\nDGN PackageDRC Package8-Pin MSOP10-Pin VSONTopViewTopView\nDPackage\n8-Pin SOIC\nDRB Package TopView\n8-Pin SON\nTopView\nPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNAME MSOP SOIC VSON SON\nGND 1 1 1 1 GND Ground connection\nInput voltage andpower-switch drain; connect a0.1µForgreaterIN 2 2 2,3 2 Iceramic capacitor from INtoGND close totheIC\n3(2)3(3)4(4)—\nEN1 I Enable input channel 1,logic high turns onpower switch\n–(5)–(6)–(7)—\n–(2)–(3)–(4)\nEN1 3 I Enable input channel 1,logic lowturns onpower switch\n3(5)3(6)4(7)\n4(2)4(3)5(4)—\nEN2 I Enable input channel 2,logic high turns onpower switch\n–(5)–(6)–(7)—\n–(2)–(3)–(4)\nEN2 4 I Enable input channel 2,logic lowturns onpower switch\n4(5)4(6)5(7)\nActive-low open-drain output, asserted during overcurrent, orFLT2 5 5 6 5 Oovertemperature conditions onchannel 2\nNC — — 7 — O Noconnect –leave floating\nOUT2 6 6 8 6 O Power-switch output channel 2,connected toload\nOUT1 7 7 9 7 O Power-switch output channel 1,connected toload\nActive-low open-drain output, asserted during over-current, orFLT1 8 8 10 8 Oovertemperature conditions onchannel 1\nInternally connected toGND; used toheat-sink theparttothePowerPAD ™ PAD — PAD — GNDcircuit board traces. Connect PAD toGND plane asaheatsink.\n(1) I=Input, O=Output, GND =Ground\n(2) Applies toTPS2052C, TPS2066C, TPS2066C-2, TPS2064C, andTPS2064C-2\n(3) Applies toTPS2066C\n(4) Applies toTPS2003C\n(5) Applies toTPS2062C andTPS2060C\n(6) Applies toTPS2062C\n(7) Applies toTPS2002C\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)(3)\nMIN MAX UNIT\nVoltage range onIN,OUTx, ENx orENx, FLTx(4)–0.3 6 V\nVoltage range from INtoOUT –6 6 V\nMaximum junction temperature, TJ Internally limited °C\nStorage temperature, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Absolute maximum ratings apply over recommended junction temperature range.\n(3) Allvoltages arewith respect toGND unless otherwise noted.\n(4) See Input andOutput Capacitance .\n7.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\nV(ESD) Electrostatic discharge\nIEC61000-4-2, contact discharge(3)±8000\nV\nIEC61000-4-2, air-gap discharge(3)±15000\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n(3) VOUTwas surged onaPCB with input andoutput bypassing perFigure 22(except input capacitor was 22µF)with nodevice failure.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage, IN 4.5 5.5\nV\nVEnable Input voltage, ENx orENx 0 5.5\nTPS2052C 0.5\nTPS2062C, TPS2062C-2, TPS2066C,1andTPS2066C-2 IOUTx Continuous output current, OUTx A\nTPS2060C, TPS2064C, andTPS2064C-2 1.5\nTPS2002C andTPS2003C 2\nTJ Operating junction temperature –40 125 °C\nIFLTx Sink current intoFLTx 0 5 mA\n6 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\n7.4 Thermal Information\nTPS2052C\nTPS2062C\nTPS2066CTPS2062C TPS2002CTPS2066C-2 TPS2062C-2TPS2066C TPS2003CTPS2060CTHERMAL METRIC(1)(2)UNITTPS2064C\nTPS2064C-2\nDGN (MSOP) D(SOIC) DRB (SON) DRC (VSON)\n8PINS 8PINS 8PINS 10PINS\nRθJA Junction-to-ambient thermal resistance 57.2 129.9 50.8 45.4 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 110.5 83.5 60.3 58 °C/W\nRθJB Junction-to-board thermal resistance 60.7 70.4 26.3 21.1 °C/W\nψJT Junction-to-top characterization parameter 7.8 36.6 2.1 1.9 °C/W\nψJB Junction-to-board characterization parameter 24 66.9 26.5 21.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 14.3 n/a 9.8 9.1 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport (SPRA953 ).\n(2) Forthermal estimates ofthisdevice based onPCB copper area, seetheTIPCB Thermal Calculator .\n7.5 Electrical Characteristics: TJ=TA=25°C\nVIN=5V,VENx=VINorVENx=0V(unless otherwise noted)\nPARAMETER TEST CONDITIONS(1)MIN TYP MAX UNIT\nPOWER SWITCH\nTPS2052C (0.5A) DGN 70 84\nTPS2052C (0.5A)DGN 70 95–40°C≤(TJ,TA)≤85°C\nTPS2062C, 66C, and66C-2 (1A) DGN 70 84\nTPS2062C, 66C, and66C-2 (1A),DGN 70 95–40°C≤(TJ,TA)≤85°C\nTPS2062C and66C (1A) D 90 108\nTPS2062C and66C (1A)D 90 122–40°C≤(TJ,TA)≤85°C\nrDS(on) On-resistance mΩ\nTPS2062C-2 (1A) DRB 73 87\nTPS2062C-2 (1A)DRB 73 101–40°C≤(TJ,TA)≤85°C\nTPS2060C, 64C, and64C-2 (1.5A) 70 84\nTPS2060C, 64C, and64C-2 (1.5A)70 95–40°C≤(TJ,TA)≤85°C\nTPS2002C and03C (2A) 70 84\nTPS2002C and03C (2A)70 95–40°C≤(TJ,TA)≤85°C\nCURRENT LIMIT\nTPS2052C (0.5A) 0.75 1 1.25\nTPS2062C, 62C-2, 66C, and66C-2 (1A) 1.28 1.61 1.94\nIOS Current-limit (see Figure 28) A\nTPS2060C, 64C, and64C-2 (1.5A) 1.83 2.29 2.75\nTPS2002C and03C (2A) 2.55 3.15 3.77\nSUPPLY CURRENT\nISD Supply current, switch disabled I(OUTx) =0mA 0.01 1\nIS1E Supply current, single switch enabled I(OUTx) =0mA 60 75\nIS2E Supply current, both switches enabled I(OUTx) =0mA 100 120µA\nVOUT=0V,VIN=5.5V,disabled,Leakage current TPS20xxC-2 0.05 1measured IVIN ILKG\nReverse leakage current VOUT=5.5V,VIN=0V,measured I(OUTx) 0.15 1\n(1) Pulsed testing techniques maintain junction temperature approximately equal toambient temperature\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\nElectrical Characteristics: TJ=TA=25°C(continued)\nVIN=5V,VENx=VINorVENx=0V(unless otherwise noted)\nPARAMETER TEST CONDITIONS(1)MIN TYP MAX UNIT\nOUTPUT DISCHARGE\nRPD Output pulldown resistance(2)VIN=VOUTx =5V,disabled TPS20xxC 400 470 600 Ω\n(2) These parameters areprovided forreference only, anddonotconstitute partofTI’spublished device specifications forpurposes ofTI’s\nproduct warranty.\n7.6 Electrical Characteristics: –40°C≤(TJ=TA)≤125°C(1)\n4.5V≤VIN≤5.5V,VENx=VINorVENx=0V,IOUTx =0A(unless otherwise noted)\nPARAMETER TEST CONDITIONS(1)MIN TYP(2)MAX UNIT\nPOWER SWITCH\nTPS2052C (0.5A) DGN 70 112\nTPS2062C, 66C, and66C-2 (1A) DGN 70 112\nTPS2062C and66C (1A) D 90 135\nrDS(on) On-resistance mΩ\nTPS2062C-2 (1A) DRB 73 115\nTPS2060C, 64C, and64C-2 (1.5A) DGN 70 112\nTPS2002C and03C (2A) DRC 70 112\nENABLE INPUT (ENx orENx)\nVIH ENx (ENx), High-level input voltage 4.5V≤VIN≤5.5V 2\nVIL ENx (ENx), Low-level input Voltage 0.8 V\nHysteresis VIN=5V 0.14\nLeakage current VENx=5.5Vor0V,VENx=0Vor5.5V –1 0 1 µA\nVIN=5V,CL=1µF,RL=100Ω,ENx↑orENx↓\nton Turnon time(3)(see Figure 25,Figure 26,andFigure 23) 1.4 1.9 2.4 ms\n1A,1.5A,2ARated\nVIN=5V,CL=1µF,RL=100Ω,ENx↑orEN↓\ntoff Turnoff time(3)(see Figure 25,Figure 26,andFigure 23) 1.95 2.60 3.25 ms\n1A,1.5A,2ARated\nCL=1µF,RL=100Ω(see Figure 24)tr Rise time, output(3)0.58 0.82 1.15 ms1A,1.5A,2ARated\nCL=1µF,RL=100Ω(see Figure 24)tf Falltime, output(3)0.33 0.47 0.66 ms1A,1.5A,2ARated\nCURRENT LIMIT\nTPS2052C (0.5A) 0.7 1 1.3\nTPS2062C, 62C-2, 66C, and66C-2 (1A) 1.12 1.61 2.10\nIOS Current-limit (see Figure 28) A\nTPS2060C, 64C, and64C-2 (1.5A) 1.72 2.29 2.86\nTPS2002C and03C (2A) 2.35 3.15 3.95\nVIN=5V(see Figure 27),\nOne-half fullload→R(SHORT) =50mΩ,Measure fromtIOS Short-circuit response time 2 µsapplication towhen current falls below 120% offinal\nvalue\nSUPPLY CURRENT\nISD Supply current, switch disabled Standard conditions, I(OUTx) =0mA 0.01 10\nIS1E Supply current, single switch enabled Standard conditions, I(OUTx) =0mA 90\nIS2E Supply current, both switches enabled Standard conditions, I(OUTx) =0mA 150µA\nVOUT=0V,VIN=5.5V,disabled,Leakage current TPS20xxC-2 0.05measured IVIN ILKG\nReverse leakage current VOUT=5.5V,VIN=0V,measured I(OUTx) 0.20\nUNDERVOLTAGE LOCKOUT\nUVLO Low-level input voltage, IN VINrising 3.4 4.0 V\nHysteresis, IN 0.14 V\n(1) Pulsed testing techniques maintain junction temperature approximately equal toambient temperature.\n(2) Typical values areat5Vand25°C.\n(3) These parameters areprovided forreference only, anddonotconstitute partofTI’spublished device specifications forpurposes ofTI’s\nproduct warranty.\n8 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\nElectrical Characteristics: –40°C≤(TJ=TA)≤125°C(1)(continued)\n4.5V≤VIN≤5.5V,VENx=VINorVENx=0V,IOUTx =0A(unless otherwise noted)\nPARAMETER TEST CONDITIONS(1)MIN TYP(2)MAX UNIT\nFLTx\nOutput lowvoltage, FLTx I(FLTx) =1mA 0.2 V\nOff-state leakage V(FLTx) =5.5V 1 µA\nFLTx deglitch(3)FLTx overcurrent assertion anddeassertion 7 10 13 ms\nOUTPUT DISCHARGE\nVIN=5V,VOUT=5V,disabled TPS20xxC 300 470 800\nOutput pulldown resistance(3)Ω\nVIN=4V,VOUT=5V,disabled TPS20xxC 350 560 1200\nTHERMAL SHUTDOWN\nIncurrent limit 135\nJunction thermal shutdown threshold °C\nNotincurrent limit 155\nHysteresis 20 °C\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\n−10m 0 10m 20m 30m 40m 50m−6−4−202468\n−1.00.01.02.03.04.05.06.0\nENx\nOUTxFLTx\nTime (s)ENx ,OUTx , FLTx  (V)\nOUTx Current (A)OUTx CurrentVIN = 5 V, C Lx = 150 µF, RLoadx = 0 Ω, TPS2062C\n−2m 0 2m 4m 6m 8m 10m−9−7−5−3−11357\n−0.50.00.51.01.52.02.53.03.5\nENxOUTx FLTx\nTime (s)ENx ,OUTx , FLTx  (V)\nOUTx Current (A)\n150 µF220 µF\n680 µF1000 µFVIN = 5 V, R Loadx = 5.0 Ω, TPS2062C\n−202468\n−3m −2m −1m 0 1m 2m 3m 4m 5mENx OUTx\nTime (s)ENx (V)VIN = 5 V, C Lx = 150 µF, RLoadx = 5 Ω, TPS2062C\n−202468\n−3m −2m −1m 0 1m 2m 3m 4m 5mENxOUTx\nTime (s)ENx (V)VIN = 5 V, C Lx = 150 µF, RLoadx = 5 Ω, TPS2062C\n−202468\n−3m −2m −1m 0 1m 2m 3m 4m 5mENx\nOUTx\nTime (s)ENx (V)VIN = 5 V, C Lx = 1 µF, RLoadx = 5 Ω, TPS2062C\n−202468\n−3m −2m −1m 0 1m 2m 3m 4m 5mENxOUTx\nTime (s)ENx (V)VIN = 5 V, C Lx = 1 µF, RLoadx = 5 Ω, TPS2062C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\n7.7 Typical Characteristics\nFigure 1.TPS2062C Turnon Delay and Figure 2.TPS2062C Turnoff Delay and\nRise Time With 1-μFLoad FallTime With 1-μFLoad\nFigure 3.TPS2062C Turnon Delay and Figure 4.TPS2062C Turnoff Delay and\nRise Time With 150-μFLoad FallTime With 150-μFLoad\nFigure 5.TPS2062C Enable IntoShort Figure 6.TPS2062C In-rush Current\nWith Different Load Capacitance\n10 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\n−8m −4m 0 4m 8m 12m 16m 20m 24m 28m 32m−8−6−4−202468\n−0.60.00.61.21.82.43.03.64.2\nOUTxENxFLTx\nTime (s)ENx, OUTx, FLTx (V)\nIOUTxVIN= 5 V, C = 150 F, R = 0 , TPS2062CLx Loadxμ Ω\n−2m 0 2m 4m 6m 8m 10m 12m 14m 16m 18m−8−6−4−202468\n−0.50.00.51.01.52.02.53.03.5\nOUTx\nENxFLTx\nTime (s)ENx, OUTx, FLTx (V)\nIOUTxVIN= 5 V, C = 150 F, R = 10 , TPS2062CLx Loadxμ Ω\n−4m −2m 0 2m 4m 6m 8m 10m 12m 14m−8−6−4−202468\n−0.60.00.61.21.82.43.03.64.2\nENx\nOUTxFLTx\nTime (s)ENx, OUTx, FLTx (V)\nIOUTxVIN= 5 V, C = 150 F, R = 2.0 , TPS2062CLx Loadxμ Ω\n−8m −4m 0 4m 8m 12m−6−4−202468\n−1.00.01.02.03.04.05.06.0\nVIN\nOUTxFLTx\nTime (s)FLTx, OUTx, V IN (V)\nOUTx Current (A)\nIOUTxVIN = 5 V, C Lx = 150 µF, RLoadx = 5 Ω, TPS2062C\n−4m 0 4m 8m 12m 16m−6−4−202468\n−1.00.01.02.03.04.05.06.0\nVIN\nOUTxFLTx\nTime (s)FLTx, OUTx, V IN (V)\nOUTx Current (A)\nIOUTxVIN = 5 V, C Lx = 150 µF, RLoadx = 5 Ω, TPS2062C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\nTypical Characteristics (continued)\nFigure 7.TPS2062C Power Up–Enabled Figure 8.TPS2062C Power Down –Enabled\nFigure 9.TPS2062C Enable With 2-ΩLoad Figure 10.TPS2062C Enable With 1-ΩLoad\nFigure 11.TPS2062C Enable andDisable Figure 12.TPS2062C Enable andDisable\nintoOutput Short into10-ΩLoad\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\n1.21.41.61.822.22.42.62.833.23.4\n−40 −20 0 20 40 60 80 100 1202.0 A rated\n 1.0 A rated 1.5 A rated\nJunction Temperature (°C)IOS (A)VIN = 5.5 V\n−3m −2m −1m 0 1m 2m 3m 4m 5m 6m 7m−8−6−4−202468\n−101234567\nOUTxENx\nTime (s)OUTx, ENx (V)\nIOUTxVIN= 5 V, C = 150 F, R = 2.5 , TPS2003CLx Loadxμ Ω\n−3μ −2μ −1μ 0 3 μ 2μ 1μ−11357\n−606121824303642\nOUTx\nTime (s)OUTx (V)IOUTxVIN= 5 V, C = 0 F, R = 50 m , TPS2064CLx Loadxμ Ω\n−6m −4m −2m 0 2m 4m 6m 8m 10m 12m 14m−6−4−202468\n−2.00.02.04.06.08.010.012.0\nOUTxENxFLTx\nTime (s)ENx, OUTx, FLTx (V)\nIOUTxVIN= 5 V, C = 150 F, R = 0 , TPS2003CLx Loadxμ Ω\n−6m −4m −2m 0 2m 4m 6m 8m 10m 12m 14m−6−4−202468\n−2.00.02.04.06.08.010.012.0\nOUTxENxFLTx\nTime (s)ENx, OUTx, FLTx (V)\nIOUTxVIN= 5 V, C = 150 F, R = 0 , TPS2064CLx Loadxμ Ω\n−4m −3m −2m −1m 0 1m 2m 3m 4m 5m−8−6−4−202468\n−101234567\nOUTx\nENx\nTime (s)OUTx, ENx (V)\nOUTx Current (A)\nIOUTxVIN = 5 V, C Lx = 150 µF, RLoadx = 3.3 Ω, TPS2064C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\nTypical Characteristics (continued)\nFigure 13.TPS2064C Enable intoShort Figure 14.TPS2064C Enable into3.3Ωand150-μFLaod\nFigure 15.TPS2064C Short Applied Figure 16.TPS2003C Enable intoShort\nFigure 17.TPS2003C Enable into2.5Ωand150-μFLoad Figure 18.Current Limit (IOS)vsTemperature\n12 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\n5060708090100110120130\n−40 −20 0 20 40 60 80 100 1202.0 A rated /c40IS1E/c41\n1.0 A rated /c40IS1E/c412.0 A rated /c40IS2E/c411.0 A rated /c40IS2E/c41\n1.5 A rated /c40IS1E/c411.5 A rated /c40IS2E/c41Supply Current − Device Enable ( A) μVIN= 5 V\nJunction Temperature (°C)\n405060708090100\n−40 −20 0 20 40 60 80 100 1201 A rated2 A rated\n1.5 A ratedRDSON (mΩ)VIN= 5 V\nJunction Temperature (°C)\n−0.500.511.522.5\n−40 −20 0 20 40 60 80 100 1202.0 A rated1.0 A rated\n1.5 A ratedISD(μA)VIN= 5 V\nJunction Temperature (°C)\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\nTypical Characteristics (continued)\nFigure 19.Input -output Resistance (RDS(ON) ) Figure 20.Supply Current (Device Disable) -ISD\nvsTemperature vsTemperature\nFigure 21.Supply Current (Enable) -ISEvsTemperature\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nIOUT\nIOS120% x IOS\ntIOS0A\nVEN\nVOUTtontoff50% 50%\n10%90%\nVEN\nVOUTtontoff50% 50%\n10%90%\ntr\n10%90%\nVOUTtf\nCLRLOUTx\nOUT1 IN\nGNDFLT1\nCL13.01 k:\nControl  SignalsVIN0.1 PF\nFault Signals\nPadVOUT1\nEN1 or EN1FLT2\nEN2 or EN2CL2VOUT2 OUT2\nRLoad2 RLoad1IOUT1IOUT2\n3.01 k:\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\n8Parameter Measurement Information\nFigure 22.Test Circuit forSystem Operation fortheTypical Characteristics\nFigure 23.Output Rise /FallTest Load\nFigure 24.Power-On andOffTiming\nFigure 25.Enable Timing, Active High Enable\nFigure 26.Enable Timing, Active Low Enable\nFigure 27.Output Short Circuit Parameters\n14 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nDecreasing\nLoad\nResistanceVIN\nVOUT\n0 A0 V\nIOUT\nIOSSlope = -rDS(on)\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\nFigure 28.Output Characteristic\nShowing Current Limit\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\n\x01\x02\x03\x04\x05\x06\x07\n\x08\t\n\x0b \n\x0c\x04\r\x0e\x06\x04 \n\x0f\x10\x11\x12 \x01\t\x04\x04\x06\x13\x14\x07\n\x11\r\n\r\x14\n\x15\x02\x06\x04\n\x03\x16\x07\n\x17\x06\x13\x18\x06 \x19\x1a\x1b\n\x18\x07\n\x0c\x06\x05\x16\r\x14\x1c\x02 \x1d\x1e \n\x1f\x1e\x0c \x12\x0f\x15\x19\n \x11\x15\x19\x01\t\x04\x04\x06\x13\x14\x07\n\x17\x06\x13\x18\x06 \n\x0c\r\x18\x03!\x16\x06"\x0f\x10\x11\x12 \n\x12\x15\x17\x0c \x01\x17 \n#\x1e\x19\x07\n$\x04 \n#\x1e\x19\n\x0c\x04\r\x0e\x06\x04 \x01\t\x04\x04\x06\x13\x14\x07\n\x11\r\n\r\x14\n\x15\x02\x06\x04\n\x03\x16\x07\n\x17\x06\x13\x18\x06 \x19\x1a\x1b\n\x18\x07\n\x0c\x06\x05\x16\r\x14\x1c\x02 \x12\x0f\x15%\n \x11\x15%\x01\t\x04\x04\x06\x13\x14\x07\n\x17\x06\x13\x18\x06 \n\x12\x15\x17\x0c \x01\x17 \n#\x1e%\x07\n$\x04 \n#\x1e%\x0f\x10\x11\x12 \n\x0f\x10\x11\x12 \x0c\r\x18\x03!\x16\x06"\x0f\x10\x11\x12 \nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\n9Detailed Description\n9.1 Overview\nThe TPS20xxC and TPS20xxC-2 aredual current-limited, power-distribution switches providing between 0.5A\nand 2Aofcontinuous load current in5-Vcircuits. These parts use N-channel MOSFETs forlowresistance,\nmaintaining output voltage load regulation. They aredesigned forapplications where short circuits orheavy\ncapacitive loads areencountered. Device features include UVLO, ON/OFF control (Enable), reverse blocking\nwhen disabled, output discharge when TPS20xxC disabled, overcurrent protection, overtemperature protection,\nanddeglitched fault reporting. They arepinforpinwith existing TISwitch Portfolio .\n9.2 Functional Block Diagram\nFigure 29.TPS20xxC Functional Block Diagram\n16 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nCharge \nPump\nDriver\nUVLOCurrent \nLimit\nThermal \nSense10-ms \nDeglitchIN\nGNDOUT1\nFLT1Current \nSense\nOTSDCS\nEN1 \nor\nEN1\nDriverCurrent \nLimit\nThermal \nSense10-ms \nDeglitchOUT2\nFLT2Current \nSense\nOTSDCS\nEN2 \nor\nEN2UVLO\nUVLO\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\nFunctional Block Diagram (continued)\nFigure 30.TPS20xxC-2 Functional Block Diagram\n9.3 Feature Description\n9.3.1 Undervoltage Lockout (UVLO)\nThe undervoltage lockout (UVLO) circuit disables thepower switch when theinput voltage isbelow theUVLO\nthreshold. Built-in hysteresis prevents unwanted ON/OFF cycling due toinput voltage drop from large current\nsurges. FLTx ishigh impedance when theTPS20xxC andTPS20xxC-2 dual areinUVLO.\n9.3.2 Enable (ENx orENx)\nThe logic input ofENx orENx disables alloftheinternal circuitry while maintaining thepower switch OFF. The\nsupply current ofthedevice canbereduced toless than 1µAwhen both switches aredisabled. Alogic lowinput\nonENx oralogic high input onENx enables thedriver, control circuits, and power switch ofcorresponding\nchannel.\nThe ENx orENx input voltage iscompatible with both TTL and CMOS logic levels. The FLTx isimmediately\ncleared andtheoutput discharge circuit isenabled when thedevice isdisabled.\n9.3.3 Deglitched Fault Reporting\nFLTx isanopen-drain output that asserts (active low) during anovercurrent orovertemperature condition on\neach corresponding channel. The FLTx output remains asserted until thefault condition isremoved orthe\nchannel isdisabled. The TPS20xxC and TPS20xxC-2 dual eliminates false FLTx reporting byusing internal\ndelay circuitry after entering orleaving anovercurrent condition. The deglitch time istypically 10ms. This\nensures that FLTx isnotaccidentally asserted under overcurrent conditions with ashort time, such asstarting\nintoaheavy capacitive load. Overtemperature conditions arenotdeglitched. The FLTx pinishigh impedance\nwhen thedevice isdisabled and inundervoltage lockout (UVLO). The fault circuits areindependent sothat\nanother channel continues tooperate when onechannel isinafault condition.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\nFeature Description (continued)\n9.3.4 Overcurrent Protection\nTheTPS20xxC andTPS20xxC-2 dual responds tooverloads bylimiting each channel output current tothestatic\nIOSlevels shown inElectrical Characteristics: TJ=TA=25°C.When anoverload condition ispresent, thedevice\nmaintains aconstant current (IOS)and reduces theoutput voltage accordingly, with theoutput voltage falling to\n(IOS×RSHORT ).Three possible overload conditions canoccur. Inthefirstcondition, theoutput hasbeen shorted\nbefore thedevice isenabled orbefore voltage isapplied toIN.The device senses over-current andimmediately\nswitches intoaconstant-current output. Inthesecond condition, ashort oranoverload occurs while thedevice is\nenabled. Attheinstant ashort-circuit occurs, high currents may flow forseveral microseconds (tIOS)before the\ncurrent-limit circuit reacts. The device operates inconstant-current mode after thecurrent-limit circuit has\nresponded. Inthethird condition, theload isincreased gradually beyond therecommended operating current.\nThe current ispermitted toriseuntil thecurrent-limit threshold isreached. The devices arecapable ofdelivering\ncurrent uptothecurrent-limit threshold without damage. Once thethreshold isreached, thedevice switches into\nconstant-current mode. For alloftheabove three conditions, thedevice may begin thermal cycling ifthe\novercurrent condition persists.\n9.3.5 Overtemperature Protection\nThe TPS20xxC andTPS20xxC-2 dual includes perchannel overtemperature protection circuitry, which activates\nat135°C(minimum) junction temperature while incurrent limit. There isanoverall thermal shutdown of155°C\n(minimum) junction temperature when theTPS20xxC and TPS20xxC-2 dual arenotincurrent limit. The device\nremains offuntil thejunction temperature cools 20°Candthen restarts. Thermal shutdown may occur during an\noverload duetotherelatively large power dissipation [(VIN–VOUT)×IOS]driving thejunction temperature up.The\npower switch cycles onand offuntil thefault isremoved. This topology allows one channel tocontinue normal\noperation even iftheother channel isinanovertemperature condition.\n9.3.6 Softstart, Reverse Blocking andDischarge Output\nThe power MOSFET driver incorporates circuitry thatcontrols theriseandfalltimes oftheoutput voltage tolimit\nlarge current andvoltage surges ontheinput supply, andprovides built-in soft-start functionality.\nThe TPS20xxC and TPS20xxC-2 dual power switch willblock current from OUT toINwhen turned offbythe\nUVLO ordisabled.\nThe TPS20xxC dual includes anoutput discharge function oneach channel. A470Ω(typical) discharge resistor\nwilldissipate stored charge andleakage current onOUTx when thedevice isinUVLO ordisabled. However as\nthiscircuit isbiased from IN,theoutput discharge willnotbeactive when INvoltage isclose to0V.\nThe TPS20xxC-2 does nothave thisfunction. The output isbecontrolled byanexternal loadings when the\ndevice isinULVO ordisabled.\n9.4 Device Functional Modes\nThere arenoother functional modes.\n18 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nOUT1 IN\nGNDFLT1\nCL13.01 k:\nControl  SignalsVIN0.1 PF\nFault Signals\nPadVOUT1\nEN1 or EN1FLT2\nEN2 or EN2CL2VOUT2 OUT2\nRLoad2 RLoad1IOUT1IOUT2\n3.01 k:\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\n10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe universal serial bus(USB) interface isa12-Mb/s, or1.5-Mb/s, multiplexed serial busdesigned forlow-to-\nmedium bandwidth PCperipherals (forexample, keyboards, printers, scanners, and mice). The four-wire USB\ninterface isconceived fordynamic attach-detach (hot plug-unplug) ofperipherals. Two lines areprovided for\ndifferential data, andtwolines areprovided for5-Vpower distribution.\nUSB data isa3.3-V level signal, butpower isdistributed at5Vtoallow forvoltage drops incases where power\nisdistributed through more than onehubacross long cables. Each function must provide itsown regulated 3.3V\nfrom the5-Vinput oritsown internal power supply.\nThe USB specification defines thefollowing fiveclasses ofdevices, each differentiated bypower-consumption\nrequirements:\n•Hosts orself-powered hubs (SPH)\n•Bus-powered hubs (BPH)\n•Low-power, bus-powered functions\n•High-power, bus-powered functions\n•Self-powered functions\nSelf-powered and bus-powered hubs distribute data and power todownstream functions. The TPS20xxC and\nTPS20xxC-2 canprovide power distribution solutions tomany ofthese device classes.\n10.2 Typical Application\nFigure 31.Typical Application Circuit\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\n−202468\n−3m −2m −1m 0 1m 2m 3m 4m 5mENx\nOUTx\nTime (s)ENx (V)VIN = 5 V, C Lx = 1 µF, RLoadx = 5 Ω, TPS2062C\n−2m 0 2m 4m 6m 8m 10m 12m 14m 16m 18m−8−6−4−202468\n−0.50.00.51.01.52.02.53.03.5\nOUTx\nENxFLTx\nTime (s)ENx, OUTx, FLTx (V)\nIOUTxVIN= 5 V, C = 150 F, R = 10 , TPS2062CLx Loadxμ Ω\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\nTypical Application (continued)\n10.2.1 Design Requirements\nTable 3shows thedesign requirements forthetypical application.\nTable 3.Design Parameters\nPARAMETER VALUE\nInput voltage 5V\nOutput voltage 1 5V\nOutput voltage 2 5V\nCurrent limit 1A\n10.2.2 Detailed Design Procedure\n10.2.2.1 Input and Output Capacitance\nInput and output capacitance improves theperformance ofthedevice. Forallapplications, TIrecommends\nplacing a0.1-µForgreater ceramic bypass capacitor between INandGND asclose aspossible tothedevice for\nlocal noise de-coupling. The actual capacitance should beoptimized forthe particular application. This\nprecaution reduces ringing ontheinput due topower-supply transients. Additional input capacitance may be\nneeded ontheinput toreduce theovershoot voltage from exceeding theabsolute maximum voltage ofthe\ndevice during heavy transients.\nA120-µFminimum output capacitance isrequired when implementing USB standard applications. Typically this\nuses a150-µFelectrolytic capacitor. Iftheapplication does notrequire 120µFofoutput capacitance, aminimum\nof10-µFceramic capacitor ontheoutput isrecommended toreduce thetransient negative voltage onOUTx pin\ncaused byload inductance during ashort circuit. The transient negative voltage should beless than 1.5Vfor\n10µs.\n10.2.3 Application Curves\nFigure 33.TPS2062C Enable/Disable into10-ΩLoad Figure 32.TPS2062C Turnon Delay and\nRise Time With 1-μFLoad\n20 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\n1\n2\n38\n7\n6\nPower GroundIN\nEN1\nEN2FAULT1\nOUT1\nOUT2\n4 5 FAULT2GND\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\n11Power Supply Recommendations\n11.1 Self-Powered andBus-Powered Hubs\nASelf-Powered Hub (SPH) hasalocal power supply that powers embedded functions and downstream ports.\nThis power supply must provide between 4.75 Vto5.25 Vtodownstream facing devices under full-load andno-\nload conditions. SPHs arerequired tohave current-limit protection andmust report overcurrent conditions tothe\nUSB controller.\nTypical SPHs aredesktop PCs, monitors, printers, andstand-alone hubs.\nABus-Powered Hub (BPH) obtains allpower from anupstream portandoften contains anembedded function. It\nmust power upwith less than 100 mA. The BPH usually has one embedded function, and power isalways\navailable tothecontroller ofthehub. Iftheembedded function andhubrequire more than 100mAonpower up,\nthe power tothe embedded function may need tobekept offuntil enumeration iscompleted. This is\naccomplished byremoving power orbyshutting offtheclock totheembedded function. Power switching the\nembedded function isnotnecessary iftheaggregate power draw forthefunction andcontroller isless than 100\nmA. Thetotal current drawn bythebus-powered device isthesum ofthecurrent tothecontroller, theembedded\nfunction, anditislimited to500mAfrom anupstream port.\n11.2 Low-Power Bus-Powered andHigh-Power Bus-Powered Functions\nBoth low-power and high-power bus-powered functions obtain allpower from upstream ports. Low-power\nfunctions always draw less than 100mA; high-powered functions must draw less than 100mAatpower upand\ncandraw upto500 mAafter enumeration. Iftheload ofthefunction ismore than theparallel combination of\n44Ωand10µFatpower up,thedevice must implement inrush current limiting.\n12Layout\n12.1 Layout Guidelines\n•Place the100-nF bypass capacitor near theINand GND pins, and make theconnections using alow-\ninductance trace.\n•When large transient currents areexpected ontheoutput, TIrecommends placing ahigh-value electrolytic\ncapacitor anda100-nF bypass capacitor ontheoutput pin.\n•ThePowerPAD should bedirectly connected toPCB ground plane using wide andshort copper trace.\n12.2 Layout Example\nFigure 34.Layout Recommendation\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nSLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015 www.ti.com\n12.3 Power Dissipation andJunction Temperature\nItisgood design practice toestimate power dissipation and maximum expected junction temperature ofthe\nTPS20xxC andTPS20xxC-2 dual. Thesystem designer cancontrol choices ofpackage, proximity toother power\ndissipating devices, and printed circuit board (PCB) design based onthese calculations. These have adirect\ninfluence onmaximum junction temperature. Other factors such asairflow and maximum ambient temperature\nareoften determined bysystem considerations.\nAddition ofextra PCB copper area around these devices isrecommended toreduce thethermal impedance and\nmaintain thejunction temperature aslowaspractical.\nThe following procedure requires iteration because power loss isdue tothetwointernal MOSFETs 2×I2×\nrDS(on) ,andrDS(on) isafunction ofthejunction temperature. Asaninitial estimate, usetherDS(on) at125°Cfrom the\ntypical characteristics, and thepreferred package thermal resistance forthepreferred board construction from\nthethermal parameters section.\nTJ=TA+[2×IOUT2×rDS(on) ×θJA]\nwhere\n•IOUT=rated OUT pincurrent (A)\n•rDS(on) =Power switch on-resistance atanassumed TJ(Ω)\n•TA=Maximum ambient temperature (°C)\n•TJ=Maximum junction temperature (°C)\n•θJA=Thermal resistance (°C/W) (1)\nIfthecalculated TJissubstantially different from theoriginal assumption, look upanew value ofrDS(on) and\nrecalculate.\nIftheresulting TJisnotless than 125°C,tryaPCB construction and/or package with lowerθJA.\n22 Submit Documentation Feedback Copyright ©2011 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nTPS2052C ,TPS2062C ,TPS2062C-2 ,TPS2066C ,TPS2066C-2\nTPS2060C ,TPS2064C ,TPS2064C-2 ,TPS2002C ,TPS2003C\nwww.ti.com SLVSAX6H –OCTOBER 2011 –REVISED DECEMBER 2015\n13Device andDocumentation Support\n13.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nTPS2052C Click here Click here Click here Click here Click here\nTPS2062C Click here Click here Click here Click here Click here\nTPS2062C-2 Click here Click here Click here Click here Click here\nTPS2066C Click here Click here Click here Click here Click here\nTPS2066C-2 Click here Click here Click here Click here Click here\nTPS2060C Click here Click here Click here Click here Click here\nTPS2064C Click here Click here Click here Click here Click here\nTPS2064C-2 Click here Click here Click here Click here Click here\nTPS2002C Click here Click here Click here Click here Click here\nTPS2003C Click here Click here Click here Click here Click here\n13.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.3 Trademarks\nPowerPad, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2011 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS2052C TPS2062C TPS2062C-2 TPS2066C TPS2066C-2 TPS2060C TPS2064C\nTPS2064C-2 TPS2002C TPS2003C\nPACKAGE OPTION ADDENDUM\nwww.ti.com 26-Feb-2022\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS2002CDRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 VFEQ\nTPS2002CDRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 VFEQ\nTPS2003CDRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 VRFQ\nTPS2003CDRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 VRFQ\nTPS2052CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PYNI\nTPS2052CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PYNI\nTPS2060CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 VRAQ\nTPS2060CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 VRAQ\nTPS2062CD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2062C\nTPS2062CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 VRBQ\nTPS2062CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 VRBQ\nTPS2062CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2062C\nTPS2062CDRBR-2 ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PYVI\nTPS2062CDRBT-2 ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PYVI\nTPS2064CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 VRCQ\nTPS2064CDGN-2 ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PYTI\nTPS2064CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 VRCQ\nTPS2064CDGNR-2 ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PYTI\nTPS2066CD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2066C\nTPS2066CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 85 VRDQ\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 26-Feb-2022\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS2066CDGN-2 ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PYUI\nTPS2066CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-1-260C-UNLIM -40 to 125 VRDQ\nTPS2066CDGNR-2 ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PYUI\nTPS2066CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 2066C\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 26-Feb-2022\nAddendum-Page 3In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS2002CDRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS2002CDRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS2003CDRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS2003CDRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS2052CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2060CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2062CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2062CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTPS2062CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTPS2062CDRBR-2 SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS2062CDRBT-2 SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS2064CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2064CDGNR-2 HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2066CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2066CDGNR-2 HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2066CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS2002CDRCR VSON DRC 103000 367.0 367.0 35.0\nTPS2002CDRCT VSON DRC 10250 210.0 185.0 35.0\nTPS2003CDRCR VSON DRC 103000 367.0 367.0 35.0\nTPS2003CDRCT VSON DRC 10250 210.0 185.0 35.0\nTPS2052CDGNR HVSSOP DGN 82500 366.0 364.0 50.0\nTPS2060CDGNR HVSSOP DGN 82500 364.0 364.0 27.0\nTPS2062CDGNR HVSSOP DGN 82500 364.0 364.0 27.0\nTPS2062CDR SOIC D 82500 340.5 336.1 25.0\nTPS2062CDR SOIC D 82500 356.0 356.0 35.0\nTPS2062CDRBR-2 SON DRB 83000 367.0 367.0 35.0\nTPS2062CDRBT-2 SON DRB 8250 210.0 185.0 35.0\nTPS2064CDGNR HVSSOP DGN 82500 364.0 364.0 27.0\nTPS2064CDGNR-2 HVSSOP DGN 82500 366.0 364.0 50.0\nTPS2066CDGNR HVSSOP DGN 82500 364.0 364.0 27.0\nTPS2066CDGNR-2 HVSSOP DGN 82500 366.0 364.0 50.0\nTPS2066CDR SOIC D 82500 340.5 336.1 25.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS2052CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2060CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2062CD D SOIC 8 75 507 8 3940 4.32\nTPS2062CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2064CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2064CDGN-2 DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2066CD D SOIC 8 75 507 8 3940 4.32\nTPS2066CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2066CDGN-2 DGN HVSSOP 8 80 330 6.55 500 2.88\nPack Materials-Page 3\n\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.PowerPAD   VSSOP - 1.1 mm max height DGN 8\nSMALL OUTLINE PACKAGE 3 x 3, 0.65 mm pitch\n4225482/A\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.8461.6462.151.95B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/A   11/20191\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.846)\n(2.15)PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/A   11/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.846)\nBASED ON\n0.125 THICK\nSTENCIL\n(2.15)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/A   11/20191.56 X 1.82 0.1751.69 X 1.96 0.151.846 X 2.15 (SHOWN) 0.1252.06 X 2.40 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VSON - 1 mm max height DRC 10\nPLASTIC SMALL OUTLINE - NO LEAD 3 x 3, 0.5 mm pitch\n4226193/A\nwww.ti.comPACKAGE OUTLINE\nC\n10X 0.30\n0.182.4 0.12X\n21.65 0.1\n8X 0.51.00.8\n10X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYP\n4X (0.25)2X (0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n15 6\n10\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSYMMSYMM 11\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND10X (0.24)\n(2.4)\n(2.8)8X (0.5)(1.65)\n(0.2) VIA\nTYP\n(0.575)(0.95)10X (0.6)\n(R0.05) TYP(3.4)\n(0.25)(0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018SYMM1\n5610\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X11\nSYMM\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED METAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP10X (0.24)10X (0.6)2X (1.5)\n2X\n(1.06)\n(2.8)(0.63)\n8X (0.5)(0.5)\n4X (0.34)\n4X (0.25)(1.53)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 11:\n 80% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n5610EXPOSED METALTYP 11\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS2002CDRCT

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 4.5V to 5.5V
  - Maximum Voltage on IN, OUTx, ENx, FLTx: -0.3V to 6V
  - Voltage Range from IN to OUT: -6V to 6V

- **Current Ratings:**
  - Continuous Output Current (IOUT): 2A

- **Power Consumption:**
  - Supply Current (ISD) when disabled: 0.01 µA (typical)
  - Supply Current (IS1E) when one switch enabled: 60 µA (typical)
  - Supply Current (IS2E) when both switches enabled: 100 µA (typical)

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C

- **Package Type:**
  - VSON (10 pins), dimensions: 3.00 mm x 3.00 mm

- **Special Features:**
  - Dual-channel, current-limited power-distribution switch
  - Accurate ±20% current limit tolerance
  - Fast overcurrent response time (2 µs typical)
  - Built-in soft-start functionality
  - Reverse current blocking
  - Deglitched fault reporting (FLTx)
  - Output discharge feature when disabled
  - Pin-for-pin compatible with existing TI switch portfolio

- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The TPS2002CDRCT is a dual-channel, current-limited power-distribution switch designed for applications where heavy capacitive loads and short circuits may be encountered, such as USB ports and hubs. It utilizes N-channel MOSFETs to maintain low on-resistance and ensure efficient power distribution. The device features built-in protections against overcurrent and overtemperature conditions, making it suitable for robust power management applications.

#### Typical Applications:
- **USB Ports or Hubs:** The TPS2002CDRCT is ideal for providing power distribution in USB applications, ensuring safe operation under varying load conditions.
- **Laptops and Desktops:** It can be used in personal computers to manage power distribution to various peripherals.
- **High-Definition Digital TVs and Set-Top Boxes:** The component is suitable for consumer electronics that require reliable power management.
- **Power Management Solutions:** The device can be integrated into systems requiring controlled power distribution and fault protection.

This summary encapsulates the essential specifications and applications of the TPS2002CDRCT, providing a clear understanding of its capabilities and use cases in electronic designs.