[2021-09-09 10:05:21,351]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-09 10:05:21,352]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:05:21,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; ".

Peak memory: 14274560 bytes

[2021-09-09 10:05:21,574]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:05:21,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34029568 bytes

[2021-09-09 10:05:21,685]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-09 10:05:21,685]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:05:21,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :28
		klut.num_gates():21
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 6361088 bytes

[2021-09-09 10:05:21,713]mapper_test.py:220:[INFO]: area: 21 level: 2
[2021-09-09 12:06:24,939]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-09 12:06:24,939]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:06:25,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; ".

Peak memory: 14163968 bytes

[2021-09-09 12:06:25,177]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:06:25,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33894400 bytes

[2021-09-09 12:06:25,289]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-09 12:06:25,289]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:06:27,181]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :28
		klut.num_gates():21
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 13197312 bytes

[2021-09-09 12:06:27,182]mapper_test.py:220:[INFO]: area: 21 level: 2
[2021-09-09 13:36:13,932]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-09 13:36:13,932]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:36:14,157]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; ".

Peak memory: 14278656 bytes

[2021-09-09 13:36:14,158]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:36:14,268]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34234368 bytes

[2021-09-09 13:36:14,269]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-09 13:36:14,269]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:36:16,045]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :21
score:100
	Report mapping result:
		klut_size()     :28
		klut.num_gates():21
		max delay       :2
		max area        :21
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 13131776 bytes

[2021-09-09 13:36:16,046]mapper_test.py:220:[INFO]: area: 21 level: 2
[2021-09-09 15:09:25,389]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-09 15:09:25,390]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:25,390]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:09:25,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34127872 bytes

[2021-09-09 15:09:25,474]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-09 15:09:25,474]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:09:27,401]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 13053952 bytes

[2021-09-09 15:09:27,401]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-09 15:38:29,490]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-09 15:38:29,490]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:38:29,491]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:38:29,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34050048 bytes

[2021-09-09 15:38:29,602]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-09 15:38:29,602]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:38:31,542]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 13176832 bytes

[2021-09-09 15:38:31,542]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-09 16:16:33,049]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-09 16:16:33,049]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:16:33,050]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:16:33,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34598912 bytes

[2021-09-09 16:16:33,135]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-09 16:16:33,136]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:16:35,063]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 13037568 bytes

[2021-09-09 16:16:35,063]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-09 16:51:17,407]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-09 16:51:17,407]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:51:17,407]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:51:17,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34062336 bytes

[2021-09-09 16:51:17,519]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-09 16:51:17,520]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:51:19,420]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 13111296 bytes

[2021-09-09 16:51:19,420]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-09 17:27:37,436]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-09 17:27:37,436]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:27:37,436]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:27:37,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34390016 bytes

[2021-09-09 17:27:37,520]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-09 17:27:37,520]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:27:39,445]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 12976128 bytes

[2021-09-09 17:27:39,445]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-13 23:32:13,876]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-13 23:32:13,877]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:32:13,877]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:32:13,989]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33767424 bytes

[2021-09-13 23:32:13,990]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-13 23:32:13,990]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:32:15,680]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 12296192 bytes

[2021-09-13 23:32:15,681]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-13 23:42:45,332]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-13 23:42:45,332]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:45,332]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:45,410]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33890304 bytes

[2021-09-13 23:42:45,411]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-13 23:42:45,411]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:45,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 6217728 bytes

[2021-09-13 23:42:45,431]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-14 09:02:09,516]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-14 09:02:09,516]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:02:09,516]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:02:09,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33804288 bytes

[2021-09-14 09:02:09,626]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-14 09:02:09,627]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:02:11,310]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 13008896 bytes

[2021-09-14 09:02:11,310]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-14 09:21:43,486]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-14 09:21:43,486]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:43,486]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:43,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33878016 bytes

[2021-09-14 09:21:43,563]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-14 09:21:43,564]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:43,590]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 6426624 bytes

[2021-09-14 09:21:43,590]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-15 15:35:18,467]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-15 15:35:18,467]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:18,467]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:18,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34054144 bytes

[2021-09-15 15:35:18,540]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-15 15:35:18,541]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:35:20,136]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 13025280 bytes

[2021-09-15 15:35:20,137]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-15 15:55:02,563]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-15 15:55:02,563]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:02,563]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:02,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33808384 bytes

[2021-09-15 15:55:02,632]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-15 15:55:02,632]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:02,663]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 6135808 bytes

[2021-09-15 15:55:02,664]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-18 14:05:47,659]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-18 14:05:47,661]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:05:47,662]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:05:47,773]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33792000 bytes

[2021-09-18 14:05:47,774]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-18 14:05:47,774]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:05:49,392]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11436032 bytes

[2021-09-18 14:05:49,392]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-18 16:30:20,937]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-18 16:30:20,937]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:20,937]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:21,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33951744 bytes

[2021-09-18 16:30:21,011]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-18 16:30:21,011]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:30:22,602]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-09-18 16:30:22,603]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-22 08:59:59,678]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-22 08:59:59,679]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:59,679]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:59,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34025472 bytes

[2021-09-22 08:59:59,751]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-22 08:59:59,752]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:00,542]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11153408 bytes

[2021-09-22 09:00:00,543]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-22 11:29:00,481]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-22 11:29:00,481]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:00,482]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:00,554]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33886208 bytes

[2021-09-22 11:29:00,555]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-22 11:29:00,555]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:02,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11382784 bytes

[2021-09-22 11:29:02,137]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-23 16:48:08,337]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-23 16:48:08,338]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:48:08,338]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:48:08,408]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33783808 bytes

[2021-09-23 16:48:08,409]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-23 16:48:08,409]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:48:10,023]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
balancing!
	current map manager:
		current min nodes:36
		current min depth:3
rewriting!
	current map manager:
		current min nodes:36
		current min depth:3
balancing!
	current map manager:
		current min nodes:36
		current min depth:3
rewriting!
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11661312 bytes

[2021-09-23 16:48:10,023]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-23 17:11:05,147]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-23 17:11:05,147]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:11:05,147]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:11:05,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33976320 bytes

[2021-09-23 17:11:05,262]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-23 17:11:05,262]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:11:06,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
balancing!
	current map manager:
		current min nodes:36
		current min depth:3
rewriting!
	current map manager:
		current min nodes:36
		current min depth:3
balancing!
	current map manager:
		current min nodes:36
		current min depth:3
rewriting!
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-09-23 17:11:06,887]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-23 18:12:42,378]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-23 18:12:42,378]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:12:42,378]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:12:42,491]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33689600 bytes

[2021-09-23 18:12:42,492]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-23 18:12:42,492]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:12:44,089]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
balancing!
	current map manager:
		current min nodes:36
		current min depth:3
rewriting!
	current map manager:
		current min nodes:36
		current min depth:3
balancing!
	current map manager:
		current min nodes:36
		current min depth:3
rewriting!
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11726848 bytes

[2021-09-23 18:12:44,089]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-27 16:39:49,656]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-27 16:39:49,657]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:39:49,657]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:39:49,768]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33705984 bytes

[2021-09-27 16:39:49,769]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-27 16:39:49,769]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:39:51,366]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
balancing!
	current map manager:
		current min nodes:36
		current min depth:3
rewriting!
	current map manager:
		current min nodes:36
		current min depth:3
balancing!
	current map manager:
		current min nodes:36
		current min depth:3
rewriting!
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 12238848 bytes

[2021-09-27 16:39:51,367]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-27 17:46:32,987]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-27 17:46:32,988]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:32,988]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:33,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34095104 bytes

[2021-09-27 17:46:33,099]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-27 17:46:33,099]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:46:34,664]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
balancing!
	current map manager:
		current min nodes:36
		current min depth:3
rewriting!
	current map manager:
		current min nodes:36
		current min depth:3
balancing!
	current map manager:
		current min nodes:36
		current min depth:3
rewriting!
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 12152832 bytes

[2021-09-27 17:46:34,665]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-28 02:12:46,704]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-28 02:12:46,704]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:12:46,704]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:12:46,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33845248 bytes

[2021-09-28 02:12:46,816]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-28 02:12:46,816]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:12:48,452]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 12144640 bytes

[2021-09-28 02:12:48,453]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-28 16:52:08,061]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-28 16:52:08,062]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:08,062]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:08,135]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33939456 bytes

[2021-09-28 16:52:08,136]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-28 16:52:08,136]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:09,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11337728 bytes

[2021-09-28 16:52:09,761]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-09-28 17:31:10,202]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-09-28 17:31:10,202]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:10,202]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:10,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33935360 bytes

[2021-09-28 17:31:10,274]mapper_test.py:156:[INFO]: area: 18 level: 2
[2021-09-28 17:31:10,275]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:11,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11456512 bytes

[2021-09-28 17:31:11,815]mapper_test.py:220:[INFO]: area: 26 level: 2
[2021-10-09 10:43:11,136]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-09 10:43:11,137]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:11,137]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:11,208]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33906688 bytes

[2021-10-09 10:43:11,209]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-09 10:43:11,209]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:11,244]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 6615040 bytes

[2021-10-09 10:43:11,245]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-09 11:25:43,613]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-09 11:25:43,613]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:43,613]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:43,725]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33558528 bytes

[2021-10-09 11:25:43,726]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-09 11:25:43,726]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:43,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 6574080 bytes

[2021-10-09 11:25:43,762]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-09 16:33:51,584]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-09 16:33:51,585]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:51,585]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:51,689]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33976320 bytes

[2021-10-09 16:33:51,690]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-09 16:33:51,690]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:52,544]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11083776 bytes

[2021-10-09 16:33:52,545]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-09 16:50:54,759]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-09 16:50:54,760]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:54,760]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:54,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34082816 bytes

[2021-10-09 16:50:54,872]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-09 16:50:54,873]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:55,725]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 10846208 bytes

[2021-10-09 16:50:55,726]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-12 11:02:35,583]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-12 11:02:35,583]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:02:35,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:02:35,697]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33763328 bytes

[2021-10-12 11:02:35,698]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-12 11:02:35,698]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:02:37,412]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 10977280 bytes

[2021-10-12 11:02:37,412]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-12 11:20:01,226]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-12 11:20:01,227]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:01,227]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:01,301]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33832960 bytes

[2021-10-12 11:20:01,302]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-12 11:20:01,302]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:01,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 6381568 bytes

[2021-10-12 11:20:01,326]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-12 13:38:04,544]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-12 13:38:04,544]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:38:04,544]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:38:04,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33800192 bytes

[2021-10-12 13:38:04,657]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-12 13:38:04,658]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:38:06,402]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 10993664 bytes

[2021-10-12 13:38:06,403]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-12 15:08:42,983]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-12 15:08:42,983]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:08:42,984]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:08:43,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33976320 bytes

[2021-10-12 15:08:43,059]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-12 15:08:43,060]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:08:44,692]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11063296 bytes

[2021-10-12 15:08:44,693]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-12 18:53:42,573]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-12 18:53:42,573]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:53:42,573]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:53:42,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33685504 bytes

[2021-10-12 18:53:42,647]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-12 18:53:42,648]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:53:44,282]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11132928 bytes

[2021-10-12 18:53:44,283]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-18 11:47:14,075]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-18 11:47:14,075]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:47:14,076]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:47:14,149]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33820672 bytes

[2021-10-18 11:47:14,150]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-18 11:47:14,150]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:47:15,780]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11100160 bytes

[2021-10-18 11:47:15,781]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-18 12:04:33,311]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-18 12:04:33,312]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:33,312]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:33,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34062336 bytes

[2021-10-18 12:04:33,394]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-18 12:04:33,394]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:33,420]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 5926912 bytes

[2021-10-18 12:04:33,421]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-19 14:12:29,132]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-19 14:12:29,133]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:29,133]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:29,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33824768 bytes

[2021-10-19 14:12:29,208]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-19 14:12:29,209]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:29,225]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 5988352 bytes

[2021-10-19 14:12:29,226]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-22 13:35:07,627]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-22 13:35:07,627]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:07,627]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:07,702]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34009088 bytes

[2021-10-22 13:35:07,703]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-22 13:35:07,703]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:07,776]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 8884224 bytes

[2021-10-22 13:35:07,776]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-22 13:56:00,463]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-22 13:56:00,463]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:00,463]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:00,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33849344 bytes

[2021-10-22 13:56:00,537]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-22 13:56:00,537]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:00,583]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 8880128 bytes

[2021-10-22 13:56:00,584]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-22 14:02:50,304]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-22 14:02:50,304]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:50,304]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:50,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33906688 bytes

[2021-10-22 14:02:50,380]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-22 14:02:50,380]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:50,398]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 6082560 bytes

[2021-10-22 14:02:50,398]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-22 14:06:11,452]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-22 14:06:11,453]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:11,453]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:11,531]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33767424 bytes

[2021-10-22 14:06:11,532]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-22 14:06:11,532]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:11,551]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 6082560 bytes

[2021-10-22 14:06:11,552]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-23 13:36:38,531]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-23 13:36:38,531]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:36:38,531]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:36:38,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33697792 bytes

[2021-10-23 13:36:38,644]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-23 13:36:38,644]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:36:40,305]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11231232 bytes

[2021-10-23 13:36:40,306]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-24 17:48:20,144]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-24 17:48:20,144]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:20,144]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:20,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33800192 bytes

[2021-10-24 17:48:20,220]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-24 17:48:20,220]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:48:21,843]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11223040 bytes

[2021-10-24 17:48:21,844]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-24 18:08:45,157]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-24 18:08:45,157]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:08:45,157]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:08:45,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33710080 bytes

[2021-10-24 18:08:45,232]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-24 18:08:45,233]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:08:46,895]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
	current map manager:
		current min nodes:36
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:2
area :26
score:100
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 11014144 bytes

[2021-10-24 18:08:46,896]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-26 10:26:04,432]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-26 10:26:04,432]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:04,433]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:04,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33763328 bytes

[2021-10-26 10:26:04,544]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-26 10:26:04,545]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:04,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	current map manager:
		current min nodes:36
		current min depth:3
	Report mapping result:
		klut_size()     :27
		klut.num_gates():20
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 5873664 bytes

[2021-10-26 10:26:04,568]mapper_test.py:224:[INFO]: area: 20 level: 2
[2021-10-26 11:06:42,380]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-26 11:06:42,380]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:06:42,380]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:06:42,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33808384 bytes

[2021-10-26 11:06:42,490]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-26 11:06:42,491]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:06:44,121]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():20
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 10883072 bytes

[2021-10-26 11:06:44,122]mapper_test.py:224:[INFO]: area: 20 level: 2
[2021-10-26 11:27:18,347]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-26 11:27:18,347]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:18,347]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:18,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33771520 bytes

[2021-10-26 11:27:18,462]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-26 11:27:18,462]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:27:20,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():20
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 10862592 bytes

[2021-10-26 11:27:20,223]mapper_test.py:224:[INFO]: area: 20 level: 2
[2021-10-26 12:25:23,676]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-26 12:25:23,677]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:23,677]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:23,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33849344 bytes

[2021-10-26 12:25:23,751]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-26 12:25:23,751]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:25:25,430]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 10788864 bytes

[2021-10-26 12:25:25,430]mapper_test.py:224:[INFO]: area: 26 level: 2
[2021-10-26 14:13:31,374]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-26 14:13:31,374]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:31,374]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:31,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33988608 bytes

[2021-10-26 14:13:31,449]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-26 14:13:31,449]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:31,465]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():20
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 5939200 bytes

[2021-10-26 14:13:31,466]mapper_test.py:224:[INFO]: area: 20 level: 2
[2021-10-29 16:10:36,532]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-10-29 16:10:36,533]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:36,533]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:36,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33787904 bytes

[2021-10-29 16:10:36,607]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-10-29 16:10:36,608]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:36,636]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :29
		klut.num_gates():22
		max delay       :2
		max area        :22
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
Peak memory: 5992448 bytes

[2021-10-29 16:10:36,636]mapper_test.py:224:[INFO]: area: 22 level: 2
[2021-11-03 09:52:34,130]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-03 09:52:34,130]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:34,130]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:34,203]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33775616 bytes

[2021-11-03 09:52:34,204]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-03 09:52:34,205]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:34,224]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :29
		klut.num_gates():22
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig_output.v
	Peak memory: 5672960 bytes

[2021-11-03 09:52:34,225]mapper_test.py:226:[INFO]: area: 22 level: 2
[2021-11-03 10:04:45,470]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-03 10:04:45,470]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:45,471]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:45,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33886208 bytes

[2021-11-03 10:04:45,544]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-03 10:04:45,545]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:45,563]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :29
		klut.num_gates():22
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig_output.v
	Peak memory: 5701632 bytes

[2021-11-03 10:04:45,564]mapper_test.py:226:[INFO]: area: 22 level: 2
[2021-11-03 13:44:45,581]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-03 13:44:45,583]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:45,583]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:45,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33779712 bytes

[2021-11-03 13:44:45,658]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-03 13:44:45,659]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:45,679]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :29
		klut.num_gates():22
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig_output.v
	Peak memory: 5730304 bytes

[2021-11-03 13:44:45,679]mapper_test.py:226:[INFO]: area: 22 level: 2
[2021-11-03 13:51:00,608]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-03 13:51:00,608]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:00,608]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:00,681]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34070528 bytes

[2021-11-03 13:51:00,682]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-03 13:51:00,682]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:00,699]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :29
		klut.num_gates():22
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig_output.v
	Peak memory: 5681152 bytes

[2021-11-03 13:51:00,700]mapper_test.py:226:[INFO]: area: 22 level: 2
[2021-11-04 15:57:58,330]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-04 15:57:58,330]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:58,330]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:58,406]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34025472 bytes

[2021-11-04 15:57:58,407]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-04 15:57:58,407]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:58,437]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
	Report mapping result:
		klut_size()     :27
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig_output.v
	Peak memory: 5758976 bytes

[2021-11-04 15:57:58,437]mapper_test.py:226:[INFO]: area: 20 level: 2
[2021-11-16 12:28:42,597]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-16 12:28:42,598]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:42,598]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:42,676]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33894400 bytes

[2021-11-16 12:28:42,677]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-16 12:28:42,678]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:42,699]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 0.000516 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5980160 bytes

[2021-11-16 12:28:42,700]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-16 14:17:40,425]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-16 14:17:40,425]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:40,425]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:40,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33783808 bytes

[2021-11-16 14:17:40,503]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-16 14:17:40,504]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:40,527]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 0.000425 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5951488 bytes

[2021-11-16 14:17:40,528]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-16 14:24:01,800]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-16 14:24:01,800]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:01,801]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:01,876]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33746944 bytes

[2021-11-16 14:24:01,878]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-16 14:24:01,878]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:01,895]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 0.000559 secs
	Report mapping result:
		klut_size()     :27
		klut.num_gates():20
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5767168 bytes

[2021-11-16 14:24:01,895]mapper_test.py:228:[INFO]: area: 20 level: 2
[2021-11-17 16:36:39,513]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-17 16:36:39,513]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:39,513]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:39,626]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34168832 bytes

[2021-11-17 16:36:39,627]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-17 16:36:39,627]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:39,652]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 0.000447 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5881856 bytes

[2021-11-17 16:36:39,652]mapper_test.py:228:[INFO]: area: 18 level: 2
[2021-11-18 10:19:17,594]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-18 10:19:17,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:17,595]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:17,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33574912 bytes

[2021-11-18 10:19:17,670]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-18 10:19:17,670]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:17,688]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 0.001701 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5861376 bytes

[2021-11-18 10:19:17,688]mapper_test.py:228:[INFO]: area: 18 level: 2
[2021-11-23 16:12:07,992]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-23 16:12:07,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:07,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:08,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33820672 bytes

[2021-11-23 16:12:08,104]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-23 16:12:08,104]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:08,128]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 0.00243 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5615616 bytes

[2021-11-23 16:12:08,129]mapper_test.py:228:[INFO]: area: 18 level: 2
[2021-11-23 16:43:06,847]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-23 16:43:06,847]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:06,847]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:06,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33820672 bytes

[2021-11-23 16:43:06,925]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-23 16:43:06,926]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:06,952]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 0.00249 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5615616 bytes

[2021-11-23 16:43:06,952]mapper_test.py:228:[INFO]: area: 18 level: 2
[2021-11-24 11:39:17,208]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-24 11:39:17,208]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:17,208]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:17,285]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33984512 bytes

[2021-11-24 11:39:17,286]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-24 11:39:17,286]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:17,300]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 6e-05 secs
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5898240 bytes

[2021-11-24 11:39:17,301]mapper_test.py:228:[INFO]: area: 26 level: 2
[2021-11-24 12:02:31,051]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-24 12:02:31,052]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:31,052]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:31,129]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33980416 bytes

[2021-11-24 12:02:31,130]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-24 12:02:31,131]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:31,152]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 6.9e-05 secs
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5804032 bytes

[2021-11-24 12:02:31,152]mapper_test.py:228:[INFO]: area: 26 level: 2
[2021-11-24 12:06:18,939]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-24 12:06:18,940]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:18,940]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:19,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33898496 bytes

[2021-11-24 12:06:19,051]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-24 12:06:19,051]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:19,079]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 0.000726 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5881856 bytes

[2021-11-24 12:06:19,079]mapper_test.py:228:[INFO]: area: 18 level: 2
[2021-11-24 12:11:53,543]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-24 12:11:53,544]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:53,544]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:53,618]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33746944 bytes

[2021-11-24 12:11:53,619]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-24 12:11:53,619]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:53,641]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00013 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :2
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5484544 bytes

[2021-11-24 12:11:53,642]mapper_test.py:228:[INFO]: area: 18 level: 2
[2021-11-24 12:58:17,449]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-24 12:58:17,449]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:17,449]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:17,525]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33767424 bytes

[2021-11-24 12:58:17,526]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-24 12:58:17,527]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:17,548]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 0.000614 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-24 12:58:17,549]mapper_test.py:228:[INFO]: area: 18 level: 2
[2021-11-24 13:13:43,297]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-24 13:13:43,298]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:13:43,298]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:13:43,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 34045952 bytes

[2021-11-24 13:13:43,370]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-24 13:13:43,371]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:13:45,052]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 0.000456 secs
	Report mapping result:
		klut_size()     :25
		klut.num_gates():18
		max delay       :2
		max area        :18
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 10801152 bytes

[2021-11-24 13:13:45,052]mapper_test.py:228:[INFO]: area: 18 level: 2
[2021-11-24 13:36:31,131]mapper_test.py:79:[INFO]: run case "decod_comb"
[2021-11-24 13:36:31,131]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:31,132]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:31,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      30.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.01 MB.
P:  Del =    2.00.  Ar =      26.0.  Edge =       60.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
P:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
F:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
A:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
E:  Del =    2.00.  Ar =      18.0.  Edge =       68.  Cut =      102.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       18    100.00 %
Or           =        0      0.00 %
Other        =        0      0.00 %
TOTAL        =       18    100.00 %
Level =    2.  COs =   16.   100.0 %
Peak memory: 33869824 bytes

[2021-11-24 13:36:31,244]mapper_test.py:160:[INFO]: area: 18 level: 2
[2021-11-24 13:36:31,244]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:36:32,884]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.opt.aig
Mapping time: 5.5e-05 secs
	Report mapping result:
		klut_size()     :33
		klut.num_gates():26
		max delay       :2
		max area        :26
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/decod_comb/decod_comb.ifpga.v
	Peak memory: 10797056 bytes

[2021-11-24 13:36:32,884]mapper_test.py:228:[INFO]: area: 26 level: 2
