#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Sep 29 22:29:20 2025
# Process ID: 841179
# Current directory: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: super-test, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 21, Host memory: 134761 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 43413
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1715.094 ; gain = 9.023 ; free physical = 16122 ; free virtual = 86262
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 841267
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2921.250 ; gain = 229.828 ; free physical = 13787 ; free virtual = 84324
Synthesis current peak Physical Memory [PSS] (MB): peak = 2368.994; parent = 2159.927; children = 209.067
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3914.168; parent = 2945.066; children = 969.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_control_s_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_control_s_axi.v:237]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_control_s_axi' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_store' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_mem' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_mem' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_store' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_load' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_mem__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_mem__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_load' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_write' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_throttle' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized5' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized5' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized6' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized6' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_throttle' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_write' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_read' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_read' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_store' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_mem' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_mem' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_store' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_load' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_mem__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_mem__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_load' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_write' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_throttle' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized5' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized5' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized6' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized6' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_throttle' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_write' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_read' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_read' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_store' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_mem' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_mem' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_store' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_load' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_mem__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_mem__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_load' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_write' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_throttle' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized5' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized5' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized6' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized6' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_throttle' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_write' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_read' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_read' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_entry_proc' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_entry_proc' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_load_rows' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_load_rows.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_load_rows_Loop_LOAD_ROW_proc1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_load_rows_Loop_LOAD_ROW_proc1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_flow_control_loop_pipe_sequential_init' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_flow_control_loop_pipe_sequential_init' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_load_rows_Loop_LOAD_ROW_proc1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_load_rows_Loop_LOAD_ROW_proc1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_load_rows' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_load_rows.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_Pipeline_UNPK_W' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_UNPK_W.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_UNPK_W' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_UNPK_W.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_Pipeline_convert_loop' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_convert_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_mux_325_16_1_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_mux_325_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_mux_325_16_1_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_mux_325_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_convert_loop' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_convert_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_Pipeline_convert_loop1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_convert_loop1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_convert_loop1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_convert_loop1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_Pipeline_silu_loop2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_silu_loop2.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_mux_325_32_1_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_mux_325_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_mux_325_32_1_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_mux_325_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_silu_loop2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_silu_loop2.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_Pipeline_smx_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_smx_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_smx_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_smx_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_Pipeline_smx_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_smx_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_smx_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_smx_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_Pipeline_smx_2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_smx_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_smx_2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_smx_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_Pipeline_rms_loop_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_rms_loop_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_rms_loop_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_rms_loop_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_compute_rows_Pipeline_rms_loop_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_rms_loop_1.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_rms_loop_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_rms_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_layer_loop_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_layer_loop_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_layer_loop_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_layer_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_compute_rows_Pipeline_ln_2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_compute_rows_Pipeline_ln_2.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_control_s_axi.v:323]
WARNING: [Synth 8-7129] Port s_out3_num_data_valid[6] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_num_data_valid[5] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_num_data_valid[4] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_num_data_valid[3] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_num_data_valid[2] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_num_data_valid[1] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_num_data_valid[0] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_fifo_cap[6] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_fifo_cap[5] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_fifo_cap[4] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_fifo_cap[3] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_fifo_cap[2] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_fifo_cap[1] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_out3_fifo_cap[0] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_AWREADY in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_ARREADY in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RVALID in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[511] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[510] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[509] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[508] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[507] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[506] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[505] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[504] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[503] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[502] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[501] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[500] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[499] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[498] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[497] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[496] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[495] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[494] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[493] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[492] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[491] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[490] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[489] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[488] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[487] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[486] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[485] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[484] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[483] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[482] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[481] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[480] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[479] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[478] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[477] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[476] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[475] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[474] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[473] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[472] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[471] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[470] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[469] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[468] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[467] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[466] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[465] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[464] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[463] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[462] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[461] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[460] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[459] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[458] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[457] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[456] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[455] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[454] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[453] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[452] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[451] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[450] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[449] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[448] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[447] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[446] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[445] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[444] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[443] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[442] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[441] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[440] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[439] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[438] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[437] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[436] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[435] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[434] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[433] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[432] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[431] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[430] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem2_RDATA[429] in module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3294.633 ; gain = 603.211 ; free physical = 14663 ; free virtual = 85166
Synthesis current peak Physical Memory [PSS] (MB): peak = 2711.066; parent = 2501.878; children = 209.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4263.738; parent = 3294.637; children = 969.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3306.508 ; gain = 615.086 ; free physical = 14655 ; free virtual = 85158
Synthesis current peak Physical Memory [PSS] (MB): peak = 2711.066; parent = 2501.878; children = 209.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4275.613; parent = 3306.512; children = 969.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3306.508 ; gain = 615.086 ; free physical = 14655 ; free virtual = 85158
Synthesis current peak Physical Memory [PSS] (MB): peak = 2711.066; parent = 2501.878; children = 209.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4275.613; parent = 3306.512; children = 969.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3320.445 ; gain = 0.000 ; free physical = 14640 ; free virtual = 85144
INFO: [Netlist 29-17] Analyzing 1782 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/activation_accelerator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/activation_accelerator_ooc.xdc] for cell 'inst'
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.070 ; gain = 0.000 ; free physical = 14300 ; free virtual = 84814
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 13 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 13 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3565.914 ; gain = 24.844 ; free physical = 14289 ; free virtual = 84804
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:01 . Memory (MB): peak = 3565.914 ; gain = 874.492 ; free physical = 14657 ; free virtual = 85173
Synthesis current peak Physical Memory [PSS] (MB): peak = 2852.648; parent = 2643.827; children = 209.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4504.238; parent = 3535.137; children = 969.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:01 . Memory (MB): peak = 3565.914 ; gain = 874.492 ; free physical = 14657 ; free virtual = 85173
Synthesis current peak Physical Memory [PSS] (MB): peak = 2852.648; parent = 2643.827; children = 209.271
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4521.793; parent = 3537.820; children = 983.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:01 . Memory (MB): peak = 3565.914 ; gain = 874.492 ; free physical = 14657 ; free virtual = 85173
Synthesis current peak Physical Memory [PSS] (MB): peak = 2852.648; parent = 2643.827; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4528.660; parent = 3537.820; children = 990.840
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'activation_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'activation_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'activation_accelerator_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'activation_accelerator_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 3565.914 ; gain = 874.492 ; free physical = 11481 ; free virtual = 82004
Synthesis current peak Physical Memory [PSS] (MB): peak = 5854.938; parent = 2643.827; children = 3675.069
Synthesis current peak Virtual Memory [VSS] (MB): peak = 11733.137; parent = 3537.820; children = 8199.234
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1078/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1078/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1078/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/compute_rows_U0/fmul_32ns_32ns_32_3_max_dsp_1_U1078/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/compute_rows_U0/fdiv_32ns_32ns_32_9_no_dsp_1_U1079/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/compute_rows_U0/frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW' (delay__parameterized0) to 'inst/compute_rows_U0/frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized0) to 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_32_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_32_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_32_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_33_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_33_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_33_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_34_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_34_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_34_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_35_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_35_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_35_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_36_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_36_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_36_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_37_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_37_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_37_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_38_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_38_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_38_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_39_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_39_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_39_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_40_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_40_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_40_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_41_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_41_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_41_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_42_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_42_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_42_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_43_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_43_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_43_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_44_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_44_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_44_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_45_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_45_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_45_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_46_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_46_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_46_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_47_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_47_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_47_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_48_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_48_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_48_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_49_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_49_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_49_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_50_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_50_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_50_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_51_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_51_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_51_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_52_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_52_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_52_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_53_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_53_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_53_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_54_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_54_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_54_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_55_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_55_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_55_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_56_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_56_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_56_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_57_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_57_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_57_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_58_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_58_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_58_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_59_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_59_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_59_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_60_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_60_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_60_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_61_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_61_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_61_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_62_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal yt_62_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB0/yt_62_U/ram_reg"
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[1]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[1]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[1]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[2]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[2]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[2]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[3]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[3]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[3]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[4]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[4]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[4]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[5]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[5]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[5]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[6]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[6]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[6]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[7]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[7]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[7]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[8]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[8]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[8]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[9]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[9]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[9]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[10]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[10]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[10]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[11]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[11]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[11]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[12]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[12]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[12]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[13]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[13]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[13]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[14]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[14]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[14]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[15]' (FDE) to 'grp_compute_rows_Pipeline_add_loop_fu_1562/tmp_5_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[15]' (FDE) to 'grp_compute_rows_Pipeline_add_loop3_fu_1662/tmp_4_reg_2323_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[15]' (FDE) to 'grp_compute_rows_Pipeline_add_loop4_fu_1762/tmp_3_reg_2323_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_add_loop_fu_1562/\tmp_5_reg_2323_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_add_loop3_fu_1662/\tmp_4_reg_2323_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_add_loop4_fu_1762/\tmp_3_reg_2323_reg[0] )
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[31]' (FD) to 'select_ln433_reg_2257_reg[30]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[30]' (FD) to 'select_ln433_reg_2257_reg[29]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[28]' (FD) to 'select_ln433_reg_2257_reg[29]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[29]' (FD) to 'select_ln433_reg_2257_reg[27]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[24]' (FD) to 'select_ln433_reg_2257_reg[27]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[25]' (FD) to 'select_ln433_reg_2257_reg[27]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[26]' (FD) to 'select_ln433_reg_2257_reg[27]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[27]' (FD) to 'select_ln433_reg_2257_reg[23]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[18]' (FD) to 'select_ln433_reg_2257_reg[23]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[19]' (FD) to 'select_ln433_reg_2257_reg[23]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[16]' (FD) to 'select_ln433_reg_2257_reg[23]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[17]' (FD) to 'select_ln433_reg_2257_reg[23]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[22]' (FD) to 'select_ln433_reg_2257_reg[23]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[23]' (FD) to 'select_ln433_reg_2257_reg[21]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[20]' (FD) to 'select_ln433_reg_2257_reg[21]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[21]' (FD) to 'select_ln433_reg_2257_reg[15]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[6]' (FD) to 'select_ln433_reg_2257_reg[15]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[7]' (FD) to 'select_ln433_reg_2257_reg[15]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[4]' (FD) to 'select_ln433_reg_2257_reg[15]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[5]' (FD) to 'select_ln433_reg_2257_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\select_ln433_reg_2257_reg[2] )
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[3]' (FD) to 'select_ln433_reg_2257_reg[15]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[14]' (FD) to 'select_ln433_reg_2257_reg[15]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[15]' (FD) to 'select_ln433_reg_2257_reg[13]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[12]' (FD) to 'select_ln433_reg_2257_reg[13]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[13]' (FD) to 'select_ln433_reg_2257_reg[11]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[8]' (FD) to 'select_ln433_reg_2257_reg[11]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[9]' (FD) to 'select_ln433_reg_2257_reg[11]'
INFO: [Synth 8-3886] merging instance 'select_ln433_reg_2257_reg[10]' (FD) to 'select_ln433_reg_2257_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln433_reg_2257_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_add_loop4_fu_1762/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_add_loop3_fu_1662/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_add_loop_fu_1562/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_silu_loop_fu_1494/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_layer_loop_1_fu_1386/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_silu_loop_fu_1494/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_add_loop_fu_1562/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_add_loop3_fu_1662/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_add_loop4_fu_1762/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_convert_loop1_fu_961/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_convert_loop1_fu_961/ap_done_reg_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_silu_loop2_fu_1029/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_smx_1_fu_1135/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_smx_2_fu_1173/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_smx_2_fu_1173/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_rms_loop_0_fu_1243/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_ln_2_fu_1424/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_ln_2_fu_1424/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fexp_32ns_32ns_32_8_full_dsp_1_U1081/\activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_silu_loop2_fu_1029/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_62_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_62_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_62_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_61_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_61_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_61_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_60_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_60_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_60_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_59_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_59_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_59_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_58_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_58_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_58_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_57_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_57_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_57_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_56_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_56_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_56_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_55_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_55_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_55_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_54_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_54_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_54_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_53_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_53_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_53_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_52_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_52_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_52_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_51_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_51_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_51_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_50_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_50_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_50_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_49_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_49_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_49_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_48_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_48_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_48_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_47_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_47_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_47_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_46_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_46_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_46_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_45_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_45_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_45_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_44_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_44_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_44_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_43_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_43_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_43_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_42_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_42_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_42_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_41_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_41_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_41_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_40_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_40_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_40_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_39_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_39_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_39_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_38_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_38_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_38_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_37_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_37_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_37_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_36_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_36_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_36_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_35_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_35_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_35_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_34_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_34_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_34_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_33_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_33_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_33_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_32_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_32_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_32_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7082] The signal xt_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/xt_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_62_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_62_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_61_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_61_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_60_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_60_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_59_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_59_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_58_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_58_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_57_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_57_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_56_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_56_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_55_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_55_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_54_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_54_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_53_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_53_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_52_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_52_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_51_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_51_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_50_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_50_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_49_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_49_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_48_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_48_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_47_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_47_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_46_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_46_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_45_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_45_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_44_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_44_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_43_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_43_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_42_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_42_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_41_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_41_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_40_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_40_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_39_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_39_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_38_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_38_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_37_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_37_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_36_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_36_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_35_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_35_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_34_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_34_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_33_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_33_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_32_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_32_U/ram_reg"
INFO: [Synth 8-7082] The signal tile1_V_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile1_V_U/ram_reg"
INFO: [Synth 8-7082] The signal tile0_V_62_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile0_V_62_U/ram_reg"
INFO: [Synth 8-7082] The signal tile0_V_61_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile0_V_61_U/ram_reg"
INFO: [Synth 8-7082] The signal tile0_V_60_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_compute_rows__GB2/tile0_V_60_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\xmax_reg_2279_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_UNPK_W_fu_821/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_smx_0_fu_1097/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_layer_loop_0_fu_1349/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_convert_loop_fu_893/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_convert_loop_fu_893/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_smx_0_fu_1097/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_UNPK_W_fu_821/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_smx_0_fu_1097/\xmax_3_fu_134_reg[15] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
INFO: [Synth 8-5544] ROM "rom[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/multOp, operation Mode is: A*B.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/multOp.
DSP Report: Generating DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg, operation Mode is: (A*B)'.
DSP Report: register gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
DSP Report: operator gDSP.gDSP_only.iDSP/multOp is absorbed into DSP gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'RECIP_OP.OP/i_sp_or_dp.m_recip_sqrt.m_generation_sp.r_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '8' to '7' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'RECIP_OP.OP/i_sp_or_dp.m_recip_sqrt.m_generation_sp.r_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '8' to '7' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'RECIP_OP.OP/i_sp_or_dp.m_recip_sqrt.m_generation_sp.r_delay_balance/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '8' to '7' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.y_reg/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.m_recip_sqrt.m_generation_sp.exponent_lsb_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/sign_and_exponent_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.m_recip_sqrt.m_generation_sp.exponent_lsb_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/sign_and_exponent_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/\activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst /i_synth/\RECIP_OP.OP/i_sp_or_dp.evaluation/ma2_recip_sqrt.ma2/dsp_ls_adder.c_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma2_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/a2_ma3_delay_balance/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.m_recip_sqrt.m_generation_sp.exponent_lsb_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/sign_and_exponent_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.m_recip_sqrt.m_generation_sp.exponent_lsb_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/sign_and_exponent_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/i_sp_or_dp.m_recip_sqrt.m_generation_sp.exponent_lsb_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip_u/inst/i_synth/RECIP_OP.OP/sign_and_exponent_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (frsqrt_32ns_32ns_32_10_full_dsp_1_U1080/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_rms_loop_1_fu_1280/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_rms_loop_1_fu_1280/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_compute_rows_Pipeline_PK_W_fu_1862/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_compute_rows_Pipeline_PK_W_fu_1862/\ap_CS_fsm_reg[0] )
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port if_fifo_cap[6] driven by constant 1
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port if_fifo_cap[5] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port if_fifo_cap[4] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port if_fifo_cap[3] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port O689[6] driven by constant 1
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port O689[5] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port O689[4] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port O689[3] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port O689[2] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port O689[1] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB0 has port O689[0] driven by constant 0
RAM ("activation_accelerator__GCB0/s_in1_U/U_activation_accelerator_fifo_w512_d64_A_ram/mem_reg") is too shallow (depth = 63) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5784] Optimized 576 bits of RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 576 bits of RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
RAM ("activation_accelerator__GCB0/s_in0_U/U_activation_accelerator_fifo_w512_d64_A_ram/mem_reg") is too shallow (depth = 63) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'gmem1_m_axi_U/store_unit/tmp_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'gmem1_m_axi_U/store_unit/tmp_len_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem1_m_axi_U/store_unit/\fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/store_unit/\fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/load_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem1_m_axi_U/store_unit/\buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/load_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/store_unit/\buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_rows_U0/load_rows_Loop_LOAD_ROW_proc1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\load_rows_U0/load_rows_Loop_LOAD_ROW_proc1_U0/grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_rows_U0/load_rows_Loop_LOAD_ROW_proc1_U0/grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\could_multi_bursts.araddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\could_multi_bursts.araddr_buf_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/load_unit/\fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/load_unit/\fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\rs_rreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/tmp_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\rs_rreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/tmp_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/req_fifo/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/req_fifo/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\end_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\end_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p1_reg[63] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
INFO: [Synth 8-4471] merging register 'store_rows_U0/grp_store_rows_Pipeline_STORE_ROW_STORE_W_fu_66/ap_CS_fsm_reg[0:0]' into 'entry_proc_U0/ap_CS_fsm_reg[0:0]' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/e047/hdl/verilog/activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W.v:196]
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port O692[6] driven by constant 1
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port O692[5] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port O692[4] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port O692[3] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port O692[2] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port O692[1] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port O692[0] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design activation_accelerator__GCB1 has port s_axi_control_RRESP[0] driven by constant 0
RAM ("activation_accelerator__GCB1/s_out_U/U_activation_accelerator_fifo_w512_d64_A_ram/mem_reg") is too shallow (depth = 63) to use URAM. Choosing BRAM instead of URAM 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem2_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem2_m_axi_read.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:14 . Memory (MB): peak = 3565.914 ; gain = 874.492 ; free physical = 5629 ; free virtual = 76187
Synthesis current peak Physical Memory [PSS] (MB): peak = 10783.187; parent = 2643.827; children = 8642.984
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16811.656; parent = 3537.820; children = 13277.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:33 . Memory (MB): peak = 3692.445 ; gain = 1001.023 ; free physical = 4910 ; free virtual = 75553
Synthesis current peak Physical Memory [PSS] (MB): peak = 11215.351; parent = 2742.413; children = 8642.984
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16971.199; parent = 3693.449; children = 13277.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:49 . Memory (MB): peak = 3765.508 ; gain = 1074.086 ; free physical = 4557 ; free virtual = 75223
Synthesis current peak Physical Memory [PSS] (MB): peak = 11284.604; parent = 2812.328; children = 8642.984
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17043.262; parent = 3765.512; children = 13277.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_62_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_61_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_60_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_59_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_58_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_57_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_56_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_55_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_54_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_53_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_52_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_51_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_50_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_49_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_48_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_47_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_46_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_45_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_44_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_43_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_42_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_41_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_40_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_39_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_38_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_37_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_36_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_35_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_34_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_33_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_32_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/xt_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_62_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_61_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_60_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_59_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_58_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_57_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_56_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_55_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_54_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_53_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_52_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_51_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_50_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_49_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_48_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_47_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_46_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_45_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_44_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_43_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_42_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_41_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_40_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_39_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_38_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_37_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_36_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_35_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_34_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_33_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_32_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile1_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_62_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_61_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_60_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_59_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_58_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_57_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_56_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_55_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_54_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_53_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_52_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_51_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_50_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_49_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_48_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_47_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_46_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_45_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_44_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_43_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_42_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_41_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_40_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_39_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_38_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_37_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_36_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_35_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_34_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_33_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_32_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_4/tile0_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_6/tile2_V_62_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_6/tile2_V_61_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_6/tile2_V_60_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/compute_rows_U0i_12_6/tile2_V_59_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:29 ; elapsed = 00:03:12 . Memory (MB): peak = 3806.035 ; gain = 1114.613 ; free physical = 3251 ; free virtual = 73932
Synthesis current peak Physical Memory [PSS] (MB): peak = 12543.842; parent = 2812.328; children = 9750.769
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18317.656; parent = 3802.129; children = 14515.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:03:23 . Memory (MB): peak = 3806.035 ; gain = 1114.613 ; free physical = 5611 ; free virtual = 76328
Synthesis current peak Physical Memory [PSS] (MB): peak = 12543.842; parent = 2812.328; children = 9751.727
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18317.656; parent = 3802.129; children = 14515.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:39 ; elapsed = 00:03:23 . Memory (MB): peak = 3806.035 ; gain = 1114.613 ; free physical = 5636 ; free virtual = 76353
Synthesis current peak Physical Memory [PSS] (MB): peak = 12543.842; parent = 2812.328; children = 9751.727
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18317.656; parent = 3802.129; children = 14515.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:03:27 . Memory (MB): peak = 3806.035 ; gain = 1114.613 ; free physical = 5575 ; free virtual = 76292
Synthesis current peak Physical Memory [PSS] (MB): peak = 12544.862; parent = 2812.328; children = 9751.727
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18317.656; parent = 3802.129; children = 14515.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:41 ; elapsed = 00:03:27 . Memory (MB): peak = 3806.035 ; gain = 1114.613 ; free physical = 5570 ; free virtual = 76287
Synthesis current peak Physical Memory [PSS] (MB): peak = 12544.862; parent = 2812.328; children = 9751.727
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18317.656; parent = 3802.129; children = 14515.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:42 ; elapsed = 00:03:28 . Memory (MB): peak = 3806.035 ; gain = 1114.613 ; free physical = 5605 ; free virtual = 76322
Synthesis current peak Physical Memory [PSS] (MB): peak = 12546.104; parent = 2812.328; children = 9751.727
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18317.656; parent = 3802.129; children = 14515.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:42 ; elapsed = 00:03:29 . Memory (MB): peak = 3806.035 ; gain = 1114.613 ; free physical = 5611 ; free virtual = 76328
Synthesis current peak Physical Memory [PSS] (MB): peak = 12546.151; parent = 2812.328; children = 9751.727
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18317.656; parent = 3802.129; children = 14515.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                     | Dynamic        | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0     | C+A*B          | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9     | (C+D+A*B)'     | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized7_220 | Dynamic        | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7     | Dynamic        | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8     | Dynamic        | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5     | C+A:B          | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized6     | (C+A:B)'       | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized10    | Dynamic        | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1     | A*B            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2     | PCIN>>17+A*B   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3     | PCIN+A:B+C     | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp__parameterized1                 | C+A*B          | 24     | 8      | 48     | -      | 45     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp                                 | (A*B)'         | 30     | 18     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper                     | C+A'*B'        | 9      | 18     | 48     | -      | 24     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper__parameterized0     | not(C'+(A*B)') | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|dsp__parameterized3                 | C'+(A*B)'      | 27     | 17     | 46     | -      | 17     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|dsp__parameterized3                 | PCIN>>17+A'*B' | 0      | 11     | -      | -      | 45     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp                                 | A*B            | 8      | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4     | (A)'*B'        | 30     | 8      | -      | -      | 19     | 0    | 1    | -    | -    | 1     | 0    | 0    | 
|dsp                                 | (A*B)'         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   116|
|2     |DSP48E1         |    13|
|3     |DSP_ALU         |     8|
|7     |DSP_A_B_DATA    |     8|
|10    |DSP_C_DATA      |     8|
|12    |DSP_MULTIPLIER  |     8|
|13    |DSP_M_DATA      |     8|
|15    |DSP_OUTPUT      |     8|
|18    |DSP_PREADD      |     8|
|19    |DSP_PREADD_DATA |     8|
|21    |LUT1            |   128|
|22    |LUT2            |   593|
|23    |LUT3            |  2018|
|24    |LUT4            |  2069|
|25    |LUT5            |   962|
|26    |LUT6            |  5220|
|27    |MUXCY           |   907|
|28    |MUXF7           |  1357|
|29    |MUXF8           |    43|
|30    |RAMB18E2        |   165|
|33    |RAMB36E2        |    43|
|36    |SRL16E          |   482|
|37    |SRLC32E         |   645|
|38    |XORCY           |   751|
|39    |FDE             |    13|
|40    |FDRE            |  8294|
|41    |FDSE            |    50|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:42 ; elapsed = 00:03:30 . Memory (MB): peak = 3806.035 ; gain = 1114.613 ; free physical = 5587 ; free virtual = 76304
Synthesis current peak Physical Memory [PSS] (MB): peak = 12546.188; parent = 2812.328; children = 9751.727
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18317.656; parent = 3802.129; children = 14515.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 376 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:23 ; elapsed = 00:03:16 . Memory (MB): peak = 3806.035 ; gain = 855.207 ; free physical = 15036 ; free virtual = 85754
Synthesis Optimization Complete : Time (s): cpu = 00:02:48 ; elapsed = 00:03:35 . Memory (MB): peak = 3806.035 ; gain = 1114.613 ; free physical = 15050 ; free virtual = 85750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3806.035 ; gain = 0.000 ; free physical = 15148 ; free virtual = 85847
INFO: [Netlist 29-17] Analyzing 3208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3902.734 ; gain = 0.000 ; free physical = 14971 ; free virtual = 85670
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 187 instances were transformed.
  (CARRY4) => CARRY8: 153 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 13 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  FDE => FDRE: 13 instances

Synth Design complete, checksum: 5c1ed0b3
INFO: [Common 17-83] Releasing license: Synthesis
897 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:03:51 . Memory (MB): peak = 3902.734 ; gain = 2119.438 ; free physical = 15248 ; free virtual = 85947
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = e3dda146250d99c9
INFO: [Coretcl 2-1174] Renamed 671 cell refs.
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 22:33:39 2025...
