

================================================================
== Vivado HLS Report for 'strip_mac_header'
================================================================
* Date:           Thu Oct 22 16:32:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        macHeaderStrip_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     8.865|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.86>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i185P(i185* @ipDataFifo_V, i32 1)"   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cics_wasLast_load = load i1* @cics_wasLast, align 1" [src/mac_header_strip/mac_header_strip.cpp:118]   --->   Operation 5 'load' 'cics_wasLast_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dataLen_V_load = load i8* @dataLen_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:144]   --->   Operation 6 'load' 'dataLen_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sentBytes_V_load = load i8* @sentBytes_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 7 'load' 'sentBytes_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i8* @cics_prevWord_keep_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 8 'load' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node brmerge_i)   --->   "%tmp_not_i = xor i1 %tmp, true" [src/mac_header_strip/mac_header_strip.cpp:118]   --->   Operation 9 'xor' 'tmp_not_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.33ns) (out node of the LUT)   --->   "%brmerge_i = or i1 %cics_wasLast_load, %tmp_not_i" [src/mac_header_strip/mac_header_strip.cpp:118]   --->   Operation 10 'or' 'brmerge_i' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %brmerge_i, label %._crit_edge6.i, label %0" [src/mac_header_strip/mac_header_strip.cpp:118]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.26ns)   --->   "%tmp1 = call i185 @_ssdm_op_Read.ap_fifo.volatile.i185P(i185* @ipDataFifo_V)"   --->   Operation 12 'read' 'tmp1' <Predicate = (!brmerge_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 185> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i185 %tmp1 to i64" [src/mac_header_strip/mac_header_strip.hpp:51->src/mac_header_strip/mac_header_strip.cpp:120]   --->   Operation 13 'trunc' 'p_Val2_s' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp1, i32 64, i32 71)" [src/mac_header_strip/mac_header_strip.hpp:51->src/mac_header_strip/mac_header_strip.cpp:120]   --->   Operation 14 'partselect' 'p_Val2_4' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp1, i32 72)" [src/mac_header_strip/mac_header_strip.hpp:51->src/mac_header_strip/mac_header_strip.cpp:120]   --->   Operation 15 'bitselect' 'tmp_2' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_V = load i3* @cics_wordCount_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:122]   --->   Operation 16 'load' 't_V' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%destMacAddress_V_loa = load i48* @destMacAddress_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:147]   --->   Operation 17 'load' 'destMacAddress_V_loa' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i48* @srcMacAddress_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:126]   --->   Operation 18 'load' 'p_Val2_1' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "switch i3 %t_V, label %._crit_edge8.i [
    i3 0, label %1
    i3 1, label %2
    i3 2, label %3
  ]" [src/mac_header_strip/mac_header_strip.cpp:122]   --->   Operation 19 'switch' <Predicate = (!brmerge_i)> <Delay = 1.00>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "br label %._crit_edge8.i" [src/mac_header_strip/mac_header_strip.cpp:137]   --->   Operation 20 'br' <Predicate = (!brmerge_i & t_V == 2)> <Delay = 1.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i185 %tmp1 to i32" [src/mac_header_strip/mac_header_strip.cpp:130]   --->   Operation 21 'trunc' 'tmp_4' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_1 = call i48 @llvm.part.set.i48.i32(i48 %p_Val2_1, i32 %tmp_4, i32 16, i32 47)" [src/mac_header_strip/mac_header_strip.cpp:130]   --->   Operation 22 'partset' 'p_Result_1' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.83ns)   --->   "store i48 %p_Result_1, i48* @srcMacAddress_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:130]   --->   Operation 23 'store' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 0.83>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i8 @_ssdm_op_PartSelect.i8.i185.i32.i32(i185 %tmp1, i32 40, i32 47)" [src/mac_header_strip/mac_header_strip.cpp:131]   --->   Operation 24 'partselect' 'p_Result_4_i' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "store i8 %p_Result_4_i, i8* @dataLen_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:131]   --->   Operation 25 'store' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "br label %._crit_edge8.i" [src/mac_header_strip/mac_header_strip.cpp:134]   --->   Operation 26 'br' <Predicate = (!brmerge_i & t_V == 1)> <Delay = 1.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i185 %tmp1 to i48" [src/mac_header_strip/mac_header_strip.cpp:125]   --->   Operation 27 'trunc' 'tmp_3' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i48 %tmp_3, i48* @destMacAddress_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:125]   --->   Operation 28 'store' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_1_i = call i16 @_ssdm_op_PartSelect.i16.i185.i32.i32(i185 %tmp1, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:126]   --->   Operation 29 'partselect' 'p_Result_1_i' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_s = call i48 @llvm.part.set.i48.i16(i48 %p_Val2_1, i16 %p_Result_1_i, i32 0, i32 15)" [src/mac_header_strip/mac_header_strip.cpp:126]   --->   Operation 30 'partset' 'p_Result_s' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.83ns)   --->   "store i48 %p_Result_s, i48* @srcMacAddress_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:126]   --->   Operation 31 'store' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 0.83>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "br label %._crit_edge8.i" [src/mac_header_strip/mac_header_strip.cpp:128]   --->   Operation 32 'br' <Predicate = (!brmerge_i & t_V == 0)> <Delay = 1.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%cics_wordCount_V_fla = phi i1 [ false, %0 ], [ true, %3 ], [ true, %2 ], [ true, %1 ]"   --->   Operation 33 'phi' 'cics_wordCount_V_fla' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dataLen_V_loc_i = phi i8 [ %dataLen_V_load, %0 ], [ %dataLen_V_load, %3 ], [ %p_Result_4_i, %2 ], [ %dataLen_V_load, %1 ]" [src/mac_header_strip/mac_header_strip.cpp:144]   --->   Operation 34 'phi' 'dataLen_V_loc_i' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sentBytes_V_flag_i = phi i1 [ false, %0 ], [ false, %3 ], [ true, %2 ], [ false, %1 ]"   --->   Operation 35 'phi' 'sentBytes_V_flag_i' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sentBytes_V_loc_i = phi i8 [ %sentBytes_V_load, %0 ], [ %sentBytes_V_load, %3 ], [ 0, %2 ], [ %sentBytes_V_load, %1 ]" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 36 'phi' 'sentBytes_V_loc_i' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%t_V_1 = phi i3 [ %t_V, %0 ], [ 3, %3 ], [ 2, %2 ], [ 1, %1 ]"   --->   Operation 37 'phi' 't_V_1' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.72ns)   --->   "%tmp_1_i = icmp ugt i3 %t_V_1, 2" [src/mac_header_strip/mac_header_strip.cpp:142]   --->   Operation 38 'icmp' 'tmp_1_i' <Predicate = (!brmerge_i)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.91ns)   --->   "br i1 %tmp_1_i, label %4, label %._crit_edge9.i" [src/mac_header_strip/mac_header_strip.cpp:142]   --->   Operation 39 'br' <Predicate = (!brmerge_i)> <Delay = 0.91>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%tmp_7_i = icmp eq i8 %dataLen_V_loc_i, 0" [src/mac_header_strip/mac_header_strip.cpp:144]   --->   Operation 40 'icmp' 'tmp_7_i' <Predicate = (!brmerge_i & tmp_1_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_7_i, label %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv, label %5" [src/mac_header_strip/mac_header_strip.cpp:144]   --->   Operation 41 'br' <Predicate = (!brmerge_i & tmp_1_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i8 %dataLen_V_loc_i to i9" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 42 'zext' 'lhs_V_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i8 %sentBytes_V_loc_i to i9" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 43 'zext' 'rhs_V_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.28ns)   --->   "%ret_V_3 = sub i9 %lhs_V_1, %rhs_V_1" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 44 'sub' 'ret_V_3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.82ns)   --->   "%tmp_4_i = icmp sgt i9 %ret_V_3, 8" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 45 'icmp' 'tmp_4_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv, label %6" [src/mac_header_strip/mac_header_strip.cpp:153]   --->   Operation 46 'br' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%tmp_9_i = icmp eq i8 %dataLen_V_loc_i, %sentBytes_V_loc_i" [src/mac_header_strip/mac_header_strip.cpp:178]   --->   Operation 47 'icmp' 'tmp_9_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.91ns)   --->   "br i1 %tmp_9_i, label %._crit_edge9.i, label %_ifconv" [src/mac_header_strip/mac_header_strip.cpp:178]   --->   Operation 48 'br' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i)> <Delay = 0.91>
ST_1 : Operation 49 [1/1] (0.82ns)   --->   "%tmp_12_i = icmp eq i9 %ret_V_3, 8" [src/mac_header_strip/mac_header_strip.cpp:179]   --->   Operation 49 'icmp' 'tmp_12_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.82ns)   --->   "%tmp_15_i = icmp eq i9 %ret_V_3, 7" [src/mac_header_strip/mac_header_strip.cpp:181]   --->   Operation 50 'icmp' 'tmp_15_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.82ns)   --->   "%tmp_18_i = icmp eq i9 %ret_V_3, 6" [src/mac_header_strip/mac_header_strip.cpp:183]   --->   Operation 51 'icmp' 'tmp_18_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.82ns)   --->   "%tmp_21_i = icmp eq i9 %ret_V_3, 5" [src/mac_header_strip/mac_header_strip.cpp:185]   --->   Operation 52 'icmp' 'tmp_21_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.82ns)   --->   "%tmp_24_i = icmp eq i9 %ret_V_3, 4" [src/mac_header_strip/mac_header_strip.cpp:187]   --->   Operation 53 'icmp' 'tmp_24_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.82ns)   --->   "%tmp_27_i = icmp eq i9 %ret_V_3, 3" [src/mac_header_strip/mac_header_strip.cpp:189]   --->   Operation 54 'icmp' 'tmp_27_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.82ns)   --->   "%tmp_30_i = icmp eq i9 %ret_V_3, 2" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 55 'icmp' 'tmp_30_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i185 %tmp1 to i48" [src/mac_header_strip/mac_header_strip.cpp:196]   --->   Operation 56 'trunc' 'tmp_9' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.91ns)   --->   "br label %._crit_edge9.i" [src/mac_header_strip/mac_header_strip.cpp:198]   --->   Operation 57 'br' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.91>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_13_i = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_Val2_3, i32 6, i32 7)" [src/mac_header_strip/mac_header_strip.cpp:154]   --->   Operation 58 'partselect' 'p_Result_13_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_14_i = call i6 @_ssdm_op_PartSelect.i6.i185.i32.i32(i185 %tmp1, i32 64, i32 69)" [src/mac_header_strip/mac_header_strip.cpp:154]   --->   Operation 59 'partselect' 'p_Result_14_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%keepTemp_V = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %p_Result_14_i, i2 %p_Result_13_i)" [src/mac_header_strip/mac_header_strip.cpp:154]   --->   Operation 60 'bitconcatenate' 'keepTemp_V' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i185 %tmp1 to i48" [src/mac_header_strip/mac_header_strip.cpp:155]   --->   Operation 61 'trunc' 'tmp_7' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp1, i32 70)" [src/mac_header_strip/mac_header_strip.cpp:155]   --->   Operation 62 'bitselect' 'tmp_8' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.33ns)   --->   "%tmp_last_V_1 = xor i1 %tmp_8, true" [src/mac_header_strip/mac_header_strip.cpp:155]   --->   Operation 63 'xor' 'tmp_last_V_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.72ns)   --->   "%tmp_8_i = icmp eq i3 %t_V_1, 3" [src/mac_header_strip/mac_header_strip.cpp:156]   --->   Operation 64 'icmp' 'tmp_8_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.33ns)   --->   "%cics_wordCount_V_fla_2 = or i1 %tmp_8_i, %cics_wordCount_V_fla" [src/mac_header_strip/mac_header_strip.cpp:156]   --->   Operation 65 'or' 'cics_wordCount_V_fla_2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.19ns)   --->   "%cics_wordCount_V_new_1 = select i1 %tmp_8_i, i3 -4, i3 %t_V_1" [src/mac_header_strip/mac_header_strip.cpp:156]   --->   Operation 66 'select' 'cics_wordCount_V_new_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.19> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.78ns)   --->   "%tmp_11_i = icmp eq i8 %keepTemp_V, -1" [src/mac_header_strip/mac_header_strip.cpp:160]   --->   Operation 67 'icmp' 'tmp_11_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.78ns)   --->   "%tmp_14_i = icmp eq i8 %keepTemp_V, 127" [src/mac_header_strip/mac_header_strip.cpp:162]   --->   Operation 68 'icmp' 'tmp_14_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.78ns)   --->   "%tmp_17_i = icmp eq i8 %keepTemp_V, 63" [src/mac_header_strip/mac_header_strip.cpp:164]   --->   Operation 69 'icmp' 'tmp_17_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.78ns)   --->   "%tmp_20_i = icmp eq i8 %keepTemp_V, 31" [src/mac_header_strip/mac_header_strip.cpp:166]   --->   Operation 70 'icmp' 'tmp_20_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.78ns)   --->   "%tmp_23_i = icmp eq i8 %keepTemp_V, 15" [src/mac_header_strip/mac_header_strip.cpp:168]   --->   Operation 71 'icmp' 'tmp_23_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.78ns)   --->   "%tmp_26_i = icmp eq i8 %keepTemp_V, 7" [src/mac_header_strip/mac_header_strip.cpp:170]   --->   Operation 72 'icmp' 'tmp_26_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.78ns)   --->   "%tmp_29_i = icmp eq i8 %keepTemp_V, 3" [src/mac_header_strip/mac_header_strip.cpp:172]   --->   Operation 73 'icmp' 'tmp_29_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%tmp_32_i = icmp eq i8 %keepTemp_V, 1" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 74 'icmp' 'tmp_32_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp_11_i, true" [src/mac_header_strip/mac_header_strip.cpp:160]   --->   Operation 75 'xor' 'sel_tmp1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_14_i, %sel_tmp1" [src/mac_header_strip/mac_header_strip.cpp:162]   --->   Operation 76 'and' 'sel_tmp2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.33ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_11_i, %tmp_14_i" [src/mac_header_strip/mac_header_strip.cpp:162]   --->   Operation 77 'or' 'sel_tmp6_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:162]   --->   Operation 78 'xor' 'sel_tmp6' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_17_i, %sel_tmp6" [src/mac_header_strip/mac_header_strip.cpp:164]   --->   Operation 79 'and' 'sel_tmp7' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.33ns)   --->   "%sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_17_i" [src/mac_header_strip/mac_header_strip.cpp:164]   --->   Operation 80 'or' 'sel_tmp13_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp = xor i1 %sel_tmp13_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:164]   --->   Operation 81 'xor' 'sel_tmp' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp_20_i, %sel_tmp" [src/mac_header_strip/mac_header_strip.cpp:166]   --->   Operation 82 'and' 'sel_tmp3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.33ns)   --->   "%sel_tmp22_demorgan = or i1 %sel_tmp13_demorgan, %tmp_20_i" [src/mac_header_strip/mac_header_strip.cpp:166]   --->   Operation 83 'or' 'sel_tmp22_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %sel_tmp22_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:166]   --->   Operation 84 'xor' 'sel_tmp4' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %tmp_23_i, %sel_tmp4" [src/mac_header_strip/mac_header_strip.cpp:168]   --->   Operation 85 'and' 'sel_tmp5' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.33ns)   --->   "%sel_tmp33_demorgan = or i1 %sel_tmp22_demorgan, %tmp_23_i" [src/mac_header_strip/mac_header_strip.cpp:168]   --->   Operation 86 'or' 'sel_tmp33_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp8)   --->   "%sel_tmp8 = xor i1 %sel_tmp33_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:168]   --->   Operation 87 'xor' 'sel_tmp8' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp8)   --->   "%sel_tmp9 = and i1 %tmp_26_i, %sel_tmp8" [src/mac_header_strip/mac_header_strip.cpp:170]   --->   Operation 88 'and' 'sel_tmp9' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp46_demorgan = or i1 %sel_tmp33_demorgan, %tmp_26_i" [src/mac_header_strip/mac_header_strip.cpp:170]   --->   Operation 89 'or' 'sel_tmp46_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %sel_tmp46_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:170]   --->   Operation 90 'xor' 'sel_tmp10' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %tmp_29_i, %sel_tmp10" [src/mac_header_strip/mac_header_strip.cpp:172]   --->   Operation 91 'and' 'sel_tmp11' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp3 = or i1 %tmp_32_i, %sentBytes_V_flag_i" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 92 'or' 'tmp3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp4 = or i1 %tmp_11_i, %sel_tmp2" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 93 'or' 'tmp4' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp2 = or i1 %tmp4, %tmp3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 94 'or' 'tmp2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sentBytes_V_flag_8_i)   --->   "%tmp6 = or i1 %sel_tmp7, %sel_tmp3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 95 'or' 'tmp6' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp8 = or i1 %sel_tmp9, %sel_tmp11" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 96 'or' 'tmp8' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sentBytes_V_flag_8_i)   --->   "%tmp7 = or i1 %tmp8, %sel_tmp5" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 97 'or' 'tmp7' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sentBytes_V_flag_8_i)   --->   "%tmp5 = or i1 %tmp7, %tmp6" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 98 'or' 'tmp5' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.33ns) (out node of the LUT)   --->   "%sentBytes_V_flag_8_i = or i1 %tmp5, %tmp2" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 99 'or' 'sentBytes_V_flag_8_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel_v_cast_cast = select i1 %sel_tmp11, i3 2, i3 3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 100 'select' 'newSel_v_cast_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel9_v = select i1 %sel_tmp5, i3 -4, i3 -3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 101 'select' 'newSel9_v' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%or_cond1 = or i1 %sel_tmp5, %sel_tmp3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 102 'or' 'or_cond1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node newSel17_v)   --->   "%newSel11_v_cast_cast = select i1 %sel_tmp7, i4 6, i4 7" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 103 'select' 'newSel11_v_cast_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.33ns)   --->   "%or_cond2 = or i1 %sel_tmp7, %sel_tmp2" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 104 'or' 'or_cond2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node newSel17_v)   --->   "%newSel13_v = select i1 %tmp_11_i, i4 -8, i4 1" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 105 'select' 'newSel13_v' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%or_cond3 = or i1 %tmp_11_i, %tmp_32_i" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 106 'or' 'or_cond3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel15_v = select i1 %tmp8, i3 %newSel_v_cast_cast, i3 %newSel9_v" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 107 'select' 'newSel15_v' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel15_v_cast = zext i3 %newSel15_v to i4" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 108 'zext' 'newSel15_v_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond4 = or i1 %tmp8, %or_cond1" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 109 'or' 'or_cond4' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.30ns) (out node of the LUT)   --->   "%newSel17_v = select i1 %or_cond2, i4 %newSel11_v_cast_cast, i4 %newSel13_v" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 110 'select' 'newSel17_v' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%or_cond5 = or i1 %or_cond2, %or_cond3" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 111 'or' 'or_cond5' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel19_v = select i1 %or_cond4, i4 %newSel15_v_cast, i4 %newSel17_v" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 112 'select' 'newSel19_v' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%newSel19_v_cast = zext i4 %newSel19_v to i8" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 113 'zext' 'newSel19_v_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.28ns) (out node of the LUT)   --->   "%newSel = add i8 %newSel19_v_cast, %sentBytes_V_loc_i" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 114 'add' 'newSel' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%or_cond6 = or i1 %or_cond4, %or_cond5" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 115 'or' 'or_cond6' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.33ns) (out node of the LUT)   --->   "%newSel1 = select i1 %or_cond6, i8 %newSel, i8 0" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 116 'select' 'newSel1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.91ns)   --->   "br label %._crit_edge9.i" [src/mac_header_strip/mac_header_strip.cpp:177]   --->   Operation 117 'br' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.91>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i185 %tmp1 to i48" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 118 'trunc' 'tmp_5' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_10_i = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_Val2_3, i32 6, i32 7)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 119 'partselect' 'p_Result_10_i' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_11_i = call i6 @_ssdm_op_PartSelect.i6.i185.i32.i32(i185 %tmp1, i32 64, i32 69)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 120 'partselect' 'p_Result_11_i' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i185.i32(i185 %tmp1, i32 70)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 121 'bitselect' 'tmp_6' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.33ns)   --->   "%tmp_last_V = xor i1 %tmp_6, true" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 122 'xor' 'tmp_last_V' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.72ns)   --->   "%tmp_2_i = icmp eq i3 %t_V_1, 3" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 123 'icmp' 'tmp_2_i' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.33ns)   --->   "%cics_wordCount_V_fla_1 = or i1 %tmp_2_i, %cics_wordCount_V_fla" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 124 'or' 'cics_wordCount_V_fla_1' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.19ns)   --->   "%cics_wordCount_V_new = select i1 %tmp_2_i, i3 -4, i3 %t_V_1" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 125 'select' 'cics_wordCount_V_new' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.19> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.91ns)   --->   "br label %._crit_edge9.i" [src/mac_header_strip/mac_header_strip.cpp:151]   --->   Operation 126 'br' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.91>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%cics_wordCount_V_fla_3 = phi i1 [ %cics_wordCount_V_fla_1, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %cics_wordCount_V_fla_2, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ %cics_wordCount_V_fla, %._crit_edge8.i ], [ %cics_wordCount_V_fla, %_ifconv ], [ %cics_wordCount_V_fla, %6 ]" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 127 'phi' 'cics_wordCount_V_fla_3' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%cics_wordCount_V_new_2 = phi i3 [ %cics_wordCount_V_new, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %cics_wordCount_V_new_1, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ %t_V_1, %._crit_edge8.i ], [ %t_V_1, %_ifconv ], [ %t_V_1, %6 ]"   --->   Operation 128 'phi' 'cics_wordCount_V_new_2' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sentBytes_V_flag_10_s = phi i1 [ %sentBytes_V_flag_i, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %sentBytes_V_flag_8_i, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ %sentBytes_V_flag_i, %._crit_edge8.i ], [ true, %_ifconv ], [ %sentBytes_V_flag_i, %6 ]" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 129 'phi' 'sentBytes_V_flag_10_s' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sentBytes_V_new_i = phi i8 [ 0, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %newSel1, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ 0, %._crit_edge8.i ], [ %dataLen_V_loc_i, %_ifconv ], [ 0, %6 ]" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 130 'phi' 'sentBytes_V_new_i' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%sendWord_2_3_i = phi i1 [ %tmp_last_V, %_ZN7ap_uintILi64EEC1ILi64E12ap_range_refILi64ELb0EELi64ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit146.i_ifconv ], [ %tmp_last_V_1, %_ZN7ap_uintILi8EEC1ILi8E12ap_range_refILi8ELb0EELi8ES3_EERK13ap_concat_refIXT_ET0_XT1_ET2_E.exit.i_ifconv ], [ undef, %._crit_edge8.i ], [ true, %_ifconv ], [ true, %6 ]"   --->   Operation 131 'phi' 'sendWord_2_3_i' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "store i8 %p_Val2_4, i8* @cics_prevWord_keep_V, align 8" [src/mac_header_strip/mac_header_strip.hpp:51->src/mac_header_strip/mac_header_strip.cpp:202]   --->   Operation 132 'store' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.83ns)   --->   "br i1 %tmp_2, label %7, label %._crit_edge18.i" [src/mac_header_strip/mac_header_strip.cpp:204]   --->   Operation 133 'br' <Predicate = (!brmerge_i)> <Delay = 0.83>
ST_1 : Operation 134 [1/1] (0.33ns)   --->   "%tmp_34_i = xor i1 %sendWord_2_3_i, true" [src/mac_header_strip/mac_header_strip.cpp:206]   --->   Operation 134 'xor' 'tmp_34_i' <Predicate = (!brmerge_i & tmp_2)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.83ns)   --->   "store i1 %tmp_34_i, i1* @cics_wasLast, align 1" [src/mac_header_strip/mac_header_strip.cpp:206]   --->   Operation 135 'store' <Predicate = (!brmerge_i & tmp_2)> <Delay = 0.83>
ST_1 : Operation 136 [1/1] (0.83ns)   --->   "br label %._crit_edge18.i" [src/mac_header_strip/mac_header_strip.cpp:207]   --->   Operation 136 'br' <Predicate = (!brmerge_i & tmp_2)> <Delay = 0.83>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%cics_wordCount_V_fla_4 = phi i1 [ true, %7 ], [ %cics_wordCount_V_fla_3, %._crit_edge9.i ]" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 137 'phi' 'cics_wordCount_V_fla_4' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%cics_wordCount_V_new_3 = phi i3 [ 0, %7 ], [ %cics_wordCount_V_new_2, %._crit_edge9.i ]" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 138 'phi' 'cics_wordCount_V_new_3' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %cics_wordCount_V_fla_4, label %mergeST.i, label %._crit_edge18.new.i" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 139 'br' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "store i3 %cics_wordCount_V_new_3, i3* @cics_wordCount_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:127]   --->   Operation 140 'store' <Predicate = (!brmerge_i & cics_wordCount_V_fla_4)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.91ns)   --->   "br label %._crit_edge19.i" [src/mac_header_strip/mac_header_strip.cpp:208]   --->   Operation 141 'br' <Predicate = (!brmerge_i)> <Delay = 0.91>
ST_1 : Operation 142 [1/1] (0.91ns)   --->   "br i1 %cics_wasLast_load, label %8, label %._crit_edge19.i" [src/mac_header_strip/mac_header_strip.cpp:209]   --->   Operation 142 'br' <Predicate = (brmerge_i)> <Delay = 0.91>
ST_1 : Operation 143 [1/1] (0.78ns)   --->   "%tmp_3_i = icmp eq i8 %dataLen_V_load, 0" [src/mac_header_strip/mac_header_strip.cpp:211]   --->   Operation 143 'icmp' 'tmp_3_i' <Predicate = (brmerge_i & cics_wasLast_load)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %tmp_3_i, label %9, label %10" [src/mac_header_strip/mac_header_strip.cpp:211]   --->   Operation 144 'br' <Predicate = (brmerge_i & cics_wasLast_load)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.78ns)   --->   "%tmp_i = icmp eq i8 %dataLen_V_load, %sentBytes_V_load" [src/mac_header_strip/mac_header_strip.cpp:215]   --->   Operation 145 'icmp' 'tmp_i' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.83ns)   --->   "br i1 %tmp_i, label %._crit_edge20.i, label %._crit_edge21.i" [src/mac_header_strip/mac_header_strip.cpp:215]   --->   Operation 146 'br' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i)> <Delay = 0.83>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V = zext i8 %dataLen_V_load to i9" [src/mac_header_strip/mac_header_strip.cpp:216]   --->   Operation 147 'zext' 'lhs_V' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%rhs_V = zext i8 %sentBytes_V_load to i9" [src/mac_header_strip/mac_header_strip.cpp:216]   --->   Operation 148 'zext' 'rhs_V' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (1.28ns)   --->   "%ret_V = sub i9 %lhs_V, %rhs_V" [src/mac_header_strip/mac_header_strip.cpp:216]   --->   Operation 149 'sub' 'ret_V' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.82ns)   --->   "%tmp_5_i = icmp eq i9 %ret_V, 2" [src/mac_header_strip/mac_header_strip.cpp:216]   --->   Operation 150 'icmp' 'tmp_5_i' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.83ns)   --->   "br label %._crit_edge20.i" [src/mac_header_strip/mac_header_strip.cpp:223]   --->   Operation 151 'br' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.83>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_6_i = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %p_Val2_3, i32 6, i32 7)" [src/mac_header_strip/mac_header_strip.cpp:212]   --->   Operation 152 'partselect' 'p_Result_6_i' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.83ns)   --->   "br label %._crit_edge20.i" [src/mac_header_strip/mac_header_strip.cpp:214]   --->   Operation 153 'br' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.83>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sentBytes_V_flag_11_s = phi i1 [ false, %9 ], [ false, %10 ], [ true, %._crit_edge21.i ]"   --->   Operation 154 'phi' 'sentBytes_V_flag_11_s' <Predicate = (brmerge_i & cics_wasLast_load)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.83ns)   --->   "store i1 false, i1* @cics_wasLast, align 1" [src/mac_header_strip/mac_header_strip.cpp:224]   --->   Operation 155 'store' <Predicate = (brmerge_i & cics_wasLast_load)> <Delay = 0.83>
ST_1 : Operation 156 [1/1] (0.91ns)   --->   "br label %._crit_edge19.i" [src/mac_header_strip/mac_header_strip.cpp:225]   --->   Operation 156 'br' <Predicate = (brmerge_i & cics_wasLast_load)> <Delay = 0.91>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sentBytes_V_flag_13_s = phi i1 [ %sentBytes_V_flag_10_s, %._crit_edge18.new.i ], [ %sentBytes_V_flag_11_s, %._crit_edge20.i ], [ false, %._crit_edge6.i ]" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 157 'phi' 'sentBytes_V_flag_13_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sentBytes_V_new_10_i = phi i8 [ %sentBytes_V_new_i, %._crit_edge18.new.i ], [ %dataLen_V_load, %._crit_edge20.i ], [ %dataLen_V_load, %._crit_edge6.i ]" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 158 'phi' 'sentBytes_V_new_10_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %sentBytes_V_flag_13_s, label %mergeST27.i, label %strip_mac_header.exit" [src/mac_header_strip/mac_header_strip.cpp:174]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "store i8 %sentBytes_V_new_10_i, i8* @sentBytes_V, align 1" [src/mac_header_strip/mac_header_strip.cpp:132]   --->   Operation 160 'store' <Predicate = (sentBytes_V_flag_13_s)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i64* @cics_prevWord_data_V, align 8" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 161 'load' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%v2_V = phi i48 [ %destMacAddress_V_loa, %0 ], [ %destMacAddress_V_loa, %3 ], [ %destMacAddress_V_loa, %2 ], [ %tmp_3, %1 ]" [src/mac_header_strip/mac_header_strip.cpp:147]   --->   Operation 162 'phi' 'v2_V' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%v1_V = phi i48 [ %p_Val2_1, %0 ], [ %p_Val2_1, %3 ], [ %p_Result_1, %2 ], [ %p_Result_s, %1 ]"   --->   Operation 163 'phi' 'v1_V' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp12 = xor i1 %tmp_12_i, true" [src/mac_header_strip/mac_header_strip.cpp:179]   --->   Operation 164 'xor' 'sel_tmp12' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %tmp_15_i, %sel_tmp12" [src/mac_header_strip/mac_header_strip.cpp:181]   --->   Operation 165 'and' 'sel_tmp13' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.33ns)   --->   "%sel_tmp104_demorgan = or i1 %tmp_12_i, %tmp_15_i" [src/mac_header_strip/mac_header_strip.cpp:181]   --->   Operation 166 'or' 'sel_tmp104_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp14 = xor i1 %sel_tmp104_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:181]   --->   Operation 167 'xor' 'sel_tmp14' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp15 = and i1 %tmp_18_i, %sel_tmp14" [src/mac_header_strip/mac_header_strip.cpp:183]   --->   Operation 168 'and' 'sel_tmp15' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.33ns)   --->   "%sel_tmp111_demorgan = or i1 %sel_tmp104_demorgan, %tmp_18_i" [src/mac_header_strip/mac_header_strip.cpp:183]   --->   Operation 169 'or' 'sel_tmp111_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp16 = xor i1 %sel_tmp111_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:183]   --->   Operation 170 'xor' 'sel_tmp16' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp17 = and i1 %tmp_21_i, %sel_tmp16" [src/mac_header_strip/mac_header_strip.cpp:185]   --->   Operation 171 'and' 'sel_tmp17' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.33ns)   --->   "%sel_tmp120_demorgan = or i1 %sel_tmp111_demorgan, %tmp_21_i" [src/mac_header_strip/mac_header_strip.cpp:185]   --->   Operation 172 'or' 'sel_tmp120_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_cond7)   --->   "%sel_tmp18 = xor i1 %sel_tmp120_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:185]   --->   Operation 173 'xor' 'sel_tmp18' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_cond7)   --->   "%sel_tmp19 = and i1 %tmp_24_i, %sel_tmp18" [src/mac_header_strip/mac_header_strip.cpp:187]   --->   Operation 174 'and' 'sel_tmp19' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp131_demorgan = or i1 %sel_tmp120_demorgan, %tmp_24_i" [src/mac_header_strip/mac_header_strip.cpp:187]   --->   Operation 175 'or' 'sel_tmp131_demorgan' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp20 = xor i1 %sel_tmp131_demorgan, true" [src/mac_header_strip/mac_header_strip.cpp:187]   --->   Operation 176 'xor' 'sel_tmp20' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp21 = and i1 %tmp_27_i, %sel_tmp20" [src/mac_header_strip/mac_header_strip.cpp:189]   --->   Operation 177 'and' 'sel_tmp21' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node sendWord_keep_V_1)   --->   "%newSel23_cast_cast = select i1 %sel_tmp21, i6 7, i6 15" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 178 'select' 'newSel23_cast_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond7 = or i1 %sel_tmp21, %sel_tmp19" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 179 'or' 'or_cond7' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sendWord_keep_V_1)   --->   "%newSel2 = select i1 %sel_tmp17, i6 31, i6 -1" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 180 'select' 'newSel2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%or_cond8 = or i1 %sel_tmp17, %sel_tmp15" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 181 'or' 'or_cond8' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel3 = select i1 %sel_tmp13, i8 127, i8 -1" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 182 'select' 'newSel3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%or_cond9 = or i1 %sel_tmp13, %tmp_12_i" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 183 'or' 'or_cond9' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel29_cast_cast = select i1 %tmp_30_i, i8 3, i8 1" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 184 'select' 'newSel29_cast_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node sendWord_keep_V_1)   --->   "%newSel4 = select i1 %or_cond7, i6 %newSel23_cast_cast, i6 %newSel2" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 185 'select' 'newSel4' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node sendWord_keep_V_1)   --->   "%newSel31_cast = zext i6 %newSel4 to i8" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 186 'zext' 'newSel31_cast' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond = or i1 %or_cond7, %or_cond8" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 187 'or' 'or_cond' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.33ns) (out node of the LUT)   --->   "%newSel5 = select i1 %or_cond9, i8 %newSel3, i8 %newSel29_cast_cast" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 188 'select' 'newSel5' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.29ns) (out node of the LUT)   --->   "%sendWord_keep_V_1 = select i1 %or_cond, i8 %newSel31_cast, i8 %newSel5" [src/mac_header_strip/mac_header_strip.cpp:191]   --->   Operation 189 'select' 'sendWord_keep_V_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%p_Result_18_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:196]   --->   Operation 190 'partselect' 'p_Result_18_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sendWord_data_V_2 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_9, i16 %p_Result_18_i)" [src/mac_header_strip/mac_header_strip.cpp:196]   --->   Operation 191 'bitconcatenate' 'sendWord_data_V_2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_2, i8 %sendWord_keep_V_1, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:197]   --->   Operation 192 'write' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%p_Result_15_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:155]   --->   Operation 193 'partselect' 'p_Result_15_i' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%sendWord_data_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_7, i16 %p_Result_15_i)" [src/mac_header_strip/mac_header_strip.cpp:155]   --->   Operation 194 'bitconcatenate' 'sendWord_data_V_1' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_8 = call i96 @_ssdm_op_BitConcatenate.i96.i48.i48(i48 %v1_V, i48 %v2_V)" [src/mac_header_strip/mac_header_strip.cpp:157]   --->   Operation 195 'bitconcatenate' 'p_Result_8' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i & tmp_8_i)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.74ns)   --->   "%tmp_user_V_2 = select i1 %tmp_8_i, i96 %p_Result_8, i96 0" [src/mac_header_strip/mac_header_strip.cpp:156]   --->   Operation 196 'select' 'tmp_user_V_2' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = zext i96 %tmp_user_V_2 to i112" [src/mac_header_strip/mac_header_strip.cpp:160]   --->   Operation 197 'zext' 'tmp_user_V_3' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 198 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_1, i8 %keepTemp_V, i1 %tmp_last_V_1, i112 %tmp_user_V_3)" [src/mac_header_strip/mac_header_strip.cpp:176]   --->   Operation 198 'write' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_8_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 199 'partselect' 'p_Result_8_i' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%sendWord_data_V = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_5, i16 %p_Result_8_i)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 200 'bitconcatenate' 'sendWord_data_V' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%sendWord_keep_V = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %p_Result_11_i, i2 %p_Result_10_i)" [src/mac_header_strip/mac_header_strip.cpp:145]   --->   Operation 201 'bitconcatenate' 'sendWord_keep_V' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_7 = call i96 @_ssdm_op_BitConcatenate.i96.i48.i48(i48 %v1_V, i48 %v2_V)" [src/mac_header_strip/mac_header_strip.cpp:147]   --->   Operation 202 'bitconcatenate' 'p_Result_7' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i & tmp_2_i)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.74ns)   --->   "%tmp_user_V = select i1 %tmp_2_i, i96 %p_Result_7, i96 0" [src/mac_header_strip/mac_header_strip.cpp:146]   --->   Operation 203 'select' 'tmp_user_V' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = zext i96 %tmp_user_V to i112" [src/mac_header_strip/mac_header_strip.cpp:150]   --->   Operation 204 'zext' 'tmp_user_V_1' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00>
ST_2 : Operation 205 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V, i8 %sendWord_keep_V, i1 %tmp_last_V, i112 %tmp_user_V_1)" [src/mac_header_strip/mac_header_strip.cpp:150]   --->   Operation 205 'write' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "store i64 %p_Val2_s, i64* @cics_prevWord_data_V, align 8" [src/mac_header_strip/mac_header_strip.hpp:51->src/mac_header_strip/mac_header_strip.cpp:202]   --->   Operation 206 'store' <Predicate = (!brmerge_i)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.19ns)   --->   "%tmp_keep_V_1 = select i1 %tmp_5_i, i8 3, i8 1" [src/mac_header_strip/mac_header_strip.cpp:216]   --->   Operation 207 'select' 'tmp_keep_V_1' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.19> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_7_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:221]   --->   Operation 208 'partselect' 'p_Result_7_i' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_11 = zext i16 %p_Result_7_i to i64" [src/mac_header_strip/mac_header_strip.cpp:221]   --->   Operation 209 'zext' 'p_Result_11' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00>
ST_2 : Operation 210 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_11, i8 %tmp_keep_V_1, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:222]   --->   Operation 210 'write' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%p_Result_5_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %p_Val2_2, i32 48, i32 63)" [src/mac_header_strip/mac_header_strip.cpp:212]   --->   Operation 211 'partselect' 'p_Result_5_i' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_9 = zext i16 %p_Result_5_i to i64" [src/mac_header_strip/mac_header_strip.cpp:212]   --->   Operation 212 'zext' 'p_Result_9' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_10 = zext i2 %p_Result_6_i to i8" [src/mac_header_strip/mac_header_strip.cpp:212]   --->   Operation 213 'zext' 'p_Result_10' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_9, i8 %p_Result_10, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:213]   --->   Operation 214 'write' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i185* @ipDataFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 215 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 216 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/mac_header_strip/mac_header_strip.cpp:101]   --->   Operation 217 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_2, i8 %sendWord_keep_V_1, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:197]   --->   Operation 218 'write' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & !tmp_4_i & !tmp_9_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 219 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V_1, i8 %keepTemp_V, i1 %tmp_last_V_1, i112 %tmp_user_V_3)" [src/mac_header_strip/mac_header_strip.cpp:176]   --->   Operation 219 'write' <Predicate = (!brmerge_i & tmp_1_i & !tmp_7_i & tmp_4_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 220 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %sendWord_data_V, i8 %sendWord_keep_V, i1 %tmp_last_V, i112 %tmp_user_V_1)" [src/mac_header_strip/mac_header_strip.cpp:150]   --->   Operation 220 'write' <Predicate = (!brmerge_i & tmp_1_i & tmp_7_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "br label %._crit_edge18.new.i"   --->   Operation 221 'br' <Predicate = (!brmerge_i & cics_wordCount_V_fla_4)> <Delay = 0.00>
ST_3 : Operation 222 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_11, i8 %tmp_keep_V_1, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:222]   --->   Operation 222 'write' <Predicate = (brmerge_i & cics_wasLast_load & !tmp_3_i & !tmp_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 223 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P.i112P(i64* %dataOut_V_data_V, i8* %dataOut_V_keep_V, i1* %dataOut_V_last_V, i112* %dataOut_V_user_V, i64 %p_Result_9, i8 %p_Result_10, i1 true, i112 0)" [src/mac_header_strip/mac_header_strip.cpp:213]   --->   Operation 223 'write' <Predicate = (brmerge_i & cics_wasLast_load & tmp_3_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "br label %strip_mac_header.exit"   --->   Operation 224 'br' <Predicate = (sentBytes_V_flag_13_s)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 225 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 0.832ns.

 <State 1>: 8.87ns
The critical path consists of the following:
	fifo read on port 'ipDataFifo_V' [27]  (2.27 ns)
	'icmp' operation ('tmp_11_i', src/mac_header_strip/mac_header_strip.cpp:160) [127]  (0.782 ns)
	'or' operation ('sel_tmp6_demorgan', src/mac_header_strip/mac_header_strip.cpp:162) [137]  (0.337 ns)
	'or' operation ('sel_tmp13_demorgan', src/mac_header_strip/mac_header_strip.cpp:164) [140]  (0.337 ns)
	'or' operation ('sel_tmp22_demorgan', src/mac_header_strip/mac_header_strip.cpp:166) [143]  (0.337 ns)
	'or' operation ('sel_tmp33_demorgan', src/mac_header_strip/mac_header_strip.cpp:168) [146]  (0.337 ns)
	'or' operation ('sel_tmp46_demorgan', src/mac_header_strip/mac_header_strip.cpp:170) [149]  (0 ns)
	'xor' operation ('sel_tmp10', src/mac_header_strip/mac_header_strip.cpp:170) [150]  (0 ns)
	'and' operation ('sel_tmp11', src/mac_header_strip/mac_header_strip.cpp:172) [151]  (0.337 ns)
	'or' operation ('tmp8', src/mac_header_strip/mac_header_strip.cpp:174) [156]  (0.337 ns)
	'or' operation ('or_cond4', src/mac_header_strip/mac_header_strip.cpp:174) [169]  (0.337 ns)
	'select' operation ('newSel19_v', src/mac_header_strip/mac_header_strip.cpp:174) [172]  (0 ns)
	'add' operation ('newSel', src/mac_header_strip/mac_header_strip.cpp:174) [174]  (1.28 ns)
	'select' operation ('newSel1', src/mac_header_strip/mac_header_strip.cpp:174) [176]  (0.337 ns)
	multiplexor before 'phi' operation ('sentBytes_V_new_i', src/mac_header_strip/mac_header_strip.cpp:174) with incoming values : ('dataLen_V_load', src/mac_header_strip/mac_header_strip.cpp:144) ('p_Result_4_i', src/mac_header_strip/mac_header_strip.cpp:131) ('newSel1', src/mac_header_strip/mac_header_strip.cpp:174) [200]  (0.918 ns)
	'phi' operation ('sentBytes_V_new_i', src/mac_header_strip/mac_header_strip.cpp:174) with incoming values : ('dataLen_V_load', src/mac_header_strip/mac_header_strip.cpp:144) ('p_Result_4_i', src/mac_header_strip/mac_header_strip.cpp:131) ('newSel1', src/mac_header_strip/mac_header_strip.cpp:174) [200]  (0 ns)
	multiplexor before 'phi' operation ('sentBytes_V_new_10_i', src/mac_header_strip/mac_header_strip.cpp:174) with incoming values : ('dataLen_V_load', src/mac_header_strip/mac_header_strip.cpp:144) ('p_Result_4_i', src/mac_header_strip/mac_header_strip.cpp:131) ('newSel1', src/mac_header_strip/mac_header_strip.cpp:174) [249]  (0.918 ns)
	'phi' operation ('sentBytes_V_new_10_i', src/mac_header_strip/mac_header_strip.cpp:174) with incoming values : ('dataLen_V_load', src/mac_header_strip/mac_header_strip.cpp:144) ('p_Result_4_i', src/mac_header_strip/mac_header_strip.cpp:131) ('newSel1', src/mac_header_strip/mac_header_strip.cpp:174) [249]  (0 ns)
	'store' operation (src/mac_header_strip/mac_header_strip.cpp:132) of variable 'sentBytes_V_new_10_i', src/mac_header_strip/mac_header_strip.cpp:174 on static variable 'sentBytes_V' [252]  (0 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'or' operation ('sel_tmp104_demorgan', src/mac_header_strip/mac_header_strip.cpp:181) [83]  (0.337 ns)
	'or' operation ('sel_tmp111_demorgan', src/mac_header_strip/mac_header_strip.cpp:183) [86]  (0.337 ns)
	'or' operation ('sel_tmp120_demorgan', src/mac_header_strip/mac_header_strip.cpp:185) [89]  (0.337 ns)
	'or' operation ('sel_tmp131_demorgan', src/mac_header_strip/mac_header_strip.cpp:187) [92]  (0 ns)
	'xor' operation ('sel_tmp20', src/mac_header_strip/mac_header_strip.cpp:187) [93]  (0 ns)
	'and' operation ('sel_tmp21', src/mac_header_strip/mac_header_strip.cpp:189) [94]  (0.337 ns)
	'or' operation ('or_cond7', src/mac_header_strip/mac_header_strip.cpp:191) [96]  (0.337 ns)
	'or' operation ('or_cond', src/mac_header_strip/mac_header_strip.cpp:191) [104]  (0.337 ns)
	'select' operation ('sendWord.keep.V', src/mac_header_strip/mac_header_strip.cpp:191) [106]  (0.296 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
