/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [6:0] _03_;
  reg [14:0] _04_;
  reg [23:0] _05_;
  reg [11:0] _06_;
  reg [11:0] _07_;
  wire [10:0] _08_;
  reg [4:0] _09_;
  wire [18:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_38z;
  wire [11:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire [2:0] celloutsig_0_67z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = celloutsig_0_21z ? celloutsig_0_2z : celloutsig_0_5z;
  assign celloutsig_0_26z = ~(celloutsig_0_20z[2] & in_data[43]);
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_2z : in_data[75]);
  assign celloutsig_0_58z = !(celloutsig_0_15z ? celloutsig_0_39z[8] : celloutsig_0_12z);
  assign celloutsig_1_7z = !(in_data[188] ? in_data[117] : celloutsig_1_0z[9]);
  assign celloutsig_0_7z = !(celloutsig_0_2z ? celloutsig_0_5z : in_data[66]);
  assign celloutsig_0_10z = !(celloutsig_0_2z ? celloutsig_0_6z[5] : celloutsig_0_6z[0]);
  assign celloutsig_0_51z = ~celloutsig_0_43z;
  assign celloutsig_0_12z = ~celloutsig_0_3z;
  assign celloutsig_0_3z = ~((celloutsig_0_2z | in_data[6]) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_0_18z = ~((celloutsig_0_8z | celloutsig_0_5z) & (celloutsig_0_4z | celloutsig_0_8z));
  assign celloutsig_0_23z = ~((_01_ | _02_) & (in_data[80] | celloutsig_0_16z));
  assign celloutsig_0_40z = ~(celloutsig_0_25z ^ celloutsig_0_32z);
  assign celloutsig_0_42z = ~(celloutsig_0_4z ^ celloutsig_0_14z[4]);
  assign celloutsig_0_24z = ~(celloutsig_0_4z ^ celloutsig_0_1z);
  assign celloutsig_0_67z = { celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_53z } + { celloutsig_0_36z[0], celloutsig_0_64z, celloutsig_0_32z };
  assign celloutsig_1_0z = in_data[134:121] + in_data[149:136];
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 15'h0000;
    else _04_ <= { celloutsig_0_6z[7:3], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_36z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 24'h000000;
    else _05_ <= { celloutsig_0_36z[7:2], _04_, celloutsig_0_42z, celloutsig_0_42z, celloutsig_0_35z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 12'h000;
    else _06_ <= { celloutsig_0_30z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_31z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 12'h000;
    else _07_ <= in_data[35:24];
  reg [10:0] _32_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _32_ <= 11'h000;
    else _32_ <= { in_data[62:58], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_13z };
  assign { _08_[10:5], _01_, _08_[3:0] } = _32_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 5'h00;
    else _09_ <= _08_[9:5];
  reg [18:0] _34_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _34_ <= 19'h00000;
    else _34_ <= { _08_[6:5], _01_, _08_[3:2], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_8z, _09_, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z };
  assign { _10_[18:15], _02_, _10_[13], _00_, _10_[11:0] } = _34_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= { celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_15z };
  assign celloutsig_0_32z = { _10_[13], _00_, _10_[11:7], celloutsig_0_26z } === celloutsig_0_6z;
  assign celloutsig_0_4z = celloutsig_0_3z === celloutsig_0_2z;
  assign celloutsig_0_35z = { in_data[15:14], celloutsig_0_5z } >= _10_[6:4];
  assign celloutsig_0_43z = _09_[4:2] >= celloutsig_0_29z[3:1];
  assign celloutsig_0_9z = { celloutsig_0_6z[5:4], celloutsig_0_0z } >= { in_data[77], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_8z = { in_data[51:43], celloutsig_0_4z } <= { celloutsig_0_6z[7:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_26z } && { _08_[5], _01_, _08_[3:1], celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_10z } && { celloutsig_0_6z[4:0], celloutsig_0_5z };
  assign celloutsig_1_12z = celloutsig_1_5z && celloutsig_1_8z[8:5];
  assign celloutsig_0_53z = { _08_[2:1], celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_40z } || { celloutsig_0_29z[5:0], celloutsig_0_15z, celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_0_2z = { in_data[32], celloutsig_0_1z, celloutsig_0_0z } || in_data[56:54];
  assign celloutsig_1_8z = { celloutsig_1_0z[9:1], celloutsig_1_7z, celloutsig_1_5z } % { 1'h1, in_data[145:139], celloutsig_1_3z };
  assign celloutsig_0_28z = _03_[6] ? { _07_[3:0], celloutsig_0_15z } : { celloutsig_0_6z[7:4], celloutsig_0_18z };
  assign celloutsig_0_6z = in_data[59] ? { in_data[63:60], 1'h1, in_data[58:56] } : { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[27:8] != { in_data[63:45], celloutsig_0_0z };
  assign celloutsig_1_5z = - celloutsig_1_1z[8:5];
  assign celloutsig_0_52z = { celloutsig_0_38z[7:6], celloutsig_0_50z, celloutsig_0_15z } !== { _08_[6:5], _01_, _08_[3:0], celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_35z };
  assign celloutsig_0_13z = in_data[61:36] !== { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_15z = | { _07_[7:1], celloutsig_0_14z };
  assign celloutsig_0_21z = | { celloutsig_0_6z[6:0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_66z = | { celloutsig_0_60z, celloutsig_0_58z, celloutsig_0_52z, celloutsig_0_35z, celloutsig_0_29z[4:1], celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_16z = | { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[6:2] >> celloutsig_1_1z[8:4];
  assign celloutsig_0_20z = { celloutsig_0_6z[3], celloutsig_0_13z, celloutsig_0_0z } >> in_data[89:87];
  assign celloutsig_0_38z = { _09_[4:1], celloutsig_0_33z } >>> _07_[10:3];
  assign celloutsig_0_39z = { in_data[62:59], celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_9z } >>> { _07_[9:6], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_20z };
  assign celloutsig_1_1z = celloutsig_1_0z[13:3] >>> celloutsig_1_0z[12:2];
  assign celloutsig_0_29z = { celloutsig_0_6z[3:1], celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_24z } ^ _03_;
  assign celloutsig_0_33z = { in_data[61:60], celloutsig_0_4z, celloutsig_0_9z } ^ { in_data[58:56], celloutsig_0_5z };
  assign celloutsig_0_36z = _07_[11:4] ^ { _07_[8:6], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_16z };
  assign celloutsig_0_50z = _06_[6:0] ^ { _05_[16:11], celloutsig_0_7z };
  assign celloutsig_1_3z = celloutsig_1_0z[6:1] ^ celloutsig_1_1z[6:1];
  assign celloutsig_1_9z = celloutsig_1_3z[5:3] ^ in_data[185:183];
  assign celloutsig_1_18z = { celloutsig_1_2z[2:0], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_12z } ^ { in_data[108:103], celloutsig_1_9z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_4z } ^ { in_data[13:7], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_0z = ~((in_data[93] & in_data[79]) | in_data[35]);
  assign celloutsig_0_31z = ~((_03_[1] & celloutsig_0_16z) | celloutsig_0_28z[3]);
  assign celloutsig_0_64z = ~((celloutsig_0_31z & celloutsig_0_42z) | celloutsig_0_51z);
  assign celloutsig_0_60z = ~((celloutsig_0_51z & celloutsig_0_50z[6]) | (_04_[1] & celloutsig_0_24z));
  assign _08_[4] = _01_;
  assign { _10_[14], _10_[12] } = { _02_, _00_ };
  assign { out_data[136:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, 1'h1, celloutsig_0_66z, celloutsig_0_67z };
endmodule
