# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vending_machine.srcs/sources_1/new/edge_detector.vhd" \
"../../../../vending_machine.srcs/sources_1/new/vending_fsm.vhd" \
"../../../../vending_machine.srcs/sources_1/new/top.vhd" \
"../../../../vending_machine.srcs/sources_1/new/top_tb.vhd" \

# Do not sort compile order
nosort
