
*** Running vivado
    with args -log soc_div_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_div_gen_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_div_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 404.613 ; gain = 98.934
INFO: [Synth 8-638] synthesizing module 'soc_div_gen_0_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/synth/soc_div_gen_0_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'soc_div_gen_0_0' (12#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/synth/soc_div_gen_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 491.156 ; gain = 185.477
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:43 . Memory (MB): peak = 491.156 ; gain = 185.477
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 859.574 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:01:18 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:01:18 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:18 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:20 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:41 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:43 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:46 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:48 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:48 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:51 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:51 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:51 . Memory (MB): peak = 859.574 ; gain = 553.895
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:51 . Memory (MB): peak = 859.574 ; gain = 553.895

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    98|
|3     |LUT2    |   189|
|4     |LUT3    |  1056|
|5     |MUXCY   |  1089|
|6     |SRLC32E |     6|
|7     |XORCY   |  1089|
|8     |FDRE    |  3402|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:51 . Memory (MB): peak = 859.574 ; gain = 553.895
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:02:02 . Memory (MB): peak = 860.781 ; gain = 563.773
