Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Uart_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Uart_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Uart_top"
Output Format                      : NGC
Target Device                      : xc6slx45t-3-fgg484

---- Source Options
Top Module Name                    : Uart_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Xilinx\Project\Uart\Uart_clk\clk_div.vhd" into library work
Parsing entity <clk_div>.
Parsing architecture <Behavioral> of entity <clk_div>.
Parsing VHDL file "C:\Xilinx\Project\Uart\Uart_clk\Uart_top.vhd" into library work
Parsing entity <Uart_top>.
Parsing architecture <Behavioral> of entity <uart_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Uart_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_div> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Xilinx\Project\Uart\Uart_clk\clk_div.vhd" Line 63. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Uart_top>.
    Related source file is "C:\Xilinx\Project\Uart\Uart_clk\Uart_top.vhd".
    Summary:
	no macro.
Unit <Uart_top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Xilinx\Project\Uart\Uart_clk\clk_div.vhd".
    Found 14-bit register for signal <Baud>.
    Found 15-bit register for signal <counter>.
    Found 1-bit register for signal <tmp>.
    Found 15-bit adder for signal <counter[14]_GND_7_o_add_3_OUT> created at line 78.
    Found 8x14-bit Read Only RAM for signal <Baudrate[2]_PWR_7_o_wide_mux_0_OUT>
    Found 15-bit comparator equal for signal <Baud[14]_counter[14]_equal_3_o> created at line 74
    WARNING:Xst:2404 -  FFs/Latches <Baud<14:14>> (without init value) have a constant value of 0 in block <clk_div>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x14-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 15-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 14-bit register                                       : 1
 15-bit register                                       : 1
# Comparators                                          : 1
 15-bit comparator equal                               : 1
# Multiplexers                                         : 1
 15-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3217 - HDL ADVISOR - Register <Baud> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_Baudrate[2]_PWR_7_o_wide_mux_0_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 14-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Baudrate>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x14-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 1
 15-bit up counter                                     : 1
# Registers                                            : 15
 Flip-Flops                                            : 15
# Comparators                                          : 1
 15-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Uart_top> ...

Optimizing unit <clk_div> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Uart_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Uart_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 72
#      GND                         : 1
#      LUT2                        : 18
#      LUT3                        : 12
#      LUT5                        : 1
#      LUT6                        : 4
#      MUXCY                       : 20
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 30
#      FDC                         : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 4
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  54576     0%  
 Number of Slice LUTs:                   35  out of  27288     0%  
    Number used as Logic:                35  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     35
   Number with an unused Flip Flop:       5  out of     35    14%  
   Number with an unused LUT:             0  out of     35     0%  
   Number of fully used LUT-FF pairs:    30  out of     35    85%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    296     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.793ns (Maximum Frequency: 263.640MHz)
   Minimum input arrival time before clock: 2.915ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 3.793ns (frequency: 263.640MHz)
  Total number of paths / destination ports: 4065 / 16
-------------------------------------------------------------------------
Delay:               3.793ns (Levels of Logic = 22)
  Source:            clk_div_unit/counter_0 (FF)
  Destination:       clk_div_unit/counter_14 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: clk_div_unit/counter_0 to clk_div_unit/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  clk_div_unit/counter_0 (clk_div_unit/counter_0)
     LUT6:I1->O            1   0.203   0.000  clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_lut<0> (clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_cy<0> (clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_cy<1> (clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_cy<2> (clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_cy<3> (clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_cy<3>)
     MUXCY:CI->O          17   0.019   1.028  clk_div_unit/Mcompar_Baud[14]_counter[14]_equal_3_o_cy<4> (clk_div_unit/Baud[14]_counter[14]_equal_3_o)
     LUT2:I1->O            1   0.205   0.000  clk_div_unit/Mcount_counter_lut<0> (clk_div_unit/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clk_div_unit/Mcount_counter_cy<0> (clk_div_unit/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<1> (clk_div_unit/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<2> (clk_div_unit/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<3> (clk_div_unit/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<4> (clk_div_unit/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<5> (clk_div_unit/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<6> (clk_div_unit/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<7> (clk_div_unit/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<8> (clk_div_unit/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<9> (clk_div_unit/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<10> (clk_div_unit/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<11> (clk_div_unit/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  clk_div_unit/Mcount_counter_cy<12> (clk_div_unit/Mcount_counter_cy<12>)
     MUXCY:CI->O           0   0.019   0.000  clk_div_unit/Mcount_counter_cy<13> (clk_div_unit/Mcount_counter_cy<13>)
     XORCY:CI->O           1   0.180   0.000  clk_div_unit/Mcount_counter_xor<14> (clk_div_unit/Mcount_counter14)
     FDC:D                     0.102          clk_div_unit/counter_14
    ----------------------------------------
    Total                      3.793ns (1.804ns logic, 1.989ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 70 / 44
-------------------------------------------------------------------------
Offset:              2.915ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       clk_div_unit/counter_14 (FF)
  Destination Clock: clk_in rising

  Data Path: reset to clk_div_unit/counter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            30   1.222   1.263  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          clk_div_unit/Baud_0
    ----------------------------------------
    Total                      2.915ns (1.652ns logic, 1.263ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            clk_div_unit/tmp (FF)
  Destination:       Uart_clk_out (PAD)
  Source Clock:      clk_in rising

  Data Path: clk_div_unit/tmp to Uart_clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  clk_div_unit/tmp (clk_div_unit/tmp)
     OBUF:I->O                 2.571          Uart_clk_out_OBUF (Uart_clk_out)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.793|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.12 secs
 
--> 

Total memory usage is 253080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

