--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml top_game.twx top_game.ncd -o top_game.twr top_game.pcf -ucf
test.ucf

Design file:              top_game.ncd
Physical constraint file: top_game.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8183 paths analyzed, 522 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.280ns.
--------------------------------------------------------------------------------

Paths for end point ld/displayL_FSM_FFd2 (SLICE_X13Y22.C3), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_19 (FF)
  Destination:          ld/displayL_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.224ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_19 to ld/displayL_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   ld/counter<19>
                                                       ld/counter_19
    SLICE_X14Y24.A1      net (fanout=15)       1.183   ld/counter<19>
    SLICE_X14Y24.A       Tilo                  0.235   ld/counter[31]_counter[31]_OR_54_o22
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1_SW0
    SLICE_X12Y21.A2      net (fanout=1)        0.987   N18
    SLICE_X12Y21.A       Tilo                  0.254   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D2      net (fanout=6)        1.768   ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D       Tilo                  0.259   ld/counter[31]_counter[31]_OR_54_o50
                                                       ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y20.CX      net (fanout=9)        1.861   ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y20.CMUX    Tcxc                  0.182   N20
                                                       ld/counter[31]_counter[31]_OR_54_o51_SW7
    SLICE_X13Y22.C3      net (fanout=1)        0.597   N58
    SLICE_X13Y22.CLK     Tas                   0.373   ld/displayL_FSM_FFd2
                                                       ld/displayL_FSM_FFd2-In
                                                       ld/displayL_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      8.224ns (1.828ns logic, 6.396ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_26 (FF)
  Destination:          ld/displayL_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.848ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_26 to ld/displayL_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.525   ld/counter<27>
                                                       ld/counter_26
    SLICE_X13Y20.A4      net (fanout=10)       1.277   ld/counter<26>
    SLICE_X13Y20.A       Tilo                  0.259   N32
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>11_SW1
    SLICE_X12Y21.A4      net (fanout=1)        0.493   N32
    SLICE_X12Y21.A       Tilo                  0.254   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D2      net (fanout=6)        1.768   ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D       Tilo                  0.259   ld/counter[31]_counter[31]_OR_54_o50
                                                       ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y20.CX      net (fanout=9)        1.861   ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y20.CMUX    Tcxc                  0.182   N20
                                                       ld/counter[31]_counter[31]_OR_54_o51_SW7
    SLICE_X13Y22.C3      net (fanout=1)        0.597   N58
    SLICE_X13Y22.CLK     Tas                   0.373   ld/displayL_FSM_FFd2
                                                       ld/displayL_FSM_FFd2-In
                                                       ld/displayL_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.848ns (1.852ns logic, 5.996ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_8 (FF)
  Destination:          ld/displayL_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.781ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_8 to ld/displayL_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.525   ld/counter<11>
                                                       ld/counter_8
    SLICE_X14Y24.A2      net (fanout=7)        0.740   ld/counter<8>
    SLICE_X14Y24.A       Tilo                  0.235   ld/counter[31]_counter[31]_OR_54_o22
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1_SW0
    SLICE_X12Y21.A2      net (fanout=1)        0.987   N18
    SLICE_X12Y21.A       Tilo                  0.254   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D2      net (fanout=6)        1.768   ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D       Tilo                  0.259   ld/counter[31]_counter[31]_OR_54_o50
                                                       ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y20.CX      net (fanout=9)        1.861   ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y20.CMUX    Tcxc                  0.182   N20
                                                       ld/counter[31]_counter[31]_OR_54_o51_SW7
    SLICE_X13Y22.C3      net (fanout=1)        0.597   N58
    SLICE_X13Y22.CLK     Tas                   0.373   ld/displayL_FSM_FFd2
                                                       ld/displayL_FSM_FFd2-In
                                                       ld/displayL_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      7.781ns (1.828ns logic, 5.953ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point ld/displayL_FSM_FFd1 (SLICE_X13Y22.A6), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_19 (FF)
  Destination:          ld/displayL_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.978ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_19 to ld/displayL_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   ld/counter<19>
                                                       ld/counter_19
    SLICE_X14Y24.A1      net (fanout=15)       1.183   ld/counter<19>
    SLICE_X14Y24.A       Tilo                  0.235   ld/counter[31]_counter[31]_OR_54_o22
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1_SW0
    SLICE_X12Y21.A2      net (fanout=1)        0.987   N18
    SLICE_X12Y21.A       Tilo                  0.254   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D2      net (fanout=6)        1.768   ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D       Tilo                  0.259   ld/counter[31]_counter[31]_OR_54_o50
                                                       ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y21.CX      net (fanout=9)        1.861   ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y21.CMUX    Tcxc                  0.182   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_counter[31]_OR_54_o51_SW5
    SLICE_X13Y22.A6      net (fanout=1)        0.351   N55
    SLICE_X13Y22.CLK     Tas                   0.373   ld/displayL_FSM_FFd2
                                                       ld/displayL_FSM_FFd1-In
                                                       ld/displayL_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.978ns (1.828ns logic, 6.150ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_26 (FF)
  Destination:          ld/displayL_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 5)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_26 to ld/displayL_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.525   ld/counter<27>
                                                       ld/counter_26
    SLICE_X13Y20.A4      net (fanout=10)       1.277   ld/counter<26>
    SLICE_X13Y20.A       Tilo                  0.259   N32
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>11_SW1
    SLICE_X12Y21.A4      net (fanout=1)        0.493   N32
    SLICE_X12Y21.A       Tilo                  0.254   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D2      net (fanout=6)        1.768   ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D       Tilo                  0.259   ld/counter[31]_counter[31]_OR_54_o50
                                                       ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y21.CX      net (fanout=9)        1.861   ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y21.CMUX    Tcxc                  0.182   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_counter[31]_OR_54_o51_SW5
    SLICE_X13Y22.A6      net (fanout=1)        0.351   N55
    SLICE_X13Y22.CLK     Tas                   0.373   ld/displayL_FSM_FFd2
                                                       ld/displayL_FSM_FFd1-In
                                                       ld/displayL_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (1.852ns logic, 5.750ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_8 (FF)
  Destination:          ld/displayL_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.535ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_8 to ld/displayL_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.525   ld/counter<11>
                                                       ld/counter_8
    SLICE_X14Y24.A2      net (fanout=7)        0.740   ld/counter<8>
    SLICE_X14Y24.A       Tilo                  0.235   ld/counter[31]_counter[31]_OR_54_o22
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1_SW0
    SLICE_X12Y21.A2      net (fanout=1)        0.987   N18
    SLICE_X12Y21.A       Tilo                  0.254   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D2      net (fanout=6)        1.768   ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D       Tilo                  0.259   ld/counter[31]_counter[31]_OR_54_o50
                                                       ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y21.CX      net (fanout=9)        1.861   ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X12Y21.CMUX    Tcxc                  0.182   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_counter[31]_OR_54_o51_SW5
    SLICE_X13Y22.A6      net (fanout=1)        0.351   N55
    SLICE_X13Y22.CLK     Tas                   0.373   ld/displayL_FSM_FFd2
                                                       ld/displayL_FSM_FFd1-In
                                                       ld/displayL_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.535ns (1.828ns logic, 5.707ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point ld/displayL_FSM_FFd4 (SLICE_X12Y27.C2), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_19 (FF)
  Destination:          ld/displayL_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.568ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.290 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_19 to ld/displayL_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.525   ld/counter<19>
                                                       ld/counter_19
    SLICE_X14Y24.A1      net (fanout=15)       1.183   ld/counter<19>
    SLICE_X14Y24.A       Tilo                  0.235   ld/counter[31]_counter[31]_OR_54_o22
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1_SW0
    SLICE_X12Y21.A2      net (fanout=1)        0.987   N18
    SLICE_X12Y21.A       Tilo                  0.254   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D2      net (fanout=6)        1.768   ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D       Tilo                  0.259   ld/counter[31]_counter[31]_OR_54_o50
                                                       ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X10Y27.A4      net (fanout=9)        0.852   ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X10Y27.A       Tilo                  0.235   ld/displayL_FSM_FFd2-In1
                                                       ld/counter[31]_counter[31]_OR_54_o51_SW1
    SLICE_X12Y27.C2      net (fanout=1)        0.931   N49
    SLICE_X12Y27.CLK     Tas                   0.339   ld/displayL_FSM_FFd4
                                                       ld/displayL_FSM_FFd4-In1
                                                       ld/displayL_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.568ns (1.847ns logic, 5.721ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_26 (FF)
  Destination:          ld/displayL_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.192ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_26 to ld/displayL_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.CQ      Tcko                  0.525   ld/counter<27>
                                                       ld/counter_26
    SLICE_X13Y20.A4      net (fanout=10)       1.277   ld/counter<26>
    SLICE_X13Y20.A       Tilo                  0.259   N32
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>11_SW1
    SLICE_X12Y21.A4      net (fanout=1)        0.493   N32
    SLICE_X12Y21.A       Tilo                  0.254   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D2      net (fanout=6)        1.768   ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D       Tilo                  0.259   ld/counter[31]_counter[31]_OR_54_o50
                                                       ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X10Y27.A4      net (fanout=9)        0.852   ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X10Y27.A       Tilo                  0.235   ld/displayL_FSM_FFd2-In1
                                                       ld/counter[31]_counter[31]_OR_54_o51_SW1
    SLICE_X12Y27.C2      net (fanout=1)        0.931   N49
    SLICE_X12Y27.CLK     Tas                   0.339   ld/displayL_FSM_FFd4
                                                       ld/displayL_FSM_FFd4-In1
                                                       ld/displayL_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.192ns (1.871ns logic, 5.321ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/counter_8 (FF)
  Destination:          ld/displayL_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.125ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.290 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/counter_8 to ld/displayL_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.525   ld/counter<11>
                                                       ld/counter_8
    SLICE_X14Y24.A2      net (fanout=7)        0.740   ld/counter<8>
    SLICE_X14Y24.A       Tilo                  0.235   ld/counter[31]_counter[31]_OR_54_o22
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1_SW0
    SLICE_X12Y21.A2      net (fanout=1)        0.987   N18
    SLICE_X12Y21.A       Tilo                  0.254   ld/counter[31]_PWR_3_o_equal_23_o
                                                       ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D2      net (fanout=6)        1.768   ld/counter[31]_GND_3_o_equal_33_o<31>1
    SLICE_X11Y30.D       Tilo                  0.259   ld/counter[31]_counter[31]_OR_54_o50
                                                       ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X10Y27.A4      net (fanout=9)        0.852   ld/counter[31]_counter[31]_OR_54_o50
    SLICE_X10Y27.A       Tilo                  0.235   ld/displayL_FSM_FFd2-In1
                                                       ld/counter[31]_counter[31]_OR_54_o51_SW1
    SLICE_X12Y27.C2      net (fanout=1)        0.931   N49
    SLICE_X12Y27.CLK     Tas                   0.339   ld/displayL_FSM_FFd4
                                                       ld/displayL_FSM_FFd4-In1
                                                       ld/displayL_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      7.125ns (1.847ns logic, 5.278ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rn/Mshreg_r_LFSR_5 (SLICE_X12Y23.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rn/r_LFSR_3 (FF)
  Destination:          rn/Mshreg_r_LFSR_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rn/r_LFSR_3 to rn/Mshreg_r_LFSR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.CQ      Tcko                  0.234   rn/r_LFSR<5>
                                                       rn/r_LFSR_3
    SLICE_X12Y23.DI      net (fanout=6)        0.097   rn/r_LFSR<3>
    SLICE_X12Y23.CLK     Tdh         (-Th)    -0.033   rn/r_LFSR<5>
                                                       rn/Mshreg_r_LFSR_5
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.267ns logic, 0.097ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Paths for end point td/btb/counter_0 (SLICE_X9Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               td/btb/counter_0 (FF)
  Destination:          td/btb/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: td/btb/counter_0 to td/btb/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.198   td/btb/counter<0>
                                                       td/btb/counter_0
    SLICE_X9Y43.A6       net (fanout=5)        0.033   td/btb/counter<0>
    SLICE_X9Y43.CLK      Tah         (-Th)    -0.215   td/btb/counter<0>
                                                       td/btb/Msub_counter[2]_GND_5_o_sub_17_OUT_xor<0>11_INV_0
                                                       td/btb/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point ld/state_0 (SLICE_X9Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ld/state_0 (FF)
  Destination:          ld/state_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ld/state_0 to ld/state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.AQ       Tcko                  0.198   ld/state<1>
                                                       ld/state_0
    SLICE_X9Y30.A6       net (fanout=5)        0.034   ld/state<0>
    SLICE_X9Y30.CLK      Tah         (-Th)    -0.215   ld/state<1>
                                                       ld/state_0_glue_set
                                                       ld/state_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rn/r_LFSR<5>/CLK
  Logical resource: rn/Mshreg_r_LFSR_5/CLK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ld/counter<3>/CLK
  Logical resource: ld/counter_0/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.280|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8183 paths, 0 nets, and 1173 connections

Design statistics:
   Minimum period:   8.280ns{1}   (Maximum frequency: 120.773MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 30 20:25:49 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



