#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Dec  6 20:06:26 2016
# Process ID: 15821
# Log file: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_3 /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
add_files -norecurse {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/sin_lut.vh /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/phinc_lut.vh /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/exp_lut.vh}
add_files -norecurse {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_noise_lfsr.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_acc.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_phinc_rom.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_sum_op.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_sh2.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/chip_interface.sv /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_phasegen.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_op.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_timers.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_exptable.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_lfo.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_lfo_lfsr.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_noise.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/trackball_top.sv /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_reg.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_sh.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_mmr.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_lin2exp.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/audio_helper.vhd /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_exp2lin.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_envelope.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_sintable.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/leta.vhdl /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_pm.v /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv}
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/zed_audio.xdc
import_files -fileset constrs_1 /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/zed_audio.xdc
remove_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd
import_files -force -norecurse /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/audio_helper.vhd
update_compile_order -fileset sources_1
import_files -norecurse {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/hdl/clocking.vhd /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/hdl/i2s_data_interface.vhd /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/hdl/i3c2.vhd /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/hdl/i2c.vhd /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/hdl/audio_top.vhd}
update_compile_order -fileset sources_1
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Dec  6 20:22:06 2016. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  6 20:22:06 2016...
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
remove_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd
import_files -force -norecurse /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/audio_helper.vhd
update_compile_order -fileset sources_1
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/zed_audio.xdc -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/zed_audio.xdc'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/zed_audio.xdc' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc'.
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc'.
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc'.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  6 20:29:34 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Tue Dec  6 20:29:34 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  6 20:32:08 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Tue Dec  6 20:32:08 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/zedboard_audio/constraints/zed_audio.xdc' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  6 20:34:52 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Tue Dec  6 20:34:52 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-15821-centennial.andrew.cmu.edu/dcp/chip_interface.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-15821-centennial.andrew.cmu.edu/dcp/chip_interface.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6186.180 ; gain = 0.000 ; free physical = 6125 ; free virtual = 20025
Restored from archive | CPU: 0.020000 secs | Memory: 0.196022 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6186.180 ; gain = 0.000 ; free physical = 6125 ; free virtual = 20025
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6318.531 ; gain = 332.551 ; free physical = 6002 ; free virtual = 19899
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost:3121.
 Targets(s) "jsn1" may be locked by another hw_server.
ERROR: [Labtools 27-3175] Target jsn-DLC9LP-000010ebe6b201 is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
ERROR: [Labtoolstcl 44-142] There is no current hw_target and no option value given for 'hw_target'.

    while executing
"close_hw_target"
    ("after" script)
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6622.805 ; gain = 0.000 ; free physical = 5646 ; free virtual = 19545
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv'.
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/trackball_top.sv -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/trackball_top.sv'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/trackball_top.sv' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv'.
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/chip_interface.sv -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/chip_interface.sv'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/chip_interface.sv' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv'.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Tue Dec  6 20:45:40 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  6 20:46:39 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  6 20:47:28 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  6 20:48:30 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6689.703 ; gain = 0.000 ; free physical = 5324 ; free virtual = 19515
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv'.
ERROR: [Labtools 27-3175] Target jsn-DLC9LP-000010ebe6b201 is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv'.
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv'.
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/jt51_top.sv' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  6 20:54:35 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/synth_1/runme.log
[Tue Dec  6 20:54:35 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost:3121.
 Targets(s) "jsn1, jsn-DLC9LP-000010ebe6b201" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost:3121.
 Targets(s) "jsn1, jsn-DLC9LP-000010ebe6b201" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost:3121.
 Targets(s) "jsn1, jsn-DLC9LP-000010ebe6b201" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost:3121.
 Targets(s) "jsn1, jsn-DLC9LP-000010ebe6b201, jsn2" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost:3121.
 Targets(s) "jsn1, jsn-DLC9LP-000010ebe6b201, jsn2, jsn3" may be locked by another hw_server.
ERROR: [Labtools 27-3175] Target jsn-DLC9LP-000010ebe6b201 is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
ERROR: [Labtoolstcl 44-142] There is no current hw_target and no option value given for 'hw_target'.

    while executing
"close_hw_target"
    ("after" script)
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6691.703 ; gain = 0.000 ; free physical = 5339 ; free virtual = 19497
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_project
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
close_project
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
update_files -from_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/chip_interface.sv -to_files /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv' with file '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/chip_interface.sv'.
INFO: [filemgmt 20-1080] Importing file from '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/chip_interface.sv' to '/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv'.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Tue Dec  6 21:05:32 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  6 21:06:27 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  6 21:07:34 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-15821-centennial.andrew.cmu.edu/dcp/chip_interface_early.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-15821-centennial.andrew.cmu.edu/dcp/chip_interface_early.xdc]
Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-15821-centennial.andrew.cmu.edu/dcp/chip_interface.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc:4]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6757.699 ; gain = 65.996 ; free physical = 5402 ; free virtual = 19459
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-15821-centennial.andrew.cmu.edu/dcp/chip_interface.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6760.699 ; gain = 3.000 ; free physical = 5399 ; free virtual = 19457
Restored from archive | CPU: 0.150000 secs | Memory: 3.263863 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6760.699 ; gain = 3.000 ; free physical = 5399 ; free virtual = 19457
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 6891.031 ; gain = 199.328 ; free physical = 5304 ; free virtual = 19351
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6893.309 ; gain = 0.000 ; free physical = 5294 ; free virtual = 19343
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtools 27-3175] Target jsn-DLC9LP-000010ebe6b201 is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
close_project
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/trackball_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/hdl/i3c2.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/sources_1/imports/jt51_synth/leta.vhdl:1]
[Tue Dec  6 21:11:36 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  6 21:12:29 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  6 21:13:29 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-15821-centennial.andrew.cmu.edu/dcp/chip_interface_early.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-15821-centennial.andrew.cmu.edu/dcp/chip_interface_early.xdc]
Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-15821-centennial.andrew.cmu.edu/dcp/chip_interface.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.srcs/constrs_1/imports/jt51_synth/zed_audio.xdc:4]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6893.309 ; gain = 0.000 ; free physical = 5228 ; free virtual = 19286
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/.Xil/Vivado-15821-centennial.andrew.cmu.edu/dcp/chip_interface.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6893.309 ; gain = 0.000 ; free physical = 5228 ; free virtual = 19286
Restored from archive | CPU: 0.150000 secs | Memory: 3.229630 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6893.309 ; gain = 0.000 ; free physical = 5228 ; free virtual = 19286
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6906.703 ; gain = 13.395 ; free physical = 5234 ; free virtual = 19282
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_3/project_3.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6906.703 ; gain = 0.000 ; free physical = 5227 ; free virtual = 19275
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_project
open_project /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_acc.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_envelope.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exp2lin.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "exp_lut.vh" included at line 30. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_exptable.v:30]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lfo_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_lin2exp.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_mmr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_noise_lfsr.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phasegen.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:1]
INFO: [HDL 9-1065] Parsing verilog file "phinc_lut.vh" included at line 31. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_phinc_rom.v:31]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_pm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sh2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:1]
INFO: [HDL 9-1065] Parsing verilog file "sin_lut.vh" included at line 29. [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sintable.v:29]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_sum_op.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/jt51_timers.v:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/jt51_synth/chip_interface.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv" into library work [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/jt51_top.sv:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/ADAU1761_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_configuraiton_data.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/adau1761_izedboard.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/jt51_synth/audio_helper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/audio_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/clocking.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2c.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i2s_data_interface.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd" into library xil_defaultlib [/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.srcs/sources_1/imports/trunk/zedboard_audio/hdl/i3c2.vhd:1]
[Tue Dec  6 21:15:41 2016] Launched synth_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Dec  6 21:16:33 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Dec  6 21:17:34 2016] Launched impl_1...
Run output will be captured here: /afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:42:45
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000010ebe6b201]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/000010ebe6b201
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/yiyiz/Private/MM545/YM2151/trunk/jt51_synth/project_2/project_2.runs/impl_1/chip_interface.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6906.703 ; gain = 0.000 ; free physical = 5246 ; free virtual = 19272
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  6 21:19:44 2016...
