#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000023d178d57d0 .scope module, "instruction_decoder" "instruction_decoder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "reg1";
    .port_info 3 /OUTPUT 4 "reg2";
    .port_info 4 /OUTPUT 4 "imm";
v0000023d178c9ff0_0 .net "imm", 3 0, L_0000023d17939dd0;  1 drivers
o0000023d178ded08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000023d178cae50_0 .net "instr", 15 0, o0000023d178ded08;  0 drivers
v0000023d178ca1d0_0 .net "opcode", 3 0, L_0000023d17939970;  1 drivers
v0000023d178cab30_0 .net "reg1", 3 0, L_0000023d17939a10;  1 drivers
v0000023d178cba30_0 .net "reg2", 3 0, L_0000023d17939d30;  1 drivers
L_0000023d17939970 .part o0000023d178ded08, 12, 4;
L_0000023d17939a10 .part o0000023d178ded08, 8, 4;
L_0000023d17939d30 .part o0000023d178ded08, 4, 4;
L_0000023d17939dd0 .part o0000023d178ded08, 0, 4;
S_0000023d178d5960 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -12;
v0000023d17938c50_0 .var/i "c", 31 0;
v0000023d17939650_0 .var "clk", 0 0;
v0000023d179390b0_0 .var/i "f_bin", 31 0;
v0000023d179396f0_0 .var/i "f_hex", 31 0;
v0000023d179398d0_0 .var/i "f_in", 31 0;
v0000023d17939290_0 .var "reset", 0 0;
S_0000023d178c1260 .scope module, "cpu_inst" "cpu" 3 13, 4 1 0, S_0000023d178d5960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halted";
L_0000023d178c80b0 .functor BUFZ 1, v0000023d178ca630_0, C4<0>, C4<0>, C4<0>;
L_0000023d17960118 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000023d17938390_0 .net/2u *"_ivl_10", 3 0, L_0000023d17960118;  1 drivers
v0000023d17939470_0 .net *"_ivl_12", 0 0, L_0000023d1793ac60;  1 drivers
L_0000023d17960160 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023d17939330_0 .net/2u *"_ivl_16", 3 0, L_0000023d17960160;  1 drivers
v0000023d17938a70_0 .net "alu_enable", 0 0, v0000023d178ca950_0;  1 drivers
v0000023d17938750_0 .net "alu_result", 7 0, v0000023d178caef0_0;  1 drivers
v0000023d17939510_0 .net "alu_selected", 7 0, L_0000023d1793be80;  1 drivers
v0000023d17938250_0 .net "clk", 0 0, v0000023d17939650_0;  1 drivers
v0000023d17938f70_0 .net "crypto_out", 7 0, L_0000023d178c8c80;  1 drivers
v0000023d17939150_0 .net "data_out", 7 0, v0000023d178cbdf0_0;  1 drivers
v0000023d17938930_0 .net "halt_signal", 0 0, v0000023d178ca630_0;  1 drivers
v0000023d17938e30_0 .net "halted", 0 0, L_0000023d178c80b0;  1 drivers
v0000023d17938ed0_0 .net "instruction", 15 0, v0000023d178ca4f0_0;  1 drivers
v0000023d179382f0_0 .net "mem_read", 0 0, v0000023d178ca8b0_0;  1 drivers
v0000023d17939bf0_0 .net "mem_write", 0 0, v0000023d178cb490_0;  1 drivers
v0000023d179384d0_0 .net "opcode", 3 0, L_0000023d17938070;  1 drivers
v0000023d17938430_0 .net "pc", 7 0, v0000023d178cbcb0_0;  1 drivers
v0000023d179395b0_0 .net "pc_enable", 0 0, v0000023d178ca6d0_0;  1 drivers
v0000023d17938570_0 .net "rd", 3 0, L_0000023d17938110;  1 drivers
v0000023d17938b10_0 .net "reg_rs1", 7 0, L_0000023d178c87b0;  1 drivers
v0000023d179391f0_0 .net "reg_rs2", 7 0, L_0000023d178c8a50;  1 drivers
v0000023d17938610_0 .net "reg_write", 0 0, v0000023d178cabd0_0;  1 drivers
v0000023d17937fd0_0 .net "reg_write_data", 7 0, L_0000023d1793a580;  1 drivers
v0000023d17939010_0 .net "reset", 0 0, v0000023d17939290_0;  1 drivers
v0000023d179387f0_0 .net "rs1", 3 0, L_0000023d179381b0;  1 drivers
v0000023d17939830_0 .net "rs2", 3 0, L_0000023d1793b2a0;  1 drivers
v0000023d17938bb0_0 .net "state", 2 0, v0000023d178cb170_0;  1 drivers
L_0000023d17938070 .part v0000023d178ca4f0_0, 12, 4;
L_0000023d17938110 .part v0000023d178ca4f0_0, 8, 4;
L_0000023d179381b0 .part v0000023d178ca4f0_0, 4, 4;
L_0000023d1793b2a0 .part v0000023d178ca4f0_0, 0, 4;
L_0000023d1793ac60 .cmp/eq 4, L_0000023d17938070, L_0000023d17960118;
L_0000023d1793be80 .functor MUXZ 8, v0000023d178caef0_0, L_0000023d178c8c80, L_0000023d1793ac60, C4<>;
L_0000023d1793a4e0 .concat [ 4 4 0 0], L_0000023d17938110, L_0000023d17960160;
L_0000023d1793a580 .functor MUXZ 8, L_0000023d1793be80, v0000023d178cbdf0_0, v0000023d178ca8b0_0, C4<>;
S_0000023d178c13f0 .scope module, "alu_inst" "alu" 4 67, 5 1 0, S_0000023d178c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 4 "opcode";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "b";
    .port_info 4 /OUTPUT 8 "result";
v0000023d178ca310_0 .net "a", 7 0, L_0000023d178c87b0;  alias, 1 drivers
v0000023d178ca450_0 .net "b", 7 0, L_0000023d178c8a50;  alias, 1 drivers
v0000023d178cb8f0_0 .net "enable", 0 0, v0000023d178ca950_0;  alias, 1 drivers
v0000023d178ca090_0 .net "opcode", 3 0, L_0000023d17938070;  alias, 1 drivers
v0000023d178caef0_0 .var "result", 7 0;
E_0000023d178cd9b0 .event edge, v0000023d178cb8f0_0, v0000023d178ca090_0, v0000023d178ca310_0, v0000023d178ca450_0;
S_0000023d178c1580 .scope module, "cu_inst" "control_unit" 4 35, 6 1 0, S_0000023d178c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "pc_enable";
    .port_info 8 /OUTPUT 1 "halt";
    .port_info 9 /OUTPUT 3 "state";
P_0000023d178a5860 .param/l "S_DECODE" 1 6 15, C4<001>;
P_0000023d178a5898 .param/l "S_EXECUTE" 1 6 16, C4<010>;
P_0000023d178a58d0 .param/l "S_FETCH" 1 6 14, C4<000>;
P_0000023d178a5908 .param/l "S_HALT" 1 6 19, C4<101>;
P_0000023d178a5940 .param/l "S_MEM" 1 6 17, C4<011>;
P_0000023d178a5978 .param/l "S_WRITEBACK" 1 6 18, C4<100>;
v0000023d178ca950_0 .var "alu_enable", 0 0;
v0000023d178cb7b0_0 .net "clk", 0 0, v0000023d17939650_0;  alias, 1 drivers
v0000023d178ca630_0 .var "halt", 0 0;
v0000023d178ca8b0_0 .var "mem_read", 0 0;
v0000023d178cb490_0 .var "mem_write", 0 0;
v0000023d178cbe90_0 .var "next_state", 2 0;
v0000023d178cb030_0 .net "opcode", 3 0, L_0000023d17938070;  alias, 1 drivers
v0000023d178ca6d0_0 .var "pc_enable", 0 0;
v0000023d178cabd0_0 .var "reg_write", 0 0;
v0000023d178cb0d0_0 .net "reset", 0 0, v0000023d17939290_0;  alias, 1 drivers
v0000023d178cb170_0 .var "state", 2 0;
E_0000023d178cd6f0 .event edge, v0000023d178cb170_0, v0000023d178ca090_0, v0000023d178cbe90_0;
E_0000023d178cd5f0 .event edge, v0000023d178cb170_0, v0000023d178ca090_0;
E_0000023d178cde30 .event posedge, v0000023d178cb0d0_0, v0000023d178cb7b0_0;
S_0000023d178a59c0 .scope module, "data_mem_inst" "data_mem" 4 85, 7 1 0, S_0000023d178c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data";
v0000023d178cb990_0 .net "address", 7 0, L_0000023d1793a4e0;  1 drivers
v0000023d178cac70_0 .net "clk", 0 0, v0000023d17939650_0;  alias, 1 drivers
v0000023d178cbad0_0 .var/i "i", 31 0;
v0000023d178ca590 .array "mem", 255 0, 7 0;
v0000023d178cbb70_0 .net "mem_read", 0 0, v0000023d178ca8b0_0;  alias, 1 drivers
v0000023d178ca3b0_0 .net "mem_write", 0 0, v0000023d178cb490_0;  alias, 1 drivers
v0000023d178cbdf0_0 .var "read_data", 7 0;
v0000023d178cb3f0_0 .net "write_data", 7 0, L_0000023d178c87b0;  alias, 1 drivers
v0000023d178ca590_0 .array/port v0000023d178ca590, 0;
v0000023d178ca590_1 .array/port v0000023d178ca590, 1;
E_0000023d178cdbf0/0 .event edge, v0000023d178ca8b0_0, v0000023d178cb990_0, v0000023d178ca590_0, v0000023d178ca590_1;
v0000023d178ca590_2 .array/port v0000023d178ca590, 2;
v0000023d178ca590_3 .array/port v0000023d178ca590, 3;
v0000023d178ca590_4 .array/port v0000023d178ca590, 4;
v0000023d178ca590_5 .array/port v0000023d178ca590, 5;
E_0000023d178cdbf0/1 .event edge, v0000023d178ca590_2, v0000023d178ca590_3, v0000023d178ca590_4, v0000023d178ca590_5;
v0000023d178ca590_6 .array/port v0000023d178ca590, 6;
v0000023d178ca590_7 .array/port v0000023d178ca590, 7;
v0000023d178ca590_8 .array/port v0000023d178ca590, 8;
v0000023d178ca590_9 .array/port v0000023d178ca590, 9;
E_0000023d178cdbf0/2 .event edge, v0000023d178ca590_6, v0000023d178ca590_7, v0000023d178ca590_8, v0000023d178ca590_9;
v0000023d178ca590_10 .array/port v0000023d178ca590, 10;
v0000023d178ca590_11 .array/port v0000023d178ca590, 11;
v0000023d178ca590_12 .array/port v0000023d178ca590, 12;
v0000023d178ca590_13 .array/port v0000023d178ca590, 13;
E_0000023d178cdbf0/3 .event edge, v0000023d178ca590_10, v0000023d178ca590_11, v0000023d178ca590_12, v0000023d178ca590_13;
v0000023d178ca590_14 .array/port v0000023d178ca590, 14;
v0000023d178ca590_15 .array/port v0000023d178ca590, 15;
v0000023d178ca590_16 .array/port v0000023d178ca590, 16;
v0000023d178ca590_17 .array/port v0000023d178ca590, 17;
E_0000023d178cdbf0/4 .event edge, v0000023d178ca590_14, v0000023d178ca590_15, v0000023d178ca590_16, v0000023d178ca590_17;
v0000023d178ca590_18 .array/port v0000023d178ca590, 18;
v0000023d178ca590_19 .array/port v0000023d178ca590, 19;
v0000023d178ca590_20 .array/port v0000023d178ca590, 20;
v0000023d178ca590_21 .array/port v0000023d178ca590, 21;
E_0000023d178cdbf0/5 .event edge, v0000023d178ca590_18, v0000023d178ca590_19, v0000023d178ca590_20, v0000023d178ca590_21;
v0000023d178ca590_22 .array/port v0000023d178ca590, 22;
v0000023d178ca590_23 .array/port v0000023d178ca590, 23;
v0000023d178ca590_24 .array/port v0000023d178ca590, 24;
v0000023d178ca590_25 .array/port v0000023d178ca590, 25;
E_0000023d178cdbf0/6 .event edge, v0000023d178ca590_22, v0000023d178ca590_23, v0000023d178ca590_24, v0000023d178ca590_25;
v0000023d178ca590_26 .array/port v0000023d178ca590, 26;
v0000023d178ca590_27 .array/port v0000023d178ca590, 27;
v0000023d178ca590_28 .array/port v0000023d178ca590, 28;
v0000023d178ca590_29 .array/port v0000023d178ca590, 29;
E_0000023d178cdbf0/7 .event edge, v0000023d178ca590_26, v0000023d178ca590_27, v0000023d178ca590_28, v0000023d178ca590_29;
v0000023d178ca590_30 .array/port v0000023d178ca590, 30;
v0000023d178ca590_31 .array/port v0000023d178ca590, 31;
v0000023d178ca590_32 .array/port v0000023d178ca590, 32;
v0000023d178ca590_33 .array/port v0000023d178ca590, 33;
E_0000023d178cdbf0/8 .event edge, v0000023d178ca590_30, v0000023d178ca590_31, v0000023d178ca590_32, v0000023d178ca590_33;
v0000023d178ca590_34 .array/port v0000023d178ca590, 34;
v0000023d178ca590_35 .array/port v0000023d178ca590, 35;
v0000023d178ca590_36 .array/port v0000023d178ca590, 36;
v0000023d178ca590_37 .array/port v0000023d178ca590, 37;
E_0000023d178cdbf0/9 .event edge, v0000023d178ca590_34, v0000023d178ca590_35, v0000023d178ca590_36, v0000023d178ca590_37;
v0000023d178ca590_38 .array/port v0000023d178ca590, 38;
v0000023d178ca590_39 .array/port v0000023d178ca590, 39;
v0000023d178ca590_40 .array/port v0000023d178ca590, 40;
v0000023d178ca590_41 .array/port v0000023d178ca590, 41;
E_0000023d178cdbf0/10 .event edge, v0000023d178ca590_38, v0000023d178ca590_39, v0000023d178ca590_40, v0000023d178ca590_41;
v0000023d178ca590_42 .array/port v0000023d178ca590, 42;
v0000023d178ca590_43 .array/port v0000023d178ca590, 43;
v0000023d178ca590_44 .array/port v0000023d178ca590, 44;
v0000023d178ca590_45 .array/port v0000023d178ca590, 45;
E_0000023d178cdbf0/11 .event edge, v0000023d178ca590_42, v0000023d178ca590_43, v0000023d178ca590_44, v0000023d178ca590_45;
v0000023d178ca590_46 .array/port v0000023d178ca590, 46;
v0000023d178ca590_47 .array/port v0000023d178ca590, 47;
v0000023d178ca590_48 .array/port v0000023d178ca590, 48;
v0000023d178ca590_49 .array/port v0000023d178ca590, 49;
E_0000023d178cdbf0/12 .event edge, v0000023d178ca590_46, v0000023d178ca590_47, v0000023d178ca590_48, v0000023d178ca590_49;
v0000023d178ca590_50 .array/port v0000023d178ca590, 50;
v0000023d178ca590_51 .array/port v0000023d178ca590, 51;
v0000023d178ca590_52 .array/port v0000023d178ca590, 52;
v0000023d178ca590_53 .array/port v0000023d178ca590, 53;
E_0000023d178cdbf0/13 .event edge, v0000023d178ca590_50, v0000023d178ca590_51, v0000023d178ca590_52, v0000023d178ca590_53;
v0000023d178ca590_54 .array/port v0000023d178ca590, 54;
v0000023d178ca590_55 .array/port v0000023d178ca590, 55;
v0000023d178ca590_56 .array/port v0000023d178ca590, 56;
v0000023d178ca590_57 .array/port v0000023d178ca590, 57;
E_0000023d178cdbf0/14 .event edge, v0000023d178ca590_54, v0000023d178ca590_55, v0000023d178ca590_56, v0000023d178ca590_57;
v0000023d178ca590_58 .array/port v0000023d178ca590, 58;
v0000023d178ca590_59 .array/port v0000023d178ca590, 59;
v0000023d178ca590_60 .array/port v0000023d178ca590, 60;
v0000023d178ca590_61 .array/port v0000023d178ca590, 61;
E_0000023d178cdbf0/15 .event edge, v0000023d178ca590_58, v0000023d178ca590_59, v0000023d178ca590_60, v0000023d178ca590_61;
v0000023d178ca590_62 .array/port v0000023d178ca590, 62;
v0000023d178ca590_63 .array/port v0000023d178ca590, 63;
v0000023d178ca590_64 .array/port v0000023d178ca590, 64;
v0000023d178ca590_65 .array/port v0000023d178ca590, 65;
E_0000023d178cdbf0/16 .event edge, v0000023d178ca590_62, v0000023d178ca590_63, v0000023d178ca590_64, v0000023d178ca590_65;
v0000023d178ca590_66 .array/port v0000023d178ca590, 66;
v0000023d178ca590_67 .array/port v0000023d178ca590, 67;
v0000023d178ca590_68 .array/port v0000023d178ca590, 68;
v0000023d178ca590_69 .array/port v0000023d178ca590, 69;
E_0000023d178cdbf0/17 .event edge, v0000023d178ca590_66, v0000023d178ca590_67, v0000023d178ca590_68, v0000023d178ca590_69;
v0000023d178ca590_70 .array/port v0000023d178ca590, 70;
v0000023d178ca590_71 .array/port v0000023d178ca590, 71;
v0000023d178ca590_72 .array/port v0000023d178ca590, 72;
v0000023d178ca590_73 .array/port v0000023d178ca590, 73;
E_0000023d178cdbf0/18 .event edge, v0000023d178ca590_70, v0000023d178ca590_71, v0000023d178ca590_72, v0000023d178ca590_73;
v0000023d178ca590_74 .array/port v0000023d178ca590, 74;
v0000023d178ca590_75 .array/port v0000023d178ca590, 75;
v0000023d178ca590_76 .array/port v0000023d178ca590, 76;
v0000023d178ca590_77 .array/port v0000023d178ca590, 77;
E_0000023d178cdbf0/19 .event edge, v0000023d178ca590_74, v0000023d178ca590_75, v0000023d178ca590_76, v0000023d178ca590_77;
v0000023d178ca590_78 .array/port v0000023d178ca590, 78;
v0000023d178ca590_79 .array/port v0000023d178ca590, 79;
v0000023d178ca590_80 .array/port v0000023d178ca590, 80;
v0000023d178ca590_81 .array/port v0000023d178ca590, 81;
E_0000023d178cdbf0/20 .event edge, v0000023d178ca590_78, v0000023d178ca590_79, v0000023d178ca590_80, v0000023d178ca590_81;
v0000023d178ca590_82 .array/port v0000023d178ca590, 82;
v0000023d178ca590_83 .array/port v0000023d178ca590, 83;
v0000023d178ca590_84 .array/port v0000023d178ca590, 84;
v0000023d178ca590_85 .array/port v0000023d178ca590, 85;
E_0000023d178cdbf0/21 .event edge, v0000023d178ca590_82, v0000023d178ca590_83, v0000023d178ca590_84, v0000023d178ca590_85;
v0000023d178ca590_86 .array/port v0000023d178ca590, 86;
v0000023d178ca590_87 .array/port v0000023d178ca590, 87;
v0000023d178ca590_88 .array/port v0000023d178ca590, 88;
v0000023d178ca590_89 .array/port v0000023d178ca590, 89;
E_0000023d178cdbf0/22 .event edge, v0000023d178ca590_86, v0000023d178ca590_87, v0000023d178ca590_88, v0000023d178ca590_89;
v0000023d178ca590_90 .array/port v0000023d178ca590, 90;
v0000023d178ca590_91 .array/port v0000023d178ca590, 91;
v0000023d178ca590_92 .array/port v0000023d178ca590, 92;
v0000023d178ca590_93 .array/port v0000023d178ca590, 93;
E_0000023d178cdbf0/23 .event edge, v0000023d178ca590_90, v0000023d178ca590_91, v0000023d178ca590_92, v0000023d178ca590_93;
v0000023d178ca590_94 .array/port v0000023d178ca590, 94;
v0000023d178ca590_95 .array/port v0000023d178ca590, 95;
v0000023d178ca590_96 .array/port v0000023d178ca590, 96;
v0000023d178ca590_97 .array/port v0000023d178ca590, 97;
E_0000023d178cdbf0/24 .event edge, v0000023d178ca590_94, v0000023d178ca590_95, v0000023d178ca590_96, v0000023d178ca590_97;
v0000023d178ca590_98 .array/port v0000023d178ca590, 98;
v0000023d178ca590_99 .array/port v0000023d178ca590, 99;
v0000023d178ca590_100 .array/port v0000023d178ca590, 100;
v0000023d178ca590_101 .array/port v0000023d178ca590, 101;
E_0000023d178cdbf0/25 .event edge, v0000023d178ca590_98, v0000023d178ca590_99, v0000023d178ca590_100, v0000023d178ca590_101;
v0000023d178ca590_102 .array/port v0000023d178ca590, 102;
v0000023d178ca590_103 .array/port v0000023d178ca590, 103;
v0000023d178ca590_104 .array/port v0000023d178ca590, 104;
v0000023d178ca590_105 .array/port v0000023d178ca590, 105;
E_0000023d178cdbf0/26 .event edge, v0000023d178ca590_102, v0000023d178ca590_103, v0000023d178ca590_104, v0000023d178ca590_105;
v0000023d178ca590_106 .array/port v0000023d178ca590, 106;
v0000023d178ca590_107 .array/port v0000023d178ca590, 107;
v0000023d178ca590_108 .array/port v0000023d178ca590, 108;
v0000023d178ca590_109 .array/port v0000023d178ca590, 109;
E_0000023d178cdbf0/27 .event edge, v0000023d178ca590_106, v0000023d178ca590_107, v0000023d178ca590_108, v0000023d178ca590_109;
v0000023d178ca590_110 .array/port v0000023d178ca590, 110;
v0000023d178ca590_111 .array/port v0000023d178ca590, 111;
v0000023d178ca590_112 .array/port v0000023d178ca590, 112;
v0000023d178ca590_113 .array/port v0000023d178ca590, 113;
E_0000023d178cdbf0/28 .event edge, v0000023d178ca590_110, v0000023d178ca590_111, v0000023d178ca590_112, v0000023d178ca590_113;
v0000023d178ca590_114 .array/port v0000023d178ca590, 114;
v0000023d178ca590_115 .array/port v0000023d178ca590, 115;
v0000023d178ca590_116 .array/port v0000023d178ca590, 116;
v0000023d178ca590_117 .array/port v0000023d178ca590, 117;
E_0000023d178cdbf0/29 .event edge, v0000023d178ca590_114, v0000023d178ca590_115, v0000023d178ca590_116, v0000023d178ca590_117;
v0000023d178ca590_118 .array/port v0000023d178ca590, 118;
v0000023d178ca590_119 .array/port v0000023d178ca590, 119;
v0000023d178ca590_120 .array/port v0000023d178ca590, 120;
v0000023d178ca590_121 .array/port v0000023d178ca590, 121;
E_0000023d178cdbf0/30 .event edge, v0000023d178ca590_118, v0000023d178ca590_119, v0000023d178ca590_120, v0000023d178ca590_121;
v0000023d178ca590_122 .array/port v0000023d178ca590, 122;
v0000023d178ca590_123 .array/port v0000023d178ca590, 123;
v0000023d178ca590_124 .array/port v0000023d178ca590, 124;
v0000023d178ca590_125 .array/port v0000023d178ca590, 125;
E_0000023d178cdbf0/31 .event edge, v0000023d178ca590_122, v0000023d178ca590_123, v0000023d178ca590_124, v0000023d178ca590_125;
v0000023d178ca590_126 .array/port v0000023d178ca590, 126;
v0000023d178ca590_127 .array/port v0000023d178ca590, 127;
v0000023d178ca590_128 .array/port v0000023d178ca590, 128;
v0000023d178ca590_129 .array/port v0000023d178ca590, 129;
E_0000023d178cdbf0/32 .event edge, v0000023d178ca590_126, v0000023d178ca590_127, v0000023d178ca590_128, v0000023d178ca590_129;
v0000023d178ca590_130 .array/port v0000023d178ca590, 130;
v0000023d178ca590_131 .array/port v0000023d178ca590, 131;
v0000023d178ca590_132 .array/port v0000023d178ca590, 132;
v0000023d178ca590_133 .array/port v0000023d178ca590, 133;
E_0000023d178cdbf0/33 .event edge, v0000023d178ca590_130, v0000023d178ca590_131, v0000023d178ca590_132, v0000023d178ca590_133;
v0000023d178ca590_134 .array/port v0000023d178ca590, 134;
v0000023d178ca590_135 .array/port v0000023d178ca590, 135;
v0000023d178ca590_136 .array/port v0000023d178ca590, 136;
v0000023d178ca590_137 .array/port v0000023d178ca590, 137;
E_0000023d178cdbf0/34 .event edge, v0000023d178ca590_134, v0000023d178ca590_135, v0000023d178ca590_136, v0000023d178ca590_137;
v0000023d178ca590_138 .array/port v0000023d178ca590, 138;
v0000023d178ca590_139 .array/port v0000023d178ca590, 139;
v0000023d178ca590_140 .array/port v0000023d178ca590, 140;
v0000023d178ca590_141 .array/port v0000023d178ca590, 141;
E_0000023d178cdbf0/35 .event edge, v0000023d178ca590_138, v0000023d178ca590_139, v0000023d178ca590_140, v0000023d178ca590_141;
v0000023d178ca590_142 .array/port v0000023d178ca590, 142;
v0000023d178ca590_143 .array/port v0000023d178ca590, 143;
v0000023d178ca590_144 .array/port v0000023d178ca590, 144;
v0000023d178ca590_145 .array/port v0000023d178ca590, 145;
E_0000023d178cdbf0/36 .event edge, v0000023d178ca590_142, v0000023d178ca590_143, v0000023d178ca590_144, v0000023d178ca590_145;
v0000023d178ca590_146 .array/port v0000023d178ca590, 146;
v0000023d178ca590_147 .array/port v0000023d178ca590, 147;
v0000023d178ca590_148 .array/port v0000023d178ca590, 148;
v0000023d178ca590_149 .array/port v0000023d178ca590, 149;
E_0000023d178cdbf0/37 .event edge, v0000023d178ca590_146, v0000023d178ca590_147, v0000023d178ca590_148, v0000023d178ca590_149;
v0000023d178ca590_150 .array/port v0000023d178ca590, 150;
v0000023d178ca590_151 .array/port v0000023d178ca590, 151;
v0000023d178ca590_152 .array/port v0000023d178ca590, 152;
v0000023d178ca590_153 .array/port v0000023d178ca590, 153;
E_0000023d178cdbf0/38 .event edge, v0000023d178ca590_150, v0000023d178ca590_151, v0000023d178ca590_152, v0000023d178ca590_153;
v0000023d178ca590_154 .array/port v0000023d178ca590, 154;
v0000023d178ca590_155 .array/port v0000023d178ca590, 155;
v0000023d178ca590_156 .array/port v0000023d178ca590, 156;
v0000023d178ca590_157 .array/port v0000023d178ca590, 157;
E_0000023d178cdbf0/39 .event edge, v0000023d178ca590_154, v0000023d178ca590_155, v0000023d178ca590_156, v0000023d178ca590_157;
v0000023d178ca590_158 .array/port v0000023d178ca590, 158;
v0000023d178ca590_159 .array/port v0000023d178ca590, 159;
v0000023d178ca590_160 .array/port v0000023d178ca590, 160;
v0000023d178ca590_161 .array/port v0000023d178ca590, 161;
E_0000023d178cdbf0/40 .event edge, v0000023d178ca590_158, v0000023d178ca590_159, v0000023d178ca590_160, v0000023d178ca590_161;
v0000023d178ca590_162 .array/port v0000023d178ca590, 162;
v0000023d178ca590_163 .array/port v0000023d178ca590, 163;
v0000023d178ca590_164 .array/port v0000023d178ca590, 164;
v0000023d178ca590_165 .array/port v0000023d178ca590, 165;
E_0000023d178cdbf0/41 .event edge, v0000023d178ca590_162, v0000023d178ca590_163, v0000023d178ca590_164, v0000023d178ca590_165;
v0000023d178ca590_166 .array/port v0000023d178ca590, 166;
v0000023d178ca590_167 .array/port v0000023d178ca590, 167;
v0000023d178ca590_168 .array/port v0000023d178ca590, 168;
v0000023d178ca590_169 .array/port v0000023d178ca590, 169;
E_0000023d178cdbf0/42 .event edge, v0000023d178ca590_166, v0000023d178ca590_167, v0000023d178ca590_168, v0000023d178ca590_169;
v0000023d178ca590_170 .array/port v0000023d178ca590, 170;
v0000023d178ca590_171 .array/port v0000023d178ca590, 171;
v0000023d178ca590_172 .array/port v0000023d178ca590, 172;
v0000023d178ca590_173 .array/port v0000023d178ca590, 173;
E_0000023d178cdbf0/43 .event edge, v0000023d178ca590_170, v0000023d178ca590_171, v0000023d178ca590_172, v0000023d178ca590_173;
v0000023d178ca590_174 .array/port v0000023d178ca590, 174;
v0000023d178ca590_175 .array/port v0000023d178ca590, 175;
v0000023d178ca590_176 .array/port v0000023d178ca590, 176;
v0000023d178ca590_177 .array/port v0000023d178ca590, 177;
E_0000023d178cdbf0/44 .event edge, v0000023d178ca590_174, v0000023d178ca590_175, v0000023d178ca590_176, v0000023d178ca590_177;
v0000023d178ca590_178 .array/port v0000023d178ca590, 178;
v0000023d178ca590_179 .array/port v0000023d178ca590, 179;
v0000023d178ca590_180 .array/port v0000023d178ca590, 180;
v0000023d178ca590_181 .array/port v0000023d178ca590, 181;
E_0000023d178cdbf0/45 .event edge, v0000023d178ca590_178, v0000023d178ca590_179, v0000023d178ca590_180, v0000023d178ca590_181;
v0000023d178ca590_182 .array/port v0000023d178ca590, 182;
v0000023d178ca590_183 .array/port v0000023d178ca590, 183;
v0000023d178ca590_184 .array/port v0000023d178ca590, 184;
v0000023d178ca590_185 .array/port v0000023d178ca590, 185;
E_0000023d178cdbf0/46 .event edge, v0000023d178ca590_182, v0000023d178ca590_183, v0000023d178ca590_184, v0000023d178ca590_185;
v0000023d178ca590_186 .array/port v0000023d178ca590, 186;
v0000023d178ca590_187 .array/port v0000023d178ca590, 187;
v0000023d178ca590_188 .array/port v0000023d178ca590, 188;
v0000023d178ca590_189 .array/port v0000023d178ca590, 189;
E_0000023d178cdbf0/47 .event edge, v0000023d178ca590_186, v0000023d178ca590_187, v0000023d178ca590_188, v0000023d178ca590_189;
v0000023d178ca590_190 .array/port v0000023d178ca590, 190;
v0000023d178ca590_191 .array/port v0000023d178ca590, 191;
v0000023d178ca590_192 .array/port v0000023d178ca590, 192;
v0000023d178ca590_193 .array/port v0000023d178ca590, 193;
E_0000023d178cdbf0/48 .event edge, v0000023d178ca590_190, v0000023d178ca590_191, v0000023d178ca590_192, v0000023d178ca590_193;
v0000023d178ca590_194 .array/port v0000023d178ca590, 194;
v0000023d178ca590_195 .array/port v0000023d178ca590, 195;
v0000023d178ca590_196 .array/port v0000023d178ca590, 196;
v0000023d178ca590_197 .array/port v0000023d178ca590, 197;
E_0000023d178cdbf0/49 .event edge, v0000023d178ca590_194, v0000023d178ca590_195, v0000023d178ca590_196, v0000023d178ca590_197;
v0000023d178ca590_198 .array/port v0000023d178ca590, 198;
v0000023d178ca590_199 .array/port v0000023d178ca590, 199;
v0000023d178ca590_200 .array/port v0000023d178ca590, 200;
v0000023d178ca590_201 .array/port v0000023d178ca590, 201;
E_0000023d178cdbf0/50 .event edge, v0000023d178ca590_198, v0000023d178ca590_199, v0000023d178ca590_200, v0000023d178ca590_201;
v0000023d178ca590_202 .array/port v0000023d178ca590, 202;
v0000023d178ca590_203 .array/port v0000023d178ca590, 203;
v0000023d178ca590_204 .array/port v0000023d178ca590, 204;
v0000023d178ca590_205 .array/port v0000023d178ca590, 205;
E_0000023d178cdbf0/51 .event edge, v0000023d178ca590_202, v0000023d178ca590_203, v0000023d178ca590_204, v0000023d178ca590_205;
v0000023d178ca590_206 .array/port v0000023d178ca590, 206;
v0000023d178ca590_207 .array/port v0000023d178ca590, 207;
v0000023d178ca590_208 .array/port v0000023d178ca590, 208;
v0000023d178ca590_209 .array/port v0000023d178ca590, 209;
E_0000023d178cdbf0/52 .event edge, v0000023d178ca590_206, v0000023d178ca590_207, v0000023d178ca590_208, v0000023d178ca590_209;
v0000023d178ca590_210 .array/port v0000023d178ca590, 210;
v0000023d178ca590_211 .array/port v0000023d178ca590, 211;
v0000023d178ca590_212 .array/port v0000023d178ca590, 212;
v0000023d178ca590_213 .array/port v0000023d178ca590, 213;
E_0000023d178cdbf0/53 .event edge, v0000023d178ca590_210, v0000023d178ca590_211, v0000023d178ca590_212, v0000023d178ca590_213;
v0000023d178ca590_214 .array/port v0000023d178ca590, 214;
v0000023d178ca590_215 .array/port v0000023d178ca590, 215;
v0000023d178ca590_216 .array/port v0000023d178ca590, 216;
v0000023d178ca590_217 .array/port v0000023d178ca590, 217;
E_0000023d178cdbf0/54 .event edge, v0000023d178ca590_214, v0000023d178ca590_215, v0000023d178ca590_216, v0000023d178ca590_217;
v0000023d178ca590_218 .array/port v0000023d178ca590, 218;
v0000023d178ca590_219 .array/port v0000023d178ca590, 219;
v0000023d178ca590_220 .array/port v0000023d178ca590, 220;
v0000023d178ca590_221 .array/port v0000023d178ca590, 221;
E_0000023d178cdbf0/55 .event edge, v0000023d178ca590_218, v0000023d178ca590_219, v0000023d178ca590_220, v0000023d178ca590_221;
v0000023d178ca590_222 .array/port v0000023d178ca590, 222;
v0000023d178ca590_223 .array/port v0000023d178ca590, 223;
v0000023d178ca590_224 .array/port v0000023d178ca590, 224;
v0000023d178ca590_225 .array/port v0000023d178ca590, 225;
E_0000023d178cdbf0/56 .event edge, v0000023d178ca590_222, v0000023d178ca590_223, v0000023d178ca590_224, v0000023d178ca590_225;
v0000023d178ca590_226 .array/port v0000023d178ca590, 226;
v0000023d178ca590_227 .array/port v0000023d178ca590, 227;
v0000023d178ca590_228 .array/port v0000023d178ca590, 228;
v0000023d178ca590_229 .array/port v0000023d178ca590, 229;
E_0000023d178cdbf0/57 .event edge, v0000023d178ca590_226, v0000023d178ca590_227, v0000023d178ca590_228, v0000023d178ca590_229;
v0000023d178ca590_230 .array/port v0000023d178ca590, 230;
v0000023d178ca590_231 .array/port v0000023d178ca590, 231;
v0000023d178ca590_232 .array/port v0000023d178ca590, 232;
v0000023d178ca590_233 .array/port v0000023d178ca590, 233;
E_0000023d178cdbf0/58 .event edge, v0000023d178ca590_230, v0000023d178ca590_231, v0000023d178ca590_232, v0000023d178ca590_233;
v0000023d178ca590_234 .array/port v0000023d178ca590, 234;
v0000023d178ca590_235 .array/port v0000023d178ca590, 235;
v0000023d178ca590_236 .array/port v0000023d178ca590, 236;
v0000023d178ca590_237 .array/port v0000023d178ca590, 237;
E_0000023d178cdbf0/59 .event edge, v0000023d178ca590_234, v0000023d178ca590_235, v0000023d178ca590_236, v0000023d178ca590_237;
v0000023d178ca590_238 .array/port v0000023d178ca590, 238;
v0000023d178ca590_239 .array/port v0000023d178ca590, 239;
v0000023d178ca590_240 .array/port v0000023d178ca590, 240;
v0000023d178ca590_241 .array/port v0000023d178ca590, 241;
E_0000023d178cdbf0/60 .event edge, v0000023d178ca590_238, v0000023d178ca590_239, v0000023d178ca590_240, v0000023d178ca590_241;
v0000023d178ca590_242 .array/port v0000023d178ca590, 242;
v0000023d178ca590_243 .array/port v0000023d178ca590, 243;
v0000023d178ca590_244 .array/port v0000023d178ca590, 244;
v0000023d178ca590_245 .array/port v0000023d178ca590, 245;
E_0000023d178cdbf0/61 .event edge, v0000023d178ca590_242, v0000023d178ca590_243, v0000023d178ca590_244, v0000023d178ca590_245;
v0000023d178ca590_246 .array/port v0000023d178ca590, 246;
v0000023d178ca590_247 .array/port v0000023d178ca590, 247;
v0000023d178ca590_248 .array/port v0000023d178ca590, 248;
v0000023d178ca590_249 .array/port v0000023d178ca590, 249;
E_0000023d178cdbf0/62 .event edge, v0000023d178ca590_246, v0000023d178ca590_247, v0000023d178ca590_248, v0000023d178ca590_249;
v0000023d178ca590_250 .array/port v0000023d178ca590, 250;
v0000023d178ca590_251 .array/port v0000023d178ca590, 251;
v0000023d178ca590_252 .array/port v0000023d178ca590, 252;
v0000023d178ca590_253 .array/port v0000023d178ca590, 253;
E_0000023d178cdbf0/63 .event edge, v0000023d178ca590_250, v0000023d178ca590_251, v0000023d178ca590_252, v0000023d178ca590_253;
v0000023d178ca590_254 .array/port v0000023d178ca590, 254;
v0000023d178ca590_255 .array/port v0000023d178ca590, 255;
E_0000023d178cdbf0/64 .event edge, v0000023d178ca590_254, v0000023d178ca590_255;
E_0000023d178cdbf0 .event/or E_0000023d178cdbf0/0, E_0000023d178cdbf0/1, E_0000023d178cdbf0/2, E_0000023d178cdbf0/3, E_0000023d178cdbf0/4, E_0000023d178cdbf0/5, E_0000023d178cdbf0/6, E_0000023d178cdbf0/7, E_0000023d178cdbf0/8, E_0000023d178cdbf0/9, E_0000023d178cdbf0/10, E_0000023d178cdbf0/11, E_0000023d178cdbf0/12, E_0000023d178cdbf0/13, E_0000023d178cdbf0/14, E_0000023d178cdbf0/15, E_0000023d178cdbf0/16, E_0000023d178cdbf0/17, E_0000023d178cdbf0/18, E_0000023d178cdbf0/19, E_0000023d178cdbf0/20, E_0000023d178cdbf0/21, E_0000023d178cdbf0/22, E_0000023d178cdbf0/23, E_0000023d178cdbf0/24, E_0000023d178cdbf0/25, E_0000023d178cdbf0/26, E_0000023d178cdbf0/27, E_0000023d178cdbf0/28, E_0000023d178cdbf0/29, E_0000023d178cdbf0/30, E_0000023d178cdbf0/31, E_0000023d178cdbf0/32, E_0000023d178cdbf0/33, E_0000023d178cdbf0/34, E_0000023d178cdbf0/35, E_0000023d178cdbf0/36, E_0000023d178cdbf0/37, E_0000023d178cdbf0/38, E_0000023d178cdbf0/39, E_0000023d178cdbf0/40, E_0000023d178cdbf0/41, E_0000023d178cdbf0/42, E_0000023d178cdbf0/43, E_0000023d178cdbf0/44, E_0000023d178cdbf0/45, E_0000023d178cdbf0/46, E_0000023d178cdbf0/47, E_0000023d178cdbf0/48, E_0000023d178cdbf0/49, E_0000023d178cdbf0/50, E_0000023d178cdbf0/51, E_0000023d178cdbf0/52, E_0000023d178cdbf0/53, E_0000023d178cdbf0/54, E_0000023d178cdbf0/55, E_0000023d178cdbf0/56, E_0000023d178cdbf0/57, E_0000023d178cdbf0/58, E_0000023d178cdbf0/59, E_0000023d178cdbf0/60, E_0000023d178cdbf0/61, E_0000023d178cdbf0/62, E_0000023d178cdbf0/63, E_0000023d178cdbf0/64;
E_0000023d178cd730 .event posedge, v0000023d178cb7b0_0;
S_0000023d178a5b50 .scope module, "instr_mem_inst" "instr_mem" 4 18, 8 1 0, S_0000023d178c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "instruction";
v0000023d178ca130_0 .net "address", 7 0, v0000023d178cbcb0_0;  alias, 1 drivers
v0000023d178ca4f0_0 .var "instruction", 15 0;
E_0000023d178cd930 .event edge, v0000023d178ca130_0;
S_0000023d17937df0 .scope module, "pc_inst" "pc" 4 10, 9 1 0, S_0000023d178c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /OUTPUT 8 "pc";
v0000023d178cad10_0 .net "clk", 0 0, v0000023d17939650_0;  alias, 1 drivers
v0000023d178cbcb0_0 .var "pc", 7 0;
v0000023d178ca770_0 .net "pc_enable", 0 0, v0000023d178ca6d0_0;  alias, 1 drivers
v0000023d178cb710_0 .net "reset", 0 0, v0000023d17939290_0;  alias, 1 drivers
S_0000023d178a3ff0 .scope module, "regfile_inst" "regfile" 4 54, 10 1 0, S_0000023d178c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 4 "rd";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "out_rs1";
    .port_info 8 /OUTPUT 8 "out_rs2";
L_0000023d178c87b0 .functor BUFZ 8, L_0000023d1793a300, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000023d178c8a50 .functor BUFZ 8, L_0000023d1793bac0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000023d178cbd50_0 .net *"_ivl_0", 7 0, L_0000023d1793a300;  1 drivers
v0000023d178cb350_0 .net *"_ivl_10", 5 0, L_0000023d1793a3a0;  1 drivers
L_0000023d179600d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d178cb530_0 .net *"_ivl_13", 1 0, L_0000023d179600d0;  1 drivers
v0000023d178cb5d0_0 .net *"_ivl_2", 5 0, L_0000023d1793b340;  1 drivers
L_0000023d17960088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023d178cb670_0 .net *"_ivl_5", 1 0, L_0000023d17960088;  1 drivers
v0000023d1795a510_0 .net *"_ivl_8", 7 0, L_0000023d1793bac0;  1 drivers
v0000023d1795a650_0 .net "clk", 0 0, v0000023d17939650_0;  alias, 1 drivers
v0000023d17959cf0_0 .var/i "i", 31 0;
v0000023d17959d90_0 .net "out_rs1", 7 0, L_0000023d178c87b0;  alias, 1 drivers
v0000023d17939790_0 .net "out_rs2", 7 0, L_0000023d178c8a50;  alias, 1 drivers
v0000023d17939e70_0 .net "rd", 3 0, L_0000023d17938110;  alias, 1 drivers
v0000023d17938cf0_0 .net "reg_write", 0 0, v0000023d178cabd0_0;  alias, 1 drivers
v0000023d17938d90 .array "regs", 15 0, 7 0;
v0000023d17939b50_0 .net "reset", 0 0, v0000023d17939290_0;  alias, 1 drivers
v0000023d179386b0_0 .net "rs1", 3 0, L_0000023d179381b0;  alias, 1 drivers
v0000023d17938890_0 .net "rs2", 3 0, L_0000023d1793b2a0;  alias, 1 drivers
v0000023d179393d0_0 .net "write_data", 7 0, L_0000023d1793a580;  alias, 1 drivers
L_0000023d1793a300 .array/port v0000023d17938d90, L_0000023d1793b340;
L_0000023d1793b340 .concat [ 4 2 0 0], L_0000023d179381b0, L_0000023d17960088;
L_0000023d1793bac0 .array/port v0000023d17938d90, L_0000023d1793a3a0;
L_0000023d1793a3a0 .concat [ 4 2 0 0], L_0000023d1793b2a0, L_0000023d179600d0;
S_0000023d178a4180 .scope module, "xor_inst" "xor_enc" 4 76, 11 1 0, S_0000023d178c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 8 "key";
    .port_info 2 /OUTPUT 8 "data_out";
L_0000023d178c8c80 .functor XOR 8, L_0000023d178c87b0, L_0000023d178c8a50, C4<00000000>, C4<00000000>;
v0000023d17939ab0_0 .net "data_in", 7 0, L_0000023d178c87b0;  alias, 1 drivers
v0000023d179389d0_0 .net "data_out", 7 0, L_0000023d178c8c80;  alias, 1 drivers
v0000023d17939c90_0 .net "key", 7 0, L_0000023d178c8a50;  alias, 1 drivers
    .scope S_0000023d17937df0;
T_0 ;
    %wait E_0000023d178cde30;
    %load/vec4 v0000023d178cb710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023d178cbcb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023d178ca770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000023d178cbcb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000023d178cbcb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023d178a5b50;
T_1 ;
    %wait E_0000023d178cd930;
    %load/vec4 v0000023d178ca130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v0000023d178ca4f0_0, 0, 16;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 33059, 0, 16;
    %store/vec4 v0000023d178ca4f0_0, 0, 16;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 16400, 0, 16;
    %store/vec4 v0000023d178ca4f0_0, 0, 16;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 61440, 0, 16;
    %store/vec4 v0000023d178ca4f0_0, 0, 16;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023d178c1580;
T_2 ;
    %wait E_0000023d178cde30;
    %load/vec4 v0000023d178cb0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023d178cb170_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023d178cbe90_0;
    %assign/vec4 v0000023d178cb170_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023d178c1580;
T_3 ;
    %wait E_0000023d178cd5f0;
    %load/vec4 v0000023d178cb170_0;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %load/vec4 v0000023d178cb170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0000023d178cb030_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023d178cbe90_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023d178c1580;
T_4 ;
    %wait E_0000023d178cd6f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d178cabd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d178ca8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d178cb490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d178ca950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d178ca6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d178ca630_0, 0, 1;
    %load/vec4 v0000023d178cb170_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000023d178ca6d0_0, 0, 1;
    %load/vec4 v0000023d178cb170_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0000023d178cb030_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d178ca950_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000023d178cb030_0;
    %pushi/vec4 3, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000023d178cb030_0;
    %pushi/vec4 4, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000023d178cb030_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d178ca950_0, 0, 1;
T_4.4 ;
T_4.3 ;
T_4.0 ;
    %load/vec4 v0000023d178cbe90_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0000023d178cb030_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d178ca8b0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000023d178cb030_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d178cb490_0, 0, 1;
T_4.10 ;
T_4.9 ;
T_4.6 ;
    %load/vec4 v0000023d178cbe90_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %load/vec4 v0000023d178cb030_0;
    %pushi/vec4 4, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000023d178cb030_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d178cabd0_0, 0, 1;
T_4.14 ;
T_4.12 ;
    %load/vec4 v0000023d178cbe90_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000023d178ca630_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023d178a3ff0;
T_5 ;
    %wait E_0000023d178cde30;
    %load/vec4 v0000023d17939b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023d17959cf0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000023d17959cf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000023d17959cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d17938d90, 0, 4;
    %load/vec4 v0000023d17959cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023d17959cf0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d17938d90, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d17938d90, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023d17938cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000023d179393d0_0;
    %load/vec4 v0000023d17939e70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d17938d90, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023d178c13f0;
T_6 ;
    %wait E_0000023d178cd9b0;
    %load/vec4 v0000023d178cb8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023d178caef0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023d178ca090_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023d178caef0_0, 0, 8;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000023d178ca310_0;
    %load/vec4 v0000023d178ca450_0;
    %add;
    %store/vec4 v0000023d178caef0_0, 0, 8;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000023d178ca310_0;
    %load/vec4 v0000023d178ca450_0;
    %sub;
    %store/vec4 v0000023d178caef0_0, 0, 8;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0000023d178ca310_0;
    %load/vec4 v0000023d178ca450_0;
    %xor;
    %store/vec4 v0000023d178caef0_0, 0, 8;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0000023d178ca450_0;
    %store/vec4 v0000023d178caef0_0, 0, 8;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023d178a59c0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023d178cbad0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000023d178cbad0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000023d178cbad0_0;
    %store/vec4a v0000023d178ca590, 4, 0;
    %load/vec4 v0000023d178cbad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023d178cbad0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0000023d178a59c0;
T_8 ;
    %wait E_0000023d178cd730;
    %load/vec4 v0000023d178ca3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000023d178cb3f0_0;
    %load/vec4 v0000023d178cb990_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023d178ca590, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023d178a59c0;
T_9 ;
    %wait E_0000023d178cdbf0;
    %load/vec4 v0000023d178cbb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000023d178cb990_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000023d178ca590, 4;
    %store/vec4 v0000023d178cbdf0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023d178cbdf0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023d178d5960;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d17939650_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0000023d17939650_0;
    %inv;
    %store/vec4 v0000023d17939650_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000023d178d5960;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023d17939290_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023d17939290_0, 0, 1;
    %vpi_func 3 28 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v0000023d179398d0_0, 0, 32;
    %load/vec4 v0000023d179398d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 3 30 "$finish" {0 0 0};
T_11.0 ;
    %vpi_func 3 33 "$fopen" 32, "output_hex.txt", "w" {0 0 0};
    %store/vec4 v0000023d179396f0_0, 0, 32;
    %vpi_func 3 34 "$fopen" 32, "output_bin.txt", "w" {0 0 0};
    %store/vec4 v0000023d179390b0_0, 0, 32;
T_11.2 ;
    %vpi_func 3 36 "$feof" 32, v0000023d179398d0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_11.3, 8;
    %vpi_func 3 37 "$fgetc" 32, v0000023d179398d0_0 {0 0 0};
    %store/vec4 v0000023d17938c50_0, 0, 32;
    %load/vec4 v0000023d17938c50_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000023d17938c50_0;
    %pushi/vec4 10, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %vpi_call 3 39 "$fwrite", v0000023d179396f0_0, "%02h\012", &PV<v0000023d17938c50_0, 0, 8> {0 0 0};
    %vpi_call 3 40 "$fwrite", v0000023d179390b0_0, "%08b\012", &PV<v0000023d17938c50_0, 0, 8> {0 0 0};
T_11.4 ;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 3 44 "$fclose", v0000023d179398d0_0 {0 0 0};
    %vpi_call 3 45 "$fclose", v0000023d179396f0_0 {0 0 0};
    %vpi_call 3 46 "$fclose", v0000023d179390b0_0 {0 0 0};
    %vpi_call 3 48 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "src/instruction_decoder.v";
    "tests\tb_cpu.v";
    "src/cpu.v";
    "src/alu.v";
    "src/control_unit.v";
    "src/memory/data_mem.v";
    "src/memory/instr_mem.v";
    "src/pc.v";
    "src/regfile.v";
    "src/encryption/xor_enc.v";
