{
  "processor": "Zilog Z8016 DMA",
  "manufacturer": "Zilog",
  "year": 1981,
  "schema_version": "1.0",
  "measurements": [
    {
      "workload": "typical",
      "measured_cpi": 4.0,
      "source": "estimated",
      "source_detail": "Estimated from architectural analysis and instruction timing",
      "conditions": {
        "clock_mhz": 4.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.2,
      "confidence": "medium",
      "date_measured": "2026-01-29",
      "notes": "DMA transfer controller for Z8000 family, typical DMA workload"
    },
    {
      "workload": "compute",
      "measured_cpi": 3.58,
      "source": "estimated",
      "source_detail": "Estimated from architectural analysis and instruction timing",
      "conditions": {
        "clock_mhz": 4.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.2,
      "confidence": "medium",
      "date_measured": "2026-01-29",
      "notes": "Compute-intensive bulk transfer workload"
    },
    {
      "workload": "memory",
      "measured_cpi": 3.65,
      "source": "estimated",
      "source_detail": "Estimated from architectural analysis and instruction timing",
      "conditions": {
        "clock_mhz": 4.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.2,
      "confidence": "medium",
      "date_measured": "2026-01-29",
      "notes": "Memory-intensive with heavy chained transfers"
    },
    {
      "workload": "control",
      "measured_cpi": 4.2,
      "source": "estimated",
      "source_detail": "Estimated from architectural analysis and instruction timing",
      "conditions": {
        "clock_mhz": 4.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.2,
      "confidence": "medium",
      "date_measured": "2026-01-29",
      "notes": "Control-intensive with frequent setup and management"
    }
  ]
}