; BTOR description generated by Yosys 0.51 (git sha1 c4b5190229616f7ebf8197f43990b4429de3e420, clang++ 16.0.0 -fPIC -O3) for module adder_d2.
1 sort bitvec 32
2 input 1 b ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d2.v:4.23-4.24
3 input 1 a ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d2.v:3.23-3.24
4 sort bitvec 1
5 input 4 clk ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d2.v:2.23-2.26
6 state 1
7 output 6 s ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d2.v:5.23-5.24
8 state 1 r1
9 add 1 3 2 $add$/Users/nikilshyamsunder/capra/protocols/examples/adders/add_d2.v:10$1 ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d2.v:10.18-10.23
10 uext 1 9 0 res ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d2.v:7.17-7.20
11 next 1 6 8 $procdff$3 ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d2.v:12.5-15.8
12 next 1 8 9 $procdff$4 ; /Users/nikilshyamsunder/capra/protocols/examples/adders/add_d2.v:12.5-15.8
; end of yosys output
