################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: Vsd22113
#     Report Created on: Tue Dec 20 23:49:12 2022
#     Working Directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_2/build
#     Report Location  : ./spyglass-1/cdc/cdc_verify_struct/spyglass_reports/clock-reset/Setup_blackbox01/top_SRAM_6.csv
#     SpyGlass Version : SpyGlass_vQ-2020.03
#     Policy Name      : clock-reset(SpyGlass_vQ-2020.03)
#     Comment          : CSV File for Setup_blackbox01 Rule
#
################################################################################
##Sheet_Prop:disable_row_filtering
#InstName:top.IM1.i_SRAM
#MaseterName:SRAM
Pin Name, Pin Direction, Status, Constraint(s), Verification clock(s), Validation clock(s)
"DO0",output,fully constrained,"abstract_port","top.clk","N.A"
"DO1",output,fully constrained,"abstract_port","top.clk","N.A"
"DO2",output,fully constrained,"abstract_port","top.clk","N.A"
"DO3",output,fully constrained,"abstract_port","top.clk","N.A"
"DO4",output,fully constrained,"abstract_port","top.clk","N.A"
"DO5",output,fully constrained,"abstract_port","top.clk","N.A"
"DO6",output,fully constrained,"abstract_port","top.clk","N.A"
"DO7",output,fully constrained,"abstract_port","top.clk","N.A"
"DO8",output,fully constrained,"abstract_port","top.clk","N.A"
"DO9",output,fully constrained,"abstract_port","top.clk","N.A"
"DO10",output,fully constrained,"abstract_port","top.clk","N.A"
"DO11",output,fully constrained,"abstract_port","top.clk","N.A"
"DO12",output,fully constrained,"abstract_port","top.clk","N.A"
"DO13",output,fully constrained,"abstract_port","top.clk","N.A"
"DO14",output,fully constrained,"abstract_port","top.clk","N.A"
"DO15",output,fully constrained,"abstract_port","top.clk","N.A"
"DO16",output,fully constrained,"abstract_port","top.clk","N.A"
"DO17",output,fully constrained,"abstract_port","top.clk","N.A"
"DO18",output,fully constrained,"abstract_port","top.clk","N.A"
"DO19",output,fully constrained,"abstract_port","top.clk","N.A"
"DO20",output,fully constrained,"abstract_port","top.clk","N.A"
"DO21",output,fully constrained,"abstract_port","top.clk","N.A"
"DO22",output,fully constrained,"abstract_port","top.clk","N.A"
"DO23",output,fully constrained,"abstract_port","top.clk","N.A"
"DO24",output,fully constrained,"abstract_port","top.clk","N.A"
"DO25",output,fully constrained,"abstract_port","top.clk","N.A"
"DO26",output,fully constrained,"abstract_port","top.clk","N.A"
"DO27",output,fully constrained,"abstract_port","top.clk","N.A"
"DO28",output,fully constrained,"abstract_port","top.clk","N.A"
"DO29",output,fully constrained,"abstract_port","top.clk","N.A"
"DO30",output,fully constrained,"abstract_port","top.clk","N.A"
"DO31",output,fully constrained,"abstract_port","top.clk","N.A"
"A0",input,fully constrained,"abstract_port","top.clk","N.A"
"A1",input,fully constrained,"abstract_port","top.clk","N.A"
"A2",input,fully constrained,"abstract_port","top.clk","N.A"
"A3",input,fully constrained,"abstract_port","top.clk","N.A"
"A4",input,fully constrained,"abstract_port","top.clk","N.A"
"A5",input,fully constrained,"abstract_port","top.clk","N.A"
"A6",input,fully constrained,"abstract_port","top.clk","N.A"
"A7",input,fully constrained,"abstract_port","top.clk","N.A"
"A8",input,fully constrained,"abstract_port","top.clk","N.A"
"A9",input,fully constrained,"abstract_port","top.clk","N.A"
"A10",input,fully constrained,"abstract_port","top.clk","N.A"
"A11",input,fully constrained,"abstract_port","top.clk","N.A"
"A12",input,fully constrained,"abstract_port","top.clk","N.A"
"A13",input,fully constrained,"abstract_port","top.clk","N.A"
"DI0",input,fully constrained,"abstract_port","top.clk","N.A"
"DI1",input,fully constrained,"abstract_port","top.clk","N.A"
"DI2",input,fully constrained,"abstract_port","top.clk","N.A"
"DI3",input,fully constrained,"abstract_port","top.clk","N.A"
"DI4",input,fully constrained,"abstract_port","top.clk","N.A"
"DI5",input,fully constrained,"abstract_port","top.clk","N.A"
"DI6",input,fully constrained,"abstract_port","top.clk","N.A"
"DI7",input,fully constrained,"abstract_port","top.clk","N.A"
"DI8",input,fully constrained,"abstract_port","top.clk","N.A"
"DI9",input,fully constrained,"abstract_port","top.clk","N.A"
"DI10",input,fully constrained,"abstract_port","top.clk","N.A"
"DI11",input,fully constrained,"abstract_port","top.clk","N.A"
"DI12",input,fully constrained,"abstract_port","top.clk","N.A"
"DI13",input,fully constrained,"abstract_port","top.clk","N.A"
"DI14",input,fully constrained,"abstract_port","top.clk","N.A"
"DI15",input,fully constrained,"abstract_port","top.clk","N.A"
"DI16",input,fully constrained,"abstract_port","top.clk","N.A"
"DI17",input,fully constrained,"abstract_port","top.clk","N.A"
"DI18",input,fully constrained,"abstract_port","top.clk","N.A"
"DI19",input,fully constrained,"abstract_port","top.clk","N.A"
"DI20",input,fully constrained,"abstract_port","top.clk","N.A"
"DI21",input,fully constrained,"abstract_port","top.clk","N.A"
"DI22",input,fully constrained,"abstract_port","top.clk","N.A"
"DI23",input,fully constrained,"abstract_port","top.clk","N.A"
"DI24",input,fully constrained,"abstract_port","top.clk","N.A"
"DI25",input,fully constrained,"abstract_port","top.clk","N.A"
"DI26",input,fully constrained,"abstract_port","top.clk","N.A"
"DI27",input,fully constrained,"abstract_port","top.clk","N.A"
"DI28",input,fully constrained,"abstract_port","top.clk","N.A"
"DI29",input,fully constrained,"abstract_port","top.clk","N.A"
"DI30",input,fully constrained,"abstract_port","top.clk","N.A"
"DI31",input,fully constrained,"abstract_port","top.clk","N.A"
"CK",input,fully constrained,"clock","N.A","N.A"
"WEB0",input,fully constrained,"abstract_port","top.clk","N.A"
"WEB1",input,fully constrained,"abstract_port","top.clk","N.A"
"WEB2",input,fully constrained,"abstract_port","top.clk","N.A"
"WEB3",input,fully constrained,"abstract_port","top.clk","N.A"
"OE",input,fully constrained,"sync reset (propagated),abstract_port","top.clk","N.A"
"CS",input,fully constrained,"sync reset (propagated),abstract_port","top.clk","N.A"
