{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1483433780679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1483433780679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 03 16:56:20 2017 " "Processing started: Tue Jan 03 16:56:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1483433780679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1483433780679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad9226_test -c ad9226_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad9226_test -c ad9226_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1483433780679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1483433780992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/volt_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/volt_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_cal " "Found entity 1: volt_cal" {  } { { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433781034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433781034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "rtl/uarttx.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uarttx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433781036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433781036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433781038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433781038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "rtl/clkdiv.v" "" { Text "E:/AX301/28_ad9226_test/rtl/clkdiv.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433781039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433781039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "rtl/bcd.v" "" { Text "E:/AX301/28_ad9226_test/rtl/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433781042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433781042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad9226_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad9226_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad9226_test " "Found entity 1: ad9226_test" {  } { { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433781044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433781044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ad.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "rtl/ad.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433781046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433781046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk uart.v(132) " "Verilog HDL Implicit Net warning at uart.v(132): created implicit net for \"clk\"" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1483433781046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "idle uart.v(140) " "Verilog HDL Implicit Net warning at uart.v(140): created implicit net for \"idle\"" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1483433781046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad9226_test " "Elaborating entity \"ad9226_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1483433781189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:u1 " "Elaborating entity \"ad\" for hierarchy \"ad:u1\"" {  } { { "rtl/ad9226_test.v" "u1" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433781191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_cal volt_cal:u2 " "Elaborating entity \"volt_cal\" for hierarchy \"volt_cal:u2\"" {  } { { "rtl/ad9226_test.v" "u2" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433781192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd volt_cal:u2\|bcd:bcd1_ist " "Elaborating entity \"bcd\" for hierarchy \"volt_cal:u2\|bcd:bcd1_ist\"" {  } { { "rtl/volt_cal.v" "bcd1_ist" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433781194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u3 " "Elaborating entity \"uart\" for hierarchy \"uart:u3\"" {  } { { "rtl/ad9226_test.v" "u3" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433781196 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uart_stat uart.v(24) " "Verilog HDL Always Construct warning at uart.v(24): variable \"uart_stat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781201 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_sig uart.v(29) " "Verilog HDL Always Construct warning at uart.v(29): variable \"ch1_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(30) " "Verilog HDL Always Construct warning at uart.v(30): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(30) " "Verilog HDL assignment warning at uart.v(30): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(32) " "Verilog HDL Always Construct warning at uart.v(32): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(32) " "Verilog HDL assignment warning at uart.v(32): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(33) " "Verilog HDL Always Construct warning at uart.v(33): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(33) " "Verilog HDL assignment warning at uart.v(33): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_dec uart.v(34) " "Verilog HDL Always Construct warning at uart.v(34): variable \"ch1_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(34) " "Verilog HDL assignment warning at uart.v(34): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_sig uart.v(42) " "Verilog HDL Always Construct warning at uart.v(42): variable \"ch2_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(43) " "Verilog HDL Always Construct warning at uart.v(43): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(43) " "Verilog HDL assignment warning at uart.v(43): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(45) " "Verilog HDL Always Construct warning at uart.v(45): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(45) " "Verilog HDL assignment warning at uart.v(45): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(46) " "Verilog HDL Always Construct warning at uart.v(46): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(46) " "Verilog HDL assignment warning at uart.v(46): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_dec uart.v(47) " "Verilog HDL Always Construct warning at uart.v(47): variable \"ch2_dec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart.v(47) " "Verilog HDL assignment warning at uart.v(47): truncated value with size 32 to match size of target (8)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781202 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[0\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[0\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[1\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[1\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[2\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[2\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781203 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[3\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[3\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[4\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[4\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[5\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[5\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781204 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[6\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[6\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[7\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[7\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[8\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[8\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781205 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[9\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[9\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[10\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[10\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[11\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[11\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781206 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[12\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[12\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[13\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[13\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[14\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[14\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781207 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[15\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[15\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[16\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[16\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[17\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[17\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781208 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[18\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[18\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[19\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[19\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[20\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[20\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781209 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[21\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[21\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[22\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[22\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[23\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[23\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781210 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[24\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[24\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[0\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[0\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[1\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[1\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[2\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[2\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[3\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[3\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[4\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[4\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[5\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[5\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[6\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[6\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ad\[25\]\[7\] uart.v(22) " "Inferred latch for \"uart_ad\[25\]\[7\]\" at uart.v(22)" {  } { { "rtl/uart.v" "" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1483433781211 "|ad9226_test|uart:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv uart:u3\|clkdiv:u0 " "Elaborating entity \"clkdiv\" for hierarchy \"uart:u3\|clkdiv:u0\"" {  } { { "rtl/uart.v" "u0" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433781212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uart:u3\|uarttx:u1 " "Elaborating entity \"uarttx\" for hierarchy \"uart:u3\|uarttx:u1\"" {  } { { "rtl/uart.v" "u1" { Text "E:/AX301/28_ad9226_test/rtl/uart.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1483433781213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4124 " "Found entity 1: altsyncram_4124" {  } { { "db/altsyncram_4124.tdf" "" { Text "E:/AX301/28_ad9226_test/db/altsyncram_4124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433782337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433782337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "E:/AX301/28_ad9226_test/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433782505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433782505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/AX301/28_ad9226_test/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433782586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433782586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433782689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433782689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433782743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433782743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433782826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433782826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433782922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433782922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433782995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433782995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/AX301/28_ad9226_test/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433783048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433783048 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1483433783123 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult0\"" {  } { { "rtl/volt_cal.v" "Mult0" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1483433784212 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "volt_cal:u2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"volt_cal:u2\|Mult1\"" {  } { { "rtl/volt_cal.v" "Mult1" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1483433784212 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1483433784212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1483433784256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "volt_cal:u2\|lpm_mult:Mult0 " "Instantiated megafunction \"volt_cal:u2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433784256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433784256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433784256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433784256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433784256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433784256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433784256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433784256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1483433784256 ""}  } { { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1483433784256 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433784288 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433784302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433784327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "E:/AX301/28_ad9226_test/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433784380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433784380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433784393 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433784398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "E:/AX301/28_ad9226_test/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1483433784451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1483433784451 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "volt_cal:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs volt_cal:u2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"volt_cal:u2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "rtl/volt_cal.v" "" { Text "E:/AX301/28_ad9226_test/rtl/volt_cal.v" 58 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1483433784465 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1483433785807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1483433786516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1483433787245 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1483433787310 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1483433787311 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1483433787611 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1483433788009 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1483433788009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1483433788078 "|ad9226_test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1483433788078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1483433788198 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 49 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1483433789041 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1483433789069 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1483433789069 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "rtl/ad9226_test.v" "" { Text "E:/AX301/28_ad9226_test/rtl/ad9226_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1483433789266 "|ad9226_test|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1483433789266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1736 " "Implemented 1736 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1483433789266 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1483433789266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1677 " "Implemented 1677 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1483433789266 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1483433789266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1483433789266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1483433789307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 03 16:56:29 2017 " "Processing ended: Tue Jan 03 16:56:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1483433789307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1483433789307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1483433789307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1483433789307 ""}
