#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue May 24 10:16:16 2016
# Process ID: 6421
# Current directory: /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1
# Command line: vivado
# Log file: /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/vivado.log
# Journal file: /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.xpr
update_compile_order -fileset sources_1
add_files -norecurse /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_1/lab2_1.srcs/sources_1/new/bcd_to_7segment_decoder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sim_1/new/lab2_2_2_1_partA_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sim_1/new/lab2_2_2_1_partA_tb.v
update_compile_order -fileset sim_1
launch_simulation
source comparator_dataflow_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab2_2_2_1_partA_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_runs synth_1
wait_on_run synth_1
launch_simulation
launch_simulation
source lab2_2_2_1_partA_tb.tcl
close_sim
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_2_2_1.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_2_2_1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sim_1/new/lab2_2_2_1_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sim_1/new/lab2_2_2_1_tb.v
update_compile_order -fileset sim_1
launch_simulation
source lab2_2_2_1_partA_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab2_2_2_1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source lab2_2_2_1_tb.tcl
close_sim
launch_simulation
source lab2_2_2_1_tb.tcl
close_sim
close_project
create_project lab2_2_2_2 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_2 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_2/lab2_2_2_2.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_2/lab2_2_2_2.srcs/sources_1/new/lab2_2_2_2.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_2/lab2_2_2_2.srcs/sources_1/new/lab2_2_2_2.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_2/lab2_2_2_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_2/lab2_2_2_2.srcs/sim_1/new/lab2_2_2_2_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_2/lab2_2_2_2.srcs/sim_1/new/lab2_2_2_2_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1 -noclean_dir 
launch_simulation
launch_simulation
source lab2_2_2_2_tb.tcl
add_bp {/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_2/lab2_2_2_2.srcs/sources_1/new/lab2_2_2_2.v} 27
remove_bps -file {/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_2/lab2_2_2_2.srcs/sources_1/new/lab2_2_2_2.v} -line 27
close_sim
close_project
create_project lab2_2_3_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new/fulladder_dataflow.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new/fulladder_dataflow.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sim_1/new/fulladder_dataflow_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sim_1/new/fulladder_dataflow_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new/rca_dataflow.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new/rca_dataflow.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sim_1/new/rca_dataflow_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sim_1/new/rca_dataflow_tb.v
update_compile_order -fileset sim_1
launch_simulation
source fulladder_dataflow_tb.tcl
close_sim
launch_simulation
source fulladder_dataflow_tb.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source fulladder_dataflow_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rca_dataflow_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source rca_dataflow_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source rca_dataflow_tb.tcl
set_property -name {xsim.simulate.runtime} -value {2000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source rca_dataflow_tb.tcl
set_property -name {xsim.simulate.runtime} -value {5000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source rca_dataflow_tb.tcl
set_property -name {xsim.simulate.runtime} -value {5500ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source rca_dataflow_tb.tcl
close_sim
close_project
create_project lab2_2_3_2 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
close_project
open_project /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.xpr
add_files -norecurse {/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new/rca_dataflow.v /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_1/lab2_1.srcs/sources_1/new/bcd_to_7segment_decoder.v /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sources_1/new/fulladder_dataflow.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.srcs/sim_1/new/rca_dataflow_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.srcs/sources_1/new/rca_to_7segment_dataflow.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.srcs/sources_1/new/rca_to_7segment_dataflow.v
update_compile_order -fileset sources_1
remove_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_1/lab2_1.srcs/sources_1/new/bcd_to_7segment_decoder.v
add_files -norecurse /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_2_2_1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/comparator_dataflow.v /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_2_2_1_partA.v /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_2_2_1.srcs/sources_1/new/lab2_circuitA_dataflow.v}
update_compile_order -fileset sources_1
add_files -norecurse /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_1/lab2_1.srcs/sources_1/new/bcd_to_7segment_decoder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rca_dataflow [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source rca_dataflow_tb.tcl
close_sim
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.srcs/sim_1/new/rca_to_7segment_dataflow_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_2/lab2_2_3_2.srcs/sim_1/new/rca_to_7segment_dataflow_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rca_to_7segment_dataflow [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rca_to_7segment_dataflow_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_runs synth_1
wait_on_run synth_1
add_files -norecurse /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_1/lab2_1.srcs/sources_1/new/mux_2_to_1_gate.v
update_compile_order -fileset sources_1
launch_simulation
source rca_to_7segment_dataflow_tb.tcl
synth_design -rtl -name rtl_1
close_design
close_sim
launch_simulation
source rca_to_7segment_dataflow_tb.tcl
set_property -name {xsim.simulate.runtime} -value {5500ns} -objects [get_filesets sim_1]
close_sim
close_project
create_project lab2_2_4_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_4_1 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_4_1/lab2_2_4_1.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_4_1/lab2_2_4_1.srcs/sources_1/new/carry_look_ahead_adder.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_4_1/lab2_2_4_1.srcs/sources_1/new/carry_look_ahead_adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_4_1/lab2_2_4_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_4_1/lab2_2_4_1.srcs/sim_1/new/carry_look_ahead_adder_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_4_1/lab2_2_4_1.srcs/sim_1/new/carry_look_ahead_adder_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {5500ns} -objects [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source carry_look_ahead_adder_tb.tcl
close_sim
launch_simulation
source carry_look_ahead_adder_tb.tcl
close_sim
launch_simulation
source carry_look_ahead_adder_tb.tcl
close_sim
launch_simulation
source carry_look_ahead_adder_tb.tcl
close_sim
close_project
create_project lab2_3_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_1 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_1/lab2_3_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_1/lab2_3_1.srcs/sim_1/new/decoder_3to8_dataflow_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_1/lab2_3_1.srcs/sim_1/new/decoder_3to8_dataflow_tb.v
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/decoder_3to8_dataflow.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/decoder_3to8_dataflow.v
update_compile_order -fileset sources_1
launch_simulation
source decoder_3to8_dataflow_tb.tcl
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source decoder_3to8_dataflow_tb.tcl
set_property -name {xsim.simulate.runtime} -value {50ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source decoder_3to8_dataflow_tb.tcl
close_sim
launch_simulation
source decoder_3to8_dataflow_tb.tcl
close_sim
close_project
create_project lab2_3_2 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_2 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/decoder_74138_dataflow.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/decoder_74138_dataflow.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_2/lab2_3_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_2/lab2_3_2.srcs/sim_1/new/decoder_74138_dataflow_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_2/lab2_3_2.srcs/sim_1/new/decoder_74138_dataflow_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {200ns} -objects [get_filesets sim_1]
add_files -norecurse /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/decoder_3to8_dataflow.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source decoder_74138_dataflow_tb.tcl
add_bp {/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/decoder_74138_dataflow.v} 40
remove_bps -file {/home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/decoder_74138_dataflow.v} -line 40
close_sim
close_project
create_project lab2_3_3 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sources_1/new/8_to_3_priority_encoder.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sources_1/new/8_to_3_priority_encoder.v
update_compile_order -fileset sources_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sim_1/new/8_to_3_priority_encoder_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sim_1/new/8_to_3_priority_encoder_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sources_1/new/8_to_3_priority_encoder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sim_1/new/8_to_3_priority_encoder_tb.v
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sources_1/new/_8_to_3_priority_encoder.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sources_1/new/_8_to_3_priority_encoder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sim_1/new/_8_to_3_priority_encoder_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_3_3/lab2_3_3.srcs/sim_1/new/_8_to_3_priority_encoder_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
source _8_to_3_priority_encoder_tb.tcl
close_sim
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {150ns} -objects [get_filesets sim_1]
launch_simulation
launch_simulation
source _8_to_3_priority_encoder_tb.tcl
close_sim
launch_simulation
source _8_to_3_priority_encoder_tb.tcl
close_sim
launch_simulation
source _8_to_3_priority_encoder_tb.tcl
close_sim
close_project
create_project lab2_4 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sources_1/new/add_two_values_task.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sources_1/new/add_two_values_task.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sim_1/new/add_two_values_task_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sim_1/new/add_two_values_task_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source add_two_values_task_tb.tcl
set_property -name {xsim.simulate.runtime} -value {50ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source add_two_values_task_tb.tcl
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sources_1/new/add_two_values_function.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sources_1/new/add_two_values_function.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sim_1/new/add_two_values_function_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sim_1/new/add_two_values_function_tb.v
update_compile_order -fileset sim_1
close_sim
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sources_1/new/calc_even_parity_task.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sources_1/new/calc_even_parity_task.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sim_1/new/calc_even_parity_task_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sim_1/new/calc_even_parity_task_tb.v
update_compile_order -fileset sim_1
launch_simulation
source add_two_values_task_tb.tcl
close_sim
launch_simulation
source add_two_values_task_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top calc_even_parity_task [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top calc_even_parity_task_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source calc_even_parity_task_tb.tcl
close_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top add_two_values_function [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top add_two_values_function_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source add_two_values_function_tb.tcl
close_sim
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sources_1/new/calc_ones_function.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sources_1/new/calc_ones_function.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top calc_ones_function [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sim_1/new/calc_ones_function_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.srcs/sim_1/new/calc_ones_function_tb.v
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
launch_simulation
source add_two_values_function_tb.tcl
close_sim
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top calc_ones_function_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source calc_ones_function_tb.tcl
close_sim
launch_simulation
source calc_ones_function_tb.tcl
close_sim
close_project
open_project /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_2_1/lab2_4/lab2_4.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_4_1/lab2_4.xpr
update_compile_order -fileset sources_1
close_project
create_project lab2_4_2 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_4_2 -part xc7a100tcsg324-1
set_property simulator_language Verilog [current_project]
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_4_2/lab2_4_2.srcs/sources_1/new
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_4_2/lab2_4_2.srcs/sources_1/new/test_bench.v w ]
add_files /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_4_2/lab2_4_2.srcs/sources_1/new/test_bench.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_4_2/lab2_4_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_4_2/lab2_4_2.srcs/sim_1/new/test_bench_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_4_2/lab2_4_2.srcs/sim_1/new/test_bench_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
update_compile_order -fileset sim_1
launch_simulation
source test_bench_tb.tcl
close_sim
launch_simulation
launch_simulation
source test_bench_tb.tcl
close_sim
launch_simulation
source test_bench_tb.tcl
close_sim
launch_simulation
launch_simulation
source test_bench_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source test_bench_tb.tcl
close_sim
launch_simulation
source test_bench_tb.tcl
close_sim
launch_simulation
source test_bench_tb.tcl
close_sim
close_project
open_project /home/sabertazimi/gitrepo/hust-lab/verilog/lab2/lab2_2_3_1/lab2_2_3_1.xpr
update_compile_order -fileset sources_1
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
source rca_dataflow_tb.tcl
set_property -name {xsim.simulate.runtime} -value {1200ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
source rca_dataflow_tb.tcl
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
source rca_dataflow_tb.tcl
set_property -name {xsim.simulate.runtime} -value {5000ns} -objects [get_filesets sim_1]
close_sim
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
source rca_dataflow_tb.tcl
close_sim
launch_simulation
source rca_dataflow_tb.tcl
