Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit full_adder
    Number of input ports   : 3
    Number of output ports  : 2
    Number of bidir ports   : 0
    Number of instances     : 26
    Number of nets          : 29

No design errors found in circuit full_adder

WriteBLIF ended normally.
