module signext(input logic [31:0] a,
					output logic [63:0] b);
	always_comb begin
		case(a[31:21
	end
endmodule