@W: CL260 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\control.v":78:2:78:7|Pruning register bit 3 of busState[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\control.v":78:2:78:7|Pruning register bits 3 to 2 of aluParams[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":21:16:21:17|Removing wire TX, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":99:14:99:19|Removing wire apuOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":100:14:100:19|Removing wire clkOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":128:14:128:20|Removing wire uartOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":129:14:129:22|Removing wire statusOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":130:14:130:25|Removing wire addrstackOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":131:14:131:25|Removing wire userstackOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":132:14:132:20|Removing wire gpioOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":133:14:133:23|Removing wire gpiodirOut, as there is no assignment to it.
@W: CG360 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":169:7:169:14|Removing wire overflow, as there is no assignment to it.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":129:14:129:22|*Input statusOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":130:14:130:25|*Input addrstackOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":131:14:131:25|*Input userstackOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":128:14:128:20|*Input uartOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":132:14:132:20|*Input gpioOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":133:14:133:23|*Input gpiodirOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":99:14:99:19|*Input apuOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":100:14:100:19|*Input clkOut[15:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\top.v":21:16:21:17|*Output TX has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL246 :"D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\verilog\alu.v":14:21:14:26|Input port bits 3 to 2 of params[3:0] are unused. Assign logic for all port bits or change the input port size.

