{
  "version": "0.1.0",
  "types": {
    "peripherals": {
      "FUSE": {
        "description": "Fuses",
        "children": {
          "registers": {
            "EXTENDED": {
              "offset": 2,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "SELFPRGEN": {
                    "description": "Self Programming enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "HIGH": {
              "offset": 1,
              "size": 8,
              "reset_value": 223,
              "children": {
                "fields": {
                  "RSTDISBL": {
                    "description": "Reset Disabled (Enable PB7 as i/o pin)",
                    "offset": 7,
                    "size": 1
                  },
                  "DWEN": {
                    "description": "Debug Wire enable",
                    "offset": 6,
                    "size": 1
                  },
                  "SPIEN": {
                    "description": "Serial program downloading (SPI) enabled",
                    "offset": 5,
                    "size": 1
                  },
                  "WDTON": {
                    "description": "Watch-dog Timer always ON",
                    "offset": 4,
                    "size": 1
                  },
                  "EESAVE": {
                    "description": "Preserve EEPROM through the Chip Erase cycle",
                    "offset": 3,
                    "size": 1
                  },
                  "BODLEVEL": {
                    "description": "Brown-out Detector trigger level",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_BODLEVEL"
                  }
                }
              }
            },
            "LOW": {
              "offset": 0,
              "size": 8,
              "reset_value": 98,
              "children": {
                "fields": {
                  "CKDIV8": {
                    "description": "Divide clock by 8 internally",
                    "offset": 7,
                    "size": 1
                  },
                  "CKOUT": {
                    "description": "Clock output on PORTB5",
                    "offset": 6,
                    "size": 1
                  },
                  "SUT_CKSEL": {
                    "description": "Select Clock source",
                    "offset": 0,
                    "size": 6,
                    "enum": "types.peripherals.FUSE.children.enums.ENUM_SUT_CKSEL"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_SUT_CKSEL": {
              "size": 6,
              "children": {
                "enum_fields": {
                  "EXTCLK_6CK_14CK_0MS": {
                    "description": "Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms",
                    "value": 0
                  },
                  "EXTCLK_6CK_14CK_4MS": {
                    "description": "Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms",
                    "value": 16
                  },
                  "EXTCLK_6CK_14CK_64MS": {
                    "description": "Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms",
                    "value": 32
                  },
                  "INTRCOSC_8MHZ_6CK_14CK_0MS": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms",
                    "value": 2
                  },
                  "INTRCOSC_8MHZ_6CK_14CK_4MS": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms",
                    "value": 18
                  },
                  "INTRCOSC_8MHZ_6CK_14CK_64MS": {
                    "description": "Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms",
                    "value": 34
                  },
                  "WDOSC_128KHZ_6CK_14CK_0MS": {
                    "description": "WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms",
                    "value": 3
                  },
                  "WDOSC_128KHZ_6CK_14CK_4MS": {
                    "description": "WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms",
                    "value": 19
                  },
                  "WDOSC_128KHZ_6CK_14CK_64MS": {
                    "description": "WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms",
                    "value": 35
                  },
                  "EXTLOFXTAL_1KCK_4MS": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1024 CK 4 ms",
                    "value": 4
                  },
                  "EXTLOFXTAL_1KCK_64MS": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1024 CK + 64 ms",
                    "value": 20
                  },
                  "EXTLOFXTAL_32KCK_64MS": {
                    "description": "Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 32768 CK + 64 ms",
                    "value": 36
                  },
                  "EXTCRES_0MHZ4_0MHZ9_258CK_14CK_4MS1": {
                    "description": "Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms",
                    "value": 8
                  },
                  "EXTCRES_0MHZ4_0MHZ9_258CK_14CK_65MS": {
                    "description": "Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms",
                    "value": 24
                  },
                  "EXTCRES_0MHZ4_0MHZ9_1KCK_14CK_0MS": {
                    "description": "Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 0 ms",
                    "value": 40
                  },
                  "EXTCRES_0MHZ4_0MHZ9_1KCK_14CK_4MS1": {
                    "description": "Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 4.1 ms",
                    "value": 56
                  },
                  "EXTCRES_0MHZ4_0MHZ9_1KCK_14CK_65MS": {
                    "description": "Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 65 ms",
                    "value": 9
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 0 ms",
                    "value": 25
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 4.1 ms",
                    "value": 41
                  },
                  "EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 65 ms",
                    "value": 57
                  },
                  "EXTCRES_0MHZ9_3MHZ_258CK_14CK_4MS1": {
                    "description": "Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms",
                    "value": 10
                  },
                  "EXTCRES_0MHZ9_3MHZ_258CK_14CK_65MS": {
                    "description": "Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms",
                    "value": 26
                  },
                  "EXTCRES_0MHZ9_3MHZ_1KCK_14CK_0MS": {
                    "description": "Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 0 ms",
                    "value": 42
                  },
                  "EXTCRES_0MHZ9_3MHZ_1KCK_14CK_4MS1": {
                    "description": "Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 4.1 ms",
                    "value": 58
                  },
                  "EXTCRES_0MHZ9_3MHZ_1KCK_14CK_65MS": {
                    "description": "Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 65 ms",
                    "value": 11
                  },
                  "EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 0 ms",
                    "value": 27
                  },
                  "EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 4.1 ms",
                    "value": 43
                  },
                  "EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 65 ms",
                    "value": 59
                  },
                  "EXTCRES_3MHZ_8MHZ_258CK_14CK_4MS1": {
                    "description": "Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms",
                    "value": 12
                  },
                  "EXTCRES_3MHZ_8MHZ_258CK_14CK_65MS": {
                    "description": "Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms",
                    "value": 28
                  },
                  "EXTCRES_3MHZ_8MHZ_1KCK_14CK_0MS": {
                    "description": "Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 0 ms",
                    "value": 44
                  },
                  "EXTCRES_3MHZ_8MHZ_1KCK_14CK_4MS1": {
                    "description": "Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 4.1 ms",
                    "value": 60
                  },
                  "EXTCRES_3MHZ_8MHZ_1KCK_14CK_65MS": {
                    "description": "Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 65 ms",
                    "value": 13
                  },
                  "EXTXOSC_3MHZ_8MHZ_16KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 0 ms",
                    "value": 29
                  },
                  "EXTXOSC_3MHZ_8MHZ_16KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 4.1 ms",
                    "value": 45
                  },
                  "EXTXOSC_3MHZ_8MHZ_16KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 65 ms",
                    "value": 61
                  },
                  "EXTCRES_8MHZ_16MHZ_258CK_14CK_4MS1": {
                    "description": "Ext. Ceramic Res. 8.0-16.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms",
                    "value": 14
                  },
                  "EXTCRES_8MHZ_16MHZ_258CK_14CK_65MS": {
                    "description": "Ext. Ceramic Res. 8.0-16.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms",
                    "value": 30
                  },
                  "EXTCRES_8MHZ_16MHZ_1KCK_14CK_0MS": {
                    "description": "Ext. Ceramic Res. 8.0-16.0 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 0 ms",
                    "value": 46
                  },
                  "EXTCRES_8MHZ_16MHZ_1KCK_14CK_4MS1": {
                    "description": "Ext. Ceramic Res. 8.0-16.0 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 4.1 ms",
                    "value": 62
                  },
                  "EXTCRES_8MHZ_16MHZ_1KCK_14CK_65MS": {
                    "description": "Ext. Ceramic Res. 8.0-16.0 MHz; Start-up time PWRDWN/RESET: 1024 CK /14 CK + 65 ms",
                    "value": 15
                  },
                  "EXTXOSC_8MHZ_16MHZ_16KCK_14CK_0MS": {
                    "description": "Ext. Crystal Osc. 8.0-16.0 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 0 ms",
                    "value": 31
                  },
                  "EXTXOSC_8MHZ_16MHZ_16KCK_14CK_4MS1": {
                    "description": "Ext. Crystal Osc. 8.0-16.0 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 4.1 ms",
                    "value": 47
                  },
                  "EXTXOSC_8MHZ_16MHZ_16KCK_14CK_65MS": {
                    "description": "Ext. Crystal Osc. 8.0-16.0 MHz; Start-up time PWRDWN/RESET: 16384 CK/14 CK + 65 ms",
                    "value": 63
                  }
                }
              }
            },
            "ENUM_BODLEVEL": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "4V3": {
                    "description": "Brown-out detection at VCC=4.3 V",
                    "value": 4
                  },
                  "2V7": {
                    "description": "Brown-out detection at VCC=2.7 V",
                    "value": 5
                  },
                  "1V8": {
                    "description": "Brown-out detection at VCC=1.8 V",
                    "value": 6
                  },
                  "2V3": {
                    "description": "Brown-out detection at VCC=2.3 V",
                    "value": 3
                  },
                  "2V2": {
                    "description": "Brown-out detection at VCC=2.2 V",
                    "value": 2
                  },
                  "1V9": {
                    "description": "Brown-out detection at VCC=1.9 V",
                    "value": 1
                  },
                  "2V0": {
                    "description": "Brown-out detection at VCC=2.0 V",
                    "value": 0
                  },
                  "DISABLED": {
                    "description": "Brown-out detection disabled",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "LOCKBIT": {
        "description": "Lockbits",
        "children": {
          "registers": {
            "LOCKBIT": {
              "offset": 0,
              "size": 8,
              "reset_value": 255,
              "children": {
                "fields": {
                  "LB": {
                    "description": "Memory Lock",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.LOCKBIT.children.enums.ENUM_LB"
                  }
                }
              }
            }
          },
          "enums": {
            "ENUM_LB": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "PROG_VER_DISABLED": {
                    "description": "Further programming and verification disabled",
                    "value": 0
                  },
                  "PROG_DISABLED": {
                    "description": "Further programming disabled",
                    "value": 2
                  },
                  "NO_LOCK": {
                    "description": "No memory lock features enabled",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "PORT": {
        "description": "I/O Port",
        "children": {
          "register_groups": {
            "PORTA": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTA": {
                    "description": "Port A Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRA": {
                    "description": "Port A Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINA": {
                    "description": "Port A Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PORTB": {
              "description": "I/O Port",
              "children": {
                "registers": {
                  "PORTB": {
                    "description": "Port B Data Register",
                    "offset": 2,
                    "size": 8
                  },
                  "DDRB": {
                    "description": "Port B Data Direction Register",
                    "offset": 1,
                    "size": 8
                  },
                  "PINB": {
                    "description": "Port B Input Pins",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "LINUART": {
        "description": "Local Interconnect Network",
        "children": {
          "registers": {
            "LINCR": {
              "description": "LIN Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "LSWRES": {
                    "description": "Software Reset",
                    "offset": 7,
                    "size": 1
                  },
                  "LIN13": {
                    "description": "LIN Standard",
                    "offset": 6,
                    "size": 1
                  },
                  "LCONF": {
                    "description": "LIN Configuration bits",
                    "offset": 4,
                    "size": 2
                  },
                  "LENA": {
                    "description": "LIN or UART Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "LCMD": {
                    "description": "LIN Command and Mode bits",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "LINSIR": {
              "description": "LIN Status and Interrupt Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "LIDST": {
                    "description": "Identifier Status bits",
                    "offset": 5,
                    "size": 3
                  },
                  "LBUSY": {
                    "description": "Busy Signal",
                    "offset": 4,
                    "size": 1
                  },
                  "LERR": {
                    "description": "Error Interrupt",
                    "offset": 3,
                    "size": 1
                  },
                  "LIDOK": {
                    "description": "Identifier Interrupt",
                    "offset": 2,
                    "size": 1
                  },
                  "LTXOK": {
                    "description": "Transmit Performed Interrupt",
                    "offset": 1,
                    "size": 1
                  },
                  "LRXOK": {
                    "description": "Receive Performed Interrupt",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LINENIR": {
              "description": "LIN Enable Interrupt Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "LENERR": {
                    "description": "Enable Error Interrupt",
                    "offset": 3,
                    "size": 1
                  },
                  "LENIDOK": {
                    "description": "Enable Identifier Interrupt",
                    "offset": 2,
                    "size": 1
                  },
                  "LENTXOK": {
                    "description": "Enable Transmit Performed Interrupt",
                    "offset": 1,
                    "size": 1
                  },
                  "LENRXOK": {
                    "description": "Enable Receive Performed Interrupt",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LINERR": {
              "description": "LIN Error Register",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "LABORT": {
                    "description": "Abort Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "LTOERR": {
                    "description": "Frame Time Out Error Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "LOVERR": {
                    "description": "Overrun Error Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "LFERR": {
                    "description": "Framing Error Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "LSERR": {
                    "description": "Synchronization Error Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "LPERR": {
                    "description": "Parity Error Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "LCERR": {
                    "description": "Checksum Error Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "LBERR": {
                    "description": "Bit Error Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "LINBTR": {
              "description": "LIN Bit Timing Register",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "LDISR": {
                    "description": "Disable Bit Timing Resynchronization",
                    "offset": 7,
                    "size": 1
                  },
                  "LBT": {
                    "description": "LIN Bit Timing bits",
                    "offset": 0,
                    "size": 6
                  }
                }
              }
            },
            "LINBRRL": {
              "description": "LIN Baud Rate Low Register",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "LDIV": {
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "LINBRRH": {
              "description": "LIN Baud Rate High Register",
              "offset": 6,
              "size": 8,
              "children": {
                "fields": {
                  "LDIV": {
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "LINDLR": {
              "description": "LIN Data Length Register",
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "LTXDL": {
                    "description": "LIN Transmit Data Length bits",
                    "offset": 4,
                    "size": 4
                  },
                  "LRXDL": {
                    "description": "LIN Receive Data Length bits",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "LINIDR": {
              "description": "LIN Identifier Register",
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "LP": {
                    "description": "Parity bits",
                    "offset": 6,
                    "size": 2
                  },
                  "LID": {
                    "description": "Identifier bit 5 or Data Length bits",
                    "offset": 0,
                    "size": 6
                  }
                }
              }
            },
            "LINSEL": {
              "description": "LIN Data Buffer Selection Register",
              "offset": 9,
              "size": 8,
              "children": {
                "fields": {
                  "LAINC": {
                    "description": "Auto Increment of Data Buffer Index (Active Low)",
                    "offset": 3,
                    "size": 1
                  },
                  "LINDX": {
                    "description": "FIFO LIN Data Buffer Index bits",
                    "offset": 0,
                    "size": 3
                  }
                }
              }
            },
            "LINDAT": {
              "description": "LIN Data Register",
              "offset": 10,
              "size": 8,
              "children": {
                "fields": {
                  "LDATA": {
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          }
        }
      },
      "USI": {
        "description": "Universal Serial Interface",
        "children": {
          "registers": {
            "USIPP": {
              "description": "USI Pin Position",
              "offset": 4,
              "size": 8
            },
            "USIBR": {
              "description": "USI Buffer Register",
              "offset": 3,
              "size": 8
            },
            "USIDR": {
              "description": "USI Data Register",
              "offset": 2,
              "size": 8
            },
            "USISR": {
              "description": "USI Status Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "USISIF": {
                    "description": "Start Condition Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "USIOIF": {
                    "description": "Counter Overflow Interrupt Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "USIPF": {
                    "description": "Stop Condition Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "USIDC": {
                    "description": "Data Output Collision",
                    "offset": 4,
                    "size": 1
                  },
                  "USICNT": {
                    "description": "USI Counter Value Bits",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "USICR": {
              "description": "USI Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "USISIE": {
                    "description": "Start Condition Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "USIOIE": {
                    "description": "Counter Overflow Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "USIWM": {
                    "description": "USI Wire Mode Bits",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.USI.children.enums.COMM_USI_OP"
                  },
                  "USICS": {
                    "description": "USI Clock Source Select Bits",
                    "offset": 2,
                    "size": 2
                  },
                  "USICLK": {
                    "description": "Clock Strobe",
                    "offset": 1,
                    "size": 1
                  },
                  "USITC": {
                    "description": "Toggle Clock Port Pin",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "COMM_USI_OP": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "NORMAL_OPERATION": {
                    "description": "Normal Operation",
                    "value": 0
                  },
                  "THREE_WIRE_MODE": {
                    "description": "Three-Wire Mode",
                    "value": 1
                  },
                  "TWO_WIRE_MODE": {
                    "description": "Two-Wire Mode",
                    "value": 2
                  },
                  "TWO_WIRE_MODE_HELD_LOW": {
                    "description": "Two-Wire Mode Held Low",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "TC8_ASYNC": {
        "description": "Timer/Counter, 8-bit Async",
        "children": {
          "register_groups": {
            "TC0": {
              "description": "Timer/Counter, 8-bit Async",
              "children": {
                "registers": {
                  "TIMSK0": {
                    "description": "Timer/Counter0 Interrupt Mask register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCIE0A": {
                          "description": "Timer/Counter0 Output Compare Match A Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE0": {
                          "description": "Timer/Counter0 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR0": {
                    "description": "Timer/Counter0 Interrupt Flag Register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OCF0A": {
                          "description": "Output Compare Flag 0A",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV0": {
                          "description": "Timer/Counter0 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCCR0A": {
                    "description": "Timer/Counter0 Control Register A",
                    "offset": 16,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM0A": {
                          "description": "Compare Output Mode bits",
                          "offset": 6,
                          "size": 2
                        },
                        "WGM0": {
                          "description": "Waveform Genration Mode bits",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCCR0B": {
                    "description": "Timer/Counter0 Control Register B",
                    "offset": 17,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC0A": {
                          "description": "Force Output Compare A",
                          "offset": 7,
                          "size": 1
                        },
                        "CS0": {
                          "description": "Clock Select bits",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC8_ASYNC.children.enums.CLK_SEL_3BIT"
                        }
                      }
                    }
                  },
                  "TCNT0": {
                    "description": "Timer/Counter0",
                    "offset": 18,
                    "size": 8
                  },
                  "OCR0A": {
                    "description": "Timer/Counter0 Output Compare Register A",
                    "offset": 19,
                    "size": 8
                  },
                  "ASSR": {
                    "description": "Asynchronous Status Register",
                    "offset": 129,
                    "size": 8,
                    "children": {
                      "fields": {
                        "EXCLK": {
                          "description": "Enable External Clock Input",
                          "offset": 6,
                          "size": 1
                        },
                        "AS0": {
                          "description": "Asynchronous Timer/Counter0",
                          "offset": 5,
                          "size": 1
                        },
                        "TCN0UB": {
                          "description": "Timer/Counter0 Update Busy",
                          "offset": 4,
                          "size": 1
                        },
                        "OCR0AUB": {
                          "description": "Output Compare Register 0A  Update Busy",
                          "offset": 3,
                          "size": 1
                        },
                        "TCR0AUB": {
                          "description": "Timer/Counter0 Control Register A Update Busy",
                          "offset": 1,
                          "size": 1
                        },
                        "TCR0BUB": {
                          "description": "Timer/Counter0 Control Register B Update Busy",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "GTCCR": {
                    "description": "General Timer Counter Control register",
                    "offset": 14,
                    "size": 8,
                    "children": {
                      "fields": {
                        "TSM": {
                          "description": "Timer/Counter Synchronization Mode",
                          "offset": 7,
                          "size": 1
                        },
                        "PSR0": {
                          "description": "Prescaler Reset Asynchronous 8-bit Timer/Counter0",
                          "offset": 1,
                          "size": 1
                        },
                        "PSR1": {
                          "description": "Prescaler Reset Synchronous 16-bit Timer/Counter1",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_32": {
                    "description": "Running, CLK/32",
                    "value": 3
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 4
                  },
                  "RUNNING_CLK_128": {
                    "description": "Running, CLK/128",
                    "value": 5
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 6
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "TC16": {
        "description": "Timer/Counter, 16-bit",
        "children": {
          "register_groups": {
            "TC1": {
              "description": "Timer/Counter, 16-bit",
              "children": {
                "registers": {
                  "TIMSK1": {
                    "description": "Timer/Counter1 Interrupt Mask Register",
                    "offset": 57,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICIE1": {
                          "description": "Timer/Counter1 Input Capture Interrupt Enable",
                          "offset": 5,
                          "size": 1
                        },
                        "OCIE1B": {
                          "description": "Timer/Counter1 Output Compare B Match Interrupt Enable",
                          "offset": 2,
                          "size": 1
                        },
                        "OCIE1A": {
                          "description": "Timer/Counter1 Output Compare A Match Interrupt Enable",
                          "offset": 1,
                          "size": 1
                        },
                        "TOIE1": {
                          "description": "Timer/Counter1 Overflow Interrupt Enable",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TIFR1": {
                    "description": "Timer/Counter1 Interrupt Flag register",
                    "offset": 0,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICF1": {
                          "description": "Timer/Counter1 Input Capture Flag",
                          "offset": 5,
                          "size": 1
                        },
                        "OCF1B": {
                          "description": "Timer/Counter1 Output Compare B Match Flag",
                          "offset": 2,
                          "size": 1
                        },
                        "OCF1A": {
                          "description": "Timer/Counter1 Output Compare A Match Flag",
                          "offset": 1,
                          "size": 1
                        },
                        "TOV1": {
                          "description": "Timer/Counter1 Overflow Flag",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCCR1A": {
                    "description": "Timer/Counter1 Control Register A",
                    "offset": 74,
                    "size": 8,
                    "children": {
                      "fields": {
                        "COM1A": {
                          "description": "Compare Output Mode 1A, bits",
                          "offset": 6,
                          "size": 2
                        },
                        "COM1B": {
                          "description": "Compare Output Mode 1B, bits",
                          "offset": 4,
                          "size": 2
                        },
                        "WGM1": {
                          "description": "Pulse Width Modulator Select Bits",
                          "offset": 0,
                          "size": 2
                        }
                      }
                    }
                  },
                  "TCCR1B": {
                    "description": "Timer/Counter1 Control Register B",
                    "offset": 75,
                    "size": 8,
                    "children": {
                      "fields": {
                        "ICNC1": {
                          "description": "Input Capture 1 Noise Canceler",
                          "offset": 7,
                          "size": 1
                        },
                        "ICES1": {
                          "description": "Input Capture 1 Edge Select",
                          "offset": 6,
                          "size": 1
                        },
                        "WGM1": {
                          "description": "Waveform Generation Mode Bits",
                          "offset": 3,
                          "size": 2
                        },
                        "CS1": {
                          "description": "Timer/Counter1 Clock Select bits",
                          "offset": 0,
                          "size": 3,
                          "enum": "types.peripherals.TC16.children.enums.CLK_SEL_3BIT_EXT"
                        }
                      }
                    }
                  },
                  "TCCR1C": {
                    "description": "Timer/Counter1 Control Register C",
                    "offset": 76,
                    "size": 8,
                    "children": {
                      "fields": {
                        "FOC1A": {
                          "description": "Timer/Counter1 Force Output Compare for Channel A",
                          "offset": 7,
                          "size": 1
                        },
                        "FOC1B": {
                          "description": "Timer/Counter1 Force Output Compare for Channel B",
                          "offset": 6,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCCR1D": {
                    "description": "Timer/Counter1 Control Register D",
                    "offset": 77,
                    "size": 8,
                    "children": {
                      "fields": {
                        "OC1BX": {
                          "description": "Timer/Counter1 Output Compare X-pin Enable for Channel B",
                          "offset": 7,
                          "size": 1
                        },
                        "OC1BW": {
                          "description": "Timer/Counter1 Output Compare W-pin Enable for Channel B",
                          "offset": 6,
                          "size": 1
                        },
                        "OC1BV": {
                          "description": "Timer/Counter1 Output Compare V-pin Enable for Channel B",
                          "offset": 5,
                          "size": 1
                        },
                        "OC1BU": {
                          "description": "Timer/Counter1 Output Compare U-pin Enable for Channel B",
                          "offset": 4,
                          "size": 1
                        },
                        "OC1AX": {
                          "description": "Timer/Counter1 Output Compare X-pin Enable for Channel A",
                          "offset": 3,
                          "size": 1
                        },
                        "OC1AW": {
                          "description": "Timer/Counter1 Output Compare W-pin Enable for Channel A",
                          "offset": 2,
                          "size": 1
                        },
                        "OC1AV": {
                          "description": "Timer/Counter1 Output Compare V-pin Enable for Channel A",
                          "offset": 1,
                          "size": 1
                        },
                        "OC1AU": {
                          "description": "Timer/Counter1 Output Compare U-pin Enable for Channel A",
                          "offset": 0,
                          "size": 1
                        }
                      }
                    }
                  },
                  "TCNT1": {
                    "description": "Timer/Counter1  Bytes",
                    "offset": 78,
                    "size": 16
                  },
                  "OCR1A": {
                    "description": "Timer/Counter1 Output Compare Register A  Bytes",
                    "offset": 82,
                    "size": 16
                  },
                  "OCR1B": {
                    "description": "Timer/Counter1 Output Compare Register B  Bytes",
                    "offset": 84,
                    "size": 16
                  },
                  "ICR1": {
                    "description": "Timer/Counter1 Input Capture Register  Bytes",
                    "offset": 80,
                    "size": 16
                  }
                }
              }
            }
          },
          "enums": {
            "CLK_SEL_3BIT_EXT": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "NO_CLOCK_SOURCE_STOPPED": {
                    "description": "No Clock Source (Stopped)",
                    "value": 0
                  },
                  "RUNNING_NO_PRESCALING": {
                    "description": "Running, No Prescaling",
                    "value": 1
                  },
                  "RUNNING_CLK_8": {
                    "description": "Running, CLK/8",
                    "value": 2
                  },
                  "RUNNING_CLK_64": {
                    "description": "Running, CLK/64",
                    "value": 3
                  },
                  "RUNNING_CLK_256": {
                    "description": "Running, CLK/256",
                    "value": 4
                  },
                  "RUNNING_CLK_1024": {
                    "description": "Running, CLK/1024",
                    "value": 5
                  },
                  "RUNNING_EXTCLK_TN_FALLING_EDGE": {
                    "description": "Running, ExtClk Tn Falling Edge",
                    "value": 6
                  },
                  "RUNNING_EXTCLK_TN_RISING_EDGE": {
                    "description": "Running, ExtClk Tn Rising Edge",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "WDT": {
        "description": "Watchdog Timer",
        "children": {
          "registers": {
            "WDTCR": {
              "description": "Watchdog Timer Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "WDIF": {
                    "description": "Watchdog Timeout Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WDIE": {
                    "description": "Watchdog Timeout Interrupt Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "WDP_bit0": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 0,
                    "size": 1
                  },
                  "WDP_bit1": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 1,
                    "size": 1
                  },
                  "WDP_bit2": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 2,
                    "size": 1
                  },
                  "WDP_bit3": {
                    "description": "Watchdog Timer Prescaler Bits",
                    "offset": 5,
                    "size": 1
                  },
                  "WDCE": {
                    "description": "Watchdog Change Enable",
                    "offset": 4,
                    "size": 1
                  },
                  "WDE": {
                    "description": "Watch Dog Enable",
                    "offset": 3,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "WDOG_TIMER_PRESCALE_4BITS": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "OSCILLATOR_CYCLES_2K": {
                    "description": "Oscillator Cycles 2K",
                    "value": 0
                  },
                  "OSCILLATOR_CYCLES_4K": {
                    "description": "Oscillator Cycles 4K",
                    "value": 1
                  },
                  "OSCILLATOR_CYCLES_8K": {
                    "description": "Oscillator Cycles 8K",
                    "value": 2
                  },
                  "OSCILLATOR_CYCLES_16K": {
                    "description": "Oscillator Cycles 16K",
                    "value": 3
                  },
                  "OSCILLATOR_CYCLES_32K": {
                    "description": "Oscillator Cycles 32K",
                    "value": 4
                  },
                  "OSCILLATOR_CYCLES_64K": {
                    "description": "Oscillator Cycles 64K",
                    "value": 5
                  },
                  "OSCILLATOR_CYCLES_128K": {
                    "description": "Oscillator Cycles 128K",
                    "value": 6
                  },
                  "OSCILLATOR_CYCLES_256K": {
                    "description": "Oscillator Cycles 256K",
                    "value": 7
                  },
                  "OSCILLATOR_CYCLES_512K": {
                    "description": "Oscillator Cycles 512K",
                    "value": 8
                  },
                  "OSCILLATOR_CYCLES_1024K": {
                    "description": "Oscillator Cycles 1024K",
                    "value": 9
                  }
                }
              }
            }
          }
        }
      },
      "EEPROM": {
        "description": "EEPROM",
        "children": {
          "registers": {
            "EEAR": {
              "description": "EEPROM Address Register  Bytes",
              "offset": 2,
              "size": 16
            },
            "EEDR": {
              "description": "EEPROM Data Register",
              "offset": 1,
              "size": 8
            },
            "EECR": {
              "description": "EEPROM Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "EEPM": {
                    "description": "EEPROM Programming Mode Bits",
                    "offset": 4,
                    "size": 2,
                    "enum": "types.peripherals.EEPROM.children.enums.EEP_MODE"
                  },
                  "EERIE": {
                    "description": "EEPROM Ready Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "EEMPE": {
                    "description": "EEPROM Master Write Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "EEPE": {
                    "description": "EEPROM Write Enable",
                    "offset": 1,
                    "size": 1
                  },
                  "EERE": {
                    "description": "EEPROM Read Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "EEP_MODE": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "ERASE_AND_WRITE_IN_ONE_OPERATION": {
                    "description": "Erase and Write in one operation",
                    "value": 0
                  },
                  "ERASE_ONLY": {
                    "description": "Erase Only",
                    "value": 1
                  },
                  "WRITE_ONLY": {
                    "description": "Write Only",
                    "value": 2
                  }
                }
              }
            }
          }
        }
      },
      "SPI": {
        "description": "Serial Peripheral Interface",
        "children": {
          "registers": {
            "SPDR": {
              "description": "SPI Data Register",
              "offset": 2,
              "size": 8
            },
            "SPSR": {
              "description": "SPI Status Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "SPIF": {
                    "description": "SPI Interrupt Flag",
                    "offset": 7,
                    "size": 1
                  },
                  "WCOL": {
                    "description": "Write Collision Flag",
                    "offset": 6,
                    "size": 1
                  },
                  "SPI2X": {
                    "description": "Double SPI Speed Bit",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SPCR": {
              "description": "SPI Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "SPIE": {
                    "description": "SPI Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "SPE": {
                    "description": "SPI Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "DORD": {
                    "description": "Data Order",
                    "offset": 5,
                    "size": 1
                  },
                  "MSTR": {
                    "description": "Master/Slave Select",
                    "offset": 4,
                    "size": 1
                  },
                  "CPOL": {
                    "description": "Clock polarity",
                    "offset": 3,
                    "size": 1
                  },
                  "CPHA": {
                    "description": "Clock Phase",
                    "offset": 2,
                    "size": 1
                  },
                  "SPR": {
                    "description": "SPI Clock Rate Selects",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.SPI.children.enums.COMM_SCK_RATE_3BIT"
                  }
                }
              }
            }
          },
          "enums": {
            "COMM_SCK_RATE_3BIT": {
              "children": {
                "enum_fields": {
                  "FOSC_4": {
                    "description": "fosc/4",
                    "value": 0
                  },
                  "FOSC_16": {
                    "description": "fosc/16",
                    "value": 1
                  },
                  "FOSC_64": {
                    "description": "fosc/64",
                    "value": 7
                  },
                  "FOSC_128": {
                    "description": "fosc/128",
                    "value": 3
                  },
                  "FOSC_2": {
                    "description": "fosc/2",
                    "value": 4
                  },
                  "FOSC_8": {
                    "description": "fosc/8",
                    "value": 5
                  },
                  "FOSC_32": {
                    "description": "fosc/32",
                    "value": 6
                  }
                }
              }
            }
          }
        }
      },
      "ADC": {
        "description": "Analog-to-Digital Converter",
        "children": {
          "registers": {
            "ADMUX": {
              "description": "The ADC multiplexer Selection Register",
              "offset": 5,
              "size": 8,
              "children": {
                "fields": {
                  "REFS": {
                    "description": "Reference Selection Bits",
                    "offset": 6,
                    "size": 2,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_V_REF8"
                  },
                  "ADLAR": {
                    "description": "Left Adjust Result",
                    "offset": 5,
                    "size": 1
                  },
                  "MUX": {
                    "description": "Analog Channel and Gain Selection Bits",
                    "offset": 0,
                    "size": 5
                  }
                }
              }
            },
            "ADC": {
              "description": "ADC Data Register  Bytes",
              "offset": 1,
              "size": 16
            },
            "ADCSRA": {
              "description": "The ADC Control and Status register A",
              "offset": 3,
              "size": 8,
              "children": {
                "fields": {
                  "ADEN": {
                    "description": "ADC Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "ADSC": {
                    "description": "ADC Start Conversion",
                    "offset": 6,
                    "size": 1
                  },
                  "ADATE": {
                    "description": "ADC  Auto Trigger Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "ADIF": {
                    "description": "ADC Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ADIE": {
                    "description": "ADC Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ADPS": {
                    "description": "ADC  Prescaler Select Bits",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_PRESCALER"
                  }
                }
              }
            },
            "ADCSRB": {
              "description": "The ADC Control and Status register B (Shared with ANALOG_COMPARATOR IO_MODULE)",
              "offset": 4,
              "size": 8,
              "children": {
                "fields": {
                  "BIN": {
                    "description": "Bipolar Input Mode",
                    "offset": 7,
                    "size": 1
                  },
                  "ADTS": {
                    "description": "ADC Auto Trigger Source bits",
                    "offset": 0,
                    "size": 3,
                    "enum": "types.peripherals.ADC.children.enums.ANALOG_ADC_AUTO_TRIGGER4"
                  }
                }
              }
            },
            "AMISCR": {
              "description": "Analog Miscellaneous Control Register (Shared with CURRENT_SOURCE IO_MODULE)",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "AREFEN": {
                    "description": "External Voltage Reference Input Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "XREFEN": {
                    "description": "Internal Voltage Reference Output Enable",
                    "offset": 1,
                    "size": 1
                  }
                }
              }
            },
            "DIDR1": {
              "description": "Digital Input Disable Register 1",
              "offset": 8,
              "size": 8,
              "children": {
                "fields": {
                  "ADC10D": {
                    "offset": 6,
                    "size": 1
                  },
                  "ADC9D": {
                    "offset": 5,
                    "size": 1
                  },
                  "ADC8D": {
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "DIDR0": {
              "description": "Digital Input Disable Register 0",
              "offset": 7,
              "size": 8,
              "children": {
                "fields": {
                  "ADC7D": {
                    "offset": 7,
                    "size": 1
                  },
                  "ADC6D": {
                    "offset": 6,
                    "size": 1
                  },
                  "ADC5D": {
                    "offset": 5,
                    "size": 1
                  },
                  "ADC4D": {
                    "offset": 4,
                    "size": 1
                  },
                  "ADC3D": {
                    "offset": 3,
                    "size": 1
                  },
                  "ADC2D": {
                    "offset": 2,
                    "size": 1
                  },
                  "ADC1D": {
                    "offset": 1,
                    "size": 1
                  },
                  "ADC0D": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_ADC_V_REF8": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "IF_AREFEN_0_THEN_INTERNAL_AVCC_AS_VOLTAGE_REFERENCE_IF_AREFEN_1_THEN_AREF_PIN_AS_VOLTAGE_REFERENCE": {
                    "description": "If AREFEN==0 then Internal AVCC as Voltage Reference. If AREFEN==1 then AREF pin as Voltage Reference.  ",
                    "value": 2
                  },
                  "IF_AREFEN_0_THEN_INTERNAL_1_1V_AS_VOLTAGE_REFERENCE_WITHOUT_EXTERNAL_CAPACITOR_IF_AREFEN_1_THEN_INTERNAL_1_1V_AS_VOLTAGE_REFERENCE_WITH_EXTERNAL_CAPACITOR_AT_AREF_PIN": {
                    "description": "If AREFEN==0 then Internal 1.1V as Voltage Reference without external capacitor. If AREFEN==1 then Internal 1.1V as Voltage Reference with external capacitor at AREF pin.",
                    "value": 1
                  },
                  "IF_AREFEN_0_THEN_INTERNAL_2_56V_AS_VOLTAGE_REFERENCE_WITHOUT_EXTERNAL_CAPACITOR_IF_AREFEN_1_THEN_INTERNAL_2_56V_AS_VOLTAGE_REFERENCE_WITH_EXTERNAL_CAPACITOR_AT_AREF_PIN": {
                    "description": "If AREFEN==0 then Internal 2.56V as Voltage Reference without external capacitor. If AREFEN==1 then Internal 2.56V as Voltage Reference with external capacitor at AREF pin.",
                    "value": 3
                  }
                }
              }
            },
            "ANALOG_ADC_PRESCALER": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  }
                }
              }
            },
            "ANALOG_ADC_AUTO_TRIGGER4": {
              "size": 3,
              "children": {
                "enum_fields": {
                  "FREE_RUNNING_MODE": {
                    "description": "Free Running mode",
                    "value": 0
                  },
                  "ANALOG_COMPARATOR": {
                    "description": "Analog Comparator",
                    "value": 1
                  },
                  "EXTERNAL_INTERRUPT_REQUEST_0": {
                    "description": "External Interrupt Request 0",
                    "value": 2
                  },
                  "TIMER_COUNTER1_COMPARE_MATCH_A": {
                    "description": "Timer/Counter1 Compare Match A",
                    "value": 3
                  },
                  "TIMER_COUNTER1_OVERFLOW": {
                    "description": "Timer/Counter1 Overflow",
                    "value": 4
                  },
                  "TIMER_COUNTER1_COMPARE_MATCH_B": {
                    "description": "Timer/Counter1 Compare Match B",
                    "value": 5
                  },
                  "TIMER_COUNTER1_CAPTURE_EVENT": {
                    "description": "Timer/Counter1 Capture Event",
                    "value": 6
                  },
                  "WATCHDOG_INTERRUPT_REQUEST": {
                    "description": "Watchdog Interrupt Request",
                    "value": 7
                  }
                }
              }
            }
          }
        }
      },
      "CURRENT_SOURCE": {
        "description": "Current Source",
        "children": {
          "registers": {
            "AMISCR": {
              "description": "Analog Miscellaneous Control Register (Shared with AD_CONVERTER IO_MODULE)",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "ISRCEN": {
                    "description": "Current Source Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "AC": {
        "description": "Analog Comparator",
        "children": {
          "registers": {
            "ADCSRB": {
              "description": "Analog Comparator & ADC Control and Status Register B (Shared with AD_CONVERTER IO_MODULE)",
              "offset": 43,
              "size": 8,
              "children": {
                "fields": {
                  "ACME": {
                    "description": "Analog Comparator Multiplexer Enable",
                    "offset": 6,
                    "size": 1
                  },
                  "ACIR": {
                    "description": "Analog Comparator Internal Voltage Reference Select Bits",
                    "offset": 4,
                    "size": 2
                  }
                }
              }
            },
            "ACSR": {
              "description": "Analog Comparator Control And Status Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "ACD": {
                    "description": "Analog Comparator Disable",
                    "offset": 7,
                    "size": 1
                  },
                  "ACIRS": {
                    "description": "Analog Comparator Internal Reference Select",
                    "offset": 6,
                    "size": 1
                  },
                  "ACO": {
                    "description": "Analog Compare Output",
                    "offset": 5,
                    "size": 1
                  },
                  "ACI": {
                    "description": "Analog Comparator Interrupt Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "ACIE": {
                    "description": "Analog Comparator Interrupt Enable",
                    "offset": 3,
                    "size": 1
                  },
                  "ACIC": {
                    "description": "Analog Comparator Input Capture Enable",
                    "offset": 2,
                    "size": 1
                  },
                  "ACIS": {
                    "description": "Analog Comparator Interrupt Mode Select bits",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.AC.children.enums.ANALOG_COMP_INTERRUPT"
                  }
                }
              }
            }
          },
          "enums": {
            "ANALOG_COMP_INTERRUPT": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "INTERRUPT_ON_TOGGLE": {
                    "description": "Interrupt on Toggle",
                    "value": 0
                  },
                  "RESERVED": {
                    "description": "Reserved",
                    "value": 1
                  },
                  "INTERRUPT_ON_FALLING_EDGE": {
                    "description": "Interrupt on Falling Edge",
                    "value": 2
                  },
                  "INTERRUPT_ON_RISING_EDGE": {
                    "description": "Interrupt on Rising Edge",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "EXINT": {
        "description": "External Interrupts",
        "children": {
          "registers": {
            "EICRA": {
              "description": "External Interrupt Control Register",
              "offset": 46,
              "size": 8,
              "children": {
                "fields": {
                  "ISC1": {
                    "description": "External Interrupt Sense Control 1 Bits",
                    "offset": 2,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL2"
                  },
                  "ISC0": {
                    "description": "External Interrupt Sense Control 0 Bits",
                    "offset": 0,
                    "size": 2,
                    "enum": "types.peripherals.EXINT.children.enums.INTERRUPT_SENSE_CONTROL2"
                  }
                }
              }
            },
            "EIMSK": {
              "description": "External Interrupt Mask Register",
              "offset": 2,
              "size": 8,
              "children": {
                "fields": {
                  "INT": {
                    "description": "External Interrupt Request 1 Enable",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "EIFR": {
              "description": "External Interrupt Flag Register",
              "offset": 1,
              "size": 8,
              "children": {
                "fields": {
                  "INTF": {
                    "description": "External Interrupt Flags",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "PCICR": {
              "description": "Pin Change Interrupt Control Register",
              "offset": 45,
              "size": 8,
              "children": {
                "fields": {
                  "PCIE": {
                    "description": "Pin Change Interrupt Enable  on any PCINT14..8 pin",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "PCIFR": {
              "description": "Pin Change Interrupt Flag Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "PCIF": {
                    "description": "Pin Change Interrupt Flags",
                    "offset": 0,
                    "size": 2
                  }
                }
              }
            },
            "PCMSK1": {
              "description": "Pin Change Mask Register 1",
              "offset": 49,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Masks",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "PCMSK0": {
              "description": "Pin Change Mask Register 0",
              "offset": 48,
              "size": 8,
              "children": {
                "fields": {
                  "PCINT": {
                    "description": "Pin Change Enable Masks",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            }
          },
          "enums": {
            "INTERRUPT_SENSE_CONTROL2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "LOW_LEVEL_OF_INTX": {
                    "description": "Low Level of INTX",
                    "value": 0
                  },
                  "ANY_LOGICAL_CHANGE_IN_INTX": {
                    "description": "Any Logical Change in INTX",
                    "value": 1
                  },
                  "FALLING_EDGE_OF_INTX": {
                    "description": "Falling Edge of INTX",
                    "value": 2
                  },
                  "RISING_EDGE_OF_INTX": {
                    "description": "Rising Edge of INTX",
                    "value": 3
                  }
                }
              }
            }
          }
        }
      },
      "BOOT_LOAD": {
        "description": "Bootloader",
        "children": {
          "registers": {
            "SPMCSR": {
              "description": "Store Program Memory Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "RWWSB": {
                    "description": "Read While Write Section Busy",
                    "offset": 6,
                    "size": 1
                  },
                  "SIGRD": {
                    "description": "Signature Row Read",
                    "offset": 5,
                    "size": 1
                  },
                  "CTPB": {
                    "description": "Clear Temporary Page Buffer",
                    "offset": 4,
                    "size": 1
                  },
                  "RFLB": {
                    "description": "Read Fuse and Lock Bits",
                    "offset": 3,
                    "size": 1
                  },
                  "PGWRT": {
                    "description": "Page Write",
                    "offset": 2,
                    "size": 1
                  },
                  "PGERS": {
                    "description": "Page Erase",
                    "offset": 1,
                    "size": 1
                  },
                  "SPMEN": {
                    "description": "Store Program Memory Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          }
        }
      },
      "CPU": {
        "description": "CPU Registers",
        "children": {
          "registers": {
            "SREG": {
              "description": "Status Register",
              "offset": 45,
              "size": 8,
              "children": {
                "fields": {
                  "I": {
                    "description": "Global Interrupt Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "T": {
                    "description": "Bit Copy Storage",
                    "offset": 6,
                    "size": 1
                  },
                  "H": {
                    "description": "Half Carry Flag",
                    "offset": 5,
                    "size": 1
                  },
                  "S": {
                    "description": "Sign Bit",
                    "offset": 4,
                    "size": 1
                  },
                  "V": {
                    "description": "Two's Complement Overflow Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "N": {
                    "description": "Negative Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "Z": {
                    "description": "Zero Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "C": {
                    "description": "Carry Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "PRR": {
              "description": "Power Reduction Register",
              "offset": 50,
              "size": 8,
              "children": {
                "fields": {
                  "PRLIN": {
                    "description": "Power Reduction LINUART",
                    "offset": 5,
                    "size": 1
                  },
                  "PRSPI": {
                    "description": "Power Reduction SPI",
                    "offset": 4,
                    "size": 1
                  },
                  "PRTIM1": {
                    "description": "Power Reduction Timer/Counter1",
                    "offset": 3,
                    "size": 1
                  },
                  "PRTIM0": {
                    "description": "Power Reduction Timer/Counter0",
                    "offset": 2,
                    "size": 1
                  },
                  "PRUSI": {
                    "description": "Power Reduction USI",
                    "offset": 1,
                    "size": 1
                  },
                  "PRADC": {
                    "description": "Power Reduction ADC",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SP": {
              "description": "Stack Pointer  Bytes",
              "offset": 43,
              "size": 16
            },
            "MCUCR": {
              "description": "MCU Control Register",
              "offset": 35,
              "size": 8,
              "children": {
                "fields": {
                  "BODS": {
                    "description": "BOD Sleep",
                    "offset": 6,
                    "size": 1
                  },
                  "BODSE": {
                    "description": "BOD Sleep Enable",
                    "offset": 5,
                    "size": 1
                  },
                  "PUD": {
                    "description": "Pull-up Disable",
                    "offset": 4,
                    "size": 1
                  }
                }
              }
            },
            "MCUSR": {
              "description": "MCU Status register",
              "offset": 34,
              "size": 8,
              "children": {
                "fields": {
                  "WDRF": {
                    "description": "Watchdog Reset Flag",
                    "offset": 3,
                    "size": 1
                  },
                  "BORF": {
                    "description": "Brown-out Reset Flag",
                    "offset": 2,
                    "size": 1
                  },
                  "EXTRF": {
                    "description": "External Reset Flag",
                    "offset": 1,
                    "size": 1
                  },
                  "PORF": {
                    "description": "Power-On Reset Flag",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "SMCR": {
              "description": "Sleep Mode Control Register",
              "offset": 33,
              "size": 8,
              "children": {
                "fields": {
                  "SM": {
                    "description": "Sleep Mode Select Bits",
                    "offset": 1,
                    "size": 2,
                    "enum": "types.peripherals.CPU.children.enums.CPU_SLEEP_MODE2"
                  },
                  "SE": {
                    "description": "Sleep Enable",
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            },
            "OSCCAL": {
              "description": "Oscillator Calibration Register",
              "offset": 52,
              "size": 8,
              "children": {
                "fields": {
                  "OSCCAL": {
                    "description": "Oscillator Calibration ",
                    "offset": 0,
                    "size": 8
                  }
                }
              }
            },
            "CLKPR": {
              "description": "Clock Prescale Register",
              "offset": 47,
              "size": 8,
              "children": {
                "fields": {
                  "CLKPCE": {
                    "description": "Clock Prescaler Change Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "CLKPS": {
                    "description": "Clock Prescaler Select Bits",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.CPU.children.enums.CPU_CLK_PRESCALE_4_BITS_SMALL"
                  }
                }
              }
            },
            "CLKSELR": {
              "description": "Clock Selection Register",
              "offset": 49,
              "size": 8,
              "children": {
                "fields": {
                  "COUT": {
                    "description": "Clock Out - CKOUT fuse substitution",
                    "offset": 6,
                    "size": 1
                  },
                  "CSUT": {
                    "description": "Clock Start-up Time bit 1 - SUT1 fuse substitution",
                    "offset": 4,
                    "size": 2
                  },
                  "CSEL": {
                    "description": "Clock Source Select bit 3 - CKSEL3 fuse substitution",
                    "offset": 0,
                    "size": 4
                  }
                }
              }
            },
            "CLKCSR": {
              "description": "Clock Control & Status Register",
              "offset": 48,
              "size": 8,
              "children": {
                "fields": {
                  "CLKCCE": {
                    "description": "Clock Control Change Enable",
                    "offset": 7,
                    "size": 1
                  },
                  "CLKRDY": {
                    "description": "Clock Ready Flag",
                    "offset": 4,
                    "size": 1
                  },
                  "CLKC": {
                    "description": "Clock Control bits",
                    "offset": 0,
                    "size": 4,
                    "enum": "types.peripherals.CPU.children.enums.CPU_CLK_COMMAND_LIST_4_BITS"
                  }
                }
              }
            },
            "DWDR": {
              "description": "DebugWire data register",
              "offset": 31,
              "size": 8
            },
            "GPIOR2": {
              "description": "General Purpose IO register 2",
              "offset": 25,
              "size": 8
            },
            "GPIOR1": {
              "description": "General Purpose register 1",
              "offset": 24,
              "size": 8
            },
            "GPIOR0": {
              "description": "General purpose register 0",
              "offset": 12,
              "size": 8
            },
            "PORTCR": {
              "description": "Port Control Register",
              "offset": 0,
              "size": 8,
              "children": {
                "fields": {
                  "BBMB": {
                    "offset": 5,
                    "size": 1
                  },
                  "BBMA": {
                    "offset": 4,
                    "size": 1
                  },
                  "PUDB": {
                    "offset": 1,
                    "size": 1
                  },
                  "PUDA": {
                    "offset": 0,
                    "size": 1
                  }
                }
              }
            }
          },
          "enums": {
            "CPU_SLEEP_MODE2": {
              "size": 2,
              "children": {
                "enum_fields": {
                  "IDLE": {
                    "description": "Idle",
                    "value": 0
                  },
                  "ADC": {
                    "description": "ADC Noise Reduction (If Available)",
                    "value": 1
                  },
                  "PDOWN": {
                    "description": "Power-down",
                    "value": 2
                  },
                  "PSAVE": {
                    "description": "Power-save",
                    "value": 3
                  }
                }
              }
            },
            "CPU_CLK_PRESCALE_4_BITS_SMALL": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "1": {
                    "description": "1",
                    "value": 0
                  },
                  "2": {
                    "description": "2",
                    "value": 1
                  },
                  "4": {
                    "description": "4",
                    "value": 2
                  },
                  "8": {
                    "description": "8",
                    "value": 3
                  },
                  "16": {
                    "description": "16",
                    "value": 4
                  },
                  "32": {
                    "description": "32",
                    "value": 5
                  },
                  "64": {
                    "description": "64",
                    "value": 6
                  },
                  "128": {
                    "description": "128",
                    "value": 7
                  },
                  "256": {
                    "description": "256",
                    "value": 8
                  }
                }
              }
            },
            "CPU_CLK_COMMAND_LIST_4_BITS": {
              "size": 4,
              "children": {
                "enum_fields": {
                  "NO_COMMAND": {
                    "description": "No Command",
                    "value": 0
                  },
                  "DISABLE_CLOCK_SOURCE": {
                    "description": "Disable Clock Source",
                    "value": 1
                  },
                  "ENABLE_CLOCK_SOURCE": {
                    "description": "Enable Clock Source",
                    "value": 2
                  },
                  "REQUEST_FOR_CLOCK_AVAILABILITY": {
                    "description": "Request for Clock Availability",
                    "value": 3
                  },
                  "CLOCK_SOURCE_SWITCH": {
                    "description": "Clock Source Switch",
                    "value": 4
                  },
                  "RECOVERY_SYSTEM_CLOCK_SOURCE_CODE": {
                    "description": "Recovery System Clock Source Code",
                    "value": 5
                  },
                  "ENABLE_WATCHDOG_IN_AUTOMATIC_RELOAD_MODE": {
                    "description": "Enable Watchdog in Automatic Reload Mode",
                    "value": 6
                  },
                  "CKOUT_COMMAND": {
                    "description": "CKOUT Command",
                    "value": 7
                  },
                  "FROM_0X08_UP_TO_0X0F_NO_COMMAND": {
                    "description": "From 0x08 up to 0x0F: No command",
                    "value": 8
                  }
                }
              }
            },
            "OSCCAL_VALUE_ADDRESSES": {
              "description": "Oscillator Calibration Values",
              "size": 1,
              "children": {
                "enum_fields": {
                  "8_0_MHz": {
                    "description": "8.0 MHz",
                    "value": 0
                  }
                }
              }
            }
          }
        }
      }
    }
  },
  "devices": {
    "ATtiny167": {
      "arch": "avr8",
      "properties": {
        "family": "tinyAVR",
        "arch": "AVR8"
      },
      "children": {
        "interrupts": {
          "RESET": {
            "index": 0,
            "description": "External Reset, Power-on Reset and Watchdog Reset"
          },
          "INT0": {
            "index": 1,
            "description": "External Interrupt Request 0"
          },
          "INT1": {
            "index": 2,
            "description": "External Interrupt Request 1"
          },
          "PCINT0": {
            "index": 3,
            "description": "Pin Change Interrupt Request 0"
          },
          "PCINT1": {
            "index": 4,
            "description": "Pin Change Interrupt Request 1"
          },
          "WDT": {
            "index": 5,
            "description": "Watchdog Time-Out Interrupt"
          },
          "TIMER1_CAPT": {
            "index": 6,
            "description": "Timer/Counter1 Capture Event"
          },
          "TIMER1_COMPA": {
            "index": 7,
            "description": "Timer/Counter1 Compare Match 1A"
          },
          "TIMER1_COMPB": {
            "index": 8,
            "description": "Timer/Counter1 Compare Match 1B"
          },
          "TIMER1_OVF": {
            "index": 9,
            "description": "Timer/Counter1 Overflow"
          },
          "TIMER0_COMPA": {
            "index": 10,
            "description": "Timer/Counter0 Compare Match 0A"
          },
          "TIMER0_OVF": {
            "index": 11,
            "description": "Timer/Counter0 Overflow"
          },
          "LIN_TC": {
            "index": 12,
            "description": "LIN Transfer Complete"
          },
          "LIN_ERR": {
            "index": 13,
            "description": "LIN Error"
          },
          "SPI_STC": {
            "index": 14,
            "description": "SPI Serial Transfer Complete"
          },
          "ADC": {
            "index": 15,
            "description": "ADC Conversion Complete"
          },
          "EE_RDY": {
            "index": 16,
            "description": "EEPROM Ready"
          },
          "ANA_COMP": {
            "index": 17,
            "description": "Analog Comparator"
          },
          "USI_START": {
            "index": 18,
            "description": "USI Start Condition Detection"
          },
          "USI_OVF": {
            "index": 19,
            "description": "USI Counter Overflow"
          }
        },
        "peripheral_instances": {
          "PORTA": {
            "description": "I/O Port",
            "offset": 32,
            "type": "types.peripherals.PORT.children.register_groups.PORTA"
          },
          "PORTB": {
            "description": "I/O Port",
            "offset": 35,
            "type": "types.peripherals.PORT.children.register_groups.PORTB"
          },
          "LINUART": {
            "description": "Local Interconnect Network",
            "offset": 200,
            "type": "types.peripherals.LINUART"
          },
          "USI": {
            "description": "Universal Serial Interface",
            "offset": 184,
            "type": "types.peripherals.USI"
          },
          "TC0": {
            "description": "Timer/Counter, 8-bit Async",
            "offset": 53,
            "type": "types.peripherals.TC8_ASYNC.children.register_groups.TC0"
          },
          "TC1": {
            "description": "Timer/Counter, 16-bit",
            "offset": 54,
            "type": "types.peripherals.TC16.children.register_groups.TC1"
          },
          "WDT": {
            "description": "Watchdog Timer",
            "offset": 96,
            "type": "types.peripherals.WDT"
          },
          "EEPROM": {
            "description": "EEPROM",
            "offset": 63,
            "type": "types.peripherals.EEPROM"
          },
          "SPI": {
            "description": "Serial Peripheral Interface",
            "offset": 76,
            "type": "types.peripherals.SPI"
          },
          "ADC": {
            "description": "Analog-to-Digital Converter",
            "offset": 119,
            "type": "types.peripherals.ADC"
          },
          "CURRENT_SOURCE": {
            "description": "Current Source",
            "offset": 119,
            "type": "types.peripherals.CURRENT_SOURCE"
          },
          "AC": {
            "description": "Analog Comparator",
            "offset": 80,
            "type": "types.peripherals.AC"
          },
          "EXINT": {
            "description": "External Interrupts",
            "offset": 59,
            "type": "types.peripherals.EXINT"
          },
          "BOOT_LOAD": {
            "description": "Bootloader",
            "offset": 87,
            "type": "types.peripherals.BOOT_LOAD"
          },
          "CPU": {
            "description": "CPU Registers",
            "offset": 50,
            "type": "types.peripherals.CPU"
          },
          "FUSE": {
            "description": "Fuses",
            "offset": 0,
            "type": "types.peripherals.FUSE"
          },
          "LOCKBIT": {
            "description": "Lockbits",
            "offset": 0,
            "type": "types.peripherals.LOCKBIT"
          }
        }
      }
    }
  }
}