{
  "stage_name": "calyx",
  "calyx_flags": "-d well-formed",
  "through-verilog-flag": true,
  "banked": true,
  "output_dir": "static_calyx_sim",
  "sizes": [
    2,
    4,
    8,
    16
  ]
}