Active-HDL 12.0.118.7745 2025-10-25 11:37:25

Elaboration top modules:
VHDL Configuration            testbench_for_adder16


----------------------------------------------------------------------------------------------
Entity     | Architecture    | Library | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------
adder16_tb | TB_ARCHITECTURE | adder16 |      | 12.0.118.7745 (Windows) | -O3
Adder16    | structural      | adder16 |      | 12.0.118.7745 (Windows) | -O3
fulladder  | structural      | adder16 |      | 12.0.118.7745 (Windows) | -O3
halfadder  | structural      | adder16 |      | 12.0.118.7745 (Windows) | -O3
xorgate    | behavioral      | adder16 |      | 12.0.118.7745 (Windows) | -O3
andgate    | behavioral      | adder16 |      | 12.0.118.7745 (Windows) | -O3
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
VHDL Configuration           | Library | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------
testbench_for_adder16        | adder16 |      |                         | <unavailable>
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
VHDL Package                 | Library | Info | Compiler Version        | Compilation Options
----------------------------------------------------------------------------------------------
standard                     | std     |      |                         | <unavailable>
TEXTIO                       | std     |      |                         | <unavailable>
std_logic_1164               | ieee    |      |                         | <unavailable>
NUMERIC_STD                  | ieee    |      |                         | <unavailable>
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
Library                      | Comment
----------------------------------------------------------------------------------------------
adder16                      | None
ieee                         | Standard IEEE packages library
std                          | Standard VHDL library
----------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+testbench_for_adder16 testbench_for_adder16


The performance of simulation is reduced. Version EDU Edition
