--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0002
-- 	RAMB:	03
-- 	CONJ:	A
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0002_A3 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0002_A3;

architecture FRAME0002_A3 of FRAME0002_A3 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0002_RAMB03 instantiation
	FRAME0002_RAMB03 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"4ABD00ECEE09DDE6C240DA920430A38CC9F9509BCCCCF6322D01B8F377E7FDFF",
		INIT_01 => x"9BC426D08CB9CF3BDE07A6DC59D1E862BE24BA066B032B166DC6B9DE8B895F86",
		INIT_02 => x"45D8F61ABE1846341590A6E3B683F9F13C5F9A53032ABB2D8A78317B95ADE035",
		INIT_03 => x"2D889DDA403415A8E290DDF43292044E82CFFC80DF77A2CFD193CA6E5E09864E",
		INIT_04 => x"E24807A16A8DE1FC36CAB78E32C3875D84C9F4316020CD6F652EE0AD2B1C8CD2",
		INIT_05 => x"D9D96DBFCEC8FF2F309BD19FFFF48780E41AAF79D34A2BD91DF51620453D04F4",
		INIT_06 => x"9532A5921D0ABF45D080742B0F53730BDB754DAE8C26E7ECCF3B1B71EAADFA4A",
		INIT_07 => x"E4166406A488E442007135AD566A4555050D80CCE8431377F0F734ADB1773993",
		INIT_08 => x"781439DDB0E1E38406855BCBF25F78C1D7ACF035FAE848F47373F63259E78769",
		INIT_09 => x"C560B601D8FAA0CA8E1C454108D345FAF55D64B10F9F33B2234DDA96135C00D0",
		INIT_0A => x"D9C37AEEA00750C9FD44E7FB958BE07399BB56616D0ECF371B0B7620C5EF41C9",
		INIT_0B => x"2F05C7D748A90CF511CCC3B799233B3EEED2EA9B0E74290E91E5FDAF61538CA6",
		INIT_0C => x"38008B2881A9D35F6D97F009B6DEAFBBCB9CE5B9AD3AE7F26330EEB200282624",
		INIT_0D => x"E2324E1485DB0BC38DD33C2C7DE285D6FFA966980F8F15BC46564814E3FA83CE",
		INIT_0E => x"58583C025EEE47C9C1D80C7985CC0EB2317EBF2B58213080F194AE05B90BB0A9",
		INIT_0F => x"77E669AFBFE9365DE5D595DB7DAB382D084D2418086C274B6D6CDE3E8597C624",
		INIT_10 => x"D6A8EA553F768D7F471F1746D7FD056258613F81FFCD2EBBB0787D70DCDEDD9C",
		INIT_11 => x"3362C87891CA892CCABD749D2D4598600D94D4436111EAFE3557F6323E8BC2C9",
		INIT_12 => x"7C8AC821B9ED531C7D3761713DB01C20320BC25C6FCA2F7A49353BFB65DEFE6D",
		INIT_13 => x"399CF8B12963A29DD1FF627E41DF92A2C87C8CF861767A641B1127D8CAD8CFE7",
		INIT_14 => x"F2A3ED37D0BE2CD83FA6A86189000F15A96BDE6BA9F6EB3BFCBCF30207AC568F",
		INIT_15 => x"56CECBBCFE8DCEA77F6B3915034ACD28F374FA2B902A7145AD4F98685523E610",
		INIT_16 => x"18E9AB99233BAE542194709F0A0CC52A3670A08D24A665AC197F8902E68E3EEF",
		INIT_17 => x"C5307F0F55F4597E97CD355077E6B2D1BA8E1768BDCBB2B6F7724005AE9188B4",
		INIT_18 => x"2CEC39451DDD29E64B7898D25BFBC3BD7BE744D43267FA5861B0C7FA029E1CB0",
		INIT_19 => x"96D98694E3F3E0B3FE6AC34F041F4A75B7DCBA690CB702AB4DBD69B27C30FB71",
		INIT_1A => x"C212B6772CABC3C9A8F04D4234C10266553AAFB34EC89CA4F30D7500A4C3490B",
		INIT_1B => x"294E1EABA45582DDB3D304065C2393DEBF571622827E59F50D42D58DB4428A94",
		INIT_1C => x"058E42F149665E54B6F59658086B7281C3435D9A6B8928B64B2D13648BA24706",
		INIT_1D => x"DE8A8C83637C7DBBCA659EC21543126E331DD80E83F045CE717A395B356C6656",
		INIT_1E => x"943CF14FBA871A5CD398542D810D00BAA4B1F66BE056539CE5DF5A0A070DA475",
		INIT_1F => x"CB7CFF4C52D2643454242DF638EDB272F249086C8A14B2F78A4B1E14046327E6",
		INIT_20 => x"3F5F70B72AA51AE520D579F30CC13EC92FB31AFF0EDEFE8921C9EA9024141C6F",
		INIT_21 => x"E8B6BEA7030B5383073A2817F71C46AE4A1D42606EA8FC1CE72BFF42FA0A692E",
		INIT_22 => x"2006F00E92C3C02F264A440DE1C93281369DE5FACC92DD932C2E1DD98354293E",
		INIT_23 => x"D46C1932C2808A0BC2D39B348AAE3BF9509533B044F8BCBE91D95A43895EAC58",
		INIT_24 => x"66AF7CCE0FAB09E59D90AE38D43BBCC7B688E4AEE63BFC06CC3437C2C461C59D",
		INIT_25 => x"212CF159E6936C40D522B621CD9415BBB76795C1E2DA84754D4E66134ECA5A9E",
		INIT_26 => x"88C207D67F0BBCC898FE70A823974A02DBC400D75D88845C17E9184316A2D0E0",
		INIT_27 => x"A4D966E047709F7B9462622012CA59C36249E28F2C8FFE90F7BBC84F6A84475A",
		INIT_28 => x"544AE95D71092B3A0127A0EE1589C6BF7110A5DF99848B23B91DBF3E9E91A634",
		INIT_29 => x"AAF78A347CCAF9003DF163316CC13D3A784945DD2CCDC61B8FA19631EB6C20D2",
		INIT_2A => x"2CE15BB9697041C626E51D69D55C55E9168DD0340D1C0D98AD3773932D24F329",
		INIT_2B => x"BCE669C053102B548B2E04A6216E81C1D73AD5C2078C65ED6F6CA9D9C9661400",
		INIT_2C => x"EF47B1046F09B57EBB0C47A47B7BAE8DB18AAC0F9EEBDACA37FB5F0A3D179D33",
		INIT_2D => x"48F344F7EDFE19E86BC5C4A0EC422C4AFBCD9704A46D3025EA1759CFDE85D1F2",
		INIT_2E => x"C3824B0B9D2EB3D8E1D584AF56806CF7255F4D091328C5638B4C25BD4AF403D4",
		INIT_2F => x"DD78577291F781F8977E6C1B448342138F517096640B3AE2D3AA090EA3D25CD7",
		INIT_30 => x"93BACA5FDCE38A570E3FA8649728E68275AACA2E8BCDB581D88BC25A4610A249",
		INIT_31 => x"30F2F17ECA2C9CA7333440585D3D4AE88D327AFB2FAE29FB4307F56C19EECB81",
		INIT_32 => x"2D9D9A8AEC019E0E8E4F9CA6080C15D1B3BFBB0DE2237AAF785AE67881D48046",
		INIT_33 => x"93C855223FD81BA59CDC11366334E8C8B2308BD76D6C3C4251691F99EFDF2CE3",
		INIT_34 => x"DA5BD085D9BC3ABFD142FC23706F217D2C9C4A2A9D27DE34CCE0F51834C50928",
		INIT_35 => x"D820C49B585804080EEA4B077F81C046FB7B500308BD1901C9ABA307ABA4C4F2",
		INIT_36 => x"5F9C04B9C1176CEDA6A89235DEE7EA7D33765BD7C855E8F0840A74D29E4353F1",
		INIT_37 => x"EE69A22392A59392470A2F9024BB52373C1C471806B208B073646D86C95CDE00",
		INIT_38 => x"5B16117BD582E66CC5FE7D0DEF831EC03CFDE1DFA7DA01286DA5C1025F13D013",
		INIT_39 => x"275DA5BB6A3060CF12D94D5E9C14BAB32A360579C9035681216798E5A7A79E71",
		INIT_3A => x"E7894612E4779ED6D0869E32F9D3E4EF0EA3B9E6E0BD1A02E81170452AD6E436",
		INIT_3B => x"720E9E0C5ADEB7F8319CAAE4342383F22E4211475D48698CDB5208648F84CB85",
		INIT_3C => x"22AD315621FC6478D1BB5D257A848A6030ED436F4C5E2FE4198BE75A46F794C8",
		INIT_3D => x"331D20DD3DB39FFCEAC5016E3EA5012AE14F1A647AF9E9A47AD34B2E5C1FE5CA",
		INIT_3E => x"80F78956970977579348C5CF84A6E0C3F205664EA928EE9CBE94185FECCDAD36",
		INIT_3F => x"2EEF9460EF183AC19E5814E63EE2E1757FD3AA1CEE43C6DC19926AE6DD280C28"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0002_RAMB03 instantiation

end FRAME0002_A3;