{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 17:43:28 2022 " "Info: Processing started: Fri Mar 25 17:43:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU8_with_Microinstruction.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU8_with_Microinstruction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8_with_Microinstruction " "Info: Found entity 1: ALU8_with_Microinstruction" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU8_with_Microinstruction " "Info: Elaborating entity \"ALU8_with_Microinstruction\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "shifter_8.bdf 1 1 " "Warning: Using design file shifter_8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_8 " "Info: Found entity 1: shifter_8" {  } { { "shifter_8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/shifter_8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_8 shifter_8:inst1 " "Info: Elaborating entity \"shifter_8\" for hierarchy \"shifter_8:inst1\"" {  } { { "ALU8_with_Microinstruction.bdf" "inst1" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 32 856 952 256 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "shifter_4.bdf 1 1 " "Warning: Using design file shifter_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_4 " "Info: Found entity 1: shifter_4" {  } { { "shifter_4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/shifter_4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_4 shifter_8:inst1\|shifter_4:inst " "Info: Elaborating entity \"shifter_4\" for hierarchy \"shifter_8:inst1\|shifter_4:inst\"" {  } { { "shifter_8.bdf" "inst" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/shifter_8.bdf" { { 72 464 560 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU8_with_register.bdf 1 1 " "Warning: Using design file ALU8_with_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8_with_register " "Info: Found entity 1: ALU8_with_register" {  } { { "ALU8_with_register.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU8_with_register ALU8_with_register:inst " "Info: Elaborating entity \"ALU8_with_register\" for hierarchy \"ALU8_with_register:inst\"" {  } { { "ALU8_with_Microinstruction.bdf" "inst" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 56 440 536 376 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8.bdf 1 1 " "Warning: Using design file register-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8 " "Info: Found entity 1: register-8" {  } { { "register-8.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8 ALU8_with_register:inst\|register-8:inst3 " "Info: Elaborating entity \"register-8\" for hierarchy \"ALU8_with_register:inst\|register-8:inst3\"" {  } { { "ALU8_with_register.bdf" "inst3" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_register.bdf" { { 80 736 832 272 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4.bdf 1 1 " "Warning: Using design file register-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4 " "Info: Found entity 1: register-4" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4 ALU8_with_register:inst\|register-8:inst3\|register-4:inst " "Info: Elaborating entity \"register-4\" for hierarchy \"ALU8_with_register:inst\|register-8:inst3\|register-4:inst\"" {  } { { "register-8.bdf" "inst" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-8.bdf" { { 64 416 512 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU8_with_set_model.bdf 1 1 " "Warning: Using design file ALU8_with_set_model.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8_with_set_model " "Info: Found entity 1: ALU8_with_set_model" {  } { { "ALU8_with_set_model.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_set_model.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU8_with_set_model ALU8_with_register:inst\|ALU8_with_set_model:inst " "Info: Elaborating entity \"ALU8_with_set_model\" for hierarchy \"ALU8_with_register:inst\|ALU8_with_set_model:inst\"" {  } { { "ALU8_with_register.bdf" "inst" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_register.bdf" { { 96 496 592 512 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst\"" {  } { { "ALU8_with_set_model.bdf" "inst" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_set_model.bdf" { { 48 408 528 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst\"" {  } { { "ALU8_with_set_model.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_set_model.bdf" { { 48 408 528 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\"" {  } { { "ALU8_with_set_model.bdf" "inst2" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_set_model.bdf" { { 248 832 936 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\"" {  } { { "ALU8_with_set_model.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_set_model.bdf" { { 248 832 936 424 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter_with_set_256.bdf 1 1 " "Warning: Using design file counter_with_set_256.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_set_256 " "Info: Found entity 1: counter_with_set_256" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_256.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_set_256 counter_with_set_256:inst18 " "Info: Elaborating entity \"counter_with_set_256\" for hierarchy \"counter_with_set_256:inst18\"" {  } { { "ALU8_with_Microinstruction.bdf" "inst18" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 456 440 536 680 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter_with_set_16.bdf 1 1 " "Warning: Using design file counter_with_set_16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_set_16 " "Info: Found entity 1: counter_with_set_16" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_set_16 counter_with_set_256:inst18\|counter_with_set_16:inst " "Info: Elaborating entity \"counter_with_set_16\" for hierarchy \"counter_with_set_256:inst18\|counter_with_set_16:inst\"" {  } { { "counter_with_set_256.bdf" "inst" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_256.bdf" { { 48 408 504 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "30 " "Info: Ignored 30 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6 counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~latch " "Warning (13310): Register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6\" is converted into an equivalent circuit using register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and latch \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4 counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch " "Warning (13310): Register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4\" is converted into an equivalent circuit using register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated\" and latch \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2 counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch " "Warning (13310): Register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2\" is converted into an equivalent circuit using register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" and latch \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch " "Warning (13310): Register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst\" is converted into an equivalent circuit using register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated\" and latch \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6 counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch " "Warning (13310): Register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6\" is converted into an equivalent circuit using register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated\" and latch \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4 counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch " "Warning (13310): Register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4\" is converted into an equivalent circuit using register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated\" and latch \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2 counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch " "Warning (13310): Register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2\" is converted into an equivalent circuit using register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" and latch \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch " "Warning (13310): Register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst\" is converted into an equivalent circuit using register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated\" and latch \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Info: Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Info: Implemented 31 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Info: Implemented 109 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 17:43:30 2022 " "Info: Processing ended: Fri Mar 25 17:43:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 17:43:31 2022 " "Info: Processing started: Fri Mar 25 17:43:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU8_with_Microinstruction EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"ALU8_with_Microinstruction\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 50 " "Warning: No exact pin location assignment(s) for 3 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LM " "Info: Pin LM not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { LM } } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { -8 512 680 8 "LM" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { LM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DM " "Info: Pin DM not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { DM } } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 8 512 680 24 "DM" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM " "Info: Pin RM not assigned to an exact location on the device" {  } { { "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/mc_00/quartus ii/quartus/bin/pin_planner.ppl" { RM } } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 24 512 680 40 "RM" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst24  " "Info: Automatically promoted node inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 32 152 216 80 "inst24" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst24 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst25  " "Info: Automatically promoted node inst25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 80 152 216 128 "inst25" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst26  " "Info: Automatically promoted node inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 128 152 216 176 "inst26" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 3 0 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 3 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 27 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 20 15 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 16 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.763 ns register register " "Info: Estimated most critical path is register to register delay of 1.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LAB_X17_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y2; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.615 ns) 0.845 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LAB_X17_Y2 2 " "Info: 2: + IC(0.230 ns) + CELL(0.615 ns) = 0.845 ns; Loc. = LAB_X17_Y2; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 1.655 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LAB_X17_Y2 1 " "Info: 3: + IC(0.160 ns) + CELL(0.650 ns) = 1.655 ns; Loc. = LAB_X17_Y2; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.763 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LAB_X17_Y2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.763 ns; Loc. = LAB_X17_Y2; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.373 ns ( 77.88 % ) " "Info: Total cell delay = 1.373 ns ( 77.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.390 ns ( 22.12 % ) " "Info: Total interconnect delay = 0.390 ns ( 22.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.763 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 342 " "Info: 1 (of 342) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "19 " "Warning: Found 19 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Info: Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6 0 " "Info: Pin \"C6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5 0 " "Info: Pin \"C5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C4 0 " "Info: Pin \"C4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C3 0 " "Info: Pin \"C3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C2 0 " "Info: Pin \"C2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C1 0 " "Info: Pin \"C1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C0 0 " "Info: Pin \"C0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C8 0 " "Info: Pin \"C8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O7 0 " "Info: Pin \"O7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O6 0 " "Info: Pin \"O6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O5 0 " "Info: Pin \"O5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O4 0 " "Info: Pin \"O4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O3 0 " "Info: Pin \"O3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O2 0 " "Info: Pin \"O2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O1 0 " "Info: Pin \"O1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O0 0 " "Info: Pin \"O0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 17:43:32 2022 " "Info: Processing ended: Fri Mar 25 17:43:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 17:43:33 2022 " "Info: Processing started: Fri Mar 25 17:43:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 17:43:34 2022 " "Info: Processing ended: Fri Mar 25 17:43:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 17:43:34 2022 " "Info: Processing started: Fri Mar 25 17:43:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU8_with_Microinstruction -c ALU8_with_Microinstruction --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch " "Warning: Node \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch\" is a latch" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CPC " "Info: Assuming node \"CPC\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 88 -232 -64 104 "CPC" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPA " "Info: Assuming node \"CPA\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 120 -232 -64 136 "CPA" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPA" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPB " "Info: Assuming node \"CPB\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 104 -232 -64 120 "CPB" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPB" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I6 " "Info: Assuming node \"I6\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 496 272 440 512 "I6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "DFF " "Info: Assuming node \"DFF\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "DFF" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLRN " "Info: Assuming node \"CLRN\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 624 272 440 640 "CLRN" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLRN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I4 " "Info: Assuming node \"I4\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 528 272 440 544 "I4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I0 " "Info: Assuming node \"I0\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 592 272 440 608 "I0" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I1 " "Info: Assuming node \"I1\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 576 272 440 592 "I1" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I2 " "Info: Assuming node \"I2\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 560 272 440 576 "I2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I3 " "Info: Assuming node \"I3\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 544 272 440 560 "I3" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "I5 " "Info: Assuming node \"I5\" is an undefined clock" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 512 272 440 528 "I5" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "I5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated " "Info: Detected ripple clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut " "Info: Detected gated clock \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 80 152 216 128 "inst25" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 128 152 216 176 "inst26" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 32 152 216 80 "inst24" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPC " "Info: No valid register-to-register data paths exist for clock \"CPC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 287.52 MHz 3.478 ns Internal " "Info: Clock \"CP\" has Internal fmax of 287.52 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" (period= 3.478 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.214 ns + Longest register register " "Info: + Longest register to register delay is 3.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 1 REG LCFF_X18_Y6_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 1.584 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 2 COMB LCCOMB_X17_Y4_N24 3 " "Info: 2: + IC(1.378 ns) + CELL(0.206 ns) = 1.584 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.206 ns) 3.106 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~data_lut 3 COMB LCCOMB_X18_Y6_N16 1 " "Info: 3: + IC(1.316 ns) + CELL(0.206 ns) = 3.106 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.214 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X18_Y6_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.214 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 16.18 % ) " "Info: Total cell delay = 0.520 ns ( 16.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.694 ns ( 83.82 % ) " "Info: Total interconnect delay = 2.694 ns ( 83.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.214 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 1.378ns 1.316ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 5.345 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 5.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.970 ns) 3.712 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X18_Y6_N27 1 " "Info: 2: + IC(1.592 ns) + CELL(0.970 ns) = 3.712 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 4.348 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X18_Y6_N12 3 " "Info: 3: + IC(0.430 ns) + CELL(0.206 ns) = 4.348 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 5.345 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X18_Y6_N17 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.345 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 55.98 % ) " "Info: Total cell delay = 2.992 ns ( 55.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.353 ns ( 44.02 % ) " "Info: Total interconnect delay = 2.353 ns ( 44.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.345 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.345 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 1.592ns 0.430ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 5.345 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 5.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.970 ns) 3.712 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated 2 REG LCFF_X18_Y6_N27 1 " "Info: 2: + IC(1.592 ns) + CELL(0.970 ns) = 3.712 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.562 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 4.348 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X18_Y6_N12 3 " "Info: 3: + IC(0.430 ns) + CELL(0.206 ns) = 4.348 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 5.345 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X18_Y6_N17 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.345 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 55.98 % ) " "Info: Total cell delay = 2.992 ns ( 55.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.353 ns ( 44.02 % ) " "Info: Total interconnect delay = 2.353 ns ( 44.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.345 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.345 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 1.592ns 0.430ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.345 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.345 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 1.592ns 0.430ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.214 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 1.378ns 1.316ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.345 ns" { CP counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.345 ns" { CP {} CP~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 1.592ns 0.430ns 0.331ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPA " "Info: No valid register-to-register data paths exist for clock \"CPA\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPB " "Info: No valid register-to-register data paths exist for clock \"CPB\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "I6 register register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 360.1 MHz Internal " "Info: Clock \"I6\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.331 ns + Longest register register " "Info: + Longest register to register delay is 1.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X17_Y2_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X17_Y2_N26 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X17_Y2_N26; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 1.223 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 1.223 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.331 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X17_Y2_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.331 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.07 % ) " "Info: Total cell delay = 0.520 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 60.93 % ) " "Info: Total interconnect delay = 0.811 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I6 destination 4.897 ns + Shortest register " "Info: + Shortest clock path from clock \"I6\" to destination register is 4.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I6 1 CLK PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'I6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 496 272 440 512 "I6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(0.206 ns) 3.303 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X17_Y2_N10 3 " "Info: 2: + IC(2.123 ns) + CELL(0.206 ns) = 3.303 ns; Loc. = LCCOMB_X17_Y2_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 3.888 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X17_Y2_N22 3 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.888 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.897 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X17_Y2_N1 1 " "Info: 4: + IC(0.343 ns) + CELL(0.666 ns) = 4.897 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 41.90 % ) " "Info: Total cell delay = 2.052 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.845 ns ( 58.10 % ) " "Info: Total interconnect delay = 2.845 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.897 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.897 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.123ns 0.379ns 0.343ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I6 source 4.897 ns - Longest register " "Info: - Longest clock path from clock \"I6\" to source register is 4.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I6 1 CLK PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'I6'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I6 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 496 272 440 512 "I6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.123 ns) + CELL(0.206 ns) 3.303 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X17_Y2_N10 3 " "Info: 2: + IC(2.123 ns) + CELL(0.206 ns) = 3.303 ns; Loc. = LCCOMB_X17_Y2_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 3.888 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X17_Y2_N22 3 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.888 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.897 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X17_Y2_N1 1 " "Info: 4: + IC(0.343 ns) + CELL(0.666 ns) = 4.897 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.052 ns ( 41.90 % ) " "Info: Total cell delay = 2.052 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.845 ns ( 58.10 % ) " "Info: Total interconnect delay = 2.845 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.897 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.897 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.123ns 0.379ns 0.343ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.897 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.897 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.123ns 0.379ns 0.343ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.897 ns" { I6 counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.897 ns" { I6 {} I6~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.123ns 0.379ns 0.343ns } { 0.000ns 0.974ns 0.206ns 0.206ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "DFF register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 51.44 MHz 19.439 ns Internal " "Info: Clock \"DFF\" has Internal fmax of 51.44 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" (period= 19.439 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.331 ns + Longest register register " "Info: + Longest register to register delay is 1.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X17_Y2_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X17_Y2_N26 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X17_Y2_N26; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 1.223 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 1.223 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.331 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X17_Y2_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.331 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.07 % ) " "Info: Total cell delay = 0.520 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 60.93 % ) " "Info: Total interconnect delay = 0.811 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.844 ns - Smallest " "Info: - Smallest clock skew is -17.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 4.730 ns + Shortest register " "Info: + Shortest clock path from clock \"DFF\" to destination register is 4.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.370 ns) 3.136 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X17_Y2_N10 3 " "Info: 2: + IC(1.772 ns) + CELL(0.370 ns) = 3.136 ns; Loc. = LCCOMB_X17_Y2_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 3.721 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X17_Y2_N22 3 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.721 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.730 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X17_Y2_N1 1 " "Info: 4: + IC(0.343 ns) + CELL(0.666 ns) = 4.730 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 47.27 % ) " "Info: Total cell delay = 2.236 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 52.73 % ) " "Info: Total interconnect delay = 2.494 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.772ns 0.379ns 0.343ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 22.574 ns - Longest register " "Info: - Longest clock path from clock \"DFF\" to source register is 22.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.505 ns) 3.751 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X18_Y6_N22 3 " "Info: 2: + IC(2.252 ns) + CELL(0.505 ns) = 3.751 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.616 ns) 4.735 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X18_Y6_N12 3 " "Info: 3: + IC(0.368 ns) + CELL(0.616 ns) = 4.735 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 6.036 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X18_Y6_N17 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.036 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 7.620 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X17_Y4_N24 3 " "Info: 5: + IC(1.378 ns) + CELL(0.206 ns) = 7.620 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 9.259 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X18_Y4_N11 1 " "Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X18_Y4_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.370 ns) 10.401 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X17_Y4_N14 3 " "Info: 7: + IC(0.772 ns) + CELL(0.370 ns) = 10.401 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.970 ns) 11.965 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X18_Y4_N25 1 " "Info: 8: + IC(0.594 ns) + CELL(0.970 ns) = 11.965 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 12.941 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X17_Y4_N12 3 " "Info: 9: + IC(0.770 ns) + CELL(0.206 ns) = 12.941 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 14.250 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X17_Y4_N27 1 " "Info: 10: + IC(0.339 ns) + CELL(0.970 ns) = 14.250 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 15.812 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X17_Y2_N2 3 " "Info: 11: + IC(1.192 ns) + CELL(0.370 ns) = 15.812 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.970 ns) 17.888 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X17_Y4_N9 1 " "Info: 12: + IC(1.106 ns) + CELL(0.970 ns) = 17.888 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.370 ns) 19.449 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X17_Y2_N16 3 " "Info: 13: + IC(1.191 ns) + CELL(0.370 ns) = 19.449 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 20.753 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X17_Y2_N5 1 " "Info: 14: + IC(0.334 ns) + CELL(0.970 ns) = 20.753 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 21.565 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X17_Y2_N22 3 " "Info: 15: + IC(0.442 ns) + CELL(0.370 ns) = 21.565 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 22.574 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X17_Y2_N1 1 " "Info: 16: + IC(0.343 ns) + CELL(0.666 ns) = 22.574 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.493 ns ( 46.48 % ) " "Info: Total cell delay = 10.493 ns ( 46.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.081 ns ( 53.52 % ) " "Info: Total interconnect delay = 12.081 ns ( 53.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.574 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.574 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.252ns 0.368ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.505ns 0.616ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.772ns 0.379ns 0.343ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.574 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.574 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.252ns 0.368ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.505ns 0.616ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.772ns 0.379ns 0.343ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.574 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.574 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.252ns 0.368ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.505ns 0.616ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLRN register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 53.87 MHz 18.563 ns Internal " "Info: Clock \"CLRN\" has Internal fmax of 53.87 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" (period= 18.563 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.331 ns + Longest register register " "Info: + Longest register to register delay is 1.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X17_Y2_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X17_Y2_N26 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X17_Y2_N26; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 1.223 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 1.223 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.331 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X17_Y2_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.331 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.07 % ) " "Info: Total cell delay = 0.520 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 60.93 % ) " "Info: Total interconnect delay = 0.811 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-16.968 ns - Smallest " "Info: - Smallest clock skew is -16.968 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 4.802 ns + Shortest register " "Info: + Shortest clock path from clock \"CLRN\" to destination register is 4.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 624 272 440 640 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.624 ns) 3.793 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X17_Y2_N22 3 " "Info: 2: + IC(2.175 ns) + CELL(0.624 ns) = 3.793 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.802 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 3 REG LCFF_X17_Y2_N1 1 " "Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 4.802 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 47.56 % ) " "Info: Total cell delay = 2.284 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.518 ns ( 52.44 % ) " "Info: Total interconnect delay = 2.518 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.802 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.175ns 0.343ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 21.770 ns - Longest register " "Info: - Longest clock path from clock \"CLRN\" to source register is 21.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 624 272 440 640 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(0.647 ns) 3.931 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 2 COMB LCCOMB_X18_Y6_N12 3 " "Info: 2: + IC(2.290 ns) + CELL(0.647 ns) = 3.931 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 5.232 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 3 REG LCFF_X18_Y6_N17 1 " "Info: 3: + IC(0.331 ns) + CELL(0.970 ns) = 5.232 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 6.816 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 4 COMB LCCOMB_X17_Y4_N24 3 " "Info: 4: + IC(1.378 ns) + CELL(0.206 ns) = 6.816 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 8.455 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 5 REG LCFF_X18_Y4_N11 1 " "Info: 5: + IC(0.669 ns) + CELL(0.970 ns) = 8.455 ns; Loc. = LCFF_X18_Y4_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.370 ns) 9.597 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 6 COMB LCCOMB_X17_Y4_N14 3 " "Info: 6: + IC(0.772 ns) + CELL(0.370 ns) = 9.597 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.970 ns) 11.161 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 7 REG LCFF_X18_Y4_N25 1 " "Info: 7: + IC(0.594 ns) + CELL(0.970 ns) = 11.161 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 12.137 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 8 COMB LCCOMB_X17_Y4_N12 3 " "Info: 8: + IC(0.770 ns) + CELL(0.206 ns) = 12.137 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 13.446 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 9 REG LCFF_X17_Y4_N27 1 " "Info: 9: + IC(0.339 ns) + CELL(0.970 ns) = 13.446 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 15.008 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 10 COMB LCCOMB_X17_Y2_N2 3 " "Info: 10: + IC(1.192 ns) + CELL(0.370 ns) = 15.008 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.970 ns) 17.084 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 11 REG LCFF_X17_Y4_N9 1 " "Info: 11: + IC(1.106 ns) + CELL(0.970 ns) = 17.084 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.370 ns) 18.645 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 12 COMB LCCOMB_X17_Y2_N16 3 " "Info: 12: + IC(1.191 ns) + CELL(0.370 ns) = 18.645 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 19.949 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 13 REG LCFF_X17_Y2_N5 1 " "Info: 13: + IC(0.334 ns) + CELL(0.970 ns) = 19.949 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 20.761 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 14 COMB LCCOMB_X17_Y2_N22 3 " "Info: 14: + IC(0.442 ns) + CELL(0.370 ns) = 20.761 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 21.770 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 15 REG LCFF_X17_Y2_N1 1 " "Info: 15: + IC(0.343 ns) + CELL(0.666 ns) = 21.770 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.019 ns ( 46.02 % ) " "Info: Total cell delay = 10.019 ns ( 46.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.751 ns ( 53.98 % ) " "Info: Total interconnect delay = 11.751 ns ( 53.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.770 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.770 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.290ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.802 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.175ns 0.343ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.770 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.770 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.290ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.802 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.175ns 0.343ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.770 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.770 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.290ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I4 register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 313.28 MHz 3.192 ns Internal " "Info: Clock \"I4\" has Internal fmax of 313.28 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated\" (period= 3.192 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.928 ns + Longest register register " "Info: + Longest register to register delay is 2.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 1 REG LCFF_X17_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.370 ns) 1.561 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 2 COMB LCCOMB_X17_Y2_N16 3 " "Info: 2: + IC(1.191 ns) + CELL(0.370 ns) = 1.561 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.206 ns) 2.820 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~data_lut 3 COMB LCCOMB_X17_Y4_N8 1 " "Info: 3: + IC(1.053 ns) + CELL(0.206 ns) = 2.820 ns; Loc. = LCCOMB_X17_Y4_N8; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.928 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X17_Y4_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.928 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 23.36 % ) " "Info: Total cell delay = 0.684 ns ( 23.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 76.64 % ) " "Info: Total interconnect delay = 2.244 ns ( 76.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.191ns 1.053ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I4 destination 6.619 ns + Shortest register " "Info: + Shortest clock path from clock \"I4\" to destination register is 6.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns I4 1 CLK PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'I4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 528 272 440 544 "I4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.370 ns) 3.472 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8 2 COMB LCCOMB_X17_Y4_N20 3 " "Info: 2: + IC(2.138 ns) + CELL(0.370 ns) = 3.472 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.206 ns) 4.847 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 3 COMB LCCOMB_X17_Y2_N2 3 " "Info: 3: + IC(1.169 ns) + CELL(0.206 ns) = 4.847 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.666 ns) 6.619 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X17_Y4_N9 1 " "Info: 4: + IC(1.106 ns) + CELL(0.666 ns) = 6.619 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 33.33 % ) " "Info: Total cell delay = 2.206 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.413 ns ( 66.67 % ) " "Info: Total interconnect delay = 4.413 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { I4 {} I4~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.138ns 1.169ns 1.106ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I4 source 6.619 ns - Longest register " "Info: - Longest clock path from clock \"I4\" to source register is 6.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns I4 1 CLK PIN_84 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'I4'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I4 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 528 272 440 544 "I4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.138 ns) + CELL(0.370 ns) 3.472 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8 2 COMB LCCOMB_X17_Y4_N20 3 " "Info: 2: + IC(2.138 ns) + CELL(0.370 ns) = 3.472 ns; Loc. = LCCOMB_X17_Y4_N20; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.508 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.206 ns) 4.847 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 3 COMB LCCOMB_X17_Y2_N2 3 " "Info: 3: + IC(1.169 ns) + CELL(0.206 ns) = 4.847 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.666 ns) 6.619 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 4 REG LCFF_X17_Y4_N9 1 " "Info: 4: + IC(1.106 ns) + CELL(0.666 ns) = 6.619 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 33.33 % ) " "Info: Total cell delay = 2.206 ns ( 33.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.413 ns ( 66.67 % ) " "Info: Total interconnect delay = 4.413 ns ( 66.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { I4 {} I4~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.138ns 1.169ns 1.106ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { I4 {} I4~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.138ns 1.169ns 1.106ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.928 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 1.191ns 1.053ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.619 ns" { I4 counter_with_set_256:inst18|counter_with_set_16:inst|inst8 counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.619 ns" { I4 {} I4~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} } { 0.000ns 0.000ns 2.138ns 1.169ns 1.106ns } { 0.000ns 0.964ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I0 register counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 287.52 MHz 3.478 ns Internal " "Info: Clock \"I0\" has Internal fmax of 287.52 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated\" (period= 3.478 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.214 ns + Longest register register " "Info: + Longest register to register delay is 3.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 1 REG LCFF_X18_Y6_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 1.584 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 2 COMB LCCOMB_X17_Y4_N24 3 " "Info: 2: + IC(1.378 ns) + CELL(0.206 ns) = 1.584 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.206 ns) 3.106 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~data_lut 3 COMB LCCOMB_X18_Y6_N16 1 " "Info: 3: + IC(1.316 ns) + CELL(0.206 ns) = 3.106 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.214 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X18_Y6_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.214 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 16.18 % ) " "Info: Total cell delay = 0.520 ns ( 16.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.694 ns ( 83.82 % ) " "Info: Total interconnect delay = 2.694 ns ( 83.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.214 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 1.378ns 1.316ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 destination 4.942 ns + Shortest register " "Info: + Shortest clock path from clock \"I0\" to destination register is 4.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I0 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'I0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 592 272 440 608 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.206 ns) 2.961 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X18_Y6_N22 3 " "Info: 2: + IC(1.781 ns) + CELL(0.206 ns) = 2.961 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.616 ns) 3.945 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X18_Y6_N12 3 " "Info: 3: + IC(0.368 ns) + CELL(0.616 ns) = 3.945 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 4.942 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X18_Y6_N17 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 4.942 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.462 ns ( 49.82 % ) " "Info: Total cell delay = 2.462 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.480 ns ( 50.18 % ) " "Info: Total interconnect delay = 2.480 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.942 ns" { I0 {} I0~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 1.781ns 0.368ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I0 source 4.942 ns - Longest register " "Info: - Longest clock path from clock \"I0\" to source register is 4.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I0 1 CLK PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'I0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 592 272 440 608 "I0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.206 ns) 2.961 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X18_Y6_N22 3 " "Info: 2: + IC(1.781 ns) + CELL(0.206 ns) = 2.961 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.616 ns) 3.945 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X18_Y6_N12 3 " "Info: 3: + IC(0.368 ns) + CELL(0.616 ns) = 3.945 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.666 ns) 4.942 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X18_Y6_N17 1 " "Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 4.942 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.462 ns ( 49.82 % ) " "Info: Total cell delay = 2.462 ns ( 49.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.480 ns ( 50.18 % ) " "Info: Total interconnect delay = 2.480 ns ( 50.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.942 ns" { I0 {} I0~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 1.781ns 0.368ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.942 ns" { I0 {} I0~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 1.781ns 0.368ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.214 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 1.378ns 1.316ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.942 ns" { I0 counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.942 ns" { I0 {} I0~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} } { 0.000ns 0.000ns 1.781ns 0.368ns 0.331ns } { 0.000ns 0.974ns 0.206ns 0.616ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I1 register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 304.04 MHz 3.289 ns Internal " "Info: Clock \"I1\" has Internal fmax of 304.04 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated\" (period= 3.289 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.025 ns + Longest register register " "Info: + Longest register to register delay is 3.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 1 REG LCFF_X17_Y4_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 1.562 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 2 COMB LCCOMB_X17_Y2_N2 3 " "Info: 2: + IC(1.192 ns) + CELL(0.370 ns) = 1.562 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.206 ns) 2.917 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~data_lut 3 COMB LCCOMB_X17_Y4_N26 1 " "Info: 3: + IC(1.149 ns) + CELL(0.206 ns) = 2.917 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.025 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X17_Y4_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.025 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 22.61 % ) " "Info: Total cell delay = 0.684 ns ( 22.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.341 ns ( 77.39 % ) " "Info: Total interconnect delay = 2.341 ns ( 77.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.192ns 1.149ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 destination 10.805 ns + Shortest register " "Info: + Shortest clock path from clock \"I1\" to destination register is 10.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I1 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 576 272 440 592 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.370 ns) 3.475 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13 2 COMB LCCOMB_X17_Y4_N0 3 " "Info: 2: + IC(2.121 ns) + CELL(0.370 ns) = 3.475 ns; Loc. = LCCOMB_X17_Y4_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.616 ns) 4.479 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 3 COMB LCCOMB_X17_Y4_N24 3 " "Info: 3: + IC(0.388 ns) + CELL(0.616 ns) = 4.479 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 6.118 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 4 REG LCFF_X18_Y4_N11 1 " "Info: 4: + IC(0.669 ns) + CELL(0.970 ns) = 6.118 ns; Loc. = LCFF_X18_Y4_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.370 ns) 7.260 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 5 COMB LCCOMB_X17_Y4_N14 3 " "Info: 5: + IC(0.772 ns) + CELL(0.370 ns) = 7.260 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.970 ns) 8.824 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 6 REG LCFF_X18_Y4_N25 1 " "Info: 6: + IC(0.594 ns) + CELL(0.970 ns) = 8.824 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 9.800 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 7 COMB LCCOMB_X17_Y4_N12 3 " "Info: 7: + IC(0.770 ns) + CELL(0.206 ns) = 9.800 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 10.805 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 8 REG LCFF_X17_Y4_N27 1 " "Info: 8: + IC(0.339 ns) + CELL(0.666 ns) = 10.805 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.152 ns ( 47.68 % ) " "Info: Total cell delay = 5.152 ns ( 47.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.653 ns ( 52.32 % ) " "Info: Total interconnect delay = 5.653 ns ( 52.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.805 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.805 ns" { I1 {} I1~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.121ns 0.388ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns } { 0.000ns 0.984ns 0.370ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I1 source 10.805 ns - Longest register " "Info: - Longest clock path from clock \"I1\" to source register is 10.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns I1 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'I1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 576 272 440 592 "I1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.370 ns) 3.475 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13 2 COMB LCCOMB_X17_Y4_N0 3 " "Info: 2: + IC(2.121 ns) + CELL(0.370 ns) = 3.475 ns; Loc. = LCCOMB_X17_Y4_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.616 ns) 4.479 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 3 COMB LCCOMB_X17_Y4_N24 3 " "Info: 3: + IC(0.388 ns) + CELL(0.616 ns) = 4.479 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 6.118 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 4 REG LCFF_X18_Y4_N11 1 " "Info: 4: + IC(0.669 ns) + CELL(0.970 ns) = 6.118 ns; Loc. = LCFF_X18_Y4_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.370 ns) 7.260 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 5 COMB LCCOMB_X17_Y4_N14 3 " "Info: 5: + IC(0.772 ns) + CELL(0.370 ns) = 7.260 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.970 ns) 8.824 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 6 REG LCFF_X18_Y4_N25 1 " "Info: 6: + IC(0.594 ns) + CELL(0.970 ns) = 8.824 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 9.800 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 7 COMB LCCOMB_X17_Y4_N12 3 " "Info: 7: + IC(0.770 ns) + CELL(0.206 ns) = 9.800 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 10.805 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 8 REG LCFF_X17_Y4_N27 1 " "Info: 8: + IC(0.339 ns) + CELL(0.666 ns) = 10.805 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.152 ns ( 47.68 % ) " "Info: Total cell delay = 5.152 ns ( 47.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.653 ns ( 52.32 % ) " "Info: Total interconnect delay = 5.653 ns ( 52.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.805 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.805 ns" { I1 {} I1~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.121ns 0.388ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns } { 0.000ns 0.984ns 0.370ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.805 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.805 ns" { I1 {} I1~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.121ns 0.388ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns } { 0.000ns 0.984ns 0.370ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.192ns 1.149ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.805 ns" { I1 counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "10.805 ns" { I1 {} I1~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.121ns 0.388ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns } { 0.000ns 0.984ns 0.370ns 0.616ns 0.970ns 0.370ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I2 register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 304.04 MHz 3.289 ns Internal " "Info: Clock \"I2\" has Internal fmax of 304.04 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated\" (period= 3.289 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.025 ns + Longest register register " "Info: + Longest register to register delay is 3.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 1 REG LCFF_X17_Y4_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 1.562 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 2 COMB LCCOMB_X17_Y2_N2 3 " "Info: 2: + IC(1.192 ns) + CELL(0.370 ns) = 1.562 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.206 ns) 2.917 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~data_lut 3 COMB LCCOMB_X17_Y4_N26 1 " "Info: 3: + IC(1.149 ns) + CELL(0.206 ns) = 2.917 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.025 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X17_Y4_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.025 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 22.61 % ) " "Info: Total cell delay = 0.684 ns ( 22.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.341 ns ( 77.39 % ) " "Info: Total interconnect delay = 2.341 ns ( 77.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.192ns 1.149ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 destination 7.855 ns + Shortest register " "Info: + Shortest clock path from clock \"I2\" to destination register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I2 1 CLK PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 560 272 440 576 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.206 ns) 3.319 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14 2 COMB LCCOMB_X17_Y4_N4 3 " "Info: 2: + IC(2.139 ns) + CELL(0.206 ns) = 3.319 ns; Loc. = LCCOMB_X17_Y4_N4; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 4.310 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 3 COMB LCCOMB_X17_Y4_N14 3 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 4.310 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.970 ns) 5.874 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X18_Y4_N25 1 " "Info: 4: + IC(0.594 ns) + CELL(0.970 ns) = 5.874 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 6.850 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 5 COMB LCCOMB_X17_Y4_N12 3 " "Info: 5: + IC(0.770 ns) + CELL(0.206 ns) = 6.850 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 7.855 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 6 REG LCFF_X17_Y4_N27 1 " "Info: 6: + IC(0.339 ns) + CELL(0.666 ns) = 7.855 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.646 ns ( 46.42 % ) " "Info: Total cell delay = 3.646 ns ( 46.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.209 ns ( 53.58 % ) " "Info: Total interconnect delay = 4.209 ns ( 53.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { I2 {} I2~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.139ns 0.367ns 0.594ns 0.770ns 0.339ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I2 source 7.855 ns - Longest register " "Info: - Longest clock path from clock \"I2\" to source register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I2 1 CLK PIN_81 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'I2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 560 272 440 576 "I2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.206 ns) 3.319 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14 2 COMB LCCOMB_X17_Y4_N4 3 " "Info: 2: + IC(2.139 ns) + CELL(0.206 ns) = 3.319 ns; Loc. = LCCOMB_X17_Y4_N4; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 4.310 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 3 COMB LCCOMB_X17_Y4_N14 3 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 4.310 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.970 ns) 5.874 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 4 REG LCFF_X18_Y4_N25 1 " "Info: 4: + IC(0.594 ns) + CELL(0.970 ns) = 5.874 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 6.850 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 5 COMB LCCOMB_X17_Y4_N12 3 " "Info: 5: + IC(0.770 ns) + CELL(0.206 ns) = 6.850 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 7.855 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 6 REG LCFF_X17_Y4_N27 1 " "Info: 6: + IC(0.339 ns) + CELL(0.666 ns) = 7.855 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.646 ns ( 46.42 % ) " "Info: Total cell delay = 3.646 ns ( 46.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.209 ns ( 53.58 % ) " "Info: Total interconnect delay = 4.209 ns ( 53.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { I2 {} I2~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.139ns 0.367ns 0.594ns 0.770ns 0.339ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { I2 {} I2~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.139ns 0.367ns 0.594ns 0.770ns 0.339ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.192ns 1.149ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { I2 counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { I2 {} I2~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.139ns 0.367ns 0.594ns 0.770ns 0.339ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I3 register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 304.04 MHz 3.289 ns Internal " "Info: Clock \"I3\" has Internal fmax of 304.04 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated\" (period= 3.289 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.025 ns + Longest register register " "Info: + Longest register to register delay is 3.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 1 REG LCFF_X17_Y4_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 1.562 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 2 COMB LCCOMB_X17_Y2_N2 3 " "Info: 2: + IC(1.192 ns) + CELL(0.370 ns) = 1.562 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.206 ns) 2.917 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~data_lut 3 COMB LCCOMB_X17_Y4_N26 1 " "Info: 3: + IC(1.149 ns) + CELL(0.206 ns) = 2.917 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.025 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X17_Y4_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.025 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 22.61 % ) " "Info: Total cell delay = 0.684 ns ( 22.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.341 ns ( 77.39 % ) " "Info: Total interconnect delay = 2.341 ns ( 77.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.192ns 1.149ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I3 destination 5.232 ns + Shortest register " "Info: + Shortest clock path from clock \"I3\" to destination register is 5.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I3 1 CLK PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'I3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 544 272 440 560 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.370 ns) 3.466 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15 2 COMB LCCOMB_X17_Y4_N16 3 " "Info: 2: + IC(2.122 ns) + CELL(0.370 ns) = 3.466 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 4.227 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 3 COMB LCCOMB_X17_Y4_N12 3 " "Info: 3: + IC(0.391 ns) + CELL(0.370 ns) = 4.227 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 5.232 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X17_Y4_N27 1 " "Info: 4: + IC(0.339 ns) + CELL(0.666 ns) = 5.232 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.380 ns ( 45.49 % ) " "Info: Total cell delay = 2.380 ns ( 45.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.852 ns ( 54.51 % ) " "Info: Total interconnect delay = 2.852 ns ( 54.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.232 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.232 ns" { I3 {} I3~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.122ns 0.391ns 0.339ns } { 0.000ns 0.974ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I3 source 5.232 ns - Longest register " "Info: - Longest clock path from clock \"I3\" to source register is 5.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I3 1 CLK PIN_82 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'I3'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I3 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 544 272 440 560 "I3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.122 ns) + CELL(0.370 ns) 3.466 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15 2 COMB LCCOMB_X17_Y4_N16 3 " "Info: 2: + IC(2.122 ns) + CELL(0.370 ns) = 3.466 ns; Loc. = LCCOMB_X17_Y4_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.492 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 4.227 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 3 COMB LCCOMB_X17_Y4_N12 3 " "Info: 3: + IC(0.391 ns) + CELL(0.370 ns) = 4.227 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.666 ns) 5.232 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 4 REG LCFF_X17_Y4_N27 1 " "Info: 4: + IC(0.339 ns) + CELL(0.666 ns) = 5.232 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.380 ns ( 45.49 % ) " "Info: Total cell delay = 2.380 ns ( 45.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.852 ns ( 54.51 % ) " "Info: Total interconnect delay = 2.852 ns ( 54.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.232 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.232 ns" { I3 {} I3~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.122ns 0.391ns 0.339ns } { 0.000ns 0.974ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.232 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.232 ns" { I3 {} I3~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.122ns 0.391ns 0.339ns } { 0.000ns 0.974ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 1.192ns 1.149ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.232 ns" { I3 counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.232 ns" { I3 {} I3~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} } { 0.000ns 0.000ns 2.122ns 0.391ns 0.339ns } { 0.000ns 0.974ns 0.370ns 0.370ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "I5 register register counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 360.1 MHz Internal " "Info: Clock \"I5\" Internal fmax is restricted to 360.1 MHz between source register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated\" and destination register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.511 ns + Longest register register " "Info: + Longest register to register delay is 1.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 1 REG LCFF_X17_Y2_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 0.812 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X17_Y2_N22 3 " "Info: 2: + IC(0.442 ns) + CELL(0.370 ns) = 0.812 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 1.403 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~data_lut 3 COMB LCCOMB_X17_Y2_N4 1 " "Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 1.403 ns; Loc. = LCCOMB_X17_Y2_N4; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.511 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X17_Y2_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.511 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 45.27 % ) " "Info: Total cell delay = 0.684 ns ( 45.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.827 ns ( 54.73 % ) " "Info: Total interconnect delay = 0.827 ns ( 54.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.442ns 0.385ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I5 destination 5.479 ns + Shortest register " "Info: + Shortest clock path from clock \"I5\" to destination register is 5.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns I5 1 CLK PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'I5'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 512 272 440 528 "I5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(0.370 ns) 3.479 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13 2 COMB LCCOMB_X17_Y2_N14 3 " "Info: 2: + IC(2.145 ns) + CELL(0.370 ns) = 3.479 ns; Loc. = LCCOMB_X17_Y2_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 4.479 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 3 COMB LCCOMB_X17_Y2_N16 3 " "Info: 3: + IC(0.376 ns) + CELL(0.624 ns) = 4.479 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.666 ns) 5.479 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X17_Y2_N5 1 " "Info: 4: + IC(0.334 ns) + CELL(0.666 ns) = 5.479 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns ( 47.89 % ) " "Info: Total cell delay = 2.624 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.855 ns ( 52.11 % ) " "Info: Total interconnect delay = 2.855 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.479 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.479 ns" { I5 {} I5~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.145ns 0.376ns 0.334ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I5 source 5.479 ns - Longest register " "Info: - Longest clock path from clock \"I5\" to source register is 5.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns I5 1 CLK PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'I5'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I5 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 512 272 440 528 "I5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(0.370 ns) 3.479 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13 2 COMB LCCOMB_X17_Y2_N14 3 " "Info: 2: + IC(2.145 ns) + CELL(0.370 ns) = 3.479 ns; Loc. = LCCOMB_X17_Y2_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst13'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 520 568 200 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 4.479 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 3 COMB LCCOMB_X17_Y2_N16 3 " "Info: 3: + IC(0.376 ns) + CELL(0.624 ns) = 4.479 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.666 ns) 5.479 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 4 REG LCFF_X17_Y2_N5 1 " "Info: 4: + IC(0.334 ns) + CELL(0.666 ns) = 5.479 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.624 ns ( 47.89 % ) " "Info: Total cell delay = 2.624 ns ( 47.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.855 ns ( 52.11 % ) " "Info: Total interconnect delay = 2.855 ns ( 52.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.479 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.479 ns" { I5 {} I5~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.145ns 0.376ns 0.334ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.479 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.479 ns" { I5 {} I5~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.145ns 0.376ns 0.334ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.511 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.442ns 0.385ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.479 ns" { I5 counter_with_set_256:inst18|counter_with_set_16:inst|inst13 counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.479 ns" { I5 {} I5~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst13 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.145ns 0.376ns 0.334ns } { 0.000ns 0.964ns 0.370ns 0.624ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } {  } {  } "" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 72 " "Warning: Circuit may not operate. Detected 72 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ALU8_with_register:inst\|register-8:inst2\|register-4:inst1\|inst2 ALU8_with_register:inst\|register-8:inst3\|register-4:inst1\|inst2 CP 9.745 ns " "Info: Found hold time violation between source  pin or register \"ALU8_with_register:inst\|register-8:inst2\|register-4:inst1\|inst2\" and destination pin or register \"ALU8_with_register:inst\|register-8:inst3\|register-4:inst1\|inst2\" for clock \"CP\" (Hold time is 9.745 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.004 ns + Largest " "Info: + Largest clock skew is 11.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 17.976 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 17.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(12.384 ns) + CELL(0.544 ns) 14.078 ns inst24 2 COMB LCCOMB_X18_Y6_N14 1 " "Info: 2: + IC(12.384 ns) + CELL(0.544 ns) = 14.078 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 1; COMB Node = 'inst24'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "12.928 ns" { CP inst24 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 32 152 216 80 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.305 ns) + CELL(0.000 ns) 16.383 ns inst24~clkctrl 3 COMB CLKCTRL_G2 8 " "Info: 3: + IC(2.305 ns) + CELL(0.000 ns) = 16.383 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst24~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 32 152 216 80 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 17.976 ns ALU8_with_register:inst\|register-8:inst3\|register-4:inst1\|inst2 4 REG LCFF_X32_Y4_N25 3 " "Info: 4: + IC(0.927 ns) + CELL(0.666 ns) = 17.976 ns; Loc. = LCFF_X32_Y4_N25; Fanout = 3; REG Node = 'ALU8_with_register:inst\|register-8:inst3\|register-4:inst1\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { inst24~clkctrl ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.360 ns ( 13.13 % ) " "Info: Total cell delay = 2.360 ns ( 13.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.616 ns ( 86.87 % ) " "Info: Total interconnect delay = 15.616 ns ( 86.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "17.976 ns" { CP inst24 inst24~clkctrl ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "17.976 ns" { CP {} CP~combout {} inst24 {} inst24~clkctrl {} ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 {} } { 0.000ns 0.000ns 12.384ns 2.305ns 0.927ns } { 0.000ns 1.150ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.972 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 6.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 6 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 40 -232 -64 56 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.370 ns) 3.162 ns inst26 2 COMB LCCOMB_X18_Y6_N0 1 " "Info: 2: + IC(1.642 ns) + CELL(0.370 ns) = 3.162 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 1; COMB Node = 'inst26'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.012 ns" { CP inst26 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 128 152 216 176 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.217 ns) + CELL(0.000 ns) 5.379 ns inst26~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(2.217 ns) + CELL(0.000 ns) = 5.379 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.217 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 128 152 216 176 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 6.972 ns ALU8_with_register:inst\|register-8:inst2\|register-4:inst1\|inst2 4 REG LCFF_X32_Y4_N21 2 " "Info: 4: + IC(0.927 ns) + CELL(0.666 ns) = 6.972 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 2; REG Node = 'ALU8_with_register:inst\|register-8:inst2\|register-4:inst1\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { inst26~clkctrl ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 31.35 % ) " "Info: Total cell delay = 2.186 ns ( 31.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.786 ns ( 68.65 % ) " "Info: Total interconnect delay = 4.786 ns ( 68.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.972 ns" { CP inst26 inst26~clkctrl ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.972 ns" { CP {} CP~combout {} inst26 {} inst26~clkctrl {} ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 {} } { 0.000ns 0.000ns 1.642ns 2.217ns 0.927ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "17.976 ns" { CP inst24 inst24~clkctrl ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "17.976 ns" { CP {} CP~combout {} inst24 {} inst24~clkctrl {} ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 {} } { 0.000ns 0.000ns 12.384ns 2.305ns 0.927ns } { 0.000ns 1.150ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.972 ns" { CP inst26 inst26~clkctrl ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.972 ns" { CP {} CP~combout {} inst26 {} inst26~clkctrl {} ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 {} } { 0.000ns 0.000ns 1.642ns 2.217ns 0.927ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.261 ns - Shortest register register " "Info: - Shortest register to register delay is 1.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU8_with_register:inst\|register-8:inst2\|register-4:inst1\|inst2 1 REG LCFF_X32_Y4_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y4_N21; Fanout = 2; REG Node = 'ALU8_with_register:inst\|register-8:inst2\|register-4:inst1\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|44~17 2 COMB LCCOMB_X32_Y4_N20 3 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y4_N20; Fanout = 3; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|44~17'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|44~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.370 ns) 1.153 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|81 3 COMB LCCOMB_X32_Y4_N24 1 " "Info: 3: + IC(0.390 ns) + CELL(0.370 ns) = 1.153 ns; Loc. = LCCOMB_X32_Y4_N24; Fanout = 1; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|81'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|44~17 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.261 ns ALU8_with_register:inst\|register-8:inst3\|register-4:inst1\|inst2 4 REG LCFF_X32_Y4_N25 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.261 ns; Loc. = LCFF_X32_Y4_N25; Fanout = 3; REG Node = 'ALU8_with_register:inst\|register-8:inst3\|register-4:inst1\|inst2'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|81 ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 } "NODE_NAME" } } { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.871 ns ( 69.07 % ) " "Info: Total cell delay = 0.871 ns ( 69.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.390 ns ( 30.93 % ) " "Info: Total interconnect delay = 0.390 ns ( 30.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|44~17 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|81 ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.261 ns" { ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|44~17 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|81 {} ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 {} } { 0.000ns 0.000ns 0.390ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/register-4.bdf" { { 400 496 560 480 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "17.976 ns" { CP inst24 inst24~clkctrl ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "17.976 ns" { CP {} CP~combout {} inst24 {} inst24~clkctrl {} ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 {} } { 0.000ns 0.000ns 12.384ns 2.305ns 0.927ns } { 0.000ns 1.150ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.972 ns" { CP inst26 inst26~clkctrl ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.972 ns" { CP {} CP~combout {} inst26 {} inst26~clkctrl {} ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 {} } { 0.000ns 0.000ns 1.642ns 2.217ns 0.927ns } { 0.000ns 1.150ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|44~17 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|81 ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.261 ns" { ALU8_with_register:inst|register-8:inst2|register-4:inst1|inst2 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|44~17 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|81 {} ALU8_with_register:inst|register-8:inst3|register-4:inst1|inst2 {} } { 0.000ns 0.000ns 0.390ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "DFF 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"DFF\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated DFF 16.515 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and destination pin or register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" for clock \"DFF\" (Hold time is 16.515 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.844 ns + Largest " "Info: + Largest clock skew is 17.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 22.574 ns + Longest register " "Info: + Longest clock path from clock \"DFF\" to destination register is 22.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.505 ns) 3.751 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X18_Y6_N22 3 " "Info: 2: + IC(2.252 ns) + CELL(0.505 ns) = 3.751 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.616 ns) 4.735 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X18_Y6_N12 3 " "Info: 3: + IC(0.368 ns) + CELL(0.616 ns) = 4.735 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 6.036 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X18_Y6_N17 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.036 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 7.620 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X17_Y4_N24 3 " "Info: 5: + IC(1.378 ns) + CELL(0.206 ns) = 7.620 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 9.259 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X18_Y4_N11 1 " "Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X18_Y4_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.370 ns) 10.401 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X17_Y4_N14 3 " "Info: 7: + IC(0.772 ns) + CELL(0.370 ns) = 10.401 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.970 ns) 11.965 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X18_Y4_N25 1 " "Info: 8: + IC(0.594 ns) + CELL(0.970 ns) = 11.965 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 12.941 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X17_Y4_N12 3 " "Info: 9: + IC(0.770 ns) + CELL(0.206 ns) = 12.941 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 14.250 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X17_Y4_N27 1 " "Info: 10: + IC(0.339 ns) + CELL(0.970 ns) = 14.250 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 15.812 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X17_Y2_N2 3 " "Info: 11: + IC(1.192 ns) + CELL(0.370 ns) = 15.812 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.970 ns) 17.888 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X17_Y4_N9 1 " "Info: 12: + IC(1.106 ns) + CELL(0.970 ns) = 17.888 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.370 ns) 19.449 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X17_Y2_N16 3 " "Info: 13: + IC(1.191 ns) + CELL(0.370 ns) = 19.449 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 20.753 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X17_Y2_N5 1 " "Info: 14: + IC(0.334 ns) + CELL(0.970 ns) = 20.753 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 21.565 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X17_Y2_N22 3 " "Info: 15: + IC(0.442 ns) + CELL(0.370 ns) = 21.565 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 22.574 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X17_Y2_N1 1 " "Info: 16: + IC(0.343 ns) + CELL(0.666 ns) = 22.574 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.493 ns ( 46.48 % ) " "Info: Total cell delay = 10.493 ns ( 46.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.081 ns ( 53.52 % ) " "Info: Total interconnect delay = 12.081 ns ( 53.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.574 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.574 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.252ns 0.368ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.505ns 0.616ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 4.730 ns - Shortest register " "Info: - Shortest clock path from clock \"DFF\" to source register is 4.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.370 ns) 3.136 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X17_Y2_N10 3 " "Info: 2: + IC(1.772 ns) + CELL(0.370 ns) = 3.136 ns; Loc. = LCCOMB_X17_Y2_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 3.721 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X17_Y2_N22 3 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.721 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.730 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X17_Y2_N1 1 " "Info: 4: + IC(0.343 ns) + CELL(0.666 ns) = 4.730 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 47.27 % ) " "Info: Total cell delay = 2.236 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 52.73 % ) " "Info: Total interconnect delay = 2.494 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.772ns 0.379ns 0.343ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.574 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.574 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.252ns 0.368ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.505ns 0.616ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.772ns 0.379ns 0.343ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.331 ns - Shortest register register " "Info: - Shortest register to register delay is 1.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X17_Y2_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X17_Y2_N26 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X17_Y2_N26; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 1.223 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 1.223 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.331 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X17_Y2_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.331 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.07 % ) " "Info: Total cell delay = 0.520 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 60.93 % ) " "Info: Total interconnect delay = 0.811 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.574 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.574 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.252ns 0.368ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.505ns 0.616ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.772ns 0.379ns 0.343ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLRN 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"CLRN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated CLRN 15.639 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" and destination pin or register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" for clock \"CLRN\" (Hold time is 15.639 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "16.968 ns + Largest " "Info: + Largest clock skew is 16.968 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN destination 21.770 ns + Longest register " "Info: + Longest clock path from clock \"CLRN\" to destination register is 21.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 624 272 440 640 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(0.647 ns) 3.931 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 2 COMB LCCOMB_X18_Y6_N12 3 " "Info: 2: + IC(2.290 ns) + CELL(0.647 ns) = 3.931 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.937 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 5.232 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 3 REG LCFF_X18_Y6_N17 1 " "Info: 3: + IC(0.331 ns) + CELL(0.970 ns) = 5.232 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 6.816 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 4 COMB LCCOMB_X17_Y4_N24 3 " "Info: 4: + IC(1.378 ns) + CELL(0.206 ns) = 6.816 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 8.455 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 5 REG LCFF_X18_Y4_N11 1 " "Info: 5: + IC(0.669 ns) + CELL(0.970 ns) = 8.455 ns; Loc. = LCFF_X18_Y4_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.370 ns) 9.597 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 6 COMB LCCOMB_X17_Y4_N14 3 " "Info: 6: + IC(0.772 ns) + CELL(0.370 ns) = 9.597 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.970 ns) 11.161 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 7 REG LCFF_X18_Y4_N25 1 " "Info: 7: + IC(0.594 ns) + CELL(0.970 ns) = 11.161 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 12.137 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 8 COMB LCCOMB_X17_Y4_N12 3 " "Info: 8: + IC(0.770 ns) + CELL(0.206 ns) = 12.137 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 13.446 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 9 REG LCFF_X17_Y4_N27 1 " "Info: 9: + IC(0.339 ns) + CELL(0.970 ns) = 13.446 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 15.008 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 10 COMB LCCOMB_X17_Y2_N2 3 " "Info: 10: + IC(1.192 ns) + CELL(0.370 ns) = 15.008 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.970 ns) 17.084 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 11 REG LCFF_X17_Y4_N9 1 " "Info: 11: + IC(1.106 ns) + CELL(0.970 ns) = 17.084 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.370 ns) 18.645 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 12 COMB LCCOMB_X17_Y2_N16 3 " "Info: 12: + IC(1.191 ns) + CELL(0.370 ns) = 18.645 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 19.949 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 13 REG LCFF_X17_Y2_N5 1 " "Info: 13: + IC(0.334 ns) + CELL(0.970 ns) = 19.949 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 20.761 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 14 COMB LCCOMB_X17_Y2_N22 3 " "Info: 14: + IC(0.442 ns) + CELL(0.370 ns) = 20.761 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 21.770 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 15 REG LCFF_X17_Y2_N1 1 " "Info: 15: + IC(0.343 ns) + CELL(0.666 ns) = 21.770 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.019 ns ( 46.02 % ) " "Info: Total cell delay = 10.019 ns ( 46.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.751 ns ( 53.98 % ) " "Info: Total interconnect delay = 11.751 ns ( 53.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.770 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.770 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.290ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLRN source 4.802 ns - Shortest register " "Info: - Shortest clock path from clock \"CLRN\" to source register is 4.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns CLRN 1 CLK PIN_67 24 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'CLRN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRN } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 624 272 440 640 "CLRN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.624 ns) 3.793 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 2 COMB LCCOMB_X17_Y2_N22 3 " "Info: 2: + IC(2.175 ns) + CELL(0.624 ns) = 3.793 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.802 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 3 REG LCFF_X17_Y2_N1 1 " "Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 4.802 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.284 ns ( 47.56 % ) " "Info: Total cell delay = 2.284 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.518 ns ( 52.44 % ) " "Info: Total interconnect delay = 2.518 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.802 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.175ns 0.343ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.770 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.770 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.290ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.802 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.175ns 0.343ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.331 ns - Shortest register register " "Info: - Shortest register to register delay is 1.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X17_Y2_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X17_Y2_N26 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X17_Y2_N26; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 1.223 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 3 COMB LCCOMB_X17_Y2_N0 1 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 1.223 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.331 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X17_Y2_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.331 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 39.07 % ) " "Info: Total cell delay = 0.520 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 60.93 % ) " "Info: Total interconnect delay = 0.811 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "21.770 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "21.770 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.290ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.647ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.802 ns" { CLRN counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.802 ns" { CLRN {} CLRN~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.175ns 0.343ns } { 0.000ns 0.994ns 0.624ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "1.331 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.432ns 0.379ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated I7 DFF 4.562 ns register " "Info: tsu for register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" (data pin = \"I7\", clock pin = \"DFF\") is 4.562 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.332 ns + Longest pin register " "Info: + Longest pin to register delay is 9.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns I7 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'I7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 480 272 440 496 "I7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.450 ns) + CELL(0.206 ns) 7.630 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst15 2 COMB LCCOMB_X17_Y2_N30 3 " "Info: 2: + IC(6.450 ns) + CELL(0.206 ns) = 7.630 ns; Loc. = LCCOMB_X17_Y2_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst15'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.656 ns" { I7 counter_with_set_256:inst18|counter_with_set_16:inst|inst15 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 984 1032 200 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.624 ns) 8.639 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 3 COMB LCCOMB_X17_Y2_N26 2 " "Info: 3: + IC(0.385 ns) + CELL(0.624 ns) = 8.639 ns; Loc. = LCCOMB_X17_Y2_N26; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst15 counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 9.224 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut 4 COMB LCCOMB_X17_Y2_N0 1 " "Info: 4: + IC(0.379 ns) + CELL(0.206 ns) = 9.224 ns; Loc. = LCCOMB_X17_Y2_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.332 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 5 REG LCFF_X17_Y2_N1 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.332 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.118 ns ( 22.70 % ) " "Info: Total cell delay = 2.118 ns ( 22.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.214 ns ( 77.30 % ) " "Info: Total interconnect delay = 7.214 ns ( 77.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.332 ns" { I7 counter_with_set_256:inst18|counter_with_set_16:inst|inst15 counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.332 ns" { I7 {} I7~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 6.450ns 0.385ns 0.379ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 4.730 ns - Shortest register " "Info: - Shortest clock path from clock \"DFF\" to destination register is 4.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.370 ns) 3.136 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X17_Y2_N10 3 " "Info: 2: + IC(1.772 ns) + CELL(0.370 ns) = 3.136 ns; Loc. = LCCOMB_X17_Y2_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 3.721 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X17_Y2_N22 3 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.721 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 4.730 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 4 REG LCFF_X17_Y2_N1 1 " "Info: 4: + IC(0.343 ns) + CELL(0.666 ns) = 4.730 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.236 ns ( 47.27 % ) " "Info: Total cell delay = 2.236 ns ( 47.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.494 ns ( 52.73 % ) " "Info: Total interconnect delay = 2.494 ns ( 52.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.772ns 0.379ns 0.343ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.332 ns" { I7 counter_with_set_256:inst18|counter_with_set_16:inst|inst15 counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.332 ns" { I7 {} I7~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst15 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 6.450ns 0.385ns 0.379ns 0.000ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.730 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.730 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 1.772ns 0.379ns 0.343ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "DFF O7 counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 29.772 ns register " "Info: tco from clock \"DFF\" to destination pin \"O7\" through register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated\" is 29.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF source 22.574 ns + Longest register " "Info: + Longest clock path from clock \"DFF\" to source register is 22.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.505 ns) 3.751 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X18_Y6_N22 3 " "Info: 2: + IC(2.252 ns) + CELL(0.505 ns) = 3.751 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.616 ns) 4.735 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X18_Y6_N12 3 " "Info: 3: + IC(0.368 ns) + CELL(0.616 ns) = 4.735 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 6.036 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X18_Y6_N17 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.036 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 7.620 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X17_Y4_N24 3 " "Info: 5: + IC(1.378 ns) + CELL(0.206 ns) = 7.620 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 9.259 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X18_Y4_N11 1 " "Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X18_Y4_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.370 ns) 10.401 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X17_Y4_N14 3 " "Info: 7: + IC(0.772 ns) + CELL(0.370 ns) = 10.401 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.970 ns) 11.965 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X18_Y4_N25 1 " "Info: 8: + IC(0.594 ns) + CELL(0.970 ns) = 11.965 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 12.941 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X17_Y4_N12 3 " "Info: 9: + IC(0.770 ns) + CELL(0.206 ns) = 12.941 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 14.250 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X17_Y4_N27 1 " "Info: 10: + IC(0.339 ns) + CELL(0.970 ns) = 14.250 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 15.812 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X17_Y2_N2 3 " "Info: 11: + IC(1.192 ns) + CELL(0.370 ns) = 15.812 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.970 ns) 17.888 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X17_Y4_N9 1 " "Info: 12: + IC(1.106 ns) + CELL(0.970 ns) = 17.888 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.370 ns) 19.449 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X17_Y2_N16 3 " "Info: 13: + IC(1.191 ns) + CELL(0.370 ns) = 19.449 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 20.753 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X17_Y2_N5 1 " "Info: 14: + IC(0.334 ns) + CELL(0.970 ns) = 20.753 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 21.565 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 15 COMB LCCOMB_X17_Y2_N22 3 " "Info: 15: + IC(0.442 ns) + CELL(0.370 ns) = 21.565 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.666 ns) 22.574 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 16 REG LCFF_X17_Y2_N1 1 " "Info: 16: + IC(0.343 ns) + CELL(0.666 ns) = 22.574 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.493 ns ( 46.48 % ) " "Info: Total cell delay = 10.493 ns ( 46.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.081 ns ( 53.52 % ) " "Info: Total interconnect delay = 12.081 ns ( 53.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.574 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.574 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.252ns 0.368ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.505ns 0.616ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.894 ns + Longest register pin " "Info: + Longest register to pin delay is 6.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated 1 REG LCFF_X17_Y2_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y2_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut 2 COMB LCCOMB_X17_Y2_N26 2 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X17_Y2_N26; Fanout = 2; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.980 ns) + CELL(3.276 ns) 6.894 ns O7 3 PIN PIN_191 0 " "Info: 3: + IC(2.980 ns) + CELL(3.276 ns) = 6.894 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'O7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 480 536 712 496 "O7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.482 ns ( 50.51 % ) " "Info: Total cell delay = 3.482 ns ( 50.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.412 ns ( 49.49 % ) " "Info: Total interconnect delay = 3.412 ns ( 49.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} O7 {} } { 0.000ns 0.432ns 2.980ns } { 0.000ns 0.206ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "22.574 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "22.574 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} } { 0.000ns 0.000ns 2.252ns 0.368ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns 0.442ns 0.343ns } { 0.000ns 0.994ns 0.505ns 0.616ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut O7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst6~head_lut {} O7 {} } { 0.000ns 0.432ns 2.980ns } { 0.000ns 0.206ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "S1 C8 18.243 ns Longest " "Info: Longest tpd from source pin \"S1\" to destination pin \"C8\" is 18.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns S1 1 PIN PIN_103 8 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 8; PIN Node = 'S1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 288 272 440 304 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.837 ns) + CELL(0.651 ns) 7.502 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|43~17 2 COMB LCCOMB_X32_Y4_N30 3 " "Info: 2: + IC(5.837 ns) + CELL(0.651 ns) = 7.502 ns; Loc. = LCCOMB_X32_Y4_N30; Fanout = 3; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|43~17'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.488 ns" { S1 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|43~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.616 ns) 8.498 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|79~104 3 COMB LCCOMB_X32_Y4_N16 2 " "Info: 3: + IC(0.380 ns) + CELL(0.616 ns) = 8.498 ns; Loc. = LCCOMB_X32_Y4_N16; Fanout = 2; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74181:inst1\|79~104'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|79~104 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74181.bdf" { { 960 1128 1192 1000 "79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.366 ns) 9.255 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~383 4 COMB LCCOMB_X32_Y4_N10 1 " "Info: 4: + IC(0.391 ns) + CELL(0.366 ns) = 9.255 ns; Loc. = LCCOMB_X32_Y4_N10; Fanout = 1; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~383'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|79~104 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~383 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 9.830 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~384 5 COMB LCCOMB_X32_Y4_N12 3 " "Info: 5: + IC(0.369 ns) + CELL(0.206 ns) = 9.830 ns; Loc. = LCCOMB_X32_Y4_N12; Fanout = 3; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~384'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~383 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~384 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 10.416 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~385 6 COMB LCCOMB_X32_Y4_N22 3 " "Info: 6: + IC(0.380 ns) + CELL(0.206 ns) = 10.416 ns; Loc. = LCCOMB_X32_Y4_N22; Fanout = 3; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~385'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~384 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~385 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.370 ns) 12.191 ns ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~387 7 COMB LCCOMB_X25_Y4_N0 1 " "Info: 7: + IC(1.405 ns) + CELL(0.370 ns) = 12.191 ns; Loc. = LCCOMB_X25_Y4_N0; Fanout = 1; COMB Node = 'ALU8_with_register:inst\|ALU8_with_set_model:inst\|74182:inst2\|29~387'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~385 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~387 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/mc_00/quartus ii/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.772 ns) + CELL(3.280 ns) 18.243 ns C8 8 PIN PIN_151 0 " "Info: 8: + IC(2.772 ns) + CELL(3.280 ns) = 18.243 ns; Loc. = PIN_151; Fanout = 0; PIN Node = 'C8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.052 ns" { ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~387 C8 } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 208 536 712 224 "C8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.709 ns ( 36.78 % ) " "Info: Total cell delay = 6.709 ns ( 36.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.534 ns ( 63.22 % ) " "Info: Total interconnect delay = 11.534 ns ( 63.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "18.243 ns" { S1 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|43~17 ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|79~104 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~383 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~384 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~385 ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~387 C8 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "18.243 ns" { S1 {} S1~combout {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|43~17 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74181:inst1|79~104 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~383 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~384 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~385 {} ALU8_with_register:inst|ALU8_with_set_model:inst|74182:inst2|29~387 {} C8 {} } { 0.000ns 0.000ns 5.837ns 0.380ns 0.391ns 0.369ns 0.380ns 1.405ns 2.772ns } { 0.000ns 1.014ns 0.651ns 0.616ns 0.366ns 0.206ns 0.206ns 0.370ns 3.280ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated DFF DFF 16.335 ns register " "Info: th for register \"counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated\" (data pin = \"DFF\", clock pin = \"DFF\") is 16.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DFF destination 20.449 ns + Longest register " "Info: + Longest clock path from clock \"DFF\" to destination register is 20.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.252 ns) + CELL(0.505 ns) 3.751 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8 2 COMB LCCOMB_X18_Y6_N22 3 " "Info: 2: + IC(2.252 ns) + CELL(0.505 ns) = 3.751 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst8'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 272 320 200 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.616 ns) 4.735 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut 3 COMB LCCOMB_X18_Y6_N12 3 " "Info: 3: + IC(0.368 ns) + CELL(0.616 ns) = 4.735 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.970 ns) 6.036 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated 4 REG LCFF_X18_Y6_N17 1 " "Info: 4: + IC(0.331 ns) + CELL(0.970 ns) = 6.036 ns; Loc. = LCFF_X18_Y6_N17; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.206 ns) 7.620 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut 5 COMB LCCOMB_X17_Y4_N24 3 " "Info: 5: + IC(1.378 ns) + CELL(0.206 ns) = 7.620 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.970 ns) 9.259 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated 6 REG LCFF_X18_Y4_N11 1 " "Info: 6: + IC(0.669 ns) + CELL(0.970 ns) = 9.259 ns; Loc. = LCFF_X18_Y4_N11; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.370 ns) 10.401 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut 7 COMB LCCOMB_X17_Y4_N14 3 " "Info: 7: + IC(0.772 ns) + CELL(0.370 ns) = 10.401 ns; Loc. = LCCOMB_X17_Y4_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.970 ns) 11.965 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated 8 REG LCFF_X18_Y4_N25 1 " "Info: 8: + IC(0.594 ns) + CELL(0.970 ns) = 11.965 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.206 ns) 12.941 ns counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut 9 COMB LCCOMB_X17_Y4_N12 3 " "Info: 9: + IC(0.770 ns) + CELL(0.206 ns) = 12.941 ns; Loc. = LCCOMB_X17_Y4_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst1\|inst6~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.970 ns) 14.250 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated 10 REG LCFF_X17_Y4_N27 1 " "Info: 10: + IC(0.339 ns) + CELL(0.970 ns) = 14.250 ns; Loc. = LCFF_X17_Y4_N27; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.309 ns" { counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.370 ns) 15.812 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut 11 COMB LCCOMB_X17_Y2_N2 3 " "Info: 11: + IC(1.192 ns) + CELL(0.370 ns) = 15.812 ns; Loc. = LCCOMB_X17_Y2_N2; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.106 ns) + CELL(0.970 ns) 17.888 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated 12 REG LCFF_X17_Y4_N9 1 " "Info: 12: + IC(1.106 ns) + CELL(0.970 ns) = 17.888 ns; Loc. = LCFF_X17_Y4_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.076 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.370 ns) 19.449 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut 13 COMB LCCOMB_X17_Y2_N16 3 " "Info: 13: + IC(1.191 ns) + CELL(0.370 ns) = 19.449 ns; Loc. = LCCOMB_X17_Y2_N16; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst2~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.666 ns) 20.449 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 14 REG LCFF_X17_Y2_N5 1 " "Info: 14: + IC(0.334 ns) + CELL(0.666 ns) = 20.449 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.153 ns ( 44.76 % ) " "Info: Total cell delay = 9.153 ns ( 44.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.296 ns ( 55.24 % ) " "Info: Total interconnect delay = 11.296 ns ( 55.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.449 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.449 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.252ns 0.368ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns } { 0.000ns 0.994ns 0.505ns 0.616ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.420 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns DFF 1 CLK PIN_68 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'DFF'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF } "NODE_NAME" } } { "ALU8_with_Microinstruction.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/ALU8_with_Microinstruction.bdf" { { 608 272 440 624 "DFF" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.370 ns) 3.136 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14 2 COMB LCCOMB_X17_Y2_N10 3 " "Info: 2: + IC(1.772 ns) + CELL(0.370 ns) = 3.136 ns; Loc. = LCCOMB_X17_Y2_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst14'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 136 736 784 200 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 3.721 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut 3 COMB LCCOMB_X17_Y2_N22 3 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 3.721 ns; Loc. = LCCOMB_X17_Y2_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~head_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 4.312 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~data_lut 4 COMB LCCOMB_X17_Y2_N4 1 " "Info: 4: + IC(0.385 ns) + CELL(0.206 ns) = 4.312 ns; Loc. = LCCOMB_X17_Y2_N4; Fanout = 1; COMB Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~data_lut'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.420 ns counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated 5 REG LCFF_X17_Y2_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.420 ns; Loc. = LCFF_X17_Y2_N5; Fanout = 1; REG Node = 'counter_with_set_256:inst18\|counter_with_set_16:inst\|inst4~_emulated'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment3/ALU8_with_Microinstruction/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.884 ns ( 42.62 % ) " "Info: Total cell delay = 1.884 ns ( 42.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.536 ns ( 57.38 % ) " "Info: Total interconnect delay = 2.536 ns ( 57.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 1.772ns 0.379ns 0.385ns 0.000ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "20.449 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "20.449 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst8 {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst1|inst6~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~_emulated {} counter_with_set_256:inst18|counter_with_set_16:inst|inst2~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 2.252ns 0.368ns 0.331ns 1.378ns 0.669ns 0.772ns 0.594ns 0.770ns 0.339ns 1.192ns 1.106ns 1.191ns 0.334ns } { 0.000ns 0.994ns 0.505ns 0.616ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.206ns 0.970ns 0.370ns 0.970ns 0.370ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.420 ns" { DFF counter_with_set_256:inst18|counter_with_set_16:inst|inst14 counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.420 ns" { DFF {} DFF~combout {} counter_with_set_256:inst18|counter_with_set_16:inst|inst14 {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~head_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~data_lut {} counter_with_set_256:inst18|counter_with_set_16:inst|inst4~_emulated {} } { 0.000ns 0.000ns 1.772ns 0.379ns 0.385ns 0.000ns } { 0.000ns 0.994ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 17:43:35 2022 " "Info: Processing ended: Fri Mar 25 17:43:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Info: Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
