<html><head><title>Icestorm: CASP (32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>CASP (32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  casp w0, w1, w2, w3, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 6.000</p><p>Issues: 3.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 3.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>76011</td><td>34743</td><td>3019</td><td>1</td><td>3018</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34492</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34419</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34420</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34426</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34423</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34414</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34400</td><td>3001</td><td>1</td><td>3000</td><td>3003</td><td>11012</td><td>3003</td><td>2002</td><td>4004</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34645</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34418</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  casp w0, w1, w2, w3, [x6]
  add x6, x6, 8</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 17.0061</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70225</td><td>171119</td><td>54074</td><td>23942</td><td>30132</td><td>23895</td><td>30002</td><td>75548</td><td>1997005</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170059</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75548</td><td>1997110</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170058</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75578</td><td>1997104</td><td>55056</td><td>30202</td><td>40003</td><td>30238</td><td>70088</td><td>24090</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170055</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75548</td><td>1997032</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24962</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170100</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75548</td><td>1997156</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170058</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75548</td><td>1997087</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170058</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75548</td><td>1997031</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170058</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75548</td><td>1997031</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170059</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30038</td><td>75734</td><td>1997171</td><td>55116</td><td>30238</td><td>40051</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>170060</td><td>55060</td><td>25060</td><td>30000</td><td>25054</td><td>30002</td><td>75548</td><td>1997018</td><td>55056</td><td>30202</td><td>40003</td><td>30202</td><td>70004</td><td>24960</td><td>30000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 17.0055</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70045</td><td>170803</td><td>54026</td><td>23899</td><td>30127</td><td>23865</td><td>30002</td><td>75446</td><td>1999568</td><td>55006</td><td>30022</td><td>40003</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170055</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75383</td><td>1999464</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170055</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30036</td><td>71950</td><td>1999127</td><td>53848</td><td>30056</td><td>40048</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170055</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75383</td><td>1999464</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170055</td><td>55011</td><td>25011</td><td>30000</td><td>25002</td><td>30000</td><td>75383</td><td>1999464</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170055</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75383</td><td>1999464</td><td>55002</td><td>30020</td><td>40000</td><td>30058</td><td>70088</td><td>24550</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170061</td><td>55011</td><td>25011</td><td>30000</td><td>25002</td><td>30000</td><td>75383</td><td>1999464</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170055</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75383</td><td>1999464</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170055</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30000</td><td>75383</td><td>1999464</td><td>55002</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>170055</td><td>55009</td><td>25009</td><td>30000</td><td>25002</td><td>30038</td><td>72326</td><td>1999057</td><td>53984</td><td>30058</td><td>40051</td><td>30020</td><td>70000</td><td>24999</td><td>30000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  casp w0, w1, w2, w3, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 17.0056</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70197</td><td>170227</td><td>111790</td><td>57331</td><td>54459</td><td>57720</td><td>104420</td><td>346622</td><td>1129873</td><td>164884</td><td>70216</td><td>139228</td><td>70386</td><td>244235</td><td>0</td><td>60177</td><td>30000</td><td>0</td><td>40062</td></tr><tr><td>70188</td><td>170207</td><td>110091</td><td>57267</td><td>52824</td><td>59298</td><td>104360</td><td>352908</td><td>1135269</td><td>165000</td><td>70176</td><td>139148</td><td>70182</td><td>243525</td><td>0</td><td>59367</td><td>30000</td><td>0</td><td>40092</td></tr><tr><td>70196</td><td>170084</td><td>113879</td><td>59667</td><td>54212</td><td>60476</td><td>104670</td><td>352884</td><td>1128589</td><td>165742</td><td>70382</td><td>139562</td><td>70382</td><td>244231</td><td>0</td><td>60565</td><td>30000</td><td>0</td><td>40092</td></tr><tr><td>70196</td><td>170084</td><td>115577</td><td>60865</td><td>54712</td><td>61072</td><td>104970</td><td>345300</td><td>1118027</td><td>166242</td><td>70582</td><td>139962</td><td>70530</td><td>244743</td><td>0</td><td>59551</td><td>30000</td><td>0</td><td>40082</td></tr><tr><td>70189</td><td>170127</td><td>114245</td><td>59497</td><td>54748</td><td>59706</td><td>104670</td><td>348024</td><td>1124889</td><td>165736</td><td>70382</td><td>139562</td><td>70382</td><td>244231</td><td>0</td><td>60559</td><td>30000</td><td>0</td><td>40092</td></tr><tr><td>70196</td><td>170084</td><td>115571</td><td>60859</td><td>54712</td><td>61066</td><td>104970</td><td>345284</td><td>1117989</td><td>166242</td><td>70582</td><td>139962</td><td>70582</td><td>244931</td><td>0</td><td>60965</td><td>30000</td><td>0</td><td>40092</td></tr><tr><td>70196</td><td>170084</td><td>116277</td><td>61265</td><td>55012</td><td>61272</td><td>104970</td><td>345284</td><td>1117989</td><td>166242</td><td>70582</td><td>139962</td><td>70582</td><td>244931</td><td>0</td><td>60965</td><td>30000</td><td>0</td><td>40092</td></tr><tr><td>70196</td><td>170084</td><td>116277</td><td>61265</td><td>55012</td><td>61272</td><td>104970</td><td>345284</td><td>1117989</td><td>166242</td><td>70582</td><td>139962</td><td>70618</td><td>245038</td><td>0</td><td>59056</td><td>30000</td><td>0</td><td>40084</td></tr><tr><td>70196</td><td>170084</td><td>116277</td><td>61265</td><td>55012</td><td>61272</td><td>104970</td><td>345284</td><td>1117989</td><td>166242</td><td>70582</td><td>139962</td><td>70582</td><td>244931</td><td>0</td><td>60965</td><td>30000</td><td>0</td><td>40092</td></tr><tr><td>70196</td><td>170084</td><td>116277</td><td>61265</td><td>55012</td><td>61272</td><td>104970</td><td>345284</td><td>1117989</td><td>166242</td><td>70582</td><td>139962</td><td>70582</td><td>244931</td><td>0</td><td>60965</td><td>30000</td><td>0</td><td>40092</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 17.0082</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>70016</td><td>170084</td><td>116905</td><td>61893</td><td>55012</td><td>61902</td><td>104890</td><td>345566</td><td>1118501</td><td>166742</td><td>69988</td><td>139854</td><td>70016</td><td>244828</td><td>61836</td><td>30000</td><td>0</td><td>39998</td></tr><tr><td>70014</td><td>170045</td><td>116847</td><td>61869</td><td>54978</td><td>61866</td><td>104992</td><td>342104</td><td>1120161</td><td>165434</td><td>70060</td><td>139992</td><td>69988</td><td>244736</td><td>61738</td><td>30000</td><td>0</td><td>40000</td></tr><tr><td>70014</td><td>170081</td><td>116607</td><td>61694</td><td>54913</td><td>61754</td><td>104891</td><td>345796</td><td>1120479</td><td>166665</td><td>69990</td><td>139856</td><td>70010</td><td>244813</td><td>61826</td><td>30000</td><td>0</td><td>40000</td></tr><tr><td>70014</td><td>170085</td><td>116831</td><td>61856</td><td>54975</td><td>61872</td><td>104952</td><td>346254</td><td>1119691</td><td>166826</td><td>70036</td><td>139940</td><td>70036</td><td>244880</td><td>61812</td><td>30000</td><td>0</td><td>40000</td></tr><tr><td>70014</td><td>170082</td><td>116883</td><td>61892</td><td>54991</td><td>61890</td><td>104948</td><td>345972</td><td>1119190</td><td>166838</td><td>70028</td><td>139932</td><td>70060</td><td>244982</td><td>61810</td><td>30000</td><td>0</td><td>39992</td></tr><tr><td>70014</td><td>170085</td><td>116829</td><td>61854</td><td>54975</td><td>61872</td><td>104952</td><td>346254</td><td>1119691</td><td>166826</td><td>70036</td><td>139940</td><td>70036</td><td>244880</td><td>61812</td><td>30000</td><td>0</td><td>40000</td></tr><tr><td>70014</td><td>170082</td><td>116831</td><td>61856</td><td>54975</td><td>61872</td><td>104921</td><td>346224</td><td>1119789</td><td>166793</td><td>70010</td><td>139896</td><td>70036</td><td>244880</td><td>61812</td><td>30000</td><td>0</td><td>40000</td></tr><tr><td>70014</td><td>170082</td><td>116883</td><td>61892</td><td>54991</td><td>61890</td><td>104948</td><td>346134</td><td>1119441</td><td>166838</td><td>70028</td><td>139932</td><td>70028</td><td>244876</td><td>61858</td><td>30000</td><td>0</td><td>40000</td></tr><tr><td>70014</td><td>170081</td><td>116888</td><td>61888</td><td>55000</td><td>61890</td><td>105016</td><td>343864</td><td>1119681</td><td>166134</td><td>70076</td><td>140024</td><td>70008</td><td>244806</td><td>61814</td><td>30000</td><td>0</td><td>40000</td></tr><tr><td>70014</td><td>170081</td><td>116814</td><td>61844</td><td>54970</td><td>61866</td><td>104921</td><td>346224</td><td>1119757</td><td>166793</td><td>70010</td><td>139896</td><td>70010</td><td>244813</td><td>61822</td><td>30000</td><td>0</td><td>40000</td></tr></table></div></div></div></div></body></html>