{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761230217408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 11:36:56 2025 " "Processing started: Thu Oct 23 11:36:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=\"*.sv *.v\" project " "Command: quartus_map --read_settings_files=on --source=\"*.sv *.v\" project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761230217408 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761230217701 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "*.sv *.v " "Can't analyze file -- file *.sv *.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1761230217746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1761230217776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1761230217776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1761230217776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1761230217791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1761230217791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 top.sv(5) " "Verilog HDL Declaration information at top.sv(5): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "top.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1761230217791 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.sv 1 1 " "Using design file top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761230217791 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1761230217791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761230217793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isRAM top.sv(27) " "Verilog HDL or VHDL warning at top.sv(27): object \"isRAM\" assigned a value but never read" {  } { { "top.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1761230217793 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top.sv(40) " "Verilog HDL assignment warning at top.sv(40): truncated value with size 32 to match size of target (10)" {  } { { "top.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1761230217793 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.sv(42) " "Verilog HDL assignment warning at top.sv(42): truncated value with size 32 to match size of target (24)" {  } { { "top.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1761230217793 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "riscvmulti.sv 1 1 " "Using design file riscvmulti.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 riscvmulti " "Found entity 1: riscvmulti" {  } { { "riscvmulti.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/riscvmulti.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761230217827 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1761230217827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvmulti riscvmulti:cpu " "Elaborating entity \"riscvmulti\" for hierarchy \"riscvmulti:cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761230217841 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt riscvmulti.sv(88) " "Verilog HDL or VHDL warning at riscvmulti.sv(88): object \"shamt\" assigned a value but never read" {  } { { "riscvmulti.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/riscvmulti.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1761230217843 "|top|riscvmulti:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 riscvmulti.sv(111) " "Verilog HDL assignment warning at riscvmulti.sv(111): truncated value with size 33 to match size of target (32)" {  } { { "riscvmulti.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/riscvmulti.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1761230217843 "|top|riscvmulti:cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "ram.sv 1 1 " "Using design file ram.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761230217877 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1761230217877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:data_mem " "Elaborating entity \"ram\" for hierarchy \"ram:data_mem\"" {  } { { "top.sv" "data_mem" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761230217892 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec7seg.sv 1 1 " "Using design file dec7seg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "dec7seg.sv" "" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/dec7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761230217911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1761230217911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:hex0 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:hex0\"" {  } { { "top.sv" "hex0" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761230217913 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "6 cpu " "Port at position 6 does not exist in macrofunction \"cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 17 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761230217958 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "7 cpu " "Port at position 7 does not exist in macrofunction \"cpu\"" {  } { { "top.sv" "cpu" { Text "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/top.sv" 17 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761230217958 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1761230217958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/project.map.smsg " "Generated suppressed messages file C:/Users/845143/Downloads/aoc/labs/08-riscv-multi-buttons/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1761230218010 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761230218057 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 23 11:36:58 2025 " "Processing ended: Thu Oct 23 11:36:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761230218057 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761230218057 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761230218057 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761230218057 ""}
