INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.gen/sources_1/ip/xfft_0/sim/xfft_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xfft_0'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/axi_dds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_dds'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/new/axis_bulk_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_bulk_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/axis_i2s_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_i2s_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/axis_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/axis_transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_transmitter'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/new/bulk_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bulk_fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/clock_divider_falling_edge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider_falling_edge'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/dds_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/engs128_axi_dds_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'engs128_axi_dds_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/i2s_clock_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_clock_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/i2s_receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/i2s_transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_transmitter'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sources_1/imports/sipo_shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sipo_shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "O:/ENGS128/fft/lab3.srcs/sim_1/new/tb_dds_to_fft.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_dds_to_fft'
WARNING: [VRFC 10-3093] actual for formal port 's_axis_data_tdata' is neither a static name nor a globally static expression [O:/ENGS128/fft/lab3.srcs/sim_1/new/tb_dds_to_fft.vhd:443]
WARNING: [VRFC 10-3093] actual for formal port 's00_axis_tdata' is neither a static name nor a globally static expression [O:/ENGS128/fft/lab3.srcs/sim_1/new/tb_dds_to_fft.vhd:465]
