-- VHDL for IBM SMS ALD page 13.72.06.1
-- Title: E CH FAST FILE CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 11/8/2020 2:13:15 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_72_06_1_E_CH_FAST_FILE_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_LOGIC_GATE_E_OR_V:	 in STD_LOGIC;
		MS_PROGRAM_RESET:	 in STD_LOGIC;
		PS_E_CH_DISCON_LATCH:	 in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK:	 in STD_LOGIC;
		PS_E_CH_SEL_UNIT_F_LATCHED:	 in STD_LOGIC;
		PS_F_CH_IN_PROCESS:	 in STD_LOGIC;
		MS_COMP_DSBLE_E_CH:	 out STD_LOGIC;
		PS_BLOCK_E_CH_FILE_START_GT:	 out STD_LOGIC);
end ALD_13_72_06_1_E_CH_FAST_FILE_CONTROLS;

architecture behavioral of ALD_13_72_06_1_E_CH_FAST_FILE_CONTROLS is 

	signal OUT_3A_G: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_4C_K: STD_LOGIC;
	signal OUT_4C_K_Latch: STD_LOGIC;
	signal OUT_3C_P: STD_LOGIC;
	signal OUT_3C_P_Latch: STD_LOGIC;
	signal OUT_1G_G: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_2D: STD_LOGIC;

begin

	OUT_3A_G <= NOT(MS_PROGRAM_RESET AND OUT_4B_C );
	OUT_4B_C <= NOT(PS_E_CH_DISCON_LATCH );
	OUT_4C_K_Latch <= NOT(PS_E_CH_SEL_UNIT_F_LATCHED AND OUT_3C_P );
	OUT_3C_P_Latch <= NOT(OUT_DOT_4C AND OUT_1G_G );
	OUT_1G_G <= NOT(PS_LOGIC_GATE_E_OR_V AND PS_LOZENGE_OR_ASTERISK );
	OUT_DOT_4C <= OUT_3A_G OR OUT_4C_K;
	OUT_DOT_2D <= PS_F_CH_IN_PROCESS;

	MS_COMP_DSBLE_E_CH <= OUT_DOT_4C;
	PS_BLOCK_E_CH_FILE_START_GT <= OUT_DOT_2D;

	Latch_4C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4C_K_Latch,
		Q => OUT_4C_K,
		QBar => OPEN );

	Latch_3C: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3C_P_Latch,
		Q => OUT_3C_P,
		QBar => OPEN );


end;
