
atomic_clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .itcm         000015c8  00000000  08000298  00020000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         0001a128  08001860  08001860  00021860  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .user_flash   00000000  08100000  08100000  0004022c  2**0
                  CONTENTS
  4 .rodata       00003940  0801b988  0801b988  0003b988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM          00000008  0801f2c8  0801f2c8  0003f2c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .init_array   00000004  0801f2d0  0801f2d0  0003f2d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f2d4  0801f2d4  0003f2d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000022c  20000000  0801f2d8  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007124  20000230  0801f504  00040230  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20007354  0801f504  00047354  2**0
                  ALLOC
 11 .lwip_sec     00044b83  30000000  30000000  00050000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0004022c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0004025a  2**0
                  CONTENTS, READONLY
 14 .debug_info   000393e6  00000000  00000000  0004029d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007491  00000000  00000000  00079683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000029c8  00000000  00000000  00080b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002159  00000000  00000000  000834e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001199b  00000000  00000000  00085639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00040aec  00000000  00000000  00096fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001a958b  00000000  00000000  000d7ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000c060  00000000  00000000  0028104c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  0028d0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .itcm:

00000000 <reset_adc_samples>:
  * @brief  Clears the ADC sample buffer
  * @param  None
  * @retval None
  */
void reset_adc_samples (void)
{
       0:	b480      	push	{r7}
       2:	af00      	add	r7, sp, #0
/* No need to reset the adc_readings array */
	adc_average_updated = false; //signals to other functions that adc_averaged_val shouldn't be read
       4:	4b08      	ldr	r3, [pc, #32]	; (28 <reset_adc_samples+0x28>)
       6:	2200      	movs	r2, #0
       8:	701a      	strb	r2, [r3, #0]
	adc_sample_no = 0; //reset cyclical sample counter
       a:	4b08      	ldr	r3, [pc, #32]	; (2c <reset_adc_samples+0x2c>)
       c:	2200      	movs	r2, #0
       e:	801a      	strh	r2, [r3, #0]
	adc_readings_total = 0; //zeroes the total counter
      10:	4b07      	ldr	r3, [pc, #28]	; (30 <reset_adc_samples+0x30>)
      12:	2200      	movs	r2, #0
      14:	601a      	str	r2, [r3, #0]
	sample_count=0; //reset the main ADC sample counter
      16:	4b07      	ldr	r3, [pc, #28]	; (34 <reset_adc_samples+0x34>)
      18:	2200      	movs	r2, #0
      1a:	801a      	strh	r2, [r3, #0]
}
      1c:	bf00      	nop
      1e:	46bd      	mov	sp, r7
      20:	f85d 7b04 	ldr.w	r7, [sp], #4
      24:	4770      	bx	lr
      26:	bf00      	nop
      28:	20000610 	.word	0x20000610
      2c:	20000608 	.word	0x20000608
      30:	2000060c 	.word	0x2000060c
      34:	200005ea 	.word	0x200005ea

00000038 <synth_writereg>:
  * @param  Address
  * @param  Chip address
  * @param  Verify
  * @retval Contents read back from register
  */
static uint32_t synth_writereg(const uint32_t data, const uint32_t reg_address, const uint32_t chip_address, const bool verify) {
      38:	b580      	push	{r7, lr}
      3a:	b08a      	sub	sp, #40	; 0x28
      3c:	af00      	add	r7, sp, #0
      3e:	60f8      	str	r0, [r7, #12]
      40:	60b9      	str	r1, [r7, #8]
      42:	607a      	str	r2, [r7, #4]
      44:	70fb      	strb	r3, [r7, #3]

	uint32_t read_data = 0;
      46:	2300      	movs	r3, #0
      48:	627b      	str	r3, [r7, #36]	; 0x24
	const uint32_t write_data = (data << 8) | (reg_address << 3) | chip_address; // This is what we will write, 32 bits in total.
      4a:	68fb      	ldr	r3, [r7, #12]
      4c:	021a      	lsls	r2, r3, #8
      4e:	68bb      	ldr	r3, [r7, #8]
      50:	00db      	lsls	r3, r3, #3
      52:	4313      	orrs	r3, r2
      54:	687a      	ldr	r2, [r7, #4]
      56:	4313      	orrs	r3, r2
      58:	61fb      	str	r3, [r7, #28]
	#ifdef SPI_DEBUG
		printf("SPI BYTES WRITTEN: 0x%X \r\n", write_data);
	#endif //SPI_DEBUG
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
      5a:	2200      	movs	r2, #0
      5c:	f44f 7180 	mov.w	r1, #256	; 0x100
      60:	4830      	ldr	r0, [pc, #192]	; (124 <synth_writereg+0xec>)
      62:	f001 fa91 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 0); // Take SEN low to indicate we are sending data
      66:	2200      	movs	r2, #0
      68:	f44f 6100 	mov.w	r1, #2048	; 0x800
      6c:	482d      	ldr	r0, [pc, #180]	; (124 <synth_writereg+0xec>)
      6e:	f001 fa8b 	bl	1588 <__HAL_GPIO_WritePin_veneer>

	/* Clock in the data */
	for (uint32_t i = 0; i < SYNTH_SPI_BITS; i++) {
      72:	2300      	movs	r3, #0
      74:	623b      	str	r3, [r7, #32]
      76:	e036      	b.n	e6 <synth_writereg+0xae>

		/* Data written on the rising edge */
		uint32_t bit = (SYNTH_SPI_BITS - 1 - i);
      78:	2220      	movs	r2, #32
      7a:	6a3b      	ldr	r3, [r7, #32]
      7c:	1ad3      	subs	r3, r2, r3
      7e:	3b01      	subs	r3, #1
      80:	617b      	str	r3, [r7, #20]
		HAL_GPIO_WritePin(MOSI_GPIO_Port, MOSI_Pin, !!(write_data & (1 << bit)));
      82:	2201      	movs	r2, #1
      84:	697b      	ldr	r3, [r7, #20]
      86:	fa02 f303 	lsl.w	r3, r2, r3
      8a:	461a      	mov	r2, r3
      8c:	69fb      	ldr	r3, [r7, #28]
      8e:	4013      	ands	r3, r2
      90:	2b00      	cmp	r3, #0
      92:	bf14      	ite	ne
      94:	2301      	movne	r3, #1
      96:	2300      	moveq	r3, #0
      98:	b2db      	uxtb	r3, r3
      9a:	461a      	mov	r2, r3
      9c:	f44f 7100 	mov.w	r1, #512	; 0x200
      a0:	4820      	ldr	r0, [pc, #128]	; (124 <synth_writereg+0xec>)
      a2:	f001 fa71 	bl	1588 <__HAL_GPIO_WritePin_veneer>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 1);
      a6:	2201      	movs	r2, #1
      a8:	f44f 7180 	mov.w	r1, #256	; 0x100
      ac:	481d      	ldr	r0, [pc, #116]	; (124 <synth_writereg+0xec>)
      ae:	f001 fa6b 	bl	1588 <__HAL_GPIO_WritePin_veneer>
		HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
      b2:	2200      	movs	r2, #0
      b4:	f44f 7180 	mov.w	r1, #256	; 0x100
      b8:	481a      	ldr	r0, [pc, #104]	; (124 <synth_writereg+0xec>)
      ba:	f001 fa65 	bl	1588 <__HAL_GPIO_WritePin_veneer>

		/* Data read on the falling edge */
		read_data = read_data
				| (HAL_GPIO_ReadPin(MISO_GPIO_Port, MISO_Pin)
      be:	f44f 6180 	mov.w	r1, #1024	; 0x400
      c2:	4818      	ldr	r0, [pc, #96]	; (124 <synth_writereg+0xec>)
      c4:	f001 fa54 	bl	1570 <__HAL_GPIO_ReadPin_veneer>
      c8:	4603      	mov	r3, r0
      ca:	4619      	mov	r1, r3
						<< (SYNTH_SPI_BITS - 1 - i));
      cc:	2220      	movs	r2, #32
      ce:	6a3b      	ldr	r3, [r7, #32]
      d0:	1ad3      	subs	r3, r2, r3
      d2:	3b01      	subs	r3, #1
      d4:	fa01 f303 	lsl.w	r3, r1, r3
      d8:	461a      	mov	r2, r3
		read_data = read_data
      da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
      dc:	4313      	orrs	r3, r2
      de:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t i = 0; i < SYNTH_SPI_BITS; i++) {
      e0:	6a3b      	ldr	r3, [r7, #32]
      e2:	3301      	adds	r3, #1
      e4:	623b      	str	r3, [r7, #32]
      e6:	2220      	movs	r2, #32
      e8:	6a3b      	ldr	r3, [r7, #32]
      ea:	4293      	cmp	r3, r2
      ec:	d3c4      	bcc.n	78 <synth_writereg+0x40>
	}

	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 1); // Assert the SEN line to register the transmitted data
      ee:	2201      	movs	r2, #1
      f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
      f4:	480b      	ldr	r0, [pc, #44]	; (124 <synth_writereg+0xec>)
      f6:	f001 fa47 	bl	1588 <__HAL_GPIO_WritePin_veneer>

	if (verify) {
      fa:	78fb      	ldrb	r3, [r7, #3]
      fc:	2b00      	cmp	r3, #0
      fe:	d00c      	beq.n	11a <synth_writereg+0xe2>
		const uint32_t verify_data = synth_readreg(reg_address); // Data returned on the second cycle
     100:	68b8      	ldr	r0, [r7, #8]
     102:	f000 f813 	bl	12c <synth_readreg>
     106:	61b8      	str	r0, [r7, #24]
		if (verify_data != data) {
     108:	69ba      	ldr	r2, [r7, #24]
     10a:	68fb      	ldr	r3, [r7, #12]
     10c:	429a      	cmp	r2, r3
     10e:	d004      	beq.n	11a <synth_writereg+0xe2>
			printf("SPI transmission error!\n");
     110:	4805      	ldr	r0, [pc, #20]	; (128 <synth_writereg+0xf0>)
     112:	f001 fa55 	bl	15c0 <__puts_veneer>
			Error_Handler(); // We enter an infinite loop here
     116:	f001 fa27 	bl	1568 <__Error_Handler_veneer>
		}
	}

	return read_data;
     11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
     11c:	4618      	mov	r0, r3
     11e:	3728      	adds	r7, #40	; 0x28
     120:	46bd      	mov	sp, r7
     122:	bd80      	pop	{r7, pc}
     124:	58020800 	.word	0x58020800
     128:	0801bce0 	.word	0x0801bce0

0000012c <synth_readreg>:
/**
  * @brief  Reads a register.
  * @param  Address
  * @retval Register contents
  */
static uint32_t synth_readreg(const uint32_t reg_address){
     12c:	b580      	push	{r7, lr}
     12e:	b084      	sub	sp, #16
     130:	af00      	add	r7, sp, #0
     132:	6078      	str	r0, [r7, #4]

    synth_writereg(reg_address, 0x0, 0x0, DONT_VERIFY); // First cycle to send the read address
     134:	2300      	movs	r3, #0
     136:	2200      	movs	r2, #0
     138:	2100      	movs	r1, #0
     13a:	6878      	ldr	r0, [r7, #4]
     13c:	f7ff ff7c 	bl	38 <synth_writereg>
    const uint32_t read_data = synth_writereg(reg_address, 0x0, 0x0, DONT_VERIFY);  // Data returned on the second cycle
     140:	2300      	movs	r3, #0
     142:	2200      	movs	r2, #0
     144:	2100      	movs	r1, #0
     146:	6878      	ldr	r0, [r7, #4]
     148:	f7ff ff76 	bl	38 <synth_writereg>
     14c:	60f8      	str	r0, [r7, #12]

    return (read_data >> 8); // We only care about the first 24 bits returned.
     14e:	68fb      	ldr	r3, [r7, #12]
     150:	0a1b      	lsrs	r3, r3, #8

}
     152:	4618      	mov	r0, r3
     154:	3710      	adds	r7, #16
     156:	46bd      	mov	sp, r7
     158:	bd80      	pop	{r7, pc}

0000015a <set_MW_power>:
/**
  * @brief  Program LO2 output gain.
  * @param  MW power setting
  * @retval Success/fail
  */
uint32_t set_MW_power (const uint8_t mw_power) {
     15a:	b580      	push	{r7, lr}
     15c:	b084      	sub	sp, #16
     15e:	af00      	add	r7, sp, #0
     160:	4603      	mov	r3, r0
     162:	71fb      	strb	r3, [r7, #7]
	if (mw_power > 3) {//check that LO2GAIN is an integer from 0 to 3 inclusive
     164:	79fb      	ldrb	r3, [r7, #7]
     166:	2b03      	cmp	r3, #3
     168:	d904      	bls.n	174 <set_MW_power+0x1a>
		printf("illegal mw_power - must be an integer from 0 to 3!\n");
     16a:	4811      	ldr	r0, [pc, #68]	; (1b0 <set_MW_power+0x56>)
     16c:	f001 fa28 	bl	15c0 <__puts_veneer>
		Error_Handler(); // We enter an infinite loop here
     170:	f001 f9fa 	bl	1568 <__Error_Handler_veneer>
	}
	uint32_t read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     174:	2016      	movs	r0, #22
     176:	f7ff ffd9 	bl	12c <synth_readreg>
     17a:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFCFF; 		// Zero bits 8:9.
     17c:	68fb      	ldr	r3, [r7, #12]
     17e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
     182:	60fb      	str	r3, [r7, #12]
	read_data |= (mw_power << 8);	// Set LO2GAIN value.
     184:	79fb      	ldrb	r3, [r7, #7]
     186:	021b      	lsls	r3, r3, #8
     188:	461a      	mov	r2, r3
     18a:	68fb      	ldr	r3, [r7, #12]
     18c:	4313      	orrs	r3, r2
     18e:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     190:	2301      	movs	r3, #1
     192:	2200      	movs	r2, #0
     194:	2116      	movs	r1, #22
     196:	68f8      	ldr	r0, [r7, #12]
     198:	f7ff ff4e 	bl	38 <synth_writereg>
	#ifdef MW_VERBOSE
		printf("PROGRAMMED GAIN DIVIDER REGISTER: 0x%lX \r\n", read_data);
	#endif
	printf("LO2 gain setting: %u \r\n", mw_power);
     19c:	79fb      	ldrb	r3, [r7, #7]
     19e:	4619      	mov	r1, r3
     1a0:	4804      	ldr	r0, [pc, #16]	; (1b4 <set_MW_power+0x5a>)
     1a2:	f001 f9f9 	bl	1598 <__printf_veneer>
	return SUCCESS;
     1a6:	2300      	movs	r3, #0
}
     1a8:	4618      	mov	r0, r3
     1aa:	3710      	adds	r7, #16
     1ac:	46bd      	mov	sp, r7
     1ae:	bd80      	pop	{r7, pc}
     1b0:	0801bcf8 	.word	0x0801bcf8
     1b4:	0801bd2c 	.word	0x0801bd2c

000001b8 <init_synthesiser>:
/**
  * @brief  Initialises HMC835 synthesiser.
  * @param  MW power setting
  * @retval Success/fail
  */
uint32_t init_synthesiser(const uint8_t mw_power) {
     1b8:	b580      	push	{r7, lr}
     1ba:	b084      	sub	sp, #16
     1bc:	af00      	add	r7, sp, #0
     1be:	4603      	mov	r3, r0
     1c0:	71fb      	strb	r3, [r7, #7]

	//Set pins to required initial conditions
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET); // Turn off the amber lock LED
     1c2:	2200      	movs	r2, #0
     1c4:	2102      	movs	r1, #2
     1c6:	4856      	ldr	r0, [pc, #344]	; (320 <_Min_Heap_Size+0x120>)
     1c8:	f001 f9de 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
     1cc:	2201      	movs	r2, #1
     1ce:	2101      	movs	r1, #1
     1d0:	4854      	ldr	r0, [pc, #336]	; (324 <_Min_Heap_Size+0x124>)
     1d2:	f001 f9d9 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, 0);
     1d6:	2200      	movs	r2, #0
     1d8:	f44f 7180 	mov.w	r1, #256	; 0x100
     1dc:	4852      	ldr	r0, [pc, #328]	; (328 <_Min_Heap_Size+0x128>)
     1de:	f001 f9d3 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, 1);
     1e2:	2201      	movs	r2, #1
     1e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
     1e8:	484f      	ldr	r0, [pc, #316]	; (328 <_Min_Heap_Size+0x128>)
     1ea:	f001 f9cd 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 1); // Enable the main regulator.
     1ee:	2201      	movs	r2, #1
     1f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     1f4:	484c      	ldr	r0, [pc, #304]	; (328 <_Min_Heap_Size+0x128>)
     1f6:	f001 f9c7 	bl	1588 <__HAL_GPIO_WritePin_veneer>

	HAL_Delay(100); // Wait 100 ms for the supply to stabilise.
     1fa:	2064      	movs	r0, #100	; 0x64
     1fc:	f001 f9bc 	bl	1578 <__HAL_Delay_veneer>

	synth_writereg(0x1UL << 5, OPEN_MODE_READ_ADDRESS, 0x0, DONT_VERIFY); // Soft reset.
     200:	2300      	movs	r3, #0
     202:	2200      	movs	r2, #0
     204:	2100      	movs	r1, #0
     206:	2020      	movs	r0, #32
     208:	f7ff ff16 	bl	38 <synth_writereg>
	synth_writereg(0x41BFFF, ANALOG_EN_REGISTER, 0x0, VERIFY); // Set the SDO output level to 3.3 Volts
     20c:	2301      	movs	r3, #1
     20e:	2200      	movs	r2, #0
     210:	2108      	movs	r1, #8
     212:	4846      	ldr	r0, [pc, #280]	; (32c <_Min_Heap_Size+0x12c>)
     214:	f7ff ff10 	bl	38 <synth_writereg>

	uint32_t read_data = synth_readreg(ID_REGISTER); // Read the ID register to check the chip is communicating
     218:	2000      	movs	r0, #0
     21a:	f7ff ff87 	bl	12c <synth_readreg>
     21e:	60f8      	str	r0, [r7, #12]
	/* Check we have the correct ID */
	if (read_data != SYNTH_ID) {
     220:	4a43      	ldr	r2, [pc, #268]	; (330 <_Min_Heap_Size+0x130>)
     222:	68fb      	ldr	r3, [r7, #12]
     224:	4293      	cmp	r3, r2
     226:	d00a      	beq.n	23e <_Min_Heap_Size+0x3e>
		HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 0); // Disable the main regulator.
     228:	2200      	movs	r2, #0
     22a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
     22e:	483e      	ldr	r0, [pc, #248]	; (328 <_Min_Heap_Size+0x128>)
     230:	f001 f9aa 	bl	1588 <__HAL_GPIO_WritePin_veneer>
		printf("Incorrect synthesiser ID!\r\n");
     234:	483f      	ldr	r0, [pc, #252]	; (334 <_Min_Heap_Size+0x134>)
     236:	f001 f9c3 	bl	15c0 <__puts_veneer>
		return ERROR;
     23a:	2301      	movs	r3, #1
     23c:	e06b      	b.n	316 <_Min_Heap_Size+0x116>
	}

	/* Everything looks good, we can communicate with the chip :-) */
	printf("HMC835 Detected.\r\n");
     23e:	483e      	ldr	r0, [pc, #248]	; (338 <_Min_Heap_Size+0x138>)
     240:	f001 f9be 	bl	15c0 <__puts_veneer>

	/* Enables Single-Ended output mode for LO2 output */
	read_data = synth_readreg(MODES_REGISTER); // Get the current value of the modes register
     244:	2017      	movs	r0, #23
     246:	f7ff ff71 	bl	12c <synth_readreg>
     24a:	60f8      	str	r0, [r7, #12]
#ifdef MW_VERBOSE
	printf("READ MODES REGISTER: 0x%lX \r\n", read_data);
#endif
	read_data |= (0x1UL << 9);     // Enable single ended output for LO2 (LO2_P)
     24c:	68fb      	ldr	r3, [r7, #12]
     24e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     252:	60fb      	str	r3, [r7, #12]
	read_data  &= ~(!AUTO_MUTE << 7); //can disable auto_mute - see variable declarations
     254:	2301      	movs	r3, #1
     256:	f083 0301 	eor.w	r3, r3, #1
     25a:	b2db      	uxtb	r3, r3
     25c:	01db      	lsls	r3, r3, #7
     25e:	43db      	mvns	r3, r3
     260:	461a      	mov	r2, r3
     262:	68fb      	ldr	r3, [r7, #12]
     264:	4013      	ands	r3, r2
     266:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, MODES_REGISTER, 0x0, VERIFY); // Send
     268:	2301      	movs	r3, #1
     26a:	2200      	movs	r2, #0
     26c:	2117      	movs	r1, #23
     26e:	68f8      	ldr	r0, [r7, #12]
     270:	f7ff fee2 	bl	38 <synth_writereg>
	//read_data = synth_readreg(LOCK_DETECT_REGISTER); // Get the current value.
	//read_data &= 0xFFFFFFF8; // Zero the first 3 LSBs.
	//read_data |= 0x07;
	//synth_writereg(read_data, LOCK_DETECT_REGISTER, 0x0, VERIFY); // Update the VCO divide register.

	synth_writereg(1, REFDIV_REGISTER, 0x0, VERIFY); // Reference divider setting.
     274:	2301      	movs	r3, #1
     276:	2200      	movs	r2, #0
     278:	2102      	movs	r1, #2
     27a:	2001      	movs	r0, #1
     27c:	f7ff fedc 	bl	38 <synth_writereg>
	printf("PROGRAMMED DIVIDER REGISTER: 0x01 \r\n");
#endif

	/* Lock detect training: This must be done after any change to the PD
	 * reference frequency or after power cycle. */
	read_data = synth_readreg(LOCK_DETECT_REGISTER); // Get contents of lock detect register
     280:	2007      	movs	r0, #7
     282:	f7ff ff53 	bl	12c <synth_readreg>
     286:	60f8      	str	r0, [r7, #12]
#ifdef MW_VERBOSE
	printf("READ LOCK_DETECT_REGISTER: 0x%lX \r\n", read_data);
#endif
	read_data |= (0x1UL << 11);      // Enable lock-detect counters.
     288:	68fb      	ldr	r3, [r7, #12]
     28a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
     28e:	60fb      	str	r3, [r7, #12]
	read_data |= (0x1UL << 14);      // Enable the lock-detect timer.
     290:	68fb      	ldr	r3, [r7, #12]
     292:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     296:	60fb      	str	r3, [r7, #12]
	read_data |= (0x1UL << 20);      // Train the lock-detect timer.
     298:	68fb      	ldr	r3, [r7, #12]
     29a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     29e:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, LOCK_DETECT_REGISTER, 0x0, VERIFY); // Send
     2a0:	2301      	movs	r3, #1
     2a2:	2200      	movs	r2, #0
     2a4:	2107      	movs	r1, #7
     2a6:	68f8      	ldr	r0, [r7, #12]
     2a8:	f7ff fec6 	bl	38 <synth_writereg>
#ifdef MW_VERBOSE
	printf("PROGRAMMED LOCK DETECT REGISTER: 0x%lX \r\n", read_data);
#endif
	HAL_Delay(10); // Wait 10 ms for training to complete, not sure if we really need to do this.
     2ac:	200a      	movs	r0, #10
     2ae:	f001 f963 	bl	1578 <__HAL_Delay_veneer>

	/* Program LO2 output gain */
	if (mw_power > 3) {//check that LO2GAIN is an integer from 0 to 3 inclusive
     2b2:	79fb      	ldrb	r3, [r7, #7]
     2b4:	2b03      	cmp	r3, #3
     2b6:	d904      	bls.n	2c2 <_Min_Heap_Size+0xc2>
		printf("illegal mw_power - must be an integer from 0 to 3!\n");
     2b8:	4820      	ldr	r0, [pc, #128]	; (33c <_Min_Heap_Size+0x13c>)
     2ba:	f001 f981 	bl	15c0 <__puts_veneer>
		Error_Handler();
     2be:	f001 f953 	bl	1568 <__Error_Handler_veneer>
	}
	read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     2c2:	2016      	movs	r0, #22
     2c4:	f7ff ff32 	bl	12c <synth_readreg>
     2c8:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFCFF; 		// Zero bits 8:9.
     2ca:	68fb      	ldr	r3, [r7, #12]
     2cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
     2d0:	60fb      	str	r3, [r7, #12]
	read_data |= (mw_power << 8);	// Set LO2GAIN value.
     2d2:	79fb      	ldrb	r3, [r7, #7]
     2d4:	021b      	lsls	r3, r3, #8
     2d6:	461a      	mov	r2, r3
     2d8:	68fb      	ldr	r3, [r7, #12]
     2da:	4313      	orrs	r3, r2
     2dc:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     2de:	2301      	movs	r3, #1
     2e0:	2200      	movs	r2, #0
     2e2:	2116      	movs	r1, #22
     2e4:	68f8      	ldr	r0, [r7, #12]
     2e6:	f7ff fea7 	bl	38 <synth_writereg>
	printf("PROGRAMMED GAIN DIVIDER REGISTER: 0x%lX \r\n", read_data);
	printf("LO2 gain setting: %u \r\n", mw_power);
#endif

	/* Sets output frequency to the hyperfine value */
	set_frequency_hz(HYPERFINE);
     2ea:	4b15      	ldr	r3, [pc, #84]	; (340 <_Min_Heap_Size+0x140>)
     2ec:	ed93 7b00 	vldr	d7, [r3]
     2f0:	eeb0 0b47 	vmov.f64	d0, d7
     2f4:	f000 f83f 	bl	376 <set_frequency_hz>
	//printf("Single frequency output: %f Hz \r\n", HYPERFINE);
	printf("Single frequency output: %.10g Hz \r\n", HYPERFINE);
     2f8:	4b11      	ldr	r3, [pc, #68]	; (340 <_Min_Heap_Size+0x140>)
     2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
     2fe:	4811      	ldr	r0, [pc, #68]	; (344 <_Min_Heap_Size+0x144>)
     300:	f001 f94a 	bl	1598 <__printf_veneer>
//	struct MW_struct *mw_sweep_settings = 0;  //create a structure to store the sweep settings
	mw_sweep_settings.state = MW_FIXED_FREQ;
     304:	4b10      	ldr	r3, [pc, #64]	; (348 <_Min_Heap_Size+0x148>)
     306:	2201      	movs	r2, #1
     308:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); // MW_invalid output low
     30a:	2200      	movs	r2, #0
     30c:	2102      	movs	r1, #2
     30e:	480f      	ldr	r0, [pc, #60]	; (34c <_Min_Heap_Size+0x14c>)
     310:	f001 f93a 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	return SUCCESS;
     314:	2300      	movs	r3, #0
}
     316:	4618      	mov	r0, r3
     318:	3710      	adds	r7, #16
     31a:	46bd      	mov	sp, r7
     31c:	bd80      	pop	{r7, pc}
     31e:	bf00      	nop
     320:	58021000 	.word	0x58021000
     324:	58021800 	.word	0x58021800
     328:	58020800 	.word	0x58020800
     32c:	0041bfff 	.word	0x0041bfff
     330:	00c7701a 	.word	0x00c7701a
     334:	0801bd44 	.word	0x0801bd44
     338:	0801bd60 	.word	0x0801bd60
     33c:	0801bcf8 	.word	0x0801bcf8
     340:	0801edb8 	.word	0x0801edb8
     344:	0801bd74 	.word	0x0801bd74
     348:	20000618 	.word	0x20000618
     34c:	58020400 	.word	0x58020400

00000350 <lock_status>:
/**
  * @brief  Checks for MW frequency lock
  * @param  None
  * @retval Lock status
  */
static const bool lock_status(void) {
     350:	b580      	push	{r7, lr}
     352:	b082      	sub	sp, #8
     354:	af00      	add	r7, sp, #0

	bool locked = synth_readreg(GPOLD_REGISTER) & (1UL << 1);
     356:	2012      	movs	r0, #18
     358:	f7ff fee8 	bl	12c <synth_readreg>
     35c:	4603      	mov	r3, r0
     35e:	f003 0302 	and.w	r3, r3, #2
     362:	2b00      	cmp	r3, #0
     364:	bf14      	ite	ne
     366:	2301      	movne	r3, #1
     368:	2300      	moveq	r3, #0
     36a:	71fb      	strb	r3, [r7, #7]
	return locked;
     36c:	79fb      	ldrb	r3, [r7, #7]

}
     36e:	4618      	mov	r0, r3
     370:	3708      	adds	r7, #8
     372:	46bd      	mov	sp, r7
     374:	bd80      	pop	{r7, pc}

00000376 <set_frequency_hz>:
/**
  * @brief  Translate a frequency into register values for programming to HMC835
  * @param  Frequency
  * @retval None
  */
void set_frequency_hz(const double fo) {
     376:	b580      	push	{r7, lr}
     378:	b088      	sub	sp, #32
     37a:	af00      	add	r7, sp, #0
     37c:	ed87 0b00 	vstr	d0, [r7]

#ifdef OPTIMISED_FOR_3_035GHZ_GENERATION
	/* Code optimisation for Generation of frequencies close to 3.035GHz
	 * k always equals 1
	 */
	uint32_t k = 1;
     380:	2301      	movs	r3, #1
     382:	61fb      	str	r3, [r7, #28]
		}
	}
#endif //OPTIMISED_FOR_3_035GHZ_GENERATION

	/* Calculate the N division ratio */
	const double N = ((fo * k) / REF_FREQ);
     384:	69fb      	ldr	r3, [r7, #28]
     386:	ee07 3a90 	vmov	s15, r3
     38a:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     38e:	ed97 7b00 	vldr	d7, [r7]
     392:	ee26 6b07 	vmul.f64	d6, d6, d7
     396:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 440 <_Min_Stack_Size+0x40>
     39a:	ee86 7b05 	vdiv.f64	d7, d6, d5
     39e:	ed87 7b04 	vstr	d7, [r7, #16]

	/* Extract the fractional and integer parts */
	const uint32_t NINT = N;
     3a2:	ed97 7b04 	vldr	d7, [r7, #16]
     3a6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     3aa:	ee17 3a90 	vmov	r3, s15
     3ae:	60fb      	str	r3, [r7, #12]
	const uint32_t NFRAC = ((N - NINT) * (1 << 24)) + 0.5;
     3b0:	68fb      	ldr	r3, [r7, #12]
     3b2:	ee07 3a90 	vmov	s15, r3
     3b6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     3ba:	ed97 6b04 	vldr	d6, [r7, #16]
     3be:	ee36 7b47 	vsub.f64	d7, d6, d7
     3c2:	ed9f 6b21 	vldr	d6, [pc, #132]	; 448 <_Min_Stack_Size+0x48>
     3c6:	ee27 7b06 	vmul.f64	d7, d7, d6
     3ca:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     3ce:	ee37 7b06 	vadd.f64	d7, d7, d6
     3d2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     3d6:	ee17 3a90 	vmov	r3, s15
     3da:	60bb      	str	r3, [r7, #8]
		printf("Failed to establish synthesiser frequency accurately\r\n");
		Error_Handler();
	}
#endif

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high
     3dc:	2201      	movs	r2, #1
     3de:	2102      	movs	r1, #2
     3e0:	481b      	ldr	r0, [pc, #108]	; (450 <_Min_Stack_Size+0x50>)
     3e2:	f001 f8d1 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	//set_frequency(NINT, NFRAC, k, MANUAL_MUTE); //Sets only the necessary Hittite registers
	set_freq_regs(NINT, NFRAC, k); //Sets only the necessary Hittite registers
     3e6:	69fa      	ldr	r2, [r7, #28]
     3e8:	68b9      	ldr	r1, [r7, #8]
     3ea:	68f8      	ldr	r0, [r7, #12]
     3ec:	f000 f838 	bl	460 <set_freq_regs>

	//MW stabilisation delay and check for lock
	timer_delay(MW_TIMER, MW_STABILISE_TIME_US);
     3f0:	4b18      	ldr	r3, [pc, #96]	; (454 <_Min_Stack_Size+0x54>)
     3f2:	681b      	ldr	r3, [r3, #0]
     3f4:	f241 7270 	movw	r2, #6000	; 0x1770
     3f8:	4611      	mov	r1, r2
     3fa:	4618      	mov	r0, r3
     3fc:	f000 ffda 	bl	13b4 <timer_delay>
	//if (!poll_until_locked(LOCK_WAIT_US)) {
	if (!lock_status()) {
     400:	f7ff ffa6 	bl	350 <lock_status>
     404:	4603      	mov	r3, r0
     406:	f083 0301 	eor.w	r3, r3, #1
     40a:	b2db      	uxtb	r3, r3
     40c:	2b00      	cmp	r3, #0
     40e:	d011      	beq.n	434 <_Min_Stack_Size+0x34>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET); //turn off amber LED
     410:	2200      	movs	r2, #0
     412:	2102      	movs	r1, #2
     414:	4810      	ldr	r0, [pc, #64]	; (458 <_Min_Stack_Size+0x58>)
     416:	f001 f8b7 	bl	1588 <__HAL_GPIO_WritePin_veneer>
		printf("Failed to establish MW Lock within %ld us of setting frequency!\r\n", MW_STABILISE_TIME_US);
     41a:	f241 7370 	movw	r3, #6000	; 0x1770
     41e:	4619      	mov	r1, r3
     420:	480e      	ldr	r0, [pc, #56]	; (45c <_Min_Stack_Size+0x5c>)
     422:	f001 f8b9 	bl	1598 <__printf_veneer>
#ifdef HALT_ON_LOSS_OF_LOCK
		Error_Handler();
     426:	f001 f89f 	bl	1568 <__Error_Handler_veneer>
#endif //HALT_ON_LOSS_OF_LOCK
		HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Sets MW_invalid pin low
     42a:	2200      	movs	r2, #0
     42c:	2102      	movs	r1, #2
     42e:	4808      	ldr	r0, [pc, #32]	; (450 <_Min_Stack_Size+0x50>)
     430:	f001 f8aa 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	}

}
     434:	bf00      	nop
     436:	3720      	adds	r7, #32
     438:	46bd      	mov	sp, r7
     43a:	bd80      	pop	{r7, pc}
     43c:	f3af 8000 	nop.w
     440:	00000000 	.word	0x00000000
     444:	4187d784 	.word	0x4187d784
     448:	00000000 	.word	0x00000000
     44c:	41700000 	.word	0x41700000
     450:	58020400 	.word	0x58020400
     454:	2000001c 	.word	0x2000001c
     458:	58021000 	.word	0x58021000
     45c:	0801bd9c 	.word	0x0801bd9c

00000460 <set_freq_regs>:
static void set_freq_regs(const uint32_t integer, const uint32_t fraction, const uint32_t vco_divider) {
     460:	b580      	push	{r7, lr}
     462:	b086      	sub	sp, #24
     464:	af00      	add	r7, sp, #0
     466:	60f8      	str	r0, [r7, #12]
     468:	60b9      	str	r1, [r7, #8]
     46a:	607a      	str	r2, [r7, #4]
	uint32_t read_data = 0x0;
     46c:	2300      	movs	r3, #0
     46e:	617b      	str	r3, [r7, #20]
	if (last_vcodiv == -1 || (last_vcodiv != vco_divider)) {
     470:	4b24      	ldr	r3, [pc, #144]	; (504 <set_freq_regs+0xa4>)
     472:	681b      	ldr	r3, [r3, #0]
     474:	f1b3 3fff 	cmp.w	r3, #4294967295
     478:	d004      	beq.n	484 <set_freq_regs+0x24>
     47a:	4b22      	ldr	r3, [pc, #136]	; (504 <set_freq_regs+0xa4>)
     47c:	681b      	ldr	r3, [r3, #0]
     47e:	687a      	ldr	r2, [r7, #4]
     480:	429a      	cmp	r2, r3
     482:	d014      	beq.n	4ae <set_freq_regs+0x4e>
		read_data = synth_readreg(GAIN_DIVIDER_REGISTER); // Get the current value.
     484:	2016      	movs	r0, #22
     486:	f7ff fe51 	bl	12c <synth_readreg>
     48a:	6178      	str	r0, [r7, #20]
		read_data &= 0xFFFFFFC0; // Zero the first 6 LSBs (VCO division value - mute).
     48c:	697b      	ldr	r3, [r7, #20]
     48e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
     492:	617b      	str	r3, [r7, #20]
		read_data |= vco_divider; // This will set k which will un-mute the outputs */
     494:	697a      	ldr	r2, [r7, #20]
     496:	687b      	ldr	r3, [r7, #4]
     498:	4313      	orrs	r3, r2
     49a:	617b      	str	r3, [r7, #20]
		synth_writereg(read_data, GAIN_DIVIDER_REGISTER, 0x0, VERIFY); // Update the VCO divide register.
     49c:	2301      	movs	r3, #1
     49e:	2200      	movs	r2, #0
     4a0:	2116      	movs	r1, #22
     4a2:	6978      	ldr	r0, [r7, #20]
     4a4:	f7ff fdc8 	bl	38 <synth_writereg>
		last_vcodiv = vco_divider;
     4a8:	4a16      	ldr	r2, [pc, #88]	; (504 <set_freq_regs+0xa4>)
     4aa:	687b      	ldr	r3, [r7, #4]
     4ac:	6013      	str	r3, [r2, #0]
	if (last_integer == -1 || (last_integer != integer)) {
     4ae:	4b16      	ldr	r3, [pc, #88]	; (508 <set_freq_regs+0xa8>)
     4b0:	681b      	ldr	r3, [r3, #0]
     4b2:	f1b3 3fff 	cmp.w	r3, #4294967295
     4b6:	d004      	beq.n	4c2 <set_freq_regs+0x62>
     4b8:	4b13      	ldr	r3, [pc, #76]	; (508 <set_freq_regs+0xa8>)
     4ba:	681b      	ldr	r3, [r3, #0]
     4bc:	68fa      	ldr	r2, [r7, #12]
     4be:	429a      	cmp	r2, r3
     4c0:	d008      	beq.n	4d4 <set_freq_regs+0x74>
		synth_writereg(integer, INTEGER_FREQUENCY_REGISTER, 0x0, VERIFY);   // Integer register.
     4c2:	2301      	movs	r3, #1
     4c4:	2200      	movs	r2, #0
     4c6:	2103      	movs	r1, #3
     4c8:	68f8      	ldr	r0, [r7, #12]
     4ca:	f7ff fdb5 	bl	38 <synth_writereg>
		last_integer = integer;
     4ce:	4a0e      	ldr	r2, [pc, #56]	; (508 <set_freq_regs+0xa8>)
     4d0:	68fb      	ldr	r3, [r7, #12]
     4d2:	6013      	str	r3, [r2, #0]
	if (last_fraction == -1 || (last_fraction != fraction)) {
     4d4:	4b0d      	ldr	r3, [pc, #52]	; (50c <set_freq_regs+0xac>)
     4d6:	681b      	ldr	r3, [r3, #0]
     4d8:	f1b3 3fff 	cmp.w	r3, #4294967295
     4dc:	d004      	beq.n	4e8 <set_freq_regs+0x88>
     4de:	4b0b      	ldr	r3, [pc, #44]	; (50c <set_freq_regs+0xac>)
     4e0:	681b      	ldr	r3, [r3, #0]
     4e2:	68ba      	ldr	r2, [r7, #8]
     4e4:	429a      	cmp	r2, r3
     4e6:	d008      	beq.n	4fa <set_freq_regs+0x9a>
		synth_writereg(fraction, FRACTIONAL_FREQUENCY_REGISTER, 0x0, VERIFY);  // Fractional register.
     4e8:	2301      	movs	r3, #1
     4ea:	2200      	movs	r2, #0
     4ec:	2104      	movs	r1, #4
     4ee:	68b8      	ldr	r0, [r7, #8]
     4f0:	f7ff fda2 	bl	38 <synth_writereg>
		last_fraction = fraction;
     4f4:	4a05      	ldr	r2, [pc, #20]	; (50c <set_freq_regs+0xac>)
     4f6:	68bb      	ldr	r3, [r7, #8]
     4f8:	6013      	str	r3, [r2, #0]
}
     4fa:	bf00      	nop
     4fc:	3718      	adds	r7, #24
     4fe:	46bd      	mov	sp, r7
     500:	bd80      	pop	{r7, pc}
     502:	bf00      	nop
     504:	20000004 	.word	0x20000004
     508:	20000008 	.word	0x20000008
     50c:	2000000c 	.word	0x2000000c

00000510 <print_mw_sweep_settings>:
/**
  * @brief  Print out the contents of the mw_sweep_settings structure
  * @param  None
  * @retval None
  */
  static void print_mw_sweep_settings (void) {
     510:	b580      	push	{r7, lr}
     512:	af00      	add	r7, sp, #0
  	// Check that I've populated everything
    printf("state: %u \r\n", mw_sweep_settings.state);
     514:	4b34      	ldr	r3, [pc, #208]	; (5e8 <print_mw_sweep_settings+0xd8>)
     516:	781b      	ldrb	r3, [r3, #0]
     518:	4619      	mov	r1, r3
     51a:	4834      	ldr	r0, [pc, #208]	; (5ec <print_mw_sweep_settings+0xdc>)
     51c:	f001 f83c 	bl	1598 <__printf_veneer>
  	printf("k: %u \r\n", mw_sweep_settings.k);
     520:	4b31      	ldr	r3, [pc, #196]	; (5e8 <print_mw_sweep_settings+0xd8>)
     522:	785b      	ldrb	r3, [r3, #1]
     524:	4619      	mov	r1, r3
     526:	4832      	ldr	r0, [pc, #200]	; (5f0 <print_mw_sweep_settings+0xe0>)
     528:	f001 f836 	bl	1598 <__printf_veneer>
  	printf("NINT: %lu \r\n", mw_sweep_settings.NINT);
     52c:	4b2e      	ldr	r3, [pc, #184]	; (5e8 <print_mw_sweep_settings+0xd8>)
     52e:	685b      	ldr	r3, [r3, #4]
     530:	4619      	mov	r1, r3
     532:	4830      	ldr	r0, [pc, #192]	; (5f4 <print_mw_sweep_settings+0xe4>)
     534:	f001 f830 	bl	1598 <__printf_veneer>
  	printf("NFRAC_start: %lu \r\n", mw_sweep_settings.NFRAC_start);
     538:	4b2b      	ldr	r3, [pc, #172]	; (5e8 <print_mw_sweep_settings+0xd8>)
     53a:	689b      	ldr	r3, [r3, #8]
     53c:	4619      	mov	r1, r3
     53e:	482e      	ldr	r0, [pc, #184]	; (5f8 <print_mw_sweep_settings+0xe8>)
     540:	f001 f82a 	bl	1598 <__printf_veneer>
  	printf("num_steps: %lu \r\n", mw_sweep_settings.num_steps);
     544:	4b28      	ldr	r3, [pc, #160]	; (5e8 <print_mw_sweep_settings+0xd8>)
     546:	68db      	ldr	r3, [r3, #12]
     548:	4619      	mov	r1, r3
     54a:	482c      	ldr	r0, [pc, #176]	; (5fc <print_mw_sweep_settings+0xec>)
     54c:	f001 f824 	bl	1598 <__printf_veneer>
  	printf("step_size: %lu \r\n", mw_sweep_settings.step_size);
     550:	4b25      	ldr	r3, [pc, #148]	; (5e8 <print_mw_sweep_settings+0xd8>)
     552:	691b      	ldr	r3, [r3, #16]
     554:	4619      	mov	r1, r3
     556:	482a      	ldr	r0, [pc, #168]	; (600 <print_mw_sweep_settings+0xf0>)
     558:	f001 f81e 	bl	1598 <__printf_veneer>
  	printf("pop_cycles_per_point: %lu \r\n", mw_sweep_settings.pop_cycles_per_point);
     55c:	4b22      	ldr	r3, [pc, #136]	; (5e8 <print_mw_sweep_settings+0xd8>)
     55e:	695b      	ldr	r3, [r3, #20]
     560:	4619      	mov	r1, r3
     562:	4828      	ldr	r0, [pc, #160]	; (604 <print_mw_sweep_settings+0xf4>)
     564:	f001 f818 	bl	1598 <__printf_veneer>
  	printf("stabilise_time: %lu us\r\n", mw_sweep_settings.stabilise_time);
     568:	4b1f      	ldr	r3, [pc, #124]	; (5e8 <print_mw_sweep_settings+0xd8>)
     56a:	699b      	ldr	r3, [r3, #24]
     56c:	4619      	mov	r1, r3
     56e:	4826      	ldr	r0, [pc, #152]	; (608 <print_mw_sweep_settings+0xf8>)
     570:	f001 f812 	bl	1598 <__printf_veneer>
  	printf("dwell_time: %lu us\r\n", mw_sweep_settings.dwell_time);
     574:	4b1c      	ldr	r3, [pc, #112]	; (5e8 <print_mw_sweep_settings+0xd8>)
     576:	69db      	ldr	r3, [r3, #28]
     578:	4619      	mov	r1, r3
     57a:	4824      	ldr	r0, [pc, #144]	; (60c <print_mw_sweep_settings+0xfc>)
     57c:	f001 f80c 	bl	1598 <__printf_veneer>
  	printf("MW_processing_time: %lu us\r\n", mw_sweep_settings.MW_processing_time);
     580:	4b19      	ldr	r3, [pc, #100]	; (5e8 <print_mw_sweep_settings+0xd8>)
     582:	6a1b      	ldr	r3, [r3, #32]
     584:	4619      	mov	r1, r3
     586:	4822      	ldr	r0, [pc, #136]	; (610 <print_mw_sweep_settings+0x100>)
     588:	f001 f806 	bl	1598 <__printf_veneer>
  	printf("current_point: %lu\r\n", mw_sweep_settings.current_point);
     58c:	4b16      	ldr	r3, [pc, #88]	; (5e8 <print_mw_sweep_settings+0xd8>)
     58e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     590:	4619      	mov	r1, r3
     592:	4820      	ldr	r0, [pc, #128]	; (614 <print_mw_sweep_settings+0x104>)
     594:	f001 f800 	bl	1598 <__printf_veneer>
  	printf("centre_freq: %f Hz\r\n", mw_sweep_settings.centre_freq);
     598:	4b13      	ldr	r3, [pc, #76]	; (5e8 <print_mw_sweep_settings+0xd8>)
     59a:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
     59e:	481e      	ldr	r0, [pc, #120]	; (618 <print_mw_sweep_settings+0x108>)
     5a0:	f000 fffa 	bl	1598 <__printf_veneer>
  	printf("span: %f Hz\r\n", mw_sweep_settings.span);
     5a4:	4b10      	ldr	r3, [pc, #64]	; (5e8 <print_mw_sweep_settings+0xd8>)
     5a6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
     5aa:	481c      	ldr	r0, [pc, #112]	; (61c <print_mw_sweep_settings+0x10c>)
     5ac:	f000 fff4 	bl	1598 <__printf_veneer>
  	printf("sweep_period: %f s\r\n", mw_sweep_settings.sweep_period);
     5b0:	4b0d      	ldr	r3, [pc, #52]	; (5e8 <print_mw_sweep_settings+0xd8>)
     5b2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
     5b6:	481a      	ldr	r0, [pc, #104]	; (620 <print_mw_sweep_settings+0x110>)
     5b8:	f000 ffee 	bl	1598 <__printf_veneer>
    printf("sweep_type: %s \r\n", mw_sweep_settings.sweep_type ? "FIXED_TIME" : "FIXED_STEPS");
     5bc:	4b0a      	ldr	r3, [pc, #40]	; (5e8 <print_mw_sweep_settings+0xd8>)
     5be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
     5c2:	2b00      	cmp	r3, #0
     5c4:	d001      	beq.n	5ca <print_mw_sweep_settings+0xba>
     5c6:	4b17      	ldr	r3, [pc, #92]	; (624 <print_mw_sweep_settings+0x114>)
     5c8:	e000      	b.n	5cc <print_mw_sweep_settings+0xbc>
     5ca:	4b17      	ldr	r3, [pc, #92]	; (628 <print_mw_sweep_settings+0x118>)
     5cc:	4619      	mov	r1, r3
     5ce:	4817      	ldr	r0, [pc, #92]	; (62c <print_mw_sweep_settings+0x11c>)
     5d0:	f000 ffe2 	bl	1598 <__printf_veneer>
    printf("sweep_mode: %d\r\n", mw_sweep_settings.sweep_mode);
     5d4:	4b04      	ldr	r3, [pc, #16]	; (5e8 <print_mw_sweep_settings+0xd8>)
     5d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
     5da:	4619      	mov	r1, r3
     5dc:	4814      	ldr	r0, [pc, #80]	; (630 <print_mw_sweep_settings+0x120>)
     5de:	f000 ffdb 	bl	1598 <__printf_veneer>
}
     5e2:	bf00      	nop
     5e4:	bd80      	pop	{r7, pc}
     5e6:	bf00      	nop
     5e8:	20000618 	.word	0x20000618
     5ec:	0801bde0 	.word	0x0801bde0
     5f0:	0801bdf0 	.word	0x0801bdf0
     5f4:	0801bdfc 	.word	0x0801bdfc
     5f8:	0801be0c 	.word	0x0801be0c
     5fc:	0801be20 	.word	0x0801be20
     600:	0801be34 	.word	0x0801be34
     604:	0801be48 	.word	0x0801be48
     608:	0801be68 	.word	0x0801be68
     60c:	0801be84 	.word	0x0801be84
     610:	0801be9c 	.word	0x0801be9c
     614:	0801bebc 	.word	0x0801bebc
     618:	0801bed4 	.word	0x0801bed4
     61c:	0801beec 	.word	0x0801beec
     620:	0801befc 	.word	0x0801befc
     624:	0801bf14 	.word	0x0801bf14
     628:	0801bf20 	.word	0x0801bf20
     62c:	0801bf2c 	.word	0x0801bf2c
     630:	0801bf40 	.word	0x0801bf40

00000634 <calc_defined_step_MW_sweep>:
  * @param  POP cycles per point
  * @param  Number of points
  * @param	POP_period in us
  * @retval Success/failure or early termination
  */
bool calc_defined_step_MW_sweep(const double centre_freq, const double span, const uint32_t pop_cycles_per_point, const uint32_t num_points_req) {
     634:	b580      	push	{r7, lr}
     636:	b094      	sub	sp, #80	; 0x50
     638:	af02      	add	r7, sp, #8
     63a:	ed87 0b04 	vstr	d0, [r7, #16]
     63e:	ed87 1b02 	vstr	d1, [r7, #8]
     642:	6078      	str	r0, [r7, #4]
     644:	6039      	str	r1, [r7, #0]
	printf("MW sweep will have %.10g GHz centre frequency with %.5g Hz span\r\n", centre_freq/1000000000, span);
     646:	ed97 7b04 	vldr	d7, [r7, #16]
     64a:	ed9f 6b8d 	vldr	d6, [pc, #564]	; 880 <calc_defined_step_MW_sweep+0x24c>
     64e:	ee87 5b06 	vdiv.f64	d5, d7, d6
     652:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     656:	e9cd 2300 	strd	r2, r3, [sp]
     65a:	ec53 2b15 	vmov	r2, r3, d5
     65e:	4892      	ldr	r0, [pc, #584]	; (8a8 <calc_defined_step_MW_sweep+0x274>)
     660:	f000 ff9a 	bl	1598 <__printf_veneer>
	printf("and %ld POP cycles per point\r\n", pop_cycles_per_point);
     664:	6879      	ldr	r1, [r7, #4]
     666:	4891      	ldr	r0, [pc, #580]	; (8ac <calc_defined_step_MW_sweep+0x278>)
     668:	f000 ff96 	bl	1598 <__printf_veneer>
	mw_sweep_settings.sweep_type = FIXED_STEPS;
     66c:	4b90      	ldr	r3, [pc, #576]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     66e:	2200      	movs	r2, #0
     670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	mw_sweep_settings.pop_cycles_per_point = pop_cycles_per_point;
     674:	4a8e      	ldr	r2, [pc, #568]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     676:	687b      	ldr	r3, [r7, #4]
     678:	6153      	str	r3, [r2, #20]
	mw_sweep_settings.centre_freq = centre_freq;
     67a:	498d      	ldr	r1, [pc, #564]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     67c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     680:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	mw_sweep_settings.span = span;
     684:	498a      	ldr	r1, [pc, #552]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     686:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     68a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	/* Calculate start frequency */
	double start_freq = centre_freq - 0.5* span;
     68e:	ed97 7b02 	vldr	d7, [r7, #8]
     692:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     696:	ee27 7b06 	vmul.f64	d7, d7, d6
     69a:	ed97 6b04 	vldr	d6, [r7, #16]
     69e:	ee36 7b47 	vsub.f64	d7, d6, d7
     6a2:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
	mw_sweep_settings.k = calculate_k(start_freq);
     6a6:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
     6aa:	f000 fb1f 	bl	cec <calculate_k>
     6ae:	4603      	mov	r3, r0
     6b0:	b2da      	uxtb	r2, r3
     6b2:	4b7f      	ldr	r3, [pc, #508]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     6b4:	705a      	strb	r2, [r3, #1]

	/* Extrapolate step size requested versus achievable  */
	const double step_size_Hz = span / (num_points_req - 1);
     6b6:	683b      	ldr	r3, [r7, #0]
     6b8:	3b01      	subs	r3, #1
     6ba:	ee07 3a90 	vmov	s15, r3
     6be:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     6c2:	ed97 5b02 	vldr	d5, [r7, #8]
     6c6:	ee85 7b06 	vdiv.f64	d7, d5, d6
     6ca:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
	printf("Requested %ld steps, therefore step size of %.3g Hz\r\n", num_points_req, step_size_Hz);
     6ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
     6d2:	6839      	ldr	r1, [r7, #0]
     6d4:	4877      	ldr	r0, [pc, #476]	; (8b4 <calc_defined_step_MW_sweep+0x280>)
     6d6:	f000 ff5f 	bl	1598 <__printf_veneer>
	const double unit_step_size_Hz = REF_FREQ / (double) (mw_sweep_settings.k * (1 << 24)); //minimum step size possible
     6da:	ed9f 5b6b 	vldr	d5, [pc, #428]	; 888 <calc_defined_step_MW_sweep+0x254>
     6de:	4b74      	ldr	r3, [pc, #464]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     6e0:	785b      	ldrb	r3, [r3, #1]
     6e2:	061b      	lsls	r3, r3, #24
     6e4:	ee07 3a90 	vmov	s15, r3
     6e8:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     6ec:	ee85 7b06 	vdiv.f64	d7, d5, d6
     6f0:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
	//printf("Unit step size: %.3g Hz\r\n", unit_step_size_Hz);
	mw_sweep_settings.step_size = (step_size_Hz / unit_step_size_Hz + 0.5);
     6f4:	ed97 5b0e 	vldr	d5, [r7, #56]	; 0x38
     6f8:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     6fc:	ee85 7b06 	vdiv.f64	d7, d5, d6
     700:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     704:	ee37 7b06 	vadd.f64	d7, d7, d6
     708:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     70c:	ee17 2a90 	vmov	r2, s15
     710:	4b67      	ldr	r3, [pc, #412]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     712:	611a      	str	r2, [r3, #16]
	if (!mw_sweep_settings.step_size) { //step_size must be a positive non-zero integer
     714:	4b66      	ldr	r3, [pc, #408]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     716:	691b      	ldr	r3, [r3, #16]
     718:	2b00      	cmp	r3, #0
     71a:	d104      	bne.n	726 <calc_defined_step_MW_sweep+0xf2>
		mw_sweep_settings.step_size++;
     71c:	4b64      	ldr	r3, [pc, #400]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     71e:	691b      	ldr	r3, [r3, #16]
     720:	3301      	adds	r3, #1
     722:	4a63      	ldr	r2, [pc, #396]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     724:	6113      	str	r3, [r2, #16]
	}
	const double achieved_step_size = (double) (mw_sweep_settings.step_size * unit_step_size_Hz);
     726:	4b62      	ldr	r3, [pc, #392]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     728:	691b      	ldr	r3, [r3, #16]
     72a:	ee07 3a90 	vmov	s15, r3
     72e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     732:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     736:	ee26 7b07 	vmul.f64	d7, d6, d7
     73a:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	printf("Step size achieved: %.3g Hz\r\n", achieved_step_size);
     73e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
     742:	485d      	ldr	r0, [pc, #372]	; (8b8 <calc_defined_step_MW_sweep+0x284>)
     744:	f000 ff28 	bl	1598 <__printf_veneer>
	mw_sweep_settings.num_steps = span / achieved_step_size;
     748:	ed97 5b02 	vldr	d5, [r7, #8]
     74c:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
     750:	ee85 7b06 	vdiv.f64	d7, d5, d6
     754:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     758:	ee17 2a90 	vmov	r2, s15
     75c:	4b54      	ldr	r3, [pc, #336]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     75e:	60da      	str	r2, [r3, #12]

	/* Can avoid spurs if frequency requested can be encoded exactly  */
	start_freq = ((long)(start_freq/unit_step_size_Hz)) * unit_step_size_Hz;
     760:	ed97 5b10 	vldr	d5, [r7, #64]	; 0x40
     764:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     768:	ee85 7b06 	vdiv.f64	d7, d5, d6
     76c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
     770:	eeb8 7be7 	vcvt.f64.s32	d7, s15
     774:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     778:	ee26 7b07 	vmul.f64	d7, d6, d7
     77c:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40

	/* Calculate the N division ratio, extracting the fractional and integer parts */
	const double N = ((start_freq * mw_sweep_settings.k) / REF_FREQ);
     780:	4b4b      	ldr	r3, [pc, #300]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     782:	785b      	ldrb	r3, [r3, #1]
     784:	ee07 3a90 	vmov	s15, r3
     788:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     78c:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
     790:	ee26 6b07 	vmul.f64	d6, d6, d7
     794:	ed9f 5b3c 	vldr	d5, [pc, #240]	; 888 <calc_defined_step_MW_sweep+0x254>
     798:	ee86 7b05 	vdiv.f64	d7, d6, d5
     79c:	ed87 7b08 	vstr	d7, [r7, #32]
	mw_sweep_settings.NINT = N;
     7a0:	ed97 7b08 	vldr	d7, [r7, #32]
     7a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     7a8:	ee17 2a90 	vmov	r2, s15
     7ac:	4b40      	ldr	r3, [pc, #256]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     7ae:	605a      	str	r2, [r3, #4]
	mw_sweep_settings.NFRAC_start = ((N - mw_sweep_settings.NINT) * (1 << 24)) + 0.5;
     7b0:	4b3f      	ldr	r3, [pc, #252]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     7b2:	685b      	ldr	r3, [r3, #4]
     7b4:	ee07 3a90 	vmov	s15, r3
     7b8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     7bc:	ed97 6b08 	vldr	d6, [r7, #32]
     7c0:	ee36 7b47 	vsub.f64	d7, d6, d7
     7c4:	ed9f 6b32 	vldr	d6, [pc, #200]	; 890 <calc_defined_step_MW_sweep+0x25c>
     7c8:	ee27 7b06 	vmul.f64	d7, d7, d6
     7cc:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     7d0:	ee37 7b06 	vadd.f64	d7, d7, d6
     7d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     7d8:	ee17 2a90 	vmov	r2, s15
     7dc:	4b34      	ldr	r3, [pc, #208]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     7de:	609a      	str	r2, [r3, #8]

	/* Calculate dwell time at each MW frequency */
	mw_sweep_settings.stabilise_time = MW_STABILISE_TIME_US; //Global MW stabilisation time
     7e0:	f241 7270 	movw	r2, #6000	; 0x1770
     7e4:	4b32      	ldr	r3, [pc, #200]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     7e6:	619a      	str	r2, [r3, #24]
	mw_sweep_settings.dwell_time = pop_cycles_per_point * POP_period_us + TIMING_MARGIN_US;
     7e8:	4b34      	ldr	r3, [pc, #208]	; (8bc <calc_defined_step_MW_sweep+0x288>)
     7ea:	681b      	ldr	r3, [r3, #0]
     7ec:	687a      	ldr	r2, [r7, #4]
     7ee:	fb02 f303 	mul.w	r3, r2, r3
     7f2:	2264      	movs	r2, #100	; 0x64
     7f4:	4413      	add	r3, r2
     7f6:	4a2e      	ldr	r2, [pc, #184]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     7f8:	61d3      	str	r3, [r2, #28]

	/* Calculate the period of a sweep */
	const double calc_sweep_time = (double)(MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time) * (double)(mw_sweep_settings.num_steps+1)/1000000;
     7fa:	f241 7270 	movw	r2, #6000	; 0x1770
     7fe:	2301      	movs	r3, #1
     800:	441a      	add	r2, r3
     802:	4b2b      	ldr	r3, [pc, #172]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     804:	69db      	ldr	r3, [r3, #28]
     806:	4413      	add	r3, r2
     808:	ee07 3a90 	vmov	s15, r3
     80c:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     810:	4b27      	ldr	r3, [pc, #156]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     812:	68db      	ldr	r3, [r3, #12]
     814:	3301      	adds	r3, #1
     816:	ee07 3a90 	vmov	s15, r3
     81a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     81e:	ee26 6b07 	vmul.f64	d6, d6, d7
     822:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 898 <calc_defined_step_MW_sweep+0x264>
     826:	ee86 7b05 	vdiv.f64	d7, d6, d5
     82a:	ed87 7b06 	vstr	d7, [r7, #24]
	printf("Sweep period: %.3g s\r\n", calc_sweep_time);
     82e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     832:	4823      	ldr	r0, [pc, #140]	; (8c0 <calc_defined_step_MW_sweep+0x28c>)
     834:	f000 feb0 	bl	1598 <__printf_veneer>
	printf("%ld points, %.3g ms each\r\n", mw_sweep_settings.num_steps, 1000 * calc_sweep_time / (mw_sweep_settings.num_steps + 1));
     838:	4b1d      	ldr	r3, [pc, #116]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     83a:	68d9      	ldr	r1, [r3, #12]
     83c:	ed97 7b06 	vldr	d7, [r7, #24]
     840:	ed9f 6b17 	vldr	d6, [pc, #92]	; 8a0 <calc_defined_step_MW_sweep+0x26c>
     844:	ee27 6b06 	vmul.f64	d6, d7, d6
     848:	4b19      	ldr	r3, [pc, #100]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     84a:	68db      	ldr	r3, [r3, #12]
     84c:	3301      	adds	r3, #1
     84e:	ee07 3a90 	vmov	s15, r3
     852:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     856:	ee86 5b07 	vdiv.f64	d5, d6, d7
     85a:	ec53 2b15 	vmov	r2, r3, d5
     85e:	4819      	ldr	r0, [pc, #100]	; (8c4 <calc_defined_step_MW_sweep+0x290>)
     860:	f000 fe9a 	bl	1598 <__printf_veneer>

	mw_sweep_settings.current_point = 0;
     864:	4b12      	ldr	r3, [pc, #72]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     866:	2200      	movs	r2, #0
     868:	625a      	str	r2, [r3, #36]	; 0x24
	mw_sweep_settings.sweep_period = calc_sweep_time;
     86a:	4911      	ldr	r1, [pc, #68]	; (8b0 <calc_defined_step_MW_sweep+0x27c>)
     86c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     870:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	//print_mw_sweep_settings();
	return(true);
     874:	2301      	movs	r3, #1
}
     876:	4618      	mov	r0, r3
     878:	3748      	adds	r7, #72	; 0x48
     87a:	46bd      	mov	sp, r7
     87c:	bd80      	pop	{r7, pc}
     87e:	bf00      	nop
     880:	00000000 	.word	0x00000000
     884:	41cdcd65 	.word	0x41cdcd65
     888:	00000000 	.word	0x00000000
     88c:	4187d784 	.word	0x4187d784
     890:	00000000 	.word	0x00000000
     894:	41700000 	.word	0x41700000
     898:	00000000 	.word	0x00000000
     89c:	412e8480 	.word	0x412e8480
     8a0:	00000000 	.word	0x00000000
     8a4:	408f4000 	.word	0x408f4000
     8a8:	0801bf54 	.word	0x0801bf54
     8ac:	0801bf98 	.word	0x0801bf98
     8b0:	20000618 	.word	0x20000618
     8b4:	0801bfb8 	.word	0x0801bfb8
     8b8:	0801bff0 	.word	0x0801bff0
     8bc:	200005ec 	.word	0x200005ec
     8c0:	0801c010 	.word	0x0801c010
     8c4:	0801c028 	.word	0x0801c028

000008c8 <calc_fixed_time_MW_sweep>:
  * @param  Span in Hz
  * @param  Sweep period in s
  * @param  Additional time for scope sync
  * @retval Success/failure or early termination
  */
bool calc_fixed_time_MW_sweep(const double centre_freq, const double span, const double requested_sweep_period, const bool scope_sync_time) {
     8c8:	b580      	push	{r7, lr}
     8ca:	b09e      	sub	sp, #120	; 0x78
     8cc:	af04      	add	r7, sp, #16
     8ce:	ed87 0b06 	vstr	d0, [r7, #24]
     8d2:	ed87 1b04 	vstr	d1, [r7, #16]
     8d6:	ed87 2b02 	vstr	d2, [r7, #8]
     8da:	4603      	mov	r3, r0
     8dc:	71fb      	strb	r3, [r7, #7]
	//Dwell time must be a minimum of one POP cycle
	//Overall dwell time should be at least 50% of sweep time
	//Number of points shall be maximised within the available time

	printf("MW sweep will have %.10g GHz centre frequency with %.5g Hz span, over %.3g s\r\n", centre_freq/1000000000, span, requested_sweep_period);
     8de:	ed97 7b06 	vldr	d7, [r7, #24]
     8e2:	ed9f 6b97 	vldr	d6, [pc, #604]	; b40 <calc_fixed_time_MW_sweep+0x278>
     8e6:	ee87 5b06 	vdiv.f64	d5, d7, d6
     8ea:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     8ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
     8f2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     8f6:	e9cd 2300 	strd	r2, r3, [sp]
     8fa:	ec53 2b15 	vmov	r2, r3, d5
     8fe:	4898      	ldr	r0, [pc, #608]	; (b60 <calc_fixed_time_MW_sweep+0x298>)
     900:	f000 fe4a 	bl	1598 <__printf_veneer>
	mw_sweep_settings.sweep_type = FIXED_TIME;
     904:	4b97      	ldr	r3, [pc, #604]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     906:	2201      	movs	r2, #1
     908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	mw_sweep_settings.centre_freq = centre_freq;
     90c:	4995      	ldr	r1, [pc, #596]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     90e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
     912:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	mw_sweep_settings.span = span;
     916:	4993      	ldr	r1, [pc, #588]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     918:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
     91c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30

	mw_sweep_settings.dwell_time = POP_period_us + TIMING_MARGIN_US; //minimum possible value of dwell_time in us
     920:	4b91      	ldr	r3, [pc, #580]	; (b68 <calc_fixed_time_MW_sweep+0x2a0>)
     922:	681b      	ldr	r3, [r3, #0]
     924:	2264      	movs	r2, #100	; 0x64
     926:	4413      	add	r3, r2
     928:	4a8e      	ldr	r2, [pc, #568]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     92a:	61d3      	str	r3, [r2, #28]
	uint32_t point_time = MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time; //minimum possible value in us
     92c:	f241 7270 	movw	r2, #6000	; 0x1770
     930:	2301      	movs	r3, #1
     932:	441a      	add	r2, r3
     934:	4b8b      	ldr	r3, [pc, #556]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     936:	69db      	ldr	r3, [r3, #28]
     938:	4413      	add	r3, r2
     93a:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint32_t points_in_sweep = requested_sweep_period * (double)(1000000 / point_time); //maximum possible number of steps in sweep, rounded down to an integer
     93c:	4a8b      	ldr	r2, [pc, #556]	; (b6c <calc_fixed_time_MW_sweep+0x2a4>)
     93e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     940:	fbb2 f3f3 	udiv	r3, r2, r3
     944:	ee07 3a90 	vmov	s15, r3
     948:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     94c:	ed97 7b02 	vldr	d7, [r7, #8]
     950:	ee26 7b07 	vmul.f64	d7, d6, d7
     954:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     958:	ee17 3a90 	vmov	r3, s15
     95c:	65bb      	str	r3, [r7, #88]	; 0x58
	//printf("%lu points in sweep, maximum\r\n", points_in_sweep);

	/* now figure out the unit_step_size and how many steps will be taken in the span */

	/* Calculate start frequency */
	double start_freq = centre_freq - 0.5* span;
     95e:	ed97 7b04 	vldr	d7, [r7, #16]
     962:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     966:	ee27 7b06 	vmul.f64	d7, d7, d6
     96a:	ed97 6b06 	vldr	d6, [r7, #24]
     96e:	ee36 7b47 	vsub.f64	d7, d6, d7
     972:	ed87 7b14 	vstr	d7, [r7, #80]	; 0x50
	mw_sweep_settings.k = calculate_k(start_freq);
     976:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
     97a:	f000 f9b7 	bl	cec <calculate_k>
     97e:	4603      	mov	r3, r0
     980:	b2da      	uxtb	r2, r3
     982:	4b78      	ldr	r3, [pc, #480]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     984:	705a      	strb	r2, [r3, #1]

	//steps should be evenly sized
	//selected step size should be an integer multiple of the unit step size
	//increase the step_size value until the sweep fits into the available period
	const double unit_step_size_Hz = REF_FREQ / (double) (mw_sweep_settings.k * (1 << 24)); //minimum step size possible
     986:	ed9f 5b70 	vldr	d5, [pc, #448]	; b48 <calc_fixed_time_MW_sweep+0x280>
     98a:	4b76      	ldr	r3, [pc, #472]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     98c:	785b      	ldrb	r3, [r3, #1]
     98e:	061b      	lsls	r3, r3, #24
     990:	ee07 3a90 	vmov	s15, r3
     994:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     998:	ee85 7b06 	vdiv.f64	d7, d5, d6
     99c:	ed87 7b12 	vstr	d7, [r7, #72]	; 0x48
	//printf("Unit step size: %.3g Hz\r\n", unit_step_size_Hz);
	mw_sweep_settings.step_size = 1;
     9a0:	4b70      	ldr	r3, [pc, #448]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     9a2:	2201      	movs	r2, #1
     9a4:	611a      	str	r2, [r3, #16]
	while ((mw_sweep_settings.step_size * points_in_sweep) < (span / unit_step_size_Hz)) {
     9a6:	e004      	b.n	9b2 <calc_fixed_time_MW_sweep+0xea>
		mw_sweep_settings.step_size++;
     9a8:	4b6e      	ldr	r3, [pc, #440]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     9aa:	691b      	ldr	r3, [r3, #16]
     9ac:	3301      	adds	r3, #1
     9ae:	4a6d      	ldr	r2, [pc, #436]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     9b0:	6113      	str	r3, [r2, #16]
	while ((mw_sweep_settings.step_size * points_in_sweep) < (span / unit_step_size_Hz)) {
     9b2:	4b6c      	ldr	r3, [pc, #432]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     9b4:	691b      	ldr	r3, [r3, #16]
     9b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
     9b8:	fb02 f303 	mul.w	r3, r2, r3
     9bc:	ee07 3a90 	vmov	s15, r3
     9c0:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     9c4:	ed97 4b04 	vldr	d4, [r7, #16]
     9c8:	ed97 5b12 	vldr	d5, [r7, #72]	; 0x48
     9cc:	ee84 7b05 	vdiv.f64	d7, d4, d5
     9d0:	eeb4 6bc7 	vcmpe.f64	d6, d7
     9d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     9d8:	d4e6      	bmi.n	9a8 <calc_fixed_time_MW_sweep+0xe0>
	}
	const double achieved_step_size = (double) (mw_sweep_settings.step_size * unit_step_size_Hz);
     9da:	4b62      	ldr	r3, [pc, #392]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     9dc:	691b      	ldr	r3, [r3, #16]
     9de:	ee07 3a90 	vmov	s15, r3
     9e2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     9e6:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
     9ea:	ee26 7b07 	vmul.f64	d7, d6, d7
     9ee:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
	printf("Step size: %lu x unit step i.e. %.3g Hz\r\n", mw_sweep_settings.step_size, achieved_step_size);
     9f2:	4b5c      	ldr	r3, [pc, #368]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     9f4:	6919      	ldr	r1, [r3, #16]
     9f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
     9fa:	485d      	ldr	r0, [pc, #372]	; (b70 <calc_fixed_time_MW_sweep+0x2a8>)
     9fc:	f000 fdcc 	bl	1598 <__printf_veneer>

	//calculate number of steps in sweep and round down to an integer (must fit in time available)
	mw_sweep_settings.num_steps = (span / achieved_step_size);
     a00:	ed97 5b04 	vldr	d5, [r7, #16]
     a04:	ed97 6b10 	vldr	d6, [r7, #64]	; 0x40
     a08:	ee85 7b06 	vdiv.f64	d7, d5, d6
     a0c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     a10:	ee17 2a90 	vmov	r2, s15
     a14:	4b53      	ldr	r3, [pc, #332]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     a16:	60da      	str	r2, [r3, #12]

	const uint32_t point_time_us = 1000000 * requested_sweep_period / (mw_sweep_settings.num_steps + 1); //period of each point in us
     a18:	ed97 7b02 	vldr	d7, [r7, #8]
     a1c:	ed9f 6b4c 	vldr	d6, [pc, #304]	; b50 <calc_fixed_time_MW_sweep+0x288>
     a20:	ee27 5b06 	vmul.f64	d5, d7, d6
     a24:	4b4f      	ldr	r3, [pc, #316]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     a26:	68db      	ldr	r3, [r3, #12]
     a28:	3301      	adds	r3, #1
     a2a:	ee07 3a90 	vmov	s15, r3
     a2e:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     a32:	ee85 7b06 	vdiv.f64	d7, d5, d6
     a36:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     a3a:	ee17 3a90 	vmov	r3, s15
     a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
//	printf("DEBUG point_time_us: %lu \r\n", point_time_us);
//	printf("DEBUG sweep time in us: %lu \r\n", point_time_us * (mw_sweep_settings.num_steps + 1));
	mw_sweep_settings.pop_cycles_per_point = (point_time_us - MW_STABILISE_TIME_US - TIMING_MARGIN_US - MW_PROCESSING_TIME_US)/POP_period_us;
     a40:	f241 7270 	movw	r2, #6000	; 0x1770
     a44:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     a46:	1a9b      	subs	r3, r3, r2
     a48:	2264      	movs	r2, #100	; 0x64
     a4a:	1a9b      	subs	r3, r3, r2
     a4c:	2201      	movs	r2, #1
     a4e:	1a9a      	subs	r2, r3, r2
     a50:	4b45      	ldr	r3, [pc, #276]	; (b68 <calc_fixed_time_MW_sweep+0x2a0>)
     a52:	681b      	ldr	r3, [r3, #0]
     a54:	fbb2 f3f3 	udiv	r3, r2, r3
     a58:	4a42      	ldr	r2, [pc, #264]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     a5a:	6153      	str	r3, [r2, #20]
	printf("%lu points in sweep, %lu ms and %lu POP cycles each\r\n", mw_sweep_settings.num_steps + 1, point_time_us / 1000, mw_sweep_settings.pop_cycles_per_point);
     a5c:	4b41      	ldr	r3, [pc, #260]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     a5e:	68db      	ldr	r3, [r3, #12]
     a60:	1c59      	adds	r1, r3, #1
     a62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     a64:	4a43      	ldr	r2, [pc, #268]	; (b74 <calc_fixed_time_MW_sweep+0x2ac>)
     a66:	fba2 2303 	umull	r2, r3, r2, r3
     a6a:	099a      	lsrs	r2, r3, #6
     a6c:	4b3d      	ldr	r3, [pc, #244]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     a6e:	695b      	ldr	r3, [r3, #20]
     a70:	4841      	ldr	r0, [pc, #260]	; (b78 <calc_fixed_time_MW_sweep+0x2b0>)
     a72:	f000 fd91 	bl	1598 <__printf_veneer>
	uint32_t min_dwell_required_us = mw_sweep_settings.pop_cycles_per_point * POP_period_us + TIMING_MARGIN_US; //minimum dwell_time to achieve above
     a76:	4b3b      	ldr	r3, [pc, #236]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     a78:	695b      	ldr	r3, [r3, #20]
     a7a:	4a3b      	ldr	r2, [pc, #236]	; (b68 <calc_fixed_time_MW_sweep+0x2a0>)
     a7c:	6812      	ldr	r2, [r2, #0]
     a7e:	fb02 f303 	mul.w	r3, r2, r3
     a82:	2264      	movs	r2, #100	; 0x64
     a84:	4413      	add	r3, r2
     a86:	63bb      	str	r3, [r7, #56]	; 0x38
	mw_sweep_settings.dwell_time = point_time_us - MW_STABILISE_TIME_US - MW_PROCESSING_TIME_US; //actual programmed dwell time
     a88:	f241 7270 	movw	r2, #6000	; 0x1770
     a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     a8e:	1a9b      	subs	r3, r3, r2
     a90:	2201      	movs	r2, #1
     a92:	1a9b      	subs	r3, r3, r2
     a94:	4a33      	ldr	r2, [pc, #204]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     a96:	61d3      	str	r3, [r2, #28]
	if (mw_sweep_settings.dwell_time < min_dwell_required_us) {
     a98:	4b32      	ldr	r3, [pc, #200]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     a9a:	69db      	ldr	r3, [r3, #28]
     a9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
     a9e:	429a      	cmp	r2, r3
     aa0:	d902      	bls.n	aa8 <calc_fixed_time_MW_sweep+0x1e0>
		mw_sweep_settings.dwell_time = min_dwell_required_us;
     aa2:	4a30      	ldr	r2, [pc, #192]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     aa6:	61d3      	str	r3, [r2, #28]
	}
//	printf("DEBUG dwell_time: %lu \r\n", mw_sweep_settings.dwell_time);
//	printf("DEBUG sweep time in us: %lu \r\n", (mw_sweep_settings.dwell_time + MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US) * (mw_sweep_settings.num_steps + 1));

	/* Double check - calculate the period of a sweep */
	double point_period = (double)(MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US + mw_sweep_settings.dwell_time)/1000000;
     aa8:	f241 7270 	movw	r2, #6000	; 0x1770
     aac:	2301      	movs	r3, #1
     aae:	441a      	add	r2, r3
     ab0:	4b2c      	ldr	r3, [pc, #176]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     ab2:	69db      	ldr	r3, [r3, #28]
     ab4:	4413      	add	r3, r2
     ab6:	ee07 3a90 	vmov	s15, r3
     aba:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     abe:	ed9f 5b24 	vldr	d5, [pc, #144]	; b50 <calc_fixed_time_MW_sweep+0x288>
     ac2:	ee86 7b05 	vdiv.f64	d7, d6, d5
     ac6:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
//	printf("Point period %f\r\n", point_period);
	double calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
     aca:	4b26      	ldr	r3, [pc, #152]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     acc:	68db      	ldr	r3, [r3, #12]
     ace:	3301      	adds	r3, #1
     ad0:	ee07 3a90 	vmov	s15, r3
     ad4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     ad8:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     adc:	ee26 7b07 	vmul.f64	d7, d6, d7
     ae0:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60
//	printf("calc_sweep_time %f\r\n", calc_sweep_time);
	double min_sweep_time = (double)((min_dwell_required_us + MW_STABILISE_TIME_US + MW_PROCESSING_TIME_US) * (mw_sweep_settings.num_steps + 1)) / 1000000;
     ae4:	f241 7270 	movw	r2, #6000	; 0x1770
     ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     aea:	4413      	add	r3, r2
     aec:	2201      	movs	r2, #1
     aee:	4413      	add	r3, r2
     af0:	4a1c      	ldr	r2, [pc, #112]	; (b64 <calc_fixed_time_MW_sweep+0x29c>)
     af2:	68d2      	ldr	r2, [r2, #12]
     af4:	3201      	adds	r2, #1
     af6:	fb02 f303 	mul.w	r3, r2, r3
     afa:	ee07 3a90 	vmov	s15, r3
     afe:	eeb8 6b67 	vcvt.f64.u32	d6, s15
     b02:	ed9f 5b13 	vldr	d5, [pc, #76]	; b50 <calc_fixed_time_MW_sweep+0x288>
     b06:	ee86 7b05 	vdiv.f64	d7, d6, d5
     b0a:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	if (calc_sweep_time/min_sweep_time > 1.02) {
     b0e:	ed97 5b18 	vldr	d5, [r7, #96]	; 0x60
     b12:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
     b16:	ee85 7b06 	vdiv.f64	d7, d5, d6
     b1a:	ed9f 6b0f 	vldr	d6, [pc, #60]	; b58 <calc_fixed_time_MW_sweep+0x290>
     b1e:	eeb4 7bc6 	vcmpe.f64	d7, d6
     b22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     b26:	dd2b      	ble.n	b80 <calc_fixed_time_MW_sweep+0x2b8>
		printf("Sweep period %.4g s but could be reduced to %.4g s\r\n", calc_sweep_time, min_sweep_time);
     b28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
     b2c:	e9cd 2300 	strd	r2, r3, [sp]
     b30:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
     b34:	4811      	ldr	r0, [pc, #68]	; (b7c <calc_fixed_time_MW_sweep+0x2b4>)
     b36:	f000 fd2f 	bl	1598 <__printf_veneer>
     b3a:	e029      	b.n	b90 <calc_fixed_time_MW_sweep+0x2c8>
     b3c:	f3af 8000 	nop.w
     b40:	00000000 	.word	0x00000000
     b44:	41cdcd65 	.word	0x41cdcd65
     b48:	00000000 	.word	0x00000000
     b4c:	4187d784 	.word	0x4187d784
     b50:	00000000 	.word	0x00000000
     b54:	412e8480 	.word	0x412e8480
     b58:	851eb852 	.word	0x851eb852
     b5c:	3ff051eb 	.word	0x3ff051eb
     b60:	0801c044 	.word	0x0801c044
     b64:	20000618 	.word	0x20000618
     b68:	200005ec 	.word	0x200005ec
     b6c:	000f4240 	.word	0x000f4240
     b70:	0801c094 	.word	0x0801c094
     b74:	10624dd3 	.word	0x10624dd3
     b78:	0801c0c0 	.word	0x0801c0c0
     b7c:	0801c0f8 	.word	0x0801c0f8
	} else {
		printf("Sweep period %.4g s is pretty much optimal for %lu POP samples per point\r\n", calc_sweep_time, mw_sweep_settings.pop_cycles_per_point);
     b80:	4b57      	ldr	r3, [pc, #348]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     b82:	695b      	ldr	r3, [r3, #20]
     b84:	9300      	str	r3, [sp, #0]
     b86:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
     b8a:	4856      	ldr	r0, [pc, #344]	; (ce4 <calc_fixed_time_MW_sweep+0x41c>)
     b8c:	f000 fd04 	bl	1598 <__printf_veneer>

	//Period of MW sweep isn't precise as it's based on measured average processing time
	//Steps are increased by up to 10% to increase the sweep period to guarantee horizontal scope sync
	//These are added to the end of the sweep so that the centre frequency is still central
	//Sweep period will be increased by a maximum of 1s
	if (scope_sync_time) {
     b90:	79fb      	ldrb	r3, [r7, #7]
     b92:	2b00      	cmp	r3, #0
     b94:	d044      	beq.n	c20 <calc_fixed_time_MW_sweep+0x358>

		mw_sweep_settings.num_steps = mw_sweep_settings.num_steps * 1.1 + 0.5;
     b96:	4b52      	ldr	r3, [pc, #328]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     b98:	68db      	ldr	r3, [r3, #12]
     b9a:	ee07 3a90 	vmov	s15, r3
     b9e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     ba2:	ed9f 6b49 	vldr	d6, [pc, #292]	; cc8 <calc_fixed_time_MW_sweep+0x400>
     ba6:	ee27 7b06 	vmul.f64	d7, d7, d6
     baa:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     bae:	ee37 7b06 	vadd.f64	d7, d7, d6
     bb2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     bb6:	ee17 2a90 	vmov	r2, s15
     bba:	4b49      	ldr	r3, [pc, #292]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     bbc:	60da      	str	r2, [r3, #12]
//		printf("DEBUG #steps: %lu \r\n", mw_sweep_settings.num_steps);
		calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
     bbe:	4b48      	ldr	r3, [pc, #288]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     bc0:	68db      	ldr	r3, [r3, #12]
     bc2:	3301      	adds	r3, #1
     bc4:	ee07 3a90 	vmov	s15, r3
     bc8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     bcc:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     bd0:	ee26 7b07 	vmul.f64	d7, d6, d7
     bd4:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60

		/* Decrease number of steps if additional 10% is >1s */
//		printf("DEBUG calc_sweep_time - requested_sweep_period: %f \r\n", calc_sweep_time - requested_sweep_period);
		if ((calc_sweep_time - requested_sweep_period) > 1){
     bd8:	ed97 6b18 	vldr	d6, [r7, #96]	; 0x60
     bdc:	ed97 7b02 	vldr	d7, [r7, #8]
     be0:	ee36 7b47 	vsub.f64	d7, d6, d7
     be4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
     be8:	eeb4 7bc6 	vcmpe.f64	d7, d6
     bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     bf0:	dd11      	ble.n	c16 <calc_fixed_time_MW_sweep+0x34e>
			mw_sweep_settings.num_steps--;
     bf2:	4b3b      	ldr	r3, [pc, #236]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     bf4:	68db      	ldr	r3, [r3, #12]
     bf6:	3b01      	subs	r3, #1
     bf8:	4a39      	ldr	r2, [pc, #228]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     bfa:	60d3      	str	r3, [r2, #12]
			calc_sweep_time = point_period * (mw_sweep_settings.num_steps + 1);
     bfc:	4b38      	ldr	r3, [pc, #224]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     bfe:	68db      	ldr	r3, [r3, #12]
     c00:	3301      	adds	r3, #1
     c02:	ee07 3a90 	vmov	s15, r3
     c06:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     c0a:	ed97 6b0c 	vldr	d6, [r7, #48]	; 0x30
     c0e:	ee26 7b07 	vmul.f64	d7, d6, d7
     c12:	ed87 7b18 	vstr	d7, [r7, #96]	; 0x60
		}
//		printf("DEBUG #steps: %lu \r\n", mw_sweep_settings.num_steps);

		//Double check of the sweep period selected
		printf("Final calculated sweep period, including scope sync: %.3g s\r\n", calc_sweep_time);
     c16:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
     c1a:	4833      	ldr	r0, [pc, #204]	; (ce8 <calc_fixed_time_MW_sweep+0x420>)
     c1c:	f000 fcbc 	bl	1598 <__printf_veneer>
	}

	/* Can avoid spurs if frequency requested can be encoded exactly  */
	start_freq = ((long)(start_freq/unit_step_size_Hz)) * unit_step_size_Hz;
     c20:	ed97 5b14 	vldr	d5, [r7, #80]	; 0x50
     c24:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
     c28:	ee85 7b06 	vdiv.f64	d7, d5, d6
     c2c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
     c30:	eeb8 7be7 	vcvt.f64.s32	d7, s15
     c34:	ed97 6b12 	vldr	d6, [r7, #72]	; 0x48
     c38:	ee26 7b07 	vmul.f64	d7, d6, d7
     c3c:	ed87 7b14 	vstr	d7, [r7, #80]	; 0x50

	/* Calculate the N division ratio, extracting the fractional and integer parts */
	const double N = ((start_freq * mw_sweep_settings.k) / REF_FREQ);
     c40:	4b27      	ldr	r3, [pc, #156]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     c42:	785b      	ldrb	r3, [r3, #1]
     c44:	ee07 3a90 	vmov	s15, r3
     c48:	eeb8 6be7 	vcvt.f64.s32	d6, s15
     c4c:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
     c50:	ee26 6b07 	vmul.f64	d6, d6, d7
     c54:	ed9f 5b1e 	vldr	d5, [pc, #120]	; cd0 <calc_fixed_time_MW_sweep+0x408>
     c58:	ee86 7b05 	vdiv.f64	d7, d6, d5
     c5c:	ed87 7b08 	vstr	d7, [r7, #32]
	mw_sweep_settings.NINT = N;
     c60:	ed97 7b08 	vldr	d7, [r7, #32]
     c64:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     c68:	ee17 2a90 	vmov	r2, s15
     c6c:	4b1c      	ldr	r3, [pc, #112]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     c6e:	605a      	str	r2, [r3, #4]
	mw_sweep_settings.NFRAC_start = ((N - mw_sweep_settings.NINT) * (1 << 24)) + 0.5;
     c70:	4b1b      	ldr	r3, [pc, #108]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     c72:	685b      	ldr	r3, [r3, #4]
     c74:	ee07 3a90 	vmov	s15, r3
     c78:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     c7c:	ed97 6b08 	vldr	d6, [r7, #32]
     c80:	ee36 7b47 	vsub.f64	d7, d6, d7
     c84:	ed9f 6b14 	vldr	d6, [pc, #80]	; cd8 <calc_fixed_time_MW_sweep+0x410>
     c88:	ee27 7b06 	vmul.f64	d7, d7, d6
     c8c:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
     c90:	ee37 7b06 	vadd.f64	d7, d7, d6
     c94:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     c98:	ee17 2a90 	vmov	r2, s15
     c9c:	4b10      	ldr	r3, [pc, #64]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     c9e:	609a      	str	r2, [r3, #8]
	mw_sweep_settings.current_point = 0;
     ca0:	4b0f      	ldr	r3, [pc, #60]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     ca2:	2200      	movs	r2, #0
     ca4:	625a      	str	r2, [r3, #36]	; 0x24
	mw_sweep_settings.sweep_period = calc_sweep_time;
     ca6:	490e      	ldr	r1, [pc, #56]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     ca8:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
     cac:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	mw_sweep_settings.stabilise_time = MW_STABILISE_TIME_US; //Global MW stabilisation time
     cb0:	f241 7270 	movw	r2, #6000	; 0x1770
     cb4:	4b0a      	ldr	r3, [pc, #40]	; (ce0 <calc_fixed_time_MW_sweep+0x418>)
     cb6:	619a      	str	r2, [r3, #24]
//	print_mw_sweep_settings();
	return(true);
     cb8:	2301      	movs	r3, #1
}
     cba:	4618      	mov	r0, r3
     cbc:	3768      	adds	r7, #104	; 0x68
     cbe:	46bd      	mov	sp, r7
     cc0:	bd80      	pop	{r7, pc}
     cc2:	bf00      	nop
     cc4:	f3af 8000 	nop.w
     cc8:	9999999a 	.word	0x9999999a
     ccc:	3ff19999 	.word	0x3ff19999
     cd0:	00000000 	.word	0x00000000
     cd4:	4187d784 	.word	0x4187d784
     cd8:	00000000 	.word	0x00000000
     cdc:	41700000 	.word	0x41700000
     ce0:	20000618 	.word	0x20000618
     ce4:	0801c130 	.word	0x0801c130
     ce8:	0801c17c 	.word	0x0801c17c

00000cec <calculate_k>:

/**
  * @brief  Calculates k value
  * @retval k
  */
static const uint32_t calculate_k(const double frequency) {
     cec:	b480      	push	{r7}
     cee:	b085      	sub	sp, #20
     cf0:	af00      	add	r7, sp, #0
     cf2:	ed87 0b00 	vstr	d0, [r7]
	uint32_t k = VCO_MAX_FREQ / frequency;
     cf6:	ed9f 5b10 	vldr	d5, [pc, #64]	; d38 <calculate_k+0x4c>
     cfa:	ed97 6b00 	vldr	d6, [r7]
     cfe:	ee85 7b06 	vdiv.f64	d7, d5, d6
     d02:	eefc 7bc7 	vcvt.u32.f64	s15, d7
     d06:	ee17 3a90 	vmov	r3, s15
     d0a:	60fb      	str	r3, [r7, #12]

	if (k != 1) {
     d0c:	68fb      	ldr	r3, [r7, #12]
     d0e:	2b01      	cmp	r3, #1
     d10:	d00b      	beq.n	d2a <calculate_k+0x3e>
		while (k > 62 || k % 2) {
     d12:	e002      	b.n	d1a <calculate_k+0x2e>
			k --;
     d14:	68fb      	ldr	r3, [r7, #12]
     d16:	3b01      	subs	r3, #1
     d18:	60fb      	str	r3, [r7, #12]
		while (k > 62 || k % 2) {
     d1a:	68fb      	ldr	r3, [r7, #12]
     d1c:	2b3e      	cmp	r3, #62	; 0x3e
     d1e:	d8f9      	bhi.n	d14 <calculate_k+0x28>
     d20:	68fb      	ldr	r3, [r7, #12]
     d22:	f003 0301 	and.w	r3, r3, #1
     d26:	2b00      	cmp	r3, #0
     d28:	d1f4      	bne.n	d14 <calculate_k+0x28>
		}
	}
	return (k);
     d2a:	68fb      	ldr	r3, [r7, #12]
}
     d2c:	4618      	mov	r0, r3
     d2e:	3714      	adds	r7, #20
     d30:	46bd      	mov	sp, r7
     d32:	f85d 7b04 	ldr.w	r7, [sp], #4
     d36:	4770      	bx	lr
     d38:	20000000 	.word	0x20000000
     d3c:	41ee8c21 	.word	0x41ee8c21

00000d40 <start_POP_calibration>:

/**
  * @brief  Starts the process of measuring the POP period
  * @retval None
  */
void start_POP_calibration(const bool cal_only) {
     d40:	b580      	push	{r7, lr}
     d42:	b082      	sub	sp, #8
     d44:	af00      	add	r7, sp, #0
     d46:	4603      	mov	r3, r0
     d48:	71fb      	strb	r3, [r7, #7]
	/* Requires ADC to be initialised and for HAL_ADC_ConvCpltCallback to be active */
	if (cal_only == true) {
     d4a:	79fb      	ldrb	r3, [r7, #7]
     d4c:	2b00      	cmp	r3, #0
     d4e:	d003      	beq.n	d58 <start_POP_calibration+0x18>
		mw_sweep_settings.sweep_mode = POP_CAL_ONLY;
     d50:	4b0f      	ldr	r3, [pc, #60]	; (d90 <start_POP_calibration+0x50>)
     d52:	2201      	movs	r2, #1
     d54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); 	//Sets MW_invalid pin high to reset POP cycle
     d58:	2201      	movs	r2, #1
     d5a:	2102      	movs	r1, #2
     d5c:	480d      	ldr	r0, [pc, #52]	; (d94 <start_POP_calibration+0x54>)
     d5e:	f000 fc13 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	HAL_Delay(10); // 10ms in case ADC was part-way through a conversion
     d62:	200a      	movs	r0, #10
     d64:	f000 fc08 	bl	1578 <__HAL_Delay_veneer>
	sample_count = 0; //reset sample count
     d68:	4b0b      	ldr	r3, [pc, #44]	; (d98 <start_POP_calibration+0x58>)
     d6a:	2200      	movs	r2, #0
     d6c:	801a      	strh	r2, [r3, #0]
	mw_sweep_settings.state = MW_CALIBRATE;
     d6e:	4b08      	ldr	r3, [pc, #32]	; (d90 <start_POP_calibration+0x50>)
     d70:	2204      	movs	r2, #4
     d72:	701a      	strb	r2, [r3, #0]
	start_timer(MW_TIMER); //reset MW_timer and start counting
     d74:	4b09      	ldr	r3, [pc, #36]	; (d9c <start_POP_calibration+0x5c>)
     d76:	681b      	ldr	r3, [r3, #0]
     d78:	4618      	mov	r0, r3
     d7a:	f000 fadf 	bl	133c <start_timer>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Restart POP cycle
     d7e:	2200      	movs	r2, #0
     d80:	2102      	movs	r1, #2
     d82:	4804      	ldr	r0, [pc, #16]	; (d94 <start_POP_calibration+0x54>)
     d84:	f000 fc00 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	#ifdef MW_VERBOSE
		printf("POP calibration started\r\n");
	#endif //MW_VERBOSE
}
     d88:	bf00      	nop
     d8a:	3708      	adds	r7, #8
     d8c:	46bd      	mov	sp, r7
     d8e:	bd80      	pop	{r7, pc}
     d90:	20000618 	.word	0x20000618
     d94:	58020400 	.word	0x58020400
     d98:	200005ea 	.word	0x200005ea
     d9c:	2000001c 	.word	0x2000001c

00000da0 <start_MW_sweep>:

/**
  * @brief  Starts a MW sweep
  * @retval Success/failure
  */
static const bool start_MW_sweep(const bool single_sweep) {
     da0:	b580      	push	{r7, lr}
     da2:	b082      	sub	sp, #8
     da4:	af00      	add	r7, sp, #0
     da6:	4603      	mov	r3, r0
     da8:	71fb      	strb	r3, [r7, #7]
	//uses settings from the mw_sweep_settings structure
	if (single_sweep == true) {
     daa:	79fb      	ldrb	r3, [r7, #7]
     dac:	2b00      	cmp	r3, #0
     dae:	d003      	beq.n	db8 <start_MW_sweep+0x18>
		mw_sweep_settings.sweep_mode = SWEEP_ONCE;
     db0:	4b1c      	ldr	r3, [pc, #112]	; (e24 <start_MW_sweep+0x84>)
     db2:	2202      	movs	r2, #2
     db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	}
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET); // Assume MW lock, the LED will be disabled if lock fails.
     db8:	2201      	movs	r2, #1
     dba:	2102      	movs	r1, #2
     dbc:	481a      	ldr	r0, [pc, #104]	; (e28 <start_MW_sweep+0x88>)
     dbe:	f000 fbe3 	bl	1588 <__HAL_GPIO_WritePin_veneer>

	#ifdef MW_VERBOSE
		printf("Setting trigger output low \r\n");
	#endif //MW_VERBOSE

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high
     dc2:	2201      	movs	r2, #1
     dc4:	2102      	movs	r1, #2
     dc6:	4819      	ldr	r0, [pc, #100]	; (e2c <start_MW_sweep+0x8c>)
     dc8:	f000 fbde 	bl	1588 <__HAL_GPIO_WritePin_veneer>
//	set_frequency(mw_sweep_settings.NINT, mw_sweep_settings.NFRAC_start, mw_sweep_settings.k, MANUAL_MUTE); //program initial MW frequency
	set_freq_regs(mw_sweep_settings.NINT, mw_sweep_settings.NFRAC_start, mw_sweep_settings.k); //program initial MW frequency
     dcc:	4b15      	ldr	r3, [pc, #84]	; (e24 <start_MW_sweep+0x84>)
     dce:	685b      	ldr	r3, [r3, #4]
     dd0:	4a14      	ldr	r2, [pc, #80]	; (e24 <start_MW_sweep+0x84>)
     dd2:	6891      	ldr	r1, [r2, #8]
     dd4:	4a13      	ldr	r2, [pc, #76]	; (e24 <start_MW_sweep+0x84>)
     dd6:	7852      	ldrb	r2, [r2, #1]
     dd8:	4618      	mov	r0, r3
     dda:	f7ff fb41 	bl	460 <set_freq_regs>
	mw_sweep_settings.state = MW_STABILISING; //waiting for MW output to stabilise
     dde:	4b11      	ldr	r3, [pc, #68]	; (e24 <start_MW_sweep+0x84>)
     de0:	2202      	movs	r2, #2
     de2:	701a      	strb	r2, [r3, #0]
	mw_sweep_settings.current_point = 0; //currently on at start of ramp i.e. point 0
     de4:	4b0f      	ldr	r3, [pc, #60]	; (e24 <start_MW_sweep+0x84>)
     de6:	2200      	movs	r2, #0
     de8:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_Delay(10); // 10ms in case ADC was part-way through a conversion
     dea:	200a      	movs	r0, #10
     dec:	f000 fbc4 	bl	1578 <__HAL_Delay_veneer>
	sample_count = 0; //reset sample count
     df0:	4b0f      	ldr	r3, [pc, #60]	; (e30 <start_MW_sweep+0x90>)
     df2:	2200      	movs	r2, #0
     df4:	801a      	strh	r2, [r3, #0]
	/* Output used for triggering external scope */
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET); // Sets trigger output low
     df6:	2200      	movs	r2, #0
     df8:	2101      	movs	r1, #1
     dfa:	480e      	ldr	r0, [pc, #56]	; (e34 <start_MW_sweep+0x94>)
     dfc:	f000 fbc4 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	start_timer(MW_TIMER); //reset MW_timer (MW step timer) and start counting
     e00:	4b0d      	ldr	r3, [pc, #52]	; (e38 <start_MW_sweep+0x98>)
     e02:	681b      	ldr	r3, [r3, #0]
     e04:	4618      	mov	r0, r3
     e06:	f000 fa99 	bl	133c <start_timer>
	start_timer(SWEEP_TIMER); //reset general (sweep) timer and start counting
     e0a:	4b0c      	ldr	r3, [pc, #48]	; (e3c <start_MW_sweep+0x9c>)
     e0c:	681b      	ldr	r3, [r3, #0]
     e0e:	4618      	mov	r0, r3
     e10:	f000 fa94 	bl	133c <start_timer>
	sample_count = 0; //reset sample count
     e14:	4b06      	ldr	r3, [pc, #24]	; (e30 <start_MW_sweep+0x90>)
     e16:	2200      	movs	r2, #0
     e18:	801a      	strh	r2, [r3, #0]
	//known limitation - if the ADC has been recently triggered and HAL_ADC_ConvCpltCallback will increment sample_count by 1
	return(true);
     e1a:	2301      	movs	r3, #1
}
     e1c:	4618      	mov	r0, r3
     e1e:	3708      	adds	r7, #8
     e20:	46bd      	mov	sp, r7
     e22:	bd80      	pop	{r7, pc}
     e24:	20000618 	.word	0x20000618
     e28:	58021000 	.word	0x58021000
     e2c:	58020400 	.word	0x58020400
     e30:	200005ea 	.word	0x200005ea
     e34:	58021800 	.word	0x58021800
     e38:	2000001c 	.word	0x2000001c
     e3c:	20000020 	.word	0x20000020

00000e40 <start_continuous_MW_sweep>:

/**
  * @brief  Starts a continuous MW calibrate/sweep cycle
  * @retval None
  */
void start_continuous_MW_sweep(void) {
     e40:	b580      	push	{r7, lr}
     e42:	af00      	add	r7, sp, #0
	mw_sweep_settings.sweep_mode = CONTINUOUS_SWEEP;
     e44:	4b04      	ldr	r3, [pc, #16]	; (e58 <start_continuous_MW_sweep+0x18>)
     e46:	2200      	movs	r2, #0
     e48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	start_POP_calibration(false);
     e4c:	2000      	movs	r0, #0
     e4e:	f7ff ff77 	bl	d40 <start_POP_calibration>
}
     e52:	bf00      	nop
     e54:	bd80      	pop	{r7, pc}
     e56:	bf00      	nop
     e58:	20000618 	.word	0x20000618

00000e5c <stop_MW_operation>:

/**
  * @brief  Stops MW operation e.g. for laser tuning
  * @retval None
  */
void stop_MW_operation(void) {
     e5c:	b580      	push	{r7, lr}
     e5e:	af00      	add	r7, sp, #0
	mw_sweep_settings.sweep_mode = MW_STOPPED;
     e60:	4b07      	ldr	r3, [pc, #28]	; (e80 <stop_MW_operation+0x24>)
     e62:	2200      	movs	r2, #0
     e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	stop_timer(MW_TIMER);
     e68:	4b06      	ldr	r3, [pc, #24]	; (e84 <stop_MW_operation+0x28>)
     e6a:	681b      	ldr	r3, [r3, #0]
     e6c:	4618      	mov	r0, r3
     e6e:	f000 fa83 	bl	1378 <stop_timer>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Ensures the ADC sample pulse is being generated
     e72:	2200      	movs	r2, #0
     e74:	2102      	movs	r1, #2
     e76:	4804      	ldr	r0, [pc, #16]	; (e88 <stop_MW_operation+0x2c>)
     e78:	f000 fb86 	bl	1588 <__HAL_GPIO_WritePin_veneer>
}
     e7c:	bf00      	nop
     e7e:	bd80      	pop	{r7, pc}
     e80:	20000618 	.word	0x20000618
     e84:	2000001c 	.word	0x2000001c
     e88:	58020400 	.word	0x58020400

00000e8c <MW_update>:

/**
  * @brief  Checks MW status to see if a timer has elapsed and if frequency needs changing.
  * @retval True if an action was taken
  */
const bool MW_update(void) {
     e8c:	b580      	push	{r7, lr}
     e8e:	b08a      	sub	sp, #40	; 0x28
     e90:	af04      	add	r7, sp, #16
	uint8_t local_copy_of_MW_state = mw_sweep_settings.state; //hack to make switch statement behave
     e92:	4b97      	ldr	r3, [pc, #604]	; (10f0 <MW_update+0x264>)
     e94:	781b      	ldrb	r3, [r3, #0]
     e96:	75bb      	strb	r3, [r7, #22]
	//switch (mw_sweep_settings.state)
	bool action_taken = false;
     e98:	2300      	movs	r3, #0
     e9a:	75fb      	strb	r3, [r7, #23]
	uint32_t sweep_period_us;
	switch (local_copy_of_MW_state)
     e9c:	7dbb      	ldrb	r3, [r7, #22]
     e9e:	2b04      	cmp	r3, #4
     ea0:	f200 810b 	bhi.w	10ba <MW_update+0x22e>
     ea4:	a201      	add	r2, pc, #4	; (adr r2, eac <MW_update+0x20>)
     ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     eaa:	bf00      	nop
     eac:	000010d3 	.word	0x000010d3
     eb0:	000010d3 	.word	0x000010d3
     eb4:	00000ec1 	.word	0x00000ec1
     eb8:	00000f07 	.word	0x00000f07
     ebc:	00001047 	.word	0x00001047
		case MW_STOPPED:
		case MW_FIXED_FREQ:
			break; //no action to take

		case MW_STABILISING: //waiting for MW output to stabilise
			if (check_timer(MW_TIMER) < MW_STABILISE_TIME_US) return(false); //Still waiting, no action taken
     ec0:	4b8c      	ldr	r3, [pc, #560]	; (10f4 <MW_update+0x268>)
     ec2:	681b      	ldr	r3, [r3, #0]
     ec4:	4618      	mov	r0, r3
     ec6:	f000 fa69 	bl	139c <check_timer>
     eca:	4603      	mov	r3, r0
     ecc:	f241 7270 	movw	r2, #6000	; 0x1770
     ed0:	4293      	cmp	r3, r2
     ed2:	d201      	bcs.n	ed8 <MW_update+0x4c>
     ed4:	2300      	movs	r3, #0
     ed6:	e100      	b.n	10da <MW_update+0x24e>
			//Otherwise MW stabilisation timer has elapsed
			stop_timer(MW_TIMER);
     ed8:	4b86      	ldr	r3, [pc, #536]	; (10f4 <MW_update+0x268>)
     eda:	681b      	ldr	r3, [r3, #0]
     edc:	4618      	mov	r0, r3
     ede:	f000 fa4b 	bl	1378 <stop_timer>
			HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Sets MW_invalid pin low as MW now stable
     ee2:	2200      	movs	r2, #0
     ee4:	2102      	movs	r1, #2
     ee6:	4884      	ldr	r0, [pc, #528]	; (10f8 <MW_update+0x26c>)
     ee8:	f000 fb4e 	bl	1588 <__HAL_GPIO_WritePin_veneer>
			reset_adc_samples(); //clear any data in the adc sample buffer
     eec:	f7ff f888 	bl	0 <reset_adc_samples>
			mw_sweep_settings.state = MW_DWELL;
     ef0:	4b7f      	ldr	r3, [pc, #508]	; (10f0 <MW_update+0x264>)
     ef2:	2203      	movs	r2, #3
     ef4:	701a      	strb	r2, [r3, #0]
			start_timer(MW_TIMER); //Restart timer for DWELL time
     ef6:	4b7f      	ldr	r3, [pc, #508]	; (10f4 <MW_update+0x268>)
     ef8:	681b      	ldr	r3, [r3, #0]
     efa:	4618      	mov	r0, r3
     efc:	f000 fa1e 	bl	133c <start_timer>
			action_taken = true;
     f00:	2301      	movs	r3, #1
     f02:	75fb      	strb	r3, [r7, #23]
			break;
     f04:	e0e8      	b.n	10d8 <MW_update+0x24c>

		case MW_DWELL: //valid MW output waiting for end of dwell time
			if (check_timer(MW_TIMER) < mw_sweep_settings.dwell_time) return(false); //Still waiting
     f06:	4b7b      	ldr	r3, [pc, #492]	; (10f4 <MW_update+0x268>)
     f08:	681b      	ldr	r3, [r3, #0]
     f0a:	4618      	mov	r0, r3
     f0c:	f000 fa46 	bl	139c <check_timer>
     f10:	4602      	mov	r2, r0
     f12:	4b77      	ldr	r3, [pc, #476]	; (10f0 <MW_update+0x264>)
     f14:	69db      	ldr	r3, [r3, #28]
     f16:	429a      	cmp	r2, r3
     f18:	d201      	bcs.n	f1e <MW_update+0x92>
     f1a:	2300      	movs	r3, #0
     f1c:	e0dd      	b.n	10da <MW_update+0x24e>
			//Otherwise dwell timer has elapsed
			action_taken = true;
     f1e:	2301      	movs	r3, #1
     f20:	75fb      	strb	r3, [r7, #23]
			stop_timer(MW_TIMER);
     f22:	4b74      	ldr	r3, [pc, #464]	; (10f4 <MW_update+0x268>)
     f24:	681b      	ldr	r3, [r3, #0]
     f26:	4618      	mov	r0, r3
     f28:	f000 fa26 	bl	1378 <stop_timer>
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggles red LED
     f2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     f30:	4871      	ldr	r0, [pc, #452]	; (10f8 <MW_update+0x26c>)
     f32:	f000 fb3d 	bl	15b0 <__HAL_GPIO_TogglePin_veneer>
			HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); //Sets MW_invalid pin high as about to change frequency
     f36:	2201      	movs	r2, #1
     f38:	2102      	movs	r1, #2
     f3a:	486f      	ldr	r0, [pc, #444]	; (10f8 <MW_update+0x26c>)
     f3c:	f000 fb24 	bl	1588 <__HAL_GPIO_WritePin_veneer>
			mw_sweep_settings.state = MW_STABILISING;
     f40:	4b6b      	ldr	r3, [pc, #428]	; (10f0 <MW_update+0x264>)
     f42:	2202      	movs	r2, #2
     f44:	701a      	strb	r2, [r3, #0]
			if (mw_sweep_settings.current_point == mw_sweep_settings.num_steps) { // All steps completed, tidy up and restart next sweep
     f46:	4b6a      	ldr	r3, [pc, #424]	; (10f0 <MW_update+0x264>)
     f48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
     f4a:	4b69      	ldr	r3, [pc, #420]	; (10f0 <MW_update+0x264>)
     f4c:	68db      	ldr	r3, [r3, #12]
     f4e:	429a      	cmp	r2, r3
     f50:	d15c      	bne.n	100c <MW_update+0x180>
				HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
     f52:	2201      	movs	r2, #1
     f54:	2101      	movs	r1, #1
     f56:	4869      	ldr	r0, [pc, #420]	; (10fc <MW_update+0x270>)
     f58:	f000 fb16 	bl	1588 <__HAL_GPIO_WritePin_veneer>
				sweep_period_us=check_timer(SWEEP_TIMER);
     f5c:	4b68      	ldr	r3, [pc, #416]	; (1100 <MW_update+0x274>)
     f5e:	681b      	ldr	r3, [r3, #0]
     f60:	4618      	mov	r0, r3
     f62:	f000 fa1b 	bl	139c <check_timer>
     f66:	60b8      	str	r0, [r7, #8]
				stop_timer(SWEEP_TIMER);
     f68:	4b65      	ldr	r3, [pc, #404]	; (1100 <MW_update+0x274>)
     f6a:	681b      	ldr	r3, [r3, #0]
     f6c:	4618      	mov	r0, r3
     f6e:	f000 fa03 	bl	1378 <stop_timer>
				printf("Sweep complete in %.4g s. Expected %.4g s. %u samples\r\n", (double)(sweep_period_us)/1000000, mw_sweep_settings.sweep_period, sample_count);
     f72:	68bb      	ldr	r3, [r7, #8]
     f74:	ee07 3a90 	vmov	s15, r3
     f78:	eeb8 7b67 	vcvt.f64.u32	d7, s15
     f7c:	ed9f 6b5a 	vldr	d6, [pc, #360]	; 10e8 <MW_update+0x25c>
     f80:	ee87 5b06 	vdiv.f64	d5, d7, d6
     f84:	4b5a      	ldr	r3, [pc, #360]	; (10f0 <MW_update+0x264>)
     f86:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
     f8a:	495e      	ldr	r1, [pc, #376]	; (1104 <MW_update+0x278>)
     f8c:	8809      	ldrh	r1, [r1, #0]
     f8e:	b289      	uxth	r1, r1
     f90:	9102      	str	r1, [sp, #8]
     f92:	e9cd 2300 	strd	r2, r3, [sp]
     f96:	ec53 2b15 	vmov	r2, r3, d5
     f9a:	485b      	ldr	r0, [pc, #364]	; (1108 <MW_update+0x27c>)
     f9c:	f000 fafc 	bl	1598 <__printf_veneer>
				/* Check if the ADC registered the correct number of samples */
				uint16_t expected_samples = mw_sweep_settings.pop_cycles_per_point * (mw_sweep_settings.num_steps + 1);
     fa0:	4b53      	ldr	r3, [pc, #332]	; (10f0 <MW_update+0x264>)
     fa2:	695b      	ldr	r3, [r3, #20]
     fa4:	b29a      	uxth	r2, r3
     fa6:	4b52      	ldr	r3, [pc, #328]	; (10f0 <MW_update+0x264>)
     fa8:	68db      	ldr	r3, [r3, #12]
     faa:	3301      	adds	r3, #1
     fac:	b29b      	uxth	r3, r3
     fae:	fb12 f303 	smulbb	r3, r2, r3
     fb2:	80fb      	strh	r3, [r7, #6]
				uint16_t possible_samples = expected_samples + mw_sweep_settings.num_steps + 1;
     fb4:	4b4e      	ldr	r3, [pc, #312]	; (10f0 <MW_update+0x264>)
     fb6:	68db      	ldr	r3, [r3, #12]
     fb8:	b29a      	uxth	r2, r3
     fba:	88fb      	ldrh	r3, [r7, #6]
     fbc:	4413      	add	r3, r2
     fbe:	b29b      	uxth	r3, r3
     fc0:	3301      	adds	r3, #1
     fc2:	80bb      	strh	r3, [r7, #4]
//				printf("Sweep generated %u full POP cycles and registered %u samples\r\n", expected_samples, sample_count);
				if ((sample_count == expected_samples) || (sample_count == possible_samples)) {
     fc4:	4b4f      	ldr	r3, [pc, #316]	; (1104 <MW_update+0x278>)
     fc6:	881b      	ldrh	r3, [r3, #0]
     fc8:	b29b      	uxth	r3, r3
     fca:	88fa      	ldrh	r2, [r7, #6]
     fcc:	429a      	cmp	r2, r3
     fce:	d010      	beq.n	ff2 <MW_update+0x166>
     fd0:	4b4c      	ldr	r3, [pc, #304]	; (1104 <MW_update+0x278>)
     fd2:	881b      	ldrh	r3, [r3, #0]
     fd4:	b29b      	uxth	r3, r3
     fd6:	88ba      	ldrh	r2, [r7, #4]
     fd8:	429a      	cmp	r2, r3
     fda:	d00a      	beq.n	ff2 <MW_update+0x166>
					#ifdef MW_VERBOSE
					printf("Sweep generated and successfully registered %u samples\r\n", sample_count);
					#endif //MW_VERBOSE
				} else {
					printf("Warning - sweep generated %u samples but %u registered\r\n", expected_samples, sample_count);
     fdc:	88fb      	ldrh	r3, [r7, #6]
     fde:	4a49      	ldr	r2, [pc, #292]	; (1104 <MW_update+0x278>)
     fe0:	8812      	ldrh	r2, [r2, #0]
     fe2:	b292      	uxth	r2, r2
     fe4:	4619      	mov	r1, r3
     fe6:	4849      	ldr	r0, [pc, #292]	; (110c <MW_update+0x280>)
     fe8:	f000 fad6 	bl	1598 <__printf_veneer>
					printf("Timing of last sample is marginal\r\n");
     fec:	4848      	ldr	r0, [pc, #288]	; (1110 <MW_update+0x284>)
     fee:	f000 fae7 	bl	15c0 <__puts_veneer>
//				printf("MW processing time: %lu us\r\n", measured_processing_time_us);
//				if ((double)(measured_processing_time_us)/MW_PROCESSING_TIME_US > 1.1) {
//					printf("Warning - measured MW processing time (%lu us)is larger than the %lu us expected\r\n", measured_processing_time_us, MW_PROCESSING_TIME_US);
//				}
				#endif //MW_VERBOSE
				if (mw_sweep_settings.sweep_mode == SWEEP_ONCE) {//have reached the end of a single sweep and should stop
     ff2:	4b3f      	ldr	r3, [pc, #252]	; (10f0 <MW_update+0x264>)
     ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
     ff8:	2b02      	cmp	r3, #2
     ffa:	d103      	bne.n	1004 <MW_update+0x178>
					mw_sweep_settings.state = MW_STOPPED;
     ffc:	4b3c      	ldr	r3, [pc, #240]	; (10f0 <MW_update+0x264>)
     ffe:	2200      	movs	r2, #0
    1000:	701a      	strb	r2, [r3, #0]
						printf("Failure to program value to DAC \r\n");
						Error_Handler();
					}
				#endif //RAMP_DAC
			}
			break;
    1002:	e069      	b.n	10d8 <MW_update+0x24c>
					start_MW_sweep(false); //restart the next MW sweep without updating mw_sweep_settings.sweep_mode
    1004:	2000      	movs	r0, #0
    1006:	f7ff fecb 	bl	da0 <start_MW_sweep>
			break;
    100a:	e065      	b.n	10d8 <MW_update+0x24c>
				mw_sweep_settings.current_point++; //increment point counter
    100c:	4b38      	ldr	r3, [pc, #224]	; (10f0 <MW_update+0x264>)
    100e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1010:	3301      	adds	r3, #1
    1012:	4a37      	ldr	r2, [pc, #220]	; (10f0 <MW_update+0x264>)
    1014:	6253      	str	r3, [r2, #36]	; 0x24
				uint32_t local_NFRAC = mw_sweep_settings.NFRAC_start + mw_sweep_settings.step_size * mw_sweep_settings.current_point;
    1016:	4b36      	ldr	r3, [pc, #216]	; (10f0 <MW_update+0x264>)
    1018:	689a      	ldr	r2, [r3, #8]
    101a:	4b35      	ldr	r3, [pc, #212]	; (10f0 <MW_update+0x264>)
    101c:	691b      	ldr	r3, [r3, #16]
    101e:	4934      	ldr	r1, [pc, #208]	; (10f0 <MW_update+0x264>)
    1020:	6a49      	ldr	r1, [r1, #36]	; 0x24
    1022:	fb01 f303 	mul.w	r3, r1, r3
    1026:	4413      	add	r3, r2
    1028:	60fb      	str	r3, [r7, #12]
				set_freq_regs(mw_sweep_settings.NINT, local_NFRAC, mw_sweep_settings.k); //program new MW frequency
    102a:	4b31      	ldr	r3, [pc, #196]	; (10f0 <MW_update+0x264>)
    102c:	685b      	ldr	r3, [r3, #4]
    102e:	4a30      	ldr	r2, [pc, #192]	; (10f0 <MW_update+0x264>)
    1030:	7852      	ldrb	r2, [r2, #1]
    1032:	68f9      	ldr	r1, [r7, #12]
    1034:	4618      	mov	r0, r3
    1036:	f7ff fa13 	bl	460 <set_freq_regs>
				start_timer(MW_TIMER); //Restart timer for MW stabilisation time
    103a:	4b2e      	ldr	r3, [pc, #184]	; (10f4 <MW_update+0x268>)
    103c:	681b      	ldr	r3, [r3, #0]
    103e:	4618      	mov	r0, r3
    1040:	f000 f97c 	bl	133c <start_timer>
			break;
    1044:	e048      	b.n	10d8 <MW_update+0x24c>

		case MW_CALIBRATE: //Measures the elapsed time taken for 101 samples (100 POP cycles)
			if (sample_count >= 100) {//100 or more POP cycles have elapsed
    1046:	4b2f      	ldr	r3, [pc, #188]	; (1104 <MW_update+0x278>)
    1048:	881b      	ldrh	r3, [r3, #0]
    104a:	b29b      	uxth	r3, r3
    104c:	2b63      	cmp	r3, #99	; 0x63
    104e:	d942      	bls.n	10d6 <MW_update+0x24a>
				uint32_t total_POP_cal_period = check_timer(MW_TIMER);
    1050:	4b28      	ldr	r3, [pc, #160]	; (10f4 <MW_update+0x268>)
    1052:	681b      	ldr	r3, [r3, #0]
    1054:	4618      	mov	r0, r3
    1056:	f000 f9a1 	bl	139c <check_timer>
    105a:	6138      	str	r0, [r7, #16]
				POP_period_us = (float)(total_POP_cal_period) / 100 + 0.5;
    105c:	693b      	ldr	r3, [r7, #16]
    105e:	ee07 3a90 	vmov	s15, r3
    1062:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    1066:	eddf 6a2b 	vldr	s13, [pc, #172]	; 1114 <MW_update+0x288>
    106a:	eec7 7a26 	vdiv.f32	s15, s14, s13
    106e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
    1072:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    1076:	ee37 7b06 	vadd.f64	d7, d7, d6
    107a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    107e:	ee17 2a90 	vmov	r2, s15
    1082:	4b25      	ldr	r3, [pc, #148]	; (1118 <MW_update+0x28c>)
    1084:	601a      	str	r2, [r3, #0]
				stop_timer(MW_TIMER);
    1086:	4b1b      	ldr	r3, [pc, #108]	; (10f4 <MW_update+0x268>)
    1088:	681b      	ldr	r3, [r3, #0]
    108a:	4618      	mov	r0, r3
    108c:	f000 f974 	bl	1378 <stop_timer>
				printf("POP period, averaged over 100 cycles: %lu us\r\n", POP_period_us);
    1090:	4b21      	ldr	r3, [pc, #132]	; (1118 <MW_update+0x28c>)
    1092:	681b      	ldr	r3, [r3, #0]
    1094:	4619      	mov	r1, r3
    1096:	4821      	ldr	r0, [pc, #132]	; (111c <MW_update+0x290>)
    1098:	f000 fa7e 	bl	1598 <__printf_veneer>
				action_taken = true;
    109c:	2301      	movs	r3, #1
    109e:	75fb      	strb	r3, [r7, #23]
				if (mw_sweep_settings.sweep_mode == POP_CAL_ONLY) {//have reached the end of calibration and should stop
    10a0:	4b13      	ldr	r3, [pc, #76]	; (10f0 <MW_update+0x264>)
    10a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
    10a6:	2b01      	cmp	r3, #1
    10a8:	d103      	bne.n	10b2 <MW_update+0x226>
					mw_sweep_settings.state = MW_STOPPED;
    10aa:	4b11      	ldr	r3, [pc, #68]	; (10f0 <MW_update+0x264>)
    10ac:	2200      	movs	r2, #0
    10ae:	701a      	strb	r2, [r3, #0]
				} else {
						start_MW_sweep(false); //start MW_sweep without updating mw_sweep_settings.sweep_mode
				}
			}
			break;
    10b0:	e011      	b.n	10d6 <MW_update+0x24a>
						start_MW_sweep(false); //start MW_sweep without updating mw_sweep_settings.sweep_mode
    10b2:	2000      	movs	r0, #0
    10b4:	f7ff fe74 	bl	da0 <start_MW_sweep>
			break;
    10b8:	e00d      	b.n	10d6 <MW_update+0x24a>

		default: // Other state
	       printf("MW_update has detected illegal state: %u \r\n", mw_sweep_settings.state);
    10ba:	4b0d      	ldr	r3, [pc, #52]	; (10f0 <MW_update+0x264>)
    10bc:	781b      	ldrb	r3, [r3, #0]
    10be:	4619      	mov	r1, r3
    10c0:	4817      	ldr	r0, [pc, #92]	; (1120 <MW_update+0x294>)
    10c2:	f000 fa69 	bl	1598 <__printf_veneer>
	       printf("local version: %u \r\n", local_copy_of_MW_state);
    10c6:	7dbb      	ldrb	r3, [r7, #22]
    10c8:	4619      	mov	r1, r3
    10ca:	4816      	ldr	r0, [pc, #88]	; (1124 <MW_update+0x298>)
    10cc:	f000 fa64 	bl	1598 <__printf_veneer>
    10d0:	e002      	b.n	10d8 <MW_update+0x24c>
			break; //no action to take
    10d2:	bf00      	nop
    10d4:	e000      	b.n	10d8 <MW_update+0x24c>
			break;
    10d6:	bf00      	nop
	}
    return(action_taken);
    10d8:	7dfb      	ldrb	r3, [r7, #23]
}
    10da:	4618      	mov	r0, r3
    10dc:	3718      	adds	r7, #24
    10de:	46bd      	mov	sp, r7
    10e0:	bd80      	pop	{r7, pc}
    10e2:	bf00      	nop
    10e4:	f3af 8000 	nop.w
    10e8:	00000000 	.word	0x00000000
    10ec:	412e8480 	.word	0x412e8480
    10f0:	20000618 	.word	0x20000618
    10f4:	2000001c 	.word	0x2000001c
    10f8:	58020400 	.word	0x58020400
    10fc:	58021800 	.word	0x58021800
    1100:	20000020 	.word	0x20000020
    1104:	200005ea 	.word	0x200005ea
    1108:	0801c1bc 	.word	0x0801c1bc
    110c:	0801c1f4 	.word	0x0801c1f4
    1110:	0801c230 	.word	0x0801c230
    1114:	42c80000 	.word	0x42c80000
    1118:	200005ec 	.word	0x200005ec
    111c:	0801c254 	.word	0x0801c254
    1120:	0801c284 	.word	0x0801c284
    1124:	0801c2b0 	.word	0x0801c2b0

00001128 <MW_frequency_toggle>:
//}

/* Function to check MW settling time
 * Toggles between two MW frequencies
 */
void MW_frequency_toggle (const double f_one, const double f_two) {
    1128:	b580      	push	{r7, lr}
    112a:	b090      	sub	sp, #64	; 0x40
    112c:	af02      	add	r7, sp, #8
    112e:	ed87 0b02 	vstr	d0, [r7, #8]
    1132:	ed87 1b00 	vstr	d1, [r7]
	printf("MW frequency toggling experiment\r\n");
    1136:	486a      	ldr	r0, [pc, #424]	; (12e0 <MW_frequency_toggle+0x1b8>)
    1138:	f000 fa42 	bl	15c0 <__puts_veneer>
	printf("Toggling between %.10g and %.10g GHz\r\n", f_one/1000000000, f_two/1000000000);
    113c:	ed97 7b02 	vldr	d7, [r7, #8]
    1140:	ed9f 6b5f 	vldr	d6, [pc, #380]	; 12c0 <MW_frequency_toggle+0x198>
    1144:	ee87 4b06 	vdiv.f64	d4, d7, d6
    1148:	ed97 6b00 	vldr	d6, [r7]
    114c:	ed9f 5b5c 	vldr	d5, [pc, #368]	; 12c0 <MW_frequency_toggle+0x198>
    1150:	ee86 7b05 	vdiv.f64	d7, d6, d5
    1154:	ed8d 7b00 	vstr	d7, [sp]
    1158:	ec53 2b14 	vmov	r2, r3, d4
    115c:	4861      	ldr	r0, [pc, #388]	; (12e4 <MW_frequency_toggle+0x1bc>)
    115e:	f000 fa1b 	bl	1598 <__printf_veneer>

	/* For the k divider we need to find the smallest even integer or use a max of 62*/
	uint32_t k_one = VCO_MAX_FREQ / f_one;
    1162:	ed9f 5b59 	vldr	d5, [pc, #356]	; 12c8 <MW_frequency_toggle+0x1a0>
    1166:	ed97 6b02 	vldr	d6, [r7, #8]
    116a:	ee85 7b06 	vdiv.f64	d7, d5, d6
    116e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1172:	ee17 3a90 	vmov	r3, s15
    1176:	637b      	str	r3, [r7, #52]	; 0x34
	if (k_one != 1) {
    1178:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    117a:	2b01      	cmp	r3, #1
    117c:	d00b      	beq.n	1196 <MW_frequency_toggle+0x6e>
		while (k_one > 62 || k_one % 2) {
    117e:	e002      	b.n	1186 <MW_frequency_toggle+0x5e>
			k_one--;
    1180:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1182:	3b01      	subs	r3, #1
    1184:	637b      	str	r3, [r7, #52]	; 0x34
		while (k_one > 62 || k_one % 2) {
    1186:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1188:	2b3e      	cmp	r3, #62	; 0x3e
    118a:	d8f9      	bhi.n	1180 <MW_frequency_toggle+0x58>
    118c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    118e:	f003 0301 	and.w	r3, r3, #1
    1192:	2b00      	cmp	r3, #0
    1194:	d1f4      	bne.n	1180 <MW_frequency_toggle+0x58>
		}
	}
	uint32_t k_two = VCO_MAX_FREQ / f_two;
    1196:	ed9f 5b4c 	vldr	d5, [pc, #304]	; 12c8 <MW_frequency_toggle+0x1a0>
    119a:	ed97 6b00 	vldr	d6, [r7]
    119e:	ee85 7b06 	vdiv.f64	d7, d5, d6
    11a2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    11a6:	ee17 3a90 	vmov	r3, s15
    11aa:	633b      	str	r3, [r7, #48]	; 0x30
	if (k_two != 1) {
    11ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    11ae:	2b01      	cmp	r3, #1
    11b0:	d00b      	beq.n	11ca <MW_frequency_toggle+0xa2>
		while (k_two > 62 || k_two % 2) {
    11b2:	e002      	b.n	11ba <MW_frequency_toggle+0x92>
			k_two--;
    11b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    11b6:	3b01      	subs	r3, #1
    11b8:	633b      	str	r3, [r7, #48]	; 0x30
		while (k_two > 62 || k_two % 2) {
    11ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    11bc:	2b3e      	cmp	r3, #62	; 0x3e
    11be:	d8f9      	bhi.n	11b4 <MW_frequency_toggle+0x8c>
    11c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    11c2:	f003 0301 	and.w	r3, r3, #1
    11c6:	2b00      	cmp	r3, #0
    11c8:	d1f4      	bne.n	11b4 <MW_frequency_toggle+0x8c>
		}
	}

	const double N_one = ((f_one * k_one) / REF_FREQ);
    11ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    11cc:	ee07 3a90 	vmov	s15, r3
    11d0:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    11d4:	ed97 7b02 	vldr	d7, [r7, #8]
    11d8:	ee26 6b07 	vmul.f64	d6, d6, d7
    11dc:	ed9f 5b3c 	vldr	d5, [pc, #240]	; 12d0 <MW_frequency_toggle+0x1a8>
    11e0:	ee86 7b05 	vdiv.f64	d7, d6, d5
    11e4:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
	const double N_two = ((f_two * k_two) / REF_FREQ);
    11e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    11ea:	ee07 3a90 	vmov	s15, r3
    11ee:	eeb8 6b67 	vcvt.f64.u32	d6, s15
    11f2:	ed97 7b00 	vldr	d7, [r7]
    11f6:	ee26 6b07 	vmul.f64	d6, d6, d7
    11fa:	ed9f 5b35 	vldr	d5, [pc, #212]	; 12d0 <MW_frequency_toggle+0x1a8>
    11fe:	ee86 7b05 	vdiv.f64	d7, d6, d5
    1202:	ed87 7b08 	vstr	d7, [r7, #32]

	/* Extract the fractional and integer parts */
	const uint32_t N_one_INT = N_one;
    1206:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
    120a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    120e:	ee17 3a90 	vmov	r3, s15
    1212:	61fb      	str	r3, [r7, #28]
	const uint32_t N_one_FRAC = ((N_one - N_one_INT) * (1 << 24)) + 0.5;
    1214:	69fb      	ldr	r3, [r7, #28]
    1216:	ee07 3a90 	vmov	s15, r3
    121a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    121e:	ed97 6b0a 	vldr	d6, [r7, #40]	; 0x28
    1222:	ee36 7b47 	vsub.f64	d7, d6, d7
    1226:	ed9f 6b2c 	vldr	d6, [pc, #176]	; 12d8 <MW_frequency_toggle+0x1b0>
    122a:	ee27 7b06 	vmul.f64	d7, d7, d6
    122e:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    1232:	ee37 7b06 	vadd.f64	d7, d7, d6
    1236:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    123a:	ee17 3a90 	vmov	r3, s15
    123e:	61bb      	str	r3, [r7, #24]
	const uint32_t N_two_INT = N_two;
    1240:	ed97 7b08 	vldr	d7, [r7, #32]
    1244:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1248:	ee17 3a90 	vmov	r3, s15
    124c:	617b      	str	r3, [r7, #20]
	const uint32_t N_two_FRAC = ((N_two - N_two_INT) * (1 << 24)) + 0.5;
    124e:	697b      	ldr	r3, [r7, #20]
    1250:	ee07 3a90 	vmov	s15, r3
    1254:	eeb8 7b67 	vcvt.f64.u32	d7, s15
    1258:	ed97 6b08 	vldr	d6, [r7, #32]
    125c:	ee36 7b47 	vsub.f64	d7, d6, d7
    1260:	ed9f 6b1d 	vldr	d6, [pc, #116]	; 12d8 <MW_frequency_toggle+0x1b0>
    1264:	ee27 7b06 	vmul.f64	d7, d7, d6
    1268:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    126c:	ee37 7b06 	vadd.f64	d7, d7, d6
    1270:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1274:	ee17 3a90 	vmov	r3, s15
    1278:	613b      	str	r3, [r7, #16]

	while (1) {
	set_freq_regs(N_one_INT, N_one_FRAC, k_one); //Program necessary values for f_one
    127a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    127c:	69b9      	ldr	r1, [r7, #24]
    127e:	69f8      	ldr	r0, [r7, #28]
    1280:	f7ff f8ee 	bl	460 <set_freq_regs>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET); // Sets trigger output low
    1284:	2200      	movs	r2, #0
    1286:	2101      	movs	r1, #1
    1288:	4817      	ldr	r0, [pc, #92]	; (12e8 <MW_frequency_toggle+0x1c0>)
    128a:	f000 f97d 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	timer_delay(SLOW_TIMER, 100); //10ms delay
    128e:	4b17      	ldr	r3, [pc, #92]	; (12ec <MW_frequency_toggle+0x1c4>)
    1290:	681b      	ldr	r3, [r3, #0]
    1292:	2164      	movs	r1, #100	; 0x64
    1294:	4618      	mov	r0, r3
    1296:	f000 f88d 	bl	13b4 <timer_delay>
	set_freq_regs(N_two_INT, N_two_FRAC, k_two); //Program necessary values for f_two
    129a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    129c:	6939      	ldr	r1, [r7, #16]
    129e:	6978      	ldr	r0, [r7, #20]
    12a0:	f7ff f8de 	bl	460 <set_freq_regs>
	HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_SET); // Sets trigger output high
    12a4:	2201      	movs	r2, #1
    12a6:	2101      	movs	r1, #1
    12a8:	480f      	ldr	r0, [pc, #60]	; (12e8 <MW_frequency_toggle+0x1c0>)
    12aa:	f000 f96d 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	timer_delay(SLOW_TIMER, 100); //10ms delay
    12ae:	4b0f      	ldr	r3, [pc, #60]	; (12ec <MW_frequency_toggle+0x1c4>)
    12b0:	681b      	ldr	r3, [r3, #0]
    12b2:	2164      	movs	r1, #100	; 0x64
    12b4:	4618      	mov	r0, r3
    12b6:	f000 f87d 	bl	13b4 <timer_delay>
	set_freq_regs(N_one_INT, N_one_FRAC, k_one); //Program necessary values for f_one
    12ba:	e7de      	b.n	127a <MW_frequency_toggle+0x152>
    12bc:	f3af 8000 	nop.w
    12c0:	00000000 	.word	0x00000000
    12c4:	41cdcd65 	.word	0x41cdcd65
    12c8:	20000000 	.word	0x20000000
    12cc:	41ee8c21 	.word	0x41ee8c21
    12d0:	00000000 	.word	0x00000000
    12d4:	4187d784 	.word	0x4187d784
    12d8:	00000000 	.word	0x00000000
    12dc:	41700000 	.word	0x41700000
    12e0:	0801c2c8 	.word	0x0801c2c8
    12e4:	0801c2ec 	.word	0x0801c2ec
    12e8:	58021800 	.word	0x58021800
    12ec:	20000018 	.word	0x20000018

000012f0 <set_SDO_output>:
/* Selects SDO pin connectivity/functionality
 * By default, the SDO pin will output 'Lock detect' but can be connected
 * to other internal signals. See table 2.15 of HMC835 datasheet (v04.1113)
 * for more details all options
 */
 void set_SDO_output(const uint32_t GPO_setting) {
    12f0:	b580      	push	{r7, lr}
    12f2:	b084      	sub	sp, #16
    12f4:	af00      	add	r7, sp, #0
    12f6:	6078      	str	r0, [r7, #4]
	//Default output on SDO pin is 'Lock detect output', value 0x01
	//VCO divider is 0x0A
	//See table 2.15 of HMC835 datasheet for more details (v04.1113)
	uint32_t read_data = 0x0;
    12f8:	2300      	movs	r3, #0
    12fa:	60fb      	str	r3, [r7, #12]

	if (GPO_setting > 31) {
    12fc:	687b      	ldr	r3, [r7, #4]
    12fe:	2b1f      	cmp	r3, #31
    1300:	d904      	bls.n	130c <set_SDO_output+0x1c>
		printf("SDO pin value must be less that 32\r\n");
    1302:	480d      	ldr	r0, [pc, #52]	; (1338 <set_SDO_output+0x48>)
    1304:	f000 f95c 	bl	15c0 <__puts_veneer>
		Error_Handler();
    1308:	f000 f92e 	bl	1568 <__Error_Handler_veneer>
	}
	read_data = synth_readreg(GPO_REGISTER); // Get the current value.
    130c:	200f      	movs	r0, #15
    130e:	f7fe ff0d 	bl	12c <synth_readreg>
    1312:	60f8      	str	r0, [r7, #12]
	read_data &= 0xFFFFFFE0; // Zero the first 5 LSBs.
    1314:	68fb      	ldr	r3, [r7, #12]
    1316:	f023 031f 	bic.w	r3, r3, #31
    131a:	60fb      	str	r3, [r7, #12]
	//read_data |= 0x0A; //Select VCO divider output
	read_data |= GPO_setting; //Select GPO output dependent on function input value
    131c:	68fa      	ldr	r2, [r7, #12]
    131e:	687b      	ldr	r3, [r7, #4]
    1320:	4313      	orrs	r3, r2
    1322:	60fb      	str	r3, [r7, #12]
	synth_writereg(read_data, GPO_REGISTER, 0x0, VERIFY); // Update the GPO register.
    1324:	2301      	movs	r3, #1
    1326:	2200      	movs	r2, #0
    1328:	210f      	movs	r1, #15
    132a:	68f8      	ldr	r0, [r7, #12]
    132c:	f7fe fe84 	bl	38 <synth_writereg>
}
    1330:	bf00      	nop
    1332:	3710      	adds	r7, #16
    1334:	46bd      	mov	sp, r7
    1336:	bd80      	pop	{r7, pc}
    1338:	0801c314 	.word	0x0801c314

0000133c <start_timer>:

/**
  * @brief  Starts a timer.
  * @retval uint32_t
  */
uint32_t start_timer(TIM_TypeDef * timer) {
    133c:	b480      	push	{r7}
    133e:	b083      	sub	sp, #12
    1340:	af00      	add	r7, sp, #0
    1342:	6078      	str	r0, [r7, #4]

	timer->CR1 &= ~(TIM_CR1_CEN);
    1344:	687b      	ldr	r3, [r7, #4]
    1346:	681b      	ldr	r3, [r3, #0]
    1348:	f023 0201 	bic.w	r2, r3, #1
    134c:	687b      	ldr	r3, [r7, #4]
    134e:	601a      	str	r2, [r3, #0]
	timer->EGR |= TIM_EGR_UG;  // Reset CNT and PSC
    1350:	687b      	ldr	r3, [r7, #4]
    1352:	695b      	ldr	r3, [r3, #20]
    1354:	f043 0201 	orr.w	r2, r3, #1
    1358:	687b      	ldr	r3, [r7, #4]
    135a:	615a      	str	r2, [r3, #20]
	timer->CR1 |= TIM_CR1_CEN;
    135c:	687b      	ldr	r3, [r7, #4]
    135e:	681b      	ldr	r3, [r3, #0]
    1360:	f043 0201 	orr.w	r2, r3, #1
    1364:	687b      	ldr	r3, [r7, #4]
    1366:	601a      	str	r2, [r3, #0]
	//printf("Started timer with returned CNT value: %ld \r\n", timer->CNT);
	return timer->CNT;
    1368:	687b      	ldr	r3, [r7, #4]
    136a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    136c:	4618      	mov	r0, r3
    136e:	370c      	adds	r7, #12
    1370:	46bd      	mov	sp, r7
    1372:	f85d 7b04 	ldr.w	r7, [sp], #4
    1376:	4770      	bx	lr

00001378 <stop_timer>:

/**
  * @brief  Stops a timer.
  * @retval uint32_t
  */
uint32_t stop_timer(TIM_TypeDef *timer) {
    1378:	b480      	push	{r7}
    137a:	b083      	sub	sp, #12
    137c:	af00      	add	r7, sp, #0
    137e:	6078      	str	r0, [r7, #4]

	timer->CR1 &= ~(TIM_CR1_CEN);
    1380:	687b      	ldr	r3, [r7, #4]
    1382:	681b      	ldr	r3, [r3, #0]
    1384:	f023 0201 	bic.w	r2, r3, #1
    1388:	687b      	ldr	r3, [r7, #4]
    138a:	601a      	str	r2, [r3, #0]
	return timer->CNT;
    138c:	687b      	ldr	r3, [r7, #4]
    138e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    1390:	4618      	mov	r0, r3
    1392:	370c      	adds	r7, #12
    1394:	46bd      	mov	sp, r7
    1396:	f85d 7b04 	ldr.w	r7, [sp], #4
    139a:	4770      	bx	lr

0000139c <check_timer>:
/**
  * @brief  Returns timer counter value
  * @param  Timer
  * @retval Counter value
  */
uint32_t check_timer(TIM_TypeDef *timer) {
    139c:	b480      	push	{r7}
    139e:	b083      	sub	sp, #12
    13a0:	af00      	add	r7, sp, #0
    13a2:	6078      	str	r0, [r7, #4]

	return timer->CNT;
    13a4:	687b      	ldr	r3, [r7, #4]
    13a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
    13a8:	4618      	mov	r0, r3
    13aa:	370c      	adds	r7, #12
    13ac:	46bd      	mov	sp, r7
    13ae:	f85d 7b04 	ldr.w	r7, [sp], #4
    13b2:	4770      	bx	lr

000013b4 <timer_delay>:

/**
  * @brief  Uses a H/W timer to loop for the cycle count requested.
  */
void timer_delay(TIM_TypeDef *timer, const uint32_t delay_count){
    13b4:	b580      	push	{r7, lr}
    13b6:	b084      	sub	sp, #16
    13b8:	af00      	add	r7, sp, #0
    13ba:	6078      	str	r0, [r7, #4]
    13bc:	6039      	str	r1, [r7, #0]
	/* Note that we don't consider overflow.
	 * FAST_TIMER will take approximately 65 ms to overflow.
	 * SLOW_TIMER will take 650ms
	 * MW_TIMER and SWEEP_TIMER will take 71 minutes */

	uint32_t start = start_timer(timer);
    13be:	6878      	ldr	r0, [r7, #4]
    13c0:	f7ff ffbc 	bl	133c <start_timer>
    13c4:	60f8      	str	r0, [r7, #12]
//	timer->EGR |= TIM_EGR_UG;  // Reset CNT and PSC
//	timer->CR1 |= TIM_CR1_CEN; // Enable the timer
//	uint32_t start = timer->CNT; // Get the start value of the timer

//	while((timer->CNT - start) < delay_count){} // Loop until delay_us has expired
	while(timer->CNT < delay_count){} // Loop until delay_us has expired
    13c6:	bf00      	nop
    13c8:	687b      	ldr	r3, [r7, #4]
    13ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    13cc:	683a      	ldr	r2, [r7, #0]
    13ce:	429a      	cmp	r2, r3
    13d0:	d8fa      	bhi.n	13c8 <timer_delay+0x14>

	stop_timer(timer);
    13d2:	6878      	ldr	r0, [r7, #4]
    13d4:	f7ff ffd0 	bl	1378 <stop_timer>
//	timer->CR1 &= ~(TIM_CR1_CEN); // Disable the timer

}
    13d8:	bf00      	nop
    13da:	3710      	adds	r7, #16
    13dc:	46bd      	mov	sp, r7
    13de:	bd80      	pop	{r7, pc}

000013e0 <measure_POP_cycle>:
/**
  * @brief  Returns the measured period of a POP cycle as averaged over 20 cycles
  * @param  None
  * @retval Period expressed as an integer number of microseconds
  */
uint32_t measure_POP_cycle(void){
    13e0:	b580      	push	{r7, lr}
    13e2:	b084      	sub	sp, #16
    13e4:	af00      	add	r7, sp, #0

	/* Measures the elapsed time taken for 20 POP cycles
	 * Relies on the ADC value changing every time a sample is taken
	 * ADC must be initialised before running
	 */
	uint32_t adc_value = 0;
    13e6:	2300      	movs	r3, #0
    13e8:	60fb      	str	r3, [r7, #12]
	uint32_t last_adc_value = 9999;
    13ea:	f242 730f 	movw	r3, #9999	; 0x270f
    13ee:	60bb      	str	r3, [r7, #8]
	uint8_t cycle_count = 0;
    13f0:	2300      	movs	r3, #0
    13f2:	71fb      	strb	r3, [r7, #7]
	uint32_t period;
	const uint8_t iterations = 20;
    13f4:	2314      	movs	r3, #20
    13f6:	71bb      	strb	r3, [r7, #6]

	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_SET); 	//Sets MW_invalid pin high to reset POP cycle
    13f8:	2201      	movs	r2, #1
    13fa:	2102      	movs	r1, #2
    13fc:	4823      	ldr	r0, [pc, #140]	; (148c <measure_POP_cycle+0xac>)
    13fe:	f000 f8c3 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	start_timer(MW_TIMER); //reset MW_timer and start counting
    1402:	4b23      	ldr	r3, [pc, #140]	; (1490 <measure_POP_cycle+0xb0>)
    1404:	681b      	ldr	r3, [r3, #0]
    1406:	4618      	mov	r0, r3
    1408:	f7ff ff98 	bl	133c <start_timer>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Start POP cycle
    140c:	2200      	movs	r2, #0
    140e:	2102      	movs	r1, #2
    1410:	481e      	ldr	r0, [pc, #120]	; (148c <measure_POP_cycle+0xac>)
    1412:	f000 f8b9 	bl	1588 <__HAL_GPIO_WritePin_veneer>

	// get the ADC conversion value
	adc_value = HAL_ADC_GetValue(&hadc3);
    1416:	481f      	ldr	r0, [pc, #124]	; (1494 <measure_POP_cycle+0xb4>)
    1418:	f000 f8ba 	bl	1590 <__HAL_ADC_GetValue_veneer>
    141c:	60f8      	str	r0, [r7, #12]
	while (cycle_count < iterations) {
    141e:	e00c      	b.n	143a <measure_POP_cycle+0x5a>
		while (adc_value == last_adc_value) {
			adc_value = HAL_ADC_GetValue(&hadc3); //keep reading ADC until value changes
    1420:	481c      	ldr	r0, [pc, #112]	; (1494 <measure_POP_cycle+0xb4>)
    1422:	f000 f8b5 	bl	1590 <__HAL_ADC_GetValue_veneer>
    1426:	60f8      	str	r0, [r7, #12]
		while (adc_value == last_adc_value) {
    1428:	68fa      	ldr	r2, [r7, #12]
    142a:	68bb      	ldr	r3, [r7, #8]
    142c:	429a      	cmp	r2, r3
    142e:	d0f7      	beq.n	1420 <measure_POP_cycle+0x40>
		}
		last_adc_value = adc_value;
    1430:	68fb      	ldr	r3, [r7, #12]
    1432:	60bb      	str	r3, [r7, #8]
		cycle_count++;
    1434:	79fb      	ldrb	r3, [r7, #7]
    1436:	3301      	adds	r3, #1
    1438:	71fb      	strb	r3, [r7, #7]
	while (cycle_count < iterations) {
    143a:	79fa      	ldrb	r2, [r7, #7]
    143c:	79bb      	ldrb	r3, [r7, #6]
    143e:	429a      	cmp	r2, r3
    1440:	d3f2      	bcc.n	1428 <measure_POP_cycle+0x48>
	}

	period = (float)(check_timer(MW_TIMER)) / iterations + 0.5;
    1442:	4b13      	ldr	r3, [pc, #76]	; (1490 <measure_POP_cycle+0xb0>)
    1444:	681b      	ldr	r3, [r3, #0]
    1446:	4618      	mov	r0, r3
    1448:	f7ff ffa8 	bl	139c <check_timer>
    144c:	ee07 0a90 	vmov	s15, r0
    1450:	eef8 6a67 	vcvt.f32.u32	s13, s15
    1454:	79bb      	ldrb	r3, [r7, #6]
    1456:	ee07 3a90 	vmov	s15, r3
    145a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    145e:	eec6 7a87 	vdiv.f32	s15, s13, s14
    1462:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
    1466:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
    146a:	ee37 7b06 	vadd.f64	d7, d7, d6
    146e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
    1472:	ee17 3a90 	vmov	r3, s15
    1476:	603b      	str	r3, [r7, #0]
	stop_timer(MW_TIMER);
    1478:	4b05      	ldr	r3, [pc, #20]	; (1490 <measure_POP_cycle+0xb0>)
    147a:	681b      	ldr	r3, [r3, #0]
    147c:	4618      	mov	r0, r3
    147e:	f7ff ff7b 	bl	1378 <stop_timer>
	#ifdef TIMER_VERBOSE
		printf("Time for %u POP cycles: %lu us\r\n", iterations, total_period);
		printf("POP period: %lu us\r\n", period);
	#endif //TIMER_VERBOSE
	return (period);
    1482:	683b      	ldr	r3, [r7, #0]

}
    1484:	4618      	mov	r0, r3
    1486:	3710      	adds	r7, #16
    1488:	46bd      	mov	sp, r7
    148a:	bd80      	pop	{r7, pc}
    148c:	58020400 	.word	0x58020400
    1490:	2000001c 	.word	0x2000001c
    1494:	2000024c 	.word	0x2000024c

00001498 <start_pop>:

	printf("POP cycle stopped!\r\n");

}

void start_pop() {
    1498:	b580      	push	{r7, lr}
    149a:	af00      	add	r7, sp, #0

	/* Timer A is the LASER enable, Timer E is the microwave pulse */
	if (HAL_HRTIM_WaveformOutputStart(&hhrtim,
    149c:	f240 1103 	movw	r1, #259	; 0x103
    14a0:	480f      	ldr	r0, [pc, #60]	; (14e0 <start_pop+0x48>)
    14a2:	f000 f86d 	bl	1580 <__HAL_HRTIM_WaveformOutputStart_veneer>
    14a6:	4603      	mov	r3, r0
    14a8:	2b00      	cmp	r3, #0
    14aa:	d004      	beq.n	14b6 <start_pop+0x1e>
	HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 | HRTIM_OUTPUT_TE1) != HAL_OK) {
		printf("Failed to start POP!\r\n");
    14ac:	480d      	ldr	r0, [pc, #52]	; (14e4 <start_pop+0x4c>)
    14ae:	f000 f887 	bl	15c0 <__puts_veneer>
		Error_Handler();
    14b2:	f000 f859 	bl	1568 <__Error_Handler_veneer>
		Error_Handler();
	}

#endif

	if (HAL_HRTIM_WaveformCounterStart_IT(&hhrtim,
    14b6:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
    14ba:	4809      	ldr	r0, [pc, #36]	; (14e0 <start_pop+0x48>)
    14bc:	f000 f87c 	bl	15b8 <__HAL_HRTIM_WaveformCountStart_IT_veneer>
    14c0:	4603      	mov	r3, r0
    14c2:	2b00      	cmp	r3, #0
    14c4:	d004      	beq.n	14d0 <start_pop+0x38>
	HRTIM_TIMERID_TIMER_A | HRTIM_TIMERID_TIMER_E) != HAL_OK) {
		printf("POP failure point E!\r\n");
    14c6:	4808      	ldr	r0, [pc, #32]	; (14e8 <start_pop+0x50>)
    14c8:	f000 f87a 	bl	15c0 <__puts_veneer>
		Error_Handler();
    14cc:	f000 f84c 	bl	1568 <__Error_Handler_veneer>
	}

	pop_running = true;
    14d0:	4b06      	ldr	r3, [pc, #24]	; (14ec <start_pop+0x54>)
    14d2:	2201      	movs	r2, #1
    14d4:	701a      	strb	r2, [r3, #0]

	printf("POP cycle running!\r\n");
    14d6:	4806      	ldr	r0, [pc, #24]	; (14f0 <start_pop+0x58>)
    14d8:	f000 f872 	bl	15c0 <__puts_veneer>

}
    14dc:	bf00      	nop
    14de:	bd80      	pop	{r7, pc}
    14e0:	200002c4 	.word	0x200002c4
    14e4:	0801c338 	.word	0x0801c338
    14e8:	0801c350 	.word	0x0801c350
    14ec:	20000668 	.word	0x20000668
    14f0:	0801c368 	.word	0x0801c368

000014f4 <stop_pop>:
void stop_pop() {
    14f4:	b580      	push	{r7, lr}
    14f6:	af00      	add	r7, sp, #0
	if (HAL_HRTIM_WaveformOutputStop(&hhrtim,
    14f8:	f240 1103 	movw	r1, #259	; 0x103
    14fc:	4813      	ldr	r0, [pc, #76]	; (154c <stop_pop+0x58>)
    14fe:	f000 f84f 	bl	15a0 <__HAL_HRTIM_WaveformOutputStop_veneer>
    1502:	4603      	mov	r3, r0
    1504:	2b00      	cmp	r3, #0
    1506:	d004      	beq.n	1512 <stop_pop+0x1e>
		printf("POP failure point A!\r\n");
    1508:	4811      	ldr	r0, [pc, #68]	; (1550 <stop_pop+0x5c>)
    150a:	f000 f859 	bl	15c0 <__puts_veneer>
		Error_Handler();
    150e:	f000 f82b 	bl	1568 <__Error_Handler_veneer>
	if (HAL_HRTIM_WaveformCounterStop_IT(&hhrtim,
    1512:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
    1516:	480d      	ldr	r0, [pc, #52]	; (154c <stop_pop+0x58>)
    1518:	f000 f846 	bl	15a8 <__HAL_HRTIM_WaveformCountStop_IT_veneer>
    151c:	4603      	mov	r3, r0
    151e:	2b00      	cmp	r3, #0
    1520:	d004      	beq.n	152c <stop_pop+0x38>
		printf("POP failure point B!\r\n");
    1522:	480c      	ldr	r0, [pc, #48]	; (1554 <stop_pop+0x60>)
    1524:	f000 f84c 	bl	15c0 <__puts_veneer>
		Error_Handler();
    1528:	f000 f81e 	bl	1568 <__Error_Handler_veneer>
	pop_cycle_count = 0;
    152c:	4b0a      	ldr	r3, [pc, #40]	; (1558 <stop_pop+0x64>)
    152e:	2200      	movs	r2, #0
    1530:	601a      	str	r2, [r3, #0]
	pop_running = false;
    1532:	4b0a      	ldr	r3, [pc, #40]	; (155c <stop_pop+0x68>)
    1534:	2200      	movs	r2, #0
    1536:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0); //turn off amber LED
    1538:	2200      	movs	r2, #0
    153a:	2102      	movs	r1, #2
    153c:	4808      	ldr	r0, [pc, #32]	; (1560 <stop_pop+0x6c>)
    153e:	f000 f823 	bl	1588 <__HAL_GPIO_WritePin_veneer>
	printf("POP cycle stopped!\r\n");
    1542:	4808      	ldr	r0, [pc, #32]	; (1564 <stop_pop+0x70>)
    1544:	f000 f83c 	bl	15c0 <__puts_veneer>
}
    1548:	bf00      	nop
    154a:	bd80      	pop	{r7, pc}
    154c:	200002c4 	.word	0x200002c4
    1550:	0801c37c 	.word	0x0801c37c
    1554:	0801c394 	.word	0x0801c394
    1558:	20000664 	.word	0x20000664
    155c:	20000668 	.word	0x20000668
    1560:	58021000 	.word	0x58021000
    1564:	0801c3ac 	.word	0x0801c3ac

00001568 <__Error_Handler_veneer>:
    1568:	f85f f000 	ldr.w	pc, [pc]	; 156c <__Error_Handler_veneer+0x4>
    156c:	08002e3d 	.word	0x08002e3d

00001570 <__HAL_GPIO_ReadPin_veneer>:
    1570:	f85f f000 	ldr.w	pc, [pc]	; 1574 <__HAL_GPIO_ReadPin_veneer+0x4>
    1574:	08007879 	.word	0x08007879

00001578 <__HAL_Delay_veneer>:
    1578:	f85f f000 	ldr.w	pc, [pc]	; 157c <__HAL_Delay_veneer+0x4>
    157c:	08003cd1 	.word	0x08003cd1

00001580 <__HAL_HRTIM_WaveformOutputStart_veneer>:
    1580:	f85f f000 	ldr.w	pc, [pc]	; 1584 <__HAL_HRTIM_WaveformOutputStart_veneer+0x4>
    1584:	08007f6b 	.word	0x08007f6b

00001588 <__HAL_GPIO_WritePin_veneer>:
    1588:	f85f f000 	ldr.w	pc, [pc]	; 158c <__HAL_GPIO_WritePin_veneer+0x4>
    158c:	080078a9 	.word	0x080078a9

00001590 <__HAL_ADC_GetValue_veneer>:
    1590:	f85f f000 	ldr.w	pc, [pc]	; 1594 <__HAL_ADC_GetValue_veneer+0x4>
    1594:	0800477d 	.word	0x0800477d

00001598 <__printf_veneer>:
    1598:	f85f f000 	ldr.w	pc, [pc]	; 159c <__printf_veneer+0x4>
    159c:	08019a09 	.word	0x08019a09

000015a0 <__HAL_HRTIM_WaveformOutputStop_veneer>:
    15a0:	f85f f000 	ldr.w	pc, [pc]	; 15a4 <__HAL_HRTIM_WaveformOutputStop_veneer+0x4>
    15a4:	08007fc5 	.word	0x08007fc5

000015a8 <__HAL_HRTIM_WaveformCountStop_IT_veneer>:
    15a8:	f85f f000 	ldr.w	pc, [pc]	; 15ac <__HAL_HRTIM_WaveformCountStop_IT_veneer+0x4>
    15ac:	08008101 	.word	0x08008101

000015b0 <__HAL_GPIO_TogglePin_veneer>:
    15b0:	f85f f000 	ldr.w	pc, [pc]	; 15b4 <__HAL_GPIO_TogglePin_veneer+0x4>
    15b4:	080078db 	.word	0x080078db

000015b8 <__HAL_HRTIM_WaveformCountStart_IT_veneer>:
    15b8:	f85f f000 	ldr.w	pc, [pc]	; 15bc <__HAL_HRTIM_WaveformCountStart_IT_veneer+0x4>
    15bc:	08008021 	.word	0x08008021

000015c0 <__puts_veneer>:
    15c0:	f85f f000 	ldr.w	pc, [pc]	; 15c4 <__puts_veneer+0x4>
    15c4:	08019ad5 	.word	0x08019ad5

Disassembly of section .text:

08001860 <__do_global_dtors_aux>:
 8001860:	b510      	push	{r4, lr}
 8001862:	4c05      	ldr	r4, [pc, #20]	; (8001878 <__do_global_dtors_aux+0x18>)
 8001864:	7823      	ldrb	r3, [r4, #0]
 8001866:	b933      	cbnz	r3, 8001876 <__do_global_dtors_aux+0x16>
 8001868:	4b04      	ldr	r3, [pc, #16]	; (800187c <__do_global_dtors_aux+0x1c>)
 800186a:	b113      	cbz	r3, 8001872 <__do_global_dtors_aux+0x12>
 800186c:	4804      	ldr	r0, [pc, #16]	; (8001880 <__do_global_dtors_aux+0x20>)
 800186e:	f3af 8000 	nop.w
 8001872:	2301      	movs	r3, #1
 8001874:	7023      	strb	r3, [r4, #0]
 8001876:	bd10      	pop	{r4, pc}
 8001878:	20000230 	.word	0x20000230
 800187c:	00000000 	.word	0x00000000
 8001880:	0801b910 	.word	0x0801b910

08001884 <frame_dummy>:
 8001884:	b508      	push	{r3, lr}
 8001886:	4b03      	ldr	r3, [pc, #12]	; (8001894 <frame_dummy+0x10>)
 8001888:	b11b      	cbz	r3, 8001892 <frame_dummy+0xe>
 800188a:	4903      	ldr	r1, [pc, #12]	; (8001898 <frame_dummy+0x14>)
 800188c:	4803      	ldr	r0, [pc, #12]	; (800189c <frame_dummy+0x18>)
 800188e:	f3af 8000 	nop.w
 8001892:	bd08      	pop	{r3, pc}
 8001894:	00000000 	.word	0x00000000
 8001898:	20000234 	.word	0x20000234
 800189c:	0801b910 	.word	0x0801b910

080018a0 <memchr>:
 80018a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80018a4:	2a10      	cmp	r2, #16
 80018a6:	db2b      	blt.n	8001900 <memchr+0x60>
 80018a8:	f010 0f07 	tst.w	r0, #7
 80018ac:	d008      	beq.n	80018c0 <memchr+0x20>
 80018ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80018b2:	3a01      	subs	r2, #1
 80018b4:	428b      	cmp	r3, r1
 80018b6:	d02d      	beq.n	8001914 <memchr+0x74>
 80018b8:	f010 0f07 	tst.w	r0, #7
 80018bc:	b342      	cbz	r2, 8001910 <memchr+0x70>
 80018be:	d1f6      	bne.n	80018ae <memchr+0xe>
 80018c0:	b4f0      	push	{r4, r5, r6, r7}
 80018c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80018c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80018ca:	f022 0407 	bic.w	r4, r2, #7
 80018ce:	f07f 0700 	mvns.w	r7, #0
 80018d2:	2300      	movs	r3, #0
 80018d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80018d8:	3c08      	subs	r4, #8
 80018da:	ea85 0501 	eor.w	r5, r5, r1
 80018de:	ea86 0601 	eor.w	r6, r6, r1
 80018e2:	fa85 f547 	uadd8	r5, r5, r7
 80018e6:	faa3 f587 	sel	r5, r3, r7
 80018ea:	fa86 f647 	uadd8	r6, r6, r7
 80018ee:	faa5 f687 	sel	r6, r5, r7
 80018f2:	b98e      	cbnz	r6, 8001918 <memchr+0x78>
 80018f4:	d1ee      	bne.n	80018d4 <memchr+0x34>
 80018f6:	bcf0      	pop	{r4, r5, r6, r7}
 80018f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80018fc:	f002 0207 	and.w	r2, r2, #7
 8001900:	b132      	cbz	r2, 8001910 <memchr+0x70>
 8001902:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001906:	3a01      	subs	r2, #1
 8001908:	ea83 0301 	eor.w	r3, r3, r1
 800190c:	b113      	cbz	r3, 8001914 <memchr+0x74>
 800190e:	d1f8      	bne.n	8001902 <memchr+0x62>
 8001910:	2000      	movs	r0, #0
 8001912:	4770      	bx	lr
 8001914:	3801      	subs	r0, #1
 8001916:	4770      	bx	lr
 8001918:	2d00      	cmp	r5, #0
 800191a:	bf06      	itte	eq
 800191c:	4635      	moveq	r5, r6
 800191e:	3803      	subeq	r0, #3
 8001920:	3807      	subne	r0, #7
 8001922:	f015 0f01 	tst.w	r5, #1
 8001926:	d107      	bne.n	8001938 <memchr+0x98>
 8001928:	3001      	adds	r0, #1
 800192a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800192e:	bf02      	ittt	eq
 8001930:	3001      	addeq	r0, #1
 8001932:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8001936:	3001      	addeq	r0, #1
 8001938:	bcf0      	pop	{r4, r5, r6, r7}
 800193a:	3801      	subs	r0, #1
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop

08001940 <strlen>:
 8001940:	4603      	mov	r3, r0
 8001942:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001946:	2a00      	cmp	r2, #0
 8001948:	d1fb      	bne.n	8001942 <strlen+0x2>
 800194a:	1a18      	subs	r0, r3, r0
 800194c:	3801      	subs	r0, #1
 800194e:	4770      	bx	lr

08001950 <__aeabi_uldivmod>:
 8001950:	b953      	cbnz	r3, 8001968 <__aeabi_uldivmod+0x18>
 8001952:	b94a      	cbnz	r2, 8001968 <__aeabi_uldivmod+0x18>
 8001954:	2900      	cmp	r1, #0
 8001956:	bf08      	it	eq
 8001958:	2800      	cmpeq	r0, #0
 800195a:	bf1c      	itt	ne
 800195c:	f04f 31ff 	movne.w	r1, #4294967295
 8001960:	f04f 30ff 	movne.w	r0, #4294967295
 8001964:	f000 b970 	b.w	8001c48 <__aeabi_idiv0>
 8001968:	f1ad 0c08 	sub.w	ip, sp, #8
 800196c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001970:	f000 f806 	bl	8001980 <__udivmoddi4>
 8001974:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001978:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800197c:	b004      	add	sp, #16
 800197e:	4770      	bx	lr

08001980 <__udivmoddi4>:
 8001980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001984:	9e08      	ldr	r6, [sp, #32]
 8001986:	460d      	mov	r5, r1
 8001988:	4604      	mov	r4, r0
 800198a:	460f      	mov	r7, r1
 800198c:	2b00      	cmp	r3, #0
 800198e:	d14a      	bne.n	8001a26 <__udivmoddi4+0xa6>
 8001990:	428a      	cmp	r2, r1
 8001992:	4694      	mov	ip, r2
 8001994:	d965      	bls.n	8001a62 <__udivmoddi4+0xe2>
 8001996:	fab2 f382 	clz	r3, r2
 800199a:	b143      	cbz	r3, 80019ae <__udivmoddi4+0x2e>
 800199c:	fa02 fc03 	lsl.w	ip, r2, r3
 80019a0:	f1c3 0220 	rsb	r2, r3, #32
 80019a4:	409f      	lsls	r7, r3
 80019a6:	fa20 f202 	lsr.w	r2, r0, r2
 80019aa:	4317      	orrs	r7, r2
 80019ac:	409c      	lsls	r4, r3
 80019ae:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80019b2:	fa1f f58c 	uxth.w	r5, ip
 80019b6:	fbb7 f1fe 	udiv	r1, r7, lr
 80019ba:	0c22      	lsrs	r2, r4, #16
 80019bc:	fb0e 7711 	mls	r7, lr, r1, r7
 80019c0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80019c4:	fb01 f005 	mul.w	r0, r1, r5
 80019c8:	4290      	cmp	r0, r2
 80019ca:	d90a      	bls.n	80019e2 <__udivmoddi4+0x62>
 80019cc:	eb1c 0202 	adds.w	r2, ip, r2
 80019d0:	f101 37ff 	add.w	r7, r1, #4294967295
 80019d4:	f080 811c 	bcs.w	8001c10 <__udivmoddi4+0x290>
 80019d8:	4290      	cmp	r0, r2
 80019da:	f240 8119 	bls.w	8001c10 <__udivmoddi4+0x290>
 80019de:	3902      	subs	r1, #2
 80019e0:	4462      	add	r2, ip
 80019e2:	1a12      	subs	r2, r2, r0
 80019e4:	b2a4      	uxth	r4, r4
 80019e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80019ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80019ee:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80019f2:	fb00 f505 	mul.w	r5, r0, r5
 80019f6:	42a5      	cmp	r5, r4
 80019f8:	d90a      	bls.n	8001a10 <__udivmoddi4+0x90>
 80019fa:	eb1c 0404 	adds.w	r4, ip, r4
 80019fe:	f100 32ff 	add.w	r2, r0, #4294967295
 8001a02:	f080 8107 	bcs.w	8001c14 <__udivmoddi4+0x294>
 8001a06:	42a5      	cmp	r5, r4
 8001a08:	f240 8104 	bls.w	8001c14 <__udivmoddi4+0x294>
 8001a0c:	4464      	add	r4, ip
 8001a0e:	3802      	subs	r0, #2
 8001a10:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001a14:	1b64      	subs	r4, r4, r5
 8001a16:	2100      	movs	r1, #0
 8001a18:	b11e      	cbz	r6, 8001a22 <__udivmoddi4+0xa2>
 8001a1a:	40dc      	lsrs	r4, r3
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	e9c6 4300 	strd	r4, r3, [r6]
 8001a22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a26:	428b      	cmp	r3, r1
 8001a28:	d908      	bls.n	8001a3c <__udivmoddi4+0xbc>
 8001a2a:	2e00      	cmp	r6, #0
 8001a2c:	f000 80ed 	beq.w	8001c0a <__udivmoddi4+0x28a>
 8001a30:	2100      	movs	r1, #0
 8001a32:	e9c6 0500 	strd	r0, r5, [r6]
 8001a36:	4608      	mov	r0, r1
 8001a38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a3c:	fab3 f183 	clz	r1, r3
 8001a40:	2900      	cmp	r1, #0
 8001a42:	d149      	bne.n	8001ad8 <__udivmoddi4+0x158>
 8001a44:	42ab      	cmp	r3, r5
 8001a46:	d302      	bcc.n	8001a4e <__udivmoddi4+0xce>
 8001a48:	4282      	cmp	r2, r0
 8001a4a:	f200 80f8 	bhi.w	8001c3e <__udivmoddi4+0x2be>
 8001a4e:	1a84      	subs	r4, r0, r2
 8001a50:	eb65 0203 	sbc.w	r2, r5, r3
 8001a54:	2001      	movs	r0, #1
 8001a56:	4617      	mov	r7, r2
 8001a58:	2e00      	cmp	r6, #0
 8001a5a:	d0e2      	beq.n	8001a22 <__udivmoddi4+0xa2>
 8001a5c:	e9c6 4700 	strd	r4, r7, [r6]
 8001a60:	e7df      	b.n	8001a22 <__udivmoddi4+0xa2>
 8001a62:	b902      	cbnz	r2, 8001a66 <__udivmoddi4+0xe6>
 8001a64:	deff      	udf	#255	; 0xff
 8001a66:	fab2 f382 	clz	r3, r2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f040 8090 	bne.w	8001b90 <__udivmoddi4+0x210>
 8001a70:	1a8a      	subs	r2, r1, r2
 8001a72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001a76:	fa1f fe8c 	uxth.w	lr, ip
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	fbb2 f5f7 	udiv	r5, r2, r7
 8001a80:	fb07 2015 	mls	r0, r7, r5, r2
 8001a84:	0c22      	lsrs	r2, r4, #16
 8001a86:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8001a8a:	fb0e f005 	mul.w	r0, lr, r5
 8001a8e:	4290      	cmp	r0, r2
 8001a90:	d908      	bls.n	8001aa4 <__udivmoddi4+0x124>
 8001a92:	eb1c 0202 	adds.w	r2, ip, r2
 8001a96:	f105 38ff 	add.w	r8, r5, #4294967295
 8001a9a:	d202      	bcs.n	8001aa2 <__udivmoddi4+0x122>
 8001a9c:	4290      	cmp	r0, r2
 8001a9e:	f200 80cb 	bhi.w	8001c38 <__udivmoddi4+0x2b8>
 8001aa2:	4645      	mov	r5, r8
 8001aa4:	1a12      	subs	r2, r2, r0
 8001aa6:	b2a4      	uxth	r4, r4
 8001aa8:	fbb2 f0f7 	udiv	r0, r2, r7
 8001aac:	fb07 2210 	mls	r2, r7, r0, r2
 8001ab0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001ab4:	fb0e fe00 	mul.w	lr, lr, r0
 8001ab8:	45a6      	cmp	lr, r4
 8001aba:	d908      	bls.n	8001ace <__udivmoddi4+0x14e>
 8001abc:	eb1c 0404 	adds.w	r4, ip, r4
 8001ac0:	f100 32ff 	add.w	r2, r0, #4294967295
 8001ac4:	d202      	bcs.n	8001acc <__udivmoddi4+0x14c>
 8001ac6:	45a6      	cmp	lr, r4
 8001ac8:	f200 80bb 	bhi.w	8001c42 <__udivmoddi4+0x2c2>
 8001acc:	4610      	mov	r0, r2
 8001ace:	eba4 040e 	sub.w	r4, r4, lr
 8001ad2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8001ad6:	e79f      	b.n	8001a18 <__udivmoddi4+0x98>
 8001ad8:	f1c1 0720 	rsb	r7, r1, #32
 8001adc:	408b      	lsls	r3, r1
 8001ade:	fa22 fc07 	lsr.w	ip, r2, r7
 8001ae2:	ea4c 0c03 	orr.w	ip, ip, r3
 8001ae6:	fa05 f401 	lsl.w	r4, r5, r1
 8001aea:	fa20 f307 	lsr.w	r3, r0, r7
 8001aee:	40fd      	lsrs	r5, r7
 8001af0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001af4:	4323      	orrs	r3, r4
 8001af6:	fbb5 f8f9 	udiv	r8, r5, r9
 8001afa:	fa1f fe8c 	uxth.w	lr, ip
 8001afe:	fb09 5518 	mls	r5, r9, r8, r5
 8001b02:	0c1c      	lsrs	r4, r3, #16
 8001b04:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001b08:	fb08 f50e 	mul.w	r5, r8, lr
 8001b0c:	42a5      	cmp	r5, r4
 8001b0e:	fa02 f201 	lsl.w	r2, r2, r1
 8001b12:	fa00 f001 	lsl.w	r0, r0, r1
 8001b16:	d90b      	bls.n	8001b30 <__udivmoddi4+0x1b0>
 8001b18:	eb1c 0404 	adds.w	r4, ip, r4
 8001b1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8001b20:	f080 8088 	bcs.w	8001c34 <__udivmoddi4+0x2b4>
 8001b24:	42a5      	cmp	r5, r4
 8001b26:	f240 8085 	bls.w	8001c34 <__udivmoddi4+0x2b4>
 8001b2a:	f1a8 0802 	sub.w	r8, r8, #2
 8001b2e:	4464      	add	r4, ip
 8001b30:	1b64      	subs	r4, r4, r5
 8001b32:	b29d      	uxth	r5, r3
 8001b34:	fbb4 f3f9 	udiv	r3, r4, r9
 8001b38:	fb09 4413 	mls	r4, r9, r3, r4
 8001b3c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001b40:	fb03 fe0e 	mul.w	lr, r3, lr
 8001b44:	45a6      	cmp	lr, r4
 8001b46:	d908      	bls.n	8001b5a <__udivmoddi4+0x1da>
 8001b48:	eb1c 0404 	adds.w	r4, ip, r4
 8001b4c:	f103 35ff 	add.w	r5, r3, #4294967295
 8001b50:	d26c      	bcs.n	8001c2c <__udivmoddi4+0x2ac>
 8001b52:	45a6      	cmp	lr, r4
 8001b54:	d96a      	bls.n	8001c2c <__udivmoddi4+0x2ac>
 8001b56:	3b02      	subs	r3, #2
 8001b58:	4464      	add	r4, ip
 8001b5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001b5e:	fba3 9502 	umull	r9, r5, r3, r2
 8001b62:	eba4 040e 	sub.w	r4, r4, lr
 8001b66:	42ac      	cmp	r4, r5
 8001b68:	46c8      	mov	r8, r9
 8001b6a:	46ae      	mov	lr, r5
 8001b6c:	d356      	bcc.n	8001c1c <__udivmoddi4+0x29c>
 8001b6e:	d053      	beq.n	8001c18 <__udivmoddi4+0x298>
 8001b70:	b156      	cbz	r6, 8001b88 <__udivmoddi4+0x208>
 8001b72:	ebb0 0208 	subs.w	r2, r0, r8
 8001b76:	eb64 040e 	sbc.w	r4, r4, lr
 8001b7a:	fa04 f707 	lsl.w	r7, r4, r7
 8001b7e:	40ca      	lsrs	r2, r1
 8001b80:	40cc      	lsrs	r4, r1
 8001b82:	4317      	orrs	r7, r2
 8001b84:	e9c6 7400 	strd	r7, r4, [r6]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b90:	f1c3 0120 	rsb	r1, r3, #32
 8001b94:	fa02 fc03 	lsl.w	ip, r2, r3
 8001b98:	fa20 f201 	lsr.w	r2, r0, r1
 8001b9c:	fa25 f101 	lsr.w	r1, r5, r1
 8001ba0:	409d      	lsls	r5, r3
 8001ba2:	432a      	orrs	r2, r5
 8001ba4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001ba8:	fa1f fe8c 	uxth.w	lr, ip
 8001bac:	fbb1 f0f7 	udiv	r0, r1, r7
 8001bb0:	fb07 1510 	mls	r5, r7, r0, r1
 8001bb4:	0c11      	lsrs	r1, r2, #16
 8001bb6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8001bba:	fb00 f50e 	mul.w	r5, r0, lr
 8001bbe:	428d      	cmp	r5, r1
 8001bc0:	fa04 f403 	lsl.w	r4, r4, r3
 8001bc4:	d908      	bls.n	8001bd8 <__udivmoddi4+0x258>
 8001bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8001bca:	f100 38ff 	add.w	r8, r0, #4294967295
 8001bce:	d22f      	bcs.n	8001c30 <__udivmoddi4+0x2b0>
 8001bd0:	428d      	cmp	r5, r1
 8001bd2:	d92d      	bls.n	8001c30 <__udivmoddi4+0x2b0>
 8001bd4:	3802      	subs	r0, #2
 8001bd6:	4461      	add	r1, ip
 8001bd8:	1b49      	subs	r1, r1, r5
 8001bda:	b292      	uxth	r2, r2
 8001bdc:	fbb1 f5f7 	udiv	r5, r1, r7
 8001be0:	fb07 1115 	mls	r1, r7, r5, r1
 8001be4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001be8:	fb05 f10e 	mul.w	r1, r5, lr
 8001bec:	4291      	cmp	r1, r2
 8001bee:	d908      	bls.n	8001c02 <__udivmoddi4+0x282>
 8001bf0:	eb1c 0202 	adds.w	r2, ip, r2
 8001bf4:	f105 38ff 	add.w	r8, r5, #4294967295
 8001bf8:	d216      	bcs.n	8001c28 <__udivmoddi4+0x2a8>
 8001bfa:	4291      	cmp	r1, r2
 8001bfc:	d914      	bls.n	8001c28 <__udivmoddi4+0x2a8>
 8001bfe:	3d02      	subs	r5, #2
 8001c00:	4462      	add	r2, ip
 8001c02:	1a52      	subs	r2, r2, r1
 8001c04:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8001c08:	e738      	b.n	8001a7c <__udivmoddi4+0xfc>
 8001c0a:	4631      	mov	r1, r6
 8001c0c:	4630      	mov	r0, r6
 8001c0e:	e708      	b.n	8001a22 <__udivmoddi4+0xa2>
 8001c10:	4639      	mov	r1, r7
 8001c12:	e6e6      	b.n	80019e2 <__udivmoddi4+0x62>
 8001c14:	4610      	mov	r0, r2
 8001c16:	e6fb      	b.n	8001a10 <__udivmoddi4+0x90>
 8001c18:	4548      	cmp	r0, r9
 8001c1a:	d2a9      	bcs.n	8001b70 <__udivmoddi4+0x1f0>
 8001c1c:	ebb9 0802 	subs.w	r8, r9, r2
 8001c20:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001c24:	3b01      	subs	r3, #1
 8001c26:	e7a3      	b.n	8001b70 <__udivmoddi4+0x1f0>
 8001c28:	4645      	mov	r5, r8
 8001c2a:	e7ea      	b.n	8001c02 <__udivmoddi4+0x282>
 8001c2c:	462b      	mov	r3, r5
 8001c2e:	e794      	b.n	8001b5a <__udivmoddi4+0x1da>
 8001c30:	4640      	mov	r0, r8
 8001c32:	e7d1      	b.n	8001bd8 <__udivmoddi4+0x258>
 8001c34:	46d0      	mov	r8, sl
 8001c36:	e77b      	b.n	8001b30 <__udivmoddi4+0x1b0>
 8001c38:	3d02      	subs	r5, #2
 8001c3a:	4462      	add	r2, ip
 8001c3c:	e732      	b.n	8001aa4 <__udivmoddi4+0x124>
 8001c3e:	4608      	mov	r0, r1
 8001c40:	e70a      	b.n	8001a58 <__udivmoddi4+0xd8>
 8001c42:	4464      	add	r4, ip
 8001c44:	3802      	subs	r0, #2
 8001c46:	e742      	b.n	8001ace <__udivmoddi4+0x14e>

08001c48 <__aeabi_idiv0>:
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop

08001c4c <__io_putchar>:
PUTCHAR_PROTOTYPE {
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 8001c54:	1d39      	adds	r1, r7, #4
 8001c56:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	4803      	ldr	r0, [pc, #12]	; (8001c6c <__io_putchar+0x20>)
 8001c5e:	f00b fe93 	bl	800d988 <HAL_UART_Transmit>
	return ch;
 8001c62:	687b      	ldr	r3, [r7, #4]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000554 	.word	0x20000554

08001c70 <main>:
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
  memcpy(&_sitcm, &_siitcm, ((void*) &_eitcm - (void*) &_sitcm));
 8001c76:	4a93      	ldr	r2, [pc, #588]	; (8001ec4 <main+0x254>)
 8001c78:	4b93      	ldr	r3, [pc, #588]	; (8001ec8 <main+0x258>)
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	4993      	ldr	r1, [pc, #588]	; (8001ecc <main+0x25c>)
 8001c80:	4891      	ldr	r0, [pc, #580]	; (8001ec8 <main+0x258>)
 8001c82:	f018 f890 	bl	8019da6 <memcpy>
  MPU_Config();
 8001c86:	f001 f887 	bl	8002d98 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001c8a:	4b91      	ldr	r3, [pc, #580]	; (8001ed0 <main+0x260>)
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d11b      	bne.n	8001cce <main+0x5e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001c96:	f3bf 8f4f 	dsb	sy
}
 8001c9a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001c9c:	f3bf 8f6f 	isb	sy
}
 8001ca0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001ca2:	4b8b      	ldr	r3, [pc, #556]	; (8001ed0 <main+0x260>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001caa:	f3bf 8f4f 	dsb	sy
}
 8001cae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cb0:	f3bf 8f6f 	isb	sy
}
 8001cb4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001cb6:	4b86      	ldr	r3, [pc, #536]	; (8001ed0 <main+0x260>)
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	4a85      	ldr	r2, [pc, #532]	; (8001ed0 <main+0x260>)
 8001cbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cc0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001cc2:	f3bf 8f4f 	dsb	sy
}
 8001cc6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cc8:	f3bf 8f6f 	isb	sy
}
 8001ccc:	e000      	b.n	8001cd0 <main+0x60>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001cce:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001cd0:	4b7f      	ldr	r3, [pc, #508]	; (8001ed0 <main+0x260>)
 8001cd2:	695b      	ldr	r3, [r3, #20]
 8001cd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d138      	bne.n	8001d4e <main+0xde>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001cdc:	4b7c      	ldr	r3, [pc, #496]	; (8001ed0 <main+0x260>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001ce4:	f3bf 8f4f 	dsb	sy
}
 8001ce8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001cea:	4b79      	ldr	r3, [pc, #484]	; (8001ed0 <main+0x260>)
 8001cec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001cf0:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	0b5b      	lsrs	r3, r3, #13
 8001cf6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001cfa:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	08db      	lsrs	r3, r3, #3
 8001d00:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d04:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	015a      	lsls	r2, r3, #5
 8001d0a:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001d0e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001d14:	496e      	ldr	r1, [pc, #440]	; (8001ed0 <main+0x260>)
 8001d16:	4313      	orrs	r3, r2
 8001d18:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	1e5a      	subs	r2, r3, #1
 8001d20:	607a      	str	r2, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1ef      	bne.n	8001d06 <main+0x96>
    } while(sets-- != 0U);
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	1e5a      	subs	r2, r3, #1
 8001d2a:	60ba      	str	r2, [r7, #8]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d1e5      	bne.n	8001cfc <main+0x8c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001d30:	f3bf 8f4f 	dsb	sy
}
 8001d34:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001d36:	4b66      	ldr	r3, [pc, #408]	; (8001ed0 <main+0x260>)
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	4a65      	ldr	r2, [pc, #404]	; (8001ed0 <main+0x260>)
 8001d3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d40:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d42:	f3bf 8f4f 	dsb	sy
}
 8001d46:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d48:	f3bf 8f6f 	isb	sy
}
 8001d4c:	e000      	b.n	8001d50 <main+0xe0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001d4e:	bf00      	nop
  HAL_Init();
 8001d50:	f001 ff2c 	bl	8003bac <HAL_Init>
  SystemClock_Config();
 8001d54:	f000 f99e 	bl	8002094 <SystemClock_Config>
  MX_GPIO_Init();
 8001d58:	f000 fe54 	bl	8002a04 <MX_GPIO_Init>
  MX_LPTIM1_Init();
 8001d5c:	f000 fc48 	bl	80025f0 <MX_LPTIM1_Init>
  MX_DAC1_Init();
 8001d60:	f000 fab8 	bl	80022d4 <MX_DAC1_Init>
  MX_USART3_UART_Init();
 8001d64:	f000 fe00 	bl	8002968 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001d68:	f000 fd12 	bl	8002790 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001d6c:	f000 fc6e 	bl	800264c <MX_TIM1_Init>
  MX_HRTIM_Init();
 8001d70:	f000 faec 	bl	800234c <MX_HRTIM_Init>
  MX_ADC3_Init();
 8001d74:	f000 fa4c 	bl	8002210 <MX_ADC3_Init>
  MX_LWIP_Init();
 8001d78:	f00c ff1a 	bl	800ebb0 <MX_LWIP_Init>
  MX_TIM2_Init();
 8001d7c:	f000 fcba 	bl	80026f4 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001d80:	f000 fda4 	bl	80028cc <MX_TIM5_Init>
  MX_TIM4_Init();
 8001d84:	f000 fd52 	bl	800282c <MX_TIM4_Init>
  printf("\033c"); //clears screen
 8001d88:	4852      	ldr	r0, [pc, #328]	; (8001ed4 <main+0x264>)
 8001d8a:	f017 fe3d 	bl	8019a08 <iprintf>
  printf("Atomic Clock - Source __TIMESTAMP__: %s\r\n", __TIMESTAMP__);
 8001d8e:	4952      	ldr	r1, [pc, #328]	; (8001ed8 <main+0x268>)
 8001d90:	4852      	ldr	r0, [pc, #328]	; (8001edc <main+0x26c>)
 8001d92:	f017 fe39 	bl	8019a08 <iprintf>
		if (init_synthesiser(MW_power) != SUCCESS) {
 8001d96:	4b52      	ldr	r3, [pc, #328]	; (8001ee0 <main+0x270>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f019 fdc4 	bl	801b928 <__init_synthesiser_veneer>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d004      	beq.n	8001db0 <main+0x140>
			printf("Synthesiser initialisation failed!\r\n");
 8001da6:	484f      	ldr	r0, [pc, #316]	; (8001ee4 <main+0x274>)
 8001da8:	f017 fe94 	bl	8019ad4 <puts>
			Error_Handler();
 8001dac:	f001 f846 	bl	8002e3c <Error_Handler>
			printf("MW power setting (LO2GAIN): 0x%x \r\n", MW_power);
 8001db0:	4b4b      	ldr	r3, [pc, #300]	; (8001ee0 <main+0x270>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	4619      	mov	r1, r3
 8001db6:	484c      	ldr	r0, [pc, #304]	; (8001ee8 <main+0x278>)
 8001db8:	f017 fe26 	bl	8019a08 <iprintf>
	if (HAL_LPTIM_Counter_Start_IT(&hlptim1, 1024) != HAL_OK) {
 8001dbc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001dc0:	484a      	ldr	r0, [pc, #296]	; (8001eec <main+0x27c>)
 8001dc2:	f007 f97d 	bl	80090c0 <HAL_LPTIM_Counter_Start_IT>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d004      	beq.n	8001dd6 <main+0x166>
		printf("Failed to start slow flashing LED!\r\n");
 8001dcc:	4848      	ldr	r0, [pc, #288]	; (8001ef0 <main+0x280>)
 8001dce:	f017 fe81 	bl	8019ad4 <puts>
		Error_Handler();
 8001dd2:	f001 f833 	bl	8002e3c <Error_Handler>
	if (HAL_DAC_Start(&hdac1, DAC_CHANNEL_1) != HAL_OK) {
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	4846      	ldr	r0, [pc, #280]	; (8001ef4 <main+0x284>)
 8001dda:	f003 fee7 	bl	8005bac <HAL_DAC_Start>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d004      	beq.n	8001dee <main+0x17e>
		printf("Failure to initialise DAC channel 1 \r\n");
 8001de4:	4844      	ldr	r0, [pc, #272]	; (8001ef8 <main+0x288>)
 8001de6:	f017 fe75 	bl	8019ad4 <puts>
		Error_Handler();
 8001dea:	f001 f827 	bl	8002e3c <Error_Handler>
	if (HAL_DAC_Start(&hdac1, DAC_CHANNEL_2) != HAL_OK) {
 8001dee:	2110      	movs	r1, #16
 8001df0:	4840      	ldr	r0, [pc, #256]	; (8001ef4 <main+0x284>)
 8001df2:	f003 fedb 	bl	8005bac <HAL_DAC_Start>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d004      	beq.n	8001e06 <main+0x196>
		printf("Failure to initialise DAC channel 2 \r\n");
 8001dfc:	483f      	ldr	r0, [pc, #252]	; (8001efc <main+0x28c>)
 8001dfe:	f017 fe69 	bl	8019ad4 <puts>
		Error_Handler();
 8001e02:	f001 f81b 	bl	8002e3c <Error_Handler>
	printf("Setting DAC output 1 to 1.00V \r\n");
 8001e06:	483e      	ldr	r0, [pc, #248]	; (8001f00 <main+0x290>)
 8001e08:	f017 fe64 	bl	8019ad4 <puts>
	if(HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 1241) != HAL_OK){
 8001e0c:	f240 43d9 	movw	r3, #1241	; 0x4d9
 8001e10:	2200      	movs	r2, #0
 8001e12:	2100      	movs	r1, #0
 8001e14:	4837      	ldr	r0, [pc, #220]	; (8001ef4 <main+0x284>)
 8001e16:	f003 ff1b 	bl	8005c50 <HAL_DAC_SetValue>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d004      	beq.n	8001e2a <main+0x1ba>
			printf("DAC setup failed for channel 1!\r\n");
 8001e20:	4838      	ldr	r0, [pc, #224]	; (8001f04 <main+0x294>)
 8001e22:	f017 fe57 	bl	8019ad4 <puts>
		Error_Handler();
 8001e26:	f001 f809 	bl	8002e3c <Error_Handler>
	printf("Setting DAC output 2 to 1.5V \r\n");
 8001e2a:	4837      	ldr	r0, [pc, #220]	; (8001f08 <main+0x298>)
 8001e2c:	f017 fe52 	bl	8019ad4 <puts>
	if(HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 1862) != HAL_OK){
 8001e30:	f240 7346 	movw	r3, #1862	; 0x746
 8001e34:	2200      	movs	r2, #0
 8001e36:	2110      	movs	r1, #16
 8001e38:	482e      	ldr	r0, [pc, #184]	; (8001ef4 <main+0x284>)
 8001e3a:	f003 ff09 	bl	8005c50 <HAL_DAC_SetValue>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d004      	beq.n	8001e4e <main+0x1de>
			printf("DAC setup failed for channel 2!\r\n");
 8001e44:	4831      	ldr	r0, [pc, #196]	; (8001f0c <main+0x29c>)
 8001e46:	f017 fe45 	bl	8019ad4 <puts>
		Error_Handler();
 8001e4a:	f000 fff7 	bl	8002e3c <Error_Handler>
	HAL_GPIO_WritePin(LASER_TUNING_GPIO_Port, LASER_TUNING_Pin, GPIO_PIN_RESET); // Laser_tuning output low
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e54:	482e      	ldr	r0, [pc, #184]	; (8001f10 <main+0x2a0>)
 8001e56:	f005 fd27 	bl	80078a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MW_INVALID_GPIO_Port, MW_INVALID_Pin, GPIO_PIN_RESET); //Sets MW_invalid pin low
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	2102      	movs	r1, #2
 8001e5e:	482c      	ldr	r0, [pc, #176]	; (8001f10 <main+0x2a0>)
 8001e60:	f005 fd22 	bl	80078a8 <HAL_GPIO_WritePin>
	if(HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK){
 8001e64:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001e68:	2100      	movs	r1, #0
 8001e6a:	482a      	ldr	r0, [pc, #168]	; (8001f14 <main+0x2a4>)
 8001e6c:	f003 fc5a 	bl	8005724 <HAL_ADCEx_Calibration_Start>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d004      	beq.n	8001e80 <main+0x210>
		printf("ADC calibration failure \r\n");
 8001e76:	4828      	ldr	r0, [pc, #160]	; (8001f18 <main+0x2a8>)
 8001e78:	f017 fe2c 	bl	8019ad4 <puts>
		Error_Handler();
 8001e7c:	f000 ffde 	bl	8002e3c <Error_Handler>
		printf("ADC sampling constants incorrectly initialised \r\n");
 8001e80:	4826      	ldr	r0, [pc, #152]	; (8001f1c <main+0x2ac>)
 8001e82:	f017 fe27 	bl	8019ad4 <puts>
		printf("2 ^ ADC_SAMPLE_POWER (%u) does not equal ADC_SAMPLES (%u)\r\n", ADC_SAMPLE_POWER, ADC_SAMPLES);
 8001e86:	2204      	movs	r2, #4
 8001e88:	2102      	movs	r1, #2
 8001e8a:	4825      	ldr	r0, [pc, #148]	; (8001f20 <main+0x2b0>)
 8001e8c:	f017 fdbc 	bl	8019a08 <iprintf>
		Error_Handler();
 8001e90:	f000 ffd4 	bl	8002e3c <Error_Handler>
	if(HAL_ADC_Start_IT(&hadc3) != HAL_OK){
 8001e94:	481f      	ldr	r0, [pc, #124]	; (8001f14 <main+0x2a4>)
 8001e96:	f002 fb33 	bl	8004500 <HAL_ADC_Start_IT>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d004      	beq.n	8001eaa <main+0x23a>
		printf("Failed to start ADC with interrupt capability \r\n");
 8001ea0:	4820      	ldr	r0, [pc, #128]	; (8001f24 <main+0x2b4>)
 8001ea2:	f017 fe17 	bl	8019ad4 <puts>
	                Error_Handler();
 8001ea6:	f000 ffc9 	bl	8002e3c <Error_Handler>
	printf("ADC calibrated successfully and interrupt callback enabled \r\n");
 8001eaa:	481f      	ldr	r0, [pc, #124]	; (8001f28 <main+0x2b8>)
 8001eac:	f017 fe12 	bl	8019ad4 <puts>
	start_timer(SWEEP_TIMER); //reset SWEEP_TIMER and start counting
 8001eb0:	4b1e      	ldr	r3, [pc, #120]	; (8001f2c <main+0x2bc>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f019 fd63 	bl	801b980 <__start_timer_veneer>
	start_POP_calibration(true);
 8001eba:	2001      	movs	r0, #1
 8001ebc:	f019 fd58 	bl	801b970 <__start_POP_calibration_veneer>
	while (!POP_period_us && (check_timer(SWEEP_TIMER) < 3000000)) {
 8001ec0:	e038      	b.n	8001f34 <main+0x2c4>
 8001ec2:	bf00      	nop
 8001ec4:	000015c8 	.word	0x000015c8
 8001ec8:	00000000 	.word	0x00000000
 8001ecc:	08000298 	.word	0x08000298
 8001ed0:	e000ed00 	.word	0xe000ed00
 8001ed4:	0801b988 	.word	0x0801b988
 8001ed8:	0801b98c 	.word	0x0801b98c
 8001edc:	0801b9a8 	.word	0x0801b9a8
 8001ee0:	20000000 	.word	0x20000000
 8001ee4:	0801b9d4 	.word	0x0801b9d4
 8001ee8:	0801b9f8 	.word	0x0801b9f8
 8001eec:	200003a0 	.word	0x200003a0
 8001ef0:	0801ba1c 	.word	0x0801ba1c
 8001ef4:	200002b0 	.word	0x200002b0
 8001ef8:	0801ba40 	.word	0x0801ba40
 8001efc:	0801ba68 	.word	0x0801ba68
 8001f00:	0801ba90 	.word	0x0801ba90
 8001f04:	0801bab0 	.word	0x0801bab0
 8001f08:	0801bad4 	.word	0x0801bad4
 8001f0c:	0801baf4 	.word	0x0801baf4
 8001f10:	58020400 	.word	0x58020400
 8001f14:	2000024c 	.word	0x2000024c
 8001f18:	0801bb18 	.word	0x0801bb18
 8001f1c:	0801bb34 	.word	0x0801bb34
 8001f20:	0801bb68 	.word	0x0801bb68
 8001f24:	0801bba4 	.word	0x0801bba4
 8001f28:	0801bbd4 	.word	0x0801bbd4
 8001f2c:	20000020 	.word	0x20000020
		MW_update();
 8001f30:	f019 fd12 	bl	801b958 <__MW_update_veneer>
	while (!POP_period_us && (check_timer(SWEEP_TIMER) < 3000000)) {
 8001f34:	4b4a      	ldr	r3, [pc, #296]	; (8002060 <main+0x3f0>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d108      	bne.n	8001f4e <main+0x2de>
 8001f3c:	4b49      	ldr	r3, [pc, #292]	; (8002064 <main+0x3f4>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f019 fcf5 	bl	801b930 <__check_timer_veneer>
 8001f46:	4603      	mov	r3, r0
 8001f48:	4a47      	ldr	r2, [pc, #284]	; (8002068 <main+0x3f8>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d9f0      	bls.n	8001f30 <main+0x2c0>
	stop_timer(SWEEP_TIMER); //stop SWEEP_TIMER
 8001f4e:	4b45      	ldr	r3, [pc, #276]	; (8002064 <main+0x3f4>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f019 fcf0 	bl	801b938 <__stop_timer_veneer>
	if (!POP_period_us) {//if the calibration loop timed out
 8001f58:	4b41      	ldr	r3, [pc, #260]	; (8002060 <main+0x3f0>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d102      	bne.n	8001f66 <main+0x2f6>
		printf("WARNING - STM32 is not receiving a periodic sample from the FPGA \r\n");
 8001f60:	4842      	ldr	r0, [pc, #264]	; (800206c <main+0x3fc>)
 8001f62:	f017 fdb7 	bl	8019ad4 <puts>
	calc_fixed_time_MW_sweep(HYPERFINE + MW_DELTA, 10000, 50, ADD_SCOPE_SYNC_TIME); //10kHz sweep, 50s
 8001f66:	ed9f 6b36 	vldr	d6, [pc, #216]	; 8002040 <main+0x3d0>
 8001f6a:	ed9f 7b37 	vldr	d7, [pc, #220]	; 8002048 <main+0x3d8>
 8001f6e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001f72:	2000      	movs	r0, #0
 8001f74:	ed9f 2b36 	vldr	d2, [pc, #216]	; 8002050 <main+0x3e0>
 8001f78:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8002058 <main+0x3e8>
 8001f7c:	eeb0 0b47 	vmov.f64	d0, d7
 8001f80:	f019 fcfa 	bl	801b978 <__calc_fixed_time_MW_sweep_veneer>
	printf("Entering main while loop\r\n");
 8001f84:	483a      	ldr	r0, [pc, #232]	; (8002070 <main+0x400>)
 8001f86:	f017 fda5 	bl	8019ad4 <puts>
		blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 8001f8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f8e:	4839      	ldr	r0, [pc, #228]	; (8002074 <main+0x404>)
 8001f90:	f005 fc72 	bl	8007878 <HAL_GPIO_ReadPin>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	bf14      	ite	ne
 8001f9a:	2301      	movne	r3, #1
 8001f9c:	2300      	moveq	r3, #0
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	4b35      	ldr	r3, [pc, #212]	; (8002078 <main+0x408>)
 8001fa2:	701a      	strb	r2, [r3, #0]
		if (blue_button_status) {// If blue button is pressed
 8001fa4:	4b34      	ldr	r3, [pc, #208]	; (8002078 <main+0x408>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d041      	beq.n	8002032 <main+0x3c2>
			printf("Blue button pressed....\r\n");
 8001fae:	4833      	ldr	r0, [pc, #204]	; (800207c <main+0x40c>)
 8001fb0:	f017 fd90 	bl	8019ad4 <puts>
			if (mw_sweep_started) {
 8001fb4:	4b32      	ldr	r3, [pc, #200]	; (8002080 <main+0x410>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d018      	beq.n	8001ff0 <main+0x380>
				++MW_power; //increase MW_power value by 1
 8001fbe:	4b31      	ldr	r3, [pc, #196]	; (8002084 <main+0x414>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	4b2f      	ldr	r3, [pc, #188]	; (8002084 <main+0x414>)
 8001fc8:	701a      	strb	r2, [r3, #0]
				if (MW_power>3) { //Loop MW_power back round to 0 if above maximum permissible value i.e. 3
 8001fca:	4b2e      	ldr	r3, [pc, #184]	; (8002084 <main+0x414>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b03      	cmp	r3, #3
 8001fd0:	d902      	bls.n	8001fd8 <main+0x368>
					MW_power = 0;
 8001fd2:	4b2c      	ldr	r3, [pc, #176]	; (8002084 <main+0x414>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	701a      	strb	r2, [r3, #0]
				set_MW_power(MW_power);
 8001fd8:	4b2a      	ldr	r3, [pc, #168]	; (8002084 <main+0x414>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f019 fcb7 	bl	801b950 <__set_MW_power_veneer>
				printf("LO2GAIN changed to: 0x%x \r\n", MW_power);
 8001fe2:	4b28      	ldr	r3, [pc, #160]	; (8002084 <main+0x414>)
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4827      	ldr	r0, [pc, #156]	; (8002088 <main+0x418>)
 8001fea:	f017 fd0d 	bl	8019a08 <iprintf>
 8001fee:	e01b      	b.n	8002028 <main+0x3b8>
				printf("Initiating sweep.\r\n");
 8001ff0:	4826      	ldr	r0, [pc, #152]	; (800208c <main+0x41c>)
 8001ff2:	f017 fd6f 	bl	8019ad4 <puts>
				mw_sweep_started = true;
 8001ff6:	4b22      	ldr	r3, [pc, #136]	; (8002080 <main+0x410>)
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	701a      	strb	r2, [r3, #0]
				start_continuous_MW_sweep();
 8001ffc:	f019 fca0 	bl	801b940 <__start_continuous_MW_sweep_veneer>
			while(blue_button_status) {//remain here polling button until it is released
 8002000:	e012      	b.n	8002028 <main+0x3b8>
				timer_delay(SLOW_TIMER, 100); //10ms delay
 8002002:	4b23      	ldr	r3, [pc, #140]	; (8002090 <main+0x420>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2164      	movs	r1, #100	; 0x64
 8002008:	4618      	mov	r0, r3
 800200a:	f019 fcad 	bl	801b968 <__timer_delay_veneer>
				blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 800200e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002012:	4818      	ldr	r0, [pc, #96]	; (8002074 <main+0x404>)
 8002014:	f005 fc30 	bl	8007878 <HAL_GPIO_ReadPin>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	bf14      	ite	ne
 800201e:	2301      	movne	r3, #1
 8002020:	2300      	moveq	r3, #0
 8002022:	b2da      	uxtb	r2, r3
 8002024:	4b14      	ldr	r3, [pc, #80]	; (8002078 <main+0x408>)
 8002026:	701a      	strb	r2, [r3, #0]
			while(blue_button_status) {//remain here polling button until it is released
 8002028:	4b13      	ldr	r3, [pc, #76]	; (8002078 <main+0x408>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1e7      	bne.n	8002002 <main+0x392>
		if (mw_sweep_started) {//won't execute until the first time the blue button is pressed
 8002032:	4b13      	ldr	r3, [pc, #76]	; (8002080 <main+0x410>)
 8002034:	781b      	ldrb	r3, [r3, #0]
		MW_update();
 8002036:	f019 fc8f 	bl	801b958 <__MW_update_veneer>
		blue_button_status = HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO_Port, BLUE_BUTTON_Pin);
 800203a:	e7a6      	b.n	8001f8a <main+0x31a>
 800203c:	f3af 8000 	nop.w
 8002040:	6d600000 	.word	0x6d600000
 8002044:	41e69e35 	.word	0x41e69e35
 8002048:	00000000 	.word	0x00000000
 800204c:	408f4000 	.word	0x408f4000
 8002050:	00000000 	.word	0x00000000
 8002054:	40490000 	.word	0x40490000
 8002058:	00000000 	.word	0x00000000
 800205c:	40c38800 	.word	0x40c38800
 8002060:	200005ec 	.word	0x200005ec
 8002064:	20000020 	.word	0x20000020
 8002068:	002dc6bf 	.word	0x002dc6bf
 800206c:	0801bc14 	.word	0x0801bc14
 8002070:	0801bc58 	.word	0x0801bc58
 8002074:	58020800 	.word	0x58020800
 8002078:	200005e9 	.word	0x200005e9
 800207c:	0801bc74 	.word	0x0801bc74
 8002080:	200005e8 	.word	0x200005e8
 8002084:	20000000 	.word	0x20000000
 8002088:	0801bc90 	.word	0x0801bc90
 800208c:	0801bcac 	.word	0x0801bcac
 8002090:	20000018 	.word	0x20000018

08002094 <SystemClock_Config>:
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b0a4      	sub	sp, #144	; 0x90
 8002098:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800209a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800209e:	224c      	movs	r2, #76	; 0x4c
 80020a0:	2100      	movs	r1, #0
 80020a2:	4618      	mov	r0, r3
 80020a4:	f017 fe06 	bl	8019cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ac:	2220      	movs	r2, #32
 80020ae:	2100      	movs	r1, #0
 80020b0:	4618      	mov	r0, r3
 80020b2:	f017 fdff 	bl	8019cb4 <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 80020b6:	f107 030c 	add.w	r3, r7, #12
 80020ba:	2200      	movs	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
 80020be:	605a      	str	r2, [r3, #4]
 80020c0:	609a      	str	r2, [r3, #8]
 80020c2:	60da      	str	r2, [r3, #12]
 80020c4:	611a      	str	r2, [r3, #16]
 80020c6:	615a      	str	r2, [r3, #20]
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80020c8:	2002      	movs	r0, #2
 80020ca:	f007 fb57 	bl	800977c <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020ce:	2300      	movs	r3, #0
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	4b4c      	ldr	r3, [pc, #304]	; (8002204 <SystemClock_Config+0x170>)
 80020d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d6:	4a4b      	ldr	r2, [pc, #300]	; (8002204 <SystemClock_Config+0x170>)
 80020d8:	f023 0301 	bic.w	r3, r3, #1
 80020dc:	62d3      	str	r3, [r2, #44]	; 0x2c
 80020de:	4b49      	ldr	r3, [pc, #292]	; (8002204 <SystemClock_Config+0x170>)
 80020e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	60bb      	str	r3, [r7, #8]
 80020e8:	4b47      	ldr	r3, [pc, #284]	; (8002208 <SystemClock_Config+0x174>)
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	4a46      	ldr	r2, [pc, #280]	; (8002208 <SystemClock_Config+0x174>)
 80020ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020f2:	6193      	str	r3, [r2, #24]
 80020f4:	4b44      	ldr	r3, [pc, #272]	; (8002208 <SystemClock_Config+0x174>)
 80020f6:	699b      	ldr	r3, [r3, #24]
 80020f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80020fc:	60bb      	str	r3, [r7, #8]
 80020fe:	68bb      	ldr	r3, [r7, #8]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002100:	bf00      	nop
 8002102:	4b41      	ldr	r3, [pc, #260]	; (8002208 <SystemClock_Config+0x174>)
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800210a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800210e:	d1f8      	bne.n	8002102 <SystemClock_Config+0x6e>
  HAL_PWR_EnableBkUpAccess();
 8002110:	f007 fb24 	bl	800975c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002114:	f001 fe00 	bl	8003d18 <HAL_GetREVID>
 8002118:	4b3c      	ldr	r3, [pc, #240]	; (800220c <SystemClock_Config+0x178>)
 800211a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800211c:	4a3b      	ldr	r2, [pc, #236]	; (800220c <SystemClock_Config+0x178>)
 800211e:	f023 0318 	bic.w	r3, r3, #24
 8002122:	6713      	str	r3, [r2, #112]	; 0x70
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE
 8002124:	2325      	movs	r3, #37	; 0x25
 8002126:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002128:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800212c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800212e:	2301      	movs	r3, #1
 8002130:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002132:	2301      	movs	r3, #1
 8002134:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002136:	2302      	movs	r3, #2
 8002138:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800213a:	2302      	movs	r3, #2
 800213c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800213e:	2301      	movs	r3, #1
 8002140:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002142:	2360      	movs	r3, #96	; 0x60
 8002144:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = 2;
 8002146:	2302      	movs	r3, #2
 8002148:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800214a:	2304      	movs	r3, #4
 800214c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800214e:	2302      	movs	r3, #2
 8002150:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002154:	230c      	movs	r3, #12
 8002156:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800215a:	2300      	movs	r3, #0
 800215c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002160:	2300      	movs	r3, #0
 8002162:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002166:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800216a:	4618      	mov	r0, r3
 800216c:	f007 fb40 	bl	80097f0 <HAL_RCC_OscConfig>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <SystemClock_Config+0xe6>
    Error_Handler();
 8002176:	f000 fe61 	bl	8002e3c <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800217a:	233f      	movs	r3, #63	; 0x3f
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800217e:	2303      	movs	r3, #3
 8002180:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002182:	2300      	movs	r3, #0
 8002184:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV4;
 8002186:	2309      	movs	r3, #9
 8002188:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800218a:	2300      	movs	r3, #0
 800218c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800218e:	2300      	movs	r3, #0
 8002190:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV16;
 8002192:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002196:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002198:	2300      	movs	r3, #0
 800219a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800219c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021a0:	2101      	movs	r1, #1
 80021a2:	4618      	mov	r0, r3
 80021a4:	f007 ff7e 	bl	800a0a4 <HAL_RCC_ClockConfig>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <SystemClock_Config+0x11e>
    Error_Handler();
 80021ae:	f000 fe45 	bl	8002e3c <Error_Handler>
  HAL_RCC_EnableCSS();
 80021b2:	f008 f92d 	bl	800a410 <HAL_RCC_EnableCSS>
  __HAL_RCC_CRS_CLK_ENABLE();
 80021b6:	4b15      	ldr	r3, [pc, #84]	; (800220c <SystemClock_Config+0x178>)
 80021b8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80021bc:	4a13      	ldr	r2, [pc, #76]	; (800220c <SystemClock_Config+0x178>)
 80021be:	f043 0302 	orr.w	r3, r3, #2
 80021c2:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80021c6:	4b11      	ldr	r3, [pc, #68]	; (800220c <SystemClock_Config+0x178>)
 80021c8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	607b      	str	r3, [r7, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_LSE;
 80021d8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80021dc:	613b      	str	r3, [r7, #16]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 80021de:	2300      	movs	r3, #0
 80021e0:	617b      	str	r3, [r7, #20]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,32768);
 80021e2:	f240 53b7 	movw	r3, #1463	; 0x5b7
 80021e6:	61bb      	str	r3, [r7, #24]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 80021e8:	2322      	movs	r3, #34	; 0x22
 80021ea:	61fb      	str	r3, [r7, #28]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 80021ec:	2320      	movs	r3, #32
 80021ee:	623b      	str	r3, [r7, #32]
  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 80021f0:	f107 030c 	add.w	r3, r7, #12
 80021f4:	4618      	mov	r0, r3
 80021f6:	f00a fea7 	bl	800cf48 <HAL_RCCEx_CRSConfig>
}
 80021fa:	bf00      	nop
 80021fc:	3790      	adds	r7, #144	; 0x90
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	58000400 	.word	0x58000400
 8002208:	58024800 	.word	0x58024800
 800220c:	58024400 	.word	0x58024400

08002210 <MX_ADC3_Init>:
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b088      	sub	sp, #32
 8002214:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002216:	1d3b      	adds	r3, r7, #4
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	605a      	str	r2, [r3, #4]
 800221e:	609a      	str	r2, [r3, #8]
 8002220:	60da      	str	r2, [r3, #12]
 8002222:	611a      	str	r2, [r3, #16]
 8002224:	615a      	str	r2, [r3, #20]
 8002226:	619a      	str	r2, [r3, #24]
  hadc3.Instance = ADC3;
 8002228:	4b28      	ldr	r3, [pc, #160]	; (80022cc <MX_ADC3_Init+0xbc>)
 800222a:	4a29      	ldr	r2, [pc, #164]	; (80022d0 <MX_ADC3_Init+0xc0>)
 800222c:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 800222e:	4b27      	ldr	r3, [pc, #156]	; (80022cc <MX_ADC3_Init+0xbc>)
 8002230:	2200      	movs	r2, #0
 8002232:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002234:	4b25      	ldr	r3, [pc, #148]	; (80022cc <MX_ADC3_Init+0xbc>)
 8002236:	2200      	movs	r2, #0
 8002238:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800223a:	4b24      	ldr	r3, [pc, #144]	; (80022cc <MX_ADC3_Init+0xbc>)
 800223c:	2204      	movs	r2, #4
 800223e:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8002240:	4b22      	ldr	r3, [pc, #136]	; (80022cc <MX_ADC3_Init+0xbc>)
 8002242:	2200      	movs	r2, #0
 8002244:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002246:	4b21      	ldr	r3, [pc, #132]	; (80022cc <MX_ADC3_Init+0xbc>)
 8002248:	2200      	movs	r2, #0
 800224a:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 800224c:	4b1f      	ldr	r3, [pc, #124]	; (80022cc <MX_ADC3_Init+0xbc>)
 800224e:	2201      	movs	r2, #1
 8002250:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002252:	4b1e      	ldr	r3, [pc, #120]	; (80022cc <MX_ADC3_Init+0xbc>)
 8002254:	2200      	movs	r2, #0
 8002256:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_EXT_IT11;
 8002258:	4b1c      	ldr	r3, [pc, #112]	; (80022cc <MX_ADC3_Init+0xbc>)
 800225a:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800225e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002260:	4b1a      	ldr	r3, [pc, #104]	; (80022cc <MX_ADC3_Init+0xbc>)
 8002262:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002266:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8002268:	4b18      	ldr	r3, [pc, #96]	; (80022cc <MX_ADC3_Init+0xbc>)
 800226a:	2200      	movs	r2, #0
 800226c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800226e:	4b17      	ldr	r3, [pc, #92]	; (80022cc <MX_ADC3_Init+0xbc>)
 8002270:	2200      	movs	r2, #0
 8002272:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002274:	4b15      	ldr	r3, [pc, #84]	; (80022cc <MX_ADC3_Init+0xbc>)
 8002276:	2200      	movs	r2, #0
 8002278:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800227a:	4b14      	ldr	r3, [pc, #80]	; (80022cc <MX_ADC3_Init+0xbc>)
 800227c:	2200      	movs	r2, #0
 800227e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002282:	4812      	ldr	r0, [pc, #72]	; (80022cc <MX_ADC3_Init+0xbc>)
 8002284:	f001 ff9a 	bl	80041bc <HAL_ADC_Init>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <MX_ADC3_Init+0x82>
    Error_Handler();
 800228e:	f000 fdd5 	bl	8002e3c <Error_Handler>
  sConfig.Channel = ADC_CHANNEL_0;
 8002292:	2301      	movs	r3, #1
 8002294:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002296:	2306      	movs	r3, #6
 8002298:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800229a:	2300      	movs	r3, #0
 800229c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800229e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80022a2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80022a4:	2304      	movs	r3, #4
 80022a6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80022b0:	1d3b      	adds	r3, r7, #4
 80022b2:	4619      	mov	r1, r3
 80022b4:	4805      	ldr	r0, [pc, #20]	; (80022cc <MX_ADC3_Init+0xbc>)
 80022b6:	f002 fcbd 	bl	8004c34 <HAL_ADC_ConfigChannel>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_ADC3_Init+0xb4>
    Error_Handler();
 80022c0:	f000 fdbc 	bl	8002e3c <Error_Handler>
}
 80022c4:	bf00      	nop
 80022c6:	3720      	adds	r7, #32
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	2000024c 	.word	0x2000024c
 80022d0:	58026000 	.word	0x58026000

080022d4 <MX_DAC1_Init>:
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b08a      	sub	sp, #40	; 0x28
 80022d8:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80022da:	1d3b      	adds	r3, r7, #4
 80022dc:	2224      	movs	r2, #36	; 0x24
 80022de:	2100      	movs	r1, #0
 80022e0:	4618      	mov	r0, r3
 80022e2:	f017 fce7 	bl	8019cb4 <memset>
  hdac1.Instance = DAC1;
 80022e6:	4b17      	ldr	r3, [pc, #92]	; (8002344 <MX_DAC1_Init+0x70>)
 80022e8:	4a17      	ldr	r2, [pc, #92]	; (8002348 <MX_DAC1_Init+0x74>)
 80022ea:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80022ec:	4815      	ldr	r0, [pc, #84]	; (8002344 <MX_DAC1_Init+0x70>)
 80022ee:	f003 fc3b 	bl	8005b68 <HAL_DAC_Init>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <MX_DAC1_Init+0x28>
    Error_Handler();
 80022f8:	f000 fda0 	bl	8002e3c <Error_Handler>
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80022fc:	2300      	movs	r3, #0
 80022fe:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002300:	2300      	movs	r3, #0
 8002302:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002304:	2300      	movs	r3, #0
 8002306:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8002308:	2301      	movs	r3, #1
 800230a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800230c:	2300      	movs	r3, #0
 800230e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002310:	1d3b      	adds	r3, r7, #4
 8002312:	2200      	movs	r2, #0
 8002314:	4619      	mov	r1, r3
 8002316:	480b      	ldr	r0, [pc, #44]	; (8002344 <MX_DAC1_Init+0x70>)
 8002318:	f003 fcc0 	bl	8005c9c <HAL_DAC_ConfigChannel>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_DAC1_Init+0x52>
    Error_Handler();
 8002322:	f000 fd8b 	bl	8002e3c <Error_Handler>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002326:	1d3b      	adds	r3, r7, #4
 8002328:	2210      	movs	r2, #16
 800232a:	4619      	mov	r1, r3
 800232c:	4805      	ldr	r0, [pc, #20]	; (8002344 <MX_DAC1_Init+0x70>)
 800232e:	f003 fcb5 	bl	8005c9c <HAL_DAC_ConfigChannel>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <MX_DAC1_Init+0x68>
    Error_Handler();
 8002338:	f000 fd80 	bl	8002e3c <Error_Handler>
}
 800233c:	bf00      	nop
 800233e:	3728      	adds	r7, #40	; 0x28
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	200002b0 	.word	0x200002b0
 8002348:	40007400 	.word	0x40007400

0800234c <MX_HRTIM_Init>:
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b0a4      	sub	sp, #144	; 0x90
 8002350:	af00      	add	r7, sp, #0
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8002352:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
 800235a:	605a      	str	r2, [r3, #4]
 800235c:	609a      	str	r2, [r3, #8]
 800235e:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 8002360:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002364:	2254      	movs	r2, #84	; 0x54
 8002366:	2100      	movs	r1, #0
 8002368:	4618      	mov	r0, r3
 800236a:	f017 fca3 	bl	8019cb4 <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 800236e:	f107 0320 	add.w	r3, r7, #32
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	609a      	str	r2, [r3, #8]
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 800237a:	463b      	mov	r3, r7
 800237c:	2220      	movs	r2, #32
 800237e:	2100      	movs	r1, #0
 8002380:	4618      	mov	r0, r3
 8002382:	f017 fc97 	bl	8019cb4 <memset>
  hhrtim.Instance = HRTIM1;
 8002386:	4b98      	ldr	r3, [pc, #608]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 8002388:	4a98      	ldr	r2, [pc, #608]	; (80025ec <MX_HRTIM_Init+0x2a0>)
 800238a:	601a      	str	r2, [r3, #0]
  hhrtim.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 800238c:	4b96      	ldr	r3, [pc, #600]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 800238e:	2200      	movs	r2, #0
 8002390:	605a      	str	r2, [r3, #4]
  hhrtim.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 8002392:	4b95      	ldr	r3, [pc, #596]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 8002394:	2200      	movs	r2, #0
 8002396:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim) != HAL_OK)
 8002398:	4893      	ldr	r0, [pc, #588]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 800239a:	f005 fadd 	bl	8007958 <HAL_HRTIM_Init>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_HRTIM_Init+0x5c>
    Error_Handler();
 80023a4:	f000 fd4a 	bl	8002e3c <Error_Handler>
  pTimeBaseCfg.Period = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME+PROBE_WIDTH+POP_CYCLE_DELAY;
 80023a8:	f24c 2318 	movw	r3, #49688	; 0xc218
 80023ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pTimeBaseCfg.RepetitionCounter = 0x00;
 80023b0:	2300      	movs	r3, #0
 80023b2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV4;
 80023b6:	2307      	movs	r3, #7
 80023b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 80023bc:	2308      	movs	r3, #8
 80023be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 80023c2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80023c6:	461a      	mov	r2, r3
 80023c8:	2100      	movs	r1, #0
 80023ca:	4887      	ldr	r0, [pc, #540]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 80023cc:	f005 fb94 	bl	8007af8 <HAL_HRTIM_TimeBaseConfig>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <MX_HRTIM_Init+0x8e>
    Error_Handler();
 80023d6:	f000 fd31 	bl	8002e3c <Error_Handler>
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_CMP3|HRTIM_TIM_IT_REP;
 80023da:	2314      	movs	r3, #20
 80023dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 80023de:	2300      	movs	r3, #0
 80023e0:	633b      	str	r3, [r7, #48]	; 0x30
  pTimerCfg.DMASrcAddress = 0x0000;
 80023e2:	2300      	movs	r3, #0
 80023e4:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 80023e6:	2300      	movs	r3, #0
 80023e8:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 80023ea:	2301      	movs	r3, #1
 80023ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 80023ee:	2300      	movs	r3, #0
 80023f0:	643b      	str	r3, [r7, #64]	; 0x40
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80023f2:	2300      	movs	r3, #0
 80023f4:	647b      	str	r3, [r7, #68]	; 0x44
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80023f6:	2300      	movs	r3, #0
 80023f8:	64bb      	str	r3, [r7, #72]	; 0x48
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80023fa:	2300      	movs	r3, #0
 80023fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 80023fe:	2300      	movs	r3, #0
 8002400:	653b      	str	r3, [r7, #80]	; 0x50
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8002402:	2300      	movs	r3, #0
 8002404:	657b      	str	r3, [r7, #84]	; 0x54
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8002406:	2300      	movs	r3, #0
 8002408:	65bb      	str	r3, [r7, #88]	; 0x58
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 800240a:	2300      	movs	r3, #0
 800240c:	65fb      	str	r3, [r7, #92]	; 0x5c
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 800240e:	2300      	movs	r3, #0
 8002410:	663b      	str	r3, [r7, #96]	; 0x60
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8002412:	2300      	movs	r3, #0
 8002414:	667b      	str	r3, [r7, #100]	; 0x64
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8002416:	2300      	movs	r3, #0
 8002418:	66bb      	str	r3, [r7, #104]	; 0x68
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 800241a:	2300      	movs	r3, #0
 800241c:	66fb      	str	r3, [r7, #108]	; 0x6c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 800241e:	2300      	movs	r3, #0
 8002420:	673b      	str	r3, [r7, #112]	; 0x70
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8002422:	2300      	movs	r3, #0
 8002424:	677b      	str	r3, [r7, #116]	; 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8002426:	2300      	movs	r3, #0
 8002428:	67bb      	str	r3, [r7, #120]	; 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 800242a:	2300      	movs	r3, #0
 800242c:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 800242e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002432:	461a      	mov	r2, r3
 8002434:	2100      	movs	r1, #0
 8002436:	486c      	ldr	r0, [pc, #432]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 8002438:	f005 fb86 	bl	8007b48 <HAL_HRTIM_WaveformTimerConfig>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <MX_HRTIM_Init+0xfa>
    Error_Handler();
 8002442:	f000 fcfb 	bl	8002e3c <Error_Handler>
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_CMP2|HRTIM_TIM_IT_CMP3;
 8002446:	2306      	movs	r3, #6
 8002448:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 800244a:	2300      	movs	r3, #0
 800244c:	673b      	str	r3, [r7, #112]	; 0x70
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 800244e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002452:	461a      	mov	r2, r3
 8002454:	2104      	movs	r1, #4
 8002456:	4864      	ldr	r0, [pc, #400]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 8002458:	f005 fb76 	bl	8007b48 <HAL_HRTIM_WaveformTimerConfig>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_HRTIM_Init+0x11a>
    Error_Handler();
 8002462:	f000 fceb 	bl	8002e3c <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH;
 8002466:	f240 631b 	movw	r3, #1563	; 0x61b
 800246a:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 800246c:	f107 0320 	add.w	r3, r7, #32
 8002470:	2201      	movs	r2, #1
 8002472:	2100      	movs	r1, #0
 8002474:	485c      	ldr	r0, [pc, #368]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 8002476:	f005 fbd9 	bl	8007c2c <HAL_HRTIM_WaveformCompareConfig>
 800247a:	4603      	mov	r3, r0
 800247c:	2b00      	cmp	r3, #0
 800247e:	d001      	beq.n	8002484 <MX_HRTIM_Init+0x138>
    Error_Handler();
 8002480:	f000 fcdc 	bl	8002e3c <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME;
 8002484:	f244 5395 	movw	r3, #17813	; 0x4595
 8002488:	623b      	str	r3, [r7, #32]
  pCompareCfg.AutoDelayedMode = HRTIM_AUTODELAYEDMODE_REGULAR;
 800248a:	2300      	movs	r3, #0
 800248c:	627b      	str	r3, [r7, #36]	; 0x24
  pCompareCfg.AutoDelayedTimeout = 0x0000;
 800248e:	2300      	movs	r3, #0
 8002490:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8002492:	f107 0320 	add.w	r3, r7, #32
 8002496:	2202      	movs	r2, #2
 8002498:	2100      	movs	r1, #0
 800249a:	4853      	ldr	r0, [pc, #332]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 800249c:	f005 fbc6 	bl	8007c2c <HAL_HRTIM_WaveformCompareConfig>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d001      	beq.n	80024aa <MX_HRTIM_Init+0x15e>
    Error_Handler();
 80024a6:	f000 fcc9 	bl	8002e3c <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH;
 80024aa:	f640 536e 	movw	r3, #3438	; 0xd6e
 80024ae:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 80024b0:	f107 0320 	add.w	r3, r7, #32
 80024b4:	2202      	movs	r2, #2
 80024b6:	2104      	movs	r1, #4
 80024b8:	484b      	ldr	r0, [pc, #300]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 80024ba:	f005 fbb7 	bl	8007c2c <HAL_HRTIM_WaveformCompareConfig>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_HRTIM_Init+0x17c>
    Error_Handler();
 80024c4:	f000 fcba 	bl	8002e3c <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+(2*MICROWAVE_DELAY)+(2*MICROWAVE_WIDTH)+RAMSEY_TIME+PROBE_WIDTH;
 80024c8:	f644 0306 	movw	r3, #18438	; 0x4806
 80024cc:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 80024ce:	f107 0320 	add.w	r3, r7, #32
 80024d2:	2204      	movs	r2, #4
 80024d4:	2100      	movs	r1, #0
 80024d6:	4844      	ldr	r0, [pc, #272]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 80024d8:	f005 fba8 	bl	8007c2c <HAL_HRTIM_WaveformCompareConfig>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_HRTIM_Init+0x19a>
    Error_Handler();
 80024e2:	f000 fcab 	bl	8002e3c <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH+RAMSEY_TIME+MICROWAVE_WIDTH;
 80024e6:	f244 435d 	movw	r3, #17501	; 0x445d
 80024ea:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_4, &pCompareCfg) != HAL_OK)
 80024ec:	f107 0320 	add.w	r3, r7, #32
 80024f0:	2208      	movs	r2, #8
 80024f2:	2104      	movs	r1, #4
 80024f4:	483c      	ldr	r0, [pc, #240]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 80024f6:	f005 fb99 	bl	8007c2c <HAL_HRTIM_WaveformCompareConfig>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d001      	beq.n	8002504 <MX_HRTIM_Init+0x1b8>
    Error_Handler();
 8002500:	f000 fc9c 	bl	8002e3c <Error_Handler>
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 8002504:	2302      	movs	r3, #2
 8002506:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP1|HRTIM_OUTPUTSET_TIMCMP3;
 8002508:	2328      	movs	r3, #40	; 0x28
 800250a:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2|HRTIM_OUTPUTRESET_TIMPER;
 800250c:	2314      	movs	r3, #20
 800250e:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8002510:	2300      	movs	r3, #0
 8002512:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_ACTIVE;
 8002514:	2308      	movs	r3, #8
 8002516:	613b      	str	r3, [r7, #16]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 800251c:	2300      	movs	r3, #0
 800251e:	61bb      	str	r3, [r7, #24]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8002520:	2300      	movs	r3, #0
 8002522:	61fb      	str	r3, [r7, #28]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8002524:	463b      	mov	r3, r7
 8002526:	2201      	movs	r2, #1
 8002528:	2100      	movs	r1, #0
 800252a:	482f      	ldr	r0, [pc, #188]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 800252c:	f005 fcec 	bl	8007f08 <HAL_HRTIM_WaveformOutputConfig>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d001      	beq.n	800253a <MX_HRTIM_Init+0x1ee>
    Error_Handler();
 8002536:	f000 fc81 	bl	8002e3c <Error_Handler>
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 800253a:	2300      	movs	r3, #0
 800253c:	603b      	str	r3, [r7, #0]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2|HRTIM_OUTPUTRESET_TIMCMP4;
 800253e:	2350      	movs	r3, #80	; 0x50
 8002540:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8002542:	2300      	movs	r3, #0
 8002544:	613b      	str	r3, [r7, #16]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8002546:	463b      	mov	r3, r7
 8002548:	f44f 7280 	mov.w	r2, #256	; 0x100
 800254c:	2104      	movs	r1, #4
 800254e:	4826      	ldr	r0, [pc, #152]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 8002550:	f005 fcda 	bl	8007f08 <HAL_HRTIM_WaveformOutputConfig>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <MX_HRTIM_Init+0x212>
    Error_Handler();
 800255a:	f000 fc6f 	bl	8002e3c <Error_Handler>
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_LOW;
 800255e:	2302      	movs	r3, #2
 8002560:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP3;
 8002562:	2320      	movs	r3, #32
 8002564:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2;
 8002566:	2310      	movs	r3, #16
 8002568:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_ACTIVE;
 800256a:	2308      	movs	r3, #8
 800256c:	613b      	str	r3, [r7, #16]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 800256e:	463b      	mov	r3, r7
 8002570:	2202      	movs	r2, #2
 8002572:	2100      	movs	r1, #0
 8002574:	481c      	ldr	r0, [pc, #112]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 8002576:	f005 fcc7 	bl	8007f08 <HAL_HRTIM_WaveformOutputConfig>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <MX_HRTIM_Init+0x238>
    Error_Handler();
 8002580:	f000 fc5c 	bl	8002e3c <Error_Handler>
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8002584:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002588:	461a      	mov	r2, r3
 800258a:	2104      	movs	r1, #4
 800258c:	4816      	ldr	r0, [pc, #88]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 800258e:	f005 fab3 	bl	8007af8 <HAL_HRTIM_TimeBaseConfig>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <MX_HRTIM_Init+0x250>
    Error_Handler();
 8002598:	f000 fc50 	bl	8002e3c <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY;
 800259c:	f240 7353 	movw	r3, #1875	; 0x753
 80025a0:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 80025a2:	f107 0320 	add.w	r3, r7, #32
 80025a6:	2201      	movs	r2, #1
 80025a8:	2104      	movs	r1, #4
 80025aa:	480f      	ldr	r0, [pc, #60]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 80025ac:	f005 fb3e 	bl	8007c2c <HAL_HRTIM_WaveformCompareConfig>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <MX_HRTIM_Init+0x26e>
    Error_Handler();
 80025b6:	f000 fc41 	bl	8002e3c <Error_Handler>
  pCompareCfg.CompareValue = PUMP_WIDTH+MICROWAVE_DELAY+MICROWAVE_WIDTH+RAMSEY_TIME;
 80025ba:	f643 6342 	movw	r3, #15938	; 0x3e42
 80025be:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_E, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 80025c0:	f107 0320 	add.w	r3, r7, #32
 80025c4:	2204      	movs	r2, #4
 80025c6:	2104      	movs	r1, #4
 80025c8:	4807      	ldr	r0, [pc, #28]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 80025ca:	f005 fb2f 	bl	8007c2c <HAL_HRTIM_WaveformCompareConfig>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <MX_HRTIM_Init+0x28c>
    Error_Handler();
 80025d4:	f000 fc32 	bl	8002e3c <Error_Handler>
  HAL_HRTIM_MspPostInit(&hhrtim);
 80025d8:	4803      	ldr	r0, [pc, #12]	; (80025e8 <MX_HRTIM_Init+0x29c>)
 80025da:	f000 fd71 	bl	80030c0 <HAL_HRTIM_MspPostInit>
}
 80025de:	bf00      	nop
 80025e0:	3790      	adds	r7, #144	; 0x90
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	200002c4 	.word	0x200002c4
 80025ec:	40017400 	.word	0x40017400

080025f0 <MX_LPTIM1_Init>:
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  hlptim1.Instance = LPTIM1;
 80025f4:	4b13      	ldr	r3, [pc, #76]	; (8002644 <MX_LPTIM1_Init+0x54>)
 80025f6:	4a14      	ldr	r2, [pc, #80]	; (8002648 <MX_LPTIM1_Init+0x58>)
 80025f8:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80025fa:	4b12      	ldr	r3, [pc, #72]	; (8002644 <MX_LPTIM1_Init+0x54>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV32;
 8002600:	4b10      	ldr	r3, [pc, #64]	; (8002644 <MX_LPTIM1_Init+0x54>)
 8002602:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8002606:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8002608:	4b0e      	ldr	r3, [pc, #56]	; (8002644 <MX_LPTIM1_Init+0x54>)
 800260a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800260e:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8002610:	4b0c      	ldr	r3, [pc, #48]	; (8002644 <MX_LPTIM1_Init+0x54>)
 8002612:	2200      	movs	r2, #0
 8002614:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8002616:	4b0b      	ldr	r3, [pc, #44]	; (8002644 <MX_LPTIM1_Init+0x54>)
 8002618:	2200      	movs	r2, #0
 800261a:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 800261c:	4b09      	ldr	r3, [pc, #36]	; (8002644 <MX_LPTIM1_Init+0x54>)
 800261e:	2200      	movs	r2, #0
 8002620:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8002622:	4b08      	ldr	r3, [pc, #32]	; (8002644 <MX_LPTIM1_Init+0x54>)
 8002624:	2200      	movs	r2, #0
 8002626:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8002628:	4b06      	ldr	r3, [pc, #24]	; (8002644 <MX_LPTIM1_Init+0x54>)
 800262a:	2200      	movs	r2, #0
 800262c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800262e:	4805      	ldr	r0, [pc, #20]	; (8002644 <MX_LPTIM1_Init+0x54>)
 8002630:	f006 fc96 	bl	8008f60 <HAL_LPTIM_Init>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <MX_LPTIM1_Init+0x4e>
    Error_Handler();
 800263a:	f000 fbff 	bl	8002e3c <Error_Handler>
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	200003a0 	.word	0x200003a0
 8002648:	40002400 	.word	0x40002400

0800264c <MX_TIM1_Init>:
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002652:	f107 0310 	add.w	r3, r7, #16
 8002656:	2200      	movs	r2, #0
 8002658:	601a      	str	r2, [r3, #0]
 800265a:	605a      	str	r2, [r3, #4]
 800265c:	609a      	str	r2, [r3, #8]
 800265e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002660:	1d3b      	adds	r3, r7, #4
 8002662:	2200      	movs	r2, #0
 8002664:	601a      	str	r2, [r3, #0]
 8002666:	605a      	str	r2, [r3, #4]
 8002668:	609a      	str	r2, [r3, #8]
  htim1.Instance = TIM1;
 800266a:	4b20      	ldr	r3, [pc, #128]	; (80026ec <MX_TIM1_Init+0xa0>)
 800266c:	4a20      	ldr	r2, [pc, #128]	; (80026f0 <MX_TIM1_Init+0xa4>)
 800266e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1249;
 8002670:	4b1e      	ldr	r3, [pc, #120]	; (80026ec <MX_TIM1_Init+0xa0>)
 8002672:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002676:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002678:	4b1c      	ldr	r3, [pc, #112]	; (80026ec <MX_TIM1_Init+0xa0>)
 800267a:	2200      	movs	r2, #0
 800267c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800267e:	4b1b      	ldr	r3, [pc, #108]	; (80026ec <MX_TIM1_Init+0xa0>)
 8002680:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002684:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002686:	4b19      	ldr	r3, [pc, #100]	; (80026ec <MX_TIM1_Init+0xa0>)
 8002688:	2200      	movs	r2, #0
 800268a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800268c:	4b17      	ldr	r3, [pc, #92]	; (80026ec <MX_TIM1_Init+0xa0>)
 800268e:	2200      	movs	r2, #0
 8002690:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002692:	4b16      	ldr	r3, [pc, #88]	; (80026ec <MX_TIM1_Init+0xa0>)
 8002694:	2200      	movs	r2, #0
 8002696:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002698:	4814      	ldr	r0, [pc, #80]	; (80026ec <MX_TIM1_Init+0xa0>)
 800269a:	f00a fe0f 	bl	800d2bc <HAL_TIM_Base_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_TIM1_Init+0x5c>
    Error_Handler();
 80026a4:	f000 fbca 	bl	8002e3c <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80026ae:	f107 0310 	add.w	r3, r7, #16
 80026b2:	4619      	mov	r1, r3
 80026b4:	480d      	ldr	r0, [pc, #52]	; (80026ec <MX_TIM1_Init+0xa0>)
 80026b6:	f00a fe59 	bl	800d36c <HAL_TIM_ConfigClockSource>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <MX_TIM1_Init+0x78>
    Error_Handler();
 80026c0:	f000 fbbc 	bl	8002e3c <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026c4:	2300      	movs	r3, #0
 80026c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026c8:	2300      	movs	r3, #0
 80026ca:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80026d0:	1d3b      	adds	r3, r7, #4
 80026d2:	4619      	mov	r1, r3
 80026d4:	4805      	ldr	r0, [pc, #20]	; (80026ec <MX_TIM1_Init+0xa0>)
 80026d6:	f00b f879 	bl	800d7cc <HAL_TIMEx_MasterConfigSynchronization>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <MX_TIM1_Init+0x98>
    Error_Handler();
 80026e0:	f000 fbac 	bl	8002e3c <Error_Handler>
}
 80026e4:	bf00      	nop
 80026e6:	3720      	adds	r7, #32
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	200003d8 	.word	0x200003d8
 80026f0:	40010000 	.word	0x40010000

080026f4 <MX_TIM2_Init>:
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b088      	sub	sp, #32
 80026f8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026fa:	f107 0310 	add.w	r3, r7, #16
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
 8002702:	605a      	str	r2, [r3, #4]
 8002704:	609a      	str	r2, [r3, #8]
 8002706:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002708:	1d3b      	adds	r3, r7, #4
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
  htim2.Instance = TIM2;
 8002712:	4b1e      	ldr	r3, [pc, #120]	; (800278c <MX_TIM2_Init+0x98>)
 8002714:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002718:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 124;
 800271a:	4b1c      	ldr	r3, [pc, #112]	; (800278c <MX_TIM2_Init+0x98>)
 800271c:	227c      	movs	r2, #124	; 0x7c
 800271e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002720:	4b1a      	ldr	r3, [pc, #104]	; (800278c <MX_TIM2_Init+0x98>)
 8002722:	2200      	movs	r2, #0
 8002724:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002726:	4b19      	ldr	r3, [pc, #100]	; (800278c <MX_TIM2_Init+0x98>)
 8002728:	f04f 32ff 	mov.w	r2, #4294967295
 800272c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800272e:	4b17      	ldr	r3, [pc, #92]	; (800278c <MX_TIM2_Init+0x98>)
 8002730:	2200      	movs	r2, #0
 8002732:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002734:	4b15      	ldr	r3, [pc, #84]	; (800278c <MX_TIM2_Init+0x98>)
 8002736:	2200      	movs	r2, #0
 8002738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800273a:	4814      	ldr	r0, [pc, #80]	; (800278c <MX_TIM2_Init+0x98>)
 800273c:	f00a fdbe 	bl	800d2bc <HAL_TIM_Base_Init>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <MX_TIM2_Init+0x56>
    Error_Handler();
 8002746:	f000 fb79 	bl	8002e3c <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800274a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800274e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002750:	f107 0310 	add.w	r3, r7, #16
 8002754:	4619      	mov	r1, r3
 8002756:	480d      	ldr	r0, [pc, #52]	; (800278c <MX_TIM2_Init+0x98>)
 8002758:	f00a fe08 	bl	800d36c <HAL_TIM_ConfigClockSource>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <MX_TIM2_Init+0x72>
    Error_Handler();
 8002762:	f000 fb6b 	bl	8002e3c <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002766:	2300      	movs	r3, #0
 8002768:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800276a:	2300      	movs	r3, #0
 800276c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800276e:	1d3b      	adds	r3, r7, #4
 8002770:	4619      	mov	r1, r3
 8002772:	4806      	ldr	r0, [pc, #24]	; (800278c <MX_TIM2_Init+0x98>)
 8002774:	f00b f82a 	bl	800d7cc <HAL_TIMEx_MasterConfigSynchronization>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <MX_TIM2_Init+0x8e>
    Error_Handler();
 800277e:	f000 fb5d 	bl	8002e3c <Error_Handler>
}
 8002782:	bf00      	nop
 8002784:	3720      	adds	r7, #32
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000424 	.word	0x20000424

08002790 <MX_TIM3_Init>:
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b088      	sub	sp, #32
 8002794:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002796:	f107 0310 	add.w	r3, r7, #16
 800279a:	2200      	movs	r2, #0
 800279c:	601a      	str	r2, [r3, #0]
 800279e:	605a      	str	r2, [r3, #4]
 80027a0:	609a      	str	r2, [r3, #8]
 80027a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027a4:	1d3b      	adds	r3, r7, #4
 80027a6:	2200      	movs	r2, #0
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	605a      	str	r2, [r3, #4]
 80027ac:	609a      	str	r2, [r3, #8]
  htim3.Instance = TIM3;
 80027ae:	4b1d      	ldr	r3, [pc, #116]	; (8002824 <MX_TIM3_Init+0x94>)
 80027b0:	4a1d      	ldr	r2, [pc, #116]	; (8002828 <MX_TIM3_Init+0x98>)
 80027b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 124;
 80027b4:	4b1b      	ldr	r3, [pc, #108]	; (8002824 <MX_TIM3_Init+0x94>)
 80027b6:	227c      	movs	r2, #124	; 0x7c
 80027b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027ba:	4b1a      	ldr	r3, [pc, #104]	; (8002824 <MX_TIM3_Init+0x94>)
 80027bc:	2200      	movs	r2, #0
 80027be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80027c0:	4b18      	ldr	r3, [pc, #96]	; (8002824 <MX_TIM3_Init+0x94>)
 80027c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027c8:	4b16      	ldr	r3, [pc, #88]	; (8002824 <MX_TIM3_Init+0x94>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ce:	4b15      	ldr	r3, [pc, #84]	; (8002824 <MX_TIM3_Init+0x94>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80027d4:	4813      	ldr	r0, [pc, #76]	; (8002824 <MX_TIM3_Init+0x94>)
 80027d6:	f00a fd71 	bl	800d2bc <HAL_TIM_Base_Init>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_TIM3_Init+0x54>
    Error_Handler();
 80027e0:	f000 fb2c 	bl	8002e3c <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80027ea:	f107 0310 	add.w	r3, r7, #16
 80027ee:	4619      	mov	r1, r3
 80027f0:	480c      	ldr	r0, [pc, #48]	; (8002824 <MX_TIM3_Init+0x94>)
 80027f2:	f00a fdbb 	bl	800d36c <HAL_TIM_ConfigClockSource>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <MX_TIM3_Init+0x70>
    Error_Handler();
 80027fc:	f000 fb1e 	bl	8002e3c <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002800:	2300      	movs	r3, #0
 8002802:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002804:	2300      	movs	r3, #0
 8002806:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002808:	1d3b      	adds	r3, r7, #4
 800280a:	4619      	mov	r1, r3
 800280c:	4805      	ldr	r0, [pc, #20]	; (8002824 <MX_TIM3_Init+0x94>)
 800280e:	f00a ffdd 	bl	800d7cc <HAL_TIMEx_MasterConfigSynchronization>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_TIM3_Init+0x8c>
    Error_Handler();
 8002818:	f000 fb10 	bl	8002e3c <Error_Handler>
}
 800281c:	bf00      	nop
 800281e:	3720      	adds	r7, #32
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20000470 	.word	0x20000470
 8002828:	40000400 	.word	0x40000400

0800282c <MX_TIM4_Init>:
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b088      	sub	sp, #32
 8002830:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002832:	f107 0310 	add.w	r3, r7, #16
 8002836:	2200      	movs	r2, #0
 8002838:	601a      	str	r2, [r3, #0]
 800283a:	605a      	str	r2, [r3, #4]
 800283c:	609a      	str	r2, [r3, #8]
 800283e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002840:	1d3b      	adds	r3, r7, #4
 8002842:	2200      	movs	r2, #0
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	605a      	str	r2, [r3, #4]
 8002848:	609a      	str	r2, [r3, #8]
  htim4.Instance = TIM4;
 800284a:	4b1e      	ldr	r3, [pc, #120]	; (80028c4 <MX_TIM4_Init+0x98>)
 800284c:	4a1e      	ldr	r2, [pc, #120]	; (80028c8 <MX_TIM4_Init+0x9c>)
 800284e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 62499;
 8002850:	4b1c      	ldr	r3, [pc, #112]	; (80028c4 <MX_TIM4_Init+0x98>)
 8002852:	f24f 4223 	movw	r2, #62499	; 0xf423
 8002856:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002858:	4b1a      	ldr	r3, [pc, #104]	; (80028c4 <MX_TIM4_Init+0x98>)
 800285a:	2200      	movs	r2, #0
 800285c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800285e:	4b19      	ldr	r3, [pc, #100]	; (80028c4 <MX_TIM4_Init+0x98>)
 8002860:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002864:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002866:	4b17      	ldr	r3, [pc, #92]	; (80028c4 <MX_TIM4_Init+0x98>)
 8002868:	2200      	movs	r2, #0
 800286a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800286c:	4b15      	ldr	r3, [pc, #84]	; (80028c4 <MX_TIM4_Init+0x98>)
 800286e:	2200      	movs	r2, #0
 8002870:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002872:	4814      	ldr	r0, [pc, #80]	; (80028c4 <MX_TIM4_Init+0x98>)
 8002874:	f00a fd22 	bl	800d2bc <HAL_TIM_Base_Init>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM4_Init+0x56>
    Error_Handler();
 800287e:	f000 fadd 	bl	8002e3c <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002882:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002886:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002888:	f107 0310 	add.w	r3, r7, #16
 800288c:	4619      	mov	r1, r3
 800288e:	480d      	ldr	r0, [pc, #52]	; (80028c4 <MX_TIM4_Init+0x98>)
 8002890:	f00a fd6c 	bl	800d36c <HAL_TIM_ConfigClockSource>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_TIM4_Init+0x72>
    Error_Handler();
 800289a:	f000 facf 	bl	8002e3c <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800289e:	2300      	movs	r3, #0
 80028a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80028a6:	1d3b      	adds	r3, r7, #4
 80028a8:	4619      	mov	r1, r3
 80028aa:	4806      	ldr	r0, [pc, #24]	; (80028c4 <MX_TIM4_Init+0x98>)
 80028ac:	f00a ff8e 	bl	800d7cc <HAL_TIMEx_MasterConfigSynchronization>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_TIM4_Init+0x8e>
    Error_Handler();
 80028b6:	f000 fac1 	bl	8002e3c <Error_Handler>
}
 80028ba:	bf00      	nop
 80028bc:	3720      	adds	r7, #32
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	200004bc 	.word	0x200004bc
 80028c8:	40000800 	.word	0x40000800

080028cc <MX_TIM5_Init>:
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b088      	sub	sp, #32
 80028d0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028d2:	f107 0310 	add.w	r3, r7, #16
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	605a      	str	r2, [r3, #4]
 80028dc:	609a      	str	r2, [r3, #8]
 80028de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e0:	1d3b      	adds	r3, r7, #4
 80028e2:	2200      	movs	r2, #0
 80028e4:	601a      	str	r2, [r3, #0]
 80028e6:	605a      	str	r2, [r3, #4]
 80028e8:	609a      	str	r2, [r3, #8]
  htim5.Instance = TIM5;
 80028ea:	4b1d      	ldr	r3, [pc, #116]	; (8002960 <MX_TIM5_Init+0x94>)
 80028ec:	4a1d      	ldr	r2, [pc, #116]	; (8002964 <MX_TIM5_Init+0x98>)
 80028ee:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 124;
 80028f0:	4b1b      	ldr	r3, [pc, #108]	; (8002960 <MX_TIM5_Init+0x94>)
 80028f2:	227c      	movs	r2, #124	; 0x7c
 80028f4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f6:	4b1a      	ldr	r3, [pc, #104]	; (8002960 <MX_TIM5_Init+0x94>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80028fc:	4b18      	ldr	r3, [pc, #96]	; (8002960 <MX_TIM5_Init+0x94>)
 80028fe:	f04f 32ff 	mov.w	r2, #4294967295
 8002902:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002904:	4b16      	ldr	r3, [pc, #88]	; (8002960 <MX_TIM5_Init+0x94>)
 8002906:	2200      	movs	r2, #0
 8002908:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800290a:	4b15      	ldr	r3, [pc, #84]	; (8002960 <MX_TIM5_Init+0x94>)
 800290c:	2200      	movs	r2, #0
 800290e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002910:	4813      	ldr	r0, [pc, #76]	; (8002960 <MX_TIM5_Init+0x94>)
 8002912:	f00a fcd3 	bl	800d2bc <HAL_TIM_Base_Init>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <MX_TIM5_Init+0x54>
    Error_Handler();
 800291c:	f000 fa8e 	bl	8002e3c <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002920:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002924:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002926:	f107 0310 	add.w	r3, r7, #16
 800292a:	4619      	mov	r1, r3
 800292c:	480c      	ldr	r0, [pc, #48]	; (8002960 <MX_TIM5_Init+0x94>)
 800292e:	f00a fd1d 	bl	800d36c <HAL_TIM_ConfigClockSource>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <MX_TIM5_Init+0x70>
    Error_Handler();
 8002938:	f000 fa80 	bl	8002e3c <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800293c:	2300      	movs	r3, #0
 800293e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002940:	2300      	movs	r3, #0
 8002942:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002944:	1d3b      	adds	r3, r7, #4
 8002946:	4619      	mov	r1, r3
 8002948:	4805      	ldr	r0, [pc, #20]	; (8002960 <MX_TIM5_Init+0x94>)
 800294a:	f00a ff3f 	bl	800d7cc <HAL_TIMEx_MasterConfigSynchronization>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <MX_TIM5_Init+0x8c>
    Error_Handler();
 8002954:	f000 fa72 	bl	8002e3c <Error_Handler>
}
 8002958:	bf00      	nop
 800295a:	3720      	adds	r7, #32
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20000508 	.word	0x20000508
 8002964:	40000c00 	.word	0x40000c00

08002968 <MX_USART3_UART_Init>:
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 800296c:	4b22      	ldr	r3, [pc, #136]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 800296e:	4a23      	ldr	r2, [pc, #140]	; (80029fc <MX_USART3_UART_Init+0x94>)
 8002970:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1000000;
 8002972:	4b21      	ldr	r3, [pc, #132]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 8002974:	4a22      	ldr	r2, [pc, #136]	; (8002a00 <MX_USART3_UART_Init+0x98>)
 8002976:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002978:	4b1f      	ldr	r3, [pc, #124]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 800297a:	2200      	movs	r2, #0
 800297c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800297e:	4b1e      	ldr	r3, [pc, #120]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 8002980:	2200      	movs	r2, #0
 8002982:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002984:	4b1c      	ldr	r3, [pc, #112]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 8002986:	2200      	movs	r2, #0
 8002988:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800298a:	4b1b      	ldr	r3, [pc, #108]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 800298c:	220c      	movs	r2, #12
 800298e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002990:	4b19      	ldr	r3, [pc, #100]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 8002992:	2200      	movs	r2, #0
 8002994:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002996:	4b18      	ldr	r3, [pc, #96]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 8002998:	2200      	movs	r2, #0
 800299a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800299c:	4b16      	ldr	r3, [pc, #88]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 800299e:	2200      	movs	r2, #0
 80029a0:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029a2:	4b15      	ldr	r3, [pc, #84]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029a8:	4b13      	ldr	r3, [pc, #76]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80029ae:	4812      	ldr	r0, [pc, #72]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 80029b0:	f00a ff9a 	bl	800d8e8 <HAL_UART_Init>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <MX_USART3_UART_Init+0x56>
    Error_Handler();
 80029ba:	f000 fa3f 	bl	8002e3c <Error_Handler>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029be:	2100      	movs	r1, #0
 80029c0:	480d      	ldr	r0, [pc, #52]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 80029c2:	f00c f82a 	bl	800ea1a <HAL_UARTEx_SetTxFifoThreshold>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d001      	beq.n	80029d0 <MX_USART3_UART_Init+0x68>
    Error_Handler();
 80029cc:	f000 fa36 	bl	8002e3c <Error_Handler>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029d0:	2100      	movs	r1, #0
 80029d2:	4809      	ldr	r0, [pc, #36]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 80029d4:	f00c f85f 	bl	800ea96 <HAL_UARTEx_SetRxFifoThreshold>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <MX_USART3_UART_Init+0x7a>
    Error_Handler();
 80029de:	f000 fa2d 	bl	8002e3c <Error_Handler>
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80029e2:	4805      	ldr	r0, [pc, #20]	; (80029f8 <MX_USART3_UART_Init+0x90>)
 80029e4:	f00b ffe0 	bl	800e9a8 <HAL_UARTEx_DisableFifoMode>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <MX_USART3_UART_Init+0x8a>
    Error_Handler();
 80029ee:	f000 fa25 	bl	8002e3c <Error_Handler>
}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	20000554 	.word	0x20000554
 80029fc:	40004800 	.word	0x40004800
 8002a00:	000f4240 	.word	0x000f4240

08002a04 <MX_GPIO_Init>:
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b08e      	sub	sp, #56	; 0x38
 8002a08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	605a      	str	r2, [r3, #4]
 8002a14:	609a      	str	r2, [r3, #8]
 8002a16:	60da      	str	r2, [r3, #12]
 8002a18:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a1a:	4ba0      	ldr	r3, [pc, #640]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a20:	4a9e      	ldr	r2, [pc, #632]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a22:	f043 0310 	orr.w	r3, r3, #16
 8002a26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a2a:	4b9c      	ldr	r3, [pc, #624]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a30:	f003 0310 	and.w	r3, r3, #16
 8002a34:	623b      	str	r3, [r7, #32]
 8002a36:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a38:	4b98      	ldr	r3, [pc, #608]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a3e:	4a97      	ldr	r2, [pc, #604]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a40:	f043 0304 	orr.w	r3, r3, #4
 8002a44:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a48:	4b94      	ldr	r3, [pc, #592]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	61fb      	str	r3, [r7, #28]
 8002a54:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a56:	4b91      	ldr	r3, [pc, #580]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a5c:	4a8f      	ldr	r2, [pc, #572]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a62:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a66:	4b8d      	ldr	r3, [pc, #564]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a70:	61bb      	str	r3, [r7, #24]
 8002a72:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a74:	4b89      	ldr	r3, [pc, #548]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a7a:	4a88      	ldr	r2, [pc, #544]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a84:	4b85      	ldr	r3, [pc, #532]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	617b      	str	r3, [r7, #20]
 8002a90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a92:	4b82      	ldr	r3, [pc, #520]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a98:	4a80      	ldr	r2, [pc, #512]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002a9a:	f043 0302 	orr.w	r3, r3, #2
 8002a9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002aa2:	4b7e      	ldr	r3, [pc, #504]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	613b      	str	r3, [r7, #16]
 8002aae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002ab0:	4b7a      	ldr	r3, [pc, #488]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ab6:	4a79      	ldr	r2, [pc, #484]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002ab8:	f043 0320 	orr.w	r3, r3, #32
 8002abc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ac0:	4b76      	ldr	r3, [pc, #472]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ac6:	f003 0320 	and.w	r3, r3, #32
 8002aca:	60fb      	str	r3, [r7, #12]
 8002acc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ace:	4b73      	ldr	r3, [pc, #460]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ad4:	4a71      	ldr	r2, [pc, #452]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ada:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ade:	4b6f      	ldr	r3, [pc, #444]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002ae0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ae8:	60bb      	str	r3, [r7, #8]
 8002aea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002aec:	4b6b      	ldr	r3, [pc, #428]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002af2:	4a6a      	ldr	r2, [pc, #424]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002af4:	f043 0308 	orr.w	r3, r3, #8
 8002af8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002afc:	4b67      	ldr	r3, [pc, #412]	; (8002c9c <MX_GPIO_Init+0x298>)
 8002afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002b02:	f003 0308 	and.w	r3, r3, #8
 8002b06:	607b      	str	r3, [r7, #4]
 8002b08:	687b      	ldr	r3, [r7, #4]
  HAL_GPIO_WritePin(GPIOE, ATT_4_Pin|ATT_8_Pin|ATT_16_Pin, GPIO_PIN_SET);
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	2134      	movs	r1, #52	; 0x34
 8002b0e:	4864      	ldr	r0, [pc, #400]	; (8002ca0 <MX_GPIO_Init+0x29c>)
 8002b10:	f004 feca 	bl	80078a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|MW_INVALID_Pin|LASER_TUNING_Pin|LD3_Pin
 8002b14:	2200      	movs	r2, #0
 8002b16:	f245 1103 	movw	r1, #20739	; 0x5103
 8002b1a:	4862      	ldr	r0, [pc, #392]	; (8002ca4 <MX_GPIO_Init+0x2a0>)
 8002b1c:	f004 fec4 	bl	80078a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SCOPE_TRIG_OUT_GPIO_Port, SCOPE_TRIG_OUT_Pin, GPIO_PIN_RESET);
 8002b20:	2200      	movs	r2, #0
 8002b22:	2101      	movs	r1, #1
 8002b24:	4860      	ldr	r0, [pc, #384]	; (8002ca8 <MX_GPIO_Init+0x2a4>)
 8002b26:	f004 febf 	bl	80078a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_OTG_FS_PWR_EN_GPIO_Port, USB_OTG_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b30:	485e      	ldr	r0, [pc, #376]	; (8002cac <MX_GPIO_Init+0x2a8>)
 8002b32:	f004 feb9 	bl	80078a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, SCLK_Pin|MOSI_Pin|REG_EN_Pin, GPIO_PIN_RESET);
 8002b36:	2200      	movs	r2, #0
 8002b38:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 8002b3c:	485c      	ldr	r0, [pc, #368]	; (8002cb0 <MX_GPIO_Init+0x2ac>)
 8002b3e:	f004 feb3 	bl	80078a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SEN_GPIO_Port, SEN_Pin, GPIO_PIN_SET);
 8002b42:	2201      	movs	r2, #1
 8002b44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002b48:	4859      	ldr	r0, [pc, #356]	; (8002cb0 <MX_GPIO_Init+0x2ac>)
 8002b4a:	f004 fead 	bl	80078a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, ATT_2_Pin|ATT_1_Pin|ATT_05_Pin|ATT_025_Pin
 8002b4e:	2201      	movs	r2, #1
 8002b50:	21f8      	movs	r1, #248	; 0xf8
 8002b52:	4856      	ldr	r0, [pc, #344]	; (8002cac <MX_GPIO_Init+0x2a8>)
 8002b54:	f004 fea8 	bl	80078a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002b58:	2200      	movs	r2, #0
 8002b5a:	2102      	movs	r1, #2
 8002b5c:	4850      	ldr	r0, [pc, #320]	; (8002ca0 <MX_GPIO_Init+0x29c>)
 8002b5e:	f004 fea3 	bl	80078a8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = ATT_4_Pin|ATT_8_Pin|ATT_16_Pin|LD2_Pin;
 8002b62:	2336      	movs	r3, #54	; 0x36
 8002b64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b66:	2301      	movs	r3, #1
 8002b68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b76:	4619      	mov	r1, r3
 8002b78:	4849      	ldr	r0, [pc, #292]	; (8002ca0 <MX_GPIO_Init+0x29c>)
 8002b7a:	f004 fccd 	bl	8007518 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 8002b7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b82:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b84:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002b88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b92:	4619      	mov	r1, r3
 8002b94:	4846      	ldr	r0, [pc, #280]	; (8002cb0 <MX_GPIO_Init+0x2ac>)
 8002b96:	f004 fcbf 	bl	8007518 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|MW_INVALID_Pin|LASER_TUNING_Pin|LD3_Pin
 8002b9a:	f245 1303 	movw	r3, #20739	; 0x5103
 8002b9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	483c      	ldr	r0, [pc, #240]	; (8002ca4 <MX_GPIO_Init+0x2a0>)
 8002bb4:	f004 fcb0 	bl	8007518 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002bb8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002bbe:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002bc2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002bc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4839      	ldr	r0, [pc, #228]	; (8002cb4 <MX_GPIO_Init+0x2b0>)
 8002bd0:	f004 fca2 	bl	8007518 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SCOPE_TRIG_OUT_Pin;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002be0:	2300      	movs	r3, #0
 8002be2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SCOPE_TRIG_OUT_GPIO_Port, &GPIO_InitStruct);
 8002be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002be8:	4619      	mov	r1, r3
 8002bea:	482f      	ldr	r0, [pc, #188]	; (8002ca8 <MX_GPIO_Init+0x2a4>)
 8002bec:	f004 fc94 	bl	8007518 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|ATT_2_Pin|ATT_1_Pin|ATT_05_Pin
 8002bf0:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
 8002bf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c06:	4619      	mov	r1, r3
 8002c08:	4828      	ldr	r0, [pc, #160]	; (8002cac <MX_GPIO_Init+0x2a8>)
 8002c0a:	f004 fc85 	bl	8007518 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OTG_FS_OVCR_Pin;
 8002c0e:	2380      	movs	r3, #128	; 0x80
 8002c10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c12:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002c16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OTG_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8002c1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c20:	4619      	mov	r1, r3
 8002c22:	4821      	ldr	r0, [pc, #132]	; (8002ca8 <MX_GPIO_Init+0x2a4>)
 8002c24:	f004 fc78 	bl	8007518 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SCLK_Pin|MOSI_Pin|SEN_Pin|REG_EN_Pin;
 8002c28:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8002c2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002c32:	2302      	movs	r3, #2
 8002c34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c36:	2300      	movs	r3, #0
 8002c38:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c3e:	4619      	mov	r1, r3
 8002c40:	481b      	ldr	r0, [pc, #108]	; (8002cb0 <MX_GPIO_Init+0x2ac>)
 8002c42:	f004 fc69 	bl	8007518 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8002c46:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8002c4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c50:	2300      	movs	r3, #0
 8002c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c54:	2300      	movs	r3, #0
 8002c56:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8002c58:	230a      	movs	r3, #10
 8002c5a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c60:	4619      	mov	r1, r3
 8002c62:	4815      	ldr	r0, [pc, #84]	; (8002cb8 <MX_GPIO_Init+0x2b4>)
 8002c64:	f004 fc58 	bl	8007518 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MISO_Pin;
 8002c68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c72:	2300      	movs	r3, #0
 8002c74:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MISO_GPIO_Port, &GPIO_InitStruct);
 8002c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	480c      	ldr	r0, [pc, #48]	; (8002cb0 <MX_GPIO_Init+0x2ac>)
 8002c7e:	f004 fc4b 	bl	8007518 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002c82:	2200      	movs	r2, #0
 8002c84:	2100      	movs	r1, #0
 8002c86:	2028      	movs	r0, #40	; 0x28
 8002c88:	f002 febd 	bl	8005a06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002c8c:	2028      	movs	r0, #40	; 0x28
 8002c8e:	f002 fed4 	bl	8005a3a <HAL_NVIC_EnableIRQ>
}
 8002c92:	bf00      	nop
 8002c94:	3738      	adds	r7, #56	; 0x38
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	58024400 	.word	0x58024400
 8002ca0:	58021000 	.word	0x58021000
 8002ca4:	58020400 	.word	0x58020400
 8002ca8:	58021800 	.word	0x58021800
 8002cac:	58020c00 	.word	0x58020c00
 8002cb0:	58020800 	.word	0x58020800
 8002cb4:	58021400 	.word	0x58021400
 8002cb8:	58020000 	.word	0x58020000

08002cbc <HAL_ADC_ConvCpltCallback>:
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  adc_val = 0x00FF & HAL_ADC_GetValue(&hadc3); //ensure that only 16 bits are recorded
 8002cc4:	482a      	ldr	r0, [pc, #168]	; (8002d70 <HAL_ADC_ConvCpltCallback+0xb4>)
 8002cc6:	f001 fd59 	bl	800477c <HAL_ADC_GetValue>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	4a29      	ldr	r2, [pc, #164]	; (8002d74 <HAL_ADC_ConvCpltCallback+0xb8>)
 8002cd0:	6013      	str	r3, [r2, #0]
  sample_count++;
 8002cd2:	4b29      	ldr	r3, [pc, #164]	; (8002d78 <HAL_ADC_ConvCpltCallback+0xbc>)
 8002cd4:	881b      	ldrh	r3, [r3, #0]
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	3301      	adds	r3, #1
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	4b26      	ldr	r3, [pc, #152]	; (8002d78 <HAL_ADC_ConvCpltCallback+0xbc>)
 8002cde:	801a      	strh	r2, [r3, #0]
		adc_readings_total = adc_readings_total + adc_val;
 8002ce0:	4b26      	ldr	r3, [pc, #152]	; (8002d7c <HAL_ADC_ConvCpltCallback+0xc0>)
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	4b23      	ldr	r3, [pc, #140]	; (8002d74 <HAL_ADC_ConvCpltCallback+0xb8>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4413      	add	r3, r2
 8002cea:	4a24      	ldr	r2, [pc, #144]	; (8002d7c <HAL_ADC_ConvCpltCallback+0xc0>)
 8002cec:	6013      	str	r3, [r2, #0]
		if (sample_count >= ADC_SAMPLES) {//if the sample buffer is full
 8002cee:	4b22      	ldr	r3, [pc, #136]	; (8002d78 <HAL_ADC_ConvCpltCallback+0xbc>)
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	2b03      	cmp	r3, #3
 8002cf6:	d912      	bls.n	8002d1e <HAL_ADC_ConvCpltCallback+0x62>
			adc_readings_total = adc_readings_total - adc_readings[adc_sample_no]; //subtract the expired value from the total
 8002cf8:	4b20      	ldr	r3, [pc, #128]	; (8002d7c <HAL_ADC_ConvCpltCallback+0xc0>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	4b20      	ldr	r3, [pc, #128]	; (8002d80 <HAL_ADC_ConvCpltCallback+0xc4>)
 8002cfe:	881b      	ldrh	r3, [r3, #0]
 8002d00:	4619      	mov	r1, r3
 8002d02:	4b20      	ldr	r3, [pc, #128]	; (8002d84 <HAL_ADC_ConvCpltCallback+0xc8>)
 8002d04:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	4a1c      	ldr	r2, [pc, #112]	; (8002d7c <HAL_ADC_ConvCpltCallback+0xc0>)
 8002d0c:	6013      	str	r3, [r2, #0]
			adc_averaged_val = adc_readings_total >> ADC_SAMPLE_POWER; //truncate as a cycle-efficient division
 8002d0e:	4b1b      	ldr	r3, [pc, #108]	; (8002d7c <HAL_ADC_ConvCpltCallback+0xc0>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	089b      	lsrs	r3, r3, #2
 8002d14:	4a1c      	ldr	r2, [pc, #112]	; (8002d88 <HAL_ADC_ConvCpltCallback+0xcc>)
 8002d16:	6013      	str	r3, [r2, #0]
			adc_average_updated = true;
 8002d18:	4b1c      	ldr	r3, [pc, #112]	; (8002d8c <HAL_ADC_ConvCpltCallback+0xd0>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	701a      	strb	r2, [r3, #0]
		adc_readings[adc_sample_no] = adc_val;
 8002d1e:	4b18      	ldr	r3, [pc, #96]	; (8002d80 <HAL_ADC_ConvCpltCallback+0xc4>)
 8002d20:	881b      	ldrh	r3, [r3, #0]
 8002d22:	4619      	mov	r1, r3
 8002d24:	4b13      	ldr	r3, [pc, #76]	; (8002d74 <HAL_ADC_ConvCpltCallback+0xb8>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a16      	ldr	r2, [pc, #88]	; (8002d84 <HAL_ADC_ConvCpltCallback+0xc8>)
 8002d2a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		adc_sample_no++;
 8002d2e:	4b14      	ldr	r3, [pc, #80]	; (8002d80 <HAL_ADC_ConvCpltCallback+0xc4>)
 8002d30:	881b      	ldrh	r3, [r3, #0]
 8002d32:	3301      	adds	r3, #1
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	4b12      	ldr	r3, [pc, #72]	; (8002d80 <HAL_ADC_ConvCpltCallback+0xc4>)
 8002d38:	801a      	strh	r2, [r3, #0]
		if (adc_sample_no >= ADC_SAMPLES) adc_sample_no = 0; //set back to zero if loop complete
 8002d3a:	4b11      	ldr	r3, [pc, #68]	; (8002d80 <HAL_ADC_ConvCpltCallback+0xc4>)
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	2b03      	cmp	r3, #3
 8002d40:	d902      	bls.n	8002d48 <HAL_ADC_ConvCpltCallback+0x8c>
 8002d42:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <HAL_ADC_ConvCpltCallback+0xc4>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	801a      	strh	r2, [r3, #0]
	if(adc_average_updated) {
 8002d48:	4b10      	ldr	r3, [pc, #64]	; (8002d8c <HAL_ADC_ConvCpltCallback+0xd0>)
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00b      	beq.n	8002d68 <HAL_ADC_ConvCpltCallback+0xac>
		dac_val = adc_averaged_val >> 4;
 8002d50:	4b0d      	ldr	r3, [pc, #52]	; (8002d88 <HAL_ADC_ConvCpltCallback+0xcc>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	091b      	lsrs	r3, r3, #4
 8002d56:	4a0e      	ldr	r2, [pc, #56]	; (8002d90 <HAL_ADC_ConvCpltCallback+0xd4>)
 8002d58:	6013      	str	r3, [r2, #0]
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_val);
 8002d5a:	4b0d      	ldr	r3, [pc, #52]	; (8002d90 <HAL_ADC_ConvCpltCallback+0xd4>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	2100      	movs	r1, #0
 8002d62:	480c      	ldr	r0, [pc, #48]	; (8002d94 <HAL_ADC_ConvCpltCallback+0xd8>)
 8002d64:	f002 ff74 	bl	8005c50 <HAL_DAC_SetValue>
}
 8002d68:	bf00      	nop
 8002d6a:	3708      	adds	r7, #8
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	2000024c 	.word	0x2000024c
 8002d74:	200005f0 	.word	0x200005f0
 8002d78:	200005ea 	.word	0x200005ea
 8002d7c:	2000060c 	.word	0x2000060c
 8002d80:	20000608 	.word	0x20000608
 8002d84:	200005f8 	.word	0x200005f8
 8002d88:	200005f4 	.word	0x200005f4
 8002d8c:	20000610 	.word	0x20000610
 8002d90:	20000614 	.word	0x20000614
 8002d94:	200002b0 	.word	0x200002b0

08002d98 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002d9e:	463b      	mov	r3, r7
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	605a      	str	r2, [r3, #4]
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002daa:	f002 fe61 	bl	8005a70 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002dae:	2301      	movs	r3, #1
 8002db0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002db2:	2300      	movs	r3, #0
 8002db4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8002db6:	2300      	movs	r3, #0
 8002db8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002dba:	231f      	movs	r3, #31
 8002dbc:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002dbe:	2387      	movs	r3, #135	; 0x87
 8002dc0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002dda:	463b      	mov	r3, r7
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f002 fe7f 	bl	8005ae0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8002de2:	2301      	movs	r3, #1
 8002de4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 8002de6:	4b13      	ldr	r3, [pc, #76]	; (8002e34 <MPU_Config+0x9c>)
 8002de8:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 8002dea:	2310      	movs	r3, #16
 8002dec:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8002dee:	2300      	movs	r3, #0
 8002df0:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8002df2:	2301      	movs	r3, #1
 8002df4:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002df6:	2303      	movs	r3, #3
 8002df8:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002dfe:	463b      	mov	r3, r7
 8002e00:	4618      	mov	r0, r3
 8002e02:	f002 fe6d 	bl	8005ae0 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8002e06:	2302      	movs	r3, #2
 8002e08:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 8002e0a:	4b0b      	ldr	r3, [pc, #44]	; (8002e38 <MPU_Config+0xa0>)
 8002e0c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 8002e0e:	2308      	movs	r3, #8
 8002e10:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002e12:	2300      	movs	r3, #0
 8002e14:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002e16:	2301      	movs	r3, #1
 8002e18:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002e1e:	463b      	mov	r3, r7
 8002e20:	4618      	mov	r0, r3
 8002e22:	f002 fe5d 	bl	8005ae0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002e26:	2004      	movs	r0, #4
 8002e28:	f002 fe3a 	bl	8005aa0 <HAL_MPU_Enable>

}
 8002e2c:	bf00      	nop
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	30020000 	.word	0x30020000
 8002e38:	30040000 	.word	0x30040000

08002e3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002e40:	b672      	cpsid	i
}
 8002e42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	__disable_irq();

	printf("Error handler routine called\r\n");
 8002e44:	4810      	ldr	r0, [pc, #64]	; (8002e88 <Error_Handler+0x4c>)
 8002e46:	f016 fe45 	bl	8019ad4 <puts>

	/* Disable the AOM */
	HAL_HRTIM_WaveformOutputStop(&hhrtim, HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2 | HRTIM_OUTPUT_TE1);
 8002e4a:	f240 1103 	movw	r1, #259	; 0x103
 8002e4e:	480f      	ldr	r0, [pc, #60]	; (8002e8c <Error_Handler+0x50>)
 8002e50:	f005 f8b8 	bl	8007fc4 <HAL_HRTIM_WaveformOutputStop>
	HAL_HRTIM_WaveformCounterStop_IT(&hhrtim, HRTIM_TIMERID_TIMER_A | HRTIM_TIMERID_TIMER_E);
 8002e54:	f44f 1108 	mov.w	r1, #2228224	; 0x220000
 8002e58:	480c      	ldr	r0, [pc, #48]	; (8002e8c <Error_Handler+0x50>)
 8002e5a:	f005 f951 	bl	8008100 <HAL_HRTIM_WaveformCountStop_IT>

	/* Power down the synthesiser */
	HAL_GPIO_WritePin(REG_EN_GPIO_Port, REG_EN_Pin, 0);
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e64:	480a      	ldr	r0, [pc, #40]	; (8002e90 <Error_Handler+0x54>)
 8002e66:	f004 fd1f 	bl	80078a8 <HAL_GPIO_WritePin>

	while (1) {
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggle red LED
 8002e6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e6e:	4809      	ldr	r0, [pc, #36]	; (8002e94 <Error_Handler+0x58>)
 8002e70:	f004 fd33 	bl	80078da <HAL_GPIO_TogglePin>
		timer_delay(SLOW_TIMER, ERROR_LED_DELAY);
 8002e74:	4b08      	ldr	r3, [pc, #32]	; (8002e98 <Error_Handler+0x5c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002e7c:	4611      	mov	r1, r2
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f018 fd72 	bl	801b968 <__timer_delay_veneer>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin); //toggle red LED
 8002e84:	e7f1      	b.n	8002e6a <Error_Handler+0x2e>
 8002e86:	bf00      	nop
 8002e88:	0801bcc0 	.word	0x0801bcc0
 8002e8c:	200002c4 	.word	0x200002c4
 8002e90:	58020800 	.word	0x58020800
 8002e94:	58020400 	.word	0x58020400
 8002e98:	20000018 	.word	0x20000018

08002e9c <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ea2:	4b0a      	ldr	r3, [pc, #40]	; (8002ecc <HAL_MspInit+0x30>)
 8002ea4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002ea8:	4a08      	ldr	r2, [pc, #32]	; (8002ecc <HAL_MspInit+0x30>)
 8002eaa:	f043 0302 	orr.w	r3, r3, #2
 8002eae:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002eb2:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <HAL_MspInit+0x30>)
 8002eb4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002eb8:	f003 0302 	and.w	r3, r3, #2
 8002ebc:	607b      	str	r3, [r7, #4]
 8002ebe:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr
 8002ecc:	58024400 	.word	0x58024400

08002ed0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b0b4      	sub	sp, #208	; 0xd0
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ed8:	f107 0310 	add.w	r3, r7, #16
 8002edc:	22c0      	movs	r2, #192	; 0xc0
 8002ede:	2100      	movs	r1, #0
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f016 fee7 	bl	8019cb4 <memset>
  if(hadc->Instance==ADC3)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a2b      	ldr	r2, [pc, #172]	; (8002f98 <HAL_ADC_MspInit+0xc8>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d14e      	bne.n	8002f8e <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002ef0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002ef4:	f04f 0300 	mov.w	r3, #0
 8002ef8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8002efc:	2301      	movs	r3, #1
 8002efe:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 8002f00:	2313      	movs	r3, #19
 8002f02:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 79;
 8002f04:	234f      	movs	r3, #79	; 0x4f
 8002f06:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8002f08:	2302      	movs	r3, #2
 8002f0a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8002f10:	23c0      	movs	r3, #192	; 0xc0
 8002f12:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8002f14:	2320      	movs	r3, #32
 8002f16:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f22:	f107 0310 	add.w	r3, r7, #16
 8002f26:	4618      	mov	r0, r3
 8002f28:	f007 fc74 	bl	800a814 <HAL_RCCEx_PeriphCLKConfig>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_ADC_MspInit+0x66>
    {
      Error_Handler();
 8002f32:	f7ff ff83 	bl	8002e3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002f36:	4b19      	ldr	r3, [pc, #100]	; (8002f9c <HAL_ADC_MspInit+0xcc>)
 8002f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f3c:	4a17      	ldr	r2, [pc, #92]	; (8002f9c <HAL_ADC_MspInit+0xcc>)
 8002f3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f42:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f46:	4b15      	ldr	r3, [pc, #84]	; (8002f9c <HAL_ADC_MspInit+0xcc>)
 8002f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f50:	60fb      	str	r3, [r7, #12]
 8002f52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f54:	4b11      	ldr	r3, [pc, #68]	; (8002f9c <HAL_ADC_MspInit+0xcc>)
 8002f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f5a:	4a10      	ldr	r2, [pc, #64]	; (8002f9c <HAL_ADC_MspInit+0xcc>)
 8002f5c:	f043 0304 	orr.w	r3, r3, #4
 8002f60:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f64:	4b0d      	ldr	r3, [pc, #52]	; (8002f9c <HAL_ADC_MspInit+0xcc>)
 8002f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f6a:	f003 0304 	and.w	r3, r3, #4
 8002f6e:	60bb      	str	r3, [r7, #8]
 8002f70:	68bb      	ldr	r3, [r7, #8]
    /**ADC3 GPIO Configuration
    PC2_C     ------> ADC3_INP0
    */
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8002f72:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8002f76:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002f7a:	f000 feed 	bl	8003d58 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 8002f7e:	2200      	movs	r2, #0
 8002f80:	2100      	movs	r1, #0
 8002f82:	207f      	movs	r0, #127	; 0x7f
 8002f84:	f002 fd3f 	bl	8005a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8002f88:	207f      	movs	r0, #127	; 0x7f
 8002f8a:	f002 fd56 	bl	8005a3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002f8e:	bf00      	nop
 8002f90:	37d0      	adds	r7, #208	; 0xd0
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	58026000 	.word	0x58026000
 8002f9c:	58024400 	.word	0x58024400

08002fa0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b08a      	sub	sp, #40	; 0x28
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa8:	f107 0314 	add.w	r3, r7, #20
 8002fac:	2200      	movs	r2, #0
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	605a      	str	r2, [r3, #4]
 8002fb2:	609a      	str	r2, [r3, #8]
 8002fb4:	60da      	str	r2, [r3, #12]
 8002fb6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a18      	ldr	r2, [pc, #96]	; (8003020 <HAL_DAC_MspInit+0x80>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d129      	bne.n	8003016 <HAL_DAC_MspInit+0x76>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002fc2:	4b18      	ldr	r3, [pc, #96]	; (8003024 <HAL_DAC_MspInit+0x84>)
 8002fc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002fc8:	4a16      	ldr	r2, [pc, #88]	; (8003024 <HAL_DAC_MspInit+0x84>)
 8002fca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002fce:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002fd2:	4b14      	ldr	r3, [pc, #80]	; (8003024 <HAL_DAC_MspInit+0x84>)
 8002fd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002fd8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fdc:	613b      	str	r3, [r7, #16]
 8002fde:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe0:	4b10      	ldr	r3, [pc, #64]	; (8003024 <HAL_DAC_MspInit+0x84>)
 8002fe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fe6:	4a0f      	ldr	r2, [pc, #60]	; (8003024 <HAL_DAC_MspInit+0x84>)
 8002fe8:	f043 0301 	orr.w	r3, r3, #1
 8002fec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ff0:	4b0c      	ldr	r3, [pc, #48]	; (8003024 <HAL_DAC_MspInit+0x84>)
 8002ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002ffe:	2330      	movs	r3, #48	; 0x30
 8003000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003002:	2303      	movs	r3, #3
 8003004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800300a:	f107 0314 	add.w	r3, r7, #20
 800300e:	4619      	mov	r1, r3
 8003010:	4805      	ldr	r0, [pc, #20]	; (8003028 <HAL_DAC_MspInit+0x88>)
 8003012:	f004 fa81 	bl	8007518 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003016:	bf00      	nop
 8003018:	3728      	adds	r7, #40	; 0x28
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40007400 	.word	0x40007400
 8003024:	58024400 	.word	0x58024400
 8003028:	58020000 	.word	0x58020000

0800302c <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b0b4      	sub	sp, #208	; 0xd0
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003034:	f107 0310 	add.w	r3, r7, #16
 8003038:	22c0      	movs	r2, #192	; 0xc0
 800303a:	2100      	movs	r1, #0
 800303c:	4618      	mov	r0, r3
 800303e:	f016 fe39 	bl	8019cb4 <memset>
  if(hhrtim->Instance==HRTIM1)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a1c      	ldr	r2, [pc, #112]	; (80030b8 <HAL_HRTIM_MspInit+0x8c>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d131      	bne.n	80030b0 <HAL_HRTIM_MspInit+0x84>

  /* USER CODE END HRTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1;
 800304c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003050:	f04f 0300 	mov.w	r3, #0
 8003054:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Hrtim1ClockSelection = RCC_HRTIM1CLK_TIMCLK;
 8003058:	2300      	movs	r3, #0
 800305a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800305e:	f107 0310 	add.w	r3, r7, #16
 8003062:	4618      	mov	r0, r3
 8003064:	f007 fbd6 	bl	800a814 <HAL_RCCEx_PeriphCLKConfig>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_HRTIM_MspInit+0x46>
    {
      Error_Handler();
 800306e:	f7ff fee5 	bl	8002e3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8003072:	4b12      	ldr	r3, [pc, #72]	; (80030bc <HAL_HRTIM_MspInit+0x90>)
 8003074:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003078:	4a10      	ldr	r2, [pc, #64]	; (80030bc <HAL_HRTIM_MspInit+0x90>)
 800307a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800307e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003082:	4b0e      	ldr	r3, [pc, #56]	; (80030bc <HAL_HRTIM_MspInit+0x90>)
 8003084:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003088:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_TIMA_IRQn, 0, 0);
 8003090:	2200      	movs	r2, #0
 8003092:	2100      	movs	r1, #0
 8003094:	2068      	movs	r0, #104	; 0x68
 8003096:	f002 fcb6 	bl	8005a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMA_IRQn);
 800309a:	2068      	movs	r0, #104	; 0x68
 800309c:	f002 fccd 	bl	8005a3a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIME_IRQn, 0, 0);
 80030a0:	2200      	movs	r2, #0
 80030a2:	2100      	movs	r1, #0
 80030a4:	206c      	movs	r0, #108	; 0x6c
 80030a6:	f002 fcae 	bl	8005a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIME_IRQn);
 80030aa:	206c      	movs	r0, #108	; 0x6c
 80030ac:	f002 fcc5 	bl	8005a3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }

}
 80030b0:	bf00      	nop
 80030b2:	37d0      	adds	r7, #208	; 0xd0
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40017400 	.word	0x40017400
 80030bc:	58024400 	.word	0x58024400

080030c0 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b08a      	sub	sp, #40	; 0x28
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c8:	f107 0314 	add.w	r3, r7, #20
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	605a      	str	r2, [r3, #4]
 80030d2:	609a      	str	r2, [r3, #8]
 80030d4:	60da      	str	r2, [r3, #12]
 80030d6:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a22      	ldr	r2, [pc, #136]	; (8003168 <HAL_HRTIM_MspPostInit+0xa8>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d13d      	bne.n	800315e <HAL_HRTIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80030e2:	4b22      	ldr	r3, [pc, #136]	; (800316c <HAL_HRTIM_MspPostInit+0xac>)
 80030e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030e8:	4a20      	ldr	r2, [pc, #128]	; (800316c <HAL_HRTIM_MspPostInit+0xac>)
 80030ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80030f2:	4b1e      	ldr	r3, [pc, #120]	; (800316c <HAL_HRTIM_MspPostInit+0xac>)
 80030f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80030f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030fc:	613b      	str	r3, [r7, #16]
 80030fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003100:	4b1a      	ldr	r3, [pc, #104]	; (800316c <HAL_HRTIM_MspPostInit+0xac>)
 8003102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003106:	4a19      	ldr	r2, [pc, #100]	; (800316c <HAL_HRTIM_MspPostInit+0xac>)
 8003108:	f043 0304 	orr.w	r3, r3, #4
 800310c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003110:	4b16      	ldr	r3, [pc, #88]	; (800316c <HAL_HRTIM_MspPostInit+0xac>)
 8003112:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003116:	f003 0304 	and.w	r3, r3, #4
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	68fb      	ldr	r3, [r7, #12]
    /**HRTIM GPIO Configuration
    PG6     ------> HRTIM_CHE1
    PC6     ------> HRTIM_CHA1
    PC7     ------> HRTIM_CHA2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800311e:	2340      	movs	r3, #64	; 0x40
 8003120:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003122:	2302      	movs	r3, #2
 8003124:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003126:	2300      	movs	r3, #0
 8003128:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800312a:	2303      	movs	r3, #3
 800312c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_HRTIM1;
 800312e:	2302      	movs	r3, #2
 8003130:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003132:	f107 0314 	add.w	r3, r7, #20
 8003136:	4619      	mov	r1, r3
 8003138:	480d      	ldr	r0, [pc, #52]	; (8003170 <HAL_HRTIM_MspPostInit+0xb0>)
 800313a:	f004 f9ed 	bl	8007518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800313e:	23c0      	movs	r3, #192	; 0xc0
 8003140:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003142:	2302      	movs	r3, #2
 8003144:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003146:	2300      	movs	r3, #0
 8003148:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800314a:	2303      	movs	r3, #3
 800314c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_HRTIM1;
 800314e:	2301      	movs	r3, #1
 8003150:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003152:	f107 0314 	add.w	r3, r7, #20
 8003156:	4619      	mov	r1, r3
 8003158:	4806      	ldr	r0, [pc, #24]	; (8003174 <HAL_HRTIM_MspPostInit+0xb4>)
 800315a:	f004 f9dd 	bl	8007518 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 800315e:	bf00      	nop
 8003160:	3728      	adds	r7, #40	; 0x28
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40017400 	.word	0x40017400
 800316c:	58024400 	.word	0x58024400
 8003170:	58021800 	.word	0x58021800
 8003174:	58020800 	.word	0x58020800

08003178 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b0b4      	sub	sp, #208	; 0xd0
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003180:	f107 0310 	add.w	r3, r7, #16
 8003184:	22c0      	movs	r2, #192	; 0xc0
 8003186:	2100      	movs	r1, #0
 8003188:	4618      	mov	r0, r3
 800318a:	f016 fd93 	bl	8019cb4 <memset>
  if(hlptim->Instance==LPTIM1)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a19      	ldr	r2, [pc, #100]	; (80031f8 <HAL_LPTIM_MspInit+0x80>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d12a      	bne.n	80031ee <HAL_LPTIM_MspInit+0x76>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8003198:	f04f 0220 	mov.w	r2, #32
 800319c:	f04f 0300 	mov.w	r3, #0
 80031a0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 80031a4:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80031a8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031ac:	f107 0310 	add.w	r3, r7, #16
 80031b0:	4618      	mov	r0, r3
 80031b2:	f007 fb2f 	bl	800a814 <HAL_RCCEx_PeriphCLKConfig>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d001      	beq.n	80031c0 <HAL_LPTIM_MspInit+0x48>
    {
      Error_Handler();
 80031bc:	f7ff fe3e 	bl	8002e3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80031c0:	4b0e      	ldr	r3, [pc, #56]	; (80031fc <HAL_LPTIM_MspInit+0x84>)
 80031c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031c6:	4a0d      	ldr	r2, [pc, #52]	; (80031fc <HAL_LPTIM_MspInit+0x84>)
 80031c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031cc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80031d0:	4b0a      	ldr	r3, [pc, #40]	; (80031fc <HAL_LPTIM_MspInit+0x84>)
 80031d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80031d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	68fb      	ldr	r3, [r7, #12]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 80031de:	2200      	movs	r2, #0
 80031e0:	2100      	movs	r1, #0
 80031e2:	205d      	movs	r0, #93	; 0x5d
 80031e4:	f002 fc0f 	bl	8005a06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 80031e8:	205d      	movs	r0, #93	; 0x5d
 80031ea:	f002 fc26 	bl	8005a3a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 80031ee:	bf00      	nop
 80031f0:	37d0      	adds	r7, #208	; 0xd0
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40002400 	.word	0x40002400
 80031fc:	58024400 	.word	0x58024400

08003200 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003200:	b480      	push	{r7}
 8003202:	b089      	sub	sp, #36	; 0x24
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a35      	ldr	r2, [pc, #212]	; (80032e4 <HAL_TIM_Base_MspInit+0xe4>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d10f      	bne.n	8003232 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003212:	4b35      	ldr	r3, [pc, #212]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 8003214:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003218:	4a33      	ldr	r2, [pc, #204]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 800321a:	f043 0301 	orr.w	r3, r3, #1
 800321e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003222:	4b31      	ldr	r3, [pc, #196]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 8003224:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	61fb      	str	r3, [r7, #28]
 800322e:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003230:	e052      	b.n	80032d8 <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM2)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800323a:	d10f      	bne.n	800325c <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800323c:	4b2a      	ldr	r3, [pc, #168]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 800323e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003242:	4a29      	ldr	r2, [pc, #164]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 8003244:	f043 0301 	orr.w	r3, r3, #1
 8003248:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800324c:	4b26      	ldr	r3, [pc, #152]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 800324e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003252:	f003 0301 	and.w	r3, r3, #1
 8003256:	61bb      	str	r3, [r7, #24]
 8003258:	69bb      	ldr	r3, [r7, #24]
}
 800325a:	e03d      	b.n	80032d8 <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM3)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a22      	ldr	r2, [pc, #136]	; (80032ec <HAL_TIM_Base_MspInit+0xec>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d10f      	bne.n	8003286 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003266:	4b20      	ldr	r3, [pc, #128]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 8003268:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800326c:	4a1e      	ldr	r2, [pc, #120]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 800326e:	f043 0302 	orr.w	r3, r3, #2
 8003272:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003276:	4b1c      	ldr	r3, [pc, #112]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 8003278:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	617b      	str	r3, [r7, #20]
 8003282:	697b      	ldr	r3, [r7, #20]
}
 8003284:	e028      	b.n	80032d8 <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM4)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a19      	ldr	r2, [pc, #100]	; (80032f0 <HAL_TIM_Base_MspInit+0xf0>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d10f      	bne.n	80032b0 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003290:	4b15      	ldr	r3, [pc, #84]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 8003292:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003296:	4a14      	ldr	r2, [pc, #80]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 8003298:	f043 0304 	orr.w	r3, r3, #4
 800329c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80032a0:	4b11      	ldr	r3, [pc, #68]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 80032a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80032a6:	f003 0304 	and.w	r3, r3, #4
 80032aa:	613b      	str	r3, [r7, #16]
 80032ac:	693b      	ldr	r3, [r7, #16]
}
 80032ae:	e013      	b.n	80032d8 <HAL_TIM_Base_MspInit+0xd8>
  else if(htim_base->Instance==TIM5)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a0f      	ldr	r2, [pc, #60]	; (80032f4 <HAL_TIM_Base_MspInit+0xf4>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d10e      	bne.n	80032d8 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80032ba:	4b0b      	ldr	r3, [pc, #44]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 80032bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80032c0:	4a09      	ldr	r2, [pc, #36]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 80032c2:	f043 0308 	orr.w	r3, r3, #8
 80032c6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80032ca:	4b07      	ldr	r3, [pc, #28]	; (80032e8 <HAL_TIM_Base_MspInit+0xe8>)
 80032cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80032d0:	f003 0308 	and.w	r3, r3, #8
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	68fb      	ldr	r3, [r7, #12]
}
 80032d8:	bf00      	nop
 80032da:	3724      	adds	r7, #36	; 0x24
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	40010000 	.word	0x40010000
 80032e8:	58024400 	.word	0x58024400
 80032ec:	40000400 	.word	0x40000400
 80032f0:	40000800 	.word	0x40000800
 80032f4:	40000c00 	.word	0x40000c00

080032f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b0ba      	sub	sp, #232	; 0xe8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003300:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
 800330c:	60da      	str	r2, [r3, #12]
 800330e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003310:	f107 0310 	add.w	r3, r7, #16
 8003314:	22c0      	movs	r2, #192	; 0xc0
 8003316:	2100      	movs	r1, #0
 8003318:	4618      	mov	r0, r3
 800331a:	f016 fccb 	bl	8019cb4 <memset>
  if(huart->Instance==USART3)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a27      	ldr	r2, [pc, #156]	; (80033c0 <HAL_UART_MspInit+0xc8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d146      	bne.n	80033b6 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003328:	f04f 0202 	mov.w	r2, #2
 800332c:	f04f 0300 	mov.w	r3, #0
 8003330:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003334:	2300      	movs	r3, #0
 8003336:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800333a:	f107 0310 	add.w	r3, r7, #16
 800333e:	4618      	mov	r0, r3
 8003340:	f007 fa68 	bl	800a814 <HAL_RCCEx_PeriphCLKConfig>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800334a:	f7ff fd77 	bl	8002e3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800334e:	4b1d      	ldr	r3, [pc, #116]	; (80033c4 <HAL_UART_MspInit+0xcc>)
 8003350:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003354:	4a1b      	ldr	r2, [pc, #108]	; (80033c4 <HAL_UART_MspInit+0xcc>)
 8003356:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800335a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800335e:	4b19      	ldr	r3, [pc, #100]	; (80033c4 <HAL_UART_MspInit+0xcc>)
 8003360:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003364:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800336c:	4b15      	ldr	r3, [pc, #84]	; (80033c4 <HAL_UART_MspInit+0xcc>)
 800336e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003372:	4a14      	ldr	r2, [pc, #80]	; (80033c4 <HAL_UART_MspInit+0xcc>)
 8003374:	f043 0308 	orr.w	r3, r3, #8
 8003378:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800337c:	4b11      	ldr	r3, [pc, #68]	; (80033c4 <HAL_UART_MspInit+0xcc>)
 800337e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003382:	f003 0308 	and.w	r3, r3, #8
 8003386:	60bb      	str	r3, [r7, #8]
 8003388:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800338a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800338e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003392:	2302      	movs	r3, #2
 8003394:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003398:	2300      	movs	r3, #0
 800339a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800339e:	2300      	movs	r3, #0
 80033a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80033a4:	2307      	movs	r3, #7
 80033a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033aa:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80033ae:	4619      	mov	r1, r3
 80033b0:	4805      	ldr	r0, [pc, #20]	; (80033c8 <HAL_UART_MspInit+0xd0>)
 80033b2:	f004 f8b1 	bl	8007518 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80033b6:	bf00      	nop
 80033b8:	37e8      	adds	r7, #232	; 0xe8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	40004800 	.word	0x40004800
 80033c4:	58024400 	.word	0x58024400
 80033c8:	58020c00 	.word	0x58020c00

080033cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80033d0:	f007 fa04 	bl	800a7dc <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
		Error_Handler();
 80033d4:	f7ff fd32 	bl	8002e3c <Error_Handler>
 80033d8:	e7fc      	b.n	80033d4 <NMI_Handler+0x8>

080033da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  Error_Handler();
 80033de:	f7ff fd2d 	bl	8002e3c <Error_Handler>
 80033e2:	e7fc      	b.n	80033de <HardFault_Handler+0x4>

080033e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  Error_Handler();
 80033e8:	f7ff fd28 	bl	8002e3c <Error_Handler>
 80033ec:	e7fc      	b.n	80033e8 <MemManage_Handler+0x4>

080033ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033ee:	b580      	push	{r7, lr}
 80033f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  Error_Handler();
 80033f2:	f7ff fd23 	bl	8002e3c <Error_Handler>
 80033f6:	e7fc      	b.n	80033f2 <BusFault_Handler+0x4>

080033f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  Error_Handler();
 80033fc:	f7ff fd1e 	bl	8002e3c <Error_Handler>
 8003400:	e7fc      	b.n	80033fc <UsageFault_Handler+0x4>

08003402 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003402:	b480      	push	{r7}
 8003404:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003406:	bf00      	nop
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003414:	bf00      	nop
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr

0800341e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800341e:	b480      	push	{r7}
 8003420:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003422:	bf00      	nop
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003430:	f000 fc2e 	bl	8003c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003434:	bf00      	nop
 8003436:	bd80      	pop	{r7, pc}

08003438 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800343c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003440:	f004 fa65 	bl	800790e <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BLUE_BUTTON_Pin);
 8003444:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003448:	f004 fa61 	bl	800790e <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800344c:	bf00      	nop
 800344e:	bd80      	pop	{r7, pc}

08003450 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */
  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8003454:	4802      	ldr	r0, [pc, #8]	; (8003460 <LPTIM1_IRQHandler+0x10>)
 8003456:	f005 fe9a 	bl	800918e <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */
  /* USER CODE END LPTIM1_IRQn 1 */
}
 800345a:	bf00      	nop
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	200003a0 	.word	0x200003a0

08003464 <HRTIM1_TIMA_IRQHandler>:

/**
  * @brief This function handles HRTIM timer A global interrupt.
  */
void HRTIM1_TIMA_IRQHandler(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMA_IRQn 0 */

  /* USER CODE END HRTIM1_TIMA_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim,HRTIM_TIMERINDEX_TIMER_A);
 8003468:	2100      	movs	r1, #0
 800346a:	4802      	ldr	r0, [pc, #8]	; (8003474 <HRTIM1_TIMA_IRQHandler+0x10>)
 800346c:	f004 fec6 	bl	80081fc <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMA_IRQn 1 */

  /* USER CODE END HRTIM1_TIMA_IRQn 1 */
}
 8003470:	bf00      	nop
 8003472:	bd80      	pop	{r7, pc}
 8003474:	200002c4 	.word	0x200002c4

08003478 <HRTIM1_TIME_IRQHandler>:

/**
  * @brief This function handles HRTIM timer E global interrupt.
  */
void HRTIM1_TIME_IRQHandler(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIME_IRQn 0 */

  /* USER CODE END HRTIM1_TIME_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim,HRTIM_TIMERINDEX_TIMER_E);
 800347c:	2104      	movs	r1, #4
 800347e:	4802      	ldr	r0, [pc, #8]	; (8003488 <HRTIM1_TIME_IRQHandler+0x10>)
 8003480:	f004 febc 	bl	80081fc <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIME_IRQn 1 */

  /* USER CODE END HRTIM1_TIME_IRQn 1 */
}
 8003484:	bf00      	nop
 8003486:	bd80      	pop	{r7, pc}
 8003488:	200002c4 	.word	0x200002c4

0800348c <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8003490:	4802      	ldr	r0, [pc, #8]	; (800349c <ADC3_IRQHandler+0x10>)
 8003492:	f001 f981 	bl	8004798 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 8003496:	bf00      	nop
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	2000024c 	.word	0x2000024c

080034a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0
	return 1;
 80034a4:	2301      	movs	r3, #1
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <_kill>:

int _kill(int pid, int sig)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80034ba:	4b05      	ldr	r3, [pc, #20]	; (80034d0 <_kill+0x20>)
 80034bc:	2216      	movs	r2, #22
 80034be:	601a      	str	r2, [r3, #0]
	return -1;
 80034c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	20007344 	.word	0x20007344

080034d4 <_exit>:

void _exit (int status)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80034dc:	f04f 31ff 	mov.w	r1, #4294967295
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f7ff ffe5 	bl	80034b0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80034e6:	e7fe      	b.n	80034e6 <_exit+0x12>

080034e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034f4:	2300      	movs	r3, #0
 80034f6:	617b      	str	r3, [r7, #20]
 80034f8:	e00a      	b.n	8003510 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80034fa:	f3af 8000 	nop.w
 80034fe:	4601      	mov	r1, r0
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	1c5a      	adds	r2, r3, #1
 8003504:	60ba      	str	r2, [r7, #8]
 8003506:	b2ca      	uxtb	r2, r1
 8003508:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	3301      	adds	r3, #1
 800350e:	617b      	str	r3, [r7, #20]
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	429a      	cmp	r2, r3
 8003516:	dbf0      	blt.n	80034fa <_read+0x12>
	}

return len;
 8003518:	687b      	ldr	r3, [r7, #4]
}
 800351a:	4618      	mov	r0, r3
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b086      	sub	sp, #24
 8003526:	af00      	add	r7, sp, #0
 8003528:	60f8      	str	r0, [r7, #12]
 800352a:	60b9      	str	r1, [r7, #8]
 800352c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800352e:	2300      	movs	r3, #0
 8003530:	617b      	str	r3, [r7, #20]
 8003532:	e009      	b.n	8003548 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	1c5a      	adds	r2, r3, #1
 8003538:	60ba      	str	r2, [r7, #8]
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f7fe fb85 	bl	8001c4c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	3301      	adds	r3, #1
 8003546:	617b      	str	r3, [r7, #20]
 8003548:	697a      	ldr	r2, [r7, #20]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	429a      	cmp	r2, r3
 800354e:	dbf1      	blt.n	8003534 <_write+0x12>
	}
	return len;
 8003550:	687b      	ldr	r3, [r7, #4]
}
 8003552:	4618      	mov	r0, r3
 8003554:	3718      	adds	r7, #24
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <_close>:

int _close(int file)
{
 800355a:	b480      	push	{r7}
 800355c:	b083      	sub	sp, #12
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
	return -1;
 8003562:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003566:	4618      	mov	r0, r3
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr

08003572 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003572:	b480      	push	{r7}
 8003574:	b083      	sub	sp, #12
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
 800357a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003582:	605a      	str	r2, [r3, #4]
	return 0;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	370c      	adds	r7, #12
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr

08003592 <_isatty>:

int _isatty(int file)
{
 8003592:	b480      	push	{r7}
 8003594:	b083      	sub	sp, #12
 8003596:	af00      	add	r7, sp, #0
 8003598:	6078      	str	r0, [r7, #4]
	return 1;
 800359a:	2301      	movs	r3, #1
}
 800359c:	4618      	mov	r0, r3
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b085      	sub	sp, #20
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
	return 0;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
	...

080035c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b087      	sub	sp, #28
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035cc:	4a14      	ldr	r2, [pc, #80]	; (8003620 <_sbrk+0x5c>)
 80035ce:	4b15      	ldr	r3, [pc, #84]	; (8003624 <_sbrk+0x60>)
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035d8:	4b13      	ldr	r3, [pc, #76]	; (8003628 <_sbrk+0x64>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d102      	bne.n	80035e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035e0:	4b11      	ldr	r3, [pc, #68]	; (8003628 <_sbrk+0x64>)
 80035e2:	4a12      	ldr	r2, [pc, #72]	; (800362c <_sbrk+0x68>)
 80035e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035e6:	4b10      	ldr	r3, [pc, #64]	; (8003628 <_sbrk+0x64>)
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4413      	add	r3, r2
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d205      	bcs.n	8003600 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80035f4:	4b0e      	ldr	r3, [pc, #56]	; (8003630 <_sbrk+0x6c>)
 80035f6:	220c      	movs	r2, #12
 80035f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035fa:	f04f 33ff 	mov.w	r3, #4294967295
 80035fe:	e009      	b.n	8003614 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8003600:	4b09      	ldr	r3, [pc, #36]	; (8003628 <_sbrk+0x64>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003606:	4b08      	ldr	r3, [pc, #32]	; (8003628 <_sbrk+0x64>)
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4413      	add	r3, r2
 800360e:	4a06      	ldr	r2, [pc, #24]	; (8003628 <_sbrk+0x64>)
 8003610:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003612:	68fb      	ldr	r3, [r7, #12]
}
 8003614:	4618      	mov	r0, r3
 8003616:	371c      	adds	r7, #28
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	20020000 	.word	0x20020000
 8003624:	00000400 	.word	0x00000400
 8003628:	20000660 	.word	0x20000660
 800362c:	20007358 	.word	0x20007358
 8003630:	20007344 	.word	0x20007344

08003634 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800363a:	4b3f      	ldr	r3, [pc, #252]	; (8003738 <SystemInit+0x104>)
 800363c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003640:	4a3d      	ldr	r2, [pc, #244]	; (8003738 <SystemInit+0x104>)
 8003642:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003646:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800364a:	4b3c      	ldr	r3, [pc, #240]	; (800373c <SystemInit+0x108>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 030f 	and.w	r3, r3, #15
 8003652:	2b06      	cmp	r3, #6
 8003654:	d807      	bhi.n	8003666 <SystemInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */

	  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003656:	4b39      	ldr	r3, [pc, #228]	; (800373c <SystemInit+0x108>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f023 030f 	bic.w	r3, r3, #15
 800365e:	4a37      	ldr	r2, [pc, #220]	; (800373c <SystemInit+0x108>)
 8003660:	f043 0307 	orr.w	r3, r3, #7
 8003664:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003666:	4b36      	ldr	r3, [pc, #216]	; (8003740 <SystemInit+0x10c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a35      	ldr	r2, [pc, #212]	; (8003740 <SystemInit+0x10c>)
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003672:	4b33      	ldr	r3, [pc, #204]	; (8003740 <SystemInit+0x10c>)
 8003674:	2200      	movs	r2, #0
 8003676:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003678:	4b31      	ldr	r3, [pc, #196]	; (8003740 <SystemInit+0x10c>)
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	4930      	ldr	r1, [pc, #192]	; (8003740 <SystemInit+0x10c>)
 800367e:	4b31      	ldr	r3, [pc, #196]	; (8003744 <SystemInit+0x110>)
 8003680:	4013      	ands	r3, r2
 8003682:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003684:	4b2d      	ldr	r3, [pc, #180]	; (800373c <SystemInit+0x108>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0308 	and.w	r3, r3, #8
 800368c:	2b00      	cmp	r3, #0
 800368e:	d007      	beq.n	80036a0 <SystemInit+0x6c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003690:	4b2a      	ldr	r3, [pc, #168]	; (800373c <SystemInit+0x108>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f023 030f 	bic.w	r3, r3, #15
 8003698:	4a28      	ldr	r2, [pc, #160]	; (800373c <SystemInit+0x108>)
 800369a:	f043 0307 	orr.w	r3, r3, #7
 800369e:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80036a0:	4b27      	ldr	r3, [pc, #156]	; (8003740 <SystemInit+0x10c>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80036a6:	4b26      	ldr	r3, [pc, #152]	; (8003740 <SystemInit+0x10c>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80036ac:	4b24      	ldr	r3, [pc, #144]	; (8003740 <SystemInit+0x10c>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80036b2:	4b23      	ldr	r3, [pc, #140]	; (8003740 <SystemInit+0x10c>)
 80036b4:	4a24      	ldr	r2, [pc, #144]	; (8003748 <SystemInit+0x114>)
 80036b6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80036b8:	4b21      	ldr	r3, [pc, #132]	; (8003740 <SystemInit+0x10c>)
 80036ba:	4a24      	ldr	r2, [pc, #144]	; (800374c <SystemInit+0x118>)
 80036bc:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80036be:	4b20      	ldr	r3, [pc, #128]	; (8003740 <SystemInit+0x10c>)
 80036c0:	4a23      	ldr	r2, [pc, #140]	; (8003750 <SystemInit+0x11c>)
 80036c2:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80036c4:	4b1e      	ldr	r3, [pc, #120]	; (8003740 <SystemInit+0x10c>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80036ca:	4b1d      	ldr	r3, [pc, #116]	; (8003740 <SystemInit+0x10c>)
 80036cc:	4a20      	ldr	r2, [pc, #128]	; (8003750 <SystemInit+0x11c>)
 80036ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80036d0:	4b1b      	ldr	r3, [pc, #108]	; (8003740 <SystemInit+0x10c>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80036d6:	4b1a      	ldr	r3, [pc, #104]	; (8003740 <SystemInit+0x10c>)
 80036d8:	4a1d      	ldr	r2, [pc, #116]	; (8003750 <SystemInit+0x11c>)
 80036da:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80036dc:	4b18      	ldr	r3, [pc, #96]	; (8003740 <SystemInit+0x10c>)
 80036de:	2200      	movs	r2, #0
 80036e0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80036e2:	4b17      	ldr	r3, [pc, #92]	; (8003740 <SystemInit+0x10c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a16      	ldr	r2, [pc, #88]	; (8003740 <SystemInit+0x10c>)
 80036e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036ec:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80036ee:	4b14      	ldr	r3, [pc, #80]	; (8003740 <SystemInit+0x10c>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80036f4:	4b17      	ldr	r3, [pc, #92]	; (8003754 <SystemInit+0x120>)
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	4b17      	ldr	r3, [pc, #92]	; (8003758 <SystemInit+0x124>)
 80036fa:	4013      	ands	r3, r2
 80036fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003700:	d202      	bcs.n	8003708 <SystemInit+0xd4>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003702:	4b16      	ldr	r3, [pc, #88]	; (800375c <SystemInit+0x128>)
 8003704:	2201      	movs	r2, #1
 8003706:	601a      	str	r2, [r3, #0]
#endif /* STM32H7_DEV_ID */

#if defined(DATA_IN_D2_SRAM)
  /* in case of initialized data in D2 SRAM (AHB SRAM), enable the D2 SRAM clock (AHB SRAM clock) */
#if defined(RCC_AHB2ENR_D2SRAM3EN)
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 8003708:	4b0d      	ldr	r3, [pc, #52]	; (8003740 <SystemInit+0x10c>)
 800370a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800370e:	4a0c      	ldr	r2, [pc, #48]	; (8003740 <SystemInit+0x10c>)
 8003710:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
 8003714:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
#else
  RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
#endif /* RCC_AHB2ENR_D2SRAM3EN */

  tmpreg = RCC->AHB2ENR;
 8003718:	4b09      	ldr	r3, [pc, #36]	; (8003740 <SystemInit+0x10c>)
 800371a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800371e:	607b      	str	r3, [r7, #4]
  (void) tmpreg;
 8003720:	687b      	ldr	r3, [r7, #4]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003722:	4b0f      	ldr	r3, [pc, #60]	; (8003760 <SystemInit+0x12c>)
 8003724:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003728:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	e000ed00 	.word	0xe000ed00
 800373c:	52002000 	.word	0x52002000
 8003740:	58024400 	.word	0x58024400
 8003744:	eaf6ed7f 	.word	0xeaf6ed7f
 8003748:	02020200 	.word	0x02020200
 800374c:	01ff0000 	.word	0x01ff0000
 8003750:	01010280 	.word	0x01010280
 8003754:	5c001000 	.word	0x5c001000
 8003758:	ffff0000 	.word	0xffff0000
 800375c:	51008108 	.word	0x51008108
 8003760:	52004000 	.word	0x52004000

08003764 <HAL_LPTIM_AutoReloadMatchCallback>:
//		}
//
//	}
//}

void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim){
 8003764:	b580      	push	{r7, lr}
 8003766:	b082      	sub	sp, #8
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin); //toggle green LED
 800376c:	2101      	movs	r1, #1
 800376e:	4803      	ldr	r0, [pc, #12]	; (800377c <HAL_LPTIM_AutoReloadMatchCallback+0x18>)
 8003770:	f004 f8b3 	bl	80078da <HAL_GPIO_TogglePin>
}
 8003774:	bf00      	nop
 8003776:	3708      	adds	r7, #8
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	58020400 	.word	0x58020400

08003780 <HAL_HRTIM_Compare2EventCallback>:

void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim, uint32_t TimerIdx) {
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
		const struct AttenuatorSettings a = {0,0,0,0,0,1,0}; // 8 dB
		set_aom_atten(a);
#endif //ATTENUATOR_CODE
	}

}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
	...

08003798 <HAL_HRTIM_Compare3EventCallback>:

void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim, uint32_t TimerIdx) {
 8003798:	b580      	push	{r7, lr}
 800379a:	b088      	sub	sp, #32
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]

	/* Called at the end of a POP cycle */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_A) {
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d15d      	bne.n	8003864 <HAL_HRTIM_Compare3EventCallback+0xcc>
		/* Reset the attenuator to 0 dB */
		const struct AttenuatorSettings a = { 0, 0, 0, 0, 0, 0, 0 }; // 0 dB
		set_aom_atten(a);
#endif //ATTENUATOR_CODE

		const double start_freq = ((long)(sweep_settings.req_start_freq/sweep_settings.step_size)) * sweep_settings.step_size;
 80037a8:	4b30      	ldr	r3, [pc, #192]	; (800386c <HAL_HRTIM_Compare3EventCallback+0xd4>)
 80037aa:	ed93 5b00 	vldr	d5, [r3]
 80037ae:	4b2f      	ldr	r3, [pc, #188]	; (800386c <HAL_HRTIM_Compare3EventCallback+0xd4>)
 80037b0:	ed93 6b04 	vldr	d6, [r3, #16]
 80037b4:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80037b8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80037bc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80037c0:	4b2a      	ldr	r3, [pc, #168]	; (800386c <HAL_HRTIM_Compare3EventCallback+0xd4>)
 80037c2:	ed93 7b04 	vldr	d7, [r3, #16]
 80037c6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80037ca:	ed87 7b06 	vstr	d7, [r7, #24]
		const double stop_freq = ((long)((sweep_settings.req_stop_freq/sweep_settings.step_size) + 0.5)) * sweep_settings.step_size;
 80037ce:	4b27      	ldr	r3, [pc, #156]	; (800386c <HAL_HRTIM_Compare3EventCallback+0xd4>)
 80037d0:	ed93 5b02 	vldr	d5, [r3, #8]
 80037d4:	4b25      	ldr	r3, [pc, #148]	; (800386c <HAL_HRTIM_Compare3EventCallback+0xd4>)
 80037d6:	ed93 6b04 	vldr	d6, [r3, #16]
 80037da:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80037de:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 80037e2:	ee37 7b06 	vadd.f64	d7, d7, d6
 80037e6:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80037ea:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80037ee:	4b1f      	ldr	r3, [pc, #124]	; (800386c <HAL_HRTIM_Compare3EventCallback+0xd4>)
 80037f0:	ed93 7b04 	vldr	d7, [r3, #16]
 80037f4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80037f8:	ed87 7b04 	vstr	d7, [r7, #16]
		const uint32_t num_points = ((stop_freq - start_freq)/sweep_settings.step_size) + 1;
 80037fc:	ed97 6b04 	vldr	d6, [r7, #16]
 8003800:	ed97 7b06 	vldr	d7, [r7, #24]
 8003804:	ee36 5b47 	vsub.f64	d5, d6, d7
 8003808:	4b18      	ldr	r3, [pc, #96]	; (800386c <HAL_HRTIM_Compare3EventCallback+0xd4>)
 800380a:	ed93 6b04 	vldr	d6, [r3, #16]
 800380e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003812:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8003816:	ee37 7b06 	vadd.f64	d7, d7, d6
 800381a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800381e:	ee17 3a90 	vmov	r3, s15
 8003822:	60fb      	str	r3, [r7, #12]
		static uint32_t i = 0;

		/* Configure the Microwave frequency */
		if (i == num_points) {
 8003824:	4b12      	ldr	r3, [pc, #72]	; (8003870 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	429a      	cmp	r2, r3
 800382c:	d106      	bne.n	800383c <HAL_HRTIM_Compare3EventCallback+0xa4>
			stop_pop();
 800382e:	f018 f897 	bl	801b960 <__stop_pop_veneer>
			i = 0;
 8003832:	4b0f      	ldr	r3, [pc, #60]	; (8003870 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003834:	2200      	movs	r2, #0
 8003836:	601a      	str	r2, [r3, #0]
			start_pop();
 8003838:	f018 f886 	bl	801b948 <__start_pop_veneer>

#ifdef SYNTH_ENABLE
		set_frequency_hz(start_freq + (i * sweep_settings.step_size));
#endif

		i = i + 1;
 800383c:	4b0c      	ldr	r3, [pc, #48]	; (8003870 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	3301      	adds	r3, #1
 8003842:	4a0b      	ldr	r2, [pc, #44]	; (8003870 <HAL_HRTIM_Compare3EventCallback+0xd8>)
 8003844:	6013      	str	r3, [r2, #0]

		pop_cycle_count = pop_cycle_count + 1;
 8003846:	4b0b      	ldr	r3, [pc, #44]	; (8003874 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	3301      	adds	r3, #1
 800384c:	4a09      	ldr	r2, [pc, #36]	; (8003874 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 800384e:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); //toggle amber LED
 8003850:	2102      	movs	r1, #2
 8003852:	4809      	ldr	r0, [pc, #36]	; (8003878 <HAL_HRTIM_Compare3EventCallback+0xe0>)
 8003854:	f004 f841 	bl	80078da <HAL_GPIO_TogglePin>
		printf("POP Cycle %lu done.\r\n", pop_cycle_count);
 8003858:	4b06      	ldr	r3, [pc, #24]	; (8003874 <HAL_HRTIM_Compare3EventCallback+0xdc>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4619      	mov	r1, r3
 800385e:	4807      	ldr	r0, [pc, #28]	; (800387c <HAL_HRTIM_Compare3EventCallback+0xe4>)
 8003860:	f016 f8d2 	bl	8019a08 <iprintf>

	/* Called when the second microwave pulse goes high */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_E) {
	}

}
 8003864:	bf00      	nop
 8003866:	3720      	adds	r7, #32
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}
 800386c:	0801edc0 	.word	0x0801edc0
 8003870:	2000066c 	.word	0x2000066c
 8003874:	20000664 	.word	0x20000664
 8003878:	58021000 	.word	0x58021000
 800387c:	0801c3c0 	.word	0x0801c3c0

08003880 <HAL_HRTIM_RepetitionEventCallback>:

void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
		uint32_t TimerIdx) {
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]

	/* Called at the start of the next POP cycle */
	if (TimerIdx == HRTIM_TIMERINDEX_TIMER_A) {
	}
}
 800388a:	bf00      	nop
 800388c:	370c      	adds	r7, #12
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
	...

08003898 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003898:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038d0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800389c:	f7ff feca 	bl	8003634 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038a0:	480c      	ldr	r0, [pc, #48]	; (80038d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038a2:	490d      	ldr	r1, [pc, #52]	; (80038d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038a4:	4a0d      	ldr	r2, [pc, #52]	; (80038dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038a8:	e002      	b.n	80038b0 <LoopCopyDataInit>

080038aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038ae:	3304      	adds	r3, #4

080038b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038b4:	d3f9      	bcc.n	80038aa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038b6:	4a0a      	ldr	r2, [pc, #40]	; (80038e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038b8:	4c0a      	ldr	r4, [pc, #40]	; (80038e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80038ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038bc:	e001      	b.n	80038c2 <LoopFillZerobss>

080038be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038c0:	3204      	adds	r2, #4

080038c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038c4:	d3fb      	bcc.n	80038be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038c6:	f016 fa47 	bl	8019d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038ca:	f7fe f9d1 	bl	8001c70 <main>
  bx  lr
 80038ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80038d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038d8:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 80038dc:	0801f2d8 	.word	0x0801f2d8
  ldr r2, =_sbss
 80038e0:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 80038e4:	20007354 	.word	0x20007354

080038e8 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038e8:	e7fe      	b.n	80038e8 <ADC_IRQHandler>

080038ea <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80038ea:	b480      	push	{r7}
 80038ec:	b083      	sub	sp, #12
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
 80038f2:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00b      	beq.n	8003912 <LAN8742_RegisterBusIO+0x28>
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d007      	beq.n	8003912 <LAN8742_RegisterBusIO+0x28>
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d003      	beq.n	8003912 <LAN8742_RegisterBusIO+0x28>
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d102      	bne.n	8003918 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8003912:	f04f 33ff 	mov.w	r3, #4294967295
 8003916:	e014      	b.n	8003942 <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685a      	ldr	r2, [r3, #4]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	68da      	ldr	r2, [r3, #12]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	689a      	ldr	r2, [r3, #8]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	691a      	ldr	r2, [r3, #16]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr

0800394e <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 800394e:	b580      	push	{r7, lr}
 8003950:	b086      	sub	sp, #24
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8003956:	2300      	movs	r3, #0
 8003958:	60fb      	str	r3, [r7, #12]
 800395a:	2300      	movs	r3, #0
 800395c:	60bb      	str	r3, [r7, #8]
 800395e:	2300      	movs	r3, #0
 8003960:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8003962:	2300      	movs	r3, #0
 8003964:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d17c      	bne.n	8003a68 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d002      	beq.n	800397c <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2220      	movs	r2, #32
 8003980:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8003982:	2300      	movs	r3, #0
 8003984:	617b      	str	r3, [r7, #20]
 8003986:	e01c      	b.n	80039c2 <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	695b      	ldr	r3, [r3, #20]
 800398c:	f107 0208 	add.w	r2, r7, #8
 8003990:	2112      	movs	r1, #18
 8003992:	6978      	ldr	r0, [r7, #20]
 8003994:	4798      	blx	r3
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	da03      	bge.n	80039a4 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 800399c:	f06f 0304 	mvn.w	r3, #4
 80039a0:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 80039a2:	e00b      	b.n	80039bc <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	f003 031f 	and.w	r3, r3, #31
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d105      	bne.n	80039bc <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80039b6:	2300      	movs	r3, #0
 80039b8:	613b      	str	r3, [r7, #16]
         break;
 80039ba:	e005      	b.n	80039c8 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	3301      	adds	r3, #1
 80039c0:	617b      	str	r3, [r7, #20]
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	2b1f      	cmp	r3, #31
 80039c6:	d9df      	bls.n	8003988 <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b1f      	cmp	r3, #31
 80039ce:	d902      	bls.n	80039d6 <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80039d0:	f06f 0302 	mvn.w	r3, #2
 80039d4:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d145      	bne.n	8003a68 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	6810      	ldr	r0, [r2, #0]
 80039e4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80039e8:	2100      	movs	r1, #0
 80039ea:	4798      	blx	r3
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	db37      	blt.n	8003a62 <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	6810      	ldr	r0, [r2, #0]
 80039fa:	f107 0208 	add.w	r2, r7, #8
 80039fe:	2100      	movs	r1, #0
 8003a00:	4798      	blx	r3
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	db28      	blt.n	8003a5a <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	4798      	blx	r3
 8003a0e:	4603      	mov	r3, r0
 8003a10:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8003a12:	e01c      	b.n	8003a4e <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	4798      	blx	r3
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003a26:	d80e      	bhi.n	8003a46 <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	695b      	ldr	r3, [r3, #20]
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	6810      	ldr	r0, [r2, #0]
 8003a30:	f107 0208 	add.w	r2, r7, #8
 8003a34:	2100      	movs	r1, #0
 8003a36:	4798      	blx	r3
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	da07      	bge.n	8003a4e <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 8003a3e:	f06f 0304 	mvn.w	r3, #4
 8003a42:	613b      	str	r3, [r7, #16]
                 break;
 8003a44:	e010      	b.n	8003a68 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 8003a46:	f06f 0301 	mvn.w	r3, #1
 8003a4a:	613b      	str	r3, [r7, #16]
               break;
 8003a4c:	e00c      	b.n	8003a68 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1dd      	bne.n	8003a14 <LAN8742_Init+0xc6>
 8003a58:	e006      	b.n	8003a68 <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 8003a5a:	f06f 0304 	mvn.w	r3, #4
 8003a5e:	613b      	str	r3, [r7, #16]
 8003a60:	e002      	b.n	8003a68 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 8003a62:	f06f 0303 	mvn.w	r3, #3
 8003a66:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d112      	bne.n	8003a94 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	4798      	blx	r3
 8003a74:	4603      	mov	r3, r0
 8003a76:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 8003a78:	bf00      	nop
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	4798      	blx	r3
 8003a80:	4603      	mov	r3, r0
 8003a82:	461a      	mov	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003a8c:	d9f5      	bls.n	8003a7a <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8003a94:	693b      	ldr	r3, [r7, #16]
 }
 8003a96:	4618      	mov	r0, r3
 8003a98:	3718      	adds	r7, #24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}

08003a9e <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8003a9e:	b580      	push	{r7, lr}
 8003aa0:	b084      	sub	sp, #16
 8003aa2:	af00      	add	r7, sp, #0
 8003aa4:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	695b      	ldr	r3, [r3, #20]
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	6810      	ldr	r0, [r2, #0]
 8003ab2:	f107 020c 	add.w	r2, r7, #12
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	4798      	blx	r3
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	da02      	bge.n	8003ac6 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003ac0:	f06f 0304 	mvn.w	r3, #4
 8003ac4:	e06e      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	6810      	ldr	r0, [r2, #0]
 8003ace:	f107 020c 	add.w	r2, r7, #12
 8003ad2:	2101      	movs	r1, #1
 8003ad4:	4798      	blx	r3
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	da02      	bge.n	8003ae2 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003adc:	f06f 0304 	mvn.w	r3, #4
 8003ae0:	e060      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f003 0304 	and.w	r3, r3, #4
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d101      	bne.n	8003af0 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8003aec:	2301      	movs	r3, #1
 8003aee:	e059      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	6810      	ldr	r0, [r2, #0]
 8003af8:	f107 020c 	add.w	r2, r7, #12
 8003afc:	2100      	movs	r1, #0
 8003afe:	4798      	blx	r3
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	da02      	bge.n	8003b0c <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8003b06:	f06f 0304 	mvn.w	r3, #4
 8003b0a:	e04b      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d11b      	bne.n	8003b4e <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d006      	beq.n	8003b2e <LAN8742_GetLinkState+0x90>
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d001      	beq.n	8003b2e <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	e03a      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e033      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8003b46:	2304      	movs	r3, #4
 8003b48:	e02c      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8003b4a:	2305      	movs	r3, #5
 8003b4c:	e02a      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6810      	ldr	r0, [r2, #0]
 8003b56:	f107 020c 	add.w	r2, r7, #12
 8003b5a:	211f      	movs	r1, #31
 8003b5c:	4798      	blx	r3
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	da02      	bge.n	8003b6a <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8003b64:	f06f 0304 	mvn.w	r3, #4
 8003b68:	e01c      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d101      	bne.n	8003b78 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8003b74:	2306      	movs	r3, #6
 8003b76:	e015      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f003 031c 	and.w	r3, r3, #28
 8003b7e:	2b18      	cmp	r3, #24
 8003b80:	d101      	bne.n	8003b86 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8003b82:	2302      	movs	r3, #2
 8003b84:	e00e      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f003 031c 	and.w	r3, r3, #28
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d101      	bne.n	8003b94 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8003b90:	2303      	movs	r3, #3
 8003b92:	e007      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 031c 	and.w	r3, r3, #28
 8003b9a:	2b14      	cmp	r3, #20
 8003b9c:	d101      	bne.n	8003ba2 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8003b9e:	2304      	movs	r3, #4
 8003ba0:	e000      	b.n	8003ba4 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8003ba2:	2305      	movs	r3, #5
    }				
  }
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b082      	sub	sp, #8
 8003bb0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bb2:	2003      	movs	r0, #3
 8003bb4:	f001 ff1c 	bl	80059f0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003bb8:	f006 fc3a 	bl	800a430 <HAL_RCC_GetSysClockFreq>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	4b15      	ldr	r3, [pc, #84]	; (8003c14 <HAL_Init+0x68>)
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	0a1b      	lsrs	r3, r3, #8
 8003bc4:	f003 030f 	and.w	r3, r3, #15
 8003bc8:	4913      	ldr	r1, [pc, #76]	; (8003c18 <HAL_Init+0x6c>)
 8003bca:	5ccb      	ldrb	r3, [r1, r3]
 8003bcc:	f003 031f 	and.w	r3, r3, #31
 8003bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8003bd4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003bd6:	4b0f      	ldr	r3, [pc, #60]	; (8003c14 <HAL_Init+0x68>)
 8003bd8:	699b      	ldr	r3, [r3, #24]
 8003bda:	f003 030f 	and.w	r3, r3, #15
 8003bde:	4a0e      	ldr	r2, [pc, #56]	; (8003c18 <HAL_Init+0x6c>)
 8003be0:	5cd3      	ldrb	r3, [r2, r3]
 8003be2:	f003 031f 	and.w	r3, r3, #31
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bec:	4a0b      	ldr	r2, [pc, #44]	; (8003c1c <HAL_Init+0x70>)
 8003bee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003bf0:	4a0b      	ldr	r2, [pc, #44]	; (8003c20 <HAL_Init+0x74>)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f000 f814 	bl	8003c24 <HAL_InitTick>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e002      	b.n	8003c0c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003c06:	f7ff f949 	bl	8002e9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c0a:	2300      	movs	r3, #0
}
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	58024400 	.word	0x58024400
 8003c18:	0801edd8 	.word	0x0801edd8
 8003c1c:	20000014 	.word	0x20000014
 8003c20:	20000010 	.word	0x20000010

08003c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003c2c:	4b15      	ldr	r3, [pc, #84]	; (8003c84 <HAL_InitTick+0x60>)
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d101      	bne.n	8003c38 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e021      	b.n	8003c7c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003c38:	4b13      	ldr	r3, [pc, #76]	; (8003c88 <HAL_InitTick+0x64>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4b11      	ldr	r3, [pc, #68]	; (8003c84 <HAL_InitTick+0x60>)
 8003c3e:	781b      	ldrb	r3, [r3, #0]
 8003c40:	4619      	mov	r1, r3
 8003c42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f001 ff01 	bl	8005a56 <HAL_SYSTICK_Config>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e00e      	b.n	8003c7c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2b0f      	cmp	r3, #15
 8003c62:	d80a      	bhi.n	8003c7a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c64:	2200      	movs	r2, #0
 8003c66:	6879      	ldr	r1, [r7, #4]
 8003c68:	f04f 30ff 	mov.w	r0, #4294967295
 8003c6c:	f001 fecb 	bl	8005a06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c70:	4a06      	ldr	r2, [pc, #24]	; (8003c8c <HAL_InitTick+0x68>)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
 8003c78:	e000      	b.n	8003c7c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3708      	adds	r7, #8
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	20000028 	.word	0x20000028
 8003c88:	20000010 	.word	0x20000010
 8003c8c:	20000024 	.word	0x20000024

08003c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003c94:	4b06      	ldr	r3, [pc, #24]	; (8003cb0 <HAL_IncTick+0x20>)
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	461a      	mov	r2, r3
 8003c9a:	4b06      	ldr	r3, [pc, #24]	; (8003cb4 <HAL_IncTick+0x24>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4413      	add	r3, r2
 8003ca0:	4a04      	ldr	r2, [pc, #16]	; (8003cb4 <HAL_IncTick+0x24>)
 8003ca2:	6013      	str	r3, [r2, #0]
}
 8003ca4:	bf00      	nop
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	20000028 	.word	0x20000028
 8003cb4:	20000670 	.word	0x20000670

08003cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	af00      	add	r7, sp, #0
  return uwTick;
 8003cbc:	4b03      	ldr	r3, [pc, #12]	; (8003ccc <HAL_GetTick+0x14>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	20000670 	.word	0x20000670

08003cd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cd8:	f7ff ffee 	bl	8003cb8 <HAL_GetTick>
 8003cdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce8:	d005      	beq.n	8003cf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cea:	4b0a      	ldr	r3, [pc, #40]	; (8003d14 <HAL_Delay+0x44>)
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003cf6:	bf00      	nop
 8003cf8:	f7ff ffde 	bl	8003cb8 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	68fa      	ldr	r2, [r7, #12]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d8f7      	bhi.n	8003cf8 <HAL_Delay+0x28>
  {
  }
}
 8003d08:	bf00      	nop
 8003d0a:	bf00      	nop
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	20000028 	.word	0x20000028

08003d18 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8003d1c:	4b03      	ldr	r3, [pc, #12]	; (8003d2c <HAL_GetREVID+0x14>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	0c1b      	lsrs	r3, r3, #16
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	5c001000 	.word	0x5c001000

08003d30 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8003d38:	4b06      	ldr	r3, [pc, #24]	; (8003d54 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8003d40:	4904      	ldr	r1, [pc, #16]	; (8003d54 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	604b      	str	r3, [r1, #4]
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	58000400 	.word	0x58000400

08003d58 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003d62:	4b07      	ldr	r3, [pc, #28]	; (8003d80 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003d64:	685a      	ldr	r2, [r3, #4]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	43db      	mvns	r3, r3
 8003d6a:	401a      	ands	r2, r3
 8003d6c:	4904      	ldr	r1, [pc, #16]	; (8003d80 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	604b      	str	r3, [r1, #4]
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	58000400 	.word	0x58000400

08003d84 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	609a      	str	r2, [r3, #8]
}
 8003d9e:	bf00      	nop
 8003da0:	370c      	adds	r7, #12
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr

08003daa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003daa:	b480      	push	{r7}
 8003dac:	b083      	sub	sp, #12
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
 8003db2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	609a      	str	r2, [r3, #8]
}
 8003dc4:	bf00      	nop
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b087      	sub	sp, #28
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
 8003df8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	3360      	adds	r3, #96	; 0x60
 8003dfe:	461a      	mov	r2, r3
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	4413      	add	r3, r2
 8003e06:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	430b      	orrs	r3, r1
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003e20:	bf00      	nop
 8003e22:	371c      	adds	r7, #28
 8003e24:	46bd      	mov	sp, r7
 8003e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2a:	4770      	bx	lr

08003e2c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b085      	sub	sp, #20
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	60f8      	str	r0, [r7, #12]
 8003e34:	60b9      	str	r1, [r7, #8]
 8003e36:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	691b      	ldr	r3, [r3, #16]
 8003e3c:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	f003 031f 	and.w	r3, r3, #31
 8003e46:	6879      	ldr	r1, [r7, #4]
 8003e48:	fa01 f303 	lsl.w	r3, r1, r3
 8003e4c:	431a      	orrs	r2, r3
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	611a      	str	r2, [r3, #16]
}
 8003e52:	bf00      	nop
 8003e54:	3714      	adds	r7, #20
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b087      	sub	sp, #28
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	60f8      	str	r0, [r7, #12]
 8003e66:	60b9      	str	r1, [r7, #8]
 8003e68:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	3360      	adds	r3, #96	; 0x60
 8003e6e:	461a      	mov	r2, r3
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	4413      	add	r3, r2
 8003e76:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	431a      	orrs	r2, r3
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	601a      	str	r2, [r3, #0]
  }
}
 8003e88:	bf00      	nop
 8003e8a:	371c      	adds	r7, #28
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr

08003e94 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d101      	bne.n	8003eac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e000      	b.n	8003eae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b087      	sub	sp, #28
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	60f8      	str	r0, [r7, #12]
 8003ec2:	60b9      	str	r1, [r7, #8]
 8003ec4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	3330      	adds	r3, #48	; 0x30
 8003eca:	461a      	mov	r2, r3
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	0a1b      	lsrs	r3, r3, #8
 8003ed0:	009b      	lsls	r3, r3, #2
 8003ed2:	f003 030c 	and.w	r3, r3, #12
 8003ed6:	4413      	add	r3, r2
 8003ed8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	f003 031f 	and.w	r3, r3, #31
 8003ee4:	211f      	movs	r1, #31
 8003ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eea:	43db      	mvns	r3, r3
 8003eec:	401a      	ands	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	0e9b      	lsrs	r3, r3, #26
 8003ef2:	f003 011f 	and.w	r1, r3, #31
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	f003 031f 	and.w	r3, r3, #31
 8003efc:	fa01 f303 	lsl.w	r3, r1, r3
 8003f00:	431a      	orrs	r2, r3
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003f06:	bf00      	nop
 8003f08:	371c      	adds	r7, #28
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr

08003f12 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003f12:	b480      	push	{r7}
 8003f14:	b083      	sub	sp, #12
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f1e:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003f26:	2301      	movs	r3, #1
 8003f28:	e000      	b.n	8003f2c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003f2a:	2300      	movs	r3, #0
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr

08003f38 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b087      	sub	sp, #28
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	60f8      	str	r0, [r7, #12]
 8003f40:	60b9      	str	r1, [r7, #8]
 8003f42:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	3314      	adds	r3, #20
 8003f48:	461a      	mov	r2, r3
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	0e5b      	lsrs	r3, r3, #25
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	f003 0304 	and.w	r3, r3, #4
 8003f54:	4413      	add	r3, r2
 8003f56:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	0d1b      	lsrs	r3, r3, #20
 8003f60:	f003 031f 	and.w	r3, r3, #31
 8003f64:	2107      	movs	r1, #7
 8003f66:	fa01 f303 	lsl.w	r3, r1, r3
 8003f6a:	43db      	mvns	r3, r3
 8003f6c:	401a      	ands	r2, r3
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	0d1b      	lsrs	r3, r3, #20
 8003f72:	f003 031f 	and.w	r3, r3, #31
 8003f76:	6879      	ldr	r1, [r7, #4]
 8003f78:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7c:	431a      	orrs	r2, r3
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003f82:	bf00      	nop
 8003f84:	371c      	adds	r7, #28
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
	...

08003f90 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b085      	sub	sp, #20
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fa8:	43db      	mvns	r3, r3
 8003faa:	401a      	ands	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f003 0318 	and.w	r3, r3, #24
 8003fb2:	4908      	ldr	r1, [pc, #32]	; (8003fd4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003fb4:	40d9      	lsrs	r1, r3
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	400b      	ands	r3, r1
 8003fba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fbe:	431a      	orrs	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003fc6:	bf00      	nop
 8003fc8:	3714      	adds	r7, #20
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	000fffff 	.word	0x000fffff

08003fd8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f003 031f 	and.w	r3, r3, #31
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8004004:	4618      	mov	r0, r3
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	4b04      	ldr	r3, [pc, #16]	; (8004030 <LL_ADC_DisableDeepPowerDown+0x20>)
 800401e:	4013      	ands	r3, r2
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	6093      	str	r3, [r2, #8]
}
 8004024:	bf00      	nop
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr
 8004030:	5fffffc0 	.word	0x5fffffc0

08004034 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004044:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004048:	d101      	bne.n	800404e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800404a:	2301      	movs	r3, #1
 800404c:	e000      	b.n	8004050 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	4b05      	ldr	r3, [pc, #20]	; (8004080 <LL_ADC_EnableInternalRegulator+0x24>)
 800406a:	4013      	ands	r3, r2
 800406c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr
 8004080:	6fffffc0 	.word	0x6fffffc0

08004084 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004094:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004098:	d101      	bne.n	800409e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800409a:	2301      	movs	r3, #1
 800409c:	e000      	b.n	80040a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800409e:	2300      	movs	r3, #0
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	4b05      	ldr	r3, [pc, #20]	; (80040d0 <LL_ADC_Enable+0x24>)
 80040ba:	4013      	ands	r3, r2
 80040bc:	f043 0201 	orr.w	r2, r3, #1
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	7fffffc0 	.word	0x7fffffc0

080040d4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689a      	ldr	r2, [r3, #8]
 80040e0:	4b05      	ldr	r3, [pc, #20]	; (80040f8 <LL_ADC_Disable+0x24>)
 80040e2:	4013      	ands	r3, r2
 80040e4:	f043 0202 	orr.w	r2, r3, #2
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80040ec:	bf00      	nop
 80040ee:	370c      	adds	r7, #12
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	7fffffc0 	.word	0x7fffffc0

080040fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f003 0301 	and.w	r3, r3, #1
 800410c:	2b01      	cmp	r3, #1
 800410e:	d101      	bne.n	8004114 <LL_ADC_IsEnabled+0x18>
 8004110:	2301      	movs	r3, #1
 8004112:	e000      	b.n	8004116 <LL_ADC_IsEnabled+0x1a>
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr

08004122 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8004122:	b480      	push	{r7}
 8004124:	b083      	sub	sp, #12
 8004126:	af00      	add	r7, sp, #0
 8004128:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b02      	cmp	r3, #2
 8004134:	d101      	bne.n	800413a <LL_ADC_IsDisableOngoing+0x18>
 8004136:	2301      	movs	r3, #1
 8004138:	e000      	b.n	800413c <LL_ADC_IsDisableOngoing+0x1a>
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689a      	ldr	r2, [r3, #8]
 8004154:	4b05      	ldr	r3, [pc, #20]	; (800416c <LL_ADC_REG_StartConversion+0x24>)
 8004156:	4013      	ands	r3, r2
 8004158:	f043 0204 	orr.w	r2, r3, #4
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr
 800416c:	7fffffc0 	.word	0x7fffffc0

08004170 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	2b04      	cmp	r3, #4
 8004182:	d101      	bne.n	8004188 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004184:	2301      	movs	r3, #1
 8004186:	e000      	b.n	800418a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004196:	b480      	push	{r7}
 8004198:	b083      	sub	sp, #12
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	f003 0308 	and.w	r3, r3, #8
 80041a6:	2b08      	cmp	r3, #8
 80041a8:	d101      	bne.n	80041ae <LL_ADC_INJ_IsConversionOngoing+0x18>
 80041aa:	2301      	movs	r3, #1
 80041ac:	e000      	b.n	80041b0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80041ae:	2300      	movs	r3, #0
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80041bc:	b590      	push	{r4, r7, lr}
 80041be:	b089      	sub	sp, #36	; 0x24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041c4:	2300      	movs	r3, #0
 80041c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80041c8:	2300      	movs	r3, #0
 80041ca:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e18f      	b.n	80044f6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d109      	bne.n	80041f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f7fe fe73 	bl	8002ed0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f7ff ff19 	bl	8004034 <LL_ADC_IsDeepPowerDownEnabled>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d004      	beq.n	8004212 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4618      	mov	r0, r3
 800420e:	f7ff feff 	bl	8004010 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4618      	mov	r0, r3
 8004218:	f7ff ff34 	bl	8004084 <LL_ADC_IsInternalRegulatorEnabled>
 800421c:	4603      	mov	r3, r0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d114      	bne.n	800424c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4618      	mov	r0, r3
 8004228:	f7ff ff18 	bl	800405c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800422c:	4b87      	ldr	r3, [pc, #540]	; (800444c <HAL_ADC_Init+0x290>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	099b      	lsrs	r3, r3, #6
 8004232:	4a87      	ldr	r2, [pc, #540]	; (8004450 <HAL_ADC_Init+0x294>)
 8004234:	fba2 2303 	umull	r2, r3, r2, r3
 8004238:	099b      	lsrs	r3, r3, #6
 800423a:	3301      	adds	r3, #1
 800423c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800423e:	e002      	b.n	8004246 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	3b01      	subs	r3, #1
 8004244:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1f9      	bne.n	8004240 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4618      	mov	r0, r3
 8004252:	f7ff ff17 	bl	8004084 <LL_ADC_IsInternalRegulatorEnabled>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10d      	bne.n	8004278 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004260:	f043 0210 	orr.w	r2, r3, #16
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800426c:	f043 0201 	orr.w	r2, r3, #1
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4618      	mov	r0, r3
 800427e:	f7ff ff77 	bl	8004170 <LL_ADC_REG_IsConversionOngoing>
 8004282:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004288:	f003 0310 	and.w	r3, r3, #16
 800428c:	2b00      	cmp	r3, #0
 800428e:	f040 8129 	bne.w	80044e4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	2b00      	cmp	r3, #0
 8004296:	f040 8125 	bne.w	80044e4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800429e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80042a2:	f043 0202 	orr.w	r2, r3, #2
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7ff ff24 	bl	80040fc <LL_ADC_IsEnabled>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d136      	bne.n	8004328 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a65      	ldr	r2, [pc, #404]	; (8004454 <HAL_ADC_Init+0x298>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d004      	beq.n	80042ce <HAL_ADC_Init+0x112>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a63      	ldr	r2, [pc, #396]	; (8004458 <HAL_ADC_Init+0x29c>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d10e      	bne.n	80042ec <HAL_ADC_Init+0x130>
 80042ce:	4861      	ldr	r0, [pc, #388]	; (8004454 <HAL_ADC_Init+0x298>)
 80042d0:	f7ff ff14 	bl	80040fc <LL_ADC_IsEnabled>
 80042d4:	4604      	mov	r4, r0
 80042d6:	4860      	ldr	r0, [pc, #384]	; (8004458 <HAL_ADC_Init+0x29c>)
 80042d8:	f7ff ff10 	bl	80040fc <LL_ADC_IsEnabled>
 80042dc:	4603      	mov	r3, r0
 80042de:	4323      	orrs	r3, r4
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	bf0c      	ite	eq
 80042e4:	2301      	moveq	r3, #1
 80042e6:	2300      	movne	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	e008      	b.n	80042fe <HAL_ADC_Init+0x142>
 80042ec:	485b      	ldr	r0, [pc, #364]	; (800445c <HAL_ADC_Init+0x2a0>)
 80042ee:	f7ff ff05 	bl	80040fc <LL_ADC_IsEnabled>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	bf0c      	ite	eq
 80042f8:	2301      	moveq	r3, #1
 80042fa:	2300      	movne	r3, #0
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d012      	beq.n	8004328 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a53      	ldr	r2, [pc, #332]	; (8004454 <HAL_ADC_Init+0x298>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d004      	beq.n	8004316 <HAL_ADC_Init+0x15a>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a51      	ldr	r2, [pc, #324]	; (8004458 <HAL_ADC_Init+0x29c>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d101      	bne.n	800431a <HAL_ADC_Init+0x15e>
 8004316:	4a52      	ldr	r2, [pc, #328]	; (8004460 <HAL_ADC_Init+0x2a4>)
 8004318:	e000      	b.n	800431c <HAL_ADC_Init+0x160>
 800431a:	4a52      	ldr	r2, [pc, #328]	; (8004464 <HAL_ADC_Init+0x2a8>)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	4619      	mov	r1, r3
 8004322:	4610      	mov	r0, r2
 8004324:	f7ff fd2e 	bl	8003d84 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8004328:	f7ff fcf6 	bl	8003d18 <HAL_GetREVID>
 800432c:	4603      	mov	r3, r0
 800432e:	f241 0203 	movw	r2, #4099	; 0x1003
 8004332:	4293      	cmp	r3, r2
 8004334:	d914      	bls.n	8004360 <HAL_ADC_Init+0x1a4>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	2b10      	cmp	r3, #16
 800433c:	d110      	bne.n	8004360 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	7d5b      	ldrb	r3, [r3, #21]
 8004342:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004348:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800434e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	7f1b      	ldrb	r3, [r3, #28]
 8004354:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8004356:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004358:	f043 030c 	orr.w	r3, r3, #12
 800435c:	61bb      	str	r3, [r7, #24]
 800435e:	e00d      	b.n	800437c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	7d5b      	ldrb	r3, [r3, #21]
 8004364:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800436a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004370:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	7f1b      	ldrb	r3, [r3, #28]
 8004376:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004378:	4313      	orrs	r3, r2
 800437a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	7f1b      	ldrb	r3, [r3, #28]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d106      	bne.n	8004392 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a1b      	ldr	r3, [r3, #32]
 8004388:	3b01      	subs	r3, #1
 800438a:	045b      	lsls	r3, r3, #17
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	4313      	orrs	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004396:	2b00      	cmp	r3, #0
 8004398:	d009      	beq.n	80043ae <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439e:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043a6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	4b2c      	ldr	r3, [pc, #176]	; (8004468 <HAL_ADC_Init+0x2ac>)
 80043b6:	4013      	ands	r3, r2
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	6812      	ldr	r2, [r2, #0]
 80043bc:	69b9      	ldr	r1, [r7, #24]
 80043be:	430b      	orrs	r3, r1
 80043c0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7ff fed2 	bl	8004170 <LL_ADC_REG_IsConversionOngoing>
 80043cc:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f7ff fedf 	bl	8004196 <LL_ADC_INJ_IsConversionOngoing>
 80043d8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d15f      	bne.n	80044a0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d15c      	bne.n	80044a0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	7d1b      	ldrb	r3, [r3, #20]
 80043ea:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 80043f0:	4313      	orrs	r3, r2
 80043f2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68da      	ldr	r2, [r3, #12]
 80043fa:	4b1c      	ldr	r3, [pc, #112]	; (800446c <HAL_ADC_Init+0x2b0>)
 80043fc:	4013      	ands	r3, r2
 80043fe:	687a      	ldr	r2, [r7, #4]
 8004400:	6812      	ldr	r2, [r2, #0]
 8004402:	69b9      	ldr	r1, [r7, #24]
 8004404:	430b      	orrs	r3, r1
 8004406:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800440e:	2b01      	cmp	r3, #1
 8004410:	d130      	bne.n	8004474 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004416:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	691a      	ldr	r2, [r3, #16]
 800441e:	4b14      	ldr	r3, [pc, #80]	; (8004470 <HAL_ADC_Init+0x2b4>)
 8004420:	4013      	ands	r3, r2
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004426:	3a01      	subs	r2, #1
 8004428:	0411      	lsls	r1, r2, #16
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800442e:	4311      	orrs	r1, r2
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004434:	4311      	orrs	r1, r2
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800443a:	430a      	orrs	r2, r1
 800443c:	431a      	orrs	r2, r3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0201 	orr.w	r2, r2, #1
 8004446:	611a      	str	r2, [r3, #16]
 8004448:	e01c      	b.n	8004484 <HAL_ADC_Init+0x2c8>
 800444a:	bf00      	nop
 800444c:	20000010 	.word	0x20000010
 8004450:	053e2d63 	.word	0x053e2d63
 8004454:	40022000 	.word	0x40022000
 8004458:	40022100 	.word	0x40022100
 800445c:	58026000 	.word	0x58026000
 8004460:	40022300 	.word	0x40022300
 8004464:	58026300 	.word	0x58026300
 8004468:	fff0c003 	.word	0xfff0c003
 800446c:	ffffbffc 	.word	0xffffbffc
 8004470:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	691a      	ldr	r2, [r3, #16]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 0201 	bic.w	r2, r2, #1
 8004482:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	430a      	orrs	r2, r1
 8004498:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f001 f804 	bl	80054a8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d10c      	bne.n	80044c2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ae:	f023 010f 	bic.w	r1, r3, #15
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	1e5a      	subs	r2, r3, #1
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	430a      	orrs	r2, r1
 80044be:	631a      	str	r2, [r3, #48]	; 0x30
 80044c0:	e007      	b.n	80044d2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f022 020f 	bic.w	r2, r2, #15
 80044d0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d6:	f023 0303 	bic.w	r3, r3, #3
 80044da:	f043 0201 	orr.w	r2, r3, #1
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	655a      	str	r2, [r3, #84]	; 0x54
 80044e2:	e007      	b.n	80044f4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e8:	f043 0210 	orr.w	r2, r3, #16
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80044f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3724      	adds	r7, #36	; 0x24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd90      	pop	{r4, r7, pc}
 80044fe:	bf00      	nop

08004500 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a92      	ldr	r2, [pc, #584]	; (8004758 <HAL_ADC_Start_IT+0x258>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d004      	beq.n	800451c <HAL_ADC_Start_IT+0x1c>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a91      	ldr	r2, [pc, #580]	; (800475c <HAL_ADC_Start_IT+0x25c>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d101      	bne.n	8004520 <HAL_ADC_Start_IT+0x20>
 800451c:	4b90      	ldr	r3, [pc, #576]	; (8004760 <HAL_ADC_Start_IT+0x260>)
 800451e:	e000      	b.n	8004522 <HAL_ADC_Start_IT+0x22>
 8004520:	4b90      	ldr	r3, [pc, #576]	; (8004764 <HAL_ADC_Start_IT+0x264>)
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff fd58 	bl	8003fd8 <LL_ADC_GetMultimode>
 8004528:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4618      	mov	r0, r3
 8004530:	f7ff fe1e 	bl	8004170 <LL_ADC_REG_IsConversionOngoing>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	f040 8118 	bne.w	800476c <HAL_ADC_Start_IT+0x26c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004542:	2b01      	cmp	r3, #1
 8004544:	d101      	bne.n	800454a <HAL_ADC_Start_IT+0x4a>
 8004546:	2302      	movs	r3, #2
 8004548:	e113      	b.n	8004772 <HAL_ADC_Start_IT+0x272>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 febe 	bl	80052d4 <ADC_Enable>
 8004558:	4603      	mov	r3, r0
 800455a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800455c:	7dfb      	ldrb	r3, [r7, #23]
 800455e:	2b00      	cmp	r3, #0
 8004560:	f040 80f5 	bne.w	800474e <HAL_ADC_Start_IT+0x24e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004568:	4b7f      	ldr	r3, [pc, #508]	; (8004768 <HAL_ADC_Start_IT+0x268>)
 800456a:	4013      	ands	r3, r2
 800456c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a78      	ldr	r2, [pc, #480]	; (800475c <HAL_ADC_Start_IT+0x25c>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d002      	beq.n	8004584 <HAL_ADC_Start_IT+0x84>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	e000      	b.n	8004586 <HAL_ADC_Start_IT+0x86>
 8004584:	4b74      	ldr	r3, [pc, #464]	; (8004758 <HAL_ADC_Start_IT+0x258>)
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	6812      	ldr	r2, [r2, #0]
 800458a:	4293      	cmp	r3, r2
 800458c:	d002      	beq.n	8004594 <HAL_ADC_Start_IT+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d105      	bne.n	80045a0 <HAL_ADC_Start_IT+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004598:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d006      	beq.n	80045ba <HAL_ADC_Start_IT+0xba>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045b0:	f023 0206 	bic.w	r2, r3, #6
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	659a      	str	r2, [r3, #88]	; 0x58
 80045b8:	e002      	b.n	80045c0 <HAL_ADC_Start_IT+0xc0>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	221c      	movs	r2, #28
 80045c6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	685a      	ldr	r2, [r3, #4]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 021c 	bic.w	r2, r2, #28
 80045de:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	691b      	ldr	r3, [r3, #16]
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d108      	bne.n	80045fa <HAL_ADC_Start_IT+0xfa>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	685a      	ldr	r2, [r3, #4]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0208 	orr.w	r2, r2, #8
 80045f6:	605a      	str	r2, [r3, #4]
          break;
 80045f8:	e008      	b.n	800460c <HAL_ADC_Start_IT+0x10c>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f042 0204 	orr.w	r2, r2, #4
 8004608:	605a      	str	r2, [r3, #4]
          break;
 800460a:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004610:	2b00      	cmp	r3, #0
 8004612:	d107      	bne.n	8004624 <HAL_ADC_Start_IT+0x124>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	685a      	ldr	r2, [r3, #4]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0210 	orr.w	r2, r2, #16
 8004622:	605a      	str	r2, [r3, #4]
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a4c      	ldr	r2, [pc, #304]	; (800475c <HAL_ADC_Start_IT+0x25c>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d002      	beq.n	8004634 <HAL_ADC_Start_IT+0x134>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	e000      	b.n	8004636 <HAL_ADC_Start_IT+0x136>
 8004634:	4b48      	ldr	r3, [pc, #288]	; (8004758 <HAL_ADC_Start_IT+0x258>)
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	6812      	ldr	r2, [r2, #0]
 800463a:	4293      	cmp	r3, r2
 800463c:	d008      	beq.n	8004650 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d005      	beq.n	8004650 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	2b05      	cmp	r3, #5
 8004648:	d002      	beq.n	8004650 <HAL_ADC_Start_IT+0x150>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	2b09      	cmp	r3, #9
 800464e:	d13a      	bne.n	80046c6 <HAL_ADC_Start_IT+0x1c6>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d02d      	beq.n	80046ba <HAL_ADC_Start_IT+0x1ba>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004662:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004666:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	2b08      	cmp	r3, #8
 8004674:	d110      	bne.n	8004698 <HAL_ADC_Start_IT+0x198>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685a      	ldr	r2, [r3, #4]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0220 	bic.w	r2, r2, #32
 8004684:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	685a      	ldr	r2, [r3, #4]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004694:	605a      	str	r2, [r3, #4]
              break;
 8004696:	e010      	b.n	80046ba <HAL_ADC_Start_IT+0x1ba>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	685a      	ldr	r2, [r3, #4]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046a6:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 0220 	orr.w	r2, r2, #32
 80046b6:	605a      	str	r2, [r3, #4]
              break;
 80046b8:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4618      	mov	r0, r3
 80046c0:	f7ff fd42 	bl	8004148 <LL_ADC_REG_StartConversion>
 80046c4:	e054      	b.n	8004770 <HAL_ADC_Start_IT+0x270>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a21      	ldr	r2, [pc, #132]	; (800475c <HAL_ADC_Start_IT+0x25c>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d002      	beq.n	80046e2 <HAL_ADC_Start_IT+0x1e2>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	e000      	b.n	80046e4 <HAL_ADC_Start_IT+0x1e4>
 80046e2:	4b1d      	ldr	r3, [pc, #116]	; (8004758 <HAL_ADC_Start_IT+0x258>)
 80046e4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d03e      	beq.n	8004770 <HAL_ADC_Start_IT+0x270>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80046fa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	655a      	str	r2, [r3, #84]	; 0x54
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	2b08      	cmp	r3, #8
 8004708:	d110      	bne.n	800472c <HAL_ADC_Start_IT+0x22c>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685a      	ldr	r2, [r3, #4]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 0220 	bic.w	r2, r2, #32
 8004718:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	685a      	ldr	r2, [r3, #4]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004728:	605a      	str	r2, [r3, #4]
              break;
 800472a:	e021      	b.n	8004770 <HAL_ADC_Start_IT+0x270>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	685a      	ldr	r2, [r3, #4]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800473a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0220 	orr.w	r2, r2, #32
 800474a:	605a      	str	r2, [r3, #4]
              break;
 800474c:	e010      	b.n	8004770 <HAL_ADC_Start_IT+0x270>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004756:	e00b      	b.n	8004770 <HAL_ADC_Start_IT+0x270>
 8004758:	40022000 	.word	0x40022000
 800475c:	40022100 	.word	0x40022100
 8004760:	40022300 	.word	0x40022300
 8004764:	58026300 	.word	0x58026300
 8004768:	fffff0fe 	.word	0xfffff0fe
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800476c:	2302      	movs	r3, #2
 800476e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004770:	7dfb      	ldrb	r3, [r7, #23]
}
 8004772:	4618      	mov	r0, r3
 8004774:	3718      	adds	r7, #24
 8004776:	46bd      	mov	sp, r7
 8004778:	bd80      	pop	{r7, pc}
 800477a:	bf00      	nop

0800477c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800478a:	4618      	mov	r0, r3
 800478c:	370c      	adds	r7, #12
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
	...

08004798 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b08a      	sub	sp, #40	; 0x28
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80047a0:	2300      	movs	r3, #0
 80047a2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a87      	ldr	r2, [pc, #540]	; (80049d8 <HAL_ADC_IRQHandler+0x240>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d004      	beq.n	80047c8 <HAL_ADC_IRQHandler+0x30>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4a86      	ldr	r2, [pc, #536]	; (80049dc <HAL_ADC_IRQHandler+0x244>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d101      	bne.n	80047cc <HAL_ADC_IRQHandler+0x34>
 80047c8:	4b85      	ldr	r3, [pc, #532]	; (80049e0 <HAL_ADC_IRQHandler+0x248>)
 80047ca:	e000      	b.n	80047ce <HAL_ADC_IRQHandler+0x36>
 80047cc:	4b85      	ldr	r3, [pc, #532]	; (80049e4 <HAL_ADC_IRQHandler+0x24c>)
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7ff fc02 	bl	8003fd8 <LL_ADC_GetMultimode>
 80047d4:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80047d6:	69fb      	ldr	r3, [r7, #28]
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d017      	beq.n	8004810 <HAL_ADC_IRQHandler+0x78>
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	f003 0302 	and.w	r3, r3, #2
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d012      	beq.n	8004810 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ee:	f003 0310 	and.w	r3, r3, #16
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d105      	bne.n	8004802 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047fa:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004802:	6878      	ldr	r0, [r7, #4]
 8004804:	f001 f81a 	bl	800583c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2202      	movs	r2, #2
 800480e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	f003 0304 	and.w	r3, r3, #4
 8004816:	2b00      	cmp	r3, #0
 8004818:	d004      	beq.n	8004824 <HAL_ADC_IRQHandler+0x8c>
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	f003 0304 	and.w	r3, r3, #4
 8004820:	2b00      	cmp	r3, #0
 8004822:	d10a      	bne.n	800483a <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004824:	69fb      	ldr	r3, [r7, #28]
 8004826:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800482a:	2b00      	cmp	r3, #0
 800482c:	f000 8083 	beq.w	8004936 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	f003 0308 	and.w	r3, r3, #8
 8004836:	2b00      	cmp	r3, #0
 8004838:	d07d      	beq.n	8004936 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800483e:	f003 0310 	and.w	r3, r3, #16
 8004842:	2b00      	cmp	r3, #0
 8004844:	d105      	bne.n	8004852 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4618      	mov	r0, r3
 8004858:	f7ff fb1c 	bl	8003e94 <LL_ADC_REG_IsTriggerSourceSWStart>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d062      	beq.n	8004928 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a5d      	ldr	r2, [pc, #372]	; (80049dc <HAL_ADC_IRQHandler+0x244>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d002      	beq.n	8004872 <HAL_ADC_IRQHandler+0xda>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	e000      	b.n	8004874 <HAL_ADC_IRQHandler+0xdc>
 8004872:	4b59      	ldr	r3, [pc, #356]	; (80049d8 <HAL_ADC_IRQHandler+0x240>)
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	6812      	ldr	r2, [r2, #0]
 8004878:	4293      	cmp	r3, r2
 800487a:	d008      	beq.n	800488e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d005      	beq.n	800488e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	2b05      	cmp	r3, #5
 8004886:	d002      	beq.n	800488e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	2b09      	cmp	r3, #9
 800488c:	d104      	bne.n	8004898 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	623b      	str	r3, [r7, #32]
 8004896:	e00c      	b.n	80048b2 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a4f      	ldr	r2, [pc, #316]	; (80049dc <HAL_ADC_IRQHandler+0x244>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d002      	beq.n	80048a8 <HAL_ADC_IRQHandler+0x110>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	e000      	b.n	80048aa <HAL_ADC_IRQHandler+0x112>
 80048a8:	4b4b      	ldr	r3, [pc, #300]	; (80049d8 <HAL_ADC_IRQHandler+0x240>)
 80048aa:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80048ac:	693b      	ldr	r3, [r7, #16]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80048b2:	6a3b      	ldr	r3, [r7, #32]
 80048b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d135      	bne.n	8004928 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0308 	and.w	r3, r3, #8
 80048c6:	2b08      	cmp	r3, #8
 80048c8:	d12e      	bne.n	8004928 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7ff fc4e 	bl	8004170 <LL_ADC_REG_IsConversionOngoing>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d11a      	bne.n	8004910 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685a      	ldr	r2, [r3, #4]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 020c 	bic.w	r2, r2, #12
 80048e8:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d112      	bne.n	8004928 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004906:	f043 0201 	orr.w	r2, r3, #1
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	655a      	str	r2, [r3, #84]	; 0x54
 800490e:	e00b      	b.n	8004928 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004914:	f043 0210 	orr.w	r2, r3, #16
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004920:	f043 0201 	orr.w	r2, r3, #1
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f7fe f9c7 	bl	8002cbc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	220c      	movs	r2, #12
 8004934:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	f003 0320 	and.w	r3, r3, #32
 800493c:	2b00      	cmp	r3, #0
 800493e:	d004      	beq.n	800494a <HAL_ADC_IRQHandler+0x1b2>
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	f003 0320 	and.w	r3, r3, #32
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10b      	bne.n	8004962 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004950:	2b00      	cmp	r3, #0
 8004952:	f000 80a0 	beq.w	8004a96 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800495c:	2b00      	cmp	r3, #0
 800495e:	f000 809a 	beq.w	8004a96 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004966:	f003 0310 	and.w	r3, r3, #16
 800496a:	2b00      	cmp	r3, #0
 800496c:	d105      	bne.n	800497a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004972:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff fac7 	bl	8003f12 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004984:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4618      	mov	r0, r3
 800498c:	f7ff fa82 	bl	8003e94 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004990:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a11      	ldr	r2, [pc, #68]	; (80049dc <HAL_ADC_IRQHandler+0x244>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d002      	beq.n	80049a2 <HAL_ADC_IRQHandler+0x20a>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	e000      	b.n	80049a4 <HAL_ADC_IRQHandler+0x20c>
 80049a2:	4b0d      	ldr	r3, [pc, #52]	; (80049d8 <HAL_ADC_IRQHandler+0x240>)
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	6812      	ldr	r2, [r2, #0]
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d008      	beq.n	80049be <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d005      	beq.n	80049be <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	2b06      	cmp	r3, #6
 80049b6:	d002      	beq.n	80049be <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	2b07      	cmp	r3, #7
 80049bc:	d104      	bne.n	80049c8 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	623b      	str	r3, [r7, #32]
 80049c6:	e014      	b.n	80049f2 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a03      	ldr	r2, [pc, #12]	; (80049dc <HAL_ADC_IRQHandler+0x244>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d00a      	beq.n	80049e8 <HAL_ADC_IRQHandler+0x250>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	e008      	b.n	80049ea <HAL_ADC_IRQHandler+0x252>
 80049d8:	40022000 	.word	0x40022000
 80049dc:	40022100 	.word	0x40022100
 80049e0:	40022300 	.word	0x40022300
 80049e4:	58026300 	.word	0x58026300
 80049e8:	4b84      	ldr	r3, [pc, #528]	; (8004bfc <HAL_ADC_IRQHandler+0x464>)
 80049ea:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d047      	beq.n	8004a88 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80049f8:	6a3b      	ldr	r3, [r7, #32]
 80049fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d007      	beq.n	8004a12 <HAL_ADC_IRQHandler+0x27a>
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d03f      	beq.n	8004a88 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004a08:	6a3b      	ldr	r3, [r7, #32]
 8004a0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d13a      	bne.n	8004a88 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a1c:	2b40      	cmp	r3, #64	; 0x40
 8004a1e:	d133      	bne.n	8004a88 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004a20:	6a3b      	ldr	r3, [r7, #32]
 8004a22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d12e      	bne.n	8004a88 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f7ff fbb1 	bl	8004196 <LL_ADC_INJ_IsConversionOngoing>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d11a      	bne.n	8004a70 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004a48:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d112      	bne.n	8004a88 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a66:	f043 0201 	orr.w	r2, r3, #1
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	655a      	str	r2, [r3, #84]	; 0x54
 8004a6e:	e00b      	b.n	8004a88 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a74:	f043 0210 	orr.w	r2, r3, #16
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a80:	f043 0201 	orr.w	r2, r3, #1
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004a88:	6878      	ldr	r0, [r7, #4]
 8004a8a:	f000 feaf 	bl	80057ec <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	2260      	movs	r2, #96	; 0x60
 8004a94:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d011      	beq.n	8004ac4 <HAL_ADC_IRQHandler+0x32c>
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00c      	beq.n	8004ac4 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aae:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f8a8 	bl	8004c0c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	2280      	movs	r2, #128	; 0x80
 8004ac2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d012      	beq.n	8004af4 <HAL_ADC_IRQHandler+0x35c>
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00d      	beq.n	8004af4 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004adc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	f000 fe95 	bl	8005814 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004af2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d012      	beq.n	8004b24 <HAL_ADC_IRQHandler+0x38c>
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00d      	beq.n	8004b24 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b0c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 fe87 	bl	8005828 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b22:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004b24:	69fb      	ldr	r3, [r7, #28]
 8004b26:	f003 0310 	and.w	r3, r3, #16
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d043      	beq.n	8004bb6 <HAL_ADC_IRQHandler+0x41e>
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	f003 0310 	and.w	r3, r3, #16
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d03e      	beq.n	8004bb6 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d102      	bne.n	8004b46 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8004b40:	2301      	movs	r3, #1
 8004b42:	627b      	str	r3, [r7, #36]	; 0x24
 8004b44:	e021      	b.n	8004b8a <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004b46:	697b      	ldr	r3, [r7, #20]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d015      	beq.n	8004b78 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a2a      	ldr	r2, [pc, #168]	; (8004bfc <HAL_ADC_IRQHandler+0x464>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d004      	beq.n	8004b60 <HAL_ADC_IRQHandler+0x3c8>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a29      	ldr	r2, [pc, #164]	; (8004c00 <HAL_ADC_IRQHandler+0x468>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d101      	bne.n	8004b64 <HAL_ADC_IRQHandler+0x3cc>
 8004b60:	4b28      	ldr	r3, [pc, #160]	; (8004c04 <HAL_ADC_IRQHandler+0x46c>)
 8004b62:	e000      	b.n	8004b66 <HAL_ADC_IRQHandler+0x3ce>
 8004b64:	4b28      	ldr	r3, [pc, #160]	; (8004c08 <HAL_ADC_IRQHandler+0x470>)
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7ff fa44 	bl	8003ff4 <LL_ADC_GetMultiDMATransfer>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00b      	beq.n	8004b8a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8004b72:	2301      	movs	r3, #1
 8004b74:	627b      	str	r3, [r7, #36]	; 0x24
 8004b76:	e008      	b.n	8004b8a <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	f003 0303 	and.w	r3, r3, #3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d001      	beq.n	8004b8a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8004b86:	2301      	movs	r3, #1
 8004b88:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d10e      	bne.n	8004bae <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b94:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ba0:	f043 0202 	orr.w	r2, r3, #2
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f000 f839 	bl	8004c20 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	2210      	movs	r2, #16
 8004bb4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d018      	beq.n	8004bf2 <HAL_ADC_IRQHandler+0x45a>
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d013      	beq.n	8004bf2 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bce:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bda:	f043 0208 	orr.w	r2, r3, #8
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004bea:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f000 fe07 	bl	8005800 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004bf2:	bf00      	nop
 8004bf4:	3728      	adds	r7, #40	; 0x28
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	40022000 	.word	0x40022000
 8004c00:	40022100 	.word	0x40022100
 8004c04:	40022300 	.word	0x40022300
 8004c08:	58026300 	.word	0x58026300

08004c0c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b083      	sub	sp, #12
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004c14:	bf00      	nop
 8004c16:	370c      	adds	r7, #12
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004c34:	b590      	push	{r4, r7, lr}
 8004c36:	b0a1      	sub	sp, #132	; 0x84
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004c44:	2300      	movs	r3, #0
 8004c46:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	4a9d      	ldr	r2, [pc, #628]	; (8004ec4 <HAL_ADC_ConfigChannel+0x290>)
 8004c4e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d101      	bne.n	8004c5e <HAL_ADC_ConfigChannel+0x2a>
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	e321      	b.n	80052a2 <HAL_ADC_ConfigChannel+0x66e>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2201      	movs	r2, #1
 8004c62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7ff fa80 	bl	8004170 <LL_ADC_REG_IsConversionOngoing>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f040 8306 	bne.w	8005284 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d108      	bne.n	8004c96 <HAL_ADC_ConfigChannel+0x62>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	0e9b      	lsrs	r3, r3, #26
 8004c8a:	f003 031f 	and.w	r3, r3, #31
 8004c8e:	2201      	movs	r2, #1
 8004c90:	fa02 f303 	lsl.w	r3, r2, r3
 8004c94:	e016      	b.n	8004cc4 <HAL_ADC_ConfigChannel+0x90>
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c9e:	fa93 f3a3 	rbit	r3, r3
 8004ca2:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004ca4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ca6:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004ca8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 8004cae:	2320      	movs	r3, #32
 8004cb0:	e003      	b.n	8004cba <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 8004cb2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004cb4:	fab3 f383 	clz	r3, r3
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	f003 031f 	and.w	r3, r3, #31
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	6812      	ldr	r2, [r2, #0]
 8004cc8:	69d1      	ldr	r1, [r2, #28]
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	6812      	ldr	r2, [r2, #0]
 8004cce:	430b      	orrs	r3, r1
 8004cd0:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6818      	ldr	r0, [r3, #0]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	6859      	ldr	r1, [r3, #4]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	f7ff f8eb 	bl	8003eba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f7ff fa41 	bl	8004170 <LL_ADC_REG_IsConversionOngoing>
 8004cee:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7ff fa4e 	bl	8004196 <LL_ADC_INJ_IsConversionOngoing>
 8004cfa:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004cfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f040 80b3 	bne.w	8004e6a <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004d04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	f040 80af 	bne.w	8004e6a <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6818      	ldr	r0, [r3, #0]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	6819      	ldr	r1, [r3, #0]
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	461a      	mov	r2, r3
 8004d1a:	f7ff f90d 	bl	8003f38 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004d1e:	4b6a      	ldr	r3, [pc, #424]	; (8004ec8 <HAL_ADC_ConfigChannel+0x294>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004d26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d2a:	d10b      	bne.n	8004d44 <HAL_ADC_ConfigChannel+0x110>
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	695a      	ldr	r2, [r3, #20]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	089b      	lsrs	r3, r3, #2
 8004d38:	f003 0307 	and.w	r3, r3, #7
 8004d3c:	005b      	lsls	r3, r3, #1
 8004d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d42:	e01d      	b.n	8004d80 <HAL_ADC_ConfigChannel+0x14c>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	f003 0310 	and.w	r3, r3, #16
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d10b      	bne.n	8004d6a <HAL_ADC_ConfigChannel+0x136>
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	695a      	ldr	r2, [r3, #20]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	089b      	lsrs	r3, r3, #2
 8004d5e:	f003 0307 	and.w	r3, r3, #7
 8004d62:	005b      	lsls	r3, r3, #1
 8004d64:	fa02 f303 	lsl.w	r3, r2, r3
 8004d68:	e00a      	b.n	8004d80 <HAL_ADC_ConfigChannel+0x14c>
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	695a      	ldr	r2, [r3, #20]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	089b      	lsrs	r3, r3, #2
 8004d76:	f003 0304 	and.w	r3, r3, #4
 8004d7a:	005b      	lsls	r3, r3, #1
 8004d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d80:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	2b04      	cmp	r3, #4
 8004d88:	d027      	beq.n	8004dda <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6818      	ldr	r0, [r3, #0]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	6919      	ldr	r1, [r3, #16]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d98:	f7ff f828 	bl	8003dec <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6818      	ldr	r0, [r3, #0]
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	6919      	ldr	r1, [r3, #16]
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	7e5b      	ldrb	r3, [r3, #25]
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d102      	bne.n	8004db2 <HAL_ADC_ConfigChannel+0x17e>
 8004dac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004db0:	e000      	b.n	8004db4 <HAL_ADC_ConfigChannel+0x180>
 8004db2:	2300      	movs	r3, #0
 8004db4:	461a      	mov	r2, r3
 8004db6:	f7ff f852 	bl	8003e5e <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6818      	ldr	r0, [r3, #0]
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	6919      	ldr	r1, [r3, #16]
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	7e1b      	ldrb	r3, [r3, #24]
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d102      	bne.n	8004dd0 <HAL_ADC_ConfigChannel+0x19c>
 8004dca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004dce:	e000      	b.n	8004dd2 <HAL_ADC_ConfigChannel+0x19e>
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	461a      	mov	r2, r3
 8004dd4:	f7ff f82a 	bl	8003e2c <LL_ADC_SetDataRightShift>
 8004dd8:	e047      	b.n	8004e6a <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004de0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	069b      	lsls	r3, r3, #26
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d107      	bne.n	8004dfe <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004dfc:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e04:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	069b      	lsls	r3, r3, #26
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d107      	bne.n	8004e22 <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e20:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e28:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	069b      	lsls	r3, r3, #26
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d107      	bne.n	8004e46 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e44:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e4c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	069b      	lsls	r3, r3, #26
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d107      	bne.n	8004e6a <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e68:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7ff f944 	bl	80040fc <LL_ADC_IsEnabled>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f040 820d 	bne.w	8005296 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6818      	ldr	r0, [r3, #0]
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	6819      	ldr	r1, [r3, #0]
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	68db      	ldr	r3, [r3, #12]
 8004e88:	461a      	mov	r2, r3
 8004e8a:	f7ff f881 	bl	8003f90 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	4a0c      	ldr	r2, [pc, #48]	; (8004ec4 <HAL_ADC_ConfigChannel+0x290>)
 8004e94:	4293      	cmp	r3, r2
 8004e96:	f040 8133 	bne.w	8005100 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d110      	bne.n	8004ecc <HAL_ADC_ConfigChannel+0x298>
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	0e9b      	lsrs	r3, r3, #26
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	f003 031f 	and.w	r3, r3, #31
 8004eb6:	2b09      	cmp	r3, #9
 8004eb8:	bf94      	ite	ls
 8004eba:	2301      	movls	r3, #1
 8004ebc:	2300      	movhi	r3, #0
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	e01e      	b.n	8004f00 <HAL_ADC_ConfigChannel+0x2cc>
 8004ec2:	bf00      	nop
 8004ec4:	47ff0000 	.word	0x47ff0000
 8004ec8:	5c001000 	.word	0x5c001000
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ed4:	fa93 f3a3 	rbit	r3, r3
 8004ed8:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004eda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004edc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004ede:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d101      	bne.n	8004ee8 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8004ee4:	2320      	movs	r3, #32
 8004ee6:	e003      	b.n	8004ef0 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8004ee8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004eea:	fab3 f383 	clz	r3, r3
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	f003 031f 	and.w	r3, r3, #31
 8004ef6:	2b09      	cmp	r3, #9
 8004ef8:	bf94      	ite	ls
 8004efa:	2301      	movls	r3, #1
 8004efc:	2300      	movhi	r3, #0
 8004efe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d079      	beq.n	8004ff8 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d107      	bne.n	8004f20 <HAL_ADC_ConfigChannel+0x2ec>
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	0e9b      	lsrs	r3, r3, #26
 8004f16:	3301      	adds	r3, #1
 8004f18:	069b      	lsls	r3, r3, #26
 8004f1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f1e:	e015      	b.n	8004f4c <HAL_ADC_ConfigChannel+0x318>
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f28:	fa93 f3a3 	rbit	r3, r3
 8004f2c:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004f2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f30:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004f32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d101      	bne.n	8004f3c <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8004f38:	2320      	movs	r3, #32
 8004f3a:	e003      	b.n	8004f44 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004f3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f3e:	fab3 f383 	clz	r3, r3
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	3301      	adds	r3, #1
 8004f46:	069b      	lsls	r3, r3, #26
 8004f48:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d109      	bne.n	8004f6c <HAL_ADC_ConfigChannel+0x338>
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	0e9b      	lsrs	r3, r3, #26
 8004f5e:	3301      	adds	r3, #1
 8004f60:	f003 031f 	and.w	r3, r3, #31
 8004f64:	2101      	movs	r1, #1
 8004f66:	fa01 f303 	lsl.w	r3, r1, r3
 8004f6a:	e017      	b.n	8004f9c <HAL_ADC_ConfigChannel+0x368>
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f72:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f74:	fa93 f3a3 	rbit	r3, r3
 8004f78:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004f7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f7c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004f7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d101      	bne.n	8004f88 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8004f84:	2320      	movs	r3, #32
 8004f86:	e003      	b.n	8004f90 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8004f88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f8a:	fab3 f383 	clz	r3, r3
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	3301      	adds	r3, #1
 8004f92:	f003 031f 	and.w	r3, r3, #31
 8004f96:	2101      	movs	r1, #1
 8004f98:	fa01 f303 	lsl.w	r3, r1, r3
 8004f9c:	ea42 0103 	orr.w	r1, r2, r3
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d10a      	bne.n	8004fc2 <HAL_ADC_ConfigChannel+0x38e>
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	0e9b      	lsrs	r3, r3, #26
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	f003 021f 	and.w	r2, r3, #31
 8004fb8:	4613      	mov	r3, r2
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	4413      	add	r3, r2
 8004fbe:	051b      	lsls	r3, r3, #20
 8004fc0:	e018      	b.n	8004ff4 <HAL_ADC_ConfigChannel+0x3c0>
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004fca:	fa93 f3a3 	rbit	r3, r3
 8004fce:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fd2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d101      	bne.n	8004fde <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8004fda:	2320      	movs	r3, #32
 8004fdc:	e003      	b.n	8004fe6 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8004fde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fe0:	fab3 f383 	clz	r3, r3
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	f003 021f 	and.w	r2, r3, #31
 8004fec:	4613      	mov	r3, r2
 8004fee:	005b      	lsls	r3, r3, #1
 8004ff0:	4413      	add	r3, r2
 8004ff2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ff4:	430b      	orrs	r3, r1
 8004ff6:	e07e      	b.n	80050f6 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005000:	2b00      	cmp	r3, #0
 8005002:	d107      	bne.n	8005014 <HAL_ADC_ConfigChannel+0x3e0>
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	0e9b      	lsrs	r3, r3, #26
 800500a:	3301      	adds	r3, #1
 800500c:	069b      	lsls	r3, r3, #26
 800500e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005012:	e015      	b.n	8005040 <HAL_ADC_ConfigChannel+0x40c>
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800501a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800501c:	fa93 f3a3 	rbit	r3, r3
 8005020:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8005022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005024:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8005026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005028:	2b00      	cmp	r3, #0
 800502a:	d101      	bne.n	8005030 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800502c:	2320      	movs	r3, #32
 800502e:	e003      	b.n	8005038 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8005030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005032:	fab3 f383 	clz	r3, r3
 8005036:	b2db      	uxtb	r3, r3
 8005038:	3301      	adds	r3, #1
 800503a:	069b      	lsls	r3, r3, #26
 800503c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005048:	2b00      	cmp	r3, #0
 800504a:	d109      	bne.n	8005060 <HAL_ADC_ConfigChannel+0x42c>
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	0e9b      	lsrs	r3, r3, #26
 8005052:	3301      	adds	r3, #1
 8005054:	f003 031f 	and.w	r3, r3, #31
 8005058:	2101      	movs	r1, #1
 800505a:	fa01 f303 	lsl.w	r3, r1, r3
 800505e:	e017      	b.n	8005090 <HAL_ADC_ConfigChannel+0x45c>
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	fa93 f3a3 	rbit	r3, r3
 800506c:	61bb      	str	r3, [r7, #24]
  return result;
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005072:	6a3b      	ldr	r3, [r7, #32]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d101      	bne.n	800507c <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8005078:	2320      	movs	r3, #32
 800507a:	e003      	b.n	8005084 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 800507c:	6a3b      	ldr	r3, [r7, #32]
 800507e:	fab3 f383 	clz	r3, r3
 8005082:	b2db      	uxtb	r3, r3
 8005084:	3301      	adds	r3, #1
 8005086:	f003 031f 	and.w	r3, r3, #31
 800508a:	2101      	movs	r1, #1
 800508c:	fa01 f303 	lsl.w	r3, r1, r3
 8005090:	ea42 0103 	orr.w	r1, r2, r3
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800509c:	2b00      	cmp	r3, #0
 800509e:	d10d      	bne.n	80050bc <HAL_ADC_ConfigChannel+0x488>
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	0e9b      	lsrs	r3, r3, #26
 80050a6:	3301      	adds	r3, #1
 80050a8:	f003 021f 	and.w	r2, r3, #31
 80050ac:	4613      	mov	r3, r2
 80050ae:	005b      	lsls	r3, r3, #1
 80050b0:	4413      	add	r3, r2
 80050b2:	3b1e      	subs	r3, #30
 80050b4:	051b      	lsls	r3, r3, #20
 80050b6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80050ba:	e01b      	b.n	80050f4 <HAL_ADC_ConfigChannel+0x4c0>
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	fa93 f3a3 	rbit	r3, r3
 80050c8:	60fb      	str	r3, [r7, #12]
  return result;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d101      	bne.n	80050d8 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 80050d4:	2320      	movs	r3, #32
 80050d6:	e003      	b.n	80050e0 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	fab3 f383 	clz	r3, r3
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	3301      	adds	r3, #1
 80050e2:	f003 021f 	and.w	r2, r3, #31
 80050e6:	4613      	mov	r3, r2
 80050e8:	005b      	lsls	r3, r3, #1
 80050ea:	4413      	add	r3, r2
 80050ec:	3b1e      	subs	r3, #30
 80050ee:	051b      	lsls	r3, r3, #20
 80050f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050f4:	430b      	orrs	r3, r1
 80050f6:	683a      	ldr	r2, [r7, #0]
 80050f8:	6892      	ldr	r2, [r2, #8]
 80050fa:	4619      	mov	r1, r3
 80050fc:	f7fe ff1c 	bl	8003f38 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	f280 80c6 	bge.w	8005296 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a67      	ldr	r2, [pc, #412]	; (80052ac <HAL_ADC_ConfigChannel+0x678>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d004      	beq.n	800511e <HAL_ADC_ConfigChannel+0x4ea>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a65      	ldr	r2, [pc, #404]	; (80052b0 <HAL_ADC_ConfigChannel+0x67c>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d101      	bne.n	8005122 <HAL_ADC_ConfigChannel+0x4ee>
 800511e:	4b65      	ldr	r3, [pc, #404]	; (80052b4 <HAL_ADC_ConfigChannel+0x680>)
 8005120:	e000      	b.n	8005124 <HAL_ADC_ConfigChannel+0x4f0>
 8005122:	4b65      	ldr	r3, [pc, #404]	; (80052b8 <HAL_ADC_ConfigChannel+0x684>)
 8005124:	4618      	mov	r0, r3
 8005126:	f7fe fe53 	bl	8003dd0 <LL_ADC_GetCommonPathInternalCh>
 800512a:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a5e      	ldr	r2, [pc, #376]	; (80052ac <HAL_ADC_ConfigChannel+0x678>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d004      	beq.n	8005140 <HAL_ADC_ConfigChannel+0x50c>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a5d      	ldr	r2, [pc, #372]	; (80052b0 <HAL_ADC_ConfigChannel+0x67c>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d10e      	bne.n	800515e <HAL_ADC_ConfigChannel+0x52a>
 8005140:	485a      	ldr	r0, [pc, #360]	; (80052ac <HAL_ADC_ConfigChannel+0x678>)
 8005142:	f7fe ffdb 	bl	80040fc <LL_ADC_IsEnabled>
 8005146:	4604      	mov	r4, r0
 8005148:	4859      	ldr	r0, [pc, #356]	; (80052b0 <HAL_ADC_ConfigChannel+0x67c>)
 800514a:	f7fe ffd7 	bl	80040fc <LL_ADC_IsEnabled>
 800514e:	4603      	mov	r3, r0
 8005150:	4323      	orrs	r3, r4
 8005152:	2b00      	cmp	r3, #0
 8005154:	bf0c      	ite	eq
 8005156:	2301      	moveq	r3, #1
 8005158:	2300      	movne	r3, #0
 800515a:	b2db      	uxtb	r3, r3
 800515c:	e008      	b.n	8005170 <HAL_ADC_ConfigChannel+0x53c>
 800515e:	4857      	ldr	r0, [pc, #348]	; (80052bc <HAL_ADC_ConfigChannel+0x688>)
 8005160:	f7fe ffcc 	bl	80040fc <LL_ADC_IsEnabled>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	bf0c      	ite	eq
 800516a:	2301      	moveq	r3, #1
 800516c:	2300      	movne	r3, #0
 800516e:	b2db      	uxtb	r3, r3
 8005170:	2b00      	cmp	r3, #0
 8005172:	d07d      	beq.n	8005270 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a51      	ldr	r2, [pc, #324]	; (80052c0 <HAL_ADC_ConfigChannel+0x68c>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d130      	bne.n	80051e0 <HAL_ADC_ConfigChannel+0x5ac>
 800517e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005180:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d12b      	bne.n	80051e0 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a4b      	ldr	r2, [pc, #300]	; (80052bc <HAL_ADC_ConfigChannel+0x688>)
 800518e:	4293      	cmp	r3, r2
 8005190:	f040 8081 	bne.w	8005296 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a44      	ldr	r2, [pc, #272]	; (80052ac <HAL_ADC_ConfigChannel+0x678>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d004      	beq.n	80051a8 <HAL_ADC_ConfigChannel+0x574>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a43      	ldr	r2, [pc, #268]	; (80052b0 <HAL_ADC_ConfigChannel+0x67c>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d101      	bne.n	80051ac <HAL_ADC_ConfigChannel+0x578>
 80051a8:	4a42      	ldr	r2, [pc, #264]	; (80052b4 <HAL_ADC_ConfigChannel+0x680>)
 80051aa:	e000      	b.n	80051ae <HAL_ADC_ConfigChannel+0x57a>
 80051ac:	4a42      	ldr	r2, [pc, #264]	; (80052b8 <HAL_ADC_ConfigChannel+0x684>)
 80051ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80051b4:	4619      	mov	r1, r3
 80051b6:	4610      	mov	r0, r2
 80051b8:	f7fe fdf7 	bl	8003daa <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80051bc:	4b41      	ldr	r3, [pc, #260]	; (80052c4 <HAL_ADC_ConfigChannel+0x690>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	099b      	lsrs	r3, r3, #6
 80051c2:	4a41      	ldr	r2, [pc, #260]	; (80052c8 <HAL_ADC_ConfigChannel+0x694>)
 80051c4:	fba2 2303 	umull	r2, r3, r2, r3
 80051c8:	099b      	lsrs	r3, r3, #6
 80051ca:	3301      	adds	r3, #1
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80051d0:	e002      	b.n	80051d8 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	3b01      	subs	r3, #1
 80051d6:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1f9      	bne.n	80051d2 <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80051de:	e05a      	b.n	8005296 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4a39      	ldr	r2, [pc, #228]	; (80052cc <HAL_ADC_ConfigChannel+0x698>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d11e      	bne.n	8005228 <HAL_ADC_ConfigChannel+0x5f4>
 80051ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80051ec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d119      	bne.n	8005228 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a30      	ldr	r2, [pc, #192]	; (80052bc <HAL_ADC_ConfigChannel+0x688>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d14b      	bne.n	8005296 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4a2a      	ldr	r2, [pc, #168]	; (80052ac <HAL_ADC_ConfigChannel+0x678>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d004      	beq.n	8005212 <HAL_ADC_ConfigChannel+0x5de>
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a28      	ldr	r2, [pc, #160]	; (80052b0 <HAL_ADC_ConfigChannel+0x67c>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d101      	bne.n	8005216 <HAL_ADC_ConfigChannel+0x5e2>
 8005212:	4a28      	ldr	r2, [pc, #160]	; (80052b4 <HAL_ADC_ConfigChannel+0x680>)
 8005214:	e000      	b.n	8005218 <HAL_ADC_ConfigChannel+0x5e4>
 8005216:	4a28      	ldr	r2, [pc, #160]	; (80052b8 <HAL_ADC_ConfigChannel+0x684>)
 8005218:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800521a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800521e:	4619      	mov	r1, r3
 8005220:	4610      	mov	r0, r2
 8005222:	f7fe fdc2 	bl	8003daa <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005226:	e036      	b.n	8005296 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a28      	ldr	r2, [pc, #160]	; (80052d0 <HAL_ADC_ConfigChannel+0x69c>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d131      	bne.n	8005296 <HAL_ADC_ConfigChannel+0x662>
 8005232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005234:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005238:	2b00      	cmp	r3, #0
 800523a:	d12c      	bne.n	8005296 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a1e      	ldr	r2, [pc, #120]	; (80052bc <HAL_ADC_ConfigChannel+0x688>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d127      	bne.n	8005296 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a18      	ldr	r2, [pc, #96]	; (80052ac <HAL_ADC_ConfigChannel+0x678>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d004      	beq.n	800525a <HAL_ADC_ConfigChannel+0x626>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a16      	ldr	r2, [pc, #88]	; (80052b0 <HAL_ADC_ConfigChannel+0x67c>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d101      	bne.n	800525e <HAL_ADC_ConfigChannel+0x62a>
 800525a:	4a16      	ldr	r2, [pc, #88]	; (80052b4 <HAL_ADC_ConfigChannel+0x680>)
 800525c:	e000      	b.n	8005260 <HAL_ADC_ConfigChannel+0x62c>
 800525e:	4a16      	ldr	r2, [pc, #88]	; (80052b8 <HAL_ADC_ConfigChannel+0x684>)
 8005260:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005262:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005266:	4619      	mov	r1, r3
 8005268:	4610      	mov	r0, r2
 800526a:	f7fe fd9e 	bl	8003daa <LL_ADC_SetCommonPathInternalCh>
 800526e:	e012      	b.n	8005296 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005274:	f043 0220 	orr.w	r2, r3, #32
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8005282:	e008      	b.n	8005296 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005288:	f043 0220 	orr.w	r2, r3, #32
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800529e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3784      	adds	r7, #132	; 0x84
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd90      	pop	{r4, r7, pc}
 80052aa:	bf00      	nop
 80052ac:	40022000 	.word	0x40022000
 80052b0:	40022100 	.word	0x40022100
 80052b4:	40022300 	.word	0x40022300
 80052b8:	58026300 	.word	0x58026300
 80052bc:	58026000 	.word	0x58026000
 80052c0:	cb840000 	.word	0xcb840000
 80052c4:	20000010 	.word	0x20000010
 80052c8:	053e2d63 	.word	0x053e2d63
 80052cc:	c7520000 	.word	0xc7520000
 80052d0:	cfb80000 	.word	0xcfb80000

080052d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f7fe ff0b 	bl	80040fc <LL_ADC_IsEnabled>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d16e      	bne.n	80053ca <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689a      	ldr	r2, [r3, #8]
 80052f2:	4b38      	ldr	r3, [pc, #224]	; (80053d4 <ADC_Enable+0x100>)
 80052f4:	4013      	ands	r3, r2
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00d      	beq.n	8005316 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052fe:	f043 0210 	orr.w	r2, r3, #16
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800530a:	f043 0201 	orr.w	r2, r3, #1
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e05a      	b.n	80053cc <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4618      	mov	r0, r3
 800531c:	f7fe fec6 	bl	80040ac <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005320:	f7fe fcca 	bl	8003cb8 <HAL_GetTick>
 8005324:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4a2b      	ldr	r2, [pc, #172]	; (80053d8 <ADC_Enable+0x104>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d004      	beq.n	800533a <ADC_Enable+0x66>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a29      	ldr	r2, [pc, #164]	; (80053dc <ADC_Enable+0x108>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d101      	bne.n	800533e <ADC_Enable+0x6a>
 800533a:	4b29      	ldr	r3, [pc, #164]	; (80053e0 <ADC_Enable+0x10c>)
 800533c:	e000      	b.n	8005340 <ADC_Enable+0x6c>
 800533e:	4b29      	ldr	r3, [pc, #164]	; (80053e4 <ADC_Enable+0x110>)
 8005340:	4618      	mov	r0, r3
 8005342:	f7fe fe49 	bl	8003fd8 <LL_ADC_GetMultimode>
 8005346:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a23      	ldr	r2, [pc, #140]	; (80053dc <ADC_Enable+0x108>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d002      	beq.n	8005358 <ADC_Enable+0x84>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	e000      	b.n	800535a <ADC_Enable+0x86>
 8005358:	4b1f      	ldr	r3, [pc, #124]	; (80053d8 <ADC_Enable+0x104>)
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	6812      	ldr	r2, [r2, #0]
 800535e:	4293      	cmp	r3, r2
 8005360:	d02c      	beq.n	80053bc <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d130      	bne.n	80053ca <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005368:	e028      	b.n	80053bc <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4618      	mov	r0, r3
 8005370:	f7fe fec4 	bl	80040fc <LL_ADC_IsEnabled>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d104      	bne.n	8005384 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4618      	mov	r0, r3
 8005380:	f7fe fe94 	bl	80040ac <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005384:	f7fe fc98 	bl	8003cb8 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	2b02      	cmp	r3, #2
 8005390:	d914      	bls.n	80053bc <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b01      	cmp	r3, #1
 800539e:	d00d      	beq.n	80053bc <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053a4:	f043 0210 	orr.w	r2, r3, #16
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053b0:	f043 0201 	orr.w	r2, r3, #1
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e007      	b.n	80053cc <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d1cf      	bne.n	800536a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3710      	adds	r7, #16
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	8000003f 	.word	0x8000003f
 80053d8:	40022000 	.word	0x40022000
 80053dc:	40022100 	.word	0x40022100
 80053e0:	40022300 	.word	0x40022300
 80053e4:	58026300 	.word	0x58026300

080053e8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4618      	mov	r0, r3
 80053f6:	f7fe fe94 	bl	8004122 <LL_ADC_IsDisableOngoing>
 80053fa:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4618      	mov	r0, r3
 8005402:	f7fe fe7b 	bl	80040fc <LL_ADC_IsEnabled>
 8005406:	4603      	mov	r3, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	d047      	beq.n	800549c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d144      	bne.n	800549c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	f003 030d 	and.w	r3, r3, #13
 800541c:	2b01      	cmp	r3, #1
 800541e:	d10c      	bne.n	800543a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4618      	mov	r0, r3
 8005426:	f7fe fe55 	bl	80040d4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2203      	movs	r2, #3
 8005430:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005432:	f7fe fc41 	bl	8003cb8 <HAL_GetTick>
 8005436:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005438:	e029      	b.n	800548e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800543e:	f043 0210 	orr.w	r2, r3, #16
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800544a:	f043 0201 	orr.w	r2, r3, #1
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e023      	b.n	800549e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005456:	f7fe fc2f 	bl	8003cb8 <HAL_GetTick>
 800545a:	4602      	mov	r2, r0
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	2b02      	cmp	r3, #2
 8005462:	d914      	bls.n	800548e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00d      	beq.n	800548e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005476:	f043 0210 	orr.w	r2, r3, #16
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005482:	f043 0201 	orr.w	r2, r3, #1
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e007      	b.n	800549e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f003 0301 	and.w	r3, r3, #1
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1dc      	bne.n	8005456 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800549c:	2300      	movs	r3, #0
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3710      	adds	r7, #16
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
	...

080054a8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a7a      	ldr	r2, [pc, #488]	; (80056a0 <ADC_ConfigureBoostMode+0x1f8>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d004      	beq.n	80054c4 <ADC_ConfigureBoostMode+0x1c>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a79      	ldr	r2, [pc, #484]	; (80056a4 <ADC_ConfigureBoostMode+0x1fc>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d109      	bne.n	80054d8 <ADC_ConfigureBoostMode+0x30>
 80054c4:	4b78      	ldr	r3, [pc, #480]	; (80056a8 <ADC_ConfigureBoostMode+0x200>)
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	bf14      	ite	ne
 80054d0:	2301      	movne	r3, #1
 80054d2:	2300      	moveq	r3, #0
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	e008      	b.n	80054ea <ADC_ConfigureBoostMode+0x42>
 80054d8:	4b74      	ldr	r3, [pc, #464]	; (80056ac <ADC_ConfigureBoostMode+0x204>)
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	bf14      	ite	ne
 80054e4:	2301      	movne	r3, #1
 80054e6:	2300      	moveq	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d01c      	beq.n	8005528 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80054ee:	f005 f919 	bl	800a724 <HAL_RCC_GetHCLKFreq>
 80054f2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80054fc:	d010      	beq.n	8005520 <ADC_ConfigureBoostMode+0x78>
 80054fe:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005502:	d873      	bhi.n	80055ec <ADC_ConfigureBoostMode+0x144>
 8005504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005508:	d002      	beq.n	8005510 <ADC_ConfigureBoostMode+0x68>
 800550a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800550e:	d16d      	bne.n	80055ec <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	0c1b      	lsrs	r3, r3, #16
 8005516:	68fa      	ldr	r2, [r7, #12]
 8005518:	fbb2 f3f3 	udiv	r3, r2, r3
 800551c:	60fb      	str	r3, [r7, #12]
        break;
 800551e:	e068      	b.n	80055f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	089b      	lsrs	r3, r3, #2
 8005524:	60fb      	str	r3, [r7, #12]
        break;
 8005526:	e064      	b.n	80055f2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005528:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800552c:	f04f 0100 	mov.w	r1, #0
 8005530:	f006 fb7a 	bl	800bc28 <HAL_RCCEx_GetPeriphCLKFreq>
 8005534:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800553e:	d051      	beq.n	80055e4 <ADC_ConfigureBoostMode+0x13c>
 8005540:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005544:	d854      	bhi.n	80055f0 <ADC_ConfigureBoostMode+0x148>
 8005546:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800554a:	d047      	beq.n	80055dc <ADC_ConfigureBoostMode+0x134>
 800554c:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005550:	d84e      	bhi.n	80055f0 <ADC_ConfigureBoostMode+0x148>
 8005552:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005556:	d03d      	beq.n	80055d4 <ADC_ConfigureBoostMode+0x12c>
 8005558:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800555c:	d848      	bhi.n	80055f0 <ADC_ConfigureBoostMode+0x148>
 800555e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005562:	d033      	beq.n	80055cc <ADC_ConfigureBoostMode+0x124>
 8005564:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005568:	d842      	bhi.n	80055f0 <ADC_ConfigureBoostMode+0x148>
 800556a:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800556e:	d029      	beq.n	80055c4 <ADC_ConfigureBoostMode+0x11c>
 8005570:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005574:	d83c      	bhi.n	80055f0 <ADC_ConfigureBoostMode+0x148>
 8005576:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800557a:	d01a      	beq.n	80055b2 <ADC_ConfigureBoostMode+0x10a>
 800557c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005580:	d836      	bhi.n	80055f0 <ADC_ConfigureBoostMode+0x148>
 8005582:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005586:	d014      	beq.n	80055b2 <ADC_ConfigureBoostMode+0x10a>
 8005588:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800558c:	d830      	bhi.n	80055f0 <ADC_ConfigureBoostMode+0x148>
 800558e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005592:	d00e      	beq.n	80055b2 <ADC_ConfigureBoostMode+0x10a>
 8005594:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005598:	d82a      	bhi.n	80055f0 <ADC_ConfigureBoostMode+0x148>
 800559a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800559e:	d008      	beq.n	80055b2 <ADC_ConfigureBoostMode+0x10a>
 80055a0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80055a4:	d824      	bhi.n	80055f0 <ADC_ConfigureBoostMode+0x148>
 80055a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80055aa:	d002      	beq.n	80055b2 <ADC_ConfigureBoostMode+0x10a>
 80055ac:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80055b0:	d11e      	bne.n	80055f0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	0c9b      	lsrs	r3, r3, #18
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c0:	60fb      	str	r3, [r7, #12]
        break;
 80055c2:	e016      	b.n	80055f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	091b      	lsrs	r3, r3, #4
 80055c8:	60fb      	str	r3, [r7, #12]
        break;
 80055ca:	e012      	b.n	80055f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	095b      	lsrs	r3, r3, #5
 80055d0:	60fb      	str	r3, [r7, #12]
        break;
 80055d2:	e00e      	b.n	80055f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	099b      	lsrs	r3, r3, #6
 80055d8:	60fb      	str	r3, [r7, #12]
        break;
 80055da:	e00a      	b.n	80055f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	09db      	lsrs	r3, r3, #7
 80055e0:	60fb      	str	r3, [r7, #12]
        break;
 80055e2:	e006      	b.n	80055f2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	0a1b      	lsrs	r3, r3, #8
 80055e8:	60fb      	str	r3, [r7, #12]
        break;
 80055ea:	e002      	b.n	80055f2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80055ec:	bf00      	nop
 80055ee:	e000      	b.n	80055f2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80055f0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80055f2:	f7fe fb91 	bl	8003d18 <HAL_GetREVID>
 80055f6:	4603      	mov	r3, r0
 80055f8:	f241 0203 	movw	r2, #4099	; 0x1003
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d815      	bhi.n	800562c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	4a2b      	ldr	r2, [pc, #172]	; (80056b0 <ADC_ConfigureBoostMode+0x208>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d908      	bls.n	800561a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689a      	ldr	r2, [r3, #8]
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005616:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005618:	e03e      	b.n	8005698 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	689a      	ldr	r2, [r3, #8]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005628:	609a      	str	r2, [r3, #8]
}
 800562a:	e035      	b.n	8005698 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	085b      	lsrs	r3, r3, #1
 8005630:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	4a1f      	ldr	r2, [pc, #124]	; (80056b4 <ADC_ConfigureBoostMode+0x20c>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d808      	bhi.n	800564c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	689a      	ldr	r2, [r3, #8]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005648:	609a      	str	r2, [r3, #8]
}
 800564a:	e025      	b.n	8005698 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	4a1a      	ldr	r2, [pc, #104]	; (80056b8 <ADC_ConfigureBoostMode+0x210>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d80a      	bhi.n	800566a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005666:	609a      	str	r2, [r3, #8]
}
 8005668:	e016      	b.n	8005698 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	4a13      	ldr	r2, [pc, #76]	; (80056bc <ADC_ConfigureBoostMode+0x214>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d80a      	bhi.n	8005688 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005684:	609a      	str	r2, [r3, #8]
}
 8005686:	e007      	b.n	8005698 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	689a      	ldr	r2, [r3, #8]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8005696:	609a      	str	r2, [r3, #8]
}
 8005698:	bf00      	nop
 800569a:	3710      	adds	r7, #16
 800569c:	46bd      	mov	sp, r7
 800569e:	bd80      	pop	{r7, pc}
 80056a0:	40022000 	.word	0x40022000
 80056a4:	40022100 	.word	0x40022100
 80056a8:	40022300 	.word	0x40022300
 80056ac:	58026300 	.word	0x58026300
 80056b0:	01312d00 	.word	0x01312d00
 80056b4:	005f5e10 	.word	0x005f5e10
 80056b8:	00bebc20 	.word	0x00bebc20
 80056bc:	017d7840 	.word	0x017d7840

080056c0 <LL_ADC_StartCalibration>:
{
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	689a      	ldr	r2, [r3, #8]
 80056d0:	4b09      	ldr	r3, [pc, #36]	; (80056f8 <LL_ADC_StartCalibration+0x38>)
 80056d2:	4013      	ands	r3, r2
 80056d4:	68ba      	ldr	r2, [r7, #8]
 80056d6:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80056e0:	430a      	orrs	r2, r1
 80056e2:	4313      	orrs	r3, r2
 80056e4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	609a      	str	r2, [r3, #8]
}
 80056ec:	bf00      	nop
 80056ee:	3714      	adds	r7, #20
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	3ffeffc0 	.word	0x3ffeffc0

080056fc <LL_ADC_IsCalibrationOnGoing>:
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689b      	ldr	r3, [r3, #8]
 8005708:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800570c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005710:	d101      	bne.n	8005716 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005712:	2301      	movs	r3, #1
 8005714:	e000      	b.n	8005718 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b086      	sub	sp, #24
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005730:	2300      	movs	r3, #0
 8005732:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800573a:	2b01      	cmp	r3, #1
 800573c:	d101      	bne.n	8005742 <HAL_ADCEx_Calibration_Start+0x1e>
 800573e:	2302      	movs	r3, #2
 8005740:	e04c      	b.n	80057dc <HAL_ADCEx_Calibration_Start+0xb8>
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800574a:	68f8      	ldr	r0, [r7, #12]
 800574c:	f7ff fe4c 	bl	80053e8 <ADC_Disable>
 8005750:	4603      	mov	r3, r0
 8005752:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005754:	7dfb      	ldrb	r3, [r7, #23]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d135      	bne.n	80057c6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800575e:	4b21      	ldr	r3, [pc, #132]	; (80057e4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8005760:	4013      	ands	r3, r2
 8005762:	f043 0202 	orr.w	r2, r3, #2
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	68b9      	ldr	r1, [r7, #8]
 8005772:	4618      	mov	r0, r3
 8005774:	f7ff ffa4 	bl	80056c0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005778:	e014      	b.n	80057a4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	3301      	adds	r3, #1
 800577e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	4a19      	ldr	r2, [pc, #100]	; (80057e8 <HAL_ADCEx_Calibration_Start+0xc4>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d30d      	bcc.n	80057a4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800578c:	f023 0312 	bic.w	r3, r3, #18
 8005790:	f043 0210 	orr.w	r2, r3, #16
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e01b      	b.n	80057dc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f7ff ffa7 	bl	80056fc <LL_ADC_IsCalibrationOnGoing>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1e2      	bne.n	800577a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057b8:	f023 0303 	bic.w	r3, r3, #3
 80057bc:	f043 0201 	orr.w	r2, r3, #1
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	655a      	str	r2, [r3, #84]	; 0x54
 80057c4:	e005      	b.n	80057d2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ca:	f043 0210 	orr.w	r2, r3, #16
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80057da:	7dfb      	ldrb	r3, [r7, #23]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3718      	adds	r7, #24
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}
 80057e4:	ffffeefd 	.word	0xffffeefd
 80057e8:	25c3f800 	.word	0x25c3f800

080057ec <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <__NVIC_SetPriorityGrouping>:
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f003 0307 	and.w	r3, r3, #7
 800585e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005860:	4b0b      	ldr	r3, [pc, #44]	; (8005890 <__NVIC_SetPriorityGrouping+0x40>)
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005866:	68ba      	ldr	r2, [r7, #8]
 8005868:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800586c:	4013      	ands	r3, r2
 800586e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005878:	4b06      	ldr	r3, [pc, #24]	; (8005894 <__NVIC_SetPriorityGrouping+0x44>)
 800587a:	4313      	orrs	r3, r2
 800587c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800587e:	4a04      	ldr	r2, [pc, #16]	; (8005890 <__NVIC_SetPriorityGrouping+0x40>)
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	60d3      	str	r3, [r2, #12]
}
 8005884:	bf00      	nop
 8005886:	3714      	adds	r7, #20
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr
 8005890:	e000ed00 	.word	0xe000ed00
 8005894:	05fa0000 	.word	0x05fa0000

08005898 <__NVIC_GetPriorityGrouping>:
{
 8005898:	b480      	push	{r7}
 800589a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800589c:	4b04      	ldr	r3, [pc, #16]	; (80058b0 <__NVIC_GetPriorityGrouping+0x18>)
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	0a1b      	lsrs	r3, r3, #8
 80058a2:	f003 0307 	and.w	r3, r3, #7
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr
 80058b0:	e000ed00 	.word	0xe000ed00

080058b4 <__NVIC_EnableIRQ>:
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	4603      	mov	r3, r0
 80058bc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80058be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	db0b      	blt.n	80058de <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058c6:	88fb      	ldrh	r3, [r7, #6]
 80058c8:	f003 021f 	and.w	r2, r3, #31
 80058cc:	4907      	ldr	r1, [pc, #28]	; (80058ec <__NVIC_EnableIRQ+0x38>)
 80058ce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058d2:	095b      	lsrs	r3, r3, #5
 80058d4:	2001      	movs	r0, #1
 80058d6:	fa00 f202 	lsl.w	r2, r0, r2
 80058da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80058de:	bf00      	nop
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	e000e100 	.word	0xe000e100

080058f0 <__NVIC_SetPriority>:
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	4603      	mov	r3, r0
 80058f8:	6039      	str	r1, [r7, #0]
 80058fa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80058fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005900:	2b00      	cmp	r3, #0
 8005902:	db0a      	blt.n	800591a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	b2da      	uxtb	r2, r3
 8005908:	490c      	ldr	r1, [pc, #48]	; (800593c <__NVIC_SetPriority+0x4c>)
 800590a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800590e:	0112      	lsls	r2, r2, #4
 8005910:	b2d2      	uxtb	r2, r2
 8005912:	440b      	add	r3, r1
 8005914:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005918:	e00a      	b.n	8005930 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	b2da      	uxtb	r2, r3
 800591e:	4908      	ldr	r1, [pc, #32]	; (8005940 <__NVIC_SetPriority+0x50>)
 8005920:	88fb      	ldrh	r3, [r7, #6]
 8005922:	f003 030f 	and.w	r3, r3, #15
 8005926:	3b04      	subs	r3, #4
 8005928:	0112      	lsls	r2, r2, #4
 800592a:	b2d2      	uxtb	r2, r2
 800592c:	440b      	add	r3, r1
 800592e:	761a      	strb	r2, [r3, #24]
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr
 800593c:	e000e100 	.word	0xe000e100
 8005940:	e000ed00 	.word	0xe000ed00

08005944 <NVIC_EncodePriority>:
{
 8005944:	b480      	push	{r7}
 8005946:	b089      	sub	sp, #36	; 0x24
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f003 0307 	and.w	r3, r3, #7
 8005956:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	f1c3 0307 	rsb	r3, r3, #7
 800595e:	2b04      	cmp	r3, #4
 8005960:	bf28      	it	cs
 8005962:	2304      	movcs	r3, #4
 8005964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005966:	69fb      	ldr	r3, [r7, #28]
 8005968:	3304      	adds	r3, #4
 800596a:	2b06      	cmp	r3, #6
 800596c:	d902      	bls.n	8005974 <NVIC_EncodePriority+0x30>
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	3b03      	subs	r3, #3
 8005972:	e000      	b.n	8005976 <NVIC_EncodePriority+0x32>
 8005974:	2300      	movs	r3, #0
 8005976:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005978:	f04f 32ff 	mov.w	r2, #4294967295
 800597c:	69bb      	ldr	r3, [r7, #24]
 800597e:	fa02 f303 	lsl.w	r3, r2, r3
 8005982:	43da      	mvns	r2, r3
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	401a      	ands	r2, r3
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800598c:	f04f 31ff 	mov.w	r1, #4294967295
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	fa01 f303 	lsl.w	r3, r1, r3
 8005996:	43d9      	mvns	r1, r3
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800599c:	4313      	orrs	r3, r2
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3724      	adds	r7, #36	; 0x24
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
	...

080059ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	3b01      	subs	r3, #1
 80059b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80059bc:	d301      	bcc.n	80059c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80059be:	2301      	movs	r3, #1
 80059c0:	e00f      	b.n	80059e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80059c2:	4a0a      	ldr	r2, [pc, #40]	; (80059ec <SysTick_Config+0x40>)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	3b01      	subs	r3, #1
 80059c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059ca:	210f      	movs	r1, #15
 80059cc:	f04f 30ff 	mov.w	r0, #4294967295
 80059d0:	f7ff ff8e 	bl	80058f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059d4:	4b05      	ldr	r3, [pc, #20]	; (80059ec <SysTick_Config+0x40>)
 80059d6:	2200      	movs	r2, #0
 80059d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059da:	4b04      	ldr	r3, [pc, #16]	; (80059ec <SysTick_Config+0x40>)
 80059dc:	2207      	movs	r2, #7
 80059de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3708      	adds	r7, #8
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	e000e010 	.word	0xe000e010

080059f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f7ff ff29 	bl	8005850 <__NVIC_SetPriorityGrouping>
}
 80059fe:	bf00      	nop
 8005a00:	3708      	adds	r7, #8
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a06:	b580      	push	{r7, lr}
 8005a08:	b086      	sub	sp, #24
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	60b9      	str	r1, [r7, #8]
 8005a10:	607a      	str	r2, [r7, #4]
 8005a12:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005a14:	f7ff ff40 	bl	8005898 <__NVIC_GetPriorityGrouping>
 8005a18:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	68b9      	ldr	r1, [r7, #8]
 8005a1e:	6978      	ldr	r0, [r7, #20]
 8005a20:	f7ff ff90 	bl	8005944 <NVIC_EncodePriority>
 8005a24:	4602      	mov	r2, r0
 8005a26:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005a2a:	4611      	mov	r1, r2
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7ff ff5f 	bl	80058f0 <__NVIC_SetPriority>
}
 8005a32:	bf00      	nop
 8005a34:	3718      	adds	r7, #24
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b082      	sub	sp, #8
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	4603      	mov	r3, r0
 8005a42:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7ff ff33 	bl	80058b4 <__NVIC_EnableIRQ>
}
 8005a4e:	bf00      	nop
 8005a50:	3708      	adds	r7, #8
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b082      	sub	sp, #8
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f7ff ffa4 	bl	80059ac <SysTick_Config>
 8005a64:	4603      	mov	r3, r0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3708      	adds	r7, #8
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005a70:	b480      	push	{r7}
 8005a72:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8005a74:	f3bf 8f5f 	dmb	sy
}
 8005a78:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005a7a:	4b07      	ldr	r3, [pc, #28]	; (8005a98 <HAL_MPU_Disable+0x28>)
 8005a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7e:	4a06      	ldr	r2, [pc, #24]	; (8005a98 <HAL_MPU_Disable+0x28>)
 8005a80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a84:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005a86:	4b05      	ldr	r3, [pc, #20]	; (8005a9c <HAL_MPU_Disable+0x2c>)
 8005a88:	2200      	movs	r2, #0
 8005a8a:	605a      	str	r2, [r3, #4]
}
 8005a8c:	bf00      	nop
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr
 8005a96:	bf00      	nop
 8005a98:	e000ed00 	.word	0xe000ed00
 8005a9c:	e000ed90 	.word	0xe000ed90

08005aa0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005aa8:	4a0b      	ldr	r2, [pc, #44]	; (8005ad8 <HAL_MPU_Enable+0x38>)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f043 0301 	orr.w	r3, r3, #1
 8005ab0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005ab2:	4b0a      	ldr	r3, [pc, #40]	; (8005adc <HAL_MPU_Enable+0x3c>)
 8005ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ab6:	4a09      	ldr	r2, [pc, #36]	; (8005adc <HAL_MPU_Enable+0x3c>)
 8005ab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005abc:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005abe:	f3bf 8f4f 	dsb	sy
}
 8005ac2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005ac4:	f3bf 8f6f 	isb	sy
}
 8005ac8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005aca:	bf00      	nop
 8005acc:	370c      	adds	r7, #12
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	e000ed90 	.word	0xe000ed90
 8005adc:	e000ed00 	.word	0xe000ed00

08005ae0 <HAL_MPU_ConfigRegion>:
  * @param  MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                  the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	785a      	ldrb	r2, [r3, #1]
 8005aec:	4b1d      	ldr	r3, [pc, #116]	; (8005b64 <HAL_MPU_ConfigRegion+0x84>)
 8005aee:	609a      	str	r2, [r3, #8]

  if ((MPU_Init->Enable) != 0UL)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d029      	beq.n	8005b4c <HAL_MPU_ConfigRegion+0x6c>
    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

    MPU->RBAR = MPU_Init->BaseAddress;
 8005af8:	4a1a      	ldr	r2, [pc, #104]	; (8005b64 <HAL_MPU_ConfigRegion+0x84>)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	60d3      	str	r3, [r2, #12]
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	7b1b      	ldrb	r3, [r3, #12]
 8005b04:	071a      	lsls	r2, r3, #28
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	7adb      	ldrb	r3, [r3, #11]
 8005b0a:	061b      	lsls	r3, r3, #24
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005b0c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	7a9b      	ldrb	r3, [r3, #10]
 8005b12:	04db      	lsls	r3, r3, #19
                ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005b14:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	7b5b      	ldrb	r3, [r3, #13]
 8005b1a:	049b      	lsls	r3, r3, #18
                ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005b1c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	7b9b      	ldrb	r3, [r3, #14]
 8005b22:	045b      	lsls	r3, r3, #17
                ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005b24:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	7bdb      	ldrb	r3, [r3, #15]
 8005b2a:	041b      	lsls	r3, r3, #16
                ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005b2c:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	7a5b      	ldrb	r3, [r3, #9]
 8005b32:	021b      	lsls	r3, r3, #8
                ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005b34:	431a      	orrs	r2, r3
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	7a1b      	ldrb	r3, [r3, #8]
 8005b3a:	005b      	lsls	r3, r3, #1
                ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005b3c:	4313      	orrs	r3, r2
                ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	7812      	ldrb	r2, [r2, #0]
 8005b42:	4611      	mov	r1, r2
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005b44:	4a07      	ldr	r2, [pc, #28]	; (8005b64 <HAL_MPU_ConfigRegion+0x84>)
                ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005b46:	430b      	orrs	r3, r1
    MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005b48:	6113      	str	r3, [r2, #16]
  else
  {
    MPU->RBAR = 0x00;
    MPU->RASR = 0x00;
  }
}
 8005b4a:	e005      	b.n	8005b58 <HAL_MPU_ConfigRegion+0x78>
    MPU->RBAR = 0x00;
 8005b4c:	4b05      	ldr	r3, [pc, #20]	; (8005b64 <HAL_MPU_ConfigRegion+0x84>)
 8005b4e:	2200      	movs	r2, #0
 8005b50:	60da      	str	r2, [r3, #12]
    MPU->RASR = 0x00;
 8005b52:	4b04      	ldr	r3, [pc, #16]	; (8005b64 <HAL_MPU_ConfigRegion+0x84>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	611a      	str	r2, [r3, #16]
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr
 8005b64:	e000ed90 	.word	0xe000ed90

08005b68 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d101      	bne.n	8005b7a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e014      	b.n	8005ba4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	791b      	ldrb	r3, [r3, #4]
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d105      	bne.n	8005b90 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f7fd fa08 	bl	8002fa0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2202      	movs	r2, #2
 8005b94:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3708      	adds	r7, #8
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b083      	sub	sp, #12
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	795b      	ldrb	r3, [r3, #5]
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d101      	bne.n	8005bc2 <HAL_DAC_Start+0x16>
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	e040      	b.n	8005c44 <HAL_DAC_Start+0x98>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2202      	movs	r2, #2
 8005bcc:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	6819      	ldr	r1, [r3, #0]
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	f003 0310 	and.w	r3, r3, #16
 8005bda:	2201      	movs	r2, #1
 8005bdc:	409a      	lsls	r2, r3
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10f      	bne.n	8005c0c <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d11d      	bne.n	8005c36 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	685a      	ldr	r2, [r3, #4]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f042 0201 	orr.w	r2, r2, #1
 8005c08:	605a      	str	r2, [r3, #4]
 8005c0a:	e014      	b.n	8005c36 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	f003 0310 	and.w	r3, r3, #16
 8005c1c:	2102      	movs	r1, #2
 8005c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d107      	bne.n	8005c36 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	685a      	ldr	r2, [r3, #4]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f042 0202 	orr.w	r2, r2, #2
 8005c34:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005c42:	2300      	movs	r3, #0
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b087      	sub	sp, #28
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
 8005c5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d105      	bne.n	8005c7a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4413      	add	r3, r2
 8005c74:	3308      	adds	r3, #8
 8005c76:	617b      	str	r3, [r7, #20]
 8005c78:	e004      	b.n	8005c84 <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005c7a:	697a      	ldr	r2, [r7, #20]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	4413      	add	r3, r2
 8005c80:	3314      	adds	r3, #20
 8005c82:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	461a      	mov	r2, r3
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	371c      	adds	r7, #28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr
	...

08005c9c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b088      	sub	sp, #32
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	795b      	ldrb	r3, [r3, #5]
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d101      	bne.n	8005cb4 <HAL_DAC_ConfigChannel+0x18>
 8005cb0:	2302      	movs	r3, #2
 8005cb2:	e12a      	b.n	8005f0a <HAL_DAC_ConfigChannel+0x26e>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2202      	movs	r2, #2
 8005cbe:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	2b04      	cmp	r3, #4
 8005cc6:	f040 8081 	bne.w	8005dcc <HAL_DAC_ConfigChannel+0x130>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005cca:	f7fd fff5 	bl	8003cb8 <HAL_GetTick>
 8005cce:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d140      	bne.n	8005d58 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005cd6:	e018      	b.n	8005d0a <HAL_DAC_ConfigChannel+0x6e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005cd8:	f7fd ffee 	bl	8003cb8 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d911      	bls.n	8005d0a <HAL_DAC_ConfigChannel+0x6e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cec:	4b89      	ldr	r3, [pc, #548]	; (8005f14 <HAL_DAC_ConfigChannel+0x278>)
 8005cee:	4013      	ands	r3, r2
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d00a      	beq.n	8005d0a <HAL_DAC_ConfigChannel+0x6e>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	f043 0208 	orr.w	r2, r3, #8
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2203      	movs	r2, #3
 8005d04:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e0ff      	b.n	8005f0a <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d10:	4b80      	ldr	r3, [pc, #512]	; (8005f14 <HAL_DAC_ConfigChannel+0x278>)
 8005d12:	4013      	ands	r3, r2
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1df      	bne.n	8005cd8 <HAL_DAC_ConfigChannel+0x3c>
          }
        }
      }
      HAL_Delay(1);
 8005d18:	2001      	movs	r0, #1
 8005d1a:	f7fd ffd9 	bl	8003cd0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	68ba      	ldr	r2, [r7, #8]
 8005d24:	6992      	ldr	r2, [r2, #24]
 8005d26:	641a      	str	r2, [r3, #64]	; 0x40
 8005d28:	e023      	b.n	8005d72 <HAL_DAC_ConfigChannel+0xd6>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005d2a:	f7fd ffc5 	bl	8003cb8 <HAL_GetTick>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	1ad3      	subs	r3, r2, r3
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d90f      	bls.n	8005d58 <HAL_DAC_ConfigChannel+0xbc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	da0a      	bge.n	8005d58 <HAL_DAC_ConfigChannel+0xbc>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	f043 0208 	orr.w	r2, r3, #8
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2203      	movs	r2, #3
 8005d52:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e0d8      	b.n	8005f0a <HAL_DAC_ConfigChannel+0x26e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	dbe3      	blt.n	8005d2a <HAL_DAC_ConfigChannel+0x8e>
          }
        }
      }
      HAL_Delay(1U);
 8005d62:	2001      	movs	r0, #1
 8005d64:	f7fd ffb4 	bl	8003cd0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68ba      	ldr	r2, [r7, #8]
 8005d6e:	6992      	ldr	r2, [r2, #24]
 8005d70:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f003 0310 	and.w	r3, r3, #16
 8005d7e:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005d82:	fa01 f303 	lsl.w	r3, r1, r3
 8005d86:	43db      	mvns	r3, r3
 8005d88:	ea02 0103 	and.w	r1, r2, r3
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	69da      	ldr	r2, [r3, #28]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f003 0310 	and.w	r3, r3, #16
 8005d96:	409a      	lsls	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f003 0310 	and.w	r3, r3, #16
 8005dac:	21ff      	movs	r1, #255	; 0xff
 8005dae:	fa01 f303 	lsl.w	r3, r1, r3
 8005db2:	43db      	mvns	r3, r3
 8005db4:	ea02 0103 	and.w	r1, r2, r3
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	6a1a      	ldr	r2, [r3, #32]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f003 0310 	and.w	r3, r3, #16
 8005dc2:	409a      	lsls	r2, r3
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	430a      	orrs	r2, r1
 8005dca:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	691b      	ldr	r3, [r3, #16]
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	d11d      	bne.n	8005e10 <HAL_DAC_ConfigChannel+0x174>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dda:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f003 0310 	and.w	r3, r3, #16
 8005de2:	221f      	movs	r2, #31
 8005de4:	fa02 f303 	lsl.w	r3, r2, r3
 8005de8:	43db      	mvns	r3, r3
 8005dea:	697a      	ldr	r2, [r7, #20]
 8005dec:	4013      	ands	r3, r2
 8005dee:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	695b      	ldr	r3, [r3, #20]
 8005df4:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f003 0310 	and.w	r3, r3, #16
 8005dfc:	693a      	ldr	r2, [r7, #16]
 8005dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005e02:	697a      	ldr	r2, [r7, #20]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	697a      	ldr	r2, [r7, #20]
 8005e0e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e16:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f003 0310 	and.w	r3, r3, #16
 8005e1e:	2207      	movs	r2, #7
 8005e20:	fa02 f303 	lsl.w	r3, r2, r3
 8005e24:	43db      	mvns	r3, r3
 8005e26:	697a      	ldr	r2, [r7, #20]
 8005e28:	4013      	ands	r3, r2
 8005e2a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d102      	bne.n	8005e3a <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = 0x00000000UL;
 8005e34:	2300      	movs	r3, #0
 8005e36:	61fb      	str	r3, [r7, #28]
 8005e38:	e00f      	b.n	8005e5a <HAL_DAC_ConfigChannel+0x1be>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d102      	bne.n	8005e48 <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005e42:	2301      	movs	r3, #1
 8005e44:	61fb      	str	r3, [r7, #28]
 8005e46:	e008      	b.n	8005e5a <HAL_DAC_ConfigChannel+0x1be>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d102      	bne.n	8005e56 <HAL_DAC_ConfigChannel+0x1ba>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005e50:	2301      	movs	r3, #1
 8005e52:	61fb      	str	r3, [r7, #28]
 8005e54:	e001      	b.n	8005e5a <HAL_DAC_ConfigChannel+0x1be>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005e56:	2300      	movs	r3, #0
 8005e58:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	4313      	orrs	r3, r2
 8005e64:	69fa      	ldr	r2, [r7, #28]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f003 0310 	and.w	r3, r3, #16
 8005e70:	693a      	ldr	r2, [r7, #16]
 8005e72:	fa02 f303 	lsl.w	r3, r2, r3
 8005e76:	697a      	ldr	r2, [r7, #20]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	697a      	ldr	r2, [r7, #20]
 8005e82:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	6819      	ldr	r1, [r3, #0]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f003 0310 	and.w	r3, r3, #16
 8005e90:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005e94:	fa02 f303 	lsl.w	r3, r2, r3
 8005e98:	43da      	mvns	r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	400a      	ands	r2, r1
 8005ea0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f003 0310 	and.w	r3, r3, #16
 8005eb0:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb8:	43db      	mvns	r3, r3
 8005eba:	697a      	ldr	r2, [r7, #20]
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f003 0310 	and.w	r3, r3, #16
 8005ecc:	693a      	ldr	r2, [r7, #16]
 8005ece:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	6819      	ldr	r1, [r3, #0]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f003 0310 	and.w	r3, r3, #16
 8005eec:	22c0      	movs	r2, #192	; 0xc0
 8005eee:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef2:	43da      	mvns	r2, r3
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	400a      	ands	r2, r1
 8005efa:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2201      	movs	r2, #1
 8005f00:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3720      	adds	r7, #32
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}
 8005f12:	bf00      	nop
 8005f14:	20008000 	.word	0x20008000

08005f18 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d101      	bne.n	8005f2a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e0cf      	b.n	80060ca <HAL_ETH_Init+0x1b2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d106      	bne.n	8005f42 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2223      	movs	r2, #35	; 0x23
 8005f38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f009 f8cf 	bl	800f0e0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f42:	4b64      	ldr	r3, [pc, #400]	; (80060d4 <HAL_ETH_Init+0x1bc>)
 8005f44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005f48:	4a62      	ldr	r2, [pc, #392]	; (80060d4 <HAL_ETH_Init+0x1bc>)
 8005f4a:	f043 0302 	orr.w	r3, r3, #2
 8005f4e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005f52:	4b60      	ldr	r3, [pc, #384]	; (80060d4 <HAL_ETH_Init+0x1bc>)
 8005f54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8005f58:	f003 0302 	and.w	r3, r3, #2
 8005f5c:	60bb      	str	r3, [r7, #8]
 8005f5e:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	7a1b      	ldrb	r3, [r3, #8]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d103      	bne.n	8005f70 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8005f68:	2000      	movs	r0, #0
 8005f6a:	f7fd fee1 	bl	8003d30 <HAL_SYSCFG_ETHInterfaceSelect>
 8005f6e:	e003      	b.n	8005f78 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8005f70:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8005f74:	f7fd fedc 	bl	8003d30 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8005f78:	4b57      	ldr	r3, [pc, #348]	; (80060d8 <HAL_ETH_Init+0x1c0>)
 8005f7a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	6812      	ldr	r2, [r2, #0]
 8005f8a:	f043 0301 	orr.w	r3, r3, #1
 8005f8e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005f92:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f94:	f7fd fe90 	bl	8003cb8 <HAL_GetTick>
 8005f98:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8005f9a:	e011      	b.n	8005fc0 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8005f9c:	f7fd fe8c 	bl	8003cb8 <HAL_GetTick>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	1ad3      	subs	r3, r2, r3
 8005fa6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005faa:	d909      	bls.n	8005fc0 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2204      	movs	r2, #4
 8005fb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	22e0      	movs	r2, #224	; 0xe0
 8005fb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e084      	b.n	80060ca <HAL_ETH_Init+0x1b2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1e4      	bne.n	8005f9c <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fcd4 	bl	8006980 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8005fd8:	f004 fba4 	bl	800a724 <HAL_RCC_GetHCLKFreq>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	4a3f      	ldr	r2, [pc, #252]	; (80060dc <HAL_ETH_Init+0x1c4>)
 8005fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe4:	0c9a      	lsrs	r2, r3, #18
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	3a01      	subs	r2, #1
 8005fec:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 febf 	bl	8006d74 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005ffe:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8006002:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	6812      	ldr	r2, [r2, #0]
 800600a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800600e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006012:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	695b      	ldr	r3, [r3, #20]
 800601a:	f003 0303 	and.w	r3, r3, #3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d009      	beq.n	8006036 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2201      	movs	r2, #1
 8006026:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	22e0      	movs	r2, #224	; 0xe0
 800602e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e049      	b.n	80060ca <HAL_ETH_Init+0x1b2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800603e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8006042:	4b27      	ldr	r3, [pc, #156]	; (80060e0 <HAL_ETH_Init+0x1c8>)
 8006044:	4013      	ands	r3, r2
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	6952      	ldr	r2, [r2, #20]
 800604a:	0051      	lsls	r1, r2, #1
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	6812      	ldr	r2, [r2, #0]
 8006050:	430b      	orrs	r3, r1
 8006052:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006056:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800605a:	6878      	ldr	r0, [r7, #4]
 800605c:	f000 ff27 	bl	8006eae <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 ff6d 	bl	8006f40 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	3305      	adds	r3, #5
 800606c:	781b      	ldrb	r3, [r3, #0]
 800606e:	021a      	lsls	r2, r3, #8
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	3304      	adds	r3, #4
 8006076:	781b      	ldrb	r3, [r3, #0]
 8006078:	4619      	mov	r1, r3
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	430a      	orrs	r2, r1
 8006080:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	3303      	adds	r3, #3
 800608a:	781b      	ldrb	r3, [r3, #0]
 800608c:	061a      	lsls	r2, r3, #24
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	3302      	adds	r3, #2
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	041b      	lsls	r3, r3, #16
 8006098:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	3301      	adds	r3, #1
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80060a4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80060b2:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80060b4:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2210      	movs	r2, #16
 80060c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	58024400 	.word	0x58024400
 80060d8:	58000400 	.word	0x58000400
 80060dc:	431bde83 	.word	0x431bde83
 80060e0:	ffff8001 	.word	0xffff8001

080060e4 <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060f2:	2b10      	cmp	r3, #16
 80060f4:	d153      	bne.n	800619e <HAL_ETH_Start+0xba>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2223      	movs	r2, #35	; 0x23
 80060fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Set nombre of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2204      	movs	r2, #4
 8006102:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	f000 f936 	bl	8006376 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f042 0202 	orr.w	r2, r2, #2
 8006118:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f042 0201 	orr.w	r2, r2, #1
 8006128:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f042 0201 	orr.w	r2, r2, #1
 800613a:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006146:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	6812      	ldr	r2, [r2, #0]
 800614e:	f043 0301 	orr.w	r3, r3, #1
 8006152:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006156:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006162:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	6812      	ldr	r2, [r2, #0]
 800616a:	f043 0301 	orr.w	r3, r3, #1
 800616e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006172:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800617e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	6812      	ldr	r2, [r2, #0]
 8006186:	f443 7381 	orr.w	r3, r3, #258	; 0x102
 800618a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800618e:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160

    heth->gState = HAL_ETH_STATE_STARTED;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2223      	movs	r2, #35	; 0x23
 8006196:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800619a:	2300      	movs	r3, #0
 800619c:	e000      	b.n	80061a0 <HAL_ETH_Start+0xbc>
  }
  else
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
  }
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3708      	adds	r7, #8
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_STARTED)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061b6:	2b23      	cmp	r3, #35	; 0x23
 80061b8:	d13f      	bne.n	800623a <HAL_ETH_Stop+0x92>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2223      	movs	r2, #35	; 0x23
 80061be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061ca:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	6812      	ldr	r2, [r2, #0]
 80061d2:	f023 0301 	bic.w	r3, r3, #1
 80061d6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80061da:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80061e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	6812      	ldr	r2, [r2, #0]
 80061ee:	f023 0301 	bic.w	r3, r3, #1
 80061f2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80061f6:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f022 0201 	bic.w	r2, r2, #1
 8006208:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	; 0xd00
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f042 0201 	orr.w	r2, r2, #1
 800621a:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f022 0202 	bic.w	r2, r2, #2
 800622c:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2210      	movs	r2, #16
 8006232:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Return function status */
    return HAL_OK;
 8006236:	2300      	movs	r3, #0
 8006238:	e000      	b.n	800623c <HAL_ETH_Stop+0x94>
  }
  else
  {
    return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
  }
}
 800623c:	4618      	mov	r0, r3
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t Timeout)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d109      	bne.n	800626e <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006260:	f043 0201 	orr.w	r2, r3, #1
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e07f      	b.n	800636e <HAL_ETH_Transmit+0x126>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006274:	2b23      	cmp	r3, #35	; 0x23
 8006276:	d179      	bne.n	800636c <HAL_ETH_Transmit+0x124>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8006278:	2200      	movs	r2, #0
 800627a:	68b9      	ldr	r1, [r7, #8]
 800627c:	68f8      	ldr	r0, [r7, #12]
 800627e:	f000 febd 	bl	8006ffc <ETH_Prepare_Tx_Descriptors>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d009      	beq.n	800629c <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800628e:	f043 0202 	orr.w	r2, r3, #2
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e068      	b.n	800636e <HAL_ETH_Transmit+0x126>
  __ASM volatile ("dsb 0xF":::"memory");
 800629c:	f3bf 8f4f 	dsb	sy
}
 80062a0:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	3206      	adds	r2, #6
 80062aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062ae:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062b4:	1c5a      	adds	r2, r3, #1
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	629a      	str	r2, [r3, #40]	; 0x28
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062be:	2b03      	cmp	r3, #3
 80062c0:	d904      	bls.n	80062cc <HAL_ETH_Transmit+0x84>
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062c6:	1f1a      	subs	r2, r3, #4
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	3106      	adds	r1, #6
 80062d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80062dc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80062e0:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120

    tickstart = HAL_GetTick();
 80062e4:	f7fd fce8 	bl	8003cb8 <HAL_GetTick>
 80062e8:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 80062ea:	e039      	b.n	8006360 <HAL_ETH_Transmit+0x118>
    {
      if ((heth->Instance->DMACSR & ETH_DMACSR_FBE) != (uint32_t)RESET)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062f4:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80062f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d012      	beq.n	8006326 <HAL_ETH_Transmit+0xde>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006306:	f043 0208 	orr.w	r2, r3, #8
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        heth->DMAErrorCode = heth->Instance->DMACSR;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006318:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        /* Return function status */
        return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e023      	b.n	800636e <HAL_ETH_Transmit+0x126>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800632c:	d018      	beq.n	8006360 <HAL_ETH_Transmit+0x118>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800632e:	f7fd fcc3 	bl	8003cb8 <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	429a      	cmp	r2, r3
 800633c:	d302      	bcc.n	8006344 <HAL_ETH_Transmit+0xfc>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d10d      	bne.n	8006360 <HAL_ETH_Transmit+0x118>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800634a:	f043 0204 	orr.w	r2, r3, #4
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC3 = (ETH_DMATXNDESCWBF_FD | ETH_DMATXNDESCWBF_LD);
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 800635a:	60da      	str	r2, [r3, #12]
          return HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	e006      	b.n	800636e <HAL_ETH_Transmit+0x126>
    while ((dmatxdesc->DESC3 & ETH_DMATXNDESCWBF_OWN) != (uint32_t)RESET)
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	2b00      	cmp	r3, #0
 8006366:	dbc1      	blt.n	80062ec <HAL_ETH_Transmit+0xa4>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8006368:	2300      	movs	r3, #0
 800636a:	e000      	b.n	800636e <HAL_ETH_Transmit+0x126>
  }
  else
  {
    return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
  }
}
 800636e:	4618      	mov	r0, r3
 8006370:	3718      	adds	r7, #24
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}

08006376 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8006376:	b580      	push	{r7, lr}
 8006378:	b088      	sub	sp, #32
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 800637e:	2300      	movs	r3, #0
 8006380:	60fb      	str	r3, [r7, #12]
  uint8_t allocStatus = 1U;
 8006382:	2301      	movs	r3, #1
 8006384:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800638a:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	69fa      	ldr	r2, [r7, #28]
 8006390:	3212      	adds	r2, #18
 8006392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006396:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800639c:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 800639e:	e03b      	b.n	8006418 <ETH_UpdateDescriptor+0xa2>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	691b      	ldr	r3, [r3, #16]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d112      	bne.n	80063ce <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 80063a8:	f107 030c 	add.w	r3, r7, #12
 80063ac:	4618      	mov	r0, r3
 80063ae:	f009 f83f 	bl	800f430 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d102      	bne.n	80063be <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 80063b8:	2300      	movs	r3, #0
 80063ba:	74fb      	strb	r3, [r7, #19]
 80063bc:	e007      	b.n	80063ce <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	461a      	mov	r2, r3
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	461a      	mov	r2, r3
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 80063ce:	7cfb      	ldrb	r3, [r7, #19]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d021      	beq.n	8006418 <ETH_UpdateDescriptor+0xa2>
  __ASM volatile ("dmb 0xF":::"memory");
 80063d4:	f3bf 8f5f 	dmb	sy
}
 80063d8:	bf00      	nop
    {
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();

      if (heth->RxDescList.ItMode != 0U)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d004      	beq.n	80063ec <ETH_UpdateDescriptor+0x76>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	f04f 4241 	mov.w	r2, #3238002688	; 0xc1000000
 80063e8:	60da      	str	r2, [r3, #12]
 80063ea:	e003      	b.n	80063f4 <ETH_UpdateDescriptor+0x7e>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f04f 4201 	mov.w	r2, #2164260864	; 0x81000000
 80063f2:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	3301      	adds	r3, #1
 80063f8:	61fb      	str	r3, [r7, #28]
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	2b03      	cmp	r3, #3
 80063fe:	d902      	bls.n	8006406 <ETH_UpdateDescriptor+0x90>
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	3b04      	subs	r3, #4
 8006404:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	69fa      	ldr	r2, [r7, #28]
 800640a:	3212      	adds	r2, #18
 800640c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006410:	617b      	str	r3, [r7, #20]
      desccount--;
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	3b01      	subs	r3, #1
 8006416:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d002      	beq.n	8006424 <ETH_UpdateDescriptor+0xae>
 800641e:	7cfb      	ldrb	r3, [r7, #19]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d1bd      	bne.n	80063a0 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006428:	69ba      	ldr	r2, [r7, #24]
 800642a:	429a      	cmp	r2, r3
 800642c:	d00d      	beq.n	800644a <ETH_UpdateDescriptor+0xd4>
  {
    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, 0);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006436:	461a      	mov	r2, r3
 8006438:	2300      	movs	r3, #0
 800643a:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	69fa      	ldr	r2, [r7, #28]
 8006442:	669a      	str	r2, [r3, #104]	; 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	69ba      	ldr	r2, [r7, #24]
 8006448:	66da      	str	r2, [r3, #108]	; 0x6c
  }
}
 800644a:	bf00      	nop
 800644c:	3720      	adds	r7, #32
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b086      	sub	sp, #24
 8006456:	af00      	add	r7, sp, #0
 8006458:	60f8      	str	r0, [r7, #12]
 800645a:	60b9      	str	r1, [r7, #8]
 800645c:	607a      	str	r2, [r7, #4]
 800645e:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006468:	f003 0301 	and.w	r3, r3, #1
 800646c:	2b00      	cmp	r3, #0
 800646e:	d001      	beq.n	8006474 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e03e      	b.n	80064f2 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800647c:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 8006484:	68bb      	ldr	r3, [r7, #8]
 8006486:	055b      	lsls	r3, r3, #21
 8006488:	4313      	orrs	r3, r2
 800648a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	041b      	lsls	r3, r3, #16
 8006496:	4313      	orrs	r3, r2
 8006498:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f043 030c 	orr.w	r3, r3, #12
 80064a0:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	f043 0301 	orr.w	r3, r3, #1
 80064a8:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  tickstart = HAL_GetTick();
 80064b4:	f7fd fc00 	bl	8003cb8 <HAL_GetTick>
 80064b8:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80064ba:	e009      	b.n	80064d0 <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 80064bc:	f7fd fbfc 	bl	8003cb8 <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064ca:	d901      	bls.n	80064d0 <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e010      	b.n	80064f2 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80064d8:	f003 0301 	and.w	r3, r3, #1
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d1ed      	bne.n	80064bc <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	461a      	mov	r2, r3
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3718      	adds	r7, #24
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
	...

080064fc <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b086      	sub	sp, #24
 8006500:	af00      	add	r7, sp, #0
 8006502:	60f8      	str	r0, [r7, #12]
 8006504:	60b9      	str	r1, [r7, #8]
 8006506:	607a      	str	r2, [r7, #4]
 8006508:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006512:	f003 0301 	and.w	r3, r3, #1
 8006516:	2b00      	cmp	r3, #0
 8006518:	d001      	beq.n	800651e <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	e03c      	b.n	8006598 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006526:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	f023 7278 	bic.w	r2, r3, #65011712	; 0x3e00000
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	055b      	lsls	r3, r3, #21
 8006532:	4313      	orrs	r3, r2
 8006534:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	041b      	lsls	r3, r3, #16
 8006540:	4313      	orrs	r3, r2
 8006542:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	f023 030c 	bic.w	r3, r3, #12
 800654a:	f043 0304 	orr.w	r3, r3, #4
 800654e:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	f043 0301 	orr.w	r3, r3, #1
 8006556:	617b      	str	r3, [r7, #20]


  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	b29a      	uxth	r2, r3
 800655c:	4b10      	ldr	r3, [pc, #64]	; (80065a0 <HAL_ETH_WritePHYRegister+0xa4>)
 800655e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8006562:	4a0f      	ldr	r2, [pc, #60]	; (80065a0 <HAL_ETH_WritePHYRegister+0xa4>)
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

  tickstart = HAL_GetTick();
 800656a:	f7fd fba5 	bl	8003cb8 <HAL_GetTick>
 800656e:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006570:	e009      	b.n	8006586 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8006572:	f7fd fba1 	bl	8003cb8 <HAL_GetTick>
 8006576:	4602      	mov	r2, r0
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	1ad3      	subs	r3, r2, r3
 800657c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006580:	d901      	bls.n	8006586 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e008      	b.n	8006598 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800658e:	f003 0301 	and.w	r3, r3, #1
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1ed      	bne.n	8006572 <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3718      	adds	r7, #24
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	40028000 	.word	0x40028000

080065a4 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d101      	bne.n	80065b8 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e1c3      	b.n	8006940 <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 020c 	and.w	r2, r3, #12
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	62da      	str	r2, [r3, #44]	; 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0310 	and.w	r3, r3, #16
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	bf14      	ite	ne
 80065d4:	2301      	movne	r3, #1
 80065d6:	2300      	moveq	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	461a      	mov	r2, r3
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f003 0260 	and.w	r2, r3, #96	; 0x60
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	bf0c      	ite	eq
 80065fe:	2301      	moveq	r3, #1
 8006600:	2300      	movne	r3, #0
 8006602:	b2db      	uxtb	r3, r3
 8006604:	461a      	mov	r2, r3
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f403 7300 	and.w	r3, r3, #512	; 0x200
                                        ? ENABLE : DISABLE;
 8006616:	2b00      	cmp	r3, #0
 8006618:	bf14      	ite	ne
 800661a:	2301      	movne	r3, #1
 800661c:	2300      	moveq	r3, #0
 800661e:	b2db      	uxtb	r3, r3
 8006620:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006630:	2b00      	cmp	r3, #0
 8006632:	bf0c      	ite	eq
 8006634:	2301      	moveq	r3, #1
 8006636:	2300      	movne	r3, #0
 8006638:	b2db      	uxtb	r3, r3
 800663a:	461a      	mov	r2, r3
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8006646:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800664a:	2b00      	cmp	r3, #0
 800664c:	bf14      	ite	ne
 800664e:	2301      	movne	r3, #1
 8006650:	2300      	moveq	r3, #0
 8006652:	b2db      	uxtb	r3, r3
 8006654:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006664:	2b00      	cmp	r3, #0
 8006666:	bf14      	ite	ne
 8006668:	2301      	movne	r3, #1
 800666a:	2300      	moveq	r3, #0
 800666c:	b2db      	uxtb	r3, r3
 800666e:	461a      	mov	r2, r3
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800669a:	2b00      	cmp	r3, #0
 800669c:	bf14      	ite	ne
 800669e:	2301      	movne	r3, #1
 80066a0:	2300      	moveq	r3, #0
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	461a      	mov	r2, r3
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	bf0c      	ite	eq
 80066b8:	2301      	moveq	r3, #1
 80066ba:	2300      	movne	r3, #0
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	461a      	mov	r2, r3
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	bf0c      	ite	eq
 80066d2:	2301      	moveq	r3, #1
 80066d4:	2300      	movne	r3, #0
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	461a      	mov	r2, r3
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	bf14      	ite	ne
 80066ec:	2301      	movne	r3, #1
 80066ee:	2300      	moveq	r3, #0
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	461a      	mov	r2, r3
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006702:	2b00      	cmp	r3, #0
 8006704:	bf14      	ite	ne
 8006706:	2301      	movne	r3, #1
 8006708:	2300      	moveq	r3, #0
 800670a:	b2db      	uxtb	r3, r3
 800670c:	461a      	mov	r2, r3
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800671c:	2b00      	cmp	r3, #0
 800671e:	bf14      	ite	ne
 8006720:	2301      	movne	r3, #1
 8006722:	2300      	moveq	r3, #0
 8006724:	b2db      	uxtb	r3, r3
 8006726:	461a      	mov	r2, r3
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 8006732:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006736:	2b00      	cmp	r3, #0
 8006738:	bf14      	ite	ne
 800673a:	2301      	movne	r3, #1
 800673c:	2300      	moveq	r3, #0
 800673e:	b2db      	uxtb	r3, r3
 8006740:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800675e:	2b00      	cmp	r3, #0
 8006760:	bf14      	ite	ne
 8006762:	2301      	movne	r3, #1
 8006764:	2300      	moveq	r3, #0
 8006766:	b2db      	uxtb	r3, r3
 8006768:	461a      	mov	r2, r3
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	635a      	str	r2, [r3, #52]	; 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006794:	2b00      	cmp	r3, #0
 8006796:	bf0c      	ite	eq
 8006798:	2301      	moveq	r3, #1
 800679a:	2300      	movne	r3, #0
 800679c:	b2db      	uxtb	r3, r3
 800679e:	461a      	mov	r2, r3
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	bf14      	ite	ne
 80067b4:	2301      	movne	r3, #1
 80067b6:	2300      	moveq	r3, #0
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	461a      	mov	r2, r3
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 80067c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	bf14      	ite	ne
 80067d0:	2301      	movne	r3, #1
 80067d2:	2300      	moveq	r3, #0
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
                                    ? ENABLE : DISABLE;
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	bf14      	ite	ne
 80067ec:	2301      	movne	r3, #1
 80067ee:	2300      	moveq	r3, #0
 80067f0:	b2db      	uxtb	r3, r3
 80067f2:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	0e5b      	lsrs	r3, r3, #25
 8006802:	f003 021f 	and.w	r2, r3, #31
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	63da      	str	r2, [r3, #60]	; 0x3c


  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006814:	2b00      	cmp	r3, #0
 8006816:	bf14      	ite	ne
 8006818:	2301      	movne	r3, #1
 800681a:	2300      	moveq	r3, #0
 800681c:	b2db      	uxtb	r3, r3
 800681e:	461a      	mov	r2, r3
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	f003 020f 	and.w	r2, r3, #15
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	645a      	str	r2, [r3, #68]	; 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800683a:	f003 0302 	and.w	r3, r3, #2
 800683e:	2b00      	cmp	r3, #0
 8006840:	bf14      	ite	ne
 8006842:	2301      	movne	r3, #1
 8006844:	2300      	moveq	r3, #0
 8006846:	b2db      	uxtb	r3, r3
 8006848:	461a      	mov	r2, r3
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800685a:	2b00      	cmp	r3, #0
 800685c:	bf0c      	ite	eq
 800685e:	2301      	moveq	r3, #1
 8006860:	2300      	movne	r3, #0
 8006862:	b2db      	uxtb	r3, r3
 8006864:	461a      	mov	r2, r3
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006872:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006880:	0c1b      	lsrs	r3, r3, #16
 8006882:	b29a      	uxth	r2, r3
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	649a      	str	r2, [r3, #72]	; 0x48


  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006890:	f003 0301 	and.w	r3, r3, #1
 8006894:	2b00      	cmp	r3, #0
 8006896:	bf14      	ite	ne
 8006898:	2301      	movne	r3, #1
 800689a:	2300      	moveq	r3, #0
 800689c:	b2db      	uxtb	r3, r3
 800689e:	461a      	mov	r2, r3
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068ae:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	bf14      	ite	ne
 80068b6:	2301      	movne	r3, #1
 80068b8:	2300      	moveq	r3, #0
 80068ba:	b2db      	uxtb	r3, r3
 80068bc:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80068cc:	f003 0272 	and.w	r2, r3, #114	; 0x72
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	659a      	str	r2, [r3, #88]	; 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 80068dc:	f003 0223 	and.w	r2, r3, #35	; 0x23
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	65da      	str	r2, [r3, #92]	; 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 80068ec:	f003 0308 	and.w	r3, r3, #8
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	bf14      	ite	ne
 80068f4:	2301      	movne	r3, #1
 80068f6:	2300      	moveq	r3, #0
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 800690a:	f003 0310 	and.w	r3, r3, #16
 800690e:	2b00      	cmp	r3, #0
 8006910:	bf14      	ite	ne
 8006912:	2301      	movne	r3, #1
 8006914:	2300      	moveq	r3, #0
 8006916:	b2db      	uxtb	r3, r3
 8006918:	461a      	mov	r2, r3
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8006928:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800692c:	2b00      	cmp	r3, #0
 800692e:	bf0c      	ite	eq
 8006930:	2301      	moveq	r3, #1
 8006932:	2300      	movne	r3, #0
 8006934:	b2db      	uxtb	r3, r3
 8006936:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 800693e:	2300      	movs	r3, #0
}
 8006940:	4618      	mov	r0, r3
 8006942:	370c      	adds	r7, #12
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d101      	bne.n	8006960 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	e00b      	b.n	8006978 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006966:	2b10      	cmp	r3, #16
 8006968:	d105      	bne.n	8006976 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 800696a:	6839      	ldr	r1, [r7, #0]
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 f85f 	bl	8006a30 <ETH_SetMACConfig>

    return HAL_OK;
 8006972:	2300      	movs	r3, #0
 8006974:	e000      	b.n	8006978 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
  }
}
 8006978:	4618      	mov	r0, r3
 800697a:	3708      	adds	r7, #8
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006990:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006998:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800699a:	f003 fec3 	bl	800a724 <HAL_RCC_GetHCLKFreq>
 800699e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	4a1e      	ldr	r2, [pc, #120]	; (8006a1c <HAL_ETH_SetMDIOClockRange+0x9c>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d908      	bls.n	80069ba <HAL_ETH_SetMDIOClockRange+0x3a>
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	4a1d      	ldr	r2, [pc, #116]	; (8006a20 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d804      	bhi.n	80069ba <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80069b6:	60fb      	str	r3, [r7, #12]
 80069b8:	e027      	b.n	8006a0a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	4a18      	ldr	r2, [pc, #96]	; (8006a20 <HAL_ETH_SetMDIOClockRange+0xa0>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d908      	bls.n	80069d4 <HAL_ETH_SetMDIOClockRange+0x54>
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	4a17      	ldr	r2, [pc, #92]	; (8006a24 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d204      	bcs.n	80069d4 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80069d0:	60fb      	str	r3, [r7, #12]
 80069d2:	e01a      	b.n	8006a0a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	4a13      	ldr	r2, [pc, #76]	; (8006a24 <HAL_ETH_SetMDIOClockRange+0xa4>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d303      	bcc.n	80069e4 <HAL_ETH_SetMDIOClockRange+0x64>
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	4a12      	ldr	r2, [pc, #72]	; (8006a28 <HAL_ETH_SetMDIOClockRange+0xa8>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d911      	bls.n	8006a08 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	4a10      	ldr	r2, [pc, #64]	; (8006a28 <HAL_ETH_SetMDIOClockRange+0xa8>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d908      	bls.n	80069fe <HAL_ETH_SetMDIOClockRange+0x7e>
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	4a0f      	ldr	r2, [pc, #60]	; (8006a2c <HAL_ETH_SetMDIOClockRange+0xac>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d804      	bhi.n	80069fe <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069fa:	60fb      	str	r3, [r7, #12]
 80069fc:	e005      	b.n	8006a0a <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a04:	60fb      	str	r3, [r7, #12]
 8006a06:	e000      	b.n	8006a0a <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8006a08:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	68fa      	ldr	r2, [r7, #12]
 8006a10:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8006a14:	bf00      	nop
 8006a16:	3710      	adds	r7, #16
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}
 8006a1c:	01312cff 	.word	0x01312cff
 8006a20:	02160ebf 	.word	0x02160ebf
 8006a24:	03938700 	.word	0x03938700
 8006a28:	05f5e0ff 	.word	0x05f5e0ff
 8006a2c:	08f0d17f 	.word	0x08f0d17f

08006a30 <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b085      	sub	sp, #20
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
 8006a38:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8006a42:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	791b      	ldrb	r3, [r3, #4]
 8006a48:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8006a4a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	7b1b      	ldrb	r3, [r3, #12]
 8006a50:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8006a52:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	7b5b      	ldrb	r3, [r3, #13]
 8006a58:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8006a5a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	7b9b      	ldrb	r3, [r3, #14]
 8006a60:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8006a62:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	7bdb      	ldrb	r3, [r3, #15]
 8006a68:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8006a6a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8006a6c:	683a      	ldr	r2, [r7, #0]
 8006a6e:	7c12      	ldrb	r2, [r2, #16]
 8006a70:	2a00      	cmp	r2, #0
 8006a72:	d102      	bne.n	8006a7a <ETH_SetMACConfig+0x4a>
 8006a74:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006a78:	e000      	b.n	8006a7c <ETH_SetMACConfig+0x4c>
 8006a7a:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8006a7c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8006a7e:	683a      	ldr	r2, [r7, #0]
 8006a80:	7c52      	ldrb	r2, [r2, #17]
 8006a82:	2a00      	cmp	r2, #0
 8006a84:	d102      	bne.n	8006a8c <ETH_SetMACConfig+0x5c>
 8006a86:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006a8a:	e000      	b.n	8006a8e <ETH_SetMACConfig+0x5e>
 8006a8c:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8006a8e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	7c9b      	ldrb	r3, [r3, #18]
 8006a94:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8006a96:	431a      	orrs	r2, r3
               macconf->Speed |
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8006a9c:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8006aa2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	7f1b      	ldrb	r3, [r3, #28]
 8006aa8:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8006aaa:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	7f5b      	ldrb	r3, [r3, #29]
 8006ab0:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8006ab2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8006ab4:	683a      	ldr	r2, [r7, #0]
 8006ab6:	7f92      	ldrb	r2, [r2, #30]
 8006ab8:	2a00      	cmp	r2, #0
 8006aba:	d102      	bne.n	8006ac2 <ETH_SetMACConfig+0x92>
 8006abc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006ac0:	e000      	b.n	8006ac4 <ETH_SetMACConfig+0x94>
 8006ac2:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8006ac4:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	7fdb      	ldrb	r3, [r3, #31]
 8006aca:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8006acc:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8006ace:	683a      	ldr	r2, [r7, #0]
 8006ad0:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006ad4:	2a00      	cmp	r2, #0
 8006ad6:	d102      	bne.n	8006ade <ETH_SetMACConfig+0xae>
 8006ad8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006adc:	e000      	b.n	8006ae0 <ETH_SetMACConfig+0xb0>
 8006ade:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8006ae0:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8006ae6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006aee:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8006af0:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 8006af6:	4313      	orrs	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	4b56      	ldr	r3, [pc, #344]	; (8006c5c <ETH_SetMACConfig+0x22c>)
 8006b02:	4013      	ands	r3, r2
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	6812      	ldr	r2, [r2, #0]
 8006b08:	68f9      	ldr	r1, [r7, #12]
 8006b0a:	430b      	orrs	r3, r1
 8006b0c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b12:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006b1a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8006b1c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006b24:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006b26:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006b2e:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8006b30:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8006b32:	683a      	ldr	r2, [r7, #0]
 8006b34:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8006b38:	2a00      	cmp	r2, #0
 8006b3a:	d102      	bne.n	8006b42 <ETH_SetMACConfig+0x112>
 8006b3c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006b40:	e000      	b.n	8006b44 <ETH_SetMACConfig+0x114>
 8006b42:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8006b44:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	4b42      	ldr	r3, [pc, #264]	; (8006c60 <ETH_SetMACConfig+0x230>)
 8006b56:	4013      	ands	r3, r2
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	6812      	ldr	r2, [r2, #0]
 8006b5c:	68f9      	ldr	r1, [r7, #12]
 8006b5e:	430b      	orrs	r3, r1
 8006b60:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b68:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	68da      	ldr	r2, [r3, #12]
 8006b78:	4b3a      	ldr	r3, [pc, #232]	; (8006c64 <ETH_SetMACConfig+0x234>)
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	6812      	ldr	r2, [r2, #0]
 8006b80:	68f9      	ldr	r1, [r7, #12]
 8006b82:	430b      	orrs	r3, r1
 8006b84:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006b8c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006b92:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8006b9a:	2a00      	cmp	r2, #0
 8006b9c:	d101      	bne.n	8006ba2 <ETH_SetMACConfig+0x172>
 8006b9e:	2280      	movs	r2, #128	; 0x80
 8006ba0:	e000      	b.n	8006ba4 <ETH_SetMACConfig+0x174>
 8006ba2:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8006ba4:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006baa:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006bac:	4313      	orrs	r3, r2
 8006bae:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006bb6:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8006bba:	4013      	ands	r3, r2
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	6812      	ldr	r2, [r2, #0]
 8006bc0:	68f9      	ldr	r1, [r7, #12]
 8006bc2:	430b      	orrs	r3, r1
 8006bc4:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8006bcc:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8006bd4:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006be2:	f023 0103 	bic.w	r1, r3, #3
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	68fa      	ldr	r2, [r7, #12]
 8006bec:	430a      	orrs	r2, r1
 8006bee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8006bfa:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	430a      	orrs	r2, r1
 8006c08:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8006c10:	683a      	ldr	r2, [r7, #0]
 8006c12:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8006c16:	2a00      	cmp	r2, #0
 8006c18:	d101      	bne.n	8006c1e <ETH_SetMACConfig+0x1ee>
 8006c1a:	2240      	movs	r2, #64	; 0x40
 8006c1c:	e000      	b.n	8006c20 <ETH_SetMACConfig+0x1f0>
 8006c1e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8006c20:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8006c28:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8006c2a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8006c32:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8006c34:	4313      	orrs	r3, r2
 8006c36:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8006c40:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	430a      	orrs	r2, r1
 8006c4c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8006c50:	bf00      	nop
 8006c52:	3714      	adds	r7, #20
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr
 8006c5c:	00048083 	.word	0x00048083
 8006c60:	c0f88000 	.word	0xc0f88000
 8006c64:	fffffef0 	.word	0xfffffef0

08006c68 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
 8006c70:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	4b38      	ldr	r3, [pc, #224]	; (8006d60 <ETH_SetDMAConfig+0xf8>)
 8006c7e:	4013      	ands	r3, r2
 8006c80:	683a      	ldr	r2, [r7, #0]
 8006c82:	6811      	ldr	r1, [r2, #0]
 8006c84:	687a      	ldr	r2, [r7, #4]
 8006c86:	6812      	ldr	r2, [r2, #0]
 8006c88:	430b      	orrs	r3, r1
 8006c8a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006c8e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	791b      	ldrb	r3, [r3, #4]
 8006c94:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8006c9a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	7b1b      	ldrb	r3, [r3, #12]
 8006ca0:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006cae:	685a      	ldr	r2, [r3, #4]
 8006cb0:	4b2c      	ldr	r3, [pc, #176]	; (8006d64 <ETH_SetDMAConfig+0xfc>)
 8006cb2:	4013      	ands	r3, r2
 8006cb4:	687a      	ldr	r2, [r7, #4]
 8006cb6:	6812      	ldr	r2, [r2, #0]
 8006cb8:	68f9      	ldr	r1, [r7, #12]
 8006cba:	430b      	orrs	r3, r1
 8006cbc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006cc0:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	7b5b      	ldrb	r3, [r3, #13]
 8006cc6:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006cd8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8006cdc:	4b22      	ldr	r3, [pc, #136]	; (8006d68 <ETH_SetDMAConfig+0x100>)
 8006cde:	4013      	ands	r3, r2
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	6812      	ldr	r2, [r2, #0]
 8006ce4:	68f9      	ldr	r1, [r7, #12]
 8006ce6:	430b      	orrs	r3, r1
 8006ce8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006cec:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	7d1b      	ldrb	r3, [r3, #20]
 8006cf8:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8006cfa:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	7f5b      	ldrb	r3, [r3, #29]
 8006d00:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8006d02:	4313      	orrs	r3, r2
 8006d04:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d0e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8006d12:	4b16      	ldr	r3, [pc, #88]	; (8006d6c <ETH_SetDMAConfig+0x104>)
 8006d14:	4013      	ands	r3, r2
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	6812      	ldr	r2, [r2, #0]
 8006d1a:	68f9      	ldr	r1, [r7, #12]
 8006d1c:	430b      	orrs	r3, r1
 8006d1e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006d22:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	7f1b      	ldrb	r3, [r3, #28]
 8006d2a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8006d30:	4313      	orrs	r3, r2
 8006d32:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d3c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8006d40:	4b0b      	ldr	r3, [pc, #44]	; (8006d70 <ETH_SetDMAConfig+0x108>)
 8006d42:	4013      	ands	r3, r2
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	6812      	ldr	r2, [r2, #0]
 8006d48:	68f9      	ldr	r1, [r7, #12]
 8006d4a:	430b      	orrs	r3, r1
 8006d4c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8006d50:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8006d54:	bf00      	nop
 8006d56:	3714      	adds	r7, #20
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr
 8006d60:	ffff87fd 	.word	0xffff87fd
 8006d64:	ffff2ffe 	.word	0xffff2ffe
 8006d68:	fffec000 	.word	0xfffec000
 8006d6c:	ffc0efef 	.word	0xffc0efef
 8006d70:	7fc0ffff 	.word	0x7fc0ffff

08006d74 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b0a4      	sub	sp, #144	; 0x90
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8006d7c:	2301      	movs	r3, #1
 8006d7e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8006d82:	2300      	movs	r3, #0
 8006d84:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8006d86:	2300      	movs	r3, #0
 8006d88:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8006d92:	2301      	movs	r3, #1
 8006d94:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8006da4:	2300      	movs	r3, #0
 8006da6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8006daa:	2301      	movs	r3, #1
 8006dac:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8006db0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006db4:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8006db6:	2300      	movs	r3, #0
 8006db8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8006dcc:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8006dd0:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8006de2:	2300      	movs	r3, #0
 8006de4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8006de8:	2300      	movs	r3, #0
 8006dea:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8006dee:	2300      	movs	r3, #0
 8006df0:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8006df2:	2300      	movs	r3, #0
 8006df4:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8006df6:	2300      	movs	r3, #0
 8006df8:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8006e00:	2300      	movs	r3, #0
 8006e02:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8006e06:	2301      	movs	r3, #1
 8006e08:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8006e0c:	2320      	movs	r3, #32
 8006e0e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8006e12:	2301      	movs	r3, #1
 8006e14:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8006e1e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8006e22:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8006e24:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006e28:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8006e30:	2302      	movs	r3, #2
 8006e32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8006e36:	2300      	movs	r3, #0
 8006e38:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8006e42:	2300      	movs	r3, #0
 8006e44:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8006e52:	2301      	movs	r3, #1
 8006e54:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8006e58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f7ff fde6 	bl	8006a30 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8006e64:	2301      	movs	r3, #1
 8006e66:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8006e70:	2300      	movs	r3, #0
 8006e72:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8006e76:	2300      	movs	r3, #0
 8006e78:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8006e7e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006e82:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8006e84:	2300      	movs	r3, #0
 8006e86:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006e88:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006e8c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8006e94:	f44f 7306 	mov.w	r3, #536	; 0x218
 8006e98:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8006e9a:	f107 0308 	add.w	r3, r7, #8
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f7ff fee1 	bl	8006c68 <ETH_SetDMAConfig>
}
 8006ea6:	bf00      	nop
 8006ea8:	3790      	adds	r7, #144	; 0x90
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}

08006eae <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8006eae:	b480      	push	{r7}
 8006eb0:	b085      	sub	sp, #20
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	60fb      	str	r3, [r7, #12]
 8006eba:	e01d      	b.n	8006ef8 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	68d9      	ldr	r1, [r3, #12]
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	005b      	lsls	r3, r3, #1
 8006ec6:	4413      	add	r3, r2
 8006ec8:	00db      	lsls	r3, r3, #3
 8006eca:	440b      	add	r3, r1
 8006ecc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	2200      	movs	r2, #0
 8006ede:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8006ee6:	68b9      	ldr	r1, [r7, #8]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	3206      	adds	r2, #6
 8006eee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	3301      	adds	r3, #1
 8006ef6:	60fb      	str	r3, [r7, #12]
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2b03      	cmp	r3, #3
 8006efc:	d9de      	bls.n	8006ebc <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2200      	movs	r2, #0
 8006f02:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f0c:	461a      	mov	r2, r3
 8006f0e:	2303      	movs	r3, #3
 8006f10:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	68da      	ldr	r2, [r3, #12]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f20:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	68da      	ldr	r2, [r3, #12]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f30:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8006f34:	bf00      	nop
 8006f36:	3714      	adds	r7, #20
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006f48:	2300      	movs	r3, #0
 8006f4a:	60fb      	str	r3, [r7, #12]
 8006f4c:	e023      	b.n	8006f96 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6919      	ldr	r1, [r3, #16]
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	4613      	mov	r3, r2
 8006f56:	005b      	lsls	r3, r3, #1
 8006f58:	4413      	add	r3, r2
 8006f5a:	00db      	lsls	r3, r3, #3
 8006f5c:	440b      	add	r3, r1
 8006f5e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	2200      	movs	r2, #0
 8006f64:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	2200      	movs	r2, #0
 8006f76:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	2200      	movs	r2, #0
 8006f82:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8006f84:	68b9      	ldr	r1, [r7, #8]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	3212      	adds	r2, #18
 8006f8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	3301      	adds	r3, #1
 8006f94:	60fb      	str	r3, [r7, #12]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2b03      	cmp	r3, #3
 8006f9a:	d9d8      	bls.n	8006f4e <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2200      	movs	r2, #0
 8006fac:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	691a      	ldr	r2, [r3, #16]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006fd6:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	691b      	ldr	r3, [r3, #16]
 8006fde:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006fea:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 8006fee:	bf00      	nop
 8006ff0:	3714      	adds	r7, #20
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff8:	4770      	bx	lr
	...

08006ffc <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8006ffc:	b480      	push	{r7}
 8006ffe:	b08d      	sub	sp, #52	; 0x34
 8007000:	af00      	add	r7, sp, #0
 8007002:	60f8      	str	r0, [r7, #12]
 8007004:	60b9      	str	r1, [r7, #8]
 8007006:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	3318      	adds	r3, #24
 800700c:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	691b      	ldr	r3, [r3, #16]
 8007012:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	691b      	ldr	r3, [r3, #16]
 8007018:	613b      	str	r3, [r7, #16]
  uint32_t idx;
  uint32_t descnbr = 0;
 800701a:	2300      	movs	r3, #0
 800701c:	627b      	str	r3, [r7, #36]	; 0x24
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007026:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 800702e:	2300      	movs	r3, #0
 8007030:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8007032:	6a3b      	ldr	r3, [r7, #32]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800703a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800703e:	d007      	beq.n	8007050 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8007040:	697a      	ldr	r2, [r7, #20]
 8007042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007044:	3304      	adds	r3, #4
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d001      	beq.n	8007054 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8007050:	2302      	movs	r3, #2
 8007052:	e259      	b.n	8007508 <ETH_Prepare_Tx_Descriptors+0x50c>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f003 0304 	and.w	r3, r3, #4
 800705c:	2b00      	cmp	r3, #0
 800705e:	d044      	beq.n	80070ea <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8007060:	6a3b      	ldr	r3, [r7, #32]
 8007062:	68da      	ldr	r2, [r3, #12]
 8007064:	4b75      	ldr	r3, [pc, #468]	; (800723c <ETH_Prepare_Tx_Descriptors+0x240>)
 8007066:	4013      	ands	r3, r2
 8007068:	68ba      	ldr	r2, [r7, #8]
 800706a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800706c:	431a      	orrs	r2, r3
 800706e:	6a3b      	ldr	r3, [r7, #32]
 8007070:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8007072:	6a3b      	ldr	r3, [r7, #32]
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800707a:	6a3b      	ldr	r3, [r7, #32]
 800707c:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800708c:	661a      	str	r2, [r3, #96]	; 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 0308 	and.w	r3, r3, #8
 8007096:	2b00      	cmp	r3, #0
 8007098:	d027      	beq.n	80070ea <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800709a:	6a3b      	ldr	r3, [r7, #32]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	b29a      	uxth	r2, r3
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a4:	041b      	lsls	r3, r3, #16
 80070a6:	431a      	orrs	r2, r3
 80070a8:	6a3b      	ldr	r3, [r7, #32]
 80070aa:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 80070ac:	6a3b      	ldr	r3, [r7, #32]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80070b4:	6a3b      	ldr	r3, [r7, #32]
 80070b6:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 80070b8:	6a3b      	ldr	r3, [r7, #32]
 80070ba:	68db      	ldr	r3, [r3, #12]
 80070bc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c4:	431a      	orrs	r2, r3
 80070c6:	6a3b      	ldr	r3, [r7, #32]
 80070c8:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80070d8:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80070e8:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0310 	and.w	r3, r3, #16
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d00e      	beq.n	8007114 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80070f6:	6a3b      	ldr	r3, [r7, #32]
 80070f8:	689a      	ldr	r2, [r3, #8]
 80070fa:	4b51      	ldr	r3, [pc, #324]	; (8007240 <ETH_Prepare_Tx_Descriptors+0x244>)
 80070fc:	4013      	ands	r3, r2
 80070fe:	68ba      	ldr	r2, [r7, #8]
 8007100:	6992      	ldr	r2, [r2, #24]
 8007102:	431a      	orrs	r2, r3
 8007104:	6a3b      	ldr	r3, [r7, #32]
 8007106:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8007108:	6a3b      	ldr	r3, [r7, #32]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8007110:	6a3b      	ldr	r3, [r7, #32]
 8007112:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 0304 	and.w	r3, r3, #4
 800711c:	2b00      	cmp	r3, #0
 800711e:	d105      	bne.n	800712c <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 0310 	and.w	r3, r3, #16
 8007128:	2b00      	cmp	r3, #0
 800712a:	d036      	beq.n	800719a <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 800712c:	6a3b      	ldr	r3, [r7, #32]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007134:	6a3b      	ldr	r3, [r7, #32]
 8007136:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8007138:	f3bf 8f5f 	dmb	sy
}
 800713c:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800713e:	6a3b      	ldr	r3, [r7, #32]
 8007140:	68db      	ldr	r3, [r3, #12]
 8007142:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007146:	6a3b      	ldr	r3, [r7, #32]
 8007148:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800714a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800714c:	3301      	adds	r3, #1
 800714e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007152:	2b03      	cmp	r3, #3
 8007154:	d902      	bls.n	800715c <ETH_Prepare_Tx_Descriptors+0x160>
 8007156:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007158:	3b04      	subs	r3, #4
 800715a:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007164:	623b      	str	r3, [r7, #32]

    descnbr += 1U;
 8007166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007168:	3301      	adds	r3, #1
 800716a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 800716c:	6a3b      	ldr	r3, [r7, #32]
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007174:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007178:	d10f      	bne.n	800719a <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007182:	623b      	str	r3, [r7, #32]
  __ASM volatile ("dmb 0xF":::"memory");
 8007184:	f3bf 8f5f 	dmb	sy
}
 8007188:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800718a:	6a3b      	ldr	r3, [r7, #32]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007192:	6a3b      	ldr	r3, [r7, #32]
 8007194:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8007196:	2302      	movs	r3, #2
 8007198:	e1b6      	b.n	8007508 <ETH_Prepare_Tx_Descriptors+0x50c>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 800719a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800719c:	3301      	adds	r3, #1
 800719e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	461a      	mov	r2, r3
 80071a6:	6a3b      	ldr	r3, [r7, #32]
 80071a8:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80071aa:	6a3b      	ldr	r3, [r7, #32]
 80071ac:	689a      	ldr	r2, [r3, #8]
 80071ae:	4b24      	ldr	r3, [pc, #144]	; (8007240 <ETH_Prepare_Tx_Descriptors+0x244>)
 80071b0:	4013      	ands	r3, r2
 80071b2:	69fa      	ldr	r2, [r7, #28]
 80071b4:	6852      	ldr	r2, [r2, #4]
 80071b6:	431a      	orrs	r2, r3
 80071b8:	6a3b      	ldr	r3, [r7, #32]
 80071ba:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d012      	beq.n	80071ea <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	61fb      	str	r3, [r7, #28]
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	461a      	mov	r2, r3
 80071d0:	6a3b      	ldr	r3, [r7, #32]
 80071d2:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80071d4:	6a3b      	ldr	r3, [r7, #32]
 80071d6:	689a      	ldr	r2, [r3, #8]
 80071d8:	4b1a      	ldr	r3, [pc, #104]	; (8007244 <ETH_Prepare_Tx_Descriptors+0x248>)
 80071da:	4013      	ands	r3, r2
 80071dc:	69fa      	ldr	r2, [r7, #28]
 80071de:	6852      	ldr	r2, [r2, #4]
 80071e0:	0412      	lsls	r2, r2, #16
 80071e2:	431a      	orrs	r2, r3
 80071e4:	6a3b      	ldr	r3, [r7, #32]
 80071e6:	609a      	str	r2, [r3, #8]
 80071e8:	e008      	b.n	80071fc <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80071ea:	6a3b      	ldr	r3, [r7, #32]
 80071ec:	2200      	movs	r2, #0
 80071ee:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80071f0:	6a3b      	ldr	r3, [r7, #32]
 80071f2:	689a      	ldr	r2, [r3, #8]
 80071f4:	4b13      	ldr	r3, [pc, #76]	; (8007244 <ETH_Prepare_Tx_Descriptors+0x248>)
 80071f6:	4013      	ands	r3, r2
 80071f8:	6a3a      	ldr	r2, [r7, #32]
 80071fa:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 0310 	and.w	r3, r3, #16
 8007204:	2b00      	cmp	r3, #0
 8007206:	d021      	beq.n	800724c <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8007208:	6a3b      	ldr	r3, [r7, #32]
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	f423 02f0 	bic.w	r2, r3, #7864320	; 0x780000
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	6a1b      	ldr	r3, [r3, #32]
 8007214:	04db      	lsls	r3, r3, #19
 8007216:	431a      	orrs	r2, r3
 8007218:	6a3b      	ldr	r3, [r7, #32]
 800721a:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800721c:	6a3b      	ldr	r3, [r7, #32]
 800721e:	68da      	ldr	r2, [r3, #12]
 8007220:	4b09      	ldr	r3, [pc, #36]	; (8007248 <ETH_Prepare_Tx_Descriptors+0x24c>)
 8007222:	4013      	ands	r3, r2
 8007224:	68ba      	ldr	r2, [r7, #8]
 8007226:	69d2      	ldr	r2, [r2, #28]
 8007228:	431a      	orrs	r2, r3
 800722a:	6a3b      	ldr	r3, [r7, #32]
 800722c:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 800722e:	6a3b      	ldr	r3, [r7, #32]
 8007230:	68db      	ldr	r3, [r3, #12]
 8007232:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007236:	6a3b      	ldr	r3, [r7, #32]
 8007238:	60da      	str	r2, [r3, #12]
 800723a:	e02e      	b.n	800729a <ETH_Prepare_Tx_Descriptors+0x29e>
 800723c:	ffff0000 	.word	0xffff0000
 8007240:	ffffc000 	.word	0xffffc000
 8007244:	c000ffff 	.word	0xc000ffff
 8007248:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 800724c:	6a3b      	ldr	r3, [r7, #32]
 800724e:	68da      	ldr	r2, [r3, #12]
 8007250:	4b7b      	ldr	r3, [pc, #492]	; (8007440 <ETH_Prepare_Tx_Descriptors+0x444>)
 8007252:	4013      	ands	r3, r2
 8007254:	68ba      	ldr	r2, [r7, #8]
 8007256:	6852      	ldr	r2, [r2, #4]
 8007258:	431a      	orrs	r2, r3
 800725a:	6a3b      	ldr	r3, [r7, #32]
 800725c:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	2b00      	cmp	r3, #0
 8007268:	d008      	beq.n	800727c <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800726a:	6a3b      	ldr	r3, [r7, #32]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	695b      	ldr	r3, [r3, #20]
 8007276:	431a      	orrs	r2, r3
 8007278:	6a3b      	ldr	r3, [r7, #32]
 800727a:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	f003 0320 	and.w	r3, r3, #32
 8007284:	2b00      	cmp	r3, #0
 8007286:	d008      	beq.n	800729a <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8007288:	6a3b      	ldr	r3, [r7, #32]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	691b      	ldr	r3, [r3, #16]
 8007294:	431a      	orrs	r2, r3
 8007296:	6a3b      	ldr	r3, [r7, #32]
 8007298:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f003 0304 	and.w	r3, r3, #4
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d008      	beq.n	80072b8 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 80072a6:	6a3b      	ldr	r3, [r7, #32]
 80072a8:	689b      	ldr	r3, [r3, #8]
 80072aa:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072b2:	431a      	orrs	r2, r3
 80072b4:	6a3b      	ldr	r3, [r7, #32]
 80072b6:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80072b8:	6a3b      	ldr	r3, [r7, #32]
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80072c0:	6a3b      	ldr	r3, [r7, #32]
 80072c2:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80072c4:	6a3b      	ldr	r3, [r7, #32]
 80072c6:	68db      	ldr	r3, [r3, #12]
 80072c8:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80072cc:	6a3b      	ldr	r3, [r7, #32]
 80072ce:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80072d0:	f3bf 8f5f 	dmb	sy
}
 80072d4:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80072d6:	6a3b      	ldr	r3, [r7, #32]
 80072d8:	68db      	ldr	r3, [r3, #12]
 80072da:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80072de:	6a3b      	ldr	r3, [r7, #32]
 80072e0:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 0302 	and.w	r3, r3, #2
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	f000 80da 	beq.w	80074a4 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80072f0:	6a3b      	ldr	r3, [r7, #32]
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	f023 7260 	bic.w	r2, r3, #58720256	; 0x3800000
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	431a      	orrs	r2, r3
 80072fe:	6a3b      	ldr	r3, [r7, #32]
 8007300:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8007302:	e0cf      	b.n	80074a4 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8007304:	6a3b      	ldr	r3, [r7, #32]
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800730c:	6a3b      	ldr	r3, [r7, #32]
 800730e:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8007310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007312:	3301      	adds	r3, #1
 8007314:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007318:	2b03      	cmp	r3, #3
 800731a:	d902      	bls.n	8007322 <ETH_Prepare_Tx_Descriptors+0x326>
 800731c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800731e:	3b04      	subs	r3, #4
 8007320:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007326:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800732a:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 800732c:	6a3b      	ldr	r3, [r7, #32]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007334:	6a3b      	ldr	r3, [r7, #32]
 8007336:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8007338:	6a3b      	ldr	r3, [r7, #32]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007340:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007344:	d007      	beq.n	8007356 <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8007346:	697a      	ldr	r2, [r7, #20]
 8007348:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800734a:	3304      	adds	r3, #4
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	4413      	add	r3, r2
 8007350:	685b      	ldr	r3, [r3, #4]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d029      	beq.n	80073aa <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800735e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007362:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8007364:	2300      	movs	r3, #0
 8007366:	62bb      	str	r3, [r7, #40]	; 0x28
 8007368:	e019      	b.n	800739e <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 800736a:	f3bf 8f5f 	dmb	sy
}
 800736e:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8007370:	6a3b      	ldr	r3, [r7, #32]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007378:	6a3b      	ldr	r3, [r7, #32]
 800737a:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 800737c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800737e:	3301      	adds	r3, #1
 8007380:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007384:	2b03      	cmp	r3, #3
 8007386:	d902      	bls.n	800738e <ETH_Prepare_Tx_Descriptors+0x392>
 8007388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800738a:	3b04      	subs	r3, #4
 800738c:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007396:	623b      	str	r3, [r7, #32]
      for (idx = 0; idx < descnbr; idx ++)
 8007398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739a:	3301      	adds	r3, #1
 800739c:	62bb      	str	r3, [r7, #40]	; 0x28
 800739e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d3e1      	bcc.n	800736a <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 80073a6:	2302      	movs	r3, #2
 80073a8:	e0ae      	b.n	8007508 <ETH_Prepare_Tx_Descriptors+0x50c>
    }

    descnbr += 1U;
 80073aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ac:	3301      	adds	r3, #1
 80073ae:	627b      	str	r3, [r7, #36]	; 0x24

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	461a      	mov	r2, r3
 80073bc:	6a3b      	ldr	r3, [r7, #32]
 80073be:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80073c0:	6a3b      	ldr	r3, [r7, #32]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	4b1f      	ldr	r3, [pc, #124]	; (8007444 <ETH_Prepare_Tx_Descriptors+0x448>)
 80073c6:	4013      	ands	r3, r2
 80073c8:	69fa      	ldr	r2, [r7, #28]
 80073ca:	6852      	ldr	r2, [r2, #4]
 80073cc:	431a      	orrs	r2, r3
 80073ce:	6a3b      	ldr	r3, [r7, #32]
 80073d0:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 80073d2:	69fb      	ldr	r3, [r7, #28]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d012      	beq.n	8007400 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	61fb      	str	r3, [r7, #28]
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80073e0:	69fb      	ldr	r3, [r7, #28]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	461a      	mov	r2, r3
 80073e6:	6a3b      	ldr	r3, [r7, #32]
 80073e8:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	689a      	ldr	r2, [r3, #8]
 80073ee:	4b16      	ldr	r3, [pc, #88]	; (8007448 <ETH_Prepare_Tx_Descriptors+0x44c>)
 80073f0:	4013      	ands	r3, r2
 80073f2:	69fa      	ldr	r2, [r7, #28]
 80073f4:	6852      	ldr	r2, [r2, #4]
 80073f6:	0412      	lsls	r2, r2, #16
 80073f8:	431a      	orrs	r2, r3
 80073fa:	6a3b      	ldr	r3, [r7, #32]
 80073fc:	609a      	str	r2, [r3, #8]
 80073fe:	e008      	b.n	8007412 <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0);
 8007400:	6a3b      	ldr	r3, [r7, #32]
 8007402:	2200      	movs	r2, #0
 8007404:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8007406:	6a3b      	ldr	r3, [r7, #32]
 8007408:	689a      	ldr	r2, [r3, #8]
 800740a:	4b0f      	ldr	r3, [pc, #60]	; (8007448 <ETH_Prepare_Tx_Descriptors+0x44c>)
 800740c:	4013      	ands	r3, r2
 800740e:	6a3a      	ldr	r2, [r7, #32]
 8007410:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f003 0310 	and.w	r3, r3, #16
 800741a:	2b00      	cmp	r3, #0
 800741c:	d018      	beq.n	8007450 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 800741e:	6a3b      	ldr	r3, [r7, #32]
 8007420:	68da      	ldr	r2, [r3, #12]
 8007422:	4b0a      	ldr	r3, [pc, #40]	; (800744c <ETH_Prepare_Tx_Descriptors+0x450>)
 8007424:	4013      	ands	r3, r2
 8007426:	68ba      	ldr	r2, [r7, #8]
 8007428:	69d2      	ldr	r2, [r2, #28]
 800742a:	431a      	orrs	r2, r3
 800742c:	6a3b      	ldr	r3, [r7, #32]
 800742e:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8007430:	6a3b      	ldr	r3, [r7, #32]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007438:	6a3b      	ldr	r3, [r7, #32]
 800743a:	60da      	str	r2, [r3, #12]
 800743c:	e020      	b.n	8007480 <ETH_Prepare_Tx_Descriptors+0x484>
 800743e:	bf00      	nop
 8007440:	ffff8000 	.word	0xffff8000
 8007444:	ffffc000 	.word	0xffffc000
 8007448:	c000ffff 	.word	0xc000ffff
 800744c:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8007450:	6a3b      	ldr	r3, [r7, #32]
 8007452:	68da      	ldr	r2, [r3, #12]
 8007454:	4b2f      	ldr	r3, [pc, #188]	; (8007514 <ETH_Prepare_Tx_Descriptors+0x518>)
 8007456:	4013      	ands	r3, r2
 8007458:	68ba      	ldr	r2, [r7, #8]
 800745a:	6852      	ldr	r2, [r2, #4]
 800745c:	431a      	orrs	r2, r3
 800745e:	6a3b      	ldr	r3, [r7, #32]
 8007460:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f003 0301 	and.w	r3, r3, #1
 800746a:	2b00      	cmp	r3, #0
 800746c:	d008      	beq.n	8007480 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800746e:	6a3b      	ldr	r3, [r7, #32]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	695b      	ldr	r3, [r3, #20]
 800747a:	431a      	orrs	r2, r3
 800747c:	6a3b      	ldr	r3, [r7, #32]
 800747e:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8007480:	69bb      	ldr	r3, [r7, #24]
 8007482:	3301      	adds	r3, #1
 8007484:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 8007486:	f3bf 8f5f 	dmb	sy
}
 800748a:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 800748c:	6a3b      	ldr	r3, [r7, #32]
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007494:	6a3b      	ldr	r3, [r7, #32]
 8007496:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80074a0:	6a3b      	ldr	r3, [r7, #32]
 80074a2:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 80074a4:	69fb      	ldr	r3, [r7, #28]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	f47f af2b 	bne.w	8007304 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d006      	beq.n	80074c2 <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80074b4:	6a3b      	ldr	r3, [r7, #32]
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80074bc:	6a3b      	ldr	r3, [r7, #32]
 80074be:	609a      	str	r2, [r3, #8]
 80074c0:	e005      	b.n	80074ce <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80074ca:	6a3b      	ldr	r3, [r7, #32]
 80074cc:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80074ce:	6a3b      	ldr	r3, [r7, #32]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80074d6:	6a3b      	ldr	r3, [r7, #32]
 80074d8:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074de:	6979      	ldr	r1, [r7, #20]
 80074e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074e2:	3304      	adds	r3, #4
 80074e4:	009b      	lsls	r3, r3, #2
 80074e6:	440b      	add	r3, r1
 80074e8:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074ee:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80074f0:	b672      	cpsid	i
}
 80074f2:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80074f4:	697b      	ldr	r3, [r7, #20]
 80074f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	4413      	add	r3, r2
 80074fc:	1c5a      	adds	r2, r3, #1
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 8007502:	b662      	cpsie	i
}
 8007504:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8007506:	2300      	movs	r3, #0
}
 8007508:	4618      	mov	r0, r3
 800750a:	3734      	adds	r7, #52	; 0x34
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr
 8007514:	ffff8000 	.word	0xffff8000

08007518 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007518:	b480      	push	{r7}
 800751a:	b089      	sub	sp, #36	; 0x24
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007522:	2300      	movs	r3, #0
 8007524:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007526:	4b89      	ldr	r3, [pc, #548]	; (800774c <HAL_GPIO_Init+0x234>)
 8007528:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800752a:	e194      	b.n	8007856 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	2101      	movs	r1, #1
 8007532:	69fb      	ldr	r3, [r7, #28]
 8007534:	fa01 f303 	lsl.w	r3, r1, r3
 8007538:	4013      	ands	r3, r2
 800753a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	2b00      	cmp	r3, #0
 8007540:	f000 8186 	beq.w	8007850 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	f003 0303 	and.w	r3, r3, #3
 800754c:	2b01      	cmp	r3, #1
 800754e:	d005      	beq.n	800755c <HAL_GPIO_Init+0x44>
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	f003 0303 	and.w	r3, r3, #3
 8007558:	2b02      	cmp	r3, #2
 800755a:	d130      	bne.n	80075be <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	689b      	ldr	r3, [r3, #8]
 8007560:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	005b      	lsls	r3, r3, #1
 8007566:	2203      	movs	r2, #3
 8007568:	fa02 f303 	lsl.w	r3, r2, r3
 800756c:	43db      	mvns	r3, r3
 800756e:	69ba      	ldr	r2, [r7, #24]
 8007570:	4013      	ands	r3, r2
 8007572:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	68da      	ldr	r2, [r3, #12]
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	005b      	lsls	r3, r3, #1
 800757c:	fa02 f303 	lsl.w	r3, r2, r3
 8007580:	69ba      	ldr	r2, [r7, #24]
 8007582:	4313      	orrs	r3, r2
 8007584:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	69ba      	ldr	r2, [r7, #24]
 800758a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007592:	2201      	movs	r2, #1
 8007594:	69fb      	ldr	r3, [r7, #28]
 8007596:	fa02 f303 	lsl.w	r3, r2, r3
 800759a:	43db      	mvns	r3, r3
 800759c:	69ba      	ldr	r2, [r7, #24]
 800759e:	4013      	ands	r3, r2
 80075a0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	091b      	lsrs	r3, r3, #4
 80075a8:	f003 0201 	and.w	r2, r3, #1
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	fa02 f303 	lsl.w	r3, r2, r3
 80075b2:	69ba      	ldr	r2, [r7, #24]
 80075b4:	4313      	orrs	r3, r2
 80075b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	69ba      	ldr	r2, [r7, #24]
 80075bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	f003 0303 	and.w	r3, r3, #3
 80075c6:	2b03      	cmp	r3, #3
 80075c8:	d017      	beq.n	80075fa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80075d0:	69fb      	ldr	r3, [r7, #28]
 80075d2:	005b      	lsls	r3, r3, #1
 80075d4:	2203      	movs	r2, #3
 80075d6:	fa02 f303 	lsl.w	r3, r2, r3
 80075da:	43db      	mvns	r3, r3
 80075dc:	69ba      	ldr	r2, [r7, #24]
 80075de:	4013      	ands	r3, r2
 80075e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	689a      	ldr	r2, [r3, #8]
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	005b      	lsls	r3, r3, #1
 80075ea:	fa02 f303 	lsl.w	r3, r2, r3
 80075ee:	69ba      	ldr	r2, [r7, #24]
 80075f0:	4313      	orrs	r3, r2
 80075f2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	69ba      	ldr	r2, [r7, #24]
 80075f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	f003 0303 	and.w	r3, r3, #3
 8007602:	2b02      	cmp	r3, #2
 8007604:	d123      	bne.n	800764e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007606:	69fb      	ldr	r3, [r7, #28]
 8007608:	08da      	lsrs	r2, r3, #3
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	3208      	adds	r2, #8
 800760e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007612:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	f003 0307 	and.w	r3, r3, #7
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	220f      	movs	r2, #15
 800761e:	fa02 f303 	lsl.w	r3, r2, r3
 8007622:	43db      	mvns	r3, r3
 8007624:	69ba      	ldr	r2, [r7, #24]
 8007626:	4013      	ands	r3, r2
 8007628:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	691a      	ldr	r2, [r3, #16]
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	f003 0307 	and.w	r3, r3, #7
 8007634:	009b      	lsls	r3, r3, #2
 8007636:	fa02 f303 	lsl.w	r3, r2, r3
 800763a:	69ba      	ldr	r2, [r7, #24]
 800763c:	4313      	orrs	r3, r2
 800763e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007640:	69fb      	ldr	r3, [r7, #28]
 8007642:	08da      	lsrs	r2, r3, #3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	3208      	adds	r2, #8
 8007648:	69b9      	ldr	r1, [r7, #24]
 800764a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	005b      	lsls	r3, r3, #1
 8007658:	2203      	movs	r2, #3
 800765a:	fa02 f303 	lsl.w	r3, r2, r3
 800765e:	43db      	mvns	r3, r3
 8007660:	69ba      	ldr	r2, [r7, #24]
 8007662:	4013      	ands	r3, r2
 8007664:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	f003 0203 	and.w	r2, r3, #3
 800766e:	69fb      	ldr	r3, [r7, #28]
 8007670:	005b      	lsls	r3, r3, #1
 8007672:	fa02 f303 	lsl.w	r3, r2, r3
 8007676:	69ba      	ldr	r2, [r7, #24]
 8007678:	4313      	orrs	r3, r2
 800767a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	69ba      	ldr	r2, [r7, #24]
 8007680:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800768a:	2b00      	cmp	r3, #0
 800768c:	f000 80e0 	beq.w	8007850 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007690:	4b2f      	ldr	r3, [pc, #188]	; (8007750 <HAL_GPIO_Init+0x238>)
 8007692:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007696:	4a2e      	ldr	r2, [pc, #184]	; (8007750 <HAL_GPIO_Init+0x238>)
 8007698:	f043 0302 	orr.w	r3, r3, #2
 800769c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80076a0:	4b2b      	ldr	r3, [pc, #172]	; (8007750 <HAL_GPIO_Init+0x238>)
 80076a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80076a6:	f003 0302 	and.w	r3, r3, #2
 80076aa:	60fb      	str	r3, [r7, #12]
 80076ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80076ae:	4a29      	ldr	r2, [pc, #164]	; (8007754 <HAL_GPIO_Init+0x23c>)
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	089b      	lsrs	r3, r3, #2
 80076b4:	3302      	adds	r3, #2
 80076b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	f003 0303 	and.w	r3, r3, #3
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	220f      	movs	r2, #15
 80076c6:	fa02 f303 	lsl.w	r3, r2, r3
 80076ca:	43db      	mvns	r3, r3
 80076cc:	69ba      	ldr	r2, [r7, #24]
 80076ce:	4013      	ands	r3, r2
 80076d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a20      	ldr	r2, [pc, #128]	; (8007758 <HAL_GPIO_Init+0x240>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d052      	beq.n	8007780 <HAL_GPIO_Init+0x268>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a1f      	ldr	r2, [pc, #124]	; (800775c <HAL_GPIO_Init+0x244>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d031      	beq.n	8007746 <HAL_GPIO_Init+0x22e>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a1e      	ldr	r2, [pc, #120]	; (8007760 <HAL_GPIO_Init+0x248>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d02b      	beq.n	8007742 <HAL_GPIO_Init+0x22a>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a1d      	ldr	r2, [pc, #116]	; (8007764 <HAL_GPIO_Init+0x24c>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d025      	beq.n	800773e <HAL_GPIO_Init+0x226>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a1c      	ldr	r2, [pc, #112]	; (8007768 <HAL_GPIO_Init+0x250>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d01f      	beq.n	800773a <HAL_GPIO_Init+0x222>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a1b      	ldr	r2, [pc, #108]	; (800776c <HAL_GPIO_Init+0x254>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d019      	beq.n	8007736 <HAL_GPIO_Init+0x21e>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a1a      	ldr	r2, [pc, #104]	; (8007770 <HAL_GPIO_Init+0x258>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d013      	beq.n	8007732 <HAL_GPIO_Init+0x21a>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a19      	ldr	r2, [pc, #100]	; (8007774 <HAL_GPIO_Init+0x25c>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d00d      	beq.n	800772e <HAL_GPIO_Init+0x216>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a18      	ldr	r2, [pc, #96]	; (8007778 <HAL_GPIO_Init+0x260>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d007      	beq.n	800772a <HAL_GPIO_Init+0x212>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a17      	ldr	r2, [pc, #92]	; (800777c <HAL_GPIO_Init+0x264>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d101      	bne.n	8007726 <HAL_GPIO_Init+0x20e>
 8007722:	2309      	movs	r3, #9
 8007724:	e02d      	b.n	8007782 <HAL_GPIO_Init+0x26a>
 8007726:	230a      	movs	r3, #10
 8007728:	e02b      	b.n	8007782 <HAL_GPIO_Init+0x26a>
 800772a:	2308      	movs	r3, #8
 800772c:	e029      	b.n	8007782 <HAL_GPIO_Init+0x26a>
 800772e:	2307      	movs	r3, #7
 8007730:	e027      	b.n	8007782 <HAL_GPIO_Init+0x26a>
 8007732:	2306      	movs	r3, #6
 8007734:	e025      	b.n	8007782 <HAL_GPIO_Init+0x26a>
 8007736:	2305      	movs	r3, #5
 8007738:	e023      	b.n	8007782 <HAL_GPIO_Init+0x26a>
 800773a:	2304      	movs	r3, #4
 800773c:	e021      	b.n	8007782 <HAL_GPIO_Init+0x26a>
 800773e:	2303      	movs	r3, #3
 8007740:	e01f      	b.n	8007782 <HAL_GPIO_Init+0x26a>
 8007742:	2302      	movs	r3, #2
 8007744:	e01d      	b.n	8007782 <HAL_GPIO_Init+0x26a>
 8007746:	2301      	movs	r3, #1
 8007748:	e01b      	b.n	8007782 <HAL_GPIO_Init+0x26a>
 800774a:	bf00      	nop
 800774c:	58000080 	.word	0x58000080
 8007750:	58024400 	.word	0x58024400
 8007754:	58000400 	.word	0x58000400
 8007758:	58020000 	.word	0x58020000
 800775c:	58020400 	.word	0x58020400
 8007760:	58020800 	.word	0x58020800
 8007764:	58020c00 	.word	0x58020c00
 8007768:	58021000 	.word	0x58021000
 800776c:	58021400 	.word	0x58021400
 8007770:	58021800 	.word	0x58021800
 8007774:	58021c00 	.word	0x58021c00
 8007778:	58022000 	.word	0x58022000
 800777c:	58022400 	.word	0x58022400
 8007780:	2300      	movs	r3, #0
 8007782:	69fa      	ldr	r2, [r7, #28]
 8007784:	f002 0203 	and.w	r2, r2, #3
 8007788:	0092      	lsls	r2, r2, #2
 800778a:	4093      	lsls	r3, r2
 800778c:	69ba      	ldr	r2, [r7, #24]
 800778e:	4313      	orrs	r3, r2
 8007790:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007792:	4938      	ldr	r1, [pc, #224]	; (8007874 <HAL_GPIO_Init+0x35c>)
 8007794:	69fb      	ldr	r3, [r7, #28]
 8007796:	089b      	lsrs	r3, r3, #2
 8007798:	3302      	adds	r3, #2
 800779a:	69ba      	ldr	r2, [r7, #24]
 800779c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80077a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	43db      	mvns	r3, r3
 80077ac:	69ba      	ldr	r2, [r7, #24]
 80077ae:	4013      	ands	r3, r2
 80077b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d003      	beq.n	80077c6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80077be:	69ba      	ldr	r2, [r7, #24]
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	4313      	orrs	r3, r2
 80077c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80077c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80077ca:	69bb      	ldr	r3, [r7, #24]
 80077cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80077ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	43db      	mvns	r3, r3
 80077da:	69ba      	ldr	r2, [r7, #24]
 80077dc:	4013      	ands	r3, r2
 80077de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d003      	beq.n	80077f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80077ec:	69ba      	ldr	r2, [r7, #24]
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80077f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80077f8:	69bb      	ldr	r3, [r7, #24]
 80077fa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	43db      	mvns	r3, r3
 8007806:	69ba      	ldr	r2, [r7, #24]
 8007808:	4013      	ands	r3, r2
 800780a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007814:	2b00      	cmp	r3, #0
 8007816:	d003      	beq.n	8007820 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007818:	69ba      	ldr	r2, [r7, #24]
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	4313      	orrs	r3, r2
 800781e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	69ba      	ldr	r2, [r7, #24]
 8007824:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	43db      	mvns	r3, r3
 8007830:	69ba      	ldr	r2, [r7, #24]
 8007832:	4013      	ands	r3, r2
 8007834:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800783e:	2b00      	cmp	r3, #0
 8007840:	d003      	beq.n	800784a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007842:	69ba      	ldr	r2, [r7, #24]
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	4313      	orrs	r3, r2
 8007848:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	69ba      	ldr	r2, [r7, #24]
 800784e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007850:	69fb      	ldr	r3, [r7, #28]
 8007852:	3301      	adds	r3, #1
 8007854:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	69fb      	ldr	r3, [r7, #28]
 800785c:	fa22 f303 	lsr.w	r3, r2, r3
 8007860:	2b00      	cmp	r3, #0
 8007862:	f47f ae63 	bne.w	800752c <HAL_GPIO_Init+0x14>
  }
}
 8007866:	bf00      	nop
 8007868:	bf00      	nop
 800786a:	3724      	adds	r7, #36	; 0x24
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr
 8007874:	58000400 	.word	0x58000400

08007878 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	460b      	mov	r3, r1
 8007882:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	691a      	ldr	r2, [r3, #16]
 8007888:	887b      	ldrh	r3, [r7, #2]
 800788a:	4013      	ands	r3, r2
 800788c:	2b00      	cmp	r3, #0
 800788e:	d002      	beq.n	8007896 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007890:	2301      	movs	r3, #1
 8007892:	73fb      	strb	r3, [r7, #15]
 8007894:	e001      	b.n	800789a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007896:	2300      	movs	r3, #0
 8007898:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800789a:	7bfb      	ldrb	r3, [r7, #15]
}
 800789c:	4618      	mov	r0, r3
 800789e:	3714      	adds	r7, #20
 80078a0:	46bd      	mov	sp, r7
 80078a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a6:	4770      	bx	lr

080078a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b083      	sub	sp, #12
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	460b      	mov	r3, r1
 80078b2:	807b      	strh	r3, [r7, #2]
 80078b4:	4613      	mov	r3, r2
 80078b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80078b8:	787b      	ldrb	r3, [r7, #1]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d003      	beq.n	80078c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80078be:	887a      	ldrh	r2, [r7, #2]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80078c4:	e003      	b.n	80078ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80078c6:	887b      	ldrh	r3, [r7, #2]
 80078c8:	041a      	lsls	r2, r3, #16
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	619a      	str	r2, [r3, #24]
}
 80078ce:	bf00      	nop
 80078d0:	370c      	adds	r7, #12
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr

080078da <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80078da:	b480      	push	{r7}
 80078dc:	b085      	sub	sp, #20
 80078de:	af00      	add	r7, sp, #0
 80078e0:	6078      	str	r0, [r7, #4]
 80078e2:	460b      	mov	r3, r1
 80078e4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	695b      	ldr	r3, [r3, #20]
 80078ea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80078ec:	887a      	ldrh	r2, [r7, #2]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	4013      	ands	r3, r2
 80078f2:	041a      	lsls	r2, r3, #16
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	43d9      	mvns	r1, r3
 80078f8:	887b      	ldrh	r3, [r7, #2]
 80078fa:	400b      	ands	r3, r1
 80078fc:	431a      	orrs	r2, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	619a      	str	r2, [r3, #24]
}
 8007902:	bf00      	nop
 8007904:	3714      	adds	r7, #20
 8007906:	46bd      	mov	sp, r7
 8007908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790c:	4770      	bx	lr

0800790e <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800790e:	b580      	push	{r7, lr}
 8007910:	b082      	sub	sp, #8
 8007912:	af00      	add	r7, sp, #0
 8007914:	4603      	mov	r3, r0
 8007916:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8007918:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800791c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007920:	88fb      	ldrh	r3, [r7, #6]
 8007922:	4013      	ands	r3, r2
 8007924:	2b00      	cmp	r3, #0
 8007926:	d008      	beq.n	800793a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007928:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800792c:	88fb      	ldrh	r3, [r7, #6]
 800792e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007932:	88fb      	ldrh	r3, [r7, #6]
 8007934:	4618      	mov	r0, r3
 8007936:	f000 f804 	bl	8007942 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800793a:	bf00      	nop
 800793c:	3708      	adds	r7, #8
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}

08007942 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007942:	b480      	push	{r7}
 8007944:	b083      	sub	sp, #12
 8007946:	af00      	add	r7, sp, #0
 8007948:	4603      	mov	r3, r0
 800794a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800794c:	bf00      	nop
 800794e:	370c      	adds	r7, #12
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr

08007958 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b086      	sub	sp, #24
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d101      	bne.n	800796a <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8007966:	2301      	movs	r3, #1
 8007968:	e0bd      	b.n	8007ae6 <HAL_HRTIM_Init+0x18e>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2202      	movs	r2, #2
 800796e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2200      	movs	r2, #0
 800798e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	f003 0301 	and.w	r3, r3, #1
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d031      	beq.n	8007a12 <HAL_HRTIM_Init+0xba>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	4a4f      	ldr	r2, [pc, #316]	; (8007af0 <HAL_HRTIM_Init+0x198>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d10e      	bne.n	80079d6 <HAL_HRTIM_Init+0x7e>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 80079b8:	4b4e      	ldr	r3, [pc, #312]	; (8007af4 <HAL_HRTIM_Init+0x19c>)
 80079ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80079be:	4a4d      	ldr	r2, [pc, #308]	; (8007af4 <HAL_HRTIM_Init+0x19c>)
 80079c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80079c4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80079c8:	4b4a      	ldr	r3, [pc, #296]	; (8007af4 <HAL_HRTIM_Init+0x19c>)
 80079ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80079ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80079d2:	60fb      	str	r3, [r7, #12]
 80079d4:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80079e4:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	691b      	ldr	r3, [r3, #16]
 80079ea:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80079ee:	693a      	ldr	r2, [r7, #16]
 80079f0:	4313      	orrs	r3, r2
 80079f2:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80079fa:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	695b      	ldr	r3, [r3, #20]
 8007a00:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	693a      	ldr	r2, [r7, #16]
 8007a10:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f7fb fb0a 	bl	800302c <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	f003 0302 	and.w	r3, r3, #2
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d012      	beq.n	8007a4a <HAL_HRTIM_Init+0xf2>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a32:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	68db      	ldr	r3, [r3, #12]
 8007a38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a3c:	693a      	ldr	r2, [r7, #16]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	693a      	ldr	r2, [r7, #16]
 8007a48:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	75fb      	strb	r3, [r7, #23]
 8007a5e:	e03e      	b.n	8007ade <HAL_HRTIM_Init+0x186>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8007a60:	7dfa      	ldrb	r2, [r7, #23]
 8007a62:	6879      	ldr	r1, [r7, #4]
 8007a64:	4613      	mov	r3, r2
 8007a66:	00db      	lsls	r3, r3, #3
 8007a68:	1a9b      	subs	r3, r3, r2
 8007a6a:	009b      	lsls	r3, r3, #2
 8007a6c:	440b      	add	r3, r1
 8007a6e:	3318      	adds	r3, #24
 8007a70:	2200      	movs	r2, #0
 8007a72:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8007a74:	7dfa      	ldrb	r2, [r7, #23]
 8007a76:	6879      	ldr	r1, [r7, #4]
 8007a78:	4613      	mov	r3, r2
 8007a7a:	00db      	lsls	r3, r3, #3
 8007a7c:	1a9b      	subs	r3, r3, r2
 8007a7e:	009b      	lsls	r3, r3, #2
 8007a80:	440b      	add	r3, r1
 8007a82:	331c      	adds	r3, #28
 8007a84:	2200      	movs	r2, #0
 8007a86:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8007a88:	7dfa      	ldrb	r2, [r7, #23]
 8007a8a:	6879      	ldr	r1, [r7, #4]
 8007a8c:	4613      	mov	r3, r2
 8007a8e:	00db      	lsls	r3, r3, #3
 8007a90:	1a9b      	subs	r3, r3, r2
 8007a92:	009b      	lsls	r3, r3, #2
 8007a94:	440b      	add	r3, r1
 8007a96:	3320      	adds	r3, #32
 8007a98:	2200      	movs	r2, #0
 8007a9a:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8007a9c:	7dfa      	ldrb	r2, [r7, #23]
 8007a9e:	6879      	ldr	r1, [r7, #4]
 8007aa0:	4613      	mov	r3, r2
 8007aa2:	00db      	lsls	r3, r3, #3
 8007aa4:	1a9b      	subs	r3, r3, r2
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	440b      	add	r3, r1
 8007aaa:	3324      	adds	r3, #36	; 0x24
 8007aac:	2200      	movs	r2, #0
 8007aae:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8007ab0:	7dfa      	ldrb	r2, [r7, #23]
 8007ab2:	6879      	ldr	r1, [r7, #4]
 8007ab4:	4613      	mov	r3, r2
 8007ab6:	00db      	lsls	r3, r3, #3
 8007ab8:	1a9b      	subs	r3, r3, r2
 8007aba:	009b      	lsls	r3, r3, #2
 8007abc:	440b      	add	r3, r1
 8007abe:	3328      	adds	r3, #40	; 0x28
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8007ac4:	7dfa      	ldrb	r2, [r7, #23]
 8007ac6:	6879      	ldr	r1, [r7, #4]
 8007ac8:	4613      	mov	r3, r2
 8007aca:	00db      	lsls	r3, r3, #3
 8007acc:	1a9b      	subs	r3, r3, r2
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	440b      	add	r3, r1
 8007ad2:	3330      	adds	r3, #48	; 0x30
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8007ad8:	7dfb      	ldrb	r3, [r7, #23]
 8007ada:	3301      	adds	r3, #1
 8007adc:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8007ade:	7dfb      	ldrb	r3, [r7, #23]
 8007ae0:	2b05      	cmp	r3, #5
 8007ae2:	d9bd      	bls.n	8007a60 <HAL_HRTIM_Init+0x108>
  }

  return HAL_OK;
 8007ae4:	2300      	movs	r3, #0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3718      	adds	r7, #24
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop
 8007af0:	40017400 	.word	0x40017400
 8007af4:	58024400 	.word	0x58024400

08007af8 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b084      	sub	sp, #16
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	60f8      	str	r0, [r7, #12]
 8007b00:	60b9      	str	r1, [r7, #8]
 8007b02:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007b0a:	b2db      	uxtb	r3, r3
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d101      	bne.n	8007b14 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 8007b10:	2302      	movs	r3, #2
 8007b12:	e015      	b.n	8007b40 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2202      	movs	r2, #2
 8007b18:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	2b05      	cmp	r3, #5
 8007b20:	d104      	bne.n	8007b2c <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8007b22:	6879      	ldr	r1, [r7, #4]
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	f000 fc4d 	bl	80083c4 <HRTIM_MasterBase_Config>
 8007b2a:	e004      	b.n	8007b36 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	68b9      	ldr	r1, [r7, #8]
 8007b30:	68f8      	ldr	r0, [r7, #12]
 8007b32:	f000 fc76 	bl	8008422 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2201      	movs	r2, #1
 8007b3a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3710      	adds	r7, #16
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	60b9      	str	r1, [r7, #8]
 8007b52:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007b5a:	b2db      	uxtb	r3, r3
 8007b5c:	2b02      	cmp	r3, #2
 8007b5e:	d101      	bne.n	8007b64 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 8007b60:	2302      	movs	r3, #2
 8007b62:	e05f      	b.n	8007c24 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d101      	bne.n	8007b72 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8007b6e:	2302      	movs	r3, #2
 8007b70:	e058      	b.n	8007c24 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2202      	movs	r2, #2
 8007b7e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	2b05      	cmp	r3, #5
 8007b86:	d104      	bne.n	8007b92 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8007b88:	6879      	ldr	r1, [r7, #4]
 8007b8a:	68f8      	ldr	r0, [r7, #12]
 8007b8c:	f000 fc89 	bl	80084a2 <HRTIM_MasterWaveform_Config>
 8007b90:	e004      	b.n	8007b9c <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	68b9      	ldr	r1, [r7, #8]
 8007b96:	68f8      	ldr	r0, [r7, #12]
 8007b98:	f000 fcea 	bl	8008570 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6819      	ldr	r1, [r3, #0]
 8007ba0:	68f8      	ldr	r0, [r7, #12]
 8007ba2:	68ba      	ldr	r2, [r7, #8]
 8007ba4:	4613      	mov	r3, r2
 8007ba6:	00db      	lsls	r3, r3, #3
 8007ba8:	1a9b      	subs	r3, r3, r2
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	4403      	add	r3, r0
 8007bae:	3320      	adds	r3, #32
 8007bb0:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6859      	ldr	r1, [r3, #4]
 8007bb6:	68f8      	ldr	r0, [r7, #12]
 8007bb8:	68ba      	ldr	r2, [r7, #8]
 8007bba:	4613      	mov	r3, r2
 8007bbc:	00db      	lsls	r3, r3, #3
 8007bbe:	1a9b      	subs	r3, r3, r2
 8007bc0:	009b      	lsls	r3, r3, #2
 8007bc2:	4403      	add	r3, r0
 8007bc4:	3324      	adds	r3, #36	; 0x24
 8007bc6:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6899      	ldr	r1, [r3, #8]
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	68ba      	ldr	r2, [r7, #8]
 8007bd0:	4613      	mov	r3, r2
 8007bd2:	00db      	lsls	r3, r3, #3
 8007bd4:	1a9b      	subs	r3, r3, r2
 8007bd6:	009b      	lsls	r3, r3, #2
 8007bd8:	4403      	add	r3, r0
 8007bda:	3328      	adds	r3, #40	; 0x28
 8007bdc:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	68d9      	ldr	r1, [r3, #12]
 8007be2:	68f8      	ldr	r0, [r7, #12]
 8007be4:	68ba      	ldr	r2, [r7, #8]
 8007be6:	4613      	mov	r3, r2
 8007be8:	00db      	lsls	r3, r3, #3
 8007bea:	1a9b      	subs	r3, r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4403      	add	r3, r0
 8007bf0:	332c      	adds	r3, #44	; 0x2c
 8007bf2:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6919      	ldr	r1, [r3, #16]
 8007bf8:	68f8      	ldr	r0, [r7, #12]
 8007bfa:	68ba      	ldr	r2, [r7, #8]
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	00db      	lsls	r3, r3, #3
 8007c00:	1a9b      	subs	r3, r3, r2
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	4403      	add	r3, r0
 8007c06:	3330      	adds	r3, #48	; 0x30
 8007c08:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8007c0a:	68b9      	ldr	r1, [r7, #8]
 8007c0c:	68f8      	ldr	r0, [r7, #12]
 8007c0e:	f000 fec7 	bl	80089a0 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2201      	movs	r2, #1
 8007c16:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3710      	adds	r7, #16
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	60b9      	str	r1, [r7, #8]
 8007c36:	607a      	str	r2, [r7, #4]
 8007c38:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	2b02      	cmp	r3, #2
 8007c44:	d101      	bne.n	8007c4a <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8007c46:	2302      	movs	r3, #2
 8007c48:	e157      	b.n	8007efa <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d101      	bne.n	8007c58 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8007c54:	2302      	movs	r3, #2
 8007c56:	e150      	b.n	8007efa <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2202      	movs	r2, #2
 8007c64:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	2b05      	cmp	r3, #5
 8007c6c:	d140      	bne.n	8007cf0 <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	3b01      	subs	r3, #1
 8007c72:	2b07      	cmp	r3, #7
 8007c74:	d82a      	bhi.n	8007ccc <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8007c76:	a201      	add	r2, pc, #4	; (adr r2, 8007c7c <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8007c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c7c:	08007c9d 	.word	0x08007c9d
 8007c80:	08007ca9 	.word	0x08007ca9
 8007c84:	08007ccd 	.word	0x08007ccd
 8007c88:	08007cb5 	.word	0x08007cb5
 8007c8c:	08007ccd 	.word	0x08007ccd
 8007c90:	08007ccd 	.word	0x08007ccd
 8007c94:	08007ccd 	.word	0x08007ccd
 8007c98:	08007cc1 	.word	0x08007cc1
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	683a      	ldr	r2, [r7, #0]
 8007ca2:	6812      	ldr	r2, [r2, #0]
 8007ca4:	61da      	str	r2, [r3, #28]
        break;
 8007ca6:	e01a      	b.n	8007cde <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	683a      	ldr	r2, [r7, #0]
 8007cae:	6812      	ldr	r2, [r2, #0]
 8007cb0:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 8007cb2:	e014      	b.n	8007cde <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	683a      	ldr	r2, [r7, #0]
 8007cba:	6812      	ldr	r2, [r2, #0]
 8007cbc:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 8007cbe:	e00e      	b.n	8007cde <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	683a      	ldr	r2, [r7, #0]
 8007cc6:	6812      	ldr	r2, [r2, #0]
 8007cc8:	62da      	str	r2, [r3, #44]	; 0x2c
        break;
 8007cca:	e008      	b.n	8007cde <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2207      	movs	r2, #7
 8007cd0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

        break;
 8007cdc:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	2b07      	cmp	r3, #7
 8007ce8:	f040 80fe 	bne.w	8007ee8 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 8007cec:	2301      	movs	r3, #1
 8007cee:	e104      	b.n	8007efa <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	3b01      	subs	r3, #1
 8007cf4:	2b07      	cmp	r3, #7
 8007cf6:	f200 80e3 	bhi.w	8007ec0 <HAL_HRTIM_WaveformCompareConfig+0x294>
 8007cfa:	a201      	add	r2, pc, #4	; (adr r2, 8007d00 <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8007cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d00:	08007d21 	.word	0x08007d21
 8007d04:	08007d35 	.word	0x08007d35
 8007d08:	08007ec1 	.word	0x08007ec1
 8007d0c:	08007df1 	.word	0x08007df1
 8007d10:	08007ec1 	.word	0x08007ec1
 8007d14:	08007ec1 	.word	0x08007ec1
 8007d18:	08007ec1 	.word	0x08007ec1
 8007d1c:	08007e05 	.word	0x08007e05
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6819      	ldr	r1, [r3, #0]
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	681a      	ldr	r2, [r3, #0]
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	01db      	lsls	r3, r3, #7
 8007d2c:	440b      	add	r3, r1
 8007d2e:	339c      	adds	r3, #156	; 0x9c
 8007d30:	601a      	str	r2, [r3, #0]
        break;
 8007d32:	e0d1      	b.n	8007ed8 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	6819      	ldr	r1, [r3, #0]
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	681a      	ldr	r2, [r3, #0]
 8007d3c:	68bb      	ldr	r3, [r7, #8]
 8007d3e:	01db      	lsls	r3, r3, #7
 8007d40:	440b      	add	r3, r1
 8007d42:	33a4      	adds	r3, #164	; 0xa4
 8007d44:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d03f      	beq.n	8007dce <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681a      	ldr	r2, [r3, #0]
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	3301      	adds	r3, #1
 8007d56:	01db      	lsls	r3, r3, #7
 8007d58:	4413      	add	r3, r2
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	68fa      	ldr	r2, [r7, #12]
 8007d5e:	6811      	ldr	r1, [r2, #0]
 8007d60:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	3301      	adds	r3, #1
 8007d68:	01db      	lsls	r3, r3, #7
 8007d6a:	440b      	add	r3, r1
 8007d6c:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681a      	ldr	r2, [r3, #0]
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	3301      	adds	r3, #1
 8007d76:	01db      	lsls	r3, r3, #7
 8007d78:	4413      	add	r3, r2
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	68f9      	ldr	r1, [r7, #12]
 8007d82:	6809      	ldr	r1, [r1, #0]
 8007d84:	431a      	orrs	r2, r3
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	3301      	adds	r3, #1
 8007d8a:	01db      	lsls	r3, r3, #7
 8007d8c:	440b      	add	r3, r1
 8007d8e:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d98:	d109      	bne.n	8007dae <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	6819      	ldr	r1, [r3, #0]
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	689a      	ldr	r2, [r3, #8]
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	01db      	lsls	r3, r3, #7
 8007da6:	440b      	add	r3, r1
 8007da8:	339c      	adds	r3, #156	; 0x9c
 8007daa:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8007dac:	e091      	b.n	8007ed2 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007db6:	f040 808c 	bne.w	8007ed2 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6819      	ldr	r1, [r3, #0]
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	689a      	ldr	r2, [r3, #8]
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	01db      	lsls	r3, r3, #7
 8007dc6:	440b      	add	r3, r1
 8007dc8:	33a8      	adds	r3, #168	; 0xa8
 8007dca:	601a      	str	r2, [r3, #0]
         break;
 8007dcc:	e081      	b.n	8007ed2 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	3301      	adds	r3, #1
 8007dd6:	01db      	lsls	r3, r3, #7
 8007dd8:	4413      	add	r3, r2
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	6811      	ldr	r1, [r2, #0]
 8007de0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	3301      	adds	r3, #1
 8007de8:	01db      	lsls	r3, r3, #7
 8007dea:	440b      	add	r3, r1
 8007dec:	601a      	str	r2, [r3, #0]
         break;
 8007dee:	e070      	b.n	8007ed2 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6819      	ldr	r1, [r3, #0]
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	68bb      	ldr	r3, [r7, #8]
 8007dfa:	01db      	lsls	r3, r3, #7
 8007dfc:	440b      	add	r3, r1
 8007dfe:	33a8      	adds	r3, #168	; 0xa8
 8007e00:	601a      	str	r2, [r3, #0]
        break;
 8007e02:	e069      	b.n	8007ed8 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	6819      	ldr	r1, [r3, #0]
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	01db      	lsls	r3, r3, #7
 8007e10:	440b      	add	r3, r1
 8007e12:	33ac      	adds	r3, #172	; 0xac
 8007e14:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d03f      	beq.n	8007e9e <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	3301      	adds	r3, #1
 8007e26:	01db      	lsls	r3, r3, #7
 8007e28:	4413      	add	r3, r2
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	68fa      	ldr	r2, [r7, #12]
 8007e2e:	6811      	ldr	r1, [r2, #0]
 8007e30:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	3301      	adds	r3, #1
 8007e38:	01db      	lsls	r3, r3, #7
 8007e3a:	440b      	add	r3, r1
 8007e3c:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	3301      	adds	r3, #1
 8007e46:	01db      	lsls	r3, r3, #7
 8007e48:	4413      	add	r3, r2
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	68f9      	ldr	r1, [r7, #12]
 8007e54:	6809      	ldr	r1, [r1, #0]
 8007e56:	431a      	orrs	r2, r3
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	01db      	lsls	r3, r3, #7
 8007e5e:	440b      	add	r3, r1
 8007e60:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e6a:	d109      	bne.n	8007e80 <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6819      	ldr	r1, [r3, #0]
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	689a      	ldr	r2, [r3, #8]
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	01db      	lsls	r3, r3, #7
 8007e78:	440b      	add	r3, r1
 8007e7a:	339c      	adds	r3, #156	; 0x9c
 8007e7c:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 8007e7e:	e02a      	b.n	8007ed6 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007e88:	d125      	bne.n	8007ed6 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6819      	ldr	r1, [r3, #0]
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	689a      	ldr	r2, [r3, #8]
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	01db      	lsls	r3, r3, #7
 8007e96:	440b      	add	r3, r1
 8007e98:	33a8      	adds	r3, #168	; 0xa8
 8007e9a:	601a      	str	r2, [r3, #0]
         break;
 8007e9c:	e01b      	b.n	8007ed6 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	01db      	lsls	r3, r3, #7
 8007ea8:	4413      	add	r3, r2
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	68fa      	ldr	r2, [r7, #12]
 8007eae:	6811      	ldr	r1, [r2, #0]
 8007eb0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	01db      	lsls	r3, r3, #7
 8007eba:	440b      	add	r3, r1
 8007ebc:	601a      	str	r2, [r3, #0]
         break;
 8007ebe:	e00a      	b.n	8007ed6 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2207      	movs	r2, #7
 8007ec4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	2200      	movs	r2, #0
 8007ecc:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

      break;
 8007ed0:	e002      	b.n	8007ed8 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8007ed2:	bf00      	nop
 8007ed4:	e000      	b.n	8007ed8 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8007ed6:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	2b07      	cmp	r3, #7
 8007ee2:	d101      	bne.n	8007ee8 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e008      	b.n	8007efa <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8007ef8:	2300      	movs	r3, #0
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	3714      	adds	r7, #20
 8007efe:	46bd      	mov	sp, r7
 8007f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop

08007f08 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	607a      	str	r2, [r7, #4]
 8007f14:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	d101      	bne.n	8007f26 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8007f22:	2302      	movs	r3, #2
 8007f24:	e01d      	b.n	8007f62 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d101      	bne.n	8007f34 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8007f30:	2302      	movs	r3, #2
 8007f32:	e016      	b.n	8007f62 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2201      	movs	r2, #1
 8007f38:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2202      	movs	r2, #2
 8007f40:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	687a      	ldr	r2, [r7, #4]
 8007f48:	68b9      	ldr	r1, [r7, #8]
 8007f4a:	68f8      	ldr	r0, [r7, #12]
 8007f4c:	f000 fc50 	bl	80087f0 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8007f60:	2300      	movs	r3, #0
}
 8007f62:	4618      	mov	r0, r3
 8007f64:	3710      	adds	r7, #16
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}

08007f6a <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 8007f6a:	b480      	push	{r7}
 8007f6c:	b083      	sub	sp, #12
 8007f6e:	af00      	add	r7, sp, #0
 8007f70:	6078      	str	r0, [r7, #4]
 8007f72:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	d101      	bne.n	8007f82 <HAL_HRTIM_WaveformOutputStart+0x18>
 8007f7e:	2302      	movs	r3, #2
 8007f80:	e01a      	b.n	8007fb8 <HAL_HRTIM_WaveformOutputStart+0x4e>
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2201      	movs	r2, #1
 8007f86:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2202      	movs	r2, #2
 8007f8e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f8d3 1394 	ldr.w	r1, [r3, #916]	; 0x394
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	683a      	ldr	r2, [r7, #0]
 8007fa0:	430a      	orrs	r2, r1
 8007fa2:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2201      	movs	r2, #1
 8007faa:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8007fb6:	2300      	movs	r3, #0
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	370c      	adds	r7, #12
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <HAL_HRTIM_WaveformOutputStop>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStop(HRTIM_HandleTypeDef * hhrtim,
                                               uint32_t OutputsToStop)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b083      	sub	sp, #12
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStop));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d101      	bne.n	8007fdc <HAL_HRTIM_WaveformOutputStop+0x18>
 8007fd8:	2302      	movs	r3, #2
 8007fda:	e01a      	b.n	8008012 <HAL_HRTIM_WaveformOutputStop+0x4e>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2202      	movs	r2, #2
 8007fe8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.ODISR |= (OutputsToStop);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f8d3 1398 	ldr.w	r1, [r3, #920]	; 0x398
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	683a      	ldr	r2, [r7, #0]
 8007ffa:	430a      	orrs	r2, r1
 8007ffc:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2200      	movs	r2, #0
 800800c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8008010:	2300      	movs	r3, #0
}
 8008012:	4618      	mov	r0, r3
 8008014:	370c      	adds	r7, #12
 8008016:	46bd      	mov	sp, r7
 8008018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801c:	4770      	bx	lr
	...

08008020 <HAL_HRTIM_WaveformCountStart_IT>:
  *       function.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart_IT(HRTIM_HandleTypeDef * hhrtim,
                                                    uint32_t Timers)
{
 8008020:	b480      	push	{r7}
 8008022:	b085      	sub	sp, #20
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8008030:	2b01      	cmp	r3, #1
 8008032:	d101      	bne.n	8008038 <HAL_HRTIM_WaveformCountStart_IT+0x18>
 8008034:	2302      	movs	r3, #2
 8008036:	e05b      	b.n	80080f0 <HAL_HRTIM_WaveformCountStart_IT+0xd0>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2202      	movs	r2, #2
 8008044:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable HRTIM interrupts (if required) */
  __HAL_HRTIM_ENABLE_IT(hhrtim, hhrtim->Init.HRTIMInterruptResquests);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f8d3 1390 	ldr.w	r1, [r3, #912]	; 0x390
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	685a      	ldr	r2, [r3, #4]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	430a      	orrs	r2, r1
 800805a:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390

  /* Enable master timer related interrupts (if required) */
  if ((Timers & HRTIM_TIMERID_MASTER) != 0U)
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008064:	2b00      	cmp	r3, #0
 8008066:	d009      	beq.n	800807c <HAL_HRTIM_WaveformCountStart_IT+0x5c>
  {
    __HAL_HRTIM_MASTER_ENABLE_IT(hhrtim,
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	68d9      	ldr	r1, [r3, #12]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	430a      	orrs	r2, r1
 800807a:	60da      	str	r2, [r3, #12]
                                 hhrtim->TimerParam[HRTIM_TIMERINDEX_MASTER].InterruptRequests);
  }

  /* Enable timing unit related interrupts (if required) */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 800807c:	2300      	movs	r3, #0
 800807e:	73fb      	strb	r3, [r7, #15]
 8008080:	e022      	b.n	80080c8 <HAL_HRTIM_WaveformCountStart_IT+0xa8>
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    if ((Timers & TimerIdxToTimerId[timer_idx]) != 0U)
 8008082:	7bfb      	ldrb	r3, [r7, #15]
 8008084:	4a1d      	ldr	r2, [pc, #116]	; (80080fc <HAL_HRTIM_WaveformCountStart_IT+0xdc>)
 8008086:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	4013      	ands	r3, r2
 800808e:	2b00      	cmp	r3, #0
 8008090:	d017      	beq.n	80080c2 <HAL_HRTIM_WaveformCountStart_IT+0xa2>
    {
      __HAL_HRTIM_TIMER_ENABLE_IT(hhrtim,
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	7bfb      	ldrb	r3, [r7, #15]
 8008098:	01db      	lsls	r3, r3, #7
 800809a:	4413      	add	r3, r2
 800809c:	338c      	adds	r3, #140	; 0x8c
 800809e:	6818      	ldr	r0, [r3, #0]
 80080a0:	7bfa      	ldrb	r2, [r7, #15]
 80080a2:	6879      	ldr	r1, [r7, #4]
 80080a4:	4613      	mov	r3, r2
 80080a6:	00db      	lsls	r3, r3, #3
 80080a8:	1a9b      	subs	r3, r3, r2
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	440b      	add	r3, r1
 80080ae:	3320      	adds	r3, #32
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6819      	ldr	r1, [r3, #0]
 80080b6:	7bfb      	ldrb	r3, [r7, #15]
 80080b8:	4302      	orrs	r2, r0
 80080ba:	01db      	lsls	r3, r3, #7
 80080bc:	440b      	add	r3, r1
 80080be:	338c      	adds	r3, #140	; 0x8c
 80080c0:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80080c2:	7bfb      	ldrb	r3, [r7, #15]
 80080c4:	3301      	adds	r3, #1
 80080c6:	73fb      	strb	r3, [r7, #15]
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
 80080c8:	7bfb      	ldrb	r3, [r7, #15]
 80080ca:	2b04      	cmp	r3, #4
 80080cc:	d9d9      	bls.n	8008082 <HAL_HRTIM_WaveformCountStart_IT+0x62>
                                  hhrtim->TimerParam[timer_idx].InterruptRequests);
    }
  }

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	6819      	ldr	r1, [r3, #0]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	683a      	ldr	r2, [r7, #0]
 80080da:	430a      	orrs	r2, r1
 80080dc:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;}
 80080ee:	2300      	movs	r3, #0
 80080f0:	4618      	mov	r0, r3
 80080f2:	3714      	adds	r7, #20
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr
 80080fc:	2000002c 	.word	0x2000002c

08008100 <HAL_HRTIM_WaveformCountStop_IT>:
  * @note The counter of a timer is stopped only if all timer outputs are disabled
  * @note All enabled timer related interrupts are disabled.
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStop_IT(HRTIM_HandleTypeDef * hhrtim,
                                                   uint32_t Timers)
{
 8008100:	b480      	push	{r7}
 8008102:	b085      	sub	sp, #20
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	6039      	str	r1, [r7, #0]
  /* ++ WA */
  __IO uint32_t delai = (uint32_t)(0x17FU);
 800810a:	f240 137f 	movw	r3, #383	; 0x17f
 800810e:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8008116:	2b01      	cmp	r3, #1
 8008118:	d101      	bne.n	800811e <HAL_HRTIM_WaveformCountStop_IT+0x1e>
 800811a:	2302      	movs	r3, #2
 800811c:	e065      	b.n	80081ea <HAL_HRTIM_WaveformCountStop_IT+0xea>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2201      	movs	r2, #1
 8008122:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2202      	movs	r2, #2
 800812a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Disable HRTIM interrupts (if required) */
  __HAL_HRTIM_DISABLE_IT(hhrtim, hhrtim->Init.HRTIMInterruptResquests);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f8d3 1390 	ldr.w	r1, [r3, #912]	; 0x390
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	43da      	mvns	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	400a      	ands	r2, r1
 8008142:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390

  /* Disable master timer related interrupts (if required) */
  if ((Timers & HRTIM_TIMERID_MASTER) != 0U)
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00a      	beq.n	8008166 <HAL_HRTIM_WaveformCountStop_IT+0x66>
  {
    /* Interrupts enable flag must be cleared one by one */
    __HAL_HRTIM_MASTER_DISABLE_IT(hhrtim, hhrtim->TimerParam[HRTIM_TIMERINDEX_MASTER].InterruptRequests);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	68d9      	ldr	r1, [r3, #12]
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800815c:	43da      	mvns	r2, r3
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	400a      	ands	r2, r1
 8008164:	60da      	str	r2, [r3, #12]
  }

  /* Disable timing unit related interrupts (if required) */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8008166:	2300      	movs	r3, #0
 8008168:	73fb      	strb	r3, [r7, #15]
 800816a:	e023      	b.n	80081b4 <HAL_HRTIM_WaveformCountStop_IT+0xb4>
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    if ((Timers & TimerIdxToTimerId[timer_idx]) != 0U)
 800816c:	7bfb      	ldrb	r3, [r7, #15]
 800816e:	4a22      	ldr	r2, [pc, #136]	; (80081f8 <HAL_HRTIM_WaveformCountStop_IT+0xf8>)
 8008170:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	4013      	ands	r3, r2
 8008178:	2b00      	cmp	r3, #0
 800817a:	d018      	beq.n	80081ae <HAL_HRTIM_WaveformCountStop_IT+0xae>
    {
      __HAL_HRTIM_TIMER_DISABLE_IT(hhrtim, timer_idx, hhrtim->TimerParam[timer_idx].InterruptRequests);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681a      	ldr	r2, [r3, #0]
 8008180:	7bfb      	ldrb	r3, [r7, #15]
 8008182:	01db      	lsls	r3, r3, #7
 8008184:	4413      	add	r3, r2
 8008186:	338c      	adds	r3, #140	; 0x8c
 8008188:	6818      	ldr	r0, [r3, #0]
 800818a:	7bfa      	ldrb	r2, [r7, #15]
 800818c:	6879      	ldr	r1, [r7, #4]
 800818e:	4613      	mov	r3, r2
 8008190:	00db      	lsls	r3, r3, #3
 8008192:	1a9b      	subs	r3, r3, r2
 8008194:	009b      	lsls	r3, r3, #2
 8008196:	440b      	add	r3, r1
 8008198:	3320      	adds	r3, #32
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	43da      	mvns	r2, r3
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6819      	ldr	r1, [r3, #0]
 80081a2:	7bfb      	ldrb	r3, [r7, #15]
 80081a4:	4002      	ands	r2, r0
 80081a6:	01db      	lsls	r3, r3, #7
 80081a8:	440b      	add	r3, r1
 80081aa:	338c      	adds	r3, #140	; 0x8c
 80081ac:	601a      	str	r2, [r3, #0]
       timer_idx++)
 80081ae:	7bfb      	ldrb	r3, [r7, #15]
 80081b0:	3301      	adds	r3, #1
 80081b2:	73fb      	strb	r3, [r7, #15]
       timer_idx < HRTIM_TIMERINDEX_MASTER ;
 80081b4:	7bfb      	ldrb	r3, [r7, #15]
 80081b6:	2b04      	cmp	r3, #4
 80081b8:	d9d8      	bls.n	800816c <HAL_HRTIM_WaveformCountStop_IT+0x6c>
    }
  }

  /* ++ WA */
  do { delai--; } while (delai != 0U);
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	3b01      	subs	r3, #1
 80081be:	60bb      	str	r3, [r7, #8]
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d1f9      	bne.n	80081ba <HAL_HRTIM_WaveformCountStop_IT+0xba>
  /* -- WA */

  /* Disable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR &= ~(Timers);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	6819      	ldr	r1, [r3, #0]
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	43da      	mvns	r2, r3
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	400a      	ands	r2, r1
 80081d6:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2201      	movs	r2, #1
 80081dc:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3714      	adds	r7, #20
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	2000002c 	.word	0x2000002c

080081fc <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef * hhrtim,
                          uint32_t TimerIdx)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b082      	sub	sp, #8
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2bff      	cmp	r3, #255	; 0xff
 800820a:	d103      	bne.n	8008214 <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fc29 	bl	8008a64 <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8008212:	e00a      	b.n	800822a <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	2b05      	cmp	r3, #5
 8008218:	d103      	bne.n	8008222 <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 fca0 	bl	8008b60 <HRTIM_Master_ISR>
}
 8008220:	e003      	b.n	800822a <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8008222:	6839      	ldr	r1, [r7, #0]
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f000 fd45 	bl	8008cb4 <HRTIM_Timer_ISR>
}
 800822a:	bf00      	nop
 800822c:	3708      	adds	r7, #8
 800822e:	46bd      	mov	sp, r7
 8008230:	bd80      	pop	{r7, pc}

08008232 <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8008232:	b480      	push	{r7}
 8008234:	b083      	sub	sp, #12
 8008236:	af00      	add	r7, sp, #0
 8008238:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 800823a:	bf00      	nop
 800823c:	370c      	adds	r7, #12
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr

08008246 <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8008246:	b480      	push	{r7}
 8008248:	b083      	sub	sp, #12
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 800824e:	bf00      	nop
 8008250:	370c      	adds	r7, #12
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr

0800825a <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef * hhrtim)
{
 800825a:	b480      	push	{r7}
 800825c:	b083      	sub	sp, #12
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8008262:	bf00      	nop
 8008264:	370c      	adds	r7, #12
 8008266:	46bd      	mov	sp, r7
 8008268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826c:	4770      	bx	lr

0800826e <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef * hhrtim)
{
 800826e:	b480      	push	{r7}
 8008270:	b083      	sub	sp, #12
 8008272:	af00      	add	r7, sp, #0
 8008274:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8008276:	bf00      	nop
 8008278:	370c      	adds	r7, #12
 800827a:	46bd      	mov	sp, r7
 800827c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008280:	4770      	bx	lr

08008282 <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef * hhrtim)
{
 8008282:	b480      	push	{r7}
 8008284:	b083      	sub	sp, #12
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 800828a:	bf00      	nop
 800828c:	370c      	adds	r7, #12
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef * hhrtim)
{
 8008296:	b480      	push	{r7}
 8008298:	b083      	sub	sp, #12
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 800829e:	bf00      	nop
 80082a0:	370c      	adds	r7, #12
 80082a2:	46bd      	mov	sp, r7
 80082a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a8:	4770      	bx	lr

080082aa <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef * hhrtim)
{
 80082aa:	b480      	push	{r7}
 80082ac:	b083      	sub	sp, #12
 80082ae:	af00      	add	r7, sp, #0
 80082b0:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 80082b2:	bf00      	nop
 80082b4:	370c      	adds	r7, #12
 80082b6:	46bd      	mov	sp, r7
 80082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082bc:	4770      	bx	lr

080082be <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef * hhrtim)
{
 80082be:	b480      	push	{r7}
 80082c0:	b083      	sub	sp, #12
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 80082c6:	bf00      	nop
 80082c8:	370c      	adds	r7, #12
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr

080082d2 <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80082d2:	b480      	push	{r7}
 80082d4:	b083      	sub	sp, #12
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
 80082da:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 80082dc:	bf00      	nop
 80082de:	370c      	adds	r7, #12
 80082e0:	46bd      	mov	sp, r7
 80082e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e6:	4770      	bx	lr

080082e8 <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	6078      	str	r0, [r7, #4]
 80082f0:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 80082f2:	bf00      	nop
 80082f4:	370c      	adds	r7, #12
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr

080082fe <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80082fe:	b480      	push	{r7}
 8008300:	b083      	sub	sp, #12
 8008302:	af00      	add	r7, sp, #0
 8008304:	6078      	str	r0, [r7, #4]
 8008306:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr

08008314 <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008314:	b480      	push	{r7}
 8008316:	b083      	sub	sp, #12
 8008318:	af00      	add	r7, sp, #0
 800831a:	6078      	str	r0, [r7, #4]
 800831c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 800831e:	bf00      	nop
 8008320:	370c      	adds	r7, #12
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr

0800832a <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 800832a:	b480      	push	{r7}
 800832c:	b083      	sub	sp, #12
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
 8008332:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 8008334:	bf00      	nop
 8008336:	370c      	adds	r7, #12
 8008338:	46bd      	mov	sp, r7
 800833a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833e:	4770      	bx	lr

08008340 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008340:	b480      	push	{r7}
 8008342:	b083      	sub	sp, #12
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 800834a:	bf00      	nop
 800834c:	370c      	adds	r7, #12
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr

08008356 <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008356:	b480      	push	{r7}
 8008358:	b083      	sub	sp, #12
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
 800835e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 8008360:	bf00      	nop
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 8008376:	bf00      	nop
 8008378:	370c      	adds	r7, #12
 800837a:	46bd      	mov	sp, r7
 800837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008380:	4770      	bx	lr

08008382 <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008382:	b480      	push	{r7}
 8008384:	b083      	sub	sp, #12
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
 800838a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 800838c:	bf00      	nop
 800838e:	370c      	adds	r7, #12
 8008390:	46bd      	mov	sp, r7
 8008392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008396:	4770      	bx	lr

08008398 <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 8008398:	b480      	push	{r7}
 800839a:	b083      	sub	sp, #12
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
 80083a0:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 80083a2:	bf00      	nop
 80083a4:	370c      	adds	r7, #12
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr

080083ae <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef * hhrtim,
                                              uint32_t TimerIdx)
{
 80083ae:	b480      	push	{r7}
 80083b0:	b083      	sub	sp, #12
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
 80083b6:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 80083b8:	bf00      	nop
 80083ba:	370c      	adds	r7, #12
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b085      	sub	sp, #20
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f023 0307 	bic.w	r3, r3, #7
 80083dc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	68fa      	ldr	r2, [r7, #12]
 80083e4:	4313      	orrs	r3, r2
 80083e6:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f023 0318 	bic.w	r3, r3, #24
 80083ee:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	68db      	ldr	r3, [r3, #12]
 80083f4:	68fa      	ldr	r2, [r7, #12]
 80083f6:	4313      	orrs	r3, r2
 80083f8:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	68fa      	ldr	r2, [r7, #12]
 8008400:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	683a      	ldr	r2, [r7, #0]
 8008408:	6812      	ldr	r2, [r2, #0]
 800840a:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	683a      	ldr	r2, [r7, #0]
 8008412:	6852      	ldr	r2, [r2, #4]
 8008414:	619a      	str	r2, [r3, #24]
}
 8008416:	bf00      	nop
 8008418:	3714      	adds	r7, #20
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr

08008422 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8008422:	b480      	push	{r7}
 8008424:	b087      	sub	sp, #28
 8008426:	af00      	add	r7, sp, #0
 8008428:	60f8      	str	r0, [r7, #12]
 800842a:	60b9      	str	r1, [r7, #8]
 800842c:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681a      	ldr	r2, [r3, #0]
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	3301      	adds	r3, #1
 8008436:	01db      	lsls	r3, r3, #7
 8008438:	4413      	add	r3, r2
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	f023 0307 	bic.w	r3, r3, #7
 8008444:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	697a      	ldr	r2, [r7, #20]
 800844c:	4313      	orrs	r3, r2
 800844e:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	f023 0318 	bic.w	r3, r3, #24
 8008456:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	68db      	ldr	r3, [r3, #12]
 800845c:	697a      	ldr	r2, [r7, #20]
 800845e:	4313      	orrs	r3, r2
 8008460:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681a      	ldr	r2, [r3, #0]
 8008466:	68bb      	ldr	r3, [r7, #8]
 8008468:	3301      	adds	r3, #1
 800846a:	01db      	lsls	r3, r3, #7
 800846c:	4413      	add	r3, r2
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6819      	ldr	r1, [r3, #0]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	01db      	lsls	r3, r3, #7
 800847e:	440b      	add	r3, r1
 8008480:	3394      	adds	r3, #148	; 0x94
 8008482:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6819      	ldr	r1, [r3, #0]
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	685a      	ldr	r2, [r3, #4]
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	01db      	lsls	r3, r3, #7
 8008490:	440b      	add	r3, r1
 8008492:	3398      	adds	r3, #152	; 0x98
 8008494:	601a      	str	r2, [r3, #0]
}
 8008496:	bf00      	nop
 8008498:	371c      	adds	r7, #28
 800849a:	46bd      	mov	sp, r7
 800849c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a0:	4770      	bx	lr

080084a2 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 80084a2:	b480      	push	{r7}
 80084a4:	b085      	sub	sp, #20
 80084a6:	af00      	add	r7, sp, #0
 80084a8:	6078      	str	r0, [r7, #4]
 80084aa:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 80084bc:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	f023 0320 	bic.w	r3, r3, #32
 80084c4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 80084c6:	683b      	ldr	r3, [r7, #0]
 80084c8:	695b      	ldr	r3, [r3, #20]
 80084ca:	68fa      	ldr	r2, [r7, #12]
 80084cc:	4313      	orrs	r3, r2
 80084ce:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80084d6:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	699b      	ldr	r3, [r3, #24]
 80084dc:	68fa      	ldr	r2, [r7, #12]
 80084de:	4313      	orrs	r3, r2
 80084e0:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80084e8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	69db      	ldr	r3, [r3, #28]
 80084ee:	68fa      	ldr	r2, [r7, #12]
 80084f0:	4313      	orrs	r3, r2
 80084f2:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80084fa:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	6a1b      	ldr	r3, [r3, #32]
 8008500:	68fa      	ldr	r2, [r7, #12]
 8008502:	4313      	orrs	r3, r2
 8008504:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800850c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	4313      	orrs	r3, r2
 8008516:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800851e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008524:	009b      	lsls	r3, r3, #2
 8008526:	68fa      	ldr	r2, [r7, #12]
 8008528:	4313      	orrs	r3, r2
 800852a:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008532:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008538:	68fa      	ldr	r2, [r7, #12]
 800853a:	4313      	orrs	r3, r2
 800853c:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008544:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800854a:	68ba      	ldr	r2, [r7, #8]
 800854c:	4313      	orrs	r3, r2
 800854e:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	68fa      	ldr	r2, [r7, #12]
 8008556:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8008562:	bf00      	nop
 8008564:	3714      	adds	r7, #20
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
	...

08008570 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8008570:	b480      	push	{r7}
 8008572:	b08b      	sub	sp, #44	; 0x2c
 8008574:	af00      	add	r7, sp, #0
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	60b9      	str	r1, [r7, #8]
 800857a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681a      	ldr	r2, [r3, #0]
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	3301      	adds	r3, #1
 8008584:	01db      	lsls	r3, r3, #7
 8008586:	4413      	add	r3, r2
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	68fa      	ldr	r2, [r7, #12]
 800858c:	6811      	ldr	r1, [r2, #0]
 800858e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	3301      	adds	r3, #1
 8008596:	01db      	lsls	r3, r3, #7
 8008598:	440b      	add	r3, r1
 800859a:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	3301      	adds	r3, #1
 80085a4:	01db      	lsls	r3, r3, #7
 80085a6:	4413      	add	r3, r2
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	01db      	lsls	r3, r3, #7
 80085b4:	4413      	add	r3, r2
 80085b6:	33e8      	adds	r3, #232	; 0xe8
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681a      	ldr	r2, [r3, #0]
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	01db      	lsls	r3, r3, #7
 80085c4:	4413      	add	r3, r2
 80085c6:	33e4      	adds	r3, #228	; 0xe4
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 80085d4:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80085d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085d8:	f023 0320 	bic.w	r3, r3, #32
 80085dc:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	695b      	ldr	r3, [r3, #20]
 80085e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085e4:	4313      	orrs	r3, r2
 80085e6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 80085e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80085ee:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	699b      	ldr	r3, [r3, #24]
 80085f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085f6:	4313      	orrs	r3, r2
 80085f8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 80085fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008600:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	69db      	ldr	r3, [r3, #28]
 8008606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008608:	4313      	orrs	r3, r2
 800860a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 800860c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800860e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008612:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6a1b      	ldr	r3, [r3, #32]
 8008618:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800861a:	4313      	orrs	r3, r2
 800861c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 800861e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008620:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8008624:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800862a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800862c:	4313      	orrs	r3, r2
 800862e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8008630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008632:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008636:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800863c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800863e:	4313      	orrs	r3, r2
 8008640:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8008642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008644:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008648:	627b      	str	r3, [r7, #36]	; 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800864e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008652:	d103      	bne.n	800865c <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8008654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008656:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800865a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 800865c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800865e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008662:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800866a:	4313      	orrs	r3, r2
 800866c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 800866e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008670:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008674:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800867a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800867c:	4313      	orrs	r3, r2
 800867e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8008680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008682:	f023 73fc 	bic.w	r3, r3, #33030144	; 0x1f80000
 8008686:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800868c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800868e:	4313      	orrs	r3, r2
 8008690:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8008692:	69bb      	ldr	r3, [r7, #24]
 8008694:	f023 031f 	bic.w	r3, r3, #31
 8008698:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800869e:	f003 031f 	and.w	r3, r3, #31
 80086a2:	69ba      	ldr	r2, [r7, #24]
 80086a4:	4313      	orrs	r3, r2
 80086a6:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80086ae:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086b4:	69ba      	ldr	r2, [r7, #24]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d108      	bne.n	80086d4 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 80086c2:	6a3b      	ldr	r3, [r7, #32]
 80086c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086c8:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ce:	6a3a      	ldr	r2, [r7, #32]
 80086d0:	4313      	orrs	r3, r2
 80086d2:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086d8:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 80086dc:	d004      	beq.n	80086e8 <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086e2:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 80086e6:	d103      	bne.n	80086f0 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ec:	2b40      	cmp	r3, #64	; 0x40
 80086ee:	d108      	bne.n	8008702 <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 80086f0:	6a3b      	ldr	r3, [r7, #32]
 80086f2:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
 80086f6:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086fc:	6a3a      	ldr	r2, [r7, #32]
 80086fe:	4313      	orrs	r3, r2
 8008700:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008706:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	2b04      	cmp	r3, #4
 800870c:	d843      	bhi.n	8008796 <HRTIM_TimingUnitWaveform_Config+0x226>
 800870e:	a201      	add	r2, pc, #4	; (adr r2, 8008714 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 8008710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008714:	08008729 	.word	0x08008729
 8008718:	0800873f 	.word	0x0800873f
 800871c:	08008755 	.word	0x08008755
 8008720:	0800876b 	.word	0x0800876b
 8008724:	08008781 	.word	0x08008781
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800872e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008734:	005b      	lsls	r3, r3, #1
 8008736:	69fa      	ldr	r2, [r7, #28]
 8008738:	4313      	orrs	r3, r2
 800873a:	61fb      	str	r3, [r7, #28]
      break;
 800873c:	e02c      	b.n	8008798 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 800873e:	69fb      	ldr	r3, [r7, #28]
 8008740:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008744:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	69fa      	ldr	r2, [r7, #28]
 800874e:	4313      	orrs	r3, r2
 8008750:	61fb      	str	r3, [r7, #28]
      break;
 8008752:	e021      	b.n	8008798 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800875a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008760:	00db      	lsls	r3, r3, #3
 8008762:	69fa      	ldr	r2, [r7, #28]
 8008764:	4313      	orrs	r3, r2
 8008766:	61fb      	str	r3, [r7, #28]
      break;
 8008768:	e016      	b.n	8008798 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 800876a:	69fb      	ldr	r3, [r7, #28]
 800876c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008770:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008776:	011b      	lsls	r3, r3, #4
 8008778:	69fa      	ldr	r2, [r7, #28]
 800877a:	4313      	orrs	r3, r2
 800877c:	61fb      	str	r3, [r7, #28]
      break;
 800877e:	e00b      	b.n	8008798 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8008780:	69fb      	ldr	r3, [r7, #28]
 8008782:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008786:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800878c:	015b      	lsls	r3, r3, #5
 800878e:	69fa      	ldr	r2, [r7, #28]
 8008790:	4313      	orrs	r3, r2
 8008792:	61fb      	str	r3, [r7, #28]
      break;
 8008794:	e000      	b.n	8008798 <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 8008796:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	3301      	adds	r3, #1
 80087a0:	01db      	lsls	r3, r3, #7
 80087a2:	4413      	add	r3, r2
 80087a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087a6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681a      	ldr	r2, [r3, #0]
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	01db      	lsls	r3, r3, #7
 80087b0:	4413      	add	r3, r2
 80087b2:	33e8      	adds	r3, #232	; 0xe8
 80087b4:	69ba      	ldr	r2, [r7, #24]
 80087b6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	681a      	ldr	r2, [r3, #0]
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	01db      	lsls	r3, r3, #7
 80087c0:	4413      	add	r3, r2
 80087c2:	33e4      	adds	r3, #228	; 0xe4
 80087c4:	6a3a      	ldr	r2, [r7, #32]
 80087c6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	01db      	lsls	r3, r3, #7
 80087d0:	4413      	add	r3, r2
 80087d2:	33d4      	adds	r3, #212	; 0xd4
 80087d4:	697a      	ldr	r2, [r7, #20]
 80087d6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	69fa      	ldr	r2, [r7, #28]
 80087de:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 80087e2:	bf00      	nop
 80087e4:	372c      	adds	r7, #44	; 0x2c
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop

080087f0 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b089      	sub	sp, #36	; 0x24
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	60f8      	str	r0, [r7, #12]
 80087f8:	60b9      	str	r1, [r7, #8]
 80087fa:	607a      	str	r2, [r7, #4]
 80087fc:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80087fe:	2300      	movs	r3, #0
 8008800:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	01db      	lsls	r3, r3, #7
 800880a:	4413      	add	r3, r2
 800880c:	33e4      	adds	r3, #228	; 0xe4
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681a      	ldr	r2, [r3, #0]
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	01db      	lsls	r3, r3, #7
 800881a:	4413      	add	r3, r2
 800881c:	33b8      	adds	r3, #184	; 0xb8
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	617b      	str	r3, [r7, #20]

  switch (Output)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008828:	d04d      	beq.n	80088c6 <HRTIM_OutputConfig+0xd6>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008830:	d85e      	bhi.n	80088f0 <HRTIM_OutputConfig+0x100>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008838:	d032      	beq.n	80088a0 <HRTIM_OutputConfig+0xb0>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008840:	d856      	bhi.n	80088f0 <HRTIM_OutputConfig+0x100>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2b80      	cmp	r3, #128	; 0x80
 8008846:	d03e      	beq.n	80088c6 <HRTIM_OutputConfig+0xd6>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2b80      	cmp	r3, #128	; 0x80
 800884c:	d850      	bhi.n	80088f0 <HRTIM_OutputConfig+0x100>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2b40      	cmp	r3, #64	; 0x40
 8008852:	d025      	beq.n	80088a0 <HRTIM_OutputConfig+0xb0>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2b40      	cmp	r3, #64	; 0x40
 8008858:	d84a      	bhi.n	80088f0 <HRTIM_OutputConfig+0x100>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2b01      	cmp	r3, #1
 800885e:	d01f      	beq.n	80088a0 <HRTIM_OutputConfig+0xb0>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d044      	beq.n	80088f0 <HRTIM_OutputConfig+0x100>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2b20      	cmp	r3, #32
 800886a:	d841      	bhi.n	80088f0 <HRTIM_OutputConfig+0x100>
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2b02      	cmp	r3, #2
 8008870:	d33e      	bcc.n	80088f0 <HRTIM_OutputConfig+0x100>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	3b02      	subs	r3, #2
 8008876:	2201      	movs	r2, #1
 8008878:	409a      	lsls	r2, r3
 800887a:	4b48      	ldr	r3, [pc, #288]	; (800899c <HRTIM_OutputConfig+0x1ac>)
 800887c:	4013      	ands	r3, r2
 800887e:	2b00      	cmp	r3, #0
 8008880:	bf14      	ite	ne
 8008882:	2301      	movne	r3, #1
 8008884:	2300      	moveq	r3, #0
 8008886:	b2db      	uxtb	r3, r3
 8008888:	2b00      	cmp	r3, #0
 800888a:	d11c      	bne.n	80088c6 <HRTIM_OutputConfig+0xd6>
 800888c:	f244 0304 	movw	r3, #16388	; 0x4004
 8008890:	4013      	ands	r3, r2
 8008892:	2b00      	cmp	r3, #0
 8008894:	bf14      	ite	ne
 8008896:	2301      	movne	r3, #1
 8008898:	2300      	moveq	r3, #0
 800889a:	b2db      	uxtb	r3, r3
 800889c:	2b00      	cmp	r3, #0
 800889e:	d027      	beq.n	80088f0 <HRTIM_OutputConfig+0x100>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	6819      	ldr	r1, [r3, #0]
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	685a      	ldr	r2, [r3, #4]
 80088a8:	68bb      	ldr	r3, [r7, #8]
 80088aa:	01db      	lsls	r3, r3, #7
 80088ac:	440b      	add	r3, r1
 80088ae:	33bc      	adds	r3, #188	; 0xbc
 80088b0:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6819      	ldr	r1, [r3, #0]
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	689a      	ldr	r2, [r3, #8]
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	01db      	lsls	r3, r3, #7
 80088be:	440b      	add	r3, r1
 80088c0:	33c0      	adds	r3, #192	; 0xc0
 80088c2:	601a      	str	r2, [r3, #0]
      break;
 80088c4:	e015      	b.n	80088f2 <HRTIM_OutputConfig+0x102>
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	6819      	ldr	r1, [r3, #0]
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	685a      	ldr	r2, [r3, #4]
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	01db      	lsls	r3, r3, #7
 80088d2:	440b      	add	r3, r1
 80088d4:	33c4      	adds	r3, #196	; 0xc4
 80088d6:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	6819      	ldr	r1, [r3, #0]
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	689a      	ldr	r2, [r3, #8]
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	01db      	lsls	r3, r3, #7
 80088e4:	440b      	add	r3, r1
 80088e6:	33c8      	adds	r3, #200	; 0xc8
 80088e8:	601a      	str	r2, [r3, #0]
      shift = 16U;
 80088ea:	2310      	movs	r3, #16
 80088ec:	61bb      	str	r3, [r7, #24]
      break;
 80088ee:	e000      	b.n	80088f2 <HRTIM_OutputConfig+0x102>
    }

  default:
    break;
 80088f0:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 80088f2:	22fe      	movs	r2, #254	; 0xfe
 80088f4:	69bb      	ldr	r3, [r7, #24]
 80088f6:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 80088fa:	43db      	mvns	r3, r3
 80088fc:	69fa      	ldr	r2, [r7, #28]
 80088fe:	4013      	ands	r3, r2
 8008900:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	681a      	ldr	r2, [r3, #0]
 8008906:	69bb      	ldr	r3, [r7, #24]
 8008908:	fa02 f303 	lsl.w	r3, r2, r3
 800890c:	69fa      	ldr	r2, [r7, #28]
 800890e:	4313      	orrs	r3, r2
 8008910:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	68da      	ldr	r2, [r3, #12]
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	fa02 f303 	lsl.w	r3, r2, r3
 800891c:	69fa      	ldr	r2, [r7, #28]
 800891e:	4313      	orrs	r3, r2
 8008920:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	691a      	ldr	r2, [r3, #16]
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	fa02 f303 	lsl.w	r3, r2, r3
 800892c:	69fa      	ldr	r2, [r7, #28]
 800892e:	4313      	orrs	r3, r2
 8008930:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	695a      	ldr	r2, [r3, #20]
 8008936:	69bb      	ldr	r3, [r7, #24]
 8008938:	fa02 f303 	lsl.w	r3, r2, r3
 800893c:	69fa      	ldr	r2, [r7, #28]
 800893e:	4313      	orrs	r3, r2
 8008940:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	699a      	ldr	r2, [r3, #24]
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	fa02 f303 	lsl.w	r3, r2, r3
 800894c:	69fa      	ldr	r2, [r7, #28]
 800894e:	4313      	orrs	r3, r2
 8008950:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	691b      	ldr	r3, [r3, #16]
 8008956:	2b08      	cmp	r3, #8
 8008958:	d111      	bne.n	800897e <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8008960:	2b00      	cmp	r3, #0
 8008962:	d10c      	bne.n	800897e <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800896a:	2b00      	cmp	r3, #0
 800896c:	d107      	bne.n	800897e <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	69da      	ldr	r2, [r3, #28]
 8008972:	69bb      	ldr	r3, [r7, #24]
 8008974:	fa02 f303 	lsl.w	r3, r2, r3
 8008978:	69fa      	ldr	r2, [r7, #28]
 800897a:	4313      	orrs	r3, r2
 800897c:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	01db      	lsls	r3, r3, #7
 8008986:	4413      	add	r3, r2
 8008988:	33e4      	adds	r3, #228	; 0xe4
 800898a:	69fa      	ldr	r2, [r7, #28]
 800898c:	601a      	str	r2, [r3, #0]
}
 800898e:	bf00      	nop
 8008990:	3724      	adds	r7, #36	; 0x24
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop
 800899c:	40000041 	.word	0x40000041

080089a0 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	2b05      	cmp	r3, #5
 80089ae:	d851      	bhi.n	8008a54 <HRTIM_ForceRegistersUpdate+0xb4>
 80089b0:	a201      	add	r2, pc, #4	; (adr r2, 80089b8 <HRTIM_ForceRegistersUpdate+0x18>)
 80089b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b6:	bf00      	nop
 80089b8:	080089e7 	.word	0x080089e7
 80089bc:	080089fd 	.word	0x080089fd
 80089c0:	08008a13 	.word	0x08008a13
 80089c4:	08008a29 	.word	0x08008a29
 80089c8:	08008a3f 	.word	0x08008a3f
 80089cc:	080089d1 	.word	0x080089d1
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f042 0201 	orr.w	r2, r2, #1
 80089e0:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80089e4:	e037      	b.n	8008a56 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f042 0202 	orr.w	r2, r2, #2
 80089f6:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 80089fa:	e02c      	b.n	8008a56 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f042 0204 	orr.w	r2, r2, #4
 8008a0c:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008a10:	e021      	b.n	8008a56 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f042 0208 	orr.w	r2, r2, #8
 8008a22:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008a26:	e016      	b.n	8008a56 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f042 0210 	orr.w	r2, r2, #16
 8008a38:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008a3c:	e00b      	b.n	8008a56 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	f042 0220 	orr.w	r2, r2, #32
 8008a4e:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8008a52:	e000      	b.n	8008a56 <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 8008a54:	bf00      	nop
  }
}
 8008a56:	bf00      	nop
 8008a58:	370c      	adds	r7, #12
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop

08008a64 <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef * hhrtim)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b084      	sub	sp, #16
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f8d3 3388 	ldr.w	r3, [r3, #904]	; 0x388
 8008a74:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f8d3 3390 	ldr.w	r3, [r3, #912]	; 0x390
 8008a7e:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f003 0301 	and.w	r3, r3, #1
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d00c      	beq.n	8008aa4 <HRTIM_HRTIM_ISR+0x40>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	f003 0301 	and.w	r3, r3, #1
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d007      	beq.n	8008aa4 <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2201      	movs	r2, #1
 8008a9a:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f7ff fbc7 	bl	8008232 <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f003 0302 	and.w	r3, r3, #2
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00c      	beq.n	8008ac8 <HRTIM_HRTIM_ISR+0x64>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	f003 0302 	and.w	r3, r3, #2
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d007      	beq.n	8008ac8 <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2202      	movs	r2, #2
 8008abe:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f7ff fbbf 	bl	8008246 <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	f003 0304 	and.w	r3, r3, #4
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d00c      	beq.n	8008aec <HRTIM_HRTIM_ISR+0x88>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	f003 0304 	and.w	r3, r3, #4
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d007      	beq.n	8008aec <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2204      	movs	r2, #4
 8008ae2:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f7ff fbb7 	bl	800825a <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f003 0308 	and.w	r3, r3, #8
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d00c      	beq.n	8008b10 <HRTIM_HRTIM_ISR+0xac>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	f003 0308 	and.w	r3, r3, #8
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d007      	beq.n	8008b10 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	2208      	movs	r2, #8
 8008b06:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f7ff fbaf 	bl	800826e <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f003 0310 	and.w	r3, r3, #16
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d00c      	beq.n	8008b34 <HRTIM_HRTIM_ISR+0xd0>
  {
    if((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	f003 0310 	and.w	r3, r3, #16
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d007      	beq.n	8008b34 <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2210      	movs	r2, #16
 8008b2a:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f7ff fba7 	bl	8008282 <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f003 0320 	and.w	r3, r3, #32
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d00c      	beq.n	8008b58 <HRTIM_HRTIM_ISR+0xf4>
  {
    if((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	f003 0320 	and.w	r3, r3, #32
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d007      	beq.n	8008b58 <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	2220      	movs	r2, #32
 8008b4e:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f7ff fb9f 	bl	8008296 <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b58:	bf00      	nop
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <HRTIM_Master_ISR>:
* @brief  Master timer interrupts service routine
* @param  hhrtim pointer to HAL HRTIM handle
* @retval None
*/
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef * hhrtim)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b086      	sub	sp, #24
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f8d3 3388 	ldr.w	r3, [r3, #904]	; 0x388
 8008b70:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f8d3 3390 	ldr.w	r3, [r3, #912]	; 0x390
 8008b7a:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	685b      	ldr	r3, [r3, #4]
 8008b82:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68db      	ldr	r3, [r3, #12]
 8008b8a:	60bb      	str	r3, [r7, #8]

  /* Burst mode period event */
  if((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 8008b8c:	697b      	ldr	r3, [r7, #20]
 8008b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d00d      	beq.n	8008bb2 <HRTIM_Master_ISR+0x52>
  {
    if((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d008      	beq.n	8008bb2 <HRTIM_Master_ISR+0x52>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008ba8:	f8c3 238c 	str.w	r2, [r3, #908]	; 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f7ff fb7c 	bl	80082aa <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	f003 0301 	and.w	r3, r3, #1
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d00c      	beq.n	8008bd6 <HRTIM_Master_ISR+0x76>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	f003 0301 	and.w	r3, r3, #1
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d007      	beq.n	8008bd6 <HRTIM_Master_ISR+0x76>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8008bce:	2105      	movs	r1, #5
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f7ff fb89 	bl	80082e8 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f003 0302 	and.w	r3, r3, #2
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d00c      	beq.n	8008bfa <HRTIM_Master_ISR+0x9a>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	f003 0302 	and.w	r3, r3, #2
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d007      	beq.n	8008bfa <HRTIM_Master_ISR+0x9a>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2202      	movs	r2, #2
 8008bf0:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8008bf2:	2105      	movs	r1, #5
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f7fa fdc3 	bl	8003780 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	f003 0304 	and.w	r3, r3, #4
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d00c      	beq.n	8008c1e <HRTIM_Master_ISR+0xbe>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	f003 0304 	and.w	r3, r3, #4
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d007      	beq.n	8008c1e <HRTIM_Master_ISR+0xbe>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2204      	movs	r2, #4
 8008c14:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8008c16:	2105      	movs	r1, #5
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f7fa fdbd 	bl	8003798 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	f003 0308 	and.w	r3, r3, #8
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d00c      	beq.n	8008c42 <HRTIM_Master_ISR+0xe2>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	f003 0308 	and.w	r3, r3, #8
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d007      	beq.n	8008c42 <HRTIM_Master_ISR+0xe2>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	2208      	movs	r2, #8
 8008c38:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8008c3a:	2105      	movs	r1, #5
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f7ff fb5e 	bl	80082fe <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	f003 0310 	and.w	r3, r3, #16
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d00c      	beq.n	8008c66 <HRTIM_Master_ISR+0x106>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	f003 0310 	and.w	r3, r3, #16
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d007      	beq.n	8008c66 <HRTIM_Master_ISR+0x106>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	2210      	movs	r2, #16
 8008c5c:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8008c5e:	2105      	movs	r1, #5
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f7fa fe0d 	bl	8003880 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	f003 0320 	and.w	r3, r3, #32
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d00b      	beq.n	8008c88 <HRTIM_Master_ISR+0x128>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	f003 0320 	and.w	r3, r3, #32
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d006      	beq.n	8008c88 <HRTIM_Master_ISR+0x128>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	2220      	movs	r2, #32
 8008c80:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f7ff fb1b 	bl	80082be <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d00c      	beq.n	8008cac <HRTIM_Master_ISR+0x14c>
  {
    if((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d007      	beq.n	8008cac <HRTIM_Master_ISR+0x14c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	2240      	movs	r2, #64	; 0x40
 8008ca2:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8008ca4:	2105      	movs	r1, #5
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f7ff fb13 	bl	80082d2 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8008cac:	bf00      	nop
 8008cae:	3718      	adds	r7, #24
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}

08008cb4 <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  * @retval None
*/
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef * hhrtim,
                     uint32_t TimerIdx)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b084      	sub	sp, #16
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
 8008cbc:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	01db      	lsls	r3, r3, #7
 8008cc8:	4413      	add	r3, r2
 8008cca:	3304      	adds	r3, #4
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681a      	ldr	r2, [r3, #0]
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	01db      	lsls	r3, r3, #7
 8008cd8:	4413      	add	r3, r2
 8008cda:	338c      	adds	r3, #140	; 0x8c
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	f003 0301 	and.w	r3, r3, #1
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d010      	beq.n	8008d0c <HRTIM_Timer_ISR+0x58>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	f003 0301 	and.w	r3, r3, #1
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d00b      	beq.n	8008d0c <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681a      	ldr	r2, [r3, #0]
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	01db      	lsls	r3, r3, #7
 8008cfc:	4413      	add	r3, r2
 8008cfe:	3388      	adds	r3, #136	; 0x88
 8008d00:	2201      	movs	r2, #1
 8008d02:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 8008d04:	6839      	ldr	r1, [r7, #0]
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f7ff faee 	bl	80082e8 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	f003 0302 	and.w	r3, r3, #2
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d010      	beq.n	8008d38 <HRTIM_Timer_ISR+0x84>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	f003 0302 	and.w	r3, r3, #2
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d00b      	beq.n	8008d38 <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681a      	ldr	r2, [r3, #0]
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	01db      	lsls	r3, r3, #7
 8008d28:	4413      	add	r3, r2
 8008d2a:	3388      	adds	r3, #136	; 0x88
 8008d2c:	2202      	movs	r2, #2
 8008d2e:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 8008d30:	6839      	ldr	r1, [r7, #0]
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f7fa fd24 	bl	8003780 <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f003 0304 	and.w	r3, r3, #4
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d010      	beq.n	8008d64 <HRTIM_Timer_ISR+0xb0>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	f003 0304 	and.w	r3, r3, #4
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d00b      	beq.n	8008d64 <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681a      	ldr	r2, [r3, #0]
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	01db      	lsls	r3, r3, #7
 8008d54:	4413      	add	r3, r2
 8008d56:	3388      	adds	r3, #136	; 0x88
 8008d58:	2204      	movs	r2, #4
 8008d5a:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8008d5c:	6839      	ldr	r1, [r7, #0]
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f7fa fd1a 	bl	8003798 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f003 0308 	and.w	r3, r3, #8
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d010      	beq.n	8008d90 <HRTIM_Timer_ISR+0xdc>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	f003 0308 	and.w	r3, r3, #8
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00b      	beq.n	8008d90 <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681a      	ldr	r2, [r3, #0]
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	01db      	lsls	r3, r3, #7
 8008d80:	4413      	add	r3, r2
 8008d82:	3388      	adds	r3, #136	; 0x88
 8008d84:	2208      	movs	r2, #8
 8008d86:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8008d88:	6839      	ldr	r1, [r7, #0]
 8008d8a:	6878      	ldr	r0, [r7, #4]
 8008d8c:	f7ff fab7 	bl	80082fe <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f003 0310 	and.w	r3, r3, #16
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d010      	beq.n	8008dbc <HRTIM_Timer_ISR+0x108>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	f003 0310 	and.w	r3, r3, #16
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d00b      	beq.n	8008dbc <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681a      	ldr	r2, [r3, #0]
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	01db      	lsls	r3, r3, #7
 8008dac:	4413      	add	r3, r2
 8008dae:	3388      	adds	r3, #136	; 0x88
 8008db0:	2210      	movs	r2, #16
 8008db2:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 8008db4:	6839      	ldr	r1, [r7, #0]
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f7fa fd62 	bl	8003880 <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d010      	beq.n	8008de8 <HRTIM_Timer_ISR+0x134>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d00b      	beq.n	8008de8 <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	01db      	lsls	r3, r3, #7
 8008dd8:	4413      	add	r3, r2
 8008dda:	3388      	adds	r3, #136	; 0x88
 8008ddc:	2240      	movs	r2, #64	; 0x40
 8008dde:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 8008de0:	6839      	ldr	r1, [r7, #0]
 8008de2:	6878      	ldr	r0, [r7, #4]
 8008de4:	f7ff fa75 	bl	80082d2 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d010      	beq.n	8008e14 <HRTIM_Timer_ISR+0x160>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d00b      	beq.n	8008e14 <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681a      	ldr	r2, [r3, #0]
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	01db      	lsls	r3, r3, #7
 8008e04:	4413      	add	r3, r2
 8008e06:	3388      	adds	r3, #136	; 0x88
 8008e08:	2280      	movs	r2, #128	; 0x80
 8008e0a:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 8008e0c:	6839      	ldr	r1, [r7, #0]
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f7ff fa80 	bl	8008314 <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d011      	beq.n	8008e42 <HRTIM_Timer_ISR+0x18e>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d00c      	beq.n	8008e42 <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	01db      	lsls	r3, r3, #7
 8008e30:	4413      	add	r3, r2
 8008e32:	3388      	adds	r3, #136	; 0x88
 8008e34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e38:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 8008e3a:	6839      	ldr	r1, [r7, #0]
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f7ff fa74 	bl	800832a <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d011      	beq.n	8008e70 <HRTIM_Timer_ISR+0x1bc>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d00c      	beq.n	8008e70 <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681a      	ldr	r2, [r3, #0]
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	01db      	lsls	r3, r3, #7
 8008e5e:	4413      	add	r3, r2
 8008e60:	3388      	adds	r3, #136	; 0x88
 8008e62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e66:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8008e68:	6839      	ldr	r1, [r7, #0]
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f7ff fa7e 	bl	800836c <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d011      	beq.n	8008e9e <HRTIM_Timer_ISR+0x1ea>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d00c      	beq.n	8008e9e <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681a      	ldr	r2, [r3, #0]
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	01db      	lsls	r3, r3, #7
 8008e8c:	4413      	add	r3, r2
 8008e8e:	3388      	adds	r3, #136	; 0x88
 8008e90:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008e94:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8008e96:	6839      	ldr	r1, [r7, #0]
 8008e98:	6878      	ldr	r0, [r7, #4]
 8008e9a:	f7ff fa72 	bl	8008382 <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d011      	beq.n	8008ecc <HRTIM_Timer_ISR+0x218>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d00c      	beq.n	8008ecc <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681a      	ldr	r2, [r3, #0]
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	01db      	lsls	r3, r3, #7
 8008eba:	4413      	add	r3, r2
 8008ebc:	3388      	adds	r3, #136	; 0x88
 8008ebe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008ec2:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 8008ec4:	6839      	ldr	r1, [r7, #0]
 8008ec6:	6878      	ldr	r0, [r7, #4]
 8008ec8:	f7ff fa66 	bl	8008398 <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d011      	beq.n	8008efa <HRTIM_Timer_ISR+0x246>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d00c      	beq.n	8008efa <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681a      	ldr	r2, [r3, #0]
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	01db      	lsls	r3, r3, #7
 8008ee8:	4413      	add	r3, r2
 8008eea:	3388      	adds	r3, #136	; 0x88
 8008eec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008ef0:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 8008ef2:	6839      	ldr	r1, [r7, #0]
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f7ff fa5a 	bl	80083ae <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d011      	beq.n	8008f28 <HRTIM_Timer_ISR+0x274>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d00c      	beq.n	8008f28 <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	01db      	lsls	r3, r3, #7
 8008f16:	4413      	add	r3, r2
 8008f18:	3388      	adds	r3, #136	; 0x88
 8008f1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008f1e:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 8008f20:	6839      	ldr	r1, [r7, #0]
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f7ff fa17 	bl	8008356 <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d011      	beq.n	8008f56 <HRTIM_Timer_ISR+0x2a2>
  {
    if((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d00c      	beq.n	8008f56 <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681a      	ldr	r2, [r3, #0]
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	01db      	lsls	r3, r3, #7
 8008f44:	4413      	add	r3, r2
 8008f46:	3388      	adds	r3, #136	; 0x88
 8008f48:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008f4c:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8008f4e:	6839      	ldr	r1, [r7, #0]
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f7ff f9f5 	bl	8008340 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f56:	bf00      	nop
 8008f58:	3710      	adds	r7, #16
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}
	...

08008f60 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b084      	sub	sp, #16
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d101      	bne.n	8008f72 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e097      	b.n	80090a2 <HAL_LPTIM_Init+0x142>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8008f7e:	b2db      	uxtb	r3, r3
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d106      	bne.n	8008f92 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f7fa f8f3 	bl	8003178 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2202      	movs	r2, #2
 8008f96:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	68db      	ldr	r3, [r3, #12]
 8008fa0:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	685b      	ldr	r3, [r3, #4]
 8008fa6:	2b01      	cmp	r3, #1
 8008fa8:	d004      	beq.n	8008fb4 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008fb2:	d103      	bne.n	8008fbc <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f023 031e 	bic.w	r3, r3, #30
 8008fba:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	695b      	ldr	r3, [r3, #20]
 8008fc0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d003      	beq.n	8008fd0 <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	4b38      	ldr	r3, [pc, #224]	; (80090ac <HAL_LPTIM_Init+0x14c>)
 8008fcc:	4013      	ands	r3, r2
 8008fce:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8008fd0:	68fa      	ldr	r2, [r7, #12]
 8008fd2:	4b37      	ldr	r3, [pc, #220]	; (80090b0 <HAL_LPTIM_Init+0x150>)
 8008fd4:	4013      	ands	r3, r2
 8008fd6:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008fe0:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8008fe6:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8008fec:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8008ff2:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8008ff4:	68fa      	ldr	r2, [r7, #12]
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	685b      	ldr	r3, [r3, #4]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d107      	bne.n	8009012 <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800900a:	4313      	orrs	r3, r2
 800900c:	68fa      	ldr	r2, [r7, #12]
 800900e:	4313      	orrs	r3, r2
 8009010:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	2b01      	cmp	r3, #1
 8009018:	d004      	beq.n	8009024 <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800901e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009022:	d107      	bne.n	8009034 <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800902c:	4313      	orrs	r3, r2
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	4313      	orrs	r3, r2
 8009032:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	695b      	ldr	r3, [r3, #20]
 8009038:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800903c:	4293      	cmp	r3, r2
 800903e:	d00a      	beq.n	8009056 <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009048:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 800904e:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8009050:	68fa      	ldr	r2, [r7, #12]
 8009052:	4313      	orrs	r3, r2
 8009054:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	68fa      	ldr	r2, [r7, #12]
 800905c:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a14      	ldr	r2, [pc, #80]	; (80090b4 <HAL_LPTIM_Init+0x154>)
 8009064:	4293      	cmp	r3, r2
 8009066:	d004      	beq.n	8009072 <HAL_LPTIM_Init+0x112>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a12      	ldr	r2, [pc, #72]	; (80090b8 <HAL_LPTIM_Init+0x158>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d108      	bne.n	8009084 <HAL_LPTIM_Init+0x124>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	430a      	orrs	r2, r1
 8009080:	625a      	str	r2, [r3, #36]	; 0x24
 8009082:	e009      	b.n	8009098 <HAL_LPTIM_Init+0x138>
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a0c      	ldr	r2, [pc, #48]	; (80090bc <HAL_LPTIM_Init+0x15c>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d104      	bne.n	8009098 <HAL_LPTIM_Init+0x138>
    {
      /* Check LPTIM3 Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM3 Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	687a      	ldr	r2, [r7, #4]
 8009094:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009096:	625a      	str	r2, [r3, #36]	; 0x24
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2201      	movs	r2, #1
 800909c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3710      	adds	r7, #16
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	bf00      	nop
 80090ac:	ffff1f3f 	.word	0xffff1f3f
 80090b0:	ff19f1fe 	.word	0xff19f1fe
 80090b4:	40002400 	.word	0x40002400
 80090b8:	58002400 	.word	0x58002400
 80090bc:	58002800 	.word	0x58002800

080090c0 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b082      	sub	sp, #8
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2202      	movs	r2, #2
 80090ce:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d00c      	beq.n	80090f4 <HAL_LPTIM_Counter_Start_IT+0x34>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80090e2:	d107      	bne.n	80090f4 <HAL_LPTIM_Counter_Start_IT+0x34>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	68da      	ldr	r2, [r3, #12]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f422 6260 	bic.w	r2, r2, #3584	; 0xe00
 80090f2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	691a      	ldr	r2, [r3, #16]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f042 0201 	orr.w	r2, r2, #1
 8009102:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	2210      	movs	r2, #16
 800910a:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	683a      	ldr	r2, [r7, #0]
 8009112:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009114:	2110      	movs	r1, #16
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f000 f91e 	bl	8009358 <LPTIM_WaitForFlag>
 800911c:	4603      	mov	r3, r0
 800911e:	2b03      	cmp	r3, #3
 8009120:	d101      	bne.n	8009126 <HAL_LPTIM_Counter_Start_IT+0x66>
  {
    return HAL_TIMEOUT;
 8009122:	2303      	movs	r3, #3
 8009124:	e02f      	b.n	8009186 <HAL_LPTIM_Counter_Start_IT+0xc6>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f000 f946 	bl	80093b8 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f000 f905 	bl	800933c <HAL_LPTIM_GetState>
 8009132:	4603      	mov	r3, r0
 8009134:	2b03      	cmp	r3, #3
 8009136:	d101      	bne.n	800913c <HAL_LPTIM_Counter_Start_IT+0x7c>
  {
    return HAL_TIMEOUT;
 8009138:	2303      	movs	r3, #3
 800913a:	e024      	b.n	8009186 <HAL_LPTIM_Counter_Start_IT+0xc6>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	689a      	ldr	r2, [r3, #8]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f042 0210 	orr.w	r2, r2, #16
 800914a:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	689a      	ldr	r2, [r3, #8]
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f042 0202 	orr.w	r2, r2, #2
 800915a:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	691a      	ldr	r2, [r3, #16]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f042 0201 	orr.w	r2, r2, #1
 800916a:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	691a      	ldr	r2, [r3, #16]
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f042 0204 	orr.w	r2, r2, #4
 800917a:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2201      	movs	r2, #1
 8009180:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8009184:	2300      	movs	r3, #0
}
 8009186:	4618      	mov	r0, r3
 8009188:	3708      	adds	r7, #8
 800918a:	46bd      	mov	sp, r7
 800918c:	bd80      	pop	{r7, pc}

0800918e <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 800918e:	b580      	push	{r7, lr}
 8009190:	b082      	sub	sp, #8
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f003 0301 	and.w	r3, r3, #1
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d10d      	bne.n	80091c0 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	689b      	ldr	r3, [r3, #8]
 80091aa:	f003 0301 	and.w	r3, r3, #1
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d106      	bne.n	80091c0 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	2201      	movs	r2, #1
 80091b8:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 f882 	bl	80092c4 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f003 0302 	and.w	r3, r3, #2
 80091ca:	2b02      	cmp	r3, #2
 80091cc:	d10d      	bne.n	80091ea <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	f003 0302 	and.w	r3, r3, #2
 80091d8:	2b02      	cmp	r3, #2
 80091da:	d106      	bne.n	80091ea <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2202      	movs	r2, #2
 80091e2:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f7fa fabd 	bl	8003764 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f003 0304 	and.w	r3, r3, #4
 80091f4:	2b04      	cmp	r3, #4
 80091f6:	d10d      	bne.n	8009214 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	f003 0304 	and.w	r3, r3, #4
 8009202:	2b04      	cmp	r3, #4
 8009204:	d106      	bne.n	8009214 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2204      	movs	r2, #4
 800920c:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f000 f862 	bl	80092d8 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f003 0308 	and.w	r3, r3, #8
 800921e:	2b08      	cmp	r3, #8
 8009220:	d10d      	bne.n	800923e <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	f003 0308 	and.w	r3, r3, #8
 800922c:	2b08      	cmp	r3, #8
 800922e:	d106      	bne.n	800923e <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	2208      	movs	r2, #8
 8009236:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 f857 	bl	80092ec <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f003 0310 	and.w	r3, r3, #16
 8009248:	2b10      	cmp	r3, #16
 800924a:	d10d      	bne.n	8009268 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	689b      	ldr	r3, [r3, #8]
 8009252:	f003 0310 	and.w	r3, r3, #16
 8009256:	2b10      	cmp	r3, #16
 8009258:	d106      	bne.n	8009268 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	2210      	movs	r2, #16
 8009260:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f84c 	bl	8009300 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f003 0320 	and.w	r3, r3, #32
 8009272:	2b20      	cmp	r3, #32
 8009274:	d10d      	bne.n	8009292 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	f003 0320 	and.w	r3, r3, #32
 8009280:	2b20      	cmp	r3, #32
 8009282:	d106      	bne.n	8009292 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	2220      	movs	r2, #32
 800928a:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f000 f841 	bl	8009314 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800929c:	2b40      	cmp	r3, #64	; 0x40
 800929e:	d10d      	bne.n	80092bc <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092aa:	2b40      	cmp	r3, #64	; 0x40
 80092ac:	d106      	bne.n	80092bc <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	2240      	movs	r2, #64	; 0x40
 80092b4:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 f836 	bl	8009328 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 80092bc:	bf00      	nop
 80092be:	3708      	adds	r7, #8
 80092c0:	46bd      	mov	sp, r7
 80092c2:	bd80      	pop	{r7, pc}

080092c4 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 80092cc:	bf00      	nop
 80092ce:	370c      	adds	r7, #12
 80092d0:	46bd      	mov	sp, r7
 80092d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d6:	4770      	bx	lr

080092d8 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80092e0:	bf00      	nop
 80092e2:	370c      	adds	r7, #12
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr

080092ec <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b083      	sub	sp, #12
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80092f4:	bf00      	nop
 80092f6:	370c      	adds	r7, #12
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009300:	b480      	push	{r7}
 8009302:	b083      	sub	sp, #12
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8009308:	bf00      	nop
 800930a:	370c      	adds	r7, #12
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 800931c:	bf00      	nop
 800931e:	370c      	adds	r7, #12
 8009320:	46bd      	mov	sp, r7
 8009322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009326:	4770      	bx	lr

08009328 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8009328:	b480      	push	{r7}
 800932a:	b083      	sub	sp, #12
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8009330:	bf00      	nop
 8009332:	370c      	adds	r7, #12
 8009334:	46bd      	mov	sp, r7
 8009336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933a:	4770      	bx	lr

0800933c <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800934a:	b2db      	uxtb	r3, r3
}
 800934c:	4618      	mov	r0, r3
 800934e:	370c      	adds	r7, #12
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr

08009358 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8009358:	b480      	push	{r7}
 800935a:	b085      	sub	sp, #20
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
 8009360:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8009362:	2300      	movs	r3, #0
 8009364:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8009366:	4b12      	ldr	r3, [pc, #72]	; (80093b0 <LPTIM_WaitForFlag+0x58>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	4a12      	ldr	r2, [pc, #72]	; (80093b4 <LPTIM_WaitForFlag+0x5c>)
 800936c:	fba2 2303 	umull	r2, r3, r2, r3
 8009370:	0b9b      	lsrs	r3, r3, #14
 8009372:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009376:	fb02 f303 	mul.w	r3, r2, r3
 800937a:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	3b01      	subs	r3, #1
 8009380:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d101      	bne.n	800938c <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8009388:	2303      	movs	r3, #3
 800938a:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	681a      	ldr	r2, [r3, #0]
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	4013      	ands	r3, r2
 8009396:	683a      	ldr	r2, [r7, #0]
 8009398:	429a      	cmp	r2, r3
 800939a:	d002      	beq.n	80093a2 <LPTIM_WaitForFlag+0x4a>
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d1ec      	bne.n	800937c <LPTIM_WaitForFlag+0x24>

  return result;
 80093a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3714      	adds	r7, #20
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr
 80093b0:	20000010 	.word	0x20000010
 80093b4:	d1b71759 	.word	0xd1b71759

080093b8 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b08c      	sub	sp, #48	; 0x30
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 80093c0:	2300      	movs	r3, #0
 80093c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093c4:	f3ef 8310 	mrs	r3, PRIMASK
 80093c8:	60fb      	str	r3, [r7, #12]
  return(result);
 80093ca:	68fb      	ldr	r3, [r7, #12]
  uint32_t tmpARR;
  uint32_t primask_bit;
  uint32_t tmpCFGR2;

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80093cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80093ce:	2301      	movs	r3, #1
 80093d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	f383 8810 	msr	PRIMASK, r3
}
 80093d8:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4a81      	ldr	r2, [pc, #516]	; (80095e4 <LPTIM_Disable+0x22c>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d02d      	beq.n	8009440 <LPTIM_Disable+0x88>
 80093e4:	4a7f      	ldr	r2, [pc, #508]	; (80095e4 <LPTIM_Disable+0x22c>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d830      	bhi.n	800944c <LPTIM_Disable+0x94>
 80093ea:	4a7f      	ldr	r2, [pc, #508]	; (80095e8 <LPTIM_Disable+0x230>)
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d021      	beq.n	8009434 <LPTIM_Disable+0x7c>
 80093f0:	4a7d      	ldr	r2, [pc, #500]	; (80095e8 <LPTIM_Disable+0x230>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d82a      	bhi.n	800944c <LPTIM_Disable+0x94>
 80093f6:	4a7d      	ldr	r2, [pc, #500]	; (80095ec <LPTIM_Disable+0x234>)
 80093f8:	4293      	cmp	r3, r2
 80093fa:	d015      	beq.n	8009428 <LPTIM_Disable+0x70>
 80093fc:	4a7b      	ldr	r2, [pc, #492]	; (80095ec <LPTIM_Disable+0x234>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d824      	bhi.n	800944c <LPTIM_Disable+0x94>
 8009402:	4a7b      	ldr	r2, [pc, #492]	; (80095f0 <LPTIM_Disable+0x238>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d003      	beq.n	8009410 <LPTIM_Disable+0x58>
 8009408:	4a7a      	ldr	r2, [pc, #488]	; (80095f4 <LPTIM_Disable+0x23c>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d006      	beq.n	800941c <LPTIM_Disable+0x64>
    case LPTIM5_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM5_SOURCE();
      break;
#endif /* LPTIM5 */
    default:
      break;
 800940e:	e01d      	b.n	800944c <LPTIM_Disable+0x94>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8009410:	4b79      	ldr	r3, [pc, #484]	; (80095f8 <LPTIM_Disable+0x240>)
 8009412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009414:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8009418:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 800941a:	e018      	b.n	800944e <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 800941c:	4b76      	ldr	r3, [pc, #472]	; (80095f8 <LPTIM_Disable+0x240>)
 800941e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009420:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8009424:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8009426:	e012      	b.n	800944e <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM3_SOURCE();
 8009428:	4b73      	ldr	r3, [pc, #460]	; (80095f8 <LPTIM_Disable+0x240>)
 800942a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800942c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009430:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8009432:	e00c      	b.n	800944e <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM4_SOURCE();
 8009434:	4b70      	ldr	r3, [pc, #448]	; (80095f8 <LPTIM_Disable+0x240>)
 8009436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009438:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800943c:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 800943e:	e006      	b.n	800944e <LPTIM_Disable+0x96>
      tmpclksource = __HAL_RCC_GET_LPTIM5_SOURCE();
 8009440:	4b6d      	ldr	r3, [pc, #436]	; (80095f8 <LPTIM_Disable+0x240>)
 8009442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009444:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009448:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 800944a:	e000      	b.n	800944e <LPTIM_Disable+0x96>
      break;
 800944c:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	689b      	ldr	r3, [r3, #8]
 8009454:	627b      	str	r3, [r7, #36]	; 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	68db      	ldr	r3, [r3, #12]
 800945c:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	695b      	ldr	r3, [r3, #20]
 8009464:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	699b      	ldr	r3, [r3, #24]
 800946c:	61bb      	str	r3, [r7, #24]
  tmpCFGR2 = hlptim->Instance->CFGR2;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009474:	617b      	str	r3, [r7, #20]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a5a      	ldr	r2, [pc, #360]	; (80095e4 <LPTIM_Disable+0x22c>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d059      	beq.n	8009534 <LPTIM_Disable+0x17c>
 8009480:	4a58      	ldr	r2, [pc, #352]	; (80095e4 <LPTIM_Disable+0x22c>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d867      	bhi.n	8009556 <LPTIM_Disable+0x19e>
 8009486:	4a58      	ldr	r2, [pc, #352]	; (80095e8 <LPTIM_Disable+0x230>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d042      	beq.n	8009512 <LPTIM_Disable+0x15a>
 800948c:	4a56      	ldr	r2, [pc, #344]	; (80095e8 <LPTIM_Disable+0x230>)
 800948e:	4293      	cmp	r3, r2
 8009490:	d861      	bhi.n	8009556 <LPTIM_Disable+0x19e>
 8009492:	4a56      	ldr	r2, [pc, #344]	; (80095ec <LPTIM_Disable+0x234>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d02b      	beq.n	80094f0 <LPTIM_Disable+0x138>
 8009498:	4a54      	ldr	r2, [pc, #336]	; (80095ec <LPTIM_Disable+0x234>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d85b      	bhi.n	8009556 <LPTIM_Disable+0x19e>
 800949e:	4a54      	ldr	r2, [pc, #336]	; (80095f0 <LPTIM_Disable+0x238>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d003      	beq.n	80094ac <LPTIM_Disable+0xf4>
 80094a4:	4a53      	ldr	r2, [pc, #332]	; (80095f4 <LPTIM_Disable+0x23c>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d011      	beq.n	80094ce <LPTIM_Disable+0x116>
      __HAL_RCC_LPTIM5_FORCE_RESET();
      __HAL_RCC_LPTIM5_RELEASE_RESET();
      break;
#endif /* LPTIM5 */
    default:
      break;
 80094aa:	e054      	b.n	8009556 <LPTIM_Disable+0x19e>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 80094ac:	4b52      	ldr	r3, [pc, #328]	; (80095f8 <LPTIM_Disable+0x240>)
 80094ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094b2:	4a51      	ldr	r2, [pc, #324]	; (80095f8 <LPTIM_Disable+0x240>)
 80094b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80094b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 80094bc:	4b4e      	ldr	r3, [pc, #312]	; (80095f8 <LPTIM_Disable+0x240>)
 80094be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094c2:	4a4d      	ldr	r2, [pc, #308]	; (80095f8 <LPTIM_Disable+0x240>)
 80094c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80094c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      break;
 80094cc:	e044      	b.n	8009558 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 80094ce:	4b4a      	ldr	r3, [pc, #296]	; (80095f8 <LPTIM_Disable+0x240>)
 80094d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80094d4:	4a48      	ldr	r2, [pc, #288]	; (80095f8 <LPTIM_Disable+0x240>)
 80094d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80094da:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 80094de:	4b46      	ldr	r3, [pc, #280]	; (80095f8 <LPTIM_Disable+0x240>)
 80094e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80094e4:	4a44      	ldr	r2, [pc, #272]	; (80095f8 <LPTIM_Disable+0x240>)
 80094e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80094ea:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 80094ee:	e033      	b.n	8009558 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM3_FORCE_RESET();
 80094f0:	4b41      	ldr	r3, [pc, #260]	; (80095f8 <LPTIM_Disable+0x240>)
 80094f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80094f6:	4a40      	ldr	r2, [pc, #256]	; (80095f8 <LPTIM_Disable+0x240>)
 80094f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80094fc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM3_RELEASE_RESET();
 8009500:	4b3d      	ldr	r3, [pc, #244]	; (80095f8 <LPTIM_Disable+0x240>)
 8009502:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009506:	4a3c      	ldr	r2, [pc, #240]	; (80095f8 <LPTIM_Disable+0x240>)
 8009508:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800950c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 8009510:	e022      	b.n	8009558 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM4_FORCE_RESET();
 8009512:	4b39      	ldr	r3, [pc, #228]	; (80095f8 <LPTIM_Disable+0x240>)
 8009514:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009518:	4a37      	ldr	r2, [pc, #220]	; (80095f8 <LPTIM_Disable+0x240>)
 800951a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800951e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM4_RELEASE_RESET();
 8009522:	4b35      	ldr	r3, [pc, #212]	; (80095f8 <LPTIM_Disable+0x240>)
 8009524:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009528:	4a33      	ldr	r2, [pc, #204]	; (80095f8 <LPTIM_Disable+0x240>)
 800952a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800952e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 8009532:	e011      	b.n	8009558 <LPTIM_Disable+0x1a0>
      __HAL_RCC_LPTIM5_FORCE_RESET();
 8009534:	4b30      	ldr	r3, [pc, #192]	; (80095f8 <LPTIM_Disable+0x240>)
 8009536:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800953a:	4a2f      	ldr	r2, [pc, #188]	; (80095f8 <LPTIM_Disable+0x240>)
 800953c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009540:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      __HAL_RCC_LPTIM5_RELEASE_RESET();
 8009544:	4b2c      	ldr	r3, [pc, #176]	; (80095f8 <LPTIM_Disable+0x240>)
 8009546:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800954a:	4a2b      	ldr	r2, [pc, #172]	; (80095f8 <LPTIM_Disable+0x240>)
 800954c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009550:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
      break;
 8009554:	e000      	b.n	8009558 <LPTIM_Disable+0x1a0>
      break;
 8009556:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 8009558:	69fb      	ldr	r3, [r7, #28]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d103      	bne.n	8009566 <LPTIM_Disable+0x1ae>
 800955e:	69bb      	ldr	r3, [r7, #24]
 8009560:	2b00      	cmp	r3, #0
 8009562:	f000 80d1 	beq.w	8009708 <LPTIM_Disable+0x350>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a1e      	ldr	r2, [pc, #120]	; (80095e4 <LPTIM_Disable+0x22c>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d031      	beq.n	80095d4 <LPTIM_Disable+0x21c>
 8009570:	4a1c      	ldr	r2, [pc, #112]	; (80095e4 <LPTIM_Disable+0x22c>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d842      	bhi.n	80095fc <LPTIM_Disable+0x244>
 8009576:	4a1c      	ldr	r2, [pc, #112]	; (80095e8 <LPTIM_Disable+0x230>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d024      	beq.n	80095c6 <LPTIM_Disable+0x20e>
 800957c:	4a1a      	ldr	r2, [pc, #104]	; (80095e8 <LPTIM_Disable+0x230>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d83c      	bhi.n	80095fc <LPTIM_Disable+0x244>
 8009582:	4a1a      	ldr	r2, [pc, #104]	; (80095ec <LPTIM_Disable+0x234>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d017      	beq.n	80095b8 <LPTIM_Disable+0x200>
 8009588:	4a18      	ldr	r2, [pc, #96]	; (80095ec <LPTIM_Disable+0x234>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d836      	bhi.n	80095fc <LPTIM_Disable+0x244>
 800958e:	4a18      	ldr	r2, [pc, #96]	; (80095f0 <LPTIM_Disable+0x238>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d003      	beq.n	800959c <LPTIM_Disable+0x1e4>
 8009594:	4a17      	ldr	r2, [pc, #92]	; (80095f4 <LPTIM_Disable+0x23c>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d007      	beq.n	80095aa <LPTIM_Disable+0x1f2>
      case LPTIM5_BASE:
        __HAL_RCC_LPTIM5_CONFIG(RCC_LPTIM5CLKSOURCE_D3PCLK1);
        break;
#endif /* LPTIM5 */
      default:
        break;
 800959a:	e02f      	b.n	80095fc <LPTIM_Disable+0x244>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_D2PCLK1);
 800959c:	4b16      	ldr	r3, [pc, #88]	; (80095f8 <LPTIM_Disable+0x240>)
 800959e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095a0:	4a15      	ldr	r2, [pc, #84]	; (80095f8 <LPTIM_Disable+0x240>)
 80095a2:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 80095a6:	6553      	str	r3, [r2, #84]	; 0x54
        break;
 80095a8:	e029      	b.n	80095fe <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_D3PCLK1);
 80095aa:	4b13      	ldr	r3, [pc, #76]	; (80095f8 <LPTIM_Disable+0x240>)
 80095ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095ae:	4a12      	ldr	r2, [pc, #72]	; (80095f8 <LPTIM_Disable+0x240>)
 80095b0:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80095b4:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 80095b6:	e022      	b.n	80095fe <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM3_CONFIG(RCC_LPTIM3CLKSOURCE_D3PCLK1);
 80095b8:	4b0f      	ldr	r3, [pc, #60]	; (80095f8 <LPTIM_Disable+0x240>)
 80095ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095bc:	4a0e      	ldr	r2, [pc, #56]	; (80095f8 <LPTIM_Disable+0x240>)
 80095be:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80095c2:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 80095c4:	e01b      	b.n	80095fe <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM4_CONFIG(RCC_LPTIM4CLKSOURCE_D3PCLK1);
 80095c6:	4b0c      	ldr	r3, [pc, #48]	; (80095f8 <LPTIM_Disable+0x240>)
 80095c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095ca:	4a0b      	ldr	r2, [pc, #44]	; (80095f8 <LPTIM_Disable+0x240>)
 80095cc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80095d0:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 80095d2:	e014      	b.n	80095fe <LPTIM_Disable+0x246>
        __HAL_RCC_LPTIM5_CONFIG(RCC_LPTIM5CLKSOURCE_D3PCLK1);
 80095d4:	4b08      	ldr	r3, [pc, #32]	; (80095f8 <LPTIM_Disable+0x240>)
 80095d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80095d8:	4a07      	ldr	r2, [pc, #28]	; (80095f8 <LPTIM_Disable+0x240>)
 80095da:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80095de:	6593      	str	r3, [r2, #88]	; 0x58
        break;
 80095e0:	e00d      	b.n	80095fe <LPTIM_Disable+0x246>
 80095e2:	bf00      	nop
 80095e4:	58003000 	.word	0x58003000
 80095e8:	58002c00 	.word	0x58002c00
 80095ec:	58002800 	.word	0x58002800
 80095f0:	40002400 	.word	0x40002400
 80095f4:	58002400 	.word	0x58002400
 80095f8:	58024400 	.word	0x58024400
        break;
 80095fc:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 80095fe:	69fb      	ldr	r3, [r7, #28]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d01a      	beq.n	800963a <LPTIM_Disable+0x282>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	691a      	ldr	r2, [r3, #16]
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	f042 0201 	orr.w	r2, r2, #1
 8009612:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	69fa      	ldr	r2, [r7, #28]
 800961a:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800961c:	2108      	movs	r1, #8
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f7ff fe9a 	bl	8009358 <LPTIM_WaitForFlag>
 8009624:	4603      	mov	r3, r0
 8009626:	2b03      	cmp	r3, #3
 8009628:	d103      	bne.n	8009632 <LPTIM_Disable+0x27a>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2203      	movs	r2, #3
 800962e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2208      	movs	r2, #8
 8009638:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d01a      	beq.n	8009676 <LPTIM_Disable+0x2be>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	691a      	ldr	r2, [r3, #16]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f042 0201 	orr.w	r2, r2, #1
 800964e:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	69ba      	ldr	r2, [r7, #24]
 8009656:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8009658:	2110      	movs	r1, #16
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f7ff fe7c 	bl	8009358 <LPTIM_WaitForFlag>
 8009660:	4603      	mov	r3, r0
 8009662:	2b03      	cmp	r3, #3
 8009664:	d103      	bne.n	800966e <LPTIM_Disable+0x2b6>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2203      	movs	r2, #3
 800966a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2210      	movs	r2, #16
 8009674:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a32      	ldr	r2, [pc, #200]	; (8009744 <LPTIM_Disable+0x38c>)
 800967c:	4293      	cmp	r3, r2
 800967e:	d039      	beq.n	80096f4 <LPTIM_Disable+0x33c>
 8009680:	4a30      	ldr	r2, [pc, #192]	; (8009744 <LPTIM_Disable+0x38c>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d83f      	bhi.n	8009706 <LPTIM_Disable+0x34e>
 8009686:	4a30      	ldr	r2, [pc, #192]	; (8009748 <LPTIM_Disable+0x390>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d02a      	beq.n	80096e2 <LPTIM_Disable+0x32a>
 800968c:	4a2e      	ldr	r2, [pc, #184]	; (8009748 <LPTIM_Disable+0x390>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d839      	bhi.n	8009706 <LPTIM_Disable+0x34e>
 8009692:	4a2e      	ldr	r2, [pc, #184]	; (800974c <LPTIM_Disable+0x394>)
 8009694:	4293      	cmp	r3, r2
 8009696:	d01b      	beq.n	80096d0 <LPTIM_Disable+0x318>
 8009698:	4a2c      	ldr	r2, [pc, #176]	; (800974c <LPTIM_Disable+0x394>)
 800969a:	4293      	cmp	r3, r2
 800969c:	d833      	bhi.n	8009706 <LPTIM_Disable+0x34e>
 800969e:	4a2c      	ldr	r2, [pc, #176]	; (8009750 <LPTIM_Disable+0x398>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d003      	beq.n	80096ac <LPTIM_Disable+0x2f4>
 80096a4:	4a2b      	ldr	r2, [pc, #172]	; (8009754 <LPTIM_Disable+0x39c>)
 80096a6:	4293      	cmp	r3, r2
 80096a8:	d009      	beq.n	80096be <LPTIM_Disable+0x306>
      case LPTIM5_BASE:
        __HAL_RCC_LPTIM5_CONFIG(tmpclksource);
        break;
#endif /* LPTIM5 */
      default:
        break;
 80096aa:	e02c      	b.n	8009706 <LPTIM_Disable+0x34e>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 80096ac:	4b2a      	ldr	r3, [pc, #168]	; (8009758 <LPTIM_Disable+0x3a0>)
 80096ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096b0:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80096b4:	4928      	ldr	r1, [pc, #160]	; (8009758 <LPTIM_Disable+0x3a0>)
 80096b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096b8:	4313      	orrs	r3, r2
 80096ba:	654b      	str	r3, [r1, #84]	; 0x54
        break;
 80096bc:	e024      	b.n	8009708 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 80096be:	4b26      	ldr	r3, [pc, #152]	; (8009758 <LPTIM_Disable+0x3a0>)
 80096c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096c2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80096c6:	4924      	ldr	r1, [pc, #144]	; (8009758 <LPTIM_Disable+0x3a0>)
 80096c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ca:	4313      	orrs	r3, r2
 80096cc:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 80096ce:	e01b      	b.n	8009708 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM3_CONFIG(tmpclksource);
 80096d0:	4b21      	ldr	r3, [pc, #132]	; (8009758 <LPTIM_Disable+0x3a0>)
 80096d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80096d8:	491f      	ldr	r1, [pc, #124]	; (8009758 <LPTIM_Disable+0x3a0>)
 80096da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096dc:	4313      	orrs	r3, r2
 80096de:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 80096e0:	e012      	b.n	8009708 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM4_CONFIG(tmpclksource);
 80096e2:	4b1d      	ldr	r3, [pc, #116]	; (8009758 <LPTIM_Disable+0x3a0>)
 80096e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80096ea:	491b      	ldr	r1, [pc, #108]	; (8009758 <LPTIM_Disable+0x3a0>)
 80096ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ee:	4313      	orrs	r3, r2
 80096f0:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 80096f2:	e009      	b.n	8009708 <LPTIM_Disable+0x350>
        __HAL_RCC_LPTIM5_CONFIG(tmpclksource);
 80096f4:	4b18      	ldr	r3, [pc, #96]	; (8009758 <LPTIM_Disable+0x3a0>)
 80096f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096f8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80096fc:	4916      	ldr	r1, [pc, #88]	; (8009758 <LPTIM_Disable+0x3a0>)
 80096fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009700:	4313      	orrs	r3, r2
 8009702:	658b      	str	r3, [r1, #88]	; 0x58
        break;
 8009704:	e000      	b.n	8009708 <LPTIM_Disable+0x350>
        break;
 8009706:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	691a      	ldr	r2, [r3, #16]
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f022 0201 	bic.w	r2, r2, #1
 8009716:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800971e:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	6a3a      	ldr	r2, [r7, #32]
 8009726:	60da      	str	r2, [r3, #12]
  hlptim->Instance->CFGR2 = tmpCFGR2;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	697a      	ldr	r2, [r7, #20]
 800972e:	625a      	str	r2, [r3, #36]	; 0x24
 8009730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009732:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	f383 8810 	msr	PRIMASK, r3
}
 800973a:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800973c:	bf00      	nop
 800973e:	3730      	adds	r7, #48	; 0x30
 8009740:	46bd      	mov	sp, r7
 8009742:	bd80      	pop	{r7, pc}
 8009744:	58003000 	.word	0x58003000
 8009748:	58002c00 	.word	0x58002c00
 800974c:	58002800 	.word	0x58002800
 8009750:	40002400 	.word	0x40002400
 8009754:	58002400 	.word	0x58002400
 8009758:	58024400 	.word	0x58024400

0800975c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 800975c:	b480      	push	{r7}
 800975e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8009760:	4b05      	ldr	r3, [pc, #20]	; (8009778 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a04      	ldr	r2, [pc, #16]	; (8009778 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8009766:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800976a:	6013      	str	r3, [r2, #0]
}
 800976c:	bf00      	nop
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr
 8009776:	bf00      	nop
 8009778:	58024800 	.word	0x58024800

0800977c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b084      	sub	sp, #16
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009784:	4b19      	ldr	r3, [pc, #100]	; (80097ec <HAL_PWREx_ConfigSupply+0x70>)
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	f003 0304 	and.w	r3, r3, #4
 800978c:	2b04      	cmp	r3, #4
 800978e:	d00a      	beq.n	80097a6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009790:	4b16      	ldr	r3, [pc, #88]	; (80097ec <HAL_PWREx_ConfigSupply+0x70>)
 8009792:	68db      	ldr	r3, [r3, #12]
 8009794:	f003 0307 	and.w	r3, r3, #7
 8009798:	687a      	ldr	r2, [r7, #4]
 800979a:	429a      	cmp	r2, r3
 800979c:	d001      	beq.n	80097a2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800979e:	2301      	movs	r3, #1
 80097a0:	e01f      	b.n	80097e2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80097a2:	2300      	movs	r3, #0
 80097a4:	e01d      	b.n	80097e2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80097a6:	4b11      	ldr	r3, [pc, #68]	; (80097ec <HAL_PWREx_ConfigSupply+0x70>)
 80097a8:	68db      	ldr	r3, [r3, #12]
 80097aa:	f023 0207 	bic.w	r2, r3, #7
 80097ae:	490f      	ldr	r1, [pc, #60]	; (80097ec <HAL_PWREx_ConfigSupply+0x70>)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80097b6:	f7fa fa7f 	bl	8003cb8 <HAL_GetTick>
 80097ba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80097bc:	e009      	b.n	80097d2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80097be:	f7fa fa7b 	bl	8003cb8 <HAL_GetTick>
 80097c2:	4602      	mov	r2, r0
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	1ad3      	subs	r3, r2, r3
 80097c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80097cc:	d901      	bls.n	80097d2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80097ce:	2301      	movs	r3, #1
 80097d0:	e007      	b.n	80097e2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80097d2:	4b06      	ldr	r3, [pc, #24]	; (80097ec <HAL_PWREx_ConfigSupply+0x70>)
 80097d4:	685b      	ldr	r3, [r3, #4]
 80097d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80097da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097de:	d1ee      	bne.n	80097be <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80097e0:	2300      	movs	r3, #0
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	58024800 	.word	0x58024800

080097f0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b08c      	sub	sp, #48	; 0x30
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d102      	bne.n	8009804 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80097fe:	2301      	movs	r3, #1
 8009800:	f000 bc48 	b.w	800a094 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f003 0301 	and.w	r3, r3, #1
 800980c:	2b00      	cmp	r3, #0
 800980e:	f000 8088 	beq.w	8009922 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009812:	4b99      	ldr	r3, [pc, #612]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009814:	691b      	ldr	r3, [r3, #16]
 8009816:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800981a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800981c:	4b96      	ldr	r3, [pc, #600]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 800981e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009820:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009824:	2b10      	cmp	r3, #16
 8009826:	d007      	beq.n	8009838 <HAL_RCC_OscConfig+0x48>
 8009828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800982a:	2b18      	cmp	r3, #24
 800982c:	d111      	bne.n	8009852 <HAL_RCC_OscConfig+0x62>
 800982e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009830:	f003 0303 	and.w	r3, r3, #3
 8009834:	2b02      	cmp	r3, #2
 8009836:	d10c      	bne.n	8009852 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009838:	4b8f      	ldr	r3, [pc, #572]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009840:	2b00      	cmp	r3, #0
 8009842:	d06d      	beq.n	8009920 <HAL_RCC_OscConfig+0x130>
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d169      	bne.n	8009920 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800984c:	2301      	movs	r3, #1
 800984e:	f000 bc21 	b.w	800a094 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800985a:	d106      	bne.n	800986a <HAL_RCC_OscConfig+0x7a>
 800985c:	4b86      	ldr	r3, [pc, #536]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a85      	ldr	r2, [pc, #532]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009862:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009866:	6013      	str	r3, [r2, #0]
 8009868:	e02e      	b.n	80098c8 <HAL_RCC_OscConfig+0xd8>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d10c      	bne.n	800988c <HAL_RCC_OscConfig+0x9c>
 8009872:	4b81      	ldr	r3, [pc, #516]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4a80      	ldr	r2, [pc, #512]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009878:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800987c:	6013      	str	r3, [r2, #0]
 800987e:	4b7e      	ldr	r3, [pc, #504]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a7d      	ldr	r2, [pc, #500]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009884:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009888:	6013      	str	r3, [r2, #0]
 800988a:	e01d      	b.n	80098c8 <HAL_RCC_OscConfig+0xd8>
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009894:	d10c      	bne.n	80098b0 <HAL_RCC_OscConfig+0xc0>
 8009896:	4b78      	ldr	r3, [pc, #480]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	4a77      	ldr	r2, [pc, #476]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 800989c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80098a0:	6013      	str	r3, [r2, #0]
 80098a2:	4b75      	ldr	r3, [pc, #468]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a74      	ldr	r2, [pc, #464]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80098a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80098ac:	6013      	str	r3, [r2, #0]
 80098ae:	e00b      	b.n	80098c8 <HAL_RCC_OscConfig+0xd8>
 80098b0:	4b71      	ldr	r3, [pc, #452]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	4a70      	ldr	r2, [pc, #448]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80098b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80098ba:	6013      	str	r3, [r2, #0]
 80098bc:	4b6e      	ldr	r3, [pc, #440]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a6d      	ldr	r2, [pc, #436]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80098c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80098c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	685b      	ldr	r3, [r3, #4]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d013      	beq.n	80098f8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098d0:	f7fa f9f2 	bl	8003cb8 <HAL_GetTick>
 80098d4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80098d6:	e008      	b.n	80098ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80098d8:	f7fa f9ee 	bl	8003cb8 <HAL_GetTick>
 80098dc:	4602      	mov	r2, r0
 80098de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098e0:	1ad3      	subs	r3, r2, r3
 80098e2:	2b64      	cmp	r3, #100	; 0x64
 80098e4:	d901      	bls.n	80098ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80098e6:	2303      	movs	r3, #3
 80098e8:	e3d4      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80098ea:	4b63      	ldr	r3, [pc, #396]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d0f0      	beq.n	80098d8 <HAL_RCC_OscConfig+0xe8>
 80098f6:	e014      	b.n	8009922 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098f8:	f7fa f9de 	bl	8003cb8 <HAL_GetTick>
 80098fc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80098fe:	e008      	b.n	8009912 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009900:	f7fa f9da 	bl	8003cb8 <HAL_GetTick>
 8009904:	4602      	mov	r2, r0
 8009906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009908:	1ad3      	subs	r3, r2, r3
 800990a:	2b64      	cmp	r3, #100	; 0x64
 800990c:	d901      	bls.n	8009912 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800990e:	2303      	movs	r3, #3
 8009910:	e3c0      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009912:	4b59      	ldr	r3, [pc, #356]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800991a:	2b00      	cmp	r3, #0
 800991c:	d1f0      	bne.n	8009900 <HAL_RCC_OscConfig+0x110>
 800991e:	e000      	b.n	8009922 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009920:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f003 0302 	and.w	r3, r3, #2
 800992a:	2b00      	cmp	r3, #0
 800992c:	f000 80ca 	beq.w	8009ac4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009930:	4b51      	ldr	r3, [pc, #324]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009932:	691b      	ldr	r3, [r3, #16]
 8009934:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009938:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800993a:	4b4f      	ldr	r3, [pc, #316]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 800993c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800993e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009940:	6a3b      	ldr	r3, [r7, #32]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d007      	beq.n	8009956 <HAL_RCC_OscConfig+0x166>
 8009946:	6a3b      	ldr	r3, [r7, #32]
 8009948:	2b18      	cmp	r3, #24
 800994a:	d156      	bne.n	80099fa <HAL_RCC_OscConfig+0x20a>
 800994c:	69fb      	ldr	r3, [r7, #28]
 800994e:	f003 0303 	and.w	r3, r3, #3
 8009952:	2b00      	cmp	r3, #0
 8009954:	d151      	bne.n	80099fa <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009956:	4b48      	ldr	r3, [pc, #288]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f003 0304 	and.w	r3, r3, #4
 800995e:	2b00      	cmp	r3, #0
 8009960:	d005      	beq.n	800996e <HAL_RCC_OscConfig+0x17e>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	68db      	ldr	r3, [r3, #12]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d101      	bne.n	800996e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800996a:	2301      	movs	r3, #1
 800996c:	e392      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800996e:	4b42      	ldr	r3, [pc, #264]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f023 0219 	bic.w	r2, r3, #25
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	68db      	ldr	r3, [r3, #12]
 800997a:	493f      	ldr	r1, [pc, #252]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 800997c:	4313      	orrs	r3, r2
 800997e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009980:	f7fa f99a 	bl	8003cb8 <HAL_GetTick>
 8009984:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009986:	e008      	b.n	800999a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009988:	f7fa f996 	bl	8003cb8 <HAL_GetTick>
 800998c:	4602      	mov	r2, r0
 800998e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009990:	1ad3      	subs	r3, r2, r3
 8009992:	2b02      	cmp	r3, #2
 8009994:	d901      	bls.n	800999a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009996:	2303      	movs	r3, #3
 8009998:	e37c      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800999a:	4b37      	ldr	r3, [pc, #220]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f003 0304 	and.w	r3, r3, #4
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d0f0      	beq.n	8009988 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80099a6:	f7fa f9b7 	bl	8003d18 <HAL_GetREVID>
 80099aa:	4603      	mov	r3, r0
 80099ac:	f241 0203 	movw	r2, #4099	; 0x1003
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d817      	bhi.n	80099e4 <HAL_RCC_OscConfig+0x1f4>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	691b      	ldr	r3, [r3, #16]
 80099b8:	2b40      	cmp	r3, #64	; 0x40
 80099ba:	d108      	bne.n	80099ce <HAL_RCC_OscConfig+0x1de>
 80099bc:	4b2e      	ldr	r3, [pc, #184]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80099c4:	4a2c      	ldr	r2, [pc, #176]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80099c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80099ca:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80099cc:	e07a      	b.n	8009ac4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80099ce:	4b2a      	ldr	r3, [pc, #168]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80099d0:	685b      	ldr	r3, [r3, #4]
 80099d2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	691b      	ldr	r3, [r3, #16]
 80099da:	031b      	lsls	r3, r3, #12
 80099dc:	4926      	ldr	r1, [pc, #152]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80099de:	4313      	orrs	r3, r2
 80099e0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80099e2:	e06f      	b.n	8009ac4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80099e4:	4b24      	ldr	r3, [pc, #144]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80099e6:	685b      	ldr	r3, [r3, #4]
 80099e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	691b      	ldr	r3, [r3, #16]
 80099f0:	061b      	lsls	r3, r3, #24
 80099f2:	4921      	ldr	r1, [pc, #132]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 80099f4:	4313      	orrs	r3, r2
 80099f6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80099f8:	e064      	b.n	8009ac4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	68db      	ldr	r3, [r3, #12]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d047      	beq.n	8009a92 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009a02:	4b1d      	ldr	r3, [pc, #116]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f023 0219 	bic.w	r2, r3, #25
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	68db      	ldr	r3, [r3, #12]
 8009a0e:	491a      	ldr	r1, [pc, #104]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009a10:	4313      	orrs	r3, r2
 8009a12:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a14:	f7fa f950 	bl	8003cb8 <HAL_GetTick>
 8009a18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a1a:	e008      	b.n	8009a2e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a1c:	f7fa f94c 	bl	8003cb8 <HAL_GetTick>
 8009a20:	4602      	mov	r2, r0
 8009a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a24:	1ad3      	subs	r3, r2, r3
 8009a26:	2b02      	cmp	r3, #2
 8009a28:	d901      	bls.n	8009a2e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009a2a:	2303      	movs	r3, #3
 8009a2c:	e332      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a2e:	4b12      	ldr	r3, [pc, #72]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f003 0304 	and.w	r3, r3, #4
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d0f0      	beq.n	8009a1c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a3a:	f7fa f96d 	bl	8003d18 <HAL_GetREVID>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	f241 0203 	movw	r2, #4099	; 0x1003
 8009a44:	4293      	cmp	r3, r2
 8009a46:	d819      	bhi.n	8009a7c <HAL_RCC_OscConfig+0x28c>
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	691b      	ldr	r3, [r3, #16]
 8009a4c:	2b40      	cmp	r3, #64	; 0x40
 8009a4e:	d108      	bne.n	8009a62 <HAL_RCC_OscConfig+0x272>
 8009a50:	4b09      	ldr	r3, [pc, #36]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009a52:	685b      	ldr	r3, [r3, #4]
 8009a54:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8009a58:	4a07      	ldr	r2, [pc, #28]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009a5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009a5e:	6053      	str	r3, [r2, #4]
 8009a60:	e030      	b.n	8009ac4 <HAL_RCC_OscConfig+0x2d4>
 8009a62:	4b05      	ldr	r3, [pc, #20]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	691b      	ldr	r3, [r3, #16]
 8009a6e:	031b      	lsls	r3, r3, #12
 8009a70:	4901      	ldr	r1, [pc, #4]	; (8009a78 <HAL_RCC_OscConfig+0x288>)
 8009a72:	4313      	orrs	r3, r2
 8009a74:	604b      	str	r3, [r1, #4]
 8009a76:	e025      	b.n	8009ac4 <HAL_RCC_OscConfig+0x2d4>
 8009a78:	58024400 	.word	0x58024400
 8009a7c:	4b9a      	ldr	r3, [pc, #616]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009a7e:	685b      	ldr	r3, [r3, #4]
 8009a80:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	691b      	ldr	r3, [r3, #16]
 8009a88:	061b      	lsls	r3, r3, #24
 8009a8a:	4997      	ldr	r1, [pc, #604]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	604b      	str	r3, [r1, #4]
 8009a90:	e018      	b.n	8009ac4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a92:	4b95      	ldr	r3, [pc, #596]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	4a94      	ldr	r2, [pc, #592]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009a98:	f023 0301 	bic.w	r3, r3, #1
 8009a9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a9e:	f7fa f90b 	bl	8003cb8 <HAL_GetTick>
 8009aa2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009aa4:	e008      	b.n	8009ab8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009aa6:	f7fa f907 	bl	8003cb8 <HAL_GetTick>
 8009aaa:	4602      	mov	r2, r0
 8009aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aae:	1ad3      	subs	r3, r2, r3
 8009ab0:	2b02      	cmp	r3, #2
 8009ab2:	d901      	bls.n	8009ab8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8009ab4:	2303      	movs	r3, #3
 8009ab6:	e2ed      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009ab8:	4b8b      	ldr	r3, [pc, #556]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f003 0304 	and.w	r3, r3, #4
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d1f0      	bne.n	8009aa6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f003 0310 	and.w	r3, r3, #16
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	f000 80a9 	beq.w	8009c24 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ad2:	4b85      	ldr	r3, [pc, #532]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009ad4:	691b      	ldr	r3, [r3, #16]
 8009ad6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009ada:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009adc:	4b82      	ldr	r3, [pc, #520]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ae0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009ae2:	69bb      	ldr	r3, [r7, #24]
 8009ae4:	2b08      	cmp	r3, #8
 8009ae6:	d007      	beq.n	8009af8 <HAL_RCC_OscConfig+0x308>
 8009ae8:	69bb      	ldr	r3, [r7, #24]
 8009aea:	2b18      	cmp	r3, #24
 8009aec:	d13a      	bne.n	8009b64 <HAL_RCC_OscConfig+0x374>
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	f003 0303 	and.w	r3, r3, #3
 8009af4:	2b01      	cmp	r3, #1
 8009af6:	d135      	bne.n	8009b64 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009af8:	4b7b      	ldr	r3, [pc, #492]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d005      	beq.n	8009b10 <HAL_RCC_OscConfig+0x320>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	69db      	ldr	r3, [r3, #28]
 8009b08:	2b80      	cmp	r3, #128	; 0x80
 8009b0a:	d001      	beq.n	8009b10 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	e2c1      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009b10:	f7fa f902 	bl	8003d18 <HAL_GetREVID>
 8009b14:	4603      	mov	r3, r0
 8009b16:	f241 0203 	movw	r2, #4099	; 0x1003
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d817      	bhi.n	8009b4e <HAL_RCC_OscConfig+0x35e>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6a1b      	ldr	r3, [r3, #32]
 8009b22:	2b20      	cmp	r3, #32
 8009b24:	d108      	bne.n	8009b38 <HAL_RCC_OscConfig+0x348>
 8009b26:	4b70      	ldr	r3, [pc, #448]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009b2e:	4a6e      	ldr	r2, [pc, #440]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009b30:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009b34:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009b36:	e075      	b.n	8009c24 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009b38:	4b6b      	ldr	r3, [pc, #428]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6a1b      	ldr	r3, [r3, #32]
 8009b44:	069b      	lsls	r3, r3, #26
 8009b46:	4968      	ldr	r1, [pc, #416]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009b48:	4313      	orrs	r3, r2
 8009b4a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009b4c:	e06a      	b.n	8009c24 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009b4e:	4b66      	ldr	r3, [pc, #408]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009b50:	68db      	ldr	r3, [r3, #12]
 8009b52:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6a1b      	ldr	r3, [r3, #32]
 8009b5a:	061b      	lsls	r3, r3, #24
 8009b5c:	4962      	ldr	r1, [pc, #392]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009b62:	e05f      	b.n	8009c24 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	69db      	ldr	r3, [r3, #28]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d042      	beq.n	8009bf2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009b6c:	4b5e      	ldr	r3, [pc, #376]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a5d      	ldr	r2, [pc, #372]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009b72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b78:	f7fa f89e 	bl	8003cb8 <HAL_GetTick>
 8009b7c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b7e:	e008      	b.n	8009b92 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009b80:	f7fa f89a 	bl	8003cb8 <HAL_GetTick>
 8009b84:	4602      	mov	r2, r0
 8009b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b88:	1ad3      	subs	r3, r2, r3
 8009b8a:	2b02      	cmp	r3, #2
 8009b8c:	d901      	bls.n	8009b92 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8009b8e:	2303      	movs	r3, #3
 8009b90:	e280      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009b92:	4b55      	ldr	r3, [pc, #340]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d0f0      	beq.n	8009b80 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009b9e:	f7fa f8bb 	bl	8003d18 <HAL_GetREVID>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	f241 0203 	movw	r2, #4099	; 0x1003
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d817      	bhi.n	8009bdc <HAL_RCC_OscConfig+0x3ec>
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6a1b      	ldr	r3, [r3, #32]
 8009bb0:	2b20      	cmp	r3, #32
 8009bb2:	d108      	bne.n	8009bc6 <HAL_RCC_OscConfig+0x3d6>
 8009bb4:	4b4c      	ldr	r3, [pc, #304]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009bb6:	685b      	ldr	r3, [r3, #4]
 8009bb8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8009bbc:	4a4a      	ldr	r2, [pc, #296]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009bbe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009bc2:	6053      	str	r3, [r2, #4]
 8009bc4:	e02e      	b.n	8009c24 <HAL_RCC_OscConfig+0x434>
 8009bc6:	4b48      	ldr	r3, [pc, #288]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6a1b      	ldr	r3, [r3, #32]
 8009bd2:	069b      	lsls	r3, r3, #26
 8009bd4:	4944      	ldr	r1, [pc, #272]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	604b      	str	r3, [r1, #4]
 8009bda:	e023      	b.n	8009c24 <HAL_RCC_OscConfig+0x434>
 8009bdc:	4b42      	ldr	r3, [pc, #264]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009bde:	68db      	ldr	r3, [r3, #12]
 8009be0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	6a1b      	ldr	r3, [r3, #32]
 8009be8:	061b      	lsls	r3, r3, #24
 8009bea:	493f      	ldr	r1, [pc, #252]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009bec:	4313      	orrs	r3, r2
 8009bee:	60cb      	str	r3, [r1, #12]
 8009bf0:	e018      	b.n	8009c24 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009bf2:	4b3d      	ldr	r3, [pc, #244]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	4a3c      	ldr	r2, [pc, #240]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009bf8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009bfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009bfe:	f7fa f85b 	bl	8003cb8 <HAL_GetTick>
 8009c02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009c04:	e008      	b.n	8009c18 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009c06:	f7fa f857 	bl	8003cb8 <HAL_GetTick>
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c0e:	1ad3      	subs	r3, r2, r3
 8009c10:	2b02      	cmp	r3, #2
 8009c12:	d901      	bls.n	8009c18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009c14:	2303      	movs	r3, #3
 8009c16:	e23d      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009c18:	4b33      	ldr	r3, [pc, #204]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1f0      	bne.n	8009c06 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f003 0308 	and.w	r3, r3, #8
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d036      	beq.n	8009c9e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	695b      	ldr	r3, [r3, #20]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d019      	beq.n	8009c6c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009c38:	4b2b      	ldr	r3, [pc, #172]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009c3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c3c:	4a2a      	ldr	r2, [pc, #168]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009c3e:	f043 0301 	orr.w	r3, r3, #1
 8009c42:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c44:	f7fa f838 	bl	8003cb8 <HAL_GetTick>
 8009c48:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009c4a:	e008      	b.n	8009c5e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c4c:	f7fa f834 	bl	8003cb8 <HAL_GetTick>
 8009c50:	4602      	mov	r2, r0
 8009c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c54:	1ad3      	subs	r3, r2, r3
 8009c56:	2b02      	cmp	r3, #2
 8009c58:	d901      	bls.n	8009c5e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8009c5a:	2303      	movs	r3, #3
 8009c5c:	e21a      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009c5e:	4b22      	ldr	r3, [pc, #136]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009c60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c62:	f003 0302 	and.w	r3, r3, #2
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d0f0      	beq.n	8009c4c <HAL_RCC_OscConfig+0x45c>
 8009c6a:	e018      	b.n	8009c9e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009c6c:	4b1e      	ldr	r3, [pc, #120]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009c6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c70:	4a1d      	ldr	r2, [pc, #116]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009c72:	f023 0301 	bic.w	r3, r3, #1
 8009c76:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c78:	f7fa f81e 	bl	8003cb8 <HAL_GetTick>
 8009c7c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009c7e:	e008      	b.n	8009c92 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c80:	f7fa f81a 	bl	8003cb8 <HAL_GetTick>
 8009c84:	4602      	mov	r2, r0
 8009c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c88:	1ad3      	subs	r3, r2, r3
 8009c8a:	2b02      	cmp	r3, #2
 8009c8c:	d901      	bls.n	8009c92 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8009c8e:	2303      	movs	r3, #3
 8009c90:	e200      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009c92:	4b15      	ldr	r3, [pc, #84]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009c94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c96:	f003 0302 	and.w	r3, r3, #2
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d1f0      	bne.n	8009c80 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f003 0320 	and.w	r3, r3, #32
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d039      	beq.n	8009d1e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	699b      	ldr	r3, [r3, #24]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d01c      	beq.n	8009cec <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009cb2:	4b0d      	ldr	r3, [pc, #52]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a0c      	ldr	r2, [pc, #48]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009cb8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009cbc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009cbe:	f7f9 fffb 	bl	8003cb8 <HAL_GetTick>
 8009cc2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009cc4:	e008      	b.n	8009cd8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009cc6:	f7f9 fff7 	bl	8003cb8 <HAL_GetTick>
 8009cca:	4602      	mov	r2, r0
 8009ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cce:	1ad3      	subs	r3, r2, r3
 8009cd0:	2b02      	cmp	r3, #2
 8009cd2:	d901      	bls.n	8009cd8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8009cd4:	2303      	movs	r3, #3
 8009cd6:	e1dd      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009cd8:	4b03      	ldr	r3, [pc, #12]	; (8009ce8 <HAL_RCC_OscConfig+0x4f8>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d0f0      	beq.n	8009cc6 <HAL_RCC_OscConfig+0x4d6>
 8009ce4:	e01b      	b.n	8009d1e <HAL_RCC_OscConfig+0x52e>
 8009ce6:	bf00      	nop
 8009ce8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009cec:	4b9b      	ldr	r3, [pc, #620]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a9a      	ldr	r2, [pc, #616]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009cf2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cf6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009cf8:	f7f9 ffde 	bl	8003cb8 <HAL_GetTick>
 8009cfc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009cfe:	e008      	b.n	8009d12 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009d00:	f7f9 ffda 	bl	8003cb8 <HAL_GetTick>
 8009d04:	4602      	mov	r2, r0
 8009d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d08:	1ad3      	subs	r3, r2, r3
 8009d0a:	2b02      	cmp	r3, #2
 8009d0c:	d901      	bls.n	8009d12 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8009d0e:	2303      	movs	r3, #3
 8009d10:	e1c0      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009d12:	4b92      	ldr	r3, [pc, #584]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d1f0      	bne.n	8009d00 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f003 0304 	and.w	r3, r3, #4
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	f000 8081 	beq.w	8009e2e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009d2c:	4b8c      	ldr	r3, [pc, #560]	; (8009f60 <HAL_RCC_OscConfig+0x770>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a8b      	ldr	r2, [pc, #556]	; (8009f60 <HAL_RCC_OscConfig+0x770>)
 8009d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009d38:	f7f9 ffbe 	bl	8003cb8 <HAL_GetTick>
 8009d3c:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d3e:	e008      	b.n	8009d52 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d40:	f7f9 ffba 	bl	8003cb8 <HAL_GetTick>
 8009d44:	4602      	mov	r2, r0
 8009d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d48:	1ad3      	subs	r3, r2, r3
 8009d4a:	2b64      	cmp	r3, #100	; 0x64
 8009d4c:	d901      	bls.n	8009d52 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8009d4e:	2303      	movs	r3, #3
 8009d50:	e1a0      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d52:	4b83      	ldr	r3, [pc, #524]	; (8009f60 <HAL_RCC_OscConfig+0x770>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d0f0      	beq.n	8009d40 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	689b      	ldr	r3, [r3, #8]
 8009d62:	2b01      	cmp	r3, #1
 8009d64:	d106      	bne.n	8009d74 <HAL_RCC_OscConfig+0x584>
 8009d66:	4b7d      	ldr	r3, [pc, #500]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d6a:	4a7c      	ldr	r2, [pc, #496]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009d6c:	f043 0301 	orr.w	r3, r3, #1
 8009d70:	6713      	str	r3, [r2, #112]	; 0x70
 8009d72:	e02d      	b.n	8009dd0 <HAL_RCC_OscConfig+0x5e0>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	689b      	ldr	r3, [r3, #8]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d10c      	bne.n	8009d96 <HAL_RCC_OscConfig+0x5a6>
 8009d7c:	4b77      	ldr	r3, [pc, #476]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009d7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d80:	4a76      	ldr	r2, [pc, #472]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009d82:	f023 0301 	bic.w	r3, r3, #1
 8009d86:	6713      	str	r3, [r2, #112]	; 0x70
 8009d88:	4b74      	ldr	r3, [pc, #464]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d8c:	4a73      	ldr	r2, [pc, #460]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009d8e:	f023 0304 	bic.w	r3, r3, #4
 8009d92:	6713      	str	r3, [r2, #112]	; 0x70
 8009d94:	e01c      	b.n	8009dd0 <HAL_RCC_OscConfig+0x5e0>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	689b      	ldr	r3, [r3, #8]
 8009d9a:	2b05      	cmp	r3, #5
 8009d9c:	d10c      	bne.n	8009db8 <HAL_RCC_OscConfig+0x5c8>
 8009d9e:	4b6f      	ldr	r3, [pc, #444]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009da2:	4a6e      	ldr	r2, [pc, #440]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009da4:	f043 0304 	orr.w	r3, r3, #4
 8009da8:	6713      	str	r3, [r2, #112]	; 0x70
 8009daa:	4b6c      	ldr	r3, [pc, #432]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dae:	4a6b      	ldr	r2, [pc, #428]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009db0:	f043 0301 	orr.w	r3, r3, #1
 8009db4:	6713      	str	r3, [r2, #112]	; 0x70
 8009db6:	e00b      	b.n	8009dd0 <HAL_RCC_OscConfig+0x5e0>
 8009db8:	4b68      	ldr	r3, [pc, #416]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dbc:	4a67      	ldr	r2, [pc, #412]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009dbe:	f023 0301 	bic.w	r3, r3, #1
 8009dc2:	6713      	str	r3, [r2, #112]	; 0x70
 8009dc4:	4b65      	ldr	r3, [pc, #404]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dc8:	4a64      	ldr	r2, [pc, #400]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009dca:	f023 0304 	bic.w	r3, r3, #4
 8009dce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	689b      	ldr	r3, [r3, #8]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d015      	beq.n	8009e04 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009dd8:	f7f9 ff6e 	bl	8003cb8 <HAL_GetTick>
 8009ddc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009dde:	e00a      	b.n	8009df6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009de0:	f7f9 ff6a 	bl	8003cb8 <HAL_GetTick>
 8009de4:	4602      	mov	r2, r0
 8009de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de8:	1ad3      	subs	r3, r2, r3
 8009dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d901      	bls.n	8009df6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8009df2:	2303      	movs	r3, #3
 8009df4:	e14e      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009df6:	4b59      	ldr	r3, [pc, #356]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009df8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dfa:	f003 0302 	and.w	r3, r3, #2
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d0ee      	beq.n	8009de0 <HAL_RCC_OscConfig+0x5f0>
 8009e02:	e014      	b.n	8009e2e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e04:	f7f9 ff58 	bl	8003cb8 <HAL_GetTick>
 8009e08:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009e0a:	e00a      	b.n	8009e22 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009e0c:	f7f9 ff54 	bl	8003cb8 <HAL_GetTick>
 8009e10:	4602      	mov	r2, r0
 8009e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e14:	1ad3      	subs	r3, r2, r3
 8009e16:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e1a:	4293      	cmp	r3, r2
 8009e1c:	d901      	bls.n	8009e22 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8009e1e:	2303      	movs	r3, #3
 8009e20:	e138      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009e22:	4b4e      	ldr	r3, [pc, #312]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009e24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e26:	f003 0302 	and.w	r3, r3, #2
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d1ee      	bne.n	8009e0c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	f000 812d 	beq.w	800a092 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009e38:	4b48      	ldr	r3, [pc, #288]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009e3a:	691b      	ldr	r3, [r3, #16]
 8009e3c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e40:	2b18      	cmp	r3, #24
 8009e42:	f000 80bd 	beq.w	8009fc0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	f040 809e 	bne.w	8009f8c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e50:	4b42      	ldr	r3, [pc, #264]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	4a41      	ldr	r2, [pc, #260]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009e56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009e5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e5c:	f7f9 ff2c 	bl	8003cb8 <HAL_GetTick>
 8009e60:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009e62:	e008      	b.n	8009e76 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e64:	f7f9 ff28 	bl	8003cb8 <HAL_GetTick>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e6c:	1ad3      	subs	r3, r2, r3
 8009e6e:	2b02      	cmp	r3, #2
 8009e70:	d901      	bls.n	8009e76 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8009e72:	2303      	movs	r3, #3
 8009e74:	e10e      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009e76:	4b39      	ldr	r3, [pc, #228]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d1f0      	bne.n	8009e64 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e82:	4b36      	ldr	r3, [pc, #216]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009e84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009e86:	4b37      	ldr	r3, [pc, #220]	; (8009f64 <HAL_RCC_OscConfig+0x774>)
 8009e88:	4013      	ands	r3, r2
 8009e8a:	687a      	ldr	r2, [r7, #4]
 8009e8c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8009e8e:	687a      	ldr	r2, [r7, #4]
 8009e90:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009e92:	0112      	lsls	r2, r2, #4
 8009e94:	430a      	orrs	r2, r1
 8009e96:	4931      	ldr	r1, [pc, #196]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009e98:	4313      	orrs	r3, r2
 8009e9a:	628b      	str	r3, [r1, #40]	; 0x28
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ea0:	3b01      	subs	r3, #1
 8009ea2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eaa:	3b01      	subs	r3, #1
 8009eac:	025b      	lsls	r3, r3, #9
 8009eae:	b29b      	uxth	r3, r3
 8009eb0:	431a      	orrs	r2, r3
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eb6:	3b01      	subs	r3, #1
 8009eb8:	041b      	lsls	r3, r3, #16
 8009eba:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009ebe:	431a      	orrs	r2, r3
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ec4:	3b01      	subs	r3, #1
 8009ec6:	061b      	lsls	r3, r3, #24
 8009ec8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009ecc:	4923      	ldr	r1, [pc, #140]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009ed2:	4b22      	ldr	r3, [pc, #136]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ed6:	4a21      	ldr	r2, [pc, #132]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009ed8:	f023 0301 	bic.w	r3, r3, #1
 8009edc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009ede:	4b1f      	ldr	r3, [pc, #124]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009ee0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009ee2:	4b21      	ldr	r3, [pc, #132]	; (8009f68 <HAL_RCC_OscConfig+0x778>)
 8009ee4:	4013      	ands	r3, r2
 8009ee6:	687a      	ldr	r2, [r7, #4]
 8009ee8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009eea:	00d2      	lsls	r2, r2, #3
 8009eec:	491b      	ldr	r1, [pc, #108]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009eee:	4313      	orrs	r3, r2
 8009ef0:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009ef2:	4b1a      	ldr	r3, [pc, #104]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef6:	f023 020c 	bic.w	r2, r3, #12
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009efe:	4917      	ldr	r1, [pc, #92]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f00:	4313      	orrs	r3, r2
 8009f02:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009f04:	4b15      	ldr	r3, [pc, #84]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f08:	f023 0202 	bic.w	r2, r3, #2
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f10:	4912      	ldr	r1, [pc, #72]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f12:	4313      	orrs	r3, r2
 8009f14:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009f16:	4b11      	ldr	r3, [pc, #68]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f1a:	4a10      	ldr	r2, [pc, #64]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f20:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f22:	4b0e      	ldr	r3, [pc, #56]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f26:	4a0d      	ldr	r2, [pc, #52]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f2c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009f2e:	4b0b      	ldr	r3, [pc, #44]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f32:	4a0a      	ldr	r2, [pc, #40]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009f38:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009f3a:	4b08      	ldr	r3, [pc, #32]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f3e:	4a07      	ldr	r2, [pc, #28]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f40:	f043 0301 	orr.w	r3, r3, #1
 8009f44:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009f46:	4b05      	ldr	r3, [pc, #20]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	4a04      	ldr	r2, [pc, #16]	; (8009f5c <HAL_RCC_OscConfig+0x76c>)
 8009f4c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009f50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f52:	f7f9 feb1 	bl	8003cb8 <HAL_GetTick>
 8009f56:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009f58:	e011      	b.n	8009f7e <HAL_RCC_OscConfig+0x78e>
 8009f5a:	bf00      	nop
 8009f5c:	58024400 	.word	0x58024400
 8009f60:	58024800 	.word	0x58024800
 8009f64:	fffffc0c 	.word	0xfffffc0c
 8009f68:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f6c:	f7f9 fea4 	bl	8003cb8 <HAL_GetTick>
 8009f70:	4602      	mov	r2, r0
 8009f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f74:	1ad3      	subs	r3, r2, r3
 8009f76:	2b02      	cmp	r3, #2
 8009f78:	d901      	bls.n	8009f7e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8009f7a:	2303      	movs	r3, #3
 8009f7c:	e08a      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009f7e:	4b47      	ldr	r3, [pc, #284]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d0f0      	beq.n	8009f6c <HAL_RCC_OscConfig+0x77c>
 8009f8a:	e082      	b.n	800a092 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f8c:	4b43      	ldr	r3, [pc, #268]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	4a42      	ldr	r2, [pc, #264]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 8009f92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f98:	f7f9 fe8e 	bl	8003cb8 <HAL_GetTick>
 8009f9c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f9e:	e008      	b.n	8009fb2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fa0:	f7f9 fe8a 	bl	8003cb8 <HAL_GetTick>
 8009fa4:	4602      	mov	r2, r0
 8009fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fa8:	1ad3      	subs	r3, r2, r3
 8009faa:	2b02      	cmp	r3, #2
 8009fac:	d901      	bls.n	8009fb2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8009fae:	2303      	movs	r3, #3
 8009fb0:	e070      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009fb2:	4b3a      	ldr	r3, [pc, #232]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d1f0      	bne.n	8009fa0 <HAL_RCC_OscConfig+0x7b0>
 8009fbe:	e068      	b.n	800a092 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009fc0:	4b36      	ldr	r3, [pc, #216]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 8009fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fc4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009fc6:	4b35      	ldr	r3, [pc, #212]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 8009fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fca:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fd0:	2b01      	cmp	r3, #1
 8009fd2:	d031      	beq.n	800a038 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	f003 0203 	and.w	r2, r3, #3
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009fde:	429a      	cmp	r2, r3
 8009fe0:	d12a      	bne.n	800a038 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009fe2:	693b      	ldr	r3, [r7, #16]
 8009fe4:	091b      	lsrs	r3, r3, #4
 8009fe6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009fee:	429a      	cmp	r2, r3
 8009ff0:	d122      	bne.n	800a038 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ffc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009ffe:	429a      	cmp	r2, r3
 800a000:	d11a      	bne.n	800a038 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	0a5b      	lsrs	r3, r3, #9
 800a006:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a00e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a010:	429a      	cmp	r2, r3
 800a012:	d111      	bne.n	800a038 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	0c1b      	lsrs	r3, r3, #16
 800a018:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a020:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a022:	429a      	cmp	r2, r3
 800a024:	d108      	bne.n	800a038 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	0e1b      	lsrs	r3, r3, #24
 800a02a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a032:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a034:	429a      	cmp	r2, r3
 800a036:	d001      	beq.n	800a03c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a038:	2301      	movs	r3, #1
 800a03a:	e02b      	b.n	800a094 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a03c:	4b17      	ldr	r3, [pc, #92]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 800a03e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a040:	08db      	lsrs	r3, r3, #3
 800a042:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a046:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a04c:	693a      	ldr	r2, [r7, #16]
 800a04e:	429a      	cmp	r2, r3
 800a050:	d01f      	beq.n	800a092 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a052:	4b12      	ldr	r3, [pc, #72]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 800a054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a056:	4a11      	ldr	r2, [pc, #68]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 800a058:	f023 0301 	bic.w	r3, r3, #1
 800a05c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a05e:	f7f9 fe2b 	bl	8003cb8 <HAL_GetTick>
 800a062:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a064:	bf00      	nop
 800a066:	f7f9 fe27 	bl	8003cb8 <HAL_GetTick>
 800a06a:	4602      	mov	r2, r0
 800a06c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a06e:	4293      	cmp	r3, r2
 800a070:	d0f9      	beq.n	800a066 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a072:	4b0a      	ldr	r3, [pc, #40]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 800a074:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a076:	4b0a      	ldr	r3, [pc, #40]	; (800a0a0 <HAL_RCC_OscConfig+0x8b0>)
 800a078:	4013      	ands	r3, r2
 800a07a:	687a      	ldr	r2, [r7, #4]
 800a07c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a07e:	00d2      	lsls	r2, r2, #3
 800a080:	4906      	ldr	r1, [pc, #24]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 800a082:	4313      	orrs	r3, r2
 800a084:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a086:	4b05      	ldr	r3, [pc, #20]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 800a088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a08a:	4a04      	ldr	r2, [pc, #16]	; (800a09c <HAL_RCC_OscConfig+0x8ac>)
 800a08c:	f043 0301 	orr.w	r3, r3, #1
 800a090:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a092:	2300      	movs	r3, #0
}
 800a094:	4618      	mov	r0, r3
 800a096:	3730      	adds	r7, #48	; 0x30
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}
 800a09c:	58024400 	.word	0x58024400
 800a0a0:	ffff0007 	.word	0xffff0007

0800a0a4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b086      	sub	sp, #24
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
 800a0ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d101      	bne.n	800a0b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	e19c      	b.n	800a3f2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a0b8:	4b8a      	ldr	r3, [pc, #552]	; (800a2e4 <HAL_RCC_ClockConfig+0x240>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f003 030f 	and.w	r3, r3, #15
 800a0c0:	683a      	ldr	r2, [r7, #0]
 800a0c2:	429a      	cmp	r2, r3
 800a0c4:	d910      	bls.n	800a0e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0c6:	4b87      	ldr	r3, [pc, #540]	; (800a2e4 <HAL_RCC_ClockConfig+0x240>)
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f023 020f 	bic.w	r2, r3, #15
 800a0ce:	4985      	ldr	r1, [pc, #532]	; (800a2e4 <HAL_RCC_ClockConfig+0x240>)
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	4313      	orrs	r3, r2
 800a0d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0d6:	4b83      	ldr	r3, [pc, #524]	; (800a2e4 <HAL_RCC_ClockConfig+0x240>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f003 030f 	and.w	r3, r3, #15
 800a0de:	683a      	ldr	r2, [r7, #0]
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d001      	beq.n	800a0e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	e184      	b.n	800a3f2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f003 0304 	and.w	r3, r3, #4
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d010      	beq.n	800a116 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	691a      	ldr	r2, [r3, #16]
 800a0f8:	4b7b      	ldr	r3, [pc, #492]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a0fa:	699b      	ldr	r3, [r3, #24]
 800a0fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a100:	429a      	cmp	r2, r3
 800a102:	d908      	bls.n	800a116 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a104:	4b78      	ldr	r3, [pc, #480]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a106:	699b      	ldr	r3, [r3, #24]
 800a108:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	691b      	ldr	r3, [r3, #16]
 800a110:	4975      	ldr	r1, [pc, #468]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a112:	4313      	orrs	r3, r2
 800a114:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	f003 0308 	and.w	r3, r3, #8
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d010      	beq.n	800a144 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	695a      	ldr	r2, [r3, #20]
 800a126:	4b70      	ldr	r3, [pc, #448]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a128:	69db      	ldr	r3, [r3, #28]
 800a12a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a12e:	429a      	cmp	r2, r3
 800a130:	d908      	bls.n	800a144 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a132:	4b6d      	ldr	r3, [pc, #436]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a134:	69db      	ldr	r3, [r3, #28]
 800a136:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	695b      	ldr	r3, [r3, #20]
 800a13e:	496a      	ldr	r1, [pc, #424]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a140:	4313      	orrs	r3, r2
 800a142:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f003 0310 	and.w	r3, r3, #16
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d010      	beq.n	800a172 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	699a      	ldr	r2, [r3, #24]
 800a154:	4b64      	ldr	r3, [pc, #400]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a156:	69db      	ldr	r3, [r3, #28]
 800a158:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a15c:	429a      	cmp	r2, r3
 800a15e:	d908      	bls.n	800a172 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a160:	4b61      	ldr	r3, [pc, #388]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a162:	69db      	ldr	r3, [r3, #28]
 800a164:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	699b      	ldr	r3, [r3, #24]
 800a16c:	495e      	ldr	r1, [pc, #376]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a16e:	4313      	orrs	r3, r2
 800a170:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f003 0320 	and.w	r3, r3, #32
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d010      	beq.n	800a1a0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	69da      	ldr	r2, [r3, #28]
 800a182:	4b59      	ldr	r3, [pc, #356]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a184:	6a1b      	ldr	r3, [r3, #32]
 800a186:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d908      	bls.n	800a1a0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a18e:	4b56      	ldr	r3, [pc, #344]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a190:	6a1b      	ldr	r3, [r3, #32]
 800a192:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	69db      	ldr	r3, [r3, #28]
 800a19a:	4953      	ldr	r1, [pc, #332]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a19c:	4313      	orrs	r3, r2
 800a19e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f003 0302 	and.w	r3, r3, #2
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d010      	beq.n	800a1ce <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	68da      	ldr	r2, [r3, #12]
 800a1b0:	4b4d      	ldr	r3, [pc, #308]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a1b2:	699b      	ldr	r3, [r3, #24]
 800a1b4:	f003 030f 	and.w	r3, r3, #15
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d908      	bls.n	800a1ce <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a1bc:	4b4a      	ldr	r3, [pc, #296]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a1be:	699b      	ldr	r3, [r3, #24]
 800a1c0:	f023 020f 	bic.w	r2, r3, #15
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	68db      	ldr	r3, [r3, #12]
 800a1c8:	4947      	ldr	r1, [pc, #284]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a1ca:	4313      	orrs	r3, r2
 800a1cc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f003 0301 	and.w	r3, r3, #1
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d055      	beq.n	800a286 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a1da:	4b43      	ldr	r3, [pc, #268]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a1dc:	699b      	ldr	r3, [r3, #24]
 800a1de:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	689b      	ldr	r3, [r3, #8]
 800a1e6:	4940      	ldr	r1, [pc, #256]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	685b      	ldr	r3, [r3, #4]
 800a1f0:	2b02      	cmp	r3, #2
 800a1f2:	d107      	bne.n	800a204 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a1f4:	4b3c      	ldr	r3, [pc, #240]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d121      	bne.n	800a244 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a200:	2301      	movs	r3, #1
 800a202:	e0f6      	b.n	800a3f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	2b03      	cmp	r3, #3
 800a20a:	d107      	bne.n	800a21c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a20c:	4b36      	ldr	r3, [pc, #216]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a214:	2b00      	cmp	r3, #0
 800a216:	d115      	bne.n	800a244 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a218:	2301      	movs	r3, #1
 800a21a:	e0ea      	b.n	800a3f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	685b      	ldr	r3, [r3, #4]
 800a220:	2b01      	cmp	r3, #1
 800a222:	d107      	bne.n	800a234 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a224:	4b30      	ldr	r3, [pc, #192]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d109      	bne.n	800a244 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a230:	2301      	movs	r3, #1
 800a232:	e0de      	b.n	800a3f2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a234:	4b2c      	ldr	r3, [pc, #176]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	f003 0304 	and.w	r3, r3, #4
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d101      	bne.n	800a244 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a240:	2301      	movs	r3, #1
 800a242:	e0d6      	b.n	800a3f2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a244:	4b28      	ldr	r3, [pc, #160]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a246:	691b      	ldr	r3, [r3, #16]
 800a248:	f023 0207 	bic.w	r2, r3, #7
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	4925      	ldr	r1, [pc, #148]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a252:	4313      	orrs	r3, r2
 800a254:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a256:	f7f9 fd2f 	bl	8003cb8 <HAL_GetTick>
 800a25a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a25c:	e00a      	b.n	800a274 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a25e:	f7f9 fd2b 	bl	8003cb8 <HAL_GetTick>
 800a262:	4602      	mov	r2, r0
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	1ad3      	subs	r3, r2, r3
 800a268:	f241 3288 	movw	r2, #5000	; 0x1388
 800a26c:	4293      	cmp	r3, r2
 800a26e:	d901      	bls.n	800a274 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a270:	2303      	movs	r3, #3
 800a272:	e0be      	b.n	800a3f2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a274:	4b1c      	ldr	r3, [pc, #112]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a276:	691b      	ldr	r3, [r3, #16]
 800a278:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	00db      	lsls	r3, r3, #3
 800a282:	429a      	cmp	r2, r3
 800a284:	d1eb      	bne.n	800a25e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f003 0302 	and.w	r3, r3, #2
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d010      	beq.n	800a2b4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	68da      	ldr	r2, [r3, #12]
 800a296:	4b14      	ldr	r3, [pc, #80]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a298:	699b      	ldr	r3, [r3, #24]
 800a29a:	f003 030f 	and.w	r3, r3, #15
 800a29e:	429a      	cmp	r2, r3
 800a2a0:	d208      	bcs.n	800a2b4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a2a2:	4b11      	ldr	r3, [pc, #68]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a2a4:	699b      	ldr	r3, [r3, #24]
 800a2a6:	f023 020f 	bic.w	r2, r3, #15
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	68db      	ldr	r3, [r3, #12]
 800a2ae:	490e      	ldr	r1, [pc, #56]	; (800a2e8 <HAL_RCC_ClockConfig+0x244>)
 800a2b0:	4313      	orrs	r3, r2
 800a2b2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a2b4:	4b0b      	ldr	r3, [pc, #44]	; (800a2e4 <HAL_RCC_ClockConfig+0x240>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	f003 030f 	and.w	r3, r3, #15
 800a2bc:	683a      	ldr	r2, [r7, #0]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d214      	bcs.n	800a2ec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a2c2:	4b08      	ldr	r3, [pc, #32]	; (800a2e4 <HAL_RCC_ClockConfig+0x240>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f023 020f 	bic.w	r2, r3, #15
 800a2ca:	4906      	ldr	r1, [pc, #24]	; (800a2e4 <HAL_RCC_ClockConfig+0x240>)
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a2d2:	4b04      	ldr	r3, [pc, #16]	; (800a2e4 <HAL_RCC_ClockConfig+0x240>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f003 030f 	and.w	r3, r3, #15
 800a2da:	683a      	ldr	r2, [r7, #0]
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d005      	beq.n	800a2ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	e086      	b.n	800a3f2 <HAL_RCC_ClockConfig+0x34e>
 800a2e4:	52002000 	.word	0x52002000
 800a2e8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f003 0304 	and.w	r3, r3, #4
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d010      	beq.n	800a31a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	691a      	ldr	r2, [r3, #16]
 800a2fc:	4b3f      	ldr	r3, [pc, #252]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a2fe:	699b      	ldr	r3, [r3, #24]
 800a300:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a304:	429a      	cmp	r2, r3
 800a306:	d208      	bcs.n	800a31a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a308:	4b3c      	ldr	r3, [pc, #240]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a30a:	699b      	ldr	r3, [r3, #24]
 800a30c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	691b      	ldr	r3, [r3, #16]
 800a314:	4939      	ldr	r1, [pc, #228]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a316:	4313      	orrs	r3, r2
 800a318:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f003 0308 	and.w	r3, r3, #8
 800a322:	2b00      	cmp	r3, #0
 800a324:	d010      	beq.n	800a348 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	695a      	ldr	r2, [r3, #20]
 800a32a:	4b34      	ldr	r3, [pc, #208]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a32c:	69db      	ldr	r3, [r3, #28]
 800a32e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a332:	429a      	cmp	r2, r3
 800a334:	d208      	bcs.n	800a348 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a336:	4b31      	ldr	r3, [pc, #196]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a338:	69db      	ldr	r3, [r3, #28]
 800a33a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	695b      	ldr	r3, [r3, #20]
 800a342:	492e      	ldr	r1, [pc, #184]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a344:	4313      	orrs	r3, r2
 800a346:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	f003 0310 	and.w	r3, r3, #16
 800a350:	2b00      	cmp	r3, #0
 800a352:	d010      	beq.n	800a376 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	699a      	ldr	r2, [r3, #24]
 800a358:	4b28      	ldr	r3, [pc, #160]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a35a:	69db      	ldr	r3, [r3, #28]
 800a35c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a360:	429a      	cmp	r2, r3
 800a362:	d208      	bcs.n	800a376 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a364:	4b25      	ldr	r3, [pc, #148]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a366:	69db      	ldr	r3, [r3, #28]
 800a368:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	699b      	ldr	r3, [r3, #24]
 800a370:	4922      	ldr	r1, [pc, #136]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a372:	4313      	orrs	r3, r2
 800a374:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f003 0320 	and.w	r3, r3, #32
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d010      	beq.n	800a3a4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	69da      	ldr	r2, [r3, #28]
 800a386:	4b1d      	ldr	r3, [pc, #116]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a388:	6a1b      	ldr	r3, [r3, #32]
 800a38a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a38e:	429a      	cmp	r2, r3
 800a390:	d208      	bcs.n	800a3a4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a392:	4b1a      	ldr	r3, [pc, #104]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a394:	6a1b      	ldr	r3, [r3, #32]
 800a396:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	69db      	ldr	r3, [r3, #28]
 800a39e:	4917      	ldr	r1, [pc, #92]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a3a0:	4313      	orrs	r3, r2
 800a3a2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a3a4:	f000 f844 	bl	800a430 <HAL_RCC_GetSysClockFreq>
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	4b14      	ldr	r3, [pc, #80]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a3ac:	699b      	ldr	r3, [r3, #24]
 800a3ae:	0a1b      	lsrs	r3, r3, #8
 800a3b0:	f003 030f 	and.w	r3, r3, #15
 800a3b4:	4912      	ldr	r1, [pc, #72]	; (800a400 <HAL_RCC_ClockConfig+0x35c>)
 800a3b6:	5ccb      	ldrb	r3, [r1, r3]
 800a3b8:	f003 031f 	and.w	r3, r3, #31
 800a3bc:	fa22 f303 	lsr.w	r3, r2, r3
 800a3c0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a3c2:	4b0e      	ldr	r3, [pc, #56]	; (800a3fc <HAL_RCC_ClockConfig+0x358>)
 800a3c4:	699b      	ldr	r3, [r3, #24]
 800a3c6:	f003 030f 	and.w	r3, r3, #15
 800a3ca:	4a0d      	ldr	r2, [pc, #52]	; (800a400 <HAL_RCC_ClockConfig+0x35c>)
 800a3cc:	5cd3      	ldrb	r3, [r2, r3]
 800a3ce:	f003 031f 	and.w	r3, r3, #31
 800a3d2:	693a      	ldr	r2, [r7, #16]
 800a3d4:	fa22 f303 	lsr.w	r3, r2, r3
 800a3d8:	4a0a      	ldr	r2, [pc, #40]	; (800a404 <HAL_RCC_ClockConfig+0x360>)
 800a3da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a3dc:	4a0a      	ldr	r2, [pc, #40]	; (800a408 <HAL_RCC_ClockConfig+0x364>)
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a3e2:	4b0a      	ldr	r3, [pc, #40]	; (800a40c <HAL_RCC_ClockConfig+0x368>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f7f9 fc1c 	bl	8003c24 <HAL_InitTick>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a3f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	3718      	adds	r7, #24
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd80      	pop	{r7, pc}
 800a3fa:	bf00      	nop
 800a3fc:	58024400 	.word	0x58024400
 800a400:	0801edd8 	.word	0x0801edd8
 800a404:	20000014 	.word	0x20000014
 800a408:	20000010 	.word	0x20000010
 800a40c:	20000024 	.word	0x20000024

0800a410 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800a410:	b480      	push	{r7}
 800a412:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 800a414:	4b05      	ldr	r3, [pc, #20]	; (800a42c <HAL_RCC_EnableCSS+0x1c>)
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	4a04      	ldr	r2, [pc, #16]	; (800a42c <HAL_RCC_EnableCSS+0x1c>)
 800a41a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a41e:	6013      	str	r3, [r2, #0]
}
 800a420:	bf00      	nop
 800a422:	46bd      	mov	sp, r7
 800a424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a428:	4770      	bx	lr
 800a42a:	bf00      	nop
 800a42c:	58024400 	.word	0x58024400

0800a430 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a430:	b480      	push	{r7}
 800a432:	b089      	sub	sp, #36	; 0x24
 800a434:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a436:	4bb3      	ldr	r3, [pc, #716]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a438:	691b      	ldr	r3, [r3, #16]
 800a43a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a43e:	2b18      	cmp	r3, #24
 800a440:	f200 8155 	bhi.w	800a6ee <HAL_RCC_GetSysClockFreq+0x2be>
 800a444:	a201      	add	r2, pc, #4	; (adr r2, 800a44c <HAL_RCC_GetSysClockFreq+0x1c>)
 800a446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a44a:	bf00      	nop
 800a44c:	0800a4b1 	.word	0x0800a4b1
 800a450:	0800a6ef 	.word	0x0800a6ef
 800a454:	0800a6ef 	.word	0x0800a6ef
 800a458:	0800a6ef 	.word	0x0800a6ef
 800a45c:	0800a6ef 	.word	0x0800a6ef
 800a460:	0800a6ef 	.word	0x0800a6ef
 800a464:	0800a6ef 	.word	0x0800a6ef
 800a468:	0800a6ef 	.word	0x0800a6ef
 800a46c:	0800a4d7 	.word	0x0800a4d7
 800a470:	0800a6ef 	.word	0x0800a6ef
 800a474:	0800a6ef 	.word	0x0800a6ef
 800a478:	0800a6ef 	.word	0x0800a6ef
 800a47c:	0800a6ef 	.word	0x0800a6ef
 800a480:	0800a6ef 	.word	0x0800a6ef
 800a484:	0800a6ef 	.word	0x0800a6ef
 800a488:	0800a6ef 	.word	0x0800a6ef
 800a48c:	0800a4dd 	.word	0x0800a4dd
 800a490:	0800a6ef 	.word	0x0800a6ef
 800a494:	0800a6ef 	.word	0x0800a6ef
 800a498:	0800a6ef 	.word	0x0800a6ef
 800a49c:	0800a6ef 	.word	0x0800a6ef
 800a4a0:	0800a6ef 	.word	0x0800a6ef
 800a4a4:	0800a6ef 	.word	0x0800a6ef
 800a4a8:	0800a6ef 	.word	0x0800a6ef
 800a4ac:	0800a4e3 	.word	0x0800a4e3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a4b0:	4b94      	ldr	r3, [pc, #592]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f003 0320 	and.w	r3, r3, #32
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d009      	beq.n	800a4d0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a4bc:	4b91      	ldr	r3, [pc, #580]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	08db      	lsrs	r3, r3, #3
 800a4c2:	f003 0303 	and.w	r3, r3, #3
 800a4c6:	4a90      	ldr	r2, [pc, #576]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a4c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a4cc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a4ce:	e111      	b.n	800a6f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a4d0:	4b8d      	ldr	r3, [pc, #564]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a4d2:	61bb      	str	r3, [r7, #24]
      break;
 800a4d4:	e10e      	b.n	800a6f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a4d6:	4b8d      	ldr	r3, [pc, #564]	; (800a70c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a4d8:	61bb      	str	r3, [r7, #24]
      break;
 800a4da:	e10b      	b.n	800a6f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a4dc:	4b8c      	ldr	r3, [pc, #560]	; (800a710 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a4de:	61bb      	str	r3, [r7, #24]
      break;
 800a4e0:	e108      	b.n	800a6f4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a4e2:	4b88      	ldr	r3, [pc, #544]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4e6:	f003 0303 	and.w	r3, r3, #3
 800a4ea:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a4ec:	4b85      	ldr	r3, [pc, #532]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4f0:	091b      	lsrs	r3, r3, #4
 800a4f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a4f6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a4f8:	4b82      	ldr	r3, [pc, #520]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4fc:	f003 0301 	and.w	r3, r3, #1
 800a500:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a502:	4b80      	ldr	r3, [pc, #512]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a506:	08db      	lsrs	r3, r3, #3
 800a508:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a50c:	68fa      	ldr	r2, [r7, #12]
 800a50e:	fb02 f303 	mul.w	r3, r2, r3
 800a512:	ee07 3a90 	vmov	s15, r3
 800a516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a51a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	2b00      	cmp	r3, #0
 800a522:	f000 80e1 	beq.w	800a6e8 <HAL_RCC_GetSysClockFreq+0x2b8>
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	2b02      	cmp	r3, #2
 800a52a:	f000 8083 	beq.w	800a634 <HAL_RCC_GetSysClockFreq+0x204>
 800a52e:	697b      	ldr	r3, [r7, #20]
 800a530:	2b02      	cmp	r3, #2
 800a532:	f200 80a1 	bhi.w	800a678 <HAL_RCC_GetSysClockFreq+0x248>
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d003      	beq.n	800a544 <HAL_RCC_GetSysClockFreq+0x114>
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	2b01      	cmp	r3, #1
 800a540:	d056      	beq.n	800a5f0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a542:	e099      	b.n	800a678 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a544:	4b6f      	ldr	r3, [pc, #444]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f003 0320 	and.w	r3, r3, #32
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d02d      	beq.n	800a5ac <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a550:	4b6c      	ldr	r3, [pc, #432]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	08db      	lsrs	r3, r3, #3
 800a556:	f003 0303 	and.w	r3, r3, #3
 800a55a:	4a6b      	ldr	r2, [pc, #428]	; (800a708 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a55c:	fa22 f303 	lsr.w	r3, r2, r3
 800a560:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	ee07 3a90 	vmov	s15, r3
 800a568:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	ee07 3a90 	vmov	s15, r3
 800a572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a57a:	4b62      	ldr	r3, [pc, #392]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a57c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a57e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a582:	ee07 3a90 	vmov	s15, r3
 800a586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a58a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a58e:	eddf 5a61 	vldr	s11, [pc, #388]	; 800a714 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a59a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a59e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5a6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a5aa:	e087      	b.n	800a6bc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a5ac:	693b      	ldr	r3, [r7, #16]
 800a5ae:	ee07 3a90 	vmov	s15, r3
 800a5b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5b6:	eddf 6a58 	vldr	s13, [pc, #352]	; 800a718 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a5ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a5be:	4b51      	ldr	r3, [pc, #324]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5c6:	ee07 3a90 	vmov	s15, r3
 800a5ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a5ce:	ed97 6a02 	vldr	s12, [r7, #8]
 800a5d2:	eddf 5a50 	vldr	s11, [pc, #320]	; 800a714 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a5d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a5da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a5de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a5e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a5e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a5ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a5ee:	e065      	b.n	800a6bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	ee07 3a90 	vmov	s15, r3
 800a5f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5fa:	eddf 6a48 	vldr	s13, [pc, #288]	; 800a71c <HAL_RCC_GetSysClockFreq+0x2ec>
 800a5fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a602:	4b40      	ldr	r3, [pc, #256]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a60a:	ee07 3a90 	vmov	s15, r3
 800a60e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a612:	ed97 6a02 	vldr	s12, [r7, #8]
 800a616:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800a714 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a61a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a61e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a622:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a62a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a62e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a632:	e043      	b.n	800a6bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	ee07 3a90 	vmov	s15, r3
 800a63a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a63e:	eddf 6a38 	vldr	s13, [pc, #224]	; 800a720 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a646:	4b2f      	ldr	r3, [pc, #188]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a64a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a64e:	ee07 3a90 	vmov	s15, r3
 800a652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a656:	ed97 6a02 	vldr	s12, [r7, #8]
 800a65a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800a714 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a65e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a666:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a66a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a66e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a672:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a676:	e021      	b.n	800a6bc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	ee07 3a90 	vmov	s15, r3
 800a67e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a682:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a71c <HAL_RCC_GetSysClockFreq+0x2ec>
 800a686:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a68a:	4b1e      	ldr	r3, [pc, #120]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a68c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a68e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a692:	ee07 3a90 	vmov	s15, r3
 800a696:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a69a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a69e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800a714 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a6a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a6ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a6ba:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a6bc:	4b11      	ldr	r3, [pc, #68]	; (800a704 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6c0:	0a5b      	lsrs	r3, r3, #9
 800a6c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	ee07 3a90 	vmov	s15, r3
 800a6d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a6d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800a6d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a6dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a6e0:	ee17 3a90 	vmov	r3, s15
 800a6e4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a6e6:	e005      	b.n	800a6f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	61bb      	str	r3, [r7, #24]
      break;
 800a6ec:	e002      	b.n	800a6f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a6ee:	4b07      	ldr	r3, [pc, #28]	; (800a70c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a6f0:	61bb      	str	r3, [r7, #24]
      break;
 800a6f2:	bf00      	nop
  }

  return sysclockfreq;
 800a6f4:	69bb      	ldr	r3, [r7, #24]
}
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	3724      	adds	r7, #36	; 0x24
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a700:	4770      	bx	lr
 800a702:	bf00      	nop
 800a704:	58024400 	.word	0x58024400
 800a708:	03d09000 	.word	0x03d09000
 800a70c:	003d0900 	.word	0x003d0900
 800a710:	007f1b10 	.word	0x007f1b10
 800a714:	46000000 	.word	0x46000000
 800a718:	4c742400 	.word	0x4c742400
 800a71c:	4a742400 	.word	0x4a742400
 800a720:	4afe3620 	.word	0x4afe3620

0800a724 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a72a:	f7ff fe81 	bl	800a430 <HAL_RCC_GetSysClockFreq>
 800a72e:	4602      	mov	r2, r0
 800a730:	4b10      	ldr	r3, [pc, #64]	; (800a774 <HAL_RCC_GetHCLKFreq+0x50>)
 800a732:	699b      	ldr	r3, [r3, #24]
 800a734:	0a1b      	lsrs	r3, r3, #8
 800a736:	f003 030f 	and.w	r3, r3, #15
 800a73a:	490f      	ldr	r1, [pc, #60]	; (800a778 <HAL_RCC_GetHCLKFreq+0x54>)
 800a73c:	5ccb      	ldrb	r3, [r1, r3]
 800a73e:	f003 031f 	and.w	r3, r3, #31
 800a742:	fa22 f303 	lsr.w	r3, r2, r3
 800a746:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a748:	4b0a      	ldr	r3, [pc, #40]	; (800a774 <HAL_RCC_GetHCLKFreq+0x50>)
 800a74a:	699b      	ldr	r3, [r3, #24]
 800a74c:	f003 030f 	and.w	r3, r3, #15
 800a750:	4a09      	ldr	r2, [pc, #36]	; (800a778 <HAL_RCC_GetHCLKFreq+0x54>)
 800a752:	5cd3      	ldrb	r3, [r2, r3]
 800a754:	f003 031f 	and.w	r3, r3, #31
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	fa22 f303 	lsr.w	r3, r2, r3
 800a75e:	4a07      	ldr	r2, [pc, #28]	; (800a77c <HAL_RCC_GetHCLKFreq+0x58>)
 800a760:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a762:	4a07      	ldr	r2, [pc, #28]	; (800a780 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a768:	4b04      	ldr	r3, [pc, #16]	; (800a77c <HAL_RCC_GetHCLKFreq+0x58>)
 800a76a:	681b      	ldr	r3, [r3, #0]
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3708      	adds	r7, #8
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}
 800a774:	58024400 	.word	0x58024400
 800a778:	0801edd8 	.word	0x0801edd8
 800a77c:	20000014 	.word	0x20000014
 800a780:	20000010 	.word	0x20000010

0800a784 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a788:	f7ff ffcc 	bl	800a724 <HAL_RCC_GetHCLKFreq>
 800a78c:	4602      	mov	r2, r0
 800a78e:	4b06      	ldr	r3, [pc, #24]	; (800a7a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a790:	69db      	ldr	r3, [r3, #28]
 800a792:	091b      	lsrs	r3, r3, #4
 800a794:	f003 0307 	and.w	r3, r3, #7
 800a798:	4904      	ldr	r1, [pc, #16]	; (800a7ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800a79a:	5ccb      	ldrb	r3, [r1, r3]
 800a79c:	f003 031f 	and.w	r3, r3, #31
 800a7a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	bd80      	pop	{r7, pc}
 800a7a8:	58024400 	.word	0x58024400
 800a7ac:	0801edd8 	.word	0x0801edd8

0800a7b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a7b4:	f7ff ffb6 	bl	800a724 <HAL_RCC_GetHCLKFreq>
 800a7b8:	4602      	mov	r2, r0
 800a7ba:	4b06      	ldr	r3, [pc, #24]	; (800a7d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a7bc:	69db      	ldr	r3, [r3, #28]
 800a7be:	0a1b      	lsrs	r3, r3, #8
 800a7c0:	f003 0307 	and.w	r3, r3, #7
 800a7c4:	4904      	ldr	r1, [pc, #16]	; (800a7d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a7c6:	5ccb      	ldrb	r3, [r1, r3]
 800a7c8:	f003 031f 	and.w	r3, r3, #31
 800a7cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	bd80      	pop	{r7, pc}
 800a7d4:	58024400 	.word	0x58024400
 800a7d8:	0801edd8 	.word	0x0801edd8

0800a7dc <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800a7e0:	4b07      	ldr	r3, [pc, #28]	; (800a800 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a7e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a7e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a7e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7ec:	d105      	bne.n	800a7fa <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800a7ee:	f000 f809 	bl	800a804 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800a7f2:	4b03      	ldr	r3, [pc, #12]	; (800a800 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a7f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a7f8:	669a      	str	r2, [r3, #104]	; 0x68
  }
}
 800a7fa:	bf00      	nop
 800a7fc:	bd80      	pop	{r7, pc}
 800a7fe:	bf00      	nop
 800a800:	58024400 	.word	0x58024400

0800a804 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800a804:	b480      	push	{r7}
 800a806:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800a808:	bf00      	nop
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr
	...

0800a814 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a814:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a818:	b0ca      	sub	sp, #296	; 0x128
 800a81a:	af00      	add	r7, sp, #0
 800a81c:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a820:	2300      	movs	r3, #0
 800a822:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a826:	2300      	movs	r3, #0
 800a828:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a82c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a834:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800a838:	2500      	movs	r5, #0
 800a83a:	ea54 0305 	orrs.w	r3, r4, r5
 800a83e:	d049      	beq.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a840:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a844:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a846:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a84a:	d02f      	beq.n	800a8ac <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a84c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a850:	d828      	bhi.n	800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a852:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a856:	d01a      	beq.n	800a88e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a858:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a85c:	d822      	bhi.n	800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d003      	beq.n	800a86a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a862:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a866:	d007      	beq.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a868:	e01c      	b.n	800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a86a:	4bb8      	ldr	r3, [pc, #736]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a86c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a86e:	4ab7      	ldr	r2, [pc, #732]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a870:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a874:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a876:	e01a      	b.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a878:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a87c:	3308      	adds	r3, #8
 800a87e:	2102      	movs	r1, #2
 800a880:	4618      	mov	r0, r3
 800a882:	f002 fbb7 	bl	800cff4 <RCCEx_PLL2_Config>
 800a886:	4603      	mov	r3, r0
 800a888:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a88c:	e00f      	b.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a88e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a892:	3328      	adds	r3, #40	; 0x28
 800a894:	2102      	movs	r1, #2
 800a896:	4618      	mov	r0, r3
 800a898:	f002 fc5e 	bl	800d158 <RCCEx_PLL3_Config>
 800a89c:	4603      	mov	r3, r0
 800a89e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a8a2:	e004      	b.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a8aa:	e000      	b.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a8ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d10a      	bne.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a8b6:	4ba5      	ldr	r3, [pc, #660]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a8b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8ba:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a8be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a8c4:	4aa1      	ldr	r2, [pc, #644]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a8c6:	430b      	orrs	r3, r1
 800a8c8:	6513      	str	r3, [r2, #80]	; 0x50
 800a8ca:	e003      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8cc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a8d0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a8d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8dc:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800a8e0:	f04f 0900 	mov.w	r9, #0
 800a8e4:	ea58 0309 	orrs.w	r3, r8, r9
 800a8e8:	d047      	beq.n	800a97a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a8ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a8ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8f0:	2b04      	cmp	r3, #4
 800a8f2:	d82a      	bhi.n	800a94a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a8f4:	a201      	add	r2, pc, #4	; (adr r2, 800a8fc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a8f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8fa:	bf00      	nop
 800a8fc:	0800a911 	.word	0x0800a911
 800a900:	0800a91f 	.word	0x0800a91f
 800a904:	0800a935 	.word	0x0800a935
 800a908:	0800a953 	.word	0x0800a953
 800a90c:	0800a953 	.word	0x0800a953
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a910:	4b8e      	ldr	r3, [pc, #568]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a914:	4a8d      	ldr	r2, [pc, #564]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a916:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a91a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a91c:	e01a      	b.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a91e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a922:	3308      	adds	r3, #8
 800a924:	2100      	movs	r1, #0
 800a926:	4618      	mov	r0, r3
 800a928:	f002 fb64 	bl	800cff4 <RCCEx_PLL2_Config>
 800a92c:	4603      	mov	r3, r0
 800a92e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a932:	e00f      	b.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a934:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a938:	3328      	adds	r3, #40	; 0x28
 800a93a:	2100      	movs	r1, #0
 800a93c:	4618      	mov	r0, r3
 800a93e:	f002 fc0b 	bl	800d158 <RCCEx_PLL3_Config>
 800a942:	4603      	mov	r3, r0
 800a944:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a948:	e004      	b.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a94a:	2301      	movs	r3, #1
 800a94c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a950:	e000      	b.n	800a954 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a952:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a954:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d10a      	bne.n	800a972 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a95c:	4b7b      	ldr	r3, [pc, #492]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a95e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a960:	f023 0107 	bic.w	r1, r3, #7
 800a964:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a96a:	4a78      	ldr	r2, [pc, #480]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a96c:	430b      	orrs	r3, r1
 800a96e:	6513      	str	r3, [r2, #80]	; 0x50
 800a970:	e003      	b.n	800a97a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a972:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800a976:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800a97a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a982:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800a986:	f04f 0b00 	mov.w	fp, #0
 800a98a:	ea5a 030b 	orrs.w	r3, sl, fp
 800a98e:	d04c      	beq.n	800aa2a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800a990:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a996:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a99a:	d030      	beq.n	800a9fe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800a99c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a9a0:	d829      	bhi.n	800a9f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a9a2:	2bc0      	cmp	r3, #192	; 0xc0
 800a9a4:	d02d      	beq.n	800aa02 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800a9a6:	2bc0      	cmp	r3, #192	; 0xc0
 800a9a8:	d825      	bhi.n	800a9f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a9aa:	2b80      	cmp	r3, #128	; 0x80
 800a9ac:	d018      	beq.n	800a9e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800a9ae:	2b80      	cmp	r3, #128	; 0x80
 800a9b0:	d821      	bhi.n	800a9f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d002      	beq.n	800a9bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800a9b6:	2b40      	cmp	r3, #64	; 0x40
 800a9b8:	d007      	beq.n	800a9ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800a9ba:	e01c      	b.n	800a9f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9bc:	4b63      	ldr	r3, [pc, #396]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a9be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9c0:	4a62      	ldr	r2, [pc, #392]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800a9c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a9c6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a9c8:	e01c      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a9ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9ce:	3308      	adds	r3, #8
 800a9d0:	2100      	movs	r1, #0
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f002 fb0e 	bl	800cff4 <RCCEx_PLL2_Config>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a9de:	e011      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a9e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9e4:	3328      	adds	r3, #40	; 0x28
 800a9e6:	2100      	movs	r1, #0
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f002 fbb5 	bl	800d158 <RCCEx_PLL3_Config>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800a9f4:	e006      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800a9fc:	e002      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800a9fe:	bf00      	nop
 800aa00:	e000      	b.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800aa02:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa04:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d10a      	bne.n	800aa22 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800aa0c:	4b4f      	ldr	r3, [pc, #316]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aa10:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800aa14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa1a:	4a4c      	ldr	r2, [pc, #304]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa1c:	430b      	orrs	r3, r1
 800aa1e:	6513      	str	r3, [r2, #80]	; 0x50
 800aa20:	e003      	b.n	800aa2a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa22:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aa26:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800aa2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa32:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800aa36:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800aa40:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 800aa44:	460b      	mov	r3, r1
 800aa46:	4313      	orrs	r3, r2
 800aa48:	d053      	beq.n	800aaf2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800aa4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa4e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800aa52:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aa56:	d035      	beq.n	800aac4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800aa58:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aa5c:	d82e      	bhi.n	800aabc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800aa5e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800aa62:	d031      	beq.n	800aac8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800aa64:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800aa68:	d828      	bhi.n	800aabc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800aa6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aa6e:	d01a      	beq.n	800aaa6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800aa70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aa74:	d822      	bhi.n	800aabc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d003      	beq.n	800aa82 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800aa7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aa7e:	d007      	beq.n	800aa90 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800aa80:	e01c      	b.n	800aabc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa82:	4b32      	ldr	r3, [pc, #200]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa86:	4a31      	ldr	r2, [pc, #196]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aa88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aa8c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa8e:	e01c      	b.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aa94:	3308      	adds	r3, #8
 800aa96:	2100      	movs	r1, #0
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f002 faab 	bl	800cff4 <RCCEx_PLL2_Config>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800aaa4:	e011      	b.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aaa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aaaa:	3328      	adds	r3, #40	; 0x28
 800aaac:	2100      	movs	r1, #0
 800aaae:	4618      	mov	r0, r3
 800aab0:	f002 fb52 	bl	800d158 <RCCEx_PLL3_Config>
 800aab4:	4603      	mov	r3, r0
 800aab6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aaba:	e006      	b.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800aabc:	2301      	movs	r3, #1
 800aabe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800aac2:	e002      	b.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800aac4:	bf00      	nop
 800aac6:	e000      	b.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800aac8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aaca:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d10b      	bne.n	800aaea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800aad2:	4b1e      	ldr	r3, [pc, #120]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aad6:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800aada:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aade:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800aae2:	4a1a      	ldr	r2, [pc, #104]	; (800ab4c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aae4:	430b      	orrs	r3, r1
 800aae6:	6593      	str	r3, [r2, #88]	; 0x58
 800aae8:	e003      	b.n	800aaf2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aaea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aaee:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800aaf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aaf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aafa:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800aafe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ab02:	2300      	movs	r3, #0
 800ab04:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800ab08:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800ab0c:	460b      	mov	r3, r1
 800ab0e:	4313      	orrs	r3, r2
 800ab10:	d056      	beq.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800ab12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab16:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ab1a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ab1e:	d038      	beq.n	800ab92 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ab20:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ab24:	d831      	bhi.n	800ab8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ab26:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ab2a:	d034      	beq.n	800ab96 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800ab2c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ab30:	d82b      	bhi.n	800ab8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ab32:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ab36:	d01d      	beq.n	800ab74 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800ab38:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ab3c:	d825      	bhi.n	800ab8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d006      	beq.n	800ab50 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800ab42:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ab46:	d00a      	beq.n	800ab5e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800ab48:	e01f      	b.n	800ab8a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ab4a:	bf00      	nop
 800ab4c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab50:	4ba2      	ldr	r3, [pc, #648]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ab52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab54:	4aa1      	ldr	r2, [pc, #644]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ab56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ab5a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ab5c:	e01c      	b.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ab5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab62:	3308      	adds	r3, #8
 800ab64:	2100      	movs	r1, #0
 800ab66:	4618      	mov	r0, r3
 800ab68:	f002 fa44 	bl	800cff4 <RCCEx_PLL2_Config>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ab72:	e011      	b.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ab74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ab78:	3328      	adds	r3, #40	; 0x28
 800ab7a:	2100      	movs	r1, #0
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f002 faeb 	bl	800d158 <RCCEx_PLL3_Config>
 800ab82:	4603      	mov	r3, r0
 800ab84:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ab88:	e006      	b.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ab90:	e002      	b.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ab92:	bf00      	nop
 800ab94:	e000      	b.n	800ab98 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ab96:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab98:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d10b      	bne.n	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800aba0:	4b8e      	ldr	r3, [pc, #568]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aba4:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800aba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800abac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800abb0:	4a8a      	ldr	r2, [pc, #552]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800abb2:	430b      	orrs	r3, r1
 800abb4:	6593      	str	r3, [r2, #88]	; 0x58
 800abb6:	e003      	b.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abb8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800abbc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800abc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800abc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abc8:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800abcc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800abd0:	2300      	movs	r3, #0
 800abd2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800abd6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800abda:	460b      	mov	r3, r1
 800abdc:	4313      	orrs	r3, r2
 800abde:	d03a      	beq.n	800ac56 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800abe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800abe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800abe6:	2b30      	cmp	r3, #48	; 0x30
 800abe8:	d01f      	beq.n	800ac2a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800abea:	2b30      	cmp	r3, #48	; 0x30
 800abec:	d819      	bhi.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800abee:	2b20      	cmp	r3, #32
 800abf0:	d00c      	beq.n	800ac0c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800abf2:	2b20      	cmp	r3, #32
 800abf4:	d815      	bhi.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d019      	beq.n	800ac2e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800abfa:	2b10      	cmp	r3, #16
 800abfc:	d111      	bne.n	800ac22 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800abfe:	4b77      	ldr	r3, [pc, #476]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ac00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac02:	4a76      	ldr	r2, [pc, #472]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ac04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ac08:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ac0a:	e011      	b.n	800ac30 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ac0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac10:	3308      	adds	r3, #8
 800ac12:	2102      	movs	r1, #2
 800ac14:	4618      	mov	r0, r3
 800ac16:	f002 f9ed 	bl	800cff4 <RCCEx_PLL2_Config>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ac20:	e006      	b.n	800ac30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ac22:	2301      	movs	r3, #1
 800ac24:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ac28:	e002      	b.n	800ac30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ac2a:	bf00      	nop
 800ac2c:	e000      	b.n	800ac30 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ac2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac30:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d10a      	bne.n	800ac4e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ac38:	4b68      	ldr	r3, [pc, #416]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ac3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac3c:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800ac40:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac46:	4a65      	ldr	r2, [pc, #404]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ac48:	430b      	orrs	r3, r1
 800ac4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ac4c:	e003      	b.n	800ac56 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac4e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ac52:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ac56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5e:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800ac62:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ac66:	2300      	movs	r3, #0
 800ac68:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ac6c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800ac70:	460b      	mov	r3, r1
 800ac72:	4313      	orrs	r3, r2
 800ac74:	d051      	beq.n	800ad1a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ac76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ac7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac7c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac80:	d035      	beq.n	800acee <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800ac82:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac86:	d82e      	bhi.n	800ace6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ac88:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ac8c:	d031      	beq.n	800acf2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800ac8e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ac92:	d828      	bhi.n	800ace6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ac94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac98:	d01a      	beq.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800ac9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac9e:	d822      	bhi.n	800ace6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d003      	beq.n	800acac <HAL_RCCEx_PeriphCLKConfig+0x498>
 800aca4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aca8:	d007      	beq.n	800acba <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800acaa:	e01c      	b.n	800ace6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800acac:	4b4b      	ldr	r3, [pc, #300]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800acae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb0:	4a4a      	ldr	r2, [pc, #296]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800acb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800acb6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800acb8:	e01c      	b.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800acba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800acbe:	3308      	adds	r3, #8
 800acc0:	2100      	movs	r1, #0
 800acc2:	4618      	mov	r0, r3
 800acc4:	f002 f996 	bl	800cff4 <RCCEx_PLL2_Config>
 800acc8:	4603      	mov	r3, r0
 800acca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800acce:	e011      	b.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800acd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800acd4:	3328      	adds	r3, #40	; 0x28
 800acd6:	2100      	movs	r1, #0
 800acd8:	4618      	mov	r0, r3
 800acda:	f002 fa3d 	bl	800d158 <RCCEx_PLL3_Config>
 800acde:	4603      	mov	r3, r0
 800ace0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ace4:	e006      	b.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ace6:	2301      	movs	r3, #1
 800ace8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800acec:	e002      	b.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800acee:	bf00      	nop
 800acf0:	e000      	b.n	800acf4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800acf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acf4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d10a      	bne.n	800ad12 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800acfc:	4b37      	ldr	r3, [pc, #220]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800acfe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad00:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800ad04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad0a:	4a34      	ldr	r2, [pc, #208]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ad0c:	430b      	orrs	r3, r1
 800ad0e:	6513      	str	r3, [r2, #80]	; 0x50
 800ad10:	e003      	b.n	800ad1a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad12:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ad16:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800ad1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad22:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800ad26:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ad30:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800ad34:	460b      	mov	r3, r1
 800ad36:	4313      	orrs	r3, r2
 800ad38:	d056      	beq.n	800ade8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800ad3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad3e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ad40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ad44:	d033      	beq.n	800adae <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800ad46:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ad4a:	d82c      	bhi.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ad4c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ad50:	d02f      	beq.n	800adb2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800ad52:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ad56:	d826      	bhi.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ad58:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ad5c:	d02b      	beq.n	800adb6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800ad5e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ad62:	d820      	bhi.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ad64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad68:	d012      	beq.n	800ad90 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800ad6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad6e:	d81a      	bhi.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d022      	beq.n	800adba <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800ad74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad78:	d115      	bne.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad7e:	3308      	adds	r3, #8
 800ad80:	2101      	movs	r1, #1
 800ad82:	4618      	mov	r0, r3
 800ad84:	f002 f936 	bl	800cff4 <RCCEx_PLL2_Config>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ad8e:	e015      	b.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ad90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ad94:	3328      	adds	r3, #40	; 0x28
 800ad96:	2101      	movs	r1, #1
 800ad98:	4618      	mov	r0, r3
 800ad9a:	f002 f9dd 	bl	800d158 <RCCEx_PLL3_Config>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ada4:	e00a      	b.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ada6:	2301      	movs	r3, #1
 800ada8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800adac:	e006      	b.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800adae:	bf00      	nop
 800adb0:	e004      	b.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800adb2:	bf00      	nop
 800adb4:	e002      	b.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800adb6:	bf00      	nop
 800adb8:	e000      	b.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800adba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800adbc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d10d      	bne.n	800ade0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800adc4:	4b05      	ldr	r3, [pc, #20]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800adc6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800adc8:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800adcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800add0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800add2:	4a02      	ldr	r2, [pc, #8]	; (800addc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800add4:	430b      	orrs	r3, r1
 800add6:	6513      	str	r3, [r2, #80]	; 0x50
 800add8:	e006      	b.n	800ade8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800adda:	bf00      	nop
 800addc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ade0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ade4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800ade8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800adec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adf0:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800adf4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800adf8:	2300      	movs	r3, #0
 800adfa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800adfe:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800ae02:	460b      	mov	r3, r1
 800ae04:	4313      	orrs	r3, r2
 800ae06:	d055      	beq.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800ae08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800ae10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ae14:	d033      	beq.n	800ae7e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800ae16:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ae1a:	d82c      	bhi.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ae1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae20:	d02f      	beq.n	800ae82 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800ae22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ae26:	d826      	bhi.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ae28:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ae2c:	d02b      	beq.n	800ae86 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800ae2e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800ae32:	d820      	bhi.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ae34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae38:	d012      	beq.n	800ae60 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800ae3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ae3e:	d81a      	bhi.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d022      	beq.n	800ae8a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800ae44:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ae48:	d115      	bne.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ae4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae4e:	3308      	adds	r3, #8
 800ae50:	2101      	movs	r1, #1
 800ae52:	4618      	mov	r0, r3
 800ae54:	f002 f8ce 	bl	800cff4 <RCCEx_PLL2_Config>
 800ae58:	4603      	mov	r3, r0
 800ae5a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ae5e:	e015      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ae60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ae64:	3328      	adds	r3, #40	; 0x28
 800ae66:	2101      	movs	r1, #1
 800ae68:	4618      	mov	r0, r3
 800ae6a:	f002 f975 	bl	800d158 <RCCEx_PLL3_Config>
 800ae6e:	4603      	mov	r3, r0
 800ae70:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ae74:	e00a      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ae76:	2301      	movs	r3, #1
 800ae78:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800ae7c:	e006      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ae7e:	bf00      	nop
 800ae80:	e004      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ae82:	bf00      	nop
 800ae84:	e002      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ae86:	bf00      	nop
 800ae88:	e000      	b.n	800ae8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800ae8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae8c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d10b      	bne.n	800aeac <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800ae94:	4ba3      	ldr	r3, [pc, #652]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ae96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae98:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800ae9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aea0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800aea4:	4a9f      	ldr	r2, [pc, #636]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aea6:	430b      	orrs	r3, r1
 800aea8:	6593      	str	r3, [r2, #88]	; 0x58
 800aeaa:	e003      	b.n	800aeb4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aeac:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800aeb0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800aeb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aeb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aebc:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800aec0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800aec4:	2300      	movs	r3, #0
 800aec6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800aeca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800aece:	460b      	mov	r3, r1
 800aed0:	4313      	orrs	r3, r2
 800aed2:	d037      	beq.n	800af44 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800aed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800aed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aeda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aede:	d00e      	beq.n	800aefe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800aee0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aee4:	d816      	bhi.n	800af14 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d018      	beq.n	800af1c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800aeea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aeee:	d111      	bne.n	800af14 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aef0:	4b8c      	ldr	r3, [pc, #560]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aef4:	4a8b      	ldr	r2, [pc, #556]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800aef6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aefa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800aefc:	e00f      	b.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aefe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af02:	3308      	adds	r3, #8
 800af04:	2101      	movs	r1, #1
 800af06:	4618      	mov	r0, r3
 800af08:	f002 f874 	bl	800cff4 <RCCEx_PLL2_Config>
 800af0c:	4603      	mov	r3, r0
 800af0e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800af12:	e004      	b.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af14:	2301      	movs	r3, #1
 800af16:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800af1a:	e000      	b.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800af1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af1e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af22:	2b00      	cmp	r3, #0
 800af24:	d10a      	bne.n	800af3c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800af26:	4b7f      	ldr	r3, [pc, #508]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af2a:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800af2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800af34:	4a7b      	ldr	r2, [pc, #492]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af36:	430b      	orrs	r3, r1
 800af38:	6513      	str	r3, [r2, #80]	; 0x50
 800af3a:	e003      	b.n	800af44 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af3c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800af40:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800af44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4c:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800af50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800af54:	2300      	movs	r3, #0
 800af56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800af5a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800af5e:	460b      	mov	r3, r1
 800af60:	4313      	orrs	r3, r2
 800af62:	d039      	beq.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800af64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800af6a:	2b03      	cmp	r3, #3
 800af6c:	d81c      	bhi.n	800afa8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800af6e:	a201      	add	r2, pc, #4	; (adr r2, 800af74 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800af70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af74:	0800afb1 	.word	0x0800afb1
 800af78:	0800af85 	.word	0x0800af85
 800af7c:	0800af93 	.word	0x0800af93
 800af80:	0800afb1 	.word	0x0800afb1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af84:	4b67      	ldr	r3, [pc, #412]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af88:	4a66      	ldr	r2, [pc, #408]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800af8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af8e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800af90:	e00f      	b.n	800afb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800af92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800af96:	3308      	adds	r3, #8
 800af98:	2102      	movs	r1, #2
 800af9a:	4618      	mov	r0, r3
 800af9c:	f002 f82a 	bl	800cff4 <RCCEx_PLL2_Config>
 800afa0:	4603      	mov	r3, r0
 800afa2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800afa6:	e004      	b.n	800afb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800afa8:	2301      	movs	r3, #1
 800afaa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800afae:	e000      	b.n	800afb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800afb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800afb2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d10a      	bne.n	800afd0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800afba:	4b5a      	ldr	r3, [pc, #360]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800afbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800afbe:	f023 0103 	bic.w	r1, r3, #3
 800afc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800afc8:	4a56      	ldr	r2, [pc, #344]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800afca:	430b      	orrs	r3, r1
 800afcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800afce:	e003      	b.n	800afd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afd0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800afd4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800afd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800afdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe0:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800afe4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800afe8:	2300      	movs	r3, #0
 800afea:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800afee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800aff2:	460b      	mov	r3, r1
 800aff4:	4313      	orrs	r3, r2
 800aff6:	f000 809f 	beq.w	800b138 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800affa:	4b4b      	ldr	r3, [pc, #300]	; (800b128 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4a4a      	ldr	r2, [pc, #296]	; (800b128 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b004:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b006:	f7f8 fe57 	bl	8003cb8 <HAL_GetTick>
 800b00a:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b00e:	e00b      	b.n	800b028 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b010:	f7f8 fe52 	bl	8003cb8 <HAL_GetTick>
 800b014:	4602      	mov	r2, r0
 800b016:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b01a:	1ad3      	subs	r3, r2, r3
 800b01c:	2b64      	cmp	r3, #100	; 0x64
 800b01e:	d903      	bls.n	800b028 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800b020:	2303      	movs	r3, #3
 800b022:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b026:	e005      	b.n	800b034 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b028:	4b3f      	ldr	r3, [pc, #252]	; (800b128 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b030:	2b00      	cmp	r3, #0
 800b032:	d0ed      	beq.n	800b010 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800b034:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d179      	bne.n	800b130 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b03c:	4b39      	ldr	r3, [pc, #228]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b03e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b040:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b044:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b048:	4053      	eors	r3, r2
 800b04a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d015      	beq.n	800b07e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b052:	4b34      	ldr	r3, [pc, #208]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b056:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b05a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b05e:	4b31      	ldr	r3, [pc, #196]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b062:	4a30      	ldr	r2, [pc, #192]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b068:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b06a:	4b2e      	ldr	r3, [pc, #184]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b06c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b06e:	4a2d      	ldr	r2, [pc, #180]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b070:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b074:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b076:	4a2b      	ldr	r2, [pc, #172]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b078:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800b07c:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b07e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b082:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b086:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b08a:	d118      	bne.n	800b0be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b08c:	f7f8 fe14 	bl	8003cb8 <HAL_GetTick>
 800b090:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b094:	e00d      	b.n	800b0b2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b096:	f7f8 fe0f 	bl	8003cb8 <HAL_GetTick>
 800b09a:	4602      	mov	r2, r0
 800b09c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b0a0:	1ad2      	subs	r2, r2, r3
 800b0a2:	f241 3388 	movw	r3, #5000	; 0x1388
 800b0a6:	429a      	cmp	r2, r3
 800b0a8:	d903      	bls.n	800b0b2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800b0aa:	2303      	movs	r3, #3
 800b0ac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800b0b0:	e005      	b.n	800b0be <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b0b2:	4b1c      	ldr	r3, [pc, #112]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0b6:	f003 0302 	and.w	r3, r3, #2
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d0eb      	beq.n	800b096 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800b0be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d129      	bne.n	800b11a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b0c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b0ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b0d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b0d6:	d10e      	bne.n	800b0f6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800b0d8:	4b12      	ldr	r3, [pc, #72]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0da:	691b      	ldr	r3, [r3, #16]
 800b0dc:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800b0e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b0e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b0e8:	091a      	lsrs	r2, r3, #4
 800b0ea:	4b10      	ldr	r3, [pc, #64]	; (800b12c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800b0ec:	4013      	ands	r3, r2
 800b0ee:	4a0d      	ldr	r2, [pc, #52]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0f0:	430b      	orrs	r3, r1
 800b0f2:	6113      	str	r3, [r2, #16]
 800b0f4:	e005      	b.n	800b102 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800b0f6:	4b0b      	ldr	r3, [pc, #44]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0f8:	691b      	ldr	r3, [r3, #16]
 800b0fa:	4a0a      	ldr	r2, [pc, #40]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b0fc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b100:	6113      	str	r3, [r2, #16]
 800b102:	4b08      	ldr	r3, [pc, #32]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b104:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800b106:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b10a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b10e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b112:	4a04      	ldr	r2, [pc, #16]	; (800b124 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b114:	430b      	orrs	r3, r1
 800b116:	6713      	str	r3, [r2, #112]	; 0x70
 800b118:	e00e      	b.n	800b138 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b11a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b11e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 800b122:	e009      	b.n	800b138 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800b124:	58024400 	.word	0x58024400
 800b128:	58024800 	.word	0x58024800
 800b12c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b130:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b134:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b138:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b140:	f002 0301 	and.w	r3, r2, #1
 800b144:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b148:	2300      	movs	r3, #0
 800b14a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b14e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b152:	460b      	mov	r3, r1
 800b154:	4313      	orrs	r3, r2
 800b156:	f000 8089 	beq.w	800b26c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b15a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b15e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b160:	2b28      	cmp	r3, #40	; 0x28
 800b162:	d86b      	bhi.n	800b23c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800b164:	a201      	add	r2, pc, #4	; (adr r2, 800b16c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b16a:	bf00      	nop
 800b16c:	0800b245 	.word	0x0800b245
 800b170:	0800b23d 	.word	0x0800b23d
 800b174:	0800b23d 	.word	0x0800b23d
 800b178:	0800b23d 	.word	0x0800b23d
 800b17c:	0800b23d 	.word	0x0800b23d
 800b180:	0800b23d 	.word	0x0800b23d
 800b184:	0800b23d 	.word	0x0800b23d
 800b188:	0800b23d 	.word	0x0800b23d
 800b18c:	0800b211 	.word	0x0800b211
 800b190:	0800b23d 	.word	0x0800b23d
 800b194:	0800b23d 	.word	0x0800b23d
 800b198:	0800b23d 	.word	0x0800b23d
 800b19c:	0800b23d 	.word	0x0800b23d
 800b1a0:	0800b23d 	.word	0x0800b23d
 800b1a4:	0800b23d 	.word	0x0800b23d
 800b1a8:	0800b23d 	.word	0x0800b23d
 800b1ac:	0800b227 	.word	0x0800b227
 800b1b0:	0800b23d 	.word	0x0800b23d
 800b1b4:	0800b23d 	.word	0x0800b23d
 800b1b8:	0800b23d 	.word	0x0800b23d
 800b1bc:	0800b23d 	.word	0x0800b23d
 800b1c0:	0800b23d 	.word	0x0800b23d
 800b1c4:	0800b23d 	.word	0x0800b23d
 800b1c8:	0800b23d 	.word	0x0800b23d
 800b1cc:	0800b245 	.word	0x0800b245
 800b1d0:	0800b23d 	.word	0x0800b23d
 800b1d4:	0800b23d 	.word	0x0800b23d
 800b1d8:	0800b23d 	.word	0x0800b23d
 800b1dc:	0800b23d 	.word	0x0800b23d
 800b1e0:	0800b23d 	.word	0x0800b23d
 800b1e4:	0800b23d 	.word	0x0800b23d
 800b1e8:	0800b23d 	.word	0x0800b23d
 800b1ec:	0800b245 	.word	0x0800b245
 800b1f0:	0800b23d 	.word	0x0800b23d
 800b1f4:	0800b23d 	.word	0x0800b23d
 800b1f8:	0800b23d 	.word	0x0800b23d
 800b1fc:	0800b23d 	.word	0x0800b23d
 800b200:	0800b23d 	.word	0x0800b23d
 800b204:	0800b23d 	.word	0x0800b23d
 800b208:	0800b23d 	.word	0x0800b23d
 800b20c:	0800b245 	.word	0x0800b245
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b210:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b214:	3308      	adds	r3, #8
 800b216:	2101      	movs	r1, #1
 800b218:	4618      	mov	r0, r3
 800b21a:	f001 feeb 	bl	800cff4 <RCCEx_PLL2_Config>
 800b21e:	4603      	mov	r3, r0
 800b220:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b224:	e00f      	b.n	800b246 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b226:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b22a:	3328      	adds	r3, #40	; 0x28
 800b22c:	2101      	movs	r1, #1
 800b22e:	4618      	mov	r0, r3
 800b230:	f001 ff92 	bl	800d158 <RCCEx_PLL3_Config>
 800b234:	4603      	mov	r3, r0
 800b236:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b23a:	e004      	b.n	800b246 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b23c:	2301      	movs	r3, #1
 800b23e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b242:	e000      	b.n	800b246 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800b244:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b246:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d10a      	bne.n	800b264 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b24e:	4bbf      	ldr	r3, [pc, #764]	; (800b54c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b252:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800b256:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b25a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b25c:	4abb      	ldr	r2, [pc, #748]	; (800b54c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b25e:	430b      	orrs	r3, r1
 800b260:	6553      	str	r3, [r2, #84]	; 0x54
 800b262:	e003      	b.n	800b26c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b264:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b268:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b26c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b274:	f002 0302 	and.w	r3, r2, #2
 800b278:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b27c:	2300      	movs	r3, #0
 800b27e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b282:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800b286:	460b      	mov	r3, r1
 800b288:	4313      	orrs	r3, r2
 800b28a:	d041      	beq.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b28c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b290:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b292:	2b05      	cmp	r3, #5
 800b294:	d824      	bhi.n	800b2e0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800b296:	a201      	add	r2, pc, #4	; (adr r2, 800b29c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b29c:	0800b2e9 	.word	0x0800b2e9
 800b2a0:	0800b2b5 	.word	0x0800b2b5
 800b2a4:	0800b2cb 	.word	0x0800b2cb
 800b2a8:	0800b2e9 	.word	0x0800b2e9
 800b2ac:	0800b2e9 	.word	0x0800b2e9
 800b2b0:	0800b2e9 	.word	0x0800b2e9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b2b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2b8:	3308      	adds	r3, #8
 800b2ba:	2101      	movs	r1, #1
 800b2bc:	4618      	mov	r0, r3
 800b2be:	f001 fe99 	bl	800cff4 <RCCEx_PLL2_Config>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b2c8:	e00f      	b.n	800b2ea <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b2ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2ce:	3328      	adds	r3, #40	; 0x28
 800b2d0:	2101      	movs	r1, #1
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	f001 ff40 	bl	800d158 <RCCEx_PLL3_Config>
 800b2d8:	4603      	mov	r3, r0
 800b2da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b2de:	e004      	b.n	800b2ea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b2e6:	e000      	b.n	800b2ea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800b2e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d10a      	bne.n	800b308 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b2f2:	4b96      	ldr	r3, [pc, #600]	; (800b54c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b2f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b2f6:	f023 0107 	bic.w	r1, r3, #7
 800b2fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b2fe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b300:	4a92      	ldr	r2, [pc, #584]	; (800b54c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b302:	430b      	orrs	r3, r1
 800b304:	6553      	str	r3, [r2, #84]	; 0x54
 800b306:	e003      	b.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b308:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b30c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b310:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b318:	f002 0304 	and.w	r3, r2, #4
 800b31c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b320:	2300      	movs	r3, #0
 800b322:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b326:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800b32a:	460b      	mov	r3, r1
 800b32c:	4313      	orrs	r3, r2
 800b32e:	d044      	beq.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b330:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b334:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b338:	2b05      	cmp	r3, #5
 800b33a:	d825      	bhi.n	800b388 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800b33c:	a201      	add	r2, pc, #4	; (adr r2, 800b344 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800b33e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b342:	bf00      	nop
 800b344:	0800b391 	.word	0x0800b391
 800b348:	0800b35d 	.word	0x0800b35d
 800b34c:	0800b373 	.word	0x0800b373
 800b350:	0800b391 	.word	0x0800b391
 800b354:	0800b391 	.word	0x0800b391
 800b358:	0800b391 	.word	0x0800b391
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b35c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b360:	3308      	adds	r3, #8
 800b362:	2101      	movs	r1, #1
 800b364:	4618      	mov	r0, r3
 800b366:	f001 fe45 	bl	800cff4 <RCCEx_PLL2_Config>
 800b36a:	4603      	mov	r3, r0
 800b36c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b370:	e00f      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b372:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b376:	3328      	adds	r3, #40	; 0x28
 800b378:	2101      	movs	r1, #1
 800b37a:	4618      	mov	r0, r3
 800b37c:	f001 feec 	bl	800d158 <RCCEx_PLL3_Config>
 800b380:	4603      	mov	r3, r0
 800b382:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b386:	e004      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b388:	2301      	movs	r3, #1
 800b38a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b38e:	e000      	b.n	800b392 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800b390:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b392:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b396:	2b00      	cmp	r3, #0
 800b398:	d10b      	bne.n	800b3b2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b39a:	4b6c      	ldr	r3, [pc, #432]	; (800b54c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b39c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b39e:	f023 0107 	bic.w	r1, r3, #7
 800b3a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b3aa:	4a68      	ldr	r2, [pc, #416]	; (800b54c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b3ac:	430b      	orrs	r3, r1
 800b3ae:	6593      	str	r3, [r2, #88]	; 0x58
 800b3b0:	e003      	b.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b3b6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b3ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3c2:	f002 0320 	and.w	r3, r2, #32
 800b3c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b3d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b3d4:	460b      	mov	r3, r1
 800b3d6:	4313      	orrs	r3, r2
 800b3d8:	d055      	beq.n	800b486 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b3da:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b3de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b3e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b3e6:	d033      	beq.n	800b450 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800b3e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b3ec:	d82c      	bhi.n	800b448 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b3ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b3f2:	d02f      	beq.n	800b454 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800b3f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b3f8:	d826      	bhi.n	800b448 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b3fa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b3fe:	d02b      	beq.n	800b458 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800b400:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b404:	d820      	bhi.n	800b448 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b406:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b40a:	d012      	beq.n	800b432 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800b40c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b410:	d81a      	bhi.n	800b448 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b412:	2b00      	cmp	r3, #0
 800b414:	d022      	beq.n	800b45c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800b416:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b41a:	d115      	bne.n	800b448 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b41c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b420:	3308      	adds	r3, #8
 800b422:	2100      	movs	r1, #0
 800b424:	4618      	mov	r0, r3
 800b426:	f001 fde5 	bl	800cff4 <RCCEx_PLL2_Config>
 800b42a:	4603      	mov	r3, r0
 800b42c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b430:	e015      	b.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b432:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b436:	3328      	adds	r3, #40	; 0x28
 800b438:	2102      	movs	r1, #2
 800b43a:	4618      	mov	r0, r3
 800b43c:	f001 fe8c 	bl	800d158 <RCCEx_PLL3_Config>
 800b440:	4603      	mov	r3, r0
 800b442:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b446:	e00a      	b.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b448:	2301      	movs	r3, #1
 800b44a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b44e:	e006      	b.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b450:	bf00      	nop
 800b452:	e004      	b.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b454:	bf00      	nop
 800b456:	e002      	b.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b458:	bf00      	nop
 800b45a:	e000      	b.n	800b45e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b45c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b45e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b462:	2b00      	cmp	r3, #0
 800b464:	d10b      	bne.n	800b47e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b466:	4b39      	ldr	r3, [pc, #228]	; (800b54c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b46a:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b46e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b476:	4a35      	ldr	r2, [pc, #212]	; (800b54c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b478:	430b      	orrs	r3, r1
 800b47a:	6553      	str	r3, [r2, #84]	; 0x54
 800b47c:	e003      	b.n	800b486 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b47e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b482:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b486:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b48e:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800b492:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b496:	2300      	movs	r3, #0
 800b498:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b49c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800b4a0:	460b      	mov	r3, r1
 800b4a2:	4313      	orrs	r3, r2
 800b4a4:	d058      	beq.n	800b558 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b4a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b4ae:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b4b2:	d033      	beq.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800b4b4:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b4b8:	d82c      	bhi.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b4ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4be:	d02f      	beq.n	800b520 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800b4c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4c4:	d826      	bhi.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b4c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b4ca:	d02b      	beq.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800b4cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b4d0:	d820      	bhi.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b4d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b4d6:	d012      	beq.n	800b4fe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800b4d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b4dc:	d81a      	bhi.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d022      	beq.n	800b528 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800b4e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b4e6:	d115      	bne.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b4e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b4ec:	3308      	adds	r3, #8
 800b4ee:	2100      	movs	r1, #0
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	f001 fd7f 	bl	800cff4 <RCCEx_PLL2_Config>
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b4fc:	e015      	b.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b4fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b502:	3328      	adds	r3, #40	; 0x28
 800b504:	2102      	movs	r1, #2
 800b506:	4618      	mov	r0, r3
 800b508:	f001 fe26 	bl	800d158 <RCCEx_PLL3_Config>
 800b50c:	4603      	mov	r3, r0
 800b50e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b512:	e00a      	b.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b514:	2301      	movs	r3, #1
 800b516:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b51a:	e006      	b.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b51c:	bf00      	nop
 800b51e:	e004      	b.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b520:	bf00      	nop
 800b522:	e002      	b.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b524:	bf00      	nop
 800b526:	e000      	b.n	800b52a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b528:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b52a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d10e      	bne.n	800b550 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b532:	4b06      	ldr	r3, [pc, #24]	; (800b54c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b536:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800b53a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b53e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b542:	4a02      	ldr	r2, [pc, #8]	; (800b54c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b544:	430b      	orrs	r3, r1
 800b546:	6593      	str	r3, [r2, #88]	; 0x58
 800b548:	e006      	b.n	800b558 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800b54a:	bf00      	nop
 800b54c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b550:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b554:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b558:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b560:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800b564:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b568:	2300      	movs	r3, #0
 800b56a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b56e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800b572:	460b      	mov	r3, r1
 800b574:	4313      	orrs	r3, r2
 800b576:	d055      	beq.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b578:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b57c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b580:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b584:	d033      	beq.n	800b5ee <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800b586:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b58a:	d82c      	bhi.n	800b5e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b58c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b590:	d02f      	beq.n	800b5f2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800b592:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b596:	d826      	bhi.n	800b5e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b598:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b59c:	d02b      	beq.n	800b5f6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800b59e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b5a2:	d820      	bhi.n	800b5e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b5a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b5a8:	d012      	beq.n	800b5d0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800b5aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b5ae:	d81a      	bhi.n	800b5e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d022      	beq.n	800b5fa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800b5b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b5b8:	d115      	bne.n	800b5e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b5ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5be:	3308      	adds	r3, #8
 800b5c0:	2100      	movs	r1, #0
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f001 fd16 	bl	800cff4 <RCCEx_PLL2_Config>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b5ce:	e015      	b.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b5d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b5d4:	3328      	adds	r3, #40	; 0x28
 800b5d6:	2102      	movs	r1, #2
 800b5d8:	4618      	mov	r0, r3
 800b5da:	f001 fdbd 	bl	800d158 <RCCEx_PLL3_Config>
 800b5de:	4603      	mov	r3, r0
 800b5e0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b5e4:	e00a      	b.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b5e6:	2301      	movs	r3, #1
 800b5e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b5ec:	e006      	b.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b5ee:	bf00      	nop
 800b5f0:	e004      	b.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b5f2:	bf00      	nop
 800b5f4:	e002      	b.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b5f6:	bf00      	nop
 800b5f8:	e000      	b.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b5fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b5fc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b600:	2b00      	cmp	r3, #0
 800b602:	d10b      	bne.n	800b61c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b604:	4ba1      	ldr	r3, [pc, #644]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b608:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800b60c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b610:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b614:	4a9d      	ldr	r2, [pc, #628]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b616:	430b      	orrs	r3, r1
 800b618:	6593      	str	r3, [r2, #88]	; 0x58
 800b61a:	e003      	b.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b61c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b620:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800b624:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b62c:	f002 0308 	and.w	r3, r2, #8
 800b630:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b634:	2300      	movs	r3, #0
 800b636:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b63a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800b63e:	460b      	mov	r3, r1
 800b640:	4313      	orrs	r3, r2
 800b642:	d01e      	beq.n	800b682 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800b644:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b648:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b64c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b650:	d10c      	bne.n	800b66c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b652:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b656:	3328      	adds	r3, #40	; 0x28
 800b658:	2102      	movs	r1, #2
 800b65a:	4618      	mov	r0, r3
 800b65c:	f001 fd7c 	bl	800d158 <RCCEx_PLL3_Config>
 800b660:	4603      	mov	r3, r0
 800b662:	2b00      	cmp	r3, #0
 800b664:	d002      	beq.n	800b66c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800b666:	2301      	movs	r3, #1
 800b668:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800b66c:	4b87      	ldr	r3, [pc, #540]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b66e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b670:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b674:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b678:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b67c:	4a83      	ldr	r2, [pc, #524]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b67e:	430b      	orrs	r3, r1
 800b680:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b682:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b68a:	f002 0310 	and.w	r3, r2, #16
 800b68e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b692:	2300      	movs	r3, #0
 800b694:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b698:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800b69c:	460b      	mov	r3, r1
 800b69e:	4313      	orrs	r3, r2
 800b6a0:	d01e      	beq.n	800b6e0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b6a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b6aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b6ae:	d10c      	bne.n	800b6ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b6b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6b4:	3328      	adds	r3, #40	; 0x28
 800b6b6:	2102      	movs	r1, #2
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	f001 fd4d 	bl	800d158 <RCCEx_PLL3_Config>
 800b6be:	4603      	mov	r3, r0
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d002      	beq.n	800b6ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b6ca:	4b70      	ldr	r3, [pc, #448]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b6cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6ce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b6d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b6da:	4a6c      	ldr	r2, [pc, #432]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b6dc:	430b      	orrs	r3, r1
 800b6de:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b6e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e8:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800b6ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b6f6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800b6fa:	460b      	mov	r3, r1
 800b6fc:	4313      	orrs	r3, r2
 800b6fe:	d03e      	beq.n	800b77e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b700:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b704:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b708:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b70c:	d022      	beq.n	800b754 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800b70e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b712:	d81b      	bhi.n	800b74c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800b714:	2b00      	cmp	r3, #0
 800b716:	d003      	beq.n	800b720 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800b718:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b71c:	d00b      	beq.n	800b736 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800b71e:	e015      	b.n	800b74c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b720:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b724:	3308      	adds	r3, #8
 800b726:	2100      	movs	r1, #0
 800b728:	4618      	mov	r0, r3
 800b72a:	f001 fc63 	bl	800cff4 <RCCEx_PLL2_Config>
 800b72e:	4603      	mov	r3, r0
 800b730:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b734:	e00f      	b.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b736:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b73a:	3328      	adds	r3, #40	; 0x28
 800b73c:	2102      	movs	r1, #2
 800b73e:	4618      	mov	r0, r3
 800b740:	f001 fd0a 	bl	800d158 <RCCEx_PLL3_Config>
 800b744:	4603      	mov	r3, r0
 800b746:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b74a:	e004      	b.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b74c:	2301      	movs	r3, #1
 800b74e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b752:	e000      	b.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800b754:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b756:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d10b      	bne.n	800b776 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b75e:	4b4b      	ldr	r3, [pc, #300]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b762:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800b766:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b76a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b76e:	4a47      	ldr	r2, [pc, #284]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b770:	430b      	orrs	r3, r1
 800b772:	6593      	str	r3, [r2, #88]	; 0x58
 800b774:	e003      	b.n	800b77e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b776:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b77a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b77e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b786:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800b78a:	67bb      	str	r3, [r7, #120]	; 0x78
 800b78c:	2300      	movs	r3, #0
 800b78e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b790:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800b794:	460b      	mov	r3, r1
 800b796:	4313      	orrs	r3, r2
 800b798:	d03b      	beq.n	800b812 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b79a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b79e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b7a2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b7a6:	d01f      	beq.n	800b7e8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800b7a8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b7ac:	d818      	bhi.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800b7ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b7b2:	d003      	beq.n	800b7bc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800b7b4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b7b8:	d007      	beq.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800b7ba:	e011      	b.n	800b7e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b7bc:	4b33      	ldr	r3, [pc, #204]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b7be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7c0:	4a32      	ldr	r2, [pc, #200]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b7c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b7c6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b7c8:	e00f      	b.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b7ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7ce:	3328      	adds	r3, #40	; 0x28
 800b7d0:	2101      	movs	r1, #1
 800b7d2:	4618      	mov	r0, r3
 800b7d4:	f001 fcc0 	bl	800d158 <RCCEx_PLL3_Config>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800b7de:	e004      	b.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b7e6:	e000      	b.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800b7e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d10b      	bne.n	800b80a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b7f2:	4b26      	ldr	r3, [pc, #152]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b7f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7f6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b7fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b7fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b802:	4a22      	ldr	r2, [pc, #136]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b804:	430b      	orrs	r3, r1
 800b806:	6553      	str	r3, [r2, #84]	; 0x54
 800b808:	e003      	b.n	800b812 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b80a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b80e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b812:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81a:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800b81e:	673b      	str	r3, [r7, #112]	; 0x70
 800b820:	2300      	movs	r3, #0
 800b822:	677b      	str	r3, [r7, #116]	; 0x74
 800b824:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800b828:	460b      	mov	r3, r1
 800b82a:	4313      	orrs	r3, r2
 800b82c:	d034      	beq.n	800b898 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b82e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b832:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b834:	2b00      	cmp	r3, #0
 800b836:	d003      	beq.n	800b840 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800b838:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b83c:	d007      	beq.n	800b84e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800b83e:	e011      	b.n	800b864 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b840:	4b12      	ldr	r3, [pc, #72]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b844:	4a11      	ldr	r2, [pc, #68]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b846:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b84a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b84c:	e00e      	b.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b84e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b852:	3308      	adds	r3, #8
 800b854:	2102      	movs	r1, #2
 800b856:	4618      	mov	r0, r3
 800b858:	f001 fbcc 	bl	800cff4 <RCCEx_PLL2_Config>
 800b85c:	4603      	mov	r3, r0
 800b85e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b862:	e003      	b.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800b864:	2301      	movs	r3, #1
 800b866:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b86a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b86c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b870:	2b00      	cmp	r3, #0
 800b872:	d10d      	bne.n	800b890 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b874:	4b05      	ldr	r3, [pc, #20]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b878:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b87c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b880:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b882:	4a02      	ldr	r2, [pc, #8]	; (800b88c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b884:	430b      	orrs	r3, r1
 800b886:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b888:	e006      	b.n	800b898 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800b88a:	bf00      	nop
 800b88c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b890:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b894:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b898:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a0:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800b8a4:	66bb      	str	r3, [r7, #104]	; 0x68
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b8aa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800b8ae:	460b      	mov	r3, r1
 800b8b0:	4313      	orrs	r3, r2
 800b8b2:	d00c      	beq.n	800b8ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b8b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8b8:	3328      	adds	r3, #40	; 0x28
 800b8ba:	2102      	movs	r1, #2
 800b8bc:	4618      	mov	r0, r3
 800b8be:	f001 fc4b 	bl	800d158 <RCCEx_PLL3_Config>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d002      	beq.n	800b8ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800b8c8:	2301      	movs	r3, #1
 800b8ca:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b8ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d6:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800b8da:	663b      	str	r3, [r7, #96]	; 0x60
 800b8dc:	2300      	movs	r3, #0
 800b8de:	667b      	str	r3, [r7, #100]	; 0x64
 800b8e0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800b8e4:	460b      	mov	r3, r1
 800b8e6:	4313      	orrs	r3, r2
 800b8e8:	d038      	beq.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b8ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b8ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b8f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b8f6:	d018      	beq.n	800b92a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800b8f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b8fc:	d811      	bhi.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800b8fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b902:	d014      	beq.n	800b92e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800b904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b908:	d80b      	bhi.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d011      	beq.n	800b932 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800b90e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b912:	d106      	bne.n	800b922 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b914:	4bc3      	ldr	r3, [pc, #780]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b918:	4ac2      	ldr	r2, [pc, #776]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b91a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b91e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b920:	e008      	b.n	800b934 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b922:	2301      	movs	r3, #1
 800b924:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800b928:	e004      	b.n	800b934 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b92a:	bf00      	nop
 800b92c:	e002      	b.n	800b934 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b92e:	bf00      	nop
 800b930:	e000      	b.n	800b934 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800b932:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b934:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d10b      	bne.n	800b954 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b93c:	4bb9      	ldr	r3, [pc, #740]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b93e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b940:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b944:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b948:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b94c:	4ab5      	ldr	r2, [pc, #724]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b94e:	430b      	orrs	r3, r1
 800b950:	6553      	str	r3, [r2, #84]	; 0x54
 800b952:	e003      	b.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b954:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800b958:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b95c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b964:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800b968:	65bb      	str	r3, [r7, #88]	; 0x58
 800b96a:	2300      	movs	r3, #0
 800b96c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b96e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800b972:	460b      	mov	r3, r1
 800b974:	4313      	orrs	r3, r2
 800b976:	d009      	beq.n	800b98c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b978:	4baa      	ldr	r3, [pc, #680]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b97a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b97c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b980:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b984:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b986:	4aa7      	ldr	r2, [pc, #668]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b988:	430b      	orrs	r3, r1
 800b98a:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800b98c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b994:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 800b998:	653b      	str	r3, [r7, #80]	; 0x50
 800b99a:	2300      	movs	r3, #0
 800b99c:	657b      	str	r3, [r7, #84]	; 0x54
 800b99e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800b9a2:	460b      	mov	r3, r1
 800b9a4:	4313      	orrs	r3, r2
 800b9a6:	d00a      	beq.n	800b9be <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800b9a8:	4b9e      	ldr	r3, [pc, #632]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b9aa:	691b      	ldr	r3, [r3, #16]
 800b9ac:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 800b9b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800b9b8:	4a9a      	ldr	r2, [pc, #616]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b9ba:	430b      	orrs	r3, r1
 800b9bc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b9be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c6:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800b9ca:	64bb      	str	r3, [r7, #72]	; 0x48
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b9d0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800b9d4:	460b      	mov	r3, r1
 800b9d6:	4313      	orrs	r3, r2
 800b9d8:	d009      	beq.n	800b9ee <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b9da:	4b92      	ldr	r3, [pc, #584]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b9dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b9de:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800b9e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b9e8:	4a8e      	ldr	r2, [pc, #568]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800b9ea:	430b      	orrs	r3, r1
 800b9ec:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b9ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800b9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f6:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800b9fa:	643b      	str	r3, [r7, #64]	; 0x40
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	647b      	str	r3, [r7, #68]	; 0x44
 800ba00:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800ba04:	460b      	mov	r3, r1
 800ba06:	4313      	orrs	r3, r2
 800ba08:	d00e      	beq.n	800ba28 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ba0a:	4b86      	ldr	r3, [pc, #536]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba0c:	691b      	ldr	r3, [r3, #16]
 800ba0e:	4a85      	ldr	r2, [pc, #532]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba10:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ba14:	6113      	str	r3, [r2, #16]
 800ba16:	4b83      	ldr	r3, [pc, #524]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba18:	6919      	ldr	r1, [r3, #16]
 800ba1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba1e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800ba22:	4a80      	ldr	r2, [pc, #512]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba24:	430b      	orrs	r3, r1
 800ba26:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800ba28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba30:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800ba34:	63bb      	str	r3, [r7, #56]	; 0x38
 800ba36:	2300      	movs	r3, #0
 800ba38:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba3a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800ba3e:	460b      	mov	r3, r1
 800ba40:	4313      	orrs	r3, r2
 800ba42:	d009      	beq.n	800ba58 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ba44:	4b77      	ldr	r3, [pc, #476]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba48:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800ba4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba52:	4a74      	ldr	r2, [pc, #464]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba54:	430b      	orrs	r3, r1
 800ba56:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ba58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba60:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800ba64:	633b      	str	r3, [r7, #48]	; 0x30
 800ba66:	2300      	movs	r3, #0
 800ba68:	637b      	str	r3, [r7, #52]	; 0x34
 800ba6a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800ba6e:	460b      	mov	r3, r1
 800ba70:	4313      	orrs	r3, r2
 800ba72:	d00a      	beq.n	800ba8a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ba74:	4b6b      	ldr	r3, [pc, #428]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba78:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800ba7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ba84:	4a67      	ldr	r2, [pc, #412]	; (800bc24 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800ba86:	430b      	orrs	r3, r1
 800ba88:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800ba8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800ba8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba92:	2100      	movs	r1, #0
 800ba94:	62b9      	str	r1, [r7, #40]	; 0x28
 800ba96:	f003 0301 	and.w	r3, r3, #1
 800ba9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ba9c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800baa0:	460b      	mov	r3, r1
 800baa2:	4313      	orrs	r3, r2
 800baa4:	d011      	beq.n	800baca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800baa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800baaa:	3308      	adds	r3, #8
 800baac:	2100      	movs	r1, #0
 800baae:	4618      	mov	r0, r3
 800bab0:	f001 faa0 	bl	800cff4 <RCCEx_PLL2_Config>
 800bab4:	4603      	mov	r3, r0
 800bab6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800baba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d003      	beq.n	800baca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bac2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bac6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800baca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bace:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad2:	2100      	movs	r1, #0
 800bad4:	6239      	str	r1, [r7, #32]
 800bad6:	f003 0302 	and.w	r3, r3, #2
 800bada:	627b      	str	r3, [r7, #36]	; 0x24
 800badc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800bae0:	460b      	mov	r3, r1
 800bae2:	4313      	orrs	r3, r2
 800bae4:	d011      	beq.n	800bb0a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800baea:	3308      	adds	r3, #8
 800baec:	2101      	movs	r1, #1
 800baee:	4618      	mov	r0, r3
 800baf0:	f001 fa80 	bl	800cff4 <RCCEx_PLL2_Config>
 800baf4:	4603      	mov	r3, r0
 800baf6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bafa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d003      	beq.n	800bb0a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb02:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bb06:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800bb0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb12:	2100      	movs	r1, #0
 800bb14:	61b9      	str	r1, [r7, #24]
 800bb16:	f003 0304 	and.w	r3, r3, #4
 800bb1a:	61fb      	str	r3, [r7, #28]
 800bb1c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800bb20:	460b      	mov	r3, r1
 800bb22:	4313      	orrs	r3, r2
 800bb24:	d011      	beq.n	800bb4a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bb26:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb2a:	3308      	adds	r3, #8
 800bb2c:	2102      	movs	r1, #2
 800bb2e:	4618      	mov	r0, r3
 800bb30:	f001 fa60 	bl	800cff4 <RCCEx_PLL2_Config>
 800bb34:	4603      	mov	r3, r0
 800bb36:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bb3a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d003      	beq.n	800bb4a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb42:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bb46:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800bb4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb52:	2100      	movs	r1, #0
 800bb54:	6139      	str	r1, [r7, #16]
 800bb56:	f003 0308 	and.w	r3, r3, #8
 800bb5a:	617b      	str	r3, [r7, #20]
 800bb5c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800bb60:	460b      	mov	r3, r1
 800bb62:	4313      	orrs	r3, r2
 800bb64:	d011      	beq.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bb66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb6a:	3328      	adds	r3, #40	; 0x28
 800bb6c:	2100      	movs	r1, #0
 800bb6e:	4618      	mov	r0, r3
 800bb70:	f001 faf2 	bl	800d158 <RCCEx_PLL3_Config>
 800bb74:	4603      	mov	r3, r0
 800bb76:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 800bb7a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d003      	beq.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bb86:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800bb8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bb8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb92:	2100      	movs	r1, #0
 800bb94:	60b9      	str	r1, [r7, #8]
 800bb96:	f003 0310 	and.w	r3, r3, #16
 800bb9a:	60fb      	str	r3, [r7, #12]
 800bb9c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800bba0:	460b      	mov	r3, r1
 800bba2:	4313      	orrs	r3, r2
 800bba4:	d011      	beq.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbaa:	3328      	adds	r3, #40	; 0x28
 800bbac:	2101      	movs	r1, #1
 800bbae:	4618      	mov	r0, r3
 800bbb0:	f001 fad2 	bl	800d158 <RCCEx_PLL3_Config>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bbba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d003      	beq.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbc2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bbc6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bbca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd2:	2100      	movs	r1, #0
 800bbd4:	6039      	str	r1, [r7, #0]
 800bbd6:	f003 0320 	and.w	r3, r3, #32
 800bbda:	607b      	str	r3, [r7, #4]
 800bbdc:	e9d7 1200 	ldrd	r1, r2, [r7]
 800bbe0:	460b      	mov	r3, r1
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	d011      	beq.n	800bc0a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bbe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bbea:	3328      	adds	r3, #40	; 0x28
 800bbec:	2102      	movs	r1, #2
 800bbee:	4618      	mov	r0, r3
 800bbf0:	f001 fab2 	bl	800d158 <RCCEx_PLL3_Config>
 800bbf4:	4603      	mov	r3, r0
 800bbf6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 800bbfa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d003      	beq.n	800bc0a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc02:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800bc06:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 800bc0a:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d101      	bne.n	800bc16 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800bc12:	2300      	movs	r3, #0
 800bc14:	e000      	b.n	800bc18 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800bc16:	2301      	movs	r3, #1
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bc24:	58024400 	.word	0x58024400

0800bc28 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800bc28:	b580      	push	{r7, lr}
 800bc2a:	b090      	sub	sp, #64	; 0x40
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bc32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc36:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800bc3a:	430b      	orrs	r3, r1
 800bc3c:	f040 8094 	bne.w	800bd68 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800bc40:	4b9e      	ldr	r3, [pc, #632]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bc42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc44:	f003 0307 	and.w	r3, r3, #7
 800bc48:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bc4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc4c:	2b04      	cmp	r3, #4
 800bc4e:	f200 8087 	bhi.w	800bd60 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800bc52:	a201      	add	r2, pc, #4	; (adr r2, 800bc58 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800bc54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc58:	0800bc6d 	.word	0x0800bc6d
 800bc5c:	0800bc95 	.word	0x0800bc95
 800bc60:	0800bcbd 	.word	0x0800bcbd
 800bc64:	0800bd59 	.word	0x0800bd59
 800bc68:	0800bce5 	.word	0x0800bce5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bc6c:	4b93      	ldr	r3, [pc, #588]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bc74:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bc78:	d108      	bne.n	800bc8c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bc7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bc7e:	4618      	mov	r0, r3
 800bc80:	f001 f810 	bl	800cca4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bc84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc86:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc88:	f000 bd45 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc90:	f000 bd41 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bc94:	4b89      	ldr	r3, [pc, #548]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bc9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bca0:	d108      	bne.n	800bcb4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bca2:	f107 0318 	add.w	r3, r7, #24
 800bca6:	4618      	mov	r0, r3
 800bca8:	f000 fd54 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bcac:	69bb      	ldr	r3, [r7, #24]
 800bcae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcb0:	f000 bd31 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bcb8:	f000 bd2d 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bcbc:	4b7f      	ldr	r3, [pc, #508]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bcc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bcc8:	d108      	bne.n	800bcdc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bcca:	f107 030c 	add.w	r3, r7, #12
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f000 fe94 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcd8:	f000 bd1d 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bcdc:	2300      	movs	r3, #0
 800bcde:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bce0:	f000 bd19 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bce4:	4b75      	ldr	r3, [pc, #468]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bce6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bce8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bcec:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bcee:	4b73      	ldr	r3, [pc, #460]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	f003 0304 	and.w	r3, r3, #4
 800bcf6:	2b04      	cmp	r3, #4
 800bcf8:	d10c      	bne.n	800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800bcfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d109      	bne.n	800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd00:	4b6e      	ldr	r3, [pc, #440]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	08db      	lsrs	r3, r3, #3
 800bd06:	f003 0303 	and.w	r3, r3, #3
 800bd0a:	4a6d      	ldr	r2, [pc, #436]	; (800bec0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bd0c:	fa22 f303 	lsr.w	r3, r2, r3
 800bd10:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd12:	e01f      	b.n	800bd54 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bd14:	4b69      	ldr	r3, [pc, #420]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd20:	d106      	bne.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800bd22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd24:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bd28:	d102      	bne.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bd2a:	4b66      	ldr	r3, [pc, #408]	; (800bec4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800bd2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd2e:	e011      	b.n	800bd54 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd30:	4b62      	ldr	r3, [pc, #392]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bd38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bd3c:	d106      	bne.n	800bd4c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800bd3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd40:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bd44:	d102      	bne.n	800bd4c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bd46:	4b60      	ldr	r3, [pc, #384]	; (800bec8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800bd48:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bd4a:	e003      	b.n	800bd54 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bd50:	f000 bce1 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bd54:	f000 bcdf 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bd58:	4b5c      	ldr	r3, [pc, #368]	; (800becc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800bd5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd5c:	f000 bcdb 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800bd60:	2300      	movs	r3, #0
 800bd62:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd64:	f000 bcd7 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800bd68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd6c:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 800bd70:	430b      	orrs	r3, r1
 800bd72:	f040 80ad 	bne.w	800bed0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800bd76:	4b51      	ldr	r3, [pc, #324]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bd78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd7a:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800bd7e:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bd80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd86:	d056      	beq.n	800be36 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800bd88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd8e:	f200 8090 	bhi.w	800beb2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800bd92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd94:	2bc0      	cmp	r3, #192	; 0xc0
 800bd96:	f000 8088 	beq.w	800beaa <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800bd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd9c:	2bc0      	cmp	r3, #192	; 0xc0
 800bd9e:	f200 8088 	bhi.w	800beb2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800bda2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda4:	2b80      	cmp	r3, #128	; 0x80
 800bda6:	d032      	beq.n	800be0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800bda8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdaa:	2b80      	cmp	r3, #128	; 0x80
 800bdac:	f200 8081 	bhi.w	800beb2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800bdb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d003      	beq.n	800bdbe <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800bdb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdb8:	2b40      	cmp	r3, #64	; 0x40
 800bdba:	d014      	beq.n	800bde6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800bdbc:	e079      	b.n	800beb2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bdbe:	4b3f      	ldr	r3, [pc, #252]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bdc6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bdca:	d108      	bne.n	800bdde <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bdcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bdd0:	4618      	mov	r0, r3
 800bdd2:	f000 ff67 	bl	800cca4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bdd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdd8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bdda:	f000 bc9c 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bdde:	2300      	movs	r3, #0
 800bde0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bde2:	f000 bc98 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bde6:	4b35      	ldr	r3, [pc, #212]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bdee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bdf2:	d108      	bne.n	800be06 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bdf4:	f107 0318 	add.w	r3, r7, #24
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	f000 fcab 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bdfe:	69bb      	ldr	r3, [r7, #24]
 800be00:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be02:	f000 bc88 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800be06:	2300      	movs	r3, #0
 800be08:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be0a:	f000 bc84 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800be0e:	4b2b      	ldr	r3, [pc, #172]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800be16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be1a:	d108      	bne.n	800be2e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be1c:	f107 030c 	add.w	r3, r7, #12
 800be20:	4618      	mov	r0, r3
 800be22:	f000 fdeb 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be2a:	f000 bc74 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800be2e:	2300      	movs	r3, #0
 800be30:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be32:	f000 bc70 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800be36:	4b21      	ldr	r3, [pc, #132]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be3a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800be3e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800be40:	4b1e      	ldr	r3, [pc, #120]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	f003 0304 	and.w	r3, r3, #4
 800be48:	2b04      	cmp	r3, #4
 800be4a:	d10c      	bne.n	800be66 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800be4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d109      	bne.n	800be66 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800be52:	4b1a      	ldr	r3, [pc, #104]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	08db      	lsrs	r3, r3, #3
 800be58:	f003 0303 	and.w	r3, r3, #3
 800be5c:	4a18      	ldr	r2, [pc, #96]	; (800bec0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800be5e:	fa22 f303 	lsr.w	r3, r2, r3
 800be62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be64:	e01f      	b.n	800bea6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800be66:	4b15      	ldr	r3, [pc, #84]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800be72:	d106      	bne.n	800be82 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800be74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800be7a:	d102      	bne.n	800be82 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800be7c:	4b11      	ldr	r3, [pc, #68]	; (800bec4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800be7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be80:	e011      	b.n	800bea6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800be82:	4b0e      	ldr	r3, [pc, #56]	; (800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800be8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800be8e:	d106      	bne.n	800be9e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800be90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be96:	d102      	bne.n	800be9e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800be98:	4b0b      	ldr	r3, [pc, #44]	; (800bec8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800be9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be9c:	e003      	b.n	800bea6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800be9e:	2300      	movs	r3, #0
 800bea0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bea2:	f000 bc38 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800bea6:	f000 bc36 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800beaa:	4b08      	ldr	r3, [pc, #32]	; (800becc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800beac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800beae:	f000 bc32 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800beb2:	2300      	movs	r3, #0
 800beb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800beb6:	f000 bc2e 	b.w	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800beba:	bf00      	nop
 800bebc:	58024400 	.word	0x58024400
 800bec0:	03d09000 	.word	0x03d09000
 800bec4:	003d0900 	.word	0x003d0900
 800bec8:	007f1b10 	.word	0x007f1b10
 800becc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800bed0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bed4:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800bed8:	430b      	orrs	r3, r1
 800beda:	f040 809c 	bne.w	800c016 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800bede:	4b9e      	ldr	r3, [pc, #632]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bee2:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800bee6:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800beee:	d054      	beq.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800bef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bef2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bef6:	f200 808b 	bhi.w	800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800befa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800befc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bf00:	f000 8083 	beq.w	800c00a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800bf04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf06:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bf0a:	f200 8081 	bhi.w	800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800bf0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bf14:	d02f      	beq.n	800bf76 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800bf16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf18:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bf1c:	d878      	bhi.n	800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800bf1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d004      	beq.n	800bf2e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800bf24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf26:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bf2a:	d012      	beq.n	800bf52 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800bf2c:	e070      	b.n	800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bf2e:	4b8a      	ldr	r3, [pc, #552]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bf36:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bf3a:	d107      	bne.n	800bf4c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bf3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bf40:	4618      	mov	r0, r3
 800bf42:	f000 feaf 	bl	800cca4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bf46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf48:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf4a:	e3e4      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf50:	e3e1      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bf52:	4b81      	ldr	r3, [pc, #516]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bf5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bf5e:	d107      	bne.n	800bf70 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf60:	f107 0318 	add.w	r3, r7, #24
 800bf64:	4618      	mov	r0, r3
 800bf66:	f000 fbf5 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bf6a:	69bb      	ldr	r3, [r7, #24]
 800bf6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf6e:	e3d2      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf70:	2300      	movs	r3, #0
 800bf72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf74:	e3cf      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bf76:	4b78      	ldr	r3, [pc, #480]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bf7e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bf82:	d107      	bne.n	800bf94 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf84:	f107 030c 	add.w	r3, r7, #12
 800bf88:	4618      	mov	r0, r3
 800bf8a:	f000 fd37 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf92:	e3c0      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800bf94:	2300      	movs	r3, #0
 800bf96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf98:	e3bd      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bf9a:	4b6f      	ldr	r3, [pc, #444]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bf9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf9e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bfa2:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bfa4:	4b6c      	ldr	r3, [pc, #432]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f003 0304 	and.w	r3, r3, #4
 800bfac:	2b04      	cmp	r3, #4
 800bfae:	d10c      	bne.n	800bfca <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800bfb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d109      	bne.n	800bfca <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bfb6:	4b68      	ldr	r3, [pc, #416]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	08db      	lsrs	r3, r3, #3
 800bfbc:	f003 0303 	and.w	r3, r3, #3
 800bfc0:	4a66      	ldr	r2, [pc, #408]	; (800c15c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bfc2:	fa22 f303 	lsr.w	r3, r2, r3
 800bfc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bfc8:	e01e      	b.n	800c008 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bfca:	4b63      	ldr	r3, [pc, #396]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bfcc:	681b      	ldr	r3, [r3, #0]
 800bfce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bfd6:	d106      	bne.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800bfd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bfde:	d102      	bne.n	800bfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bfe0:	4b5f      	ldr	r3, [pc, #380]	; (800c160 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800bfe2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bfe4:	e010      	b.n	800c008 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bfe6:	4b5c      	ldr	r3, [pc, #368]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bfee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bff2:	d106      	bne.n	800c002 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800bff4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bff6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bffa:	d102      	bne.n	800c002 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bffc:	4b59      	ldr	r3, [pc, #356]	; (800c164 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800bffe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c000:	e002      	b.n	800c008 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c002:	2300      	movs	r3, #0
 800c004:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c006:	e386      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c008:	e385      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c00a:	4b57      	ldr	r3, [pc, #348]	; (800c168 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c00c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c00e:	e382      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c010:	2300      	movs	r3, #0
 800c012:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c014:	e37f      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c016:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c01a:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800c01e:	430b      	orrs	r3, r1
 800c020:	f040 80a7 	bne.w	800c172 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c024:	4b4c      	ldr	r3, [pc, #304]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c026:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c028:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800c02c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800c02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c030:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c034:	d055      	beq.n	800c0e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800c036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c038:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c03c:	f200 8096 	bhi.w	800c16c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c042:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c046:	f000 8084 	beq.w	800c152 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800c04a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c04c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c050:	f200 808c 	bhi.w	800c16c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c056:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c05a:	d030      	beq.n	800c0be <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800c05c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c05e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c062:	f200 8083 	bhi.w	800c16c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d004      	beq.n	800c076 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c06e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c072:	d012      	beq.n	800c09a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800c074:	e07a      	b.n	800c16c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c076:	4b38      	ldr	r3, [pc, #224]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c07e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c082:	d107      	bne.n	800c094 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c084:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c088:	4618      	mov	r0, r3
 800c08a:	f000 fe0b 	bl	800cca4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c08e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c090:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c092:	e340      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c094:	2300      	movs	r3, #0
 800c096:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c098:	e33d      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c09a:	4b2f      	ldr	r3, [pc, #188]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c0a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c0a6:	d107      	bne.n	800c0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c0a8:	f107 0318 	add.w	r3, r7, #24
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	f000 fb51 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c0b2:	69bb      	ldr	r3, [r7, #24]
 800c0b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0b6:	e32e      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0bc:	e32b      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c0be:	4b26      	ldr	r3, [pc, #152]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c0c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c0ca:	d107      	bne.n	800c0dc <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0cc:	f107 030c 	add.w	r3, r7, #12
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f000 fc93 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0da:	e31c      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0dc:	2300      	movs	r3, #0
 800c0de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0e0:	e319      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c0e2:	4b1d      	ldr	r3, [pc, #116]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c0ea:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c0ec:	4b1a      	ldr	r3, [pc, #104]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f003 0304 	and.w	r3, r3, #4
 800c0f4:	2b04      	cmp	r3, #4
 800c0f6:	d10c      	bne.n	800c112 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800c0f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d109      	bne.n	800c112 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c0fe:	4b16      	ldr	r3, [pc, #88]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	08db      	lsrs	r3, r3, #3
 800c104:	f003 0303 	and.w	r3, r3, #3
 800c108:	4a14      	ldr	r2, [pc, #80]	; (800c15c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c10a:	fa22 f303 	lsr.w	r3, r2, r3
 800c10e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c110:	e01e      	b.n	800c150 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c112:	4b11      	ldr	r3, [pc, #68]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c11a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c11e:	d106      	bne.n	800c12e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800c120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c122:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c126:	d102      	bne.n	800c12e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c128:	4b0d      	ldr	r3, [pc, #52]	; (800c160 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c12a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c12c:	e010      	b.n	800c150 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c12e:	4b0a      	ldr	r3, [pc, #40]	; (800c158 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c136:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c13a:	d106      	bne.n	800c14a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800c13c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c13e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c142:	d102      	bne.n	800c14a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c144:	4b07      	ldr	r3, [pc, #28]	; (800c164 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c146:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c148:	e002      	b.n	800c150 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c14a:	2300      	movs	r3, #0
 800c14c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c14e:	e2e2      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c150:	e2e1      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c152:	4b05      	ldr	r3, [pc, #20]	; (800c168 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c154:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c156:	e2de      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c158:	58024400 	.word	0x58024400
 800c15c:	03d09000 	.word	0x03d09000
 800c160:	003d0900 	.word	0x003d0900
 800c164:	007f1b10 	.word	0x007f1b10
 800c168:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800c16c:	2300      	movs	r3, #0
 800c16e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c170:	e2d1      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c172:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c176:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800c17a:	430b      	orrs	r3, r1
 800c17c:	f040 809c 	bne.w	800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c180:	4b93      	ldr	r3, [pc, #588]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c182:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c184:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800c188:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c18a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c18c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c190:	d054      	beq.n	800c23c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c194:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c198:	f200 808b 	bhi.w	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c19c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c19e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c1a2:	f000 8083 	beq.w	800c2ac <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800c1a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1a8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c1ac:	f200 8081 	bhi.w	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c1b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c1b6:	d02f      	beq.n	800c218 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800c1b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c1be:	d878      	bhi.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c1c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d004      	beq.n	800c1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800c1c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c1cc:	d012      	beq.n	800c1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800c1ce:	e070      	b.n	800c2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c1d0:	4b7f      	ldr	r3, [pc, #508]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c1d8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c1dc:	d107      	bne.n	800c1ee <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c1de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f000 fd5e 	bl	800cca4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c1e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1ec:	e293      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1ee:	2300      	movs	r3, #0
 800c1f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1f2:	e290      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c1f4:	4b76      	ldr	r3, [pc, #472]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c1fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c200:	d107      	bne.n	800c212 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c202:	f107 0318 	add.w	r3, r7, #24
 800c206:	4618      	mov	r0, r3
 800c208:	f000 faa4 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c20c:	69bb      	ldr	r3, [r7, #24]
 800c20e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c210:	e281      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c212:	2300      	movs	r3, #0
 800c214:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c216:	e27e      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c218:	4b6d      	ldr	r3, [pc, #436]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c220:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c224:	d107      	bne.n	800c236 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c226:	f107 030c 	add.w	r3, r7, #12
 800c22a:	4618      	mov	r0, r3
 800c22c:	f000 fbe6 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c234:	e26f      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c236:	2300      	movs	r3, #0
 800c238:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c23a:	e26c      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c23c:	4b64      	ldr	r3, [pc, #400]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c23e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c240:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c244:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c246:	4b62      	ldr	r3, [pc, #392]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f003 0304 	and.w	r3, r3, #4
 800c24e:	2b04      	cmp	r3, #4
 800c250:	d10c      	bne.n	800c26c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800c252:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c254:	2b00      	cmp	r3, #0
 800c256:	d109      	bne.n	800c26c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c258:	4b5d      	ldr	r3, [pc, #372]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	08db      	lsrs	r3, r3, #3
 800c25e:	f003 0303 	and.w	r3, r3, #3
 800c262:	4a5c      	ldr	r2, [pc, #368]	; (800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c264:	fa22 f303 	lsr.w	r3, r2, r3
 800c268:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c26a:	e01e      	b.n	800c2aa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c26c:	4b58      	ldr	r3, [pc, #352]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c278:	d106      	bne.n	800c288 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800c27a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c27c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c280:	d102      	bne.n	800c288 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c282:	4b55      	ldr	r3, [pc, #340]	; (800c3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c284:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c286:	e010      	b.n	800c2aa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c288:	4b51      	ldr	r3, [pc, #324]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c290:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c294:	d106      	bne.n	800c2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800c296:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c298:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c29c:	d102      	bne.n	800c2a4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c29e:	4b4f      	ldr	r3, [pc, #316]	; (800c3dc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c2a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c2a2:	e002      	b.n	800c2aa <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c2a8:	e235      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c2aa:	e234      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c2ac:	4b4c      	ldr	r3, [pc, #304]	; (800c3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800c2ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2b0:	e231      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2b6:	e22e      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c2b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2bc:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800c2c0:	430b      	orrs	r3, r1
 800c2c2:	f040 808f 	bne.w	800c3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c2c6:	4b42      	ldr	r3, [pc, #264]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c2c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2ca:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c2ce:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800c2d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c2d6:	d06b      	beq.n	800c3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800c2d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2da:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c2de:	d874      	bhi.n	800c3ca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c2e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2e2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c2e6:	d056      	beq.n	800c396 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800c2e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2ea:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c2ee:	d86c      	bhi.n	800c3ca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c2f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2f2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c2f6:	d03b      	beq.n	800c370 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800c2f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2fa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c2fe:	d864      	bhi.n	800c3ca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c302:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c306:	d021      	beq.n	800c34c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800c308:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c30a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c30e:	d85c      	bhi.n	800c3ca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c312:	2b00      	cmp	r3, #0
 800c314:	d004      	beq.n	800c320 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800c316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c318:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c31c:	d004      	beq.n	800c328 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800c31e:	e054      	b.n	800c3ca <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c320:	f7fe fa30 	bl	800a784 <HAL_RCC_GetPCLK1Freq>
 800c324:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c326:	e1f6      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c328:	4b29      	ldr	r3, [pc, #164]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c330:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c334:	d107      	bne.n	800c346 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c336:	f107 0318 	add.w	r3, r7, #24
 800c33a:	4618      	mov	r0, r3
 800c33c:	f000 fa0a 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c340:	69fb      	ldr	r3, [r7, #28]
 800c342:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c344:	e1e7      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c346:	2300      	movs	r3, #0
 800c348:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c34a:	e1e4      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c34c:	4b20      	ldr	r3, [pc, #128]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c354:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c358:	d107      	bne.n	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c35a:	f107 030c 	add.w	r3, r7, #12
 800c35e:	4618      	mov	r0, r3
 800c360:	f000 fb4c 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c364:	693b      	ldr	r3, [r7, #16]
 800c366:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c368:	e1d5      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c36a:	2300      	movs	r3, #0
 800c36c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c36e:	e1d2      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c370:	4b17      	ldr	r3, [pc, #92]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f003 0304 	and.w	r3, r3, #4
 800c378:	2b04      	cmp	r3, #4
 800c37a:	d109      	bne.n	800c390 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c37c:	4b14      	ldr	r3, [pc, #80]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	08db      	lsrs	r3, r3, #3
 800c382:	f003 0303 	and.w	r3, r3, #3
 800c386:	4a13      	ldr	r2, [pc, #76]	; (800c3d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c388:	fa22 f303 	lsr.w	r3, r2, r3
 800c38c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c38e:	e1c2      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c390:	2300      	movs	r3, #0
 800c392:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c394:	e1bf      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c396:	4b0e      	ldr	r3, [pc, #56]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c39e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c3a2:	d102      	bne.n	800c3aa <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800c3a4:	4b0c      	ldr	r3, [pc, #48]	; (800c3d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c3a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3a8:	e1b5      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3ae:	e1b2      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c3b0:	4b07      	ldr	r3, [pc, #28]	; (800c3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c3b8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c3bc:	d102      	bne.n	800c3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800c3be:	4b07      	ldr	r3, [pc, #28]	; (800c3dc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c3c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c3c2:	e1a8      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3c8:	e1a5      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c3ce:	e1a2      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c3d0:	58024400 	.word	0x58024400
 800c3d4:	03d09000 	.word	0x03d09000
 800c3d8:	003d0900 	.word	0x003d0900
 800c3dc:	007f1b10 	.word	0x007f1b10
 800c3e0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c3e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c3e8:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800c3ec:	430b      	orrs	r3, r1
 800c3ee:	d173      	bne.n	800c4d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c3f0:	4b9c      	ldr	r3, [pc, #624]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c3f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c3f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c3f8:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c3fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c400:	d02f      	beq.n	800c462 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800c402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c404:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c408:	d863      	bhi.n	800c4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800c40a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d004      	beq.n	800c41a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800c410:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c416:	d012      	beq.n	800c43e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800c418:	e05b      	b.n	800c4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c41a:	4b92      	ldr	r3, [pc, #584]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c422:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c426:	d107      	bne.n	800c438 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c428:	f107 0318 	add.w	r3, r7, #24
 800c42c:	4618      	mov	r0, r3
 800c42e:	f000 f991 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c432:	69bb      	ldr	r3, [r7, #24]
 800c434:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c436:	e16e      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c438:	2300      	movs	r3, #0
 800c43a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c43c:	e16b      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c43e:	4b89      	ldr	r3, [pc, #548]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c446:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c44a:	d107      	bne.n	800c45c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c44c:	f107 030c 	add.w	r3, r7, #12
 800c450:	4618      	mov	r0, r3
 800c452:	f000 fad3 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c456:	697b      	ldr	r3, [r7, #20]
 800c458:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c45a:	e15c      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c45c:	2300      	movs	r3, #0
 800c45e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c460:	e159      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c462:	4b80      	ldr	r3, [pc, #512]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c466:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c46a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c46c:	4b7d      	ldr	r3, [pc, #500]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f003 0304 	and.w	r3, r3, #4
 800c474:	2b04      	cmp	r3, #4
 800c476:	d10c      	bne.n	800c492 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d109      	bne.n	800c492 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c47e:	4b79      	ldr	r3, [pc, #484]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	08db      	lsrs	r3, r3, #3
 800c484:	f003 0303 	and.w	r3, r3, #3
 800c488:	4a77      	ldr	r2, [pc, #476]	; (800c668 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c48a:	fa22 f303 	lsr.w	r3, r2, r3
 800c48e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c490:	e01e      	b.n	800c4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c492:	4b74      	ldr	r3, [pc, #464]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c49a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c49e:	d106      	bne.n	800c4ae <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800c4a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c4a6:	d102      	bne.n	800c4ae <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c4a8:	4b70      	ldr	r3, [pc, #448]	; (800c66c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c4aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4ac:	e010      	b.n	800c4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c4ae:	4b6d      	ldr	r3, [pc, #436]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c4b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c4ba:	d106      	bne.n	800c4ca <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800c4bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4c2:	d102      	bne.n	800c4ca <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c4c4:	4b6a      	ldr	r3, [pc, #424]	; (800c670 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c4c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4c8:	e002      	b.n	800c4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c4ce:	e122      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c4d0:	e121      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c4d2:	2300      	movs	r3, #0
 800c4d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4d6:	e11e      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c4d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c4dc:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800c4e0:	430b      	orrs	r3, r1
 800c4e2:	d133      	bne.n	800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c4e4:	4b5f      	ldr	r3, [pc, #380]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c4e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c4ec:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c4ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d004      	beq.n	800c4fe <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c4fa:	d012      	beq.n	800c522 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800c4fc:	e023      	b.n	800c546 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c4fe:	4b59      	ldr	r3, [pc, #356]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c506:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c50a:	d107      	bne.n	800c51c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c50c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c510:	4618      	mov	r0, r3
 800c512:	f000 fbc7 	bl	800cca4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c518:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c51a:	e0fc      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c51c:	2300      	movs	r3, #0
 800c51e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c520:	e0f9      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c522:	4b50      	ldr	r3, [pc, #320]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c52a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c52e:	d107      	bne.n	800c540 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c530:	f107 0318 	add.w	r3, r7, #24
 800c534:	4618      	mov	r0, r3
 800c536:	f000 f90d 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c53a:	6a3b      	ldr	r3, [r7, #32]
 800c53c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c53e:	e0ea      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c540:	2300      	movs	r3, #0
 800c542:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c544:	e0e7      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c546:	2300      	movs	r3, #0
 800c548:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c54a:	e0e4      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c54c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c550:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800c554:	430b      	orrs	r3, r1
 800c556:	f040 808d 	bne.w	800c674 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c55a:	4b42      	ldr	r3, [pc, #264]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c55c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c55e:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800c562:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c566:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c56a:	d06b      	beq.n	800c644 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800c56c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c56e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c572:	d874      	bhi.n	800c65e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c574:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c576:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c57a:	d056      	beq.n	800c62a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800c57c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c57e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c582:	d86c      	bhi.n	800c65e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c586:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c58a:	d03b      	beq.n	800c604 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800c58c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c58e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c592:	d864      	bhi.n	800c65e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c596:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c59a:	d021      	beq.n	800c5e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800c59c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c59e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c5a2:	d85c      	bhi.n	800c65e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c5a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d004      	beq.n	800c5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800c5aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c5b0:	d004      	beq.n	800c5bc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800c5b2:	e054      	b.n	800c65e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c5b4:	f000 f8b8 	bl	800c728 <HAL_RCCEx_GetD3PCLK1Freq>
 800c5b8:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c5ba:	e0ac      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c5bc:	4b29      	ldr	r3, [pc, #164]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c5c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c5c8:	d107      	bne.n	800c5da <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c5ca:	f107 0318 	add.w	r3, r7, #24
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f000 f8c0 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c5d4:	69fb      	ldr	r3, [r7, #28]
 800c5d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5d8:	e09d      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5da:	2300      	movs	r3, #0
 800c5dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c5de:	e09a      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c5e0:	4b20      	ldr	r3, [pc, #128]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c5e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c5ec:	d107      	bne.n	800c5fe <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c5ee:	f107 030c 	add.w	r3, r7, #12
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	f000 fa02 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c5f8:	693b      	ldr	r3, [r7, #16]
 800c5fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5fc:	e08b      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5fe:	2300      	movs	r3, #0
 800c600:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c602:	e088      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c604:	4b17      	ldr	r3, [pc, #92]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	f003 0304 	and.w	r3, r3, #4
 800c60c:	2b04      	cmp	r3, #4
 800c60e:	d109      	bne.n	800c624 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c610:	4b14      	ldr	r3, [pc, #80]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	08db      	lsrs	r3, r3, #3
 800c616:	f003 0303 	and.w	r3, r3, #3
 800c61a:	4a13      	ldr	r2, [pc, #76]	; (800c668 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c61c:	fa22 f303 	lsr.w	r3, r2, r3
 800c620:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c622:	e078      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c624:	2300      	movs	r3, #0
 800c626:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c628:	e075      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c62a:	4b0e      	ldr	r3, [pc, #56]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c632:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c636:	d102      	bne.n	800c63e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800c638:	4b0c      	ldr	r3, [pc, #48]	; (800c66c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c63a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c63c:	e06b      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c63e:	2300      	movs	r3, #0
 800c640:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c642:	e068      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c644:	4b07      	ldr	r3, [pc, #28]	; (800c664 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c64c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c650:	d102      	bne.n	800c658 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800c652:	4b07      	ldr	r3, [pc, #28]	; (800c670 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c654:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c656:	e05e      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c658:	2300      	movs	r3, #0
 800c65a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c65c:	e05b      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c65e:	2300      	movs	r3, #0
 800c660:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c662:	e058      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c664:	58024400 	.word	0x58024400
 800c668:	03d09000 	.word	0x03d09000
 800c66c:	003d0900 	.word	0x003d0900
 800c670:	007f1b10 	.word	0x007f1b10
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c674:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c678:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800c67c:	430b      	orrs	r3, r1
 800c67e:	d148      	bne.n	800c712 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c680:	4b27      	ldr	r3, [pc, #156]	; (800c720 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c682:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c684:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c688:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c68a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c68c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c690:	d02a      	beq.n	800c6e8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800c692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c694:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c698:	d838      	bhi.n	800c70c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800c69a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d004      	beq.n	800c6aa <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800c6a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c6a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c6a6:	d00d      	beq.n	800c6c4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800c6a8:	e030      	b.n	800c70c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c6aa:	4b1d      	ldr	r3, [pc, #116]	; (800c720 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c6b2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c6b6:	d102      	bne.n	800c6be <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800c6b8:	4b1a      	ldr	r3, [pc, #104]	; (800c724 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800c6ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6bc:	e02b      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c6be:	2300      	movs	r3, #0
 800c6c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6c2:	e028      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c6c4:	4b16      	ldr	r3, [pc, #88]	; (800c720 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c6cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c6d0:	d107      	bne.n	800c6e2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c6d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c6d6:	4618      	mov	r0, r3
 800c6d8:	f000 fae4 	bl	800cca4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c6dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6de:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c6e0:	e019      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c6e6:	e016      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c6e8:	4b0d      	ldr	r3, [pc, #52]	; (800c720 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c6f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c6f4:	d107      	bne.n	800c706 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c6f6:	f107 0318 	add.w	r3, r7, #24
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	f000 f82a 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c700:	69fb      	ldr	r3, [r7, #28]
 800c702:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c704:	e007      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c706:	2300      	movs	r3, #0
 800c708:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c70a:	e004      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c70c:	2300      	movs	r3, #0
 800c70e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c710:	e001      	b.n	800c716 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800c712:	2300      	movs	r3, #0
 800c714:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800c716:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c718:	4618      	mov	r0, r3
 800c71a:	3740      	adds	r7, #64	; 0x40
 800c71c:	46bd      	mov	sp, r7
 800c71e:	bd80      	pop	{r7, pc}
 800c720:	58024400 	.word	0x58024400
 800c724:	007f1b10 	.word	0x007f1b10

0800c728 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c72c:	f7fd fffa 	bl	800a724 <HAL_RCC_GetHCLKFreq>
 800c730:	4602      	mov	r2, r0
 800c732:	4b06      	ldr	r3, [pc, #24]	; (800c74c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c734:	6a1b      	ldr	r3, [r3, #32]
 800c736:	091b      	lsrs	r3, r3, #4
 800c738:	f003 0307 	and.w	r3, r3, #7
 800c73c:	4904      	ldr	r1, [pc, #16]	; (800c750 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c73e:	5ccb      	ldrb	r3, [r1, r3]
 800c740:	f003 031f 	and.w	r3, r3, #31
 800c744:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c748:	4618      	mov	r0, r3
 800c74a:	bd80      	pop	{r7, pc}
 800c74c:	58024400 	.word	0x58024400
 800c750:	0801edd8 	.word	0x0801edd8

0800c754 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c754:	b480      	push	{r7}
 800c756:	b089      	sub	sp, #36	; 0x24
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c75c:	4ba1      	ldr	r3, [pc, #644]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c75e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c760:	f003 0303 	and.w	r3, r3, #3
 800c764:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c766:	4b9f      	ldr	r3, [pc, #636]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c76a:	0b1b      	lsrs	r3, r3, #12
 800c76c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c770:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c772:	4b9c      	ldr	r3, [pc, #624]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c774:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c776:	091b      	lsrs	r3, r3, #4
 800c778:	f003 0301 	and.w	r3, r3, #1
 800c77c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c77e:	4b99      	ldr	r3, [pc, #612]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c782:	08db      	lsrs	r3, r3, #3
 800c784:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c788:	693a      	ldr	r2, [r7, #16]
 800c78a:	fb02 f303 	mul.w	r3, r2, r3
 800c78e:	ee07 3a90 	vmov	s15, r3
 800c792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c796:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c79a:	697b      	ldr	r3, [r7, #20]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	f000 8111 	beq.w	800c9c4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c7a2:	69bb      	ldr	r3, [r7, #24]
 800c7a4:	2b02      	cmp	r3, #2
 800c7a6:	f000 8083 	beq.w	800c8b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c7aa:	69bb      	ldr	r3, [r7, #24]
 800c7ac:	2b02      	cmp	r3, #2
 800c7ae:	f200 80a1 	bhi.w	800c8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c7b2:	69bb      	ldr	r3, [r7, #24]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d003      	beq.n	800c7c0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c7b8:	69bb      	ldr	r3, [r7, #24]
 800c7ba:	2b01      	cmp	r3, #1
 800c7bc:	d056      	beq.n	800c86c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c7be:	e099      	b.n	800c8f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c7c0:	4b88      	ldr	r3, [pc, #544]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f003 0320 	and.w	r3, r3, #32
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d02d      	beq.n	800c828 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c7cc:	4b85      	ldr	r3, [pc, #532]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	08db      	lsrs	r3, r3, #3
 800c7d2:	f003 0303 	and.w	r3, r3, #3
 800c7d6:	4a84      	ldr	r2, [pc, #528]	; (800c9e8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c7d8:	fa22 f303 	lsr.w	r3, r2, r3
 800c7dc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c7de:	68bb      	ldr	r3, [r7, #8]
 800c7e0:	ee07 3a90 	vmov	s15, r3
 800c7e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c7e8:	697b      	ldr	r3, [r7, #20]
 800c7ea:	ee07 3a90 	vmov	s15, r3
 800c7ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c7f6:	4b7b      	ldr	r3, [pc, #492]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c7fe:	ee07 3a90 	vmov	s15, r3
 800c802:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c806:	ed97 6a03 	vldr	s12, [r7, #12]
 800c80a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c9ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c80e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c812:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c816:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c81a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c81e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c822:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c826:	e087      	b.n	800c938 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c828:	697b      	ldr	r3, [r7, #20]
 800c82a:	ee07 3a90 	vmov	s15, r3
 800c82e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c832:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c9f0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c836:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c83a:	4b6a      	ldr	r3, [pc, #424]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c83c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c83e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c842:	ee07 3a90 	vmov	s15, r3
 800c846:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c84a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c84e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c9ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c852:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c856:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c85a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c85e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c862:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c866:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c86a:	e065      	b.n	800c938 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c86c:	697b      	ldr	r3, [r7, #20]
 800c86e:	ee07 3a90 	vmov	s15, r3
 800c872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c876:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c87a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c87e:	4b59      	ldr	r3, [pc, #356]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c886:	ee07 3a90 	vmov	s15, r3
 800c88a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c88e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c892:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c9ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c896:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c89a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c89e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c8a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c8ae:	e043      	b.n	800c938 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c8b0:	697b      	ldr	r3, [r7, #20]
 800c8b2:	ee07 3a90 	vmov	s15, r3
 800c8b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8ba:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c9f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c8be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c8c2:	4b48      	ldr	r3, [pc, #288]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c8c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8ca:	ee07 3a90 	vmov	s15, r3
 800c8ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8d2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8d6:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c9ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c8da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c8e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c8f2:	e021      	b.n	800c938 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c8f4:	697b      	ldr	r3, [r7, #20]
 800c8f6:	ee07 3a90 	vmov	s15, r3
 800c8fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8fe:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c9f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c902:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c906:	4b37      	ldr	r3, [pc, #220]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c90a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c90e:	ee07 3a90 	vmov	s15, r3
 800c912:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c916:	ed97 6a03 	vldr	s12, [r7, #12]
 800c91a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c9ec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c91e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c922:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c926:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c92a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c92e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c932:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c936:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c938:	4b2a      	ldr	r3, [pc, #168]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c93a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c93c:	0a5b      	lsrs	r3, r3, #9
 800c93e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c942:	ee07 3a90 	vmov	s15, r3
 800c946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c94a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c94e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c952:	edd7 6a07 	vldr	s13, [r7, #28]
 800c956:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c95a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c95e:	ee17 2a90 	vmov	r2, s15
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c966:	4b1f      	ldr	r3, [pc, #124]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c96a:	0c1b      	lsrs	r3, r3, #16
 800c96c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c970:	ee07 3a90 	vmov	s15, r3
 800c974:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c978:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c97c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c980:	edd7 6a07 	vldr	s13, [r7, #28]
 800c984:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c988:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c98c:	ee17 2a90 	vmov	r2, s15
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c994:	4b13      	ldr	r3, [pc, #76]	; (800c9e4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c998:	0e1b      	lsrs	r3, r3, #24
 800c99a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c99e:	ee07 3a90 	vmov	s15, r3
 800c9a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c9aa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c9ae:	edd7 6a07 	vldr	s13, [r7, #28]
 800c9b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c9b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c9ba:	ee17 2a90 	vmov	r2, s15
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c9c2:	e008      	b.n	800c9d6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	2200      	movs	r2, #0
 800c9ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	609a      	str	r2, [r3, #8]
}
 800c9d6:	bf00      	nop
 800c9d8:	3724      	adds	r7, #36	; 0x24
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e0:	4770      	bx	lr
 800c9e2:	bf00      	nop
 800c9e4:	58024400 	.word	0x58024400
 800c9e8:	03d09000 	.word	0x03d09000
 800c9ec:	46000000 	.word	0x46000000
 800c9f0:	4c742400 	.word	0x4c742400
 800c9f4:	4a742400 	.word	0x4a742400
 800c9f8:	4afe3620 	.word	0x4afe3620

0800c9fc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c9fc:	b480      	push	{r7}
 800c9fe:	b089      	sub	sp, #36	; 0x24
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ca04:	4ba1      	ldr	r3, [pc, #644]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca08:	f003 0303 	and.w	r3, r3, #3
 800ca0c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ca0e:	4b9f      	ldr	r3, [pc, #636]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca12:	0d1b      	lsrs	r3, r3, #20
 800ca14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ca18:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ca1a:	4b9c      	ldr	r3, [pc, #624]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca1e:	0a1b      	lsrs	r3, r3, #8
 800ca20:	f003 0301 	and.w	r3, r3, #1
 800ca24:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ca26:	4b99      	ldr	r3, [pc, #612]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca2a:	08db      	lsrs	r3, r3, #3
 800ca2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ca30:	693a      	ldr	r2, [r7, #16]
 800ca32:	fb02 f303 	mul.w	r3, r2, r3
 800ca36:	ee07 3a90 	vmov	s15, r3
 800ca3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca3e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ca42:	697b      	ldr	r3, [r7, #20]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	f000 8111 	beq.w	800cc6c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ca4a:	69bb      	ldr	r3, [r7, #24]
 800ca4c:	2b02      	cmp	r3, #2
 800ca4e:	f000 8083 	beq.w	800cb58 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ca52:	69bb      	ldr	r3, [r7, #24]
 800ca54:	2b02      	cmp	r3, #2
 800ca56:	f200 80a1 	bhi.w	800cb9c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ca5a:	69bb      	ldr	r3, [r7, #24]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d003      	beq.n	800ca68 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ca60:	69bb      	ldr	r3, [r7, #24]
 800ca62:	2b01      	cmp	r3, #1
 800ca64:	d056      	beq.n	800cb14 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ca66:	e099      	b.n	800cb9c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ca68:	4b88      	ldr	r3, [pc, #544]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	f003 0320 	and.w	r3, r3, #32
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d02d      	beq.n	800cad0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ca74:	4b85      	ldr	r3, [pc, #532]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	08db      	lsrs	r3, r3, #3
 800ca7a:	f003 0303 	and.w	r3, r3, #3
 800ca7e:	4a84      	ldr	r2, [pc, #528]	; (800cc90 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ca80:	fa22 f303 	lsr.w	r3, r2, r3
 800ca84:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	ee07 3a90 	vmov	s15, r3
 800ca8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	ee07 3a90 	vmov	s15, r3
 800ca96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca9e:	4b7b      	ldr	r3, [pc, #492]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800caa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800caa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caa6:	ee07 3a90 	vmov	s15, r3
 800caaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caae:	ed97 6a03 	vldr	s12, [r7, #12]
 800cab2:	eddf 5a78 	vldr	s11, [pc, #480]	; 800cc94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cab6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800caba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cabe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cac2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800caca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cace:	e087      	b.n	800cbe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cad0:	697b      	ldr	r3, [r7, #20]
 800cad2:	ee07 3a90 	vmov	s15, r3
 800cad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cada:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800cc98 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800cade:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cae2:	4b6a      	ldr	r3, [pc, #424]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cae6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800caea:	ee07 3a90 	vmov	s15, r3
 800caee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800caf2:	ed97 6a03 	vldr	s12, [r7, #12]
 800caf6:	eddf 5a67 	vldr	s11, [pc, #412]	; 800cc94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cafa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cafe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb12:	e065      	b.n	800cbe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cb14:	697b      	ldr	r3, [r7, #20]
 800cb16:	ee07 3a90 	vmov	s15, r3
 800cb1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb1e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800cc9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cb22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb26:	4b59      	ldr	r3, [pc, #356]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb2e:	ee07 3a90 	vmov	s15, r3
 800cb32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb36:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb3a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800cc94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cb3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb56:	e043      	b.n	800cbe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cb58:	697b      	ldr	r3, [r7, #20]
 800cb5a:	ee07 3a90 	vmov	s15, r3
 800cb5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb62:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800cca0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800cb66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb6a:	4b48      	ldr	r3, [pc, #288]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cb6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb72:	ee07 3a90 	vmov	s15, r3
 800cb76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb7a:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb7e:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cc94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cb82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cb9a:	e021      	b.n	800cbe0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cb9c:	697b      	ldr	r3, [r7, #20]
 800cb9e:	ee07 3a90 	vmov	s15, r3
 800cba2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cba6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800cc9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cbaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbae:	4b37      	ldr	r3, [pc, #220]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cbb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbb6:	ee07 3a90 	vmov	s15, r3
 800cbba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbbe:	ed97 6a03 	vldr	s12, [r7, #12]
 800cbc2:	eddf 5a34 	vldr	s11, [pc, #208]	; 800cc94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cbc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cbd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbde:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800cbe0:	4b2a      	ldr	r3, [pc, #168]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cbe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbe4:	0a5b      	lsrs	r3, r3, #9
 800cbe6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cbea:	ee07 3a90 	vmov	s15, r3
 800cbee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbf2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cbf6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cbfa:	edd7 6a07 	vldr	s13, [r7, #28]
 800cbfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc06:	ee17 2a90 	vmov	r2, s15
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800cc0e:	4b1f      	ldr	r3, [pc, #124]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc12:	0c1b      	lsrs	r3, r3, #16
 800cc14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc18:	ee07 3a90 	vmov	s15, r3
 800cc1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc20:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cc24:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc28:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc34:	ee17 2a90 	vmov	r2, s15
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800cc3c:	4b13      	ldr	r3, [pc, #76]	; (800cc8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cc3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc40:	0e1b      	lsrs	r3, r3, #24
 800cc42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc46:	ee07 3a90 	vmov	s15, r3
 800cc4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cc52:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cc56:	edd7 6a07 	vldr	s13, [r7, #28]
 800cc5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cc62:	ee17 2a90 	vmov	r2, s15
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800cc6a:	e008      	b.n	800cc7e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	2200      	movs	r2, #0
 800cc76:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	609a      	str	r2, [r3, #8]
}
 800cc7e:	bf00      	nop
 800cc80:	3724      	adds	r7, #36	; 0x24
 800cc82:	46bd      	mov	sp, r7
 800cc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc88:	4770      	bx	lr
 800cc8a:	bf00      	nop
 800cc8c:	58024400 	.word	0x58024400
 800cc90:	03d09000 	.word	0x03d09000
 800cc94:	46000000 	.word	0x46000000
 800cc98:	4c742400 	.word	0x4c742400
 800cc9c:	4a742400 	.word	0x4a742400
 800cca0:	4afe3620 	.word	0x4afe3620

0800cca4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800cca4:	b480      	push	{r7}
 800cca6:	b089      	sub	sp, #36	; 0x24
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ccac:	4ba0      	ldr	r3, [pc, #640]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ccae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccb0:	f003 0303 	and.w	r3, r3, #3
 800ccb4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800ccb6:	4b9e      	ldr	r3, [pc, #632]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ccb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccba:	091b      	lsrs	r3, r3, #4
 800ccbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ccc0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800ccc2:	4b9b      	ldr	r3, [pc, #620]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ccc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccc6:	f003 0301 	and.w	r3, r3, #1
 800ccca:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cccc:	4b98      	ldr	r3, [pc, #608]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ccce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ccd0:	08db      	lsrs	r3, r3, #3
 800ccd2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ccd6:	693a      	ldr	r2, [r7, #16]
 800ccd8:	fb02 f303 	mul.w	r3, r2, r3
 800ccdc:	ee07 3a90 	vmov	s15, r3
 800cce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cce4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800cce8:	697b      	ldr	r3, [r7, #20]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	f000 8111 	beq.w	800cf12 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800ccf0:	69bb      	ldr	r3, [r7, #24]
 800ccf2:	2b02      	cmp	r3, #2
 800ccf4:	f000 8083 	beq.w	800cdfe <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800ccf8:	69bb      	ldr	r3, [r7, #24]
 800ccfa:	2b02      	cmp	r3, #2
 800ccfc:	f200 80a1 	bhi.w	800ce42 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800cd00:	69bb      	ldr	r3, [r7, #24]
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d003      	beq.n	800cd0e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800cd06:	69bb      	ldr	r3, [r7, #24]
 800cd08:	2b01      	cmp	r3, #1
 800cd0a:	d056      	beq.n	800cdba <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800cd0c:	e099      	b.n	800ce42 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cd0e:	4b88      	ldr	r3, [pc, #544]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	f003 0320 	and.w	r3, r3, #32
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d02d      	beq.n	800cd76 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cd1a:	4b85      	ldr	r3, [pc, #532]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	08db      	lsrs	r3, r3, #3
 800cd20:	f003 0303 	and.w	r3, r3, #3
 800cd24:	4a83      	ldr	r2, [pc, #524]	; (800cf34 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800cd26:	fa22 f303 	lsr.w	r3, r2, r3
 800cd2a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cd2c:	68bb      	ldr	r3, [r7, #8]
 800cd2e:	ee07 3a90 	vmov	s15, r3
 800cd32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	ee07 3a90 	vmov	s15, r3
 800cd3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd44:	4b7a      	ldr	r3, [pc, #488]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd4c:	ee07 3a90 	vmov	s15, r3
 800cd50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd54:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd58:	eddf 5a77 	vldr	s11, [pc, #476]	; 800cf38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cd5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd64:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cd68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd70:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cd74:	e087      	b.n	800ce86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cd76:	697b      	ldr	r3, [r7, #20]
 800cd78:	ee07 3a90 	vmov	s15, r3
 800cd7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd80:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800cf3c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cd84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cd88:	4b69      	ldr	r3, [pc, #420]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd90:	ee07 3a90 	vmov	s15, r3
 800cd94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd98:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd9c:	eddf 5a66 	vldr	s11, [pc, #408]	; 800cf38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cda0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cda4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cda8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cdac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cdb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdb4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cdb8:	e065      	b.n	800ce86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cdba:	697b      	ldr	r3, [r7, #20]
 800cdbc:	ee07 3a90 	vmov	s15, r3
 800cdc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdc4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800cf40 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800cdc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cdcc:	4b58      	ldr	r3, [pc, #352]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cdce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cdd4:	ee07 3a90 	vmov	s15, r3
 800cdd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cddc:	ed97 6a03 	vldr	s12, [r7, #12]
 800cde0:	eddf 5a55 	vldr	s11, [pc, #340]	; 800cf38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cde4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cde8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cdec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cdf0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cdf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdf8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cdfc:	e043      	b.n	800ce86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cdfe:	697b      	ldr	r3, [r7, #20]
 800ce00:	ee07 3a90 	vmov	s15, r3
 800ce04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce08:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800cf44 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ce0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce10:	4b47      	ldr	r3, [pc, #284]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce18:	ee07 3a90 	vmov	s15, r3
 800ce1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce20:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce24:	eddf 5a44 	vldr	s11, [pc, #272]	; 800cf38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ce28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce30:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ce34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce3c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ce40:	e021      	b.n	800ce86 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ce42:	697b      	ldr	r3, [r7, #20]
 800ce44:	ee07 3a90 	vmov	s15, r3
 800ce48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce4c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800cf3c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ce50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce54:	4b36      	ldr	r3, [pc, #216]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce5c:	ee07 3a90 	vmov	s15, r3
 800ce60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce64:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce68:	eddf 5a33 	vldr	s11, [pc, #204]	; 800cf38 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ce6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ce78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce80:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ce84:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ce86:	4b2a      	ldr	r3, [pc, #168]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ce88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce8a:	0a5b      	lsrs	r3, r3, #9
 800ce8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce90:	ee07 3a90 	vmov	s15, r3
 800ce94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce98:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ce9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cea0:	edd7 6a07 	vldr	s13, [r7, #28]
 800cea4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cea8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ceac:	ee17 2a90 	vmov	r2, s15
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ceb4:	4b1e      	ldr	r3, [pc, #120]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ceb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ceb8:	0c1b      	lsrs	r3, r3, #16
 800ceba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cebe:	ee07 3a90 	vmov	s15, r3
 800cec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cec6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ceca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cece:	edd7 6a07 	vldr	s13, [r7, #28]
 800ced2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ced6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ceda:	ee17 2a90 	vmov	r2, s15
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800cee2:	4b13      	ldr	r3, [pc, #76]	; (800cf30 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cee6:	0e1b      	lsrs	r3, r3, #24
 800cee8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ceec:	ee07 3a90 	vmov	s15, r3
 800cef0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cef4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cef8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cefc:	edd7 6a07 	vldr	s13, [r7, #28]
 800cf00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cf04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cf08:	ee17 2a90 	vmov	r2, s15
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800cf10:	e008      	b.n	800cf24 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	2200      	movs	r2, #0
 800cf16:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	2200      	movs	r2, #0
 800cf22:	609a      	str	r2, [r3, #8]
}
 800cf24:	bf00      	nop
 800cf26:	3724      	adds	r7, #36	; 0x24
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2e:	4770      	bx	lr
 800cf30:	58024400 	.word	0x58024400
 800cf34:	03d09000 	.word	0x03d09000
 800cf38:	46000000 	.word	0x46000000
 800cf3c:	4c742400 	.word	0x4c742400
 800cf40:	4a742400 	.word	0x4a742400
 800cf44:	4afe3620 	.word	0x4afe3620

0800cf48 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b084      	sub	sp, #16
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800cf50:	4b26      	ldr	r3, [pc, #152]	; (800cfec <HAL_RCCEx_CRSConfig+0xa4>)
 800cf52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cf56:	4a25      	ldr	r2, [pc, #148]	; (800cfec <HAL_RCCEx_CRSConfig+0xa4>)
 800cf58:	f043 0302 	orr.w	r3, r3, #2
 800cf5c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  __HAL_RCC_CRS_RELEASE_RESET();
 800cf60:	4b22      	ldr	r3, [pc, #136]	; (800cfec <HAL_RCCEx_CRSConfig+0xa4>)
 800cf62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cf66:	4a21      	ldr	r2, [pc, #132]	; (800cfec <HAL_RCCEx_CRSConfig+0xa4>)
 800cf68:	f023 0302 	bic.w	r3, r3, #2
 800cf6c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 800cf70:	f7f6 fed2 	bl	8003d18 <HAL_GetREVID>
 800cf74:	4603      	mov	r3, r0
 800cf76:	f241 0203 	movw	r2, #4099	; 0x1003
 800cf7a:	4293      	cmp	r3, r2
 800cf7c:	d80b      	bhi.n	800cf96 <HAL_RCCEx_CRSConfig+0x4e>
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	685b      	ldr	r3, [r3, #4]
 800cf82:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cf86:	d106      	bne.n	800cf96 <HAL_RCCEx_CRSConfig+0x4e>
  {
    /* Use Rev.Y value of USB2 */
    value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681a      	ldr	r2, [r3, #0]
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	689b      	ldr	r3, [r3, #8]
 800cf90:	4313      	orrs	r3, r2
 800cf92:	60fb      	str	r3, [r7, #12]
 800cf94:	e008      	b.n	800cfa8 <HAL_RCCEx_CRSConfig+0x60>
  }
  else
  {
    value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	681a      	ldr	r2, [r3, #0]
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	685b      	ldr	r3, [r3, #4]
 800cf9e:	431a      	orrs	r2, r3
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	689b      	ldr	r3, [r3, #8]
 800cfa4:	4313      	orrs	r3, r2
 800cfa6:	60fb      	str	r3, [r7, #12]
  }
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	68db      	ldr	r3, [r3, #12]
 800cfac:	68fa      	ldr	r2, [r7, #12]
 800cfae:	4313      	orrs	r3, r2
 800cfb0:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	691b      	ldr	r3, [r3, #16]
 800cfb6:	041b      	lsls	r3, r3, #16
 800cfb8:	68fa      	ldr	r2, [r7, #12]
 800cfba:	4313      	orrs	r3, r2
 800cfbc:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800cfbe:	4a0c      	ldr	r2, [pc, #48]	; (800cff0 <HAL_RCCEx_CRSConfig+0xa8>)
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800cfc4:	4b0a      	ldr	r3, [pc, #40]	; (800cff0 <HAL_RCCEx_CRSConfig+0xa8>)
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	695b      	ldr	r3, [r3, #20]
 800cfd0:	021b      	lsls	r3, r3, #8
 800cfd2:	4907      	ldr	r1, [pc, #28]	; (800cff0 <HAL_RCCEx_CRSConfig+0xa8>)
 800cfd4:	4313      	orrs	r3, r2
 800cfd6:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800cfd8:	4b05      	ldr	r3, [pc, #20]	; (800cff0 <HAL_RCCEx_CRSConfig+0xa8>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4a04      	ldr	r2, [pc, #16]	; (800cff0 <HAL_RCCEx_CRSConfig+0xa8>)
 800cfde:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800cfe2:	6013      	str	r3, [r2, #0]
}
 800cfe4:	bf00      	nop
 800cfe6:	3710      	adds	r7, #16
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}
 800cfec:	58024400 	.word	0x58024400
 800cff0:	40008400 	.word	0x40008400

0800cff4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	b084      	sub	sp, #16
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
 800cffc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cffe:	2300      	movs	r3, #0
 800d000:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d002:	4b53      	ldr	r3, [pc, #332]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d006:	f003 0303 	and.w	r3, r3, #3
 800d00a:	2b03      	cmp	r3, #3
 800d00c:	d101      	bne.n	800d012 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d00e:	2301      	movs	r3, #1
 800d010:	e099      	b.n	800d146 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d012:	4b4f      	ldr	r3, [pc, #316]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	4a4e      	ldr	r2, [pc, #312]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d018:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d01c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d01e:	f7f6 fe4b 	bl	8003cb8 <HAL_GetTick>
 800d022:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d024:	e008      	b.n	800d038 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d026:	f7f6 fe47 	bl	8003cb8 <HAL_GetTick>
 800d02a:	4602      	mov	r2, r0
 800d02c:	68bb      	ldr	r3, [r7, #8]
 800d02e:	1ad3      	subs	r3, r2, r3
 800d030:	2b02      	cmp	r3, #2
 800d032:	d901      	bls.n	800d038 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d034:	2303      	movs	r3, #3
 800d036:	e086      	b.n	800d146 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d038:	4b45      	ldr	r3, [pc, #276]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d040:	2b00      	cmp	r3, #0
 800d042:	d1f0      	bne.n	800d026 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d044:	4b42      	ldr	r3, [pc, #264]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d048:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	031b      	lsls	r3, r3, #12
 800d052:	493f      	ldr	r1, [pc, #252]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d054:	4313      	orrs	r3, r2
 800d056:	628b      	str	r3, [r1, #40]	; 0x28
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	685b      	ldr	r3, [r3, #4]
 800d05c:	3b01      	subs	r3, #1
 800d05e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	689b      	ldr	r3, [r3, #8]
 800d066:	3b01      	subs	r3, #1
 800d068:	025b      	lsls	r3, r3, #9
 800d06a:	b29b      	uxth	r3, r3
 800d06c:	431a      	orrs	r2, r3
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	68db      	ldr	r3, [r3, #12]
 800d072:	3b01      	subs	r3, #1
 800d074:	041b      	lsls	r3, r3, #16
 800d076:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d07a:	431a      	orrs	r2, r3
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	691b      	ldr	r3, [r3, #16]
 800d080:	3b01      	subs	r3, #1
 800d082:	061b      	lsls	r3, r3, #24
 800d084:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d088:	4931      	ldr	r1, [pc, #196]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d08a:	4313      	orrs	r3, r2
 800d08c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d08e:	4b30      	ldr	r3, [pc, #192]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d092:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	695b      	ldr	r3, [r3, #20]
 800d09a:	492d      	ldr	r1, [pc, #180]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d09c:	4313      	orrs	r3, r2
 800d09e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d0a0:	4b2b      	ldr	r3, [pc, #172]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0a4:	f023 0220 	bic.w	r2, r3, #32
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	699b      	ldr	r3, [r3, #24]
 800d0ac:	4928      	ldr	r1, [pc, #160]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0ae:	4313      	orrs	r3, r2
 800d0b0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d0b2:	4b27      	ldr	r3, [pc, #156]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0b6:	4a26      	ldr	r2, [pc, #152]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0b8:	f023 0310 	bic.w	r3, r3, #16
 800d0bc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d0be:	4b24      	ldr	r3, [pc, #144]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d0c2:	4b24      	ldr	r3, [pc, #144]	; (800d154 <RCCEx_PLL2_Config+0x160>)
 800d0c4:	4013      	ands	r3, r2
 800d0c6:	687a      	ldr	r2, [r7, #4]
 800d0c8:	69d2      	ldr	r2, [r2, #28]
 800d0ca:	00d2      	lsls	r2, r2, #3
 800d0cc:	4920      	ldr	r1, [pc, #128]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0ce:	4313      	orrs	r3, r2
 800d0d0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d0d2:	4b1f      	ldr	r3, [pc, #124]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0d6:	4a1e      	ldr	r2, [pc, #120]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0d8:	f043 0310 	orr.w	r3, r3, #16
 800d0dc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d106      	bne.n	800d0f2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d0e4:	4b1a      	ldr	r3, [pc, #104]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0e8:	4a19      	ldr	r2, [pc, #100]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d0ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d0f0:	e00f      	b.n	800d112 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d0f2:	683b      	ldr	r3, [r7, #0]
 800d0f4:	2b01      	cmp	r3, #1
 800d0f6:	d106      	bne.n	800d106 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d0f8:	4b15      	ldr	r3, [pc, #84]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0fc:	4a14      	ldr	r2, [pc, #80]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d0fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d102:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d104:	e005      	b.n	800d112 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d106:	4b12      	ldr	r3, [pc, #72]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d10a:	4a11      	ldr	r2, [pc, #68]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d10c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d110:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d112:	4b0f      	ldr	r3, [pc, #60]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	4a0e      	ldr	r2, [pc, #56]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d118:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d11c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d11e:	f7f6 fdcb 	bl	8003cb8 <HAL_GetTick>
 800d122:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d124:	e008      	b.n	800d138 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d126:	f7f6 fdc7 	bl	8003cb8 <HAL_GetTick>
 800d12a:	4602      	mov	r2, r0
 800d12c:	68bb      	ldr	r3, [r7, #8]
 800d12e:	1ad3      	subs	r3, r2, r3
 800d130:	2b02      	cmp	r3, #2
 800d132:	d901      	bls.n	800d138 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d134:	2303      	movs	r3, #3
 800d136:	e006      	b.n	800d146 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d138:	4b05      	ldr	r3, [pc, #20]	; (800d150 <RCCEx_PLL2_Config+0x15c>)
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d140:	2b00      	cmp	r3, #0
 800d142:	d0f0      	beq.n	800d126 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d144:	7bfb      	ldrb	r3, [r7, #15]
}
 800d146:	4618      	mov	r0, r3
 800d148:	3710      	adds	r7, #16
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bd80      	pop	{r7, pc}
 800d14e:	bf00      	nop
 800d150:	58024400 	.word	0x58024400
 800d154:	ffff0007 	.word	0xffff0007

0800d158 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d158:	b580      	push	{r7, lr}
 800d15a:	b084      	sub	sp, #16
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	6078      	str	r0, [r7, #4]
 800d160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d162:	2300      	movs	r3, #0
 800d164:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d166:	4b53      	ldr	r3, [pc, #332]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d16a:	f003 0303 	and.w	r3, r3, #3
 800d16e:	2b03      	cmp	r3, #3
 800d170:	d101      	bne.n	800d176 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d172:	2301      	movs	r3, #1
 800d174:	e099      	b.n	800d2aa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d176:	4b4f      	ldr	r3, [pc, #316]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	4a4e      	ldr	r2, [pc, #312]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d17c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d180:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d182:	f7f6 fd99 	bl	8003cb8 <HAL_GetTick>
 800d186:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d188:	e008      	b.n	800d19c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d18a:	f7f6 fd95 	bl	8003cb8 <HAL_GetTick>
 800d18e:	4602      	mov	r2, r0
 800d190:	68bb      	ldr	r3, [r7, #8]
 800d192:	1ad3      	subs	r3, r2, r3
 800d194:	2b02      	cmp	r3, #2
 800d196:	d901      	bls.n	800d19c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d198:	2303      	movs	r3, #3
 800d19a:	e086      	b.n	800d2aa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d19c:	4b45      	ldr	r3, [pc, #276]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d1f0      	bne.n	800d18a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d1a8:	4b42      	ldr	r3, [pc, #264]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d1aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1ac:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	051b      	lsls	r3, r3, #20
 800d1b6:	493f      	ldr	r1, [pc, #252]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d1b8:	4313      	orrs	r3, r2
 800d1ba:	628b      	str	r3, [r1, #40]	; 0x28
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	685b      	ldr	r3, [r3, #4]
 800d1c0:	3b01      	subs	r3, #1
 800d1c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	689b      	ldr	r3, [r3, #8]
 800d1ca:	3b01      	subs	r3, #1
 800d1cc:	025b      	lsls	r3, r3, #9
 800d1ce:	b29b      	uxth	r3, r3
 800d1d0:	431a      	orrs	r2, r3
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	68db      	ldr	r3, [r3, #12]
 800d1d6:	3b01      	subs	r3, #1
 800d1d8:	041b      	lsls	r3, r3, #16
 800d1da:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d1de:	431a      	orrs	r2, r3
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	691b      	ldr	r3, [r3, #16]
 800d1e4:	3b01      	subs	r3, #1
 800d1e6:	061b      	lsls	r3, r3, #24
 800d1e8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d1ec:	4931      	ldr	r1, [pc, #196]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d1ee:	4313      	orrs	r3, r2
 800d1f0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d1f2:	4b30      	ldr	r3, [pc, #192]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d1f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1f6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	695b      	ldr	r3, [r3, #20]
 800d1fe:	492d      	ldr	r1, [pc, #180]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d200:	4313      	orrs	r3, r2
 800d202:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d204:	4b2b      	ldr	r3, [pc, #172]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d208:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	699b      	ldr	r3, [r3, #24]
 800d210:	4928      	ldr	r1, [pc, #160]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d212:	4313      	orrs	r3, r2
 800d214:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d216:	4b27      	ldr	r3, [pc, #156]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d21a:	4a26      	ldr	r2, [pc, #152]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d21c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d220:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d222:	4b24      	ldr	r3, [pc, #144]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d224:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d226:	4b24      	ldr	r3, [pc, #144]	; (800d2b8 <RCCEx_PLL3_Config+0x160>)
 800d228:	4013      	ands	r3, r2
 800d22a:	687a      	ldr	r2, [r7, #4]
 800d22c:	69d2      	ldr	r2, [r2, #28]
 800d22e:	00d2      	lsls	r2, r2, #3
 800d230:	4920      	ldr	r1, [pc, #128]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d232:	4313      	orrs	r3, r2
 800d234:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d236:	4b1f      	ldr	r3, [pc, #124]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d23a:	4a1e      	ldr	r2, [pc, #120]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d23c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d240:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d242:	683b      	ldr	r3, [r7, #0]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d106      	bne.n	800d256 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d248:	4b1a      	ldr	r3, [pc, #104]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d24a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d24c:	4a19      	ldr	r2, [pc, #100]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d24e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d252:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d254:	e00f      	b.n	800d276 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	2b01      	cmp	r3, #1
 800d25a:	d106      	bne.n	800d26a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d25c:	4b15      	ldr	r3, [pc, #84]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d25e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d260:	4a14      	ldr	r2, [pc, #80]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d262:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d266:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d268:	e005      	b.n	800d276 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d26a:	4b12      	ldr	r3, [pc, #72]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d26c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d26e:	4a11      	ldr	r2, [pc, #68]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d270:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d274:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d276:	4b0f      	ldr	r3, [pc, #60]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	4a0e      	ldr	r2, [pc, #56]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d27c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d280:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d282:	f7f6 fd19 	bl	8003cb8 <HAL_GetTick>
 800d286:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d288:	e008      	b.n	800d29c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d28a:	f7f6 fd15 	bl	8003cb8 <HAL_GetTick>
 800d28e:	4602      	mov	r2, r0
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	1ad3      	subs	r3, r2, r3
 800d294:	2b02      	cmp	r3, #2
 800d296:	d901      	bls.n	800d29c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d298:	2303      	movs	r3, #3
 800d29a:	e006      	b.n	800d2aa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d29c:	4b05      	ldr	r3, [pc, #20]	; (800d2b4 <RCCEx_PLL3_Config+0x15c>)
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d0f0      	beq.n	800d28a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d2a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	3710      	adds	r7, #16
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bd80      	pop	{r7, pc}
 800d2b2:	bf00      	nop
 800d2b4:	58024400 	.word	0x58024400
 800d2b8:	ffff0007 	.word	0xffff0007

0800d2bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b082      	sub	sp, #8
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d101      	bne.n	800d2ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	e049      	b.n	800d362 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d2d4:	b2db      	uxtb	r3, r3
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d106      	bne.n	800d2e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	2200      	movs	r2, #0
 800d2de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	f7f5 ff8c 	bl	8003200 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	2202      	movs	r2, #2
 800d2ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681a      	ldr	r2, [r3, #0]
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	3304      	adds	r3, #4
 800d2f8:	4619      	mov	r1, r3
 800d2fa:	4610      	mov	r0, r2
 800d2fc:	f000 f92e 	bl	800d55c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2201      	movs	r2, #1
 800d304:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2201      	movs	r2, #1
 800d30c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2201      	movs	r2, #1
 800d314:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	2201      	movs	r2, #1
 800d31c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2201      	movs	r2, #1
 800d324:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	2201      	movs	r2, #1
 800d32c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	2201      	movs	r2, #1
 800d334:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	2201      	movs	r2, #1
 800d33c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	2201      	movs	r2, #1
 800d344:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	2201      	movs	r2, #1
 800d34c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	2201      	movs	r2, #1
 800d354:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	2201      	movs	r2, #1
 800d35c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d360:	2300      	movs	r3, #0
}
 800d362:	4618      	mov	r0, r3
 800d364:	3708      	adds	r7, #8
 800d366:	46bd      	mov	sp, r7
 800d368:	bd80      	pop	{r7, pc}
	...

0800d36c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	b084      	sub	sp, #16
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
 800d374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800d376:	2300      	movs	r3, #0
 800d378:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d380:	2b01      	cmp	r3, #1
 800d382:	d101      	bne.n	800d388 <HAL_TIM_ConfigClockSource+0x1c>
 800d384:	2302      	movs	r3, #2
 800d386:	e0dc      	b.n	800d542 <HAL_TIM_ConfigClockSource+0x1d6>
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2201      	movs	r2, #1
 800d38c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	2202      	movs	r2, #2
 800d394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	689b      	ldr	r3, [r3, #8]
 800d39e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d3a0:	68ba      	ldr	r2, [r7, #8]
 800d3a2:	4b6a      	ldr	r3, [pc, #424]	; (800d54c <HAL_TIM_ConfigClockSource+0x1e0>)
 800d3a4:	4013      	ands	r3, r2
 800d3a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d3a8:	68bb      	ldr	r3, [r7, #8]
 800d3aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d3ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	68ba      	ldr	r2, [r7, #8]
 800d3b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d3b8:	683b      	ldr	r3, [r7, #0]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	4a64      	ldr	r2, [pc, #400]	; (800d550 <HAL_TIM_ConfigClockSource+0x1e4>)
 800d3be:	4293      	cmp	r3, r2
 800d3c0:	f000 80a9 	beq.w	800d516 <HAL_TIM_ConfigClockSource+0x1aa>
 800d3c4:	4a62      	ldr	r2, [pc, #392]	; (800d550 <HAL_TIM_ConfigClockSource+0x1e4>)
 800d3c6:	4293      	cmp	r3, r2
 800d3c8:	f200 80ae 	bhi.w	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d3cc:	4a61      	ldr	r2, [pc, #388]	; (800d554 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d3ce:	4293      	cmp	r3, r2
 800d3d0:	f000 80a1 	beq.w	800d516 <HAL_TIM_ConfigClockSource+0x1aa>
 800d3d4:	4a5f      	ldr	r2, [pc, #380]	; (800d554 <HAL_TIM_ConfigClockSource+0x1e8>)
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	f200 80a6 	bhi.w	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d3dc:	4a5e      	ldr	r2, [pc, #376]	; (800d558 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d3de:	4293      	cmp	r3, r2
 800d3e0:	f000 8099 	beq.w	800d516 <HAL_TIM_ConfigClockSource+0x1aa>
 800d3e4:	4a5c      	ldr	r2, [pc, #368]	; (800d558 <HAL_TIM_ConfigClockSource+0x1ec>)
 800d3e6:	4293      	cmp	r3, r2
 800d3e8:	f200 809e 	bhi.w	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d3ec:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d3f0:	f000 8091 	beq.w	800d516 <HAL_TIM_ConfigClockSource+0x1aa>
 800d3f4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d3f8:	f200 8096 	bhi.w	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d3fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d400:	f000 8089 	beq.w	800d516 <HAL_TIM_ConfigClockSource+0x1aa>
 800d404:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d408:	f200 808e 	bhi.w	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d40c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d410:	d03e      	beq.n	800d490 <HAL_TIM_ConfigClockSource+0x124>
 800d412:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d416:	f200 8087 	bhi.w	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d41a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d41e:	f000 8086 	beq.w	800d52e <HAL_TIM_ConfigClockSource+0x1c2>
 800d422:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d426:	d87f      	bhi.n	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d428:	2b70      	cmp	r3, #112	; 0x70
 800d42a:	d01a      	beq.n	800d462 <HAL_TIM_ConfigClockSource+0xf6>
 800d42c:	2b70      	cmp	r3, #112	; 0x70
 800d42e:	d87b      	bhi.n	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d430:	2b60      	cmp	r3, #96	; 0x60
 800d432:	d050      	beq.n	800d4d6 <HAL_TIM_ConfigClockSource+0x16a>
 800d434:	2b60      	cmp	r3, #96	; 0x60
 800d436:	d877      	bhi.n	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d438:	2b50      	cmp	r3, #80	; 0x50
 800d43a:	d03c      	beq.n	800d4b6 <HAL_TIM_ConfigClockSource+0x14a>
 800d43c:	2b50      	cmp	r3, #80	; 0x50
 800d43e:	d873      	bhi.n	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d440:	2b40      	cmp	r3, #64	; 0x40
 800d442:	d058      	beq.n	800d4f6 <HAL_TIM_ConfigClockSource+0x18a>
 800d444:	2b40      	cmp	r3, #64	; 0x40
 800d446:	d86f      	bhi.n	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d448:	2b30      	cmp	r3, #48	; 0x30
 800d44a:	d064      	beq.n	800d516 <HAL_TIM_ConfigClockSource+0x1aa>
 800d44c:	2b30      	cmp	r3, #48	; 0x30
 800d44e:	d86b      	bhi.n	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d450:	2b20      	cmp	r3, #32
 800d452:	d060      	beq.n	800d516 <HAL_TIM_ConfigClockSource+0x1aa>
 800d454:	2b20      	cmp	r3, #32
 800d456:	d867      	bhi.n	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d05c      	beq.n	800d516 <HAL_TIM_ConfigClockSource+0x1aa>
 800d45c:	2b10      	cmp	r3, #16
 800d45e:	d05a      	beq.n	800d516 <HAL_TIM_ConfigClockSource+0x1aa>
 800d460:	e062      	b.n	800d528 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d46a:	683b      	ldr	r3, [r7, #0]
 800d46c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d46e:	683b      	ldr	r3, [r7, #0]
 800d470:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d472:	f000 f98b 	bl	800d78c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	681b      	ldr	r3, [r3, #0]
 800d47a:	689b      	ldr	r3, [r3, #8]
 800d47c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d47e:	68bb      	ldr	r3, [r7, #8]
 800d480:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d484:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	68ba      	ldr	r2, [r7, #8]
 800d48c:	609a      	str	r2, [r3, #8]
      break;
 800d48e:	e04f      	b.n	800d530 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800d498:	683b      	ldr	r3, [r7, #0]
 800d49a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800d4a0:	f000 f974 	bl	800d78c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	689a      	ldr	r2, [r3, #8]
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d4b2:	609a      	str	r2, [r3, #8]
      break;
 800d4b4:	e03c      	b.n	800d530 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d4ba:	683b      	ldr	r3, [r7, #0]
 800d4bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d4c2:	461a      	mov	r2, r3
 800d4c4:	f000 f8e4 	bl	800d690 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	2150      	movs	r1, #80	; 0x50
 800d4ce:	4618      	mov	r0, r3
 800d4d0:	f000 f93e 	bl	800d750 <TIM_ITRx_SetConfig>
      break;
 800d4d4:	e02c      	b.n	800d530 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d4da:	683b      	ldr	r3, [r7, #0]
 800d4dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d4e2:	461a      	mov	r2, r3
 800d4e4:	f000 f903 	bl	800d6ee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	2160      	movs	r1, #96	; 0x60
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	f000 f92e 	bl	800d750 <TIM_ITRx_SetConfig>
      break;
 800d4f4:	e01c      	b.n	800d530 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d502:	461a      	mov	r2, r3
 800d504:	f000 f8c4 	bl	800d690 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	2140      	movs	r1, #64	; 0x40
 800d50e:	4618      	mov	r0, r3
 800d510:	f000 f91e 	bl	800d750 <TIM_ITRx_SetConfig>
      break;
 800d514:	e00c      	b.n	800d530 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681a      	ldr	r2, [r3, #0]
 800d51a:	683b      	ldr	r3, [r7, #0]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	4619      	mov	r1, r3
 800d520:	4610      	mov	r0, r2
 800d522:	f000 f915 	bl	800d750 <TIM_ITRx_SetConfig>
      break;
 800d526:	e003      	b.n	800d530 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800d528:	2301      	movs	r3, #1
 800d52a:	73fb      	strb	r3, [r7, #15]
      break;
 800d52c:	e000      	b.n	800d530 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800d52e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	2201      	movs	r2, #1
 800d534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	2200      	movs	r2, #0
 800d53c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800d540:	7bfb      	ldrb	r3, [r7, #15]
}
 800d542:	4618      	mov	r0, r3
 800d544:	3710      	adds	r7, #16
 800d546:	46bd      	mov	sp, r7
 800d548:	bd80      	pop	{r7, pc}
 800d54a:	bf00      	nop
 800d54c:	ffceff88 	.word	0xffceff88
 800d550:	00100040 	.word	0x00100040
 800d554:	00100030 	.word	0x00100030
 800d558:	00100020 	.word	0x00100020

0800d55c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d55c:	b480      	push	{r7}
 800d55e:	b085      	sub	sp, #20
 800d560:	af00      	add	r7, sp, #0
 800d562:	6078      	str	r0, [r7, #4]
 800d564:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	4a40      	ldr	r2, [pc, #256]	; (800d670 <TIM_Base_SetConfig+0x114>)
 800d570:	4293      	cmp	r3, r2
 800d572:	d013      	beq.n	800d59c <TIM_Base_SetConfig+0x40>
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d57a:	d00f      	beq.n	800d59c <TIM_Base_SetConfig+0x40>
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	4a3d      	ldr	r2, [pc, #244]	; (800d674 <TIM_Base_SetConfig+0x118>)
 800d580:	4293      	cmp	r3, r2
 800d582:	d00b      	beq.n	800d59c <TIM_Base_SetConfig+0x40>
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	4a3c      	ldr	r2, [pc, #240]	; (800d678 <TIM_Base_SetConfig+0x11c>)
 800d588:	4293      	cmp	r3, r2
 800d58a:	d007      	beq.n	800d59c <TIM_Base_SetConfig+0x40>
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	4a3b      	ldr	r2, [pc, #236]	; (800d67c <TIM_Base_SetConfig+0x120>)
 800d590:	4293      	cmp	r3, r2
 800d592:	d003      	beq.n	800d59c <TIM_Base_SetConfig+0x40>
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	4a3a      	ldr	r2, [pc, #232]	; (800d680 <TIM_Base_SetConfig+0x124>)
 800d598:	4293      	cmp	r3, r2
 800d59a:	d108      	bne.n	800d5ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d5a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	685b      	ldr	r3, [r3, #4]
 800d5a8:	68fa      	ldr	r2, [r7, #12]
 800d5aa:	4313      	orrs	r3, r2
 800d5ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	4a2f      	ldr	r2, [pc, #188]	; (800d670 <TIM_Base_SetConfig+0x114>)
 800d5b2:	4293      	cmp	r3, r2
 800d5b4:	d01f      	beq.n	800d5f6 <TIM_Base_SetConfig+0x9a>
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d5bc:	d01b      	beq.n	800d5f6 <TIM_Base_SetConfig+0x9a>
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	4a2c      	ldr	r2, [pc, #176]	; (800d674 <TIM_Base_SetConfig+0x118>)
 800d5c2:	4293      	cmp	r3, r2
 800d5c4:	d017      	beq.n	800d5f6 <TIM_Base_SetConfig+0x9a>
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	4a2b      	ldr	r2, [pc, #172]	; (800d678 <TIM_Base_SetConfig+0x11c>)
 800d5ca:	4293      	cmp	r3, r2
 800d5cc:	d013      	beq.n	800d5f6 <TIM_Base_SetConfig+0x9a>
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	4a2a      	ldr	r2, [pc, #168]	; (800d67c <TIM_Base_SetConfig+0x120>)
 800d5d2:	4293      	cmp	r3, r2
 800d5d4:	d00f      	beq.n	800d5f6 <TIM_Base_SetConfig+0x9a>
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	4a29      	ldr	r2, [pc, #164]	; (800d680 <TIM_Base_SetConfig+0x124>)
 800d5da:	4293      	cmp	r3, r2
 800d5dc:	d00b      	beq.n	800d5f6 <TIM_Base_SetConfig+0x9a>
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	4a28      	ldr	r2, [pc, #160]	; (800d684 <TIM_Base_SetConfig+0x128>)
 800d5e2:	4293      	cmp	r3, r2
 800d5e4:	d007      	beq.n	800d5f6 <TIM_Base_SetConfig+0x9a>
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	4a27      	ldr	r2, [pc, #156]	; (800d688 <TIM_Base_SetConfig+0x12c>)
 800d5ea:	4293      	cmp	r3, r2
 800d5ec:	d003      	beq.n	800d5f6 <TIM_Base_SetConfig+0x9a>
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	4a26      	ldr	r2, [pc, #152]	; (800d68c <TIM_Base_SetConfig+0x130>)
 800d5f2:	4293      	cmp	r3, r2
 800d5f4:	d108      	bne.n	800d608 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d5f6:	68fb      	ldr	r3, [r7, #12]
 800d5f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d5fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	68db      	ldr	r3, [r3, #12]
 800d602:	68fa      	ldr	r2, [r7, #12]
 800d604:	4313      	orrs	r3, r2
 800d606:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	695b      	ldr	r3, [r3, #20]
 800d612:	4313      	orrs	r3, r2
 800d614:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	68fa      	ldr	r2, [r7, #12]
 800d61a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d61c:	683b      	ldr	r3, [r7, #0]
 800d61e:	689a      	ldr	r2, [r3, #8]
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d624:	683b      	ldr	r3, [r7, #0]
 800d626:	681a      	ldr	r2, [r3, #0]
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	4a10      	ldr	r2, [pc, #64]	; (800d670 <TIM_Base_SetConfig+0x114>)
 800d630:	4293      	cmp	r3, r2
 800d632:	d00f      	beq.n	800d654 <TIM_Base_SetConfig+0xf8>
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	4a12      	ldr	r2, [pc, #72]	; (800d680 <TIM_Base_SetConfig+0x124>)
 800d638:	4293      	cmp	r3, r2
 800d63a:	d00b      	beq.n	800d654 <TIM_Base_SetConfig+0xf8>
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	4a11      	ldr	r2, [pc, #68]	; (800d684 <TIM_Base_SetConfig+0x128>)
 800d640:	4293      	cmp	r3, r2
 800d642:	d007      	beq.n	800d654 <TIM_Base_SetConfig+0xf8>
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	4a10      	ldr	r2, [pc, #64]	; (800d688 <TIM_Base_SetConfig+0x12c>)
 800d648:	4293      	cmp	r3, r2
 800d64a:	d003      	beq.n	800d654 <TIM_Base_SetConfig+0xf8>
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	4a0f      	ldr	r2, [pc, #60]	; (800d68c <TIM_Base_SetConfig+0x130>)
 800d650:	4293      	cmp	r3, r2
 800d652:	d103      	bne.n	800d65c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d654:	683b      	ldr	r3, [r7, #0]
 800d656:	691a      	ldr	r2, [r3, #16]
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	2201      	movs	r2, #1
 800d660:	615a      	str	r2, [r3, #20]
}
 800d662:	bf00      	nop
 800d664:	3714      	adds	r7, #20
 800d666:	46bd      	mov	sp, r7
 800d668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d66c:	4770      	bx	lr
 800d66e:	bf00      	nop
 800d670:	40010000 	.word	0x40010000
 800d674:	40000400 	.word	0x40000400
 800d678:	40000800 	.word	0x40000800
 800d67c:	40000c00 	.word	0x40000c00
 800d680:	40010400 	.word	0x40010400
 800d684:	40014000 	.word	0x40014000
 800d688:	40014400 	.word	0x40014400
 800d68c:	40014800 	.word	0x40014800

0800d690 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d690:	b480      	push	{r7}
 800d692:	b087      	sub	sp, #28
 800d694:	af00      	add	r7, sp, #0
 800d696:	60f8      	str	r0, [r7, #12]
 800d698:	60b9      	str	r1, [r7, #8]
 800d69a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	6a1b      	ldr	r3, [r3, #32]
 800d6a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	6a1b      	ldr	r3, [r3, #32]
 800d6a6:	f023 0201 	bic.w	r2, r3, #1
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	699b      	ldr	r3, [r3, #24]
 800d6b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d6b4:	693b      	ldr	r3, [r7, #16]
 800d6b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d6ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	011b      	lsls	r3, r3, #4
 800d6c0:	693a      	ldr	r2, [r7, #16]
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d6c6:	697b      	ldr	r3, [r7, #20]
 800d6c8:	f023 030a 	bic.w	r3, r3, #10
 800d6cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d6ce:	697a      	ldr	r2, [r7, #20]
 800d6d0:	68bb      	ldr	r3, [r7, #8]
 800d6d2:	4313      	orrs	r3, r2
 800d6d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	693a      	ldr	r2, [r7, #16]
 800d6da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	697a      	ldr	r2, [r7, #20]
 800d6e0:	621a      	str	r2, [r3, #32]
}
 800d6e2:	bf00      	nop
 800d6e4:	371c      	adds	r7, #28
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ec:	4770      	bx	lr

0800d6ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d6ee:	b480      	push	{r7}
 800d6f0:	b087      	sub	sp, #28
 800d6f2:	af00      	add	r7, sp, #0
 800d6f4:	60f8      	str	r0, [r7, #12]
 800d6f6:	60b9      	str	r1, [r7, #8]
 800d6f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	6a1b      	ldr	r3, [r3, #32]
 800d6fe:	f023 0210 	bic.w	r2, r3, #16
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	699b      	ldr	r3, [r3, #24]
 800d70a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	6a1b      	ldr	r3, [r3, #32]
 800d710:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d712:	697b      	ldr	r3, [r7, #20]
 800d714:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d718:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	031b      	lsls	r3, r3, #12
 800d71e:	697a      	ldr	r2, [r7, #20]
 800d720:	4313      	orrs	r3, r2
 800d722:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d724:	693b      	ldr	r3, [r7, #16]
 800d726:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d72a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d72c:	68bb      	ldr	r3, [r7, #8]
 800d72e:	011b      	lsls	r3, r3, #4
 800d730:	693a      	ldr	r2, [r7, #16]
 800d732:	4313      	orrs	r3, r2
 800d734:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	697a      	ldr	r2, [r7, #20]
 800d73a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	693a      	ldr	r2, [r7, #16]
 800d740:	621a      	str	r2, [r3, #32]
}
 800d742:	bf00      	nop
 800d744:	371c      	adds	r7, #28
 800d746:	46bd      	mov	sp, r7
 800d748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74c:	4770      	bx	lr
	...

0800d750 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d750:	b480      	push	{r7}
 800d752:	b085      	sub	sp, #20
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
 800d758:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	689b      	ldr	r3, [r3, #8]
 800d75e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d760:	68fa      	ldr	r2, [r7, #12]
 800d762:	4b09      	ldr	r3, [pc, #36]	; (800d788 <TIM_ITRx_SetConfig+0x38>)
 800d764:	4013      	ands	r3, r2
 800d766:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d768:	683a      	ldr	r2, [r7, #0]
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	4313      	orrs	r3, r2
 800d76e:	f043 0307 	orr.w	r3, r3, #7
 800d772:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	68fa      	ldr	r2, [r7, #12]
 800d778:	609a      	str	r2, [r3, #8]
}
 800d77a:	bf00      	nop
 800d77c:	3714      	adds	r7, #20
 800d77e:	46bd      	mov	sp, r7
 800d780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d784:	4770      	bx	lr
 800d786:	bf00      	nop
 800d788:	ffcfff8f 	.word	0xffcfff8f

0800d78c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d78c:	b480      	push	{r7}
 800d78e:	b087      	sub	sp, #28
 800d790:	af00      	add	r7, sp, #0
 800d792:	60f8      	str	r0, [r7, #12]
 800d794:	60b9      	str	r1, [r7, #8]
 800d796:	607a      	str	r2, [r7, #4]
 800d798:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d79a:	68fb      	ldr	r3, [r7, #12]
 800d79c:	689b      	ldr	r3, [r3, #8]
 800d79e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d7a0:	697b      	ldr	r3, [r7, #20]
 800d7a2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d7a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	021a      	lsls	r2, r3, #8
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	431a      	orrs	r2, r3
 800d7b0:	68bb      	ldr	r3, [r7, #8]
 800d7b2:	4313      	orrs	r3, r2
 800d7b4:	697a      	ldr	r2, [r7, #20]
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	697a      	ldr	r2, [r7, #20]
 800d7be:	609a      	str	r2, [r3, #8]
}
 800d7c0:	bf00      	nop
 800d7c2:	371c      	adds	r7, #28
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ca:	4770      	bx	lr

0800d7cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d7cc:	b480      	push	{r7}
 800d7ce:	b085      	sub	sp, #20
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
 800d7d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7dc:	2b01      	cmp	r3, #1
 800d7de:	d101      	bne.n	800d7e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d7e0:	2302      	movs	r3, #2
 800d7e2:	e06d      	b.n	800d8c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	2201      	movs	r2, #1
 800d7e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	2202      	movs	r2, #2
 800d7f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	685b      	ldr	r3, [r3, #4]
 800d7fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	689b      	ldr	r3, [r3, #8]
 800d802:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	4a30      	ldr	r2, [pc, #192]	; (800d8cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d80a:	4293      	cmp	r3, r2
 800d80c:	d004      	beq.n	800d818 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	4a2f      	ldr	r2, [pc, #188]	; (800d8d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d814:	4293      	cmp	r3, r2
 800d816:	d108      	bne.n	800d82a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d81e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d820:	683b      	ldr	r3, [r7, #0]
 800d822:	685b      	ldr	r3, [r3, #4]
 800d824:	68fa      	ldr	r2, [r7, #12]
 800d826:	4313      	orrs	r3, r2
 800d828:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d830:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	68fa      	ldr	r2, [r7, #12]
 800d838:	4313      	orrs	r3, r2
 800d83a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	68fa      	ldr	r2, [r7, #12]
 800d842:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	4a20      	ldr	r2, [pc, #128]	; (800d8cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d84a:	4293      	cmp	r3, r2
 800d84c:	d022      	beq.n	800d894 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d856:	d01d      	beq.n	800d894 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	4a1d      	ldr	r2, [pc, #116]	; (800d8d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d85e:	4293      	cmp	r3, r2
 800d860:	d018      	beq.n	800d894 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	4a1c      	ldr	r2, [pc, #112]	; (800d8d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d868:	4293      	cmp	r3, r2
 800d86a:	d013      	beq.n	800d894 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	4a1a      	ldr	r2, [pc, #104]	; (800d8dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d872:	4293      	cmp	r3, r2
 800d874:	d00e      	beq.n	800d894 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	4a15      	ldr	r2, [pc, #84]	; (800d8d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d87c:	4293      	cmp	r3, r2
 800d87e:	d009      	beq.n	800d894 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	4a16      	ldr	r2, [pc, #88]	; (800d8e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d886:	4293      	cmp	r3, r2
 800d888:	d004      	beq.n	800d894 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	4a15      	ldr	r2, [pc, #84]	; (800d8e4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d890:	4293      	cmp	r3, r2
 800d892:	d10c      	bne.n	800d8ae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d894:	68bb      	ldr	r3, [r7, #8]
 800d896:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d89a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	689b      	ldr	r3, [r3, #8]
 800d8a0:	68ba      	ldr	r2, [r7, #8]
 800d8a2:	4313      	orrs	r3, r2
 800d8a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	681b      	ldr	r3, [r3, #0]
 800d8aa:	68ba      	ldr	r2, [r7, #8]
 800d8ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	2201      	movs	r2, #1
 800d8b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d8be:	2300      	movs	r3, #0
}
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	3714      	adds	r7, #20
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ca:	4770      	bx	lr
 800d8cc:	40010000 	.word	0x40010000
 800d8d0:	40010400 	.word	0x40010400
 800d8d4:	40000400 	.word	0x40000400
 800d8d8:	40000800 	.word	0x40000800
 800d8dc:	40000c00 	.word	0x40000c00
 800d8e0:	40001800 	.word	0x40001800
 800d8e4:	40014000 	.word	0x40014000

0800d8e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b082      	sub	sp, #8
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d101      	bne.n	800d8fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	e042      	b.n	800d980 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d900:	2b00      	cmp	r3, #0
 800d902:	d106      	bne.n	800d912 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2200      	movs	r2, #0
 800d908:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d90c:	6878      	ldr	r0, [r7, #4]
 800d90e:	f7f5 fcf3 	bl	80032f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	2224      	movs	r2, #36	; 0x24
 800d916:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	681a      	ldr	r2, [r3, #0]
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	f022 0201 	bic.w	r2, r2, #1
 800d928:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d92a:	6878      	ldr	r0, [r7, #4]
 800d92c:	f000 f8ba 	bl	800daa4 <UART_SetConfig>
 800d930:	4603      	mov	r3, r0
 800d932:	2b01      	cmp	r3, #1
 800d934:	d101      	bne.n	800d93a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800d936:	2301      	movs	r3, #1
 800d938:	e022      	b.n	800d980 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d002      	beq.n	800d948 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800d942:	6878      	ldr	r0, [r7, #4]
 800d944:	f000 fe16 	bl	800e574 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	685a      	ldr	r2, [r3, #4]
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d956:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	689a      	ldr	r2, [r3, #8]
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d966:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	681a      	ldr	r2, [r3, #0]
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	f042 0201 	orr.w	r2, r2, #1
 800d976:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d978:	6878      	ldr	r0, [r7, #4]
 800d97a:	f000 fe9d 	bl	800e6b8 <UART_CheckIdleState>
 800d97e:	4603      	mov	r3, r0
}
 800d980:	4618      	mov	r0, r3
 800d982:	3708      	adds	r7, #8
 800d984:	46bd      	mov	sp, r7
 800d986:	bd80      	pop	{r7, pc}

0800d988 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	b08a      	sub	sp, #40	; 0x28
 800d98c:	af02      	add	r7, sp, #8
 800d98e:	60f8      	str	r0, [r7, #12]
 800d990:	60b9      	str	r1, [r7, #8]
 800d992:	603b      	str	r3, [r7, #0]
 800d994:	4613      	mov	r3, r2
 800d996:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d99e:	2b20      	cmp	r3, #32
 800d9a0:	d17b      	bne.n	800da9a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800d9a2:	68bb      	ldr	r3, [r7, #8]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d002      	beq.n	800d9ae <HAL_UART_Transmit+0x26>
 800d9a8:	88fb      	ldrh	r3, [r7, #6]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d101      	bne.n	800d9b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800d9ae:	2301      	movs	r3, #1
 800d9b0:	e074      	b.n	800da9c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	2221      	movs	r2, #33	; 0x21
 800d9be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d9c2:	f7f6 f979 	bl	8003cb8 <HAL_GetTick>
 800d9c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	88fa      	ldrh	r2, [r7, #6]
 800d9cc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	88fa      	ldrh	r2, [r7, #6]
 800d9d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	689b      	ldr	r3, [r3, #8]
 800d9dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d9e0:	d108      	bne.n	800d9f4 <HAL_UART_Transmit+0x6c>
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	691b      	ldr	r3, [r3, #16]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d104      	bne.n	800d9f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d9ee:	68bb      	ldr	r3, [r7, #8]
 800d9f0:	61bb      	str	r3, [r7, #24]
 800d9f2:	e003      	b.n	800d9fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800d9f4:	68bb      	ldr	r3, [r7, #8]
 800d9f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d9fc:	e030      	b.n	800da60 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	9300      	str	r3, [sp, #0]
 800da02:	697b      	ldr	r3, [r7, #20]
 800da04:	2200      	movs	r2, #0
 800da06:	2180      	movs	r1, #128	; 0x80
 800da08:	68f8      	ldr	r0, [r7, #12]
 800da0a:	f000 feff 	bl	800e80c <UART_WaitOnFlagUntilTimeout>
 800da0e:	4603      	mov	r3, r0
 800da10:	2b00      	cmp	r3, #0
 800da12:	d005      	beq.n	800da20 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	2220      	movs	r2, #32
 800da18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800da1c:	2303      	movs	r3, #3
 800da1e:	e03d      	b.n	800da9c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800da20:	69fb      	ldr	r3, [r7, #28]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d10b      	bne.n	800da3e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800da26:	69bb      	ldr	r3, [r7, #24]
 800da28:	881b      	ldrh	r3, [r3, #0]
 800da2a:	461a      	mov	r2, r3
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800da34:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800da36:	69bb      	ldr	r3, [r7, #24]
 800da38:	3302      	adds	r3, #2
 800da3a:	61bb      	str	r3, [r7, #24]
 800da3c:	e007      	b.n	800da4e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800da3e:	69fb      	ldr	r3, [r7, #28]
 800da40:	781a      	ldrb	r2, [r3, #0]
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800da48:	69fb      	ldr	r3, [r7, #28]
 800da4a:	3301      	adds	r3, #1
 800da4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800da54:	b29b      	uxth	r3, r3
 800da56:	3b01      	subs	r3, #1
 800da58:	b29a      	uxth	r2, r3
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800da66:	b29b      	uxth	r3, r3
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d1c8      	bne.n	800d9fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	9300      	str	r3, [sp, #0]
 800da70:	697b      	ldr	r3, [r7, #20]
 800da72:	2200      	movs	r2, #0
 800da74:	2140      	movs	r1, #64	; 0x40
 800da76:	68f8      	ldr	r0, [r7, #12]
 800da78:	f000 fec8 	bl	800e80c <UART_WaitOnFlagUntilTimeout>
 800da7c:	4603      	mov	r3, r0
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d005      	beq.n	800da8e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	2220      	movs	r2, #32
 800da86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800da8a:	2303      	movs	r3, #3
 800da8c:	e006      	b.n	800da9c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	2220      	movs	r2, #32
 800da92:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800da96:	2300      	movs	r3, #0
 800da98:	e000      	b.n	800da9c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800da9a:	2302      	movs	r3, #2
  }
}
 800da9c:	4618      	mov	r0, r3
 800da9e:	3720      	adds	r7, #32
 800daa0:	46bd      	mov	sp, r7
 800daa2:	bd80      	pop	{r7, pc}

0800daa4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800daa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800daa8:	b092      	sub	sp, #72	; 0x48
 800daaa:	af00      	add	r7, sp, #0
 800daac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800daae:	2300      	movs	r3, #0
 800dab0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dab4:	697b      	ldr	r3, [r7, #20]
 800dab6:	689a      	ldr	r2, [r3, #8]
 800dab8:	697b      	ldr	r3, [r7, #20]
 800daba:	691b      	ldr	r3, [r3, #16]
 800dabc:	431a      	orrs	r2, r3
 800dabe:	697b      	ldr	r3, [r7, #20]
 800dac0:	695b      	ldr	r3, [r3, #20]
 800dac2:	431a      	orrs	r2, r3
 800dac4:	697b      	ldr	r3, [r7, #20]
 800dac6:	69db      	ldr	r3, [r3, #28]
 800dac8:	4313      	orrs	r3, r2
 800daca:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dacc:	697b      	ldr	r3, [r7, #20]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	681a      	ldr	r2, [r3, #0]
 800dad2:	4bbe      	ldr	r3, [pc, #760]	; (800ddcc <UART_SetConfig+0x328>)
 800dad4:	4013      	ands	r3, r2
 800dad6:	697a      	ldr	r2, [r7, #20]
 800dad8:	6812      	ldr	r2, [r2, #0]
 800dada:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800dadc:	430b      	orrs	r3, r1
 800dade:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dae0:	697b      	ldr	r3, [r7, #20]
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	685b      	ldr	r3, [r3, #4]
 800dae6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800daea:	697b      	ldr	r3, [r7, #20]
 800daec:	68da      	ldr	r2, [r3, #12]
 800daee:	697b      	ldr	r3, [r7, #20]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	430a      	orrs	r2, r1
 800daf4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800daf6:	697b      	ldr	r3, [r7, #20]
 800daf8:	699b      	ldr	r3, [r3, #24]
 800dafa:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800dafc:	697b      	ldr	r3, [r7, #20]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	4ab3      	ldr	r2, [pc, #716]	; (800ddd0 <UART_SetConfig+0x32c>)
 800db02:	4293      	cmp	r3, r2
 800db04:	d004      	beq.n	800db10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800db06:	697b      	ldr	r3, [r7, #20]
 800db08:	6a1b      	ldr	r3, [r3, #32]
 800db0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800db0c:	4313      	orrs	r3, r2
 800db0e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800db10:	697b      	ldr	r3, [r7, #20]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	689a      	ldr	r2, [r3, #8]
 800db16:	4baf      	ldr	r3, [pc, #700]	; (800ddd4 <UART_SetConfig+0x330>)
 800db18:	4013      	ands	r3, r2
 800db1a:	697a      	ldr	r2, [r7, #20]
 800db1c:	6812      	ldr	r2, [r2, #0]
 800db1e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800db20:	430b      	orrs	r3, r1
 800db22:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800db24:	697b      	ldr	r3, [r7, #20]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db2a:	f023 010f 	bic.w	r1, r3, #15
 800db2e:	697b      	ldr	r3, [r7, #20]
 800db30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	430a      	orrs	r2, r1
 800db38:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800db3a:	697b      	ldr	r3, [r7, #20]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	4aa6      	ldr	r2, [pc, #664]	; (800ddd8 <UART_SetConfig+0x334>)
 800db40:	4293      	cmp	r3, r2
 800db42:	d177      	bne.n	800dc34 <UART_SetConfig+0x190>
 800db44:	4ba5      	ldr	r3, [pc, #660]	; (800dddc <UART_SetConfig+0x338>)
 800db46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800db48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800db4c:	2b28      	cmp	r3, #40	; 0x28
 800db4e:	d86d      	bhi.n	800dc2c <UART_SetConfig+0x188>
 800db50:	a201      	add	r2, pc, #4	; (adr r2, 800db58 <UART_SetConfig+0xb4>)
 800db52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db56:	bf00      	nop
 800db58:	0800dbfd 	.word	0x0800dbfd
 800db5c:	0800dc2d 	.word	0x0800dc2d
 800db60:	0800dc2d 	.word	0x0800dc2d
 800db64:	0800dc2d 	.word	0x0800dc2d
 800db68:	0800dc2d 	.word	0x0800dc2d
 800db6c:	0800dc2d 	.word	0x0800dc2d
 800db70:	0800dc2d 	.word	0x0800dc2d
 800db74:	0800dc2d 	.word	0x0800dc2d
 800db78:	0800dc05 	.word	0x0800dc05
 800db7c:	0800dc2d 	.word	0x0800dc2d
 800db80:	0800dc2d 	.word	0x0800dc2d
 800db84:	0800dc2d 	.word	0x0800dc2d
 800db88:	0800dc2d 	.word	0x0800dc2d
 800db8c:	0800dc2d 	.word	0x0800dc2d
 800db90:	0800dc2d 	.word	0x0800dc2d
 800db94:	0800dc2d 	.word	0x0800dc2d
 800db98:	0800dc0d 	.word	0x0800dc0d
 800db9c:	0800dc2d 	.word	0x0800dc2d
 800dba0:	0800dc2d 	.word	0x0800dc2d
 800dba4:	0800dc2d 	.word	0x0800dc2d
 800dba8:	0800dc2d 	.word	0x0800dc2d
 800dbac:	0800dc2d 	.word	0x0800dc2d
 800dbb0:	0800dc2d 	.word	0x0800dc2d
 800dbb4:	0800dc2d 	.word	0x0800dc2d
 800dbb8:	0800dc15 	.word	0x0800dc15
 800dbbc:	0800dc2d 	.word	0x0800dc2d
 800dbc0:	0800dc2d 	.word	0x0800dc2d
 800dbc4:	0800dc2d 	.word	0x0800dc2d
 800dbc8:	0800dc2d 	.word	0x0800dc2d
 800dbcc:	0800dc2d 	.word	0x0800dc2d
 800dbd0:	0800dc2d 	.word	0x0800dc2d
 800dbd4:	0800dc2d 	.word	0x0800dc2d
 800dbd8:	0800dc1d 	.word	0x0800dc1d
 800dbdc:	0800dc2d 	.word	0x0800dc2d
 800dbe0:	0800dc2d 	.word	0x0800dc2d
 800dbe4:	0800dc2d 	.word	0x0800dc2d
 800dbe8:	0800dc2d 	.word	0x0800dc2d
 800dbec:	0800dc2d 	.word	0x0800dc2d
 800dbf0:	0800dc2d 	.word	0x0800dc2d
 800dbf4:	0800dc2d 	.word	0x0800dc2d
 800dbf8:	0800dc25 	.word	0x0800dc25
 800dbfc:	2301      	movs	r3, #1
 800dbfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc02:	e222      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc04:	2304      	movs	r3, #4
 800dc06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc0a:	e21e      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc0c:	2308      	movs	r3, #8
 800dc0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc12:	e21a      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc14:	2310      	movs	r3, #16
 800dc16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc1a:	e216      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc1c:	2320      	movs	r3, #32
 800dc1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc22:	e212      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc24:	2340      	movs	r3, #64	; 0x40
 800dc26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc2a:	e20e      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc2c:	2380      	movs	r3, #128	; 0x80
 800dc2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc32:	e20a      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc34:	697b      	ldr	r3, [r7, #20]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	4a69      	ldr	r2, [pc, #420]	; (800dde0 <UART_SetConfig+0x33c>)
 800dc3a:	4293      	cmp	r3, r2
 800dc3c:	d130      	bne.n	800dca0 <UART_SetConfig+0x1fc>
 800dc3e:	4b67      	ldr	r3, [pc, #412]	; (800dddc <UART_SetConfig+0x338>)
 800dc40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dc42:	f003 0307 	and.w	r3, r3, #7
 800dc46:	2b05      	cmp	r3, #5
 800dc48:	d826      	bhi.n	800dc98 <UART_SetConfig+0x1f4>
 800dc4a:	a201      	add	r2, pc, #4	; (adr r2, 800dc50 <UART_SetConfig+0x1ac>)
 800dc4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc50:	0800dc69 	.word	0x0800dc69
 800dc54:	0800dc71 	.word	0x0800dc71
 800dc58:	0800dc79 	.word	0x0800dc79
 800dc5c:	0800dc81 	.word	0x0800dc81
 800dc60:	0800dc89 	.word	0x0800dc89
 800dc64:	0800dc91 	.word	0x0800dc91
 800dc68:	2300      	movs	r3, #0
 800dc6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc6e:	e1ec      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc70:	2304      	movs	r3, #4
 800dc72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc76:	e1e8      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc78:	2308      	movs	r3, #8
 800dc7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc7e:	e1e4      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc80:	2310      	movs	r3, #16
 800dc82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc86:	e1e0      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc88:	2320      	movs	r3, #32
 800dc8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc8e:	e1dc      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc90:	2340      	movs	r3, #64	; 0x40
 800dc92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc96:	e1d8      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dc98:	2380      	movs	r3, #128	; 0x80
 800dc9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dc9e:	e1d4      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dca0:	697b      	ldr	r3, [r7, #20]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	4a4f      	ldr	r2, [pc, #316]	; (800dde4 <UART_SetConfig+0x340>)
 800dca6:	4293      	cmp	r3, r2
 800dca8:	d130      	bne.n	800dd0c <UART_SetConfig+0x268>
 800dcaa:	4b4c      	ldr	r3, [pc, #304]	; (800dddc <UART_SetConfig+0x338>)
 800dcac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dcae:	f003 0307 	and.w	r3, r3, #7
 800dcb2:	2b05      	cmp	r3, #5
 800dcb4:	d826      	bhi.n	800dd04 <UART_SetConfig+0x260>
 800dcb6:	a201      	add	r2, pc, #4	; (adr r2, 800dcbc <UART_SetConfig+0x218>)
 800dcb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcbc:	0800dcd5 	.word	0x0800dcd5
 800dcc0:	0800dcdd 	.word	0x0800dcdd
 800dcc4:	0800dce5 	.word	0x0800dce5
 800dcc8:	0800dced 	.word	0x0800dced
 800dccc:	0800dcf5 	.word	0x0800dcf5
 800dcd0:	0800dcfd 	.word	0x0800dcfd
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dcda:	e1b6      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dcdc:	2304      	movs	r3, #4
 800dcde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dce2:	e1b2      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dce4:	2308      	movs	r3, #8
 800dce6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dcea:	e1ae      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dcec:	2310      	movs	r3, #16
 800dcee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dcf2:	e1aa      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dcf4:	2320      	movs	r3, #32
 800dcf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dcfa:	e1a6      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dcfc:	2340      	movs	r3, #64	; 0x40
 800dcfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd02:	e1a2      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dd04:	2380      	movs	r3, #128	; 0x80
 800dd06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd0a:	e19e      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dd0c:	697b      	ldr	r3, [r7, #20]
 800dd0e:	681b      	ldr	r3, [r3, #0]
 800dd10:	4a35      	ldr	r2, [pc, #212]	; (800dde8 <UART_SetConfig+0x344>)
 800dd12:	4293      	cmp	r3, r2
 800dd14:	d130      	bne.n	800dd78 <UART_SetConfig+0x2d4>
 800dd16:	4b31      	ldr	r3, [pc, #196]	; (800dddc <UART_SetConfig+0x338>)
 800dd18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dd1a:	f003 0307 	and.w	r3, r3, #7
 800dd1e:	2b05      	cmp	r3, #5
 800dd20:	d826      	bhi.n	800dd70 <UART_SetConfig+0x2cc>
 800dd22:	a201      	add	r2, pc, #4	; (adr r2, 800dd28 <UART_SetConfig+0x284>)
 800dd24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd28:	0800dd41 	.word	0x0800dd41
 800dd2c:	0800dd49 	.word	0x0800dd49
 800dd30:	0800dd51 	.word	0x0800dd51
 800dd34:	0800dd59 	.word	0x0800dd59
 800dd38:	0800dd61 	.word	0x0800dd61
 800dd3c:	0800dd69 	.word	0x0800dd69
 800dd40:	2300      	movs	r3, #0
 800dd42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd46:	e180      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dd48:	2304      	movs	r3, #4
 800dd4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd4e:	e17c      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dd50:	2308      	movs	r3, #8
 800dd52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd56:	e178      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dd58:	2310      	movs	r3, #16
 800dd5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd5e:	e174      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dd60:	2320      	movs	r3, #32
 800dd62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd66:	e170      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dd68:	2340      	movs	r3, #64	; 0x40
 800dd6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd6e:	e16c      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dd70:	2380      	movs	r3, #128	; 0x80
 800dd72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dd76:	e168      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dd78:	697b      	ldr	r3, [r7, #20]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	4a1b      	ldr	r2, [pc, #108]	; (800ddec <UART_SetConfig+0x348>)
 800dd7e:	4293      	cmp	r3, r2
 800dd80:	d142      	bne.n	800de08 <UART_SetConfig+0x364>
 800dd82:	4b16      	ldr	r3, [pc, #88]	; (800dddc <UART_SetConfig+0x338>)
 800dd84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dd86:	f003 0307 	and.w	r3, r3, #7
 800dd8a:	2b05      	cmp	r3, #5
 800dd8c:	d838      	bhi.n	800de00 <UART_SetConfig+0x35c>
 800dd8e:	a201      	add	r2, pc, #4	; (adr r2, 800dd94 <UART_SetConfig+0x2f0>)
 800dd90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd94:	0800ddad 	.word	0x0800ddad
 800dd98:	0800ddb5 	.word	0x0800ddb5
 800dd9c:	0800ddbd 	.word	0x0800ddbd
 800dda0:	0800ddc5 	.word	0x0800ddc5
 800dda4:	0800ddf1 	.word	0x0800ddf1
 800dda8:	0800ddf9 	.word	0x0800ddf9
 800ddac:	2300      	movs	r3, #0
 800ddae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ddb2:	e14a      	b.n	800e04a <UART_SetConfig+0x5a6>
 800ddb4:	2304      	movs	r3, #4
 800ddb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ddba:	e146      	b.n	800e04a <UART_SetConfig+0x5a6>
 800ddbc:	2308      	movs	r3, #8
 800ddbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ddc2:	e142      	b.n	800e04a <UART_SetConfig+0x5a6>
 800ddc4:	2310      	movs	r3, #16
 800ddc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ddca:	e13e      	b.n	800e04a <UART_SetConfig+0x5a6>
 800ddcc:	cfff69f3 	.word	0xcfff69f3
 800ddd0:	58000c00 	.word	0x58000c00
 800ddd4:	11fff4ff 	.word	0x11fff4ff
 800ddd8:	40011000 	.word	0x40011000
 800dddc:	58024400 	.word	0x58024400
 800dde0:	40004400 	.word	0x40004400
 800dde4:	40004800 	.word	0x40004800
 800dde8:	40004c00 	.word	0x40004c00
 800ddec:	40005000 	.word	0x40005000
 800ddf0:	2320      	movs	r3, #32
 800ddf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ddf6:	e128      	b.n	800e04a <UART_SetConfig+0x5a6>
 800ddf8:	2340      	movs	r3, #64	; 0x40
 800ddfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ddfe:	e124      	b.n	800e04a <UART_SetConfig+0x5a6>
 800de00:	2380      	movs	r3, #128	; 0x80
 800de02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800de06:	e120      	b.n	800e04a <UART_SetConfig+0x5a6>
 800de08:	697b      	ldr	r3, [r7, #20]
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	4acb      	ldr	r2, [pc, #812]	; (800e13c <UART_SetConfig+0x698>)
 800de0e:	4293      	cmp	r3, r2
 800de10:	d176      	bne.n	800df00 <UART_SetConfig+0x45c>
 800de12:	4bcb      	ldr	r3, [pc, #812]	; (800e140 <UART_SetConfig+0x69c>)
 800de14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800de16:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800de1a:	2b28      	cmp	r3, #40	; 0x28
 800de1c:	d86c      	bhi.n	800def8 <UART_SetConfig+0x454>
 800de1e:	a201      	add	r2, pc, #4	; (adr r2, 800de24 <UART_SetConfig+0x380>)
 800de20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de24:	0800dec9 	.word	0x0800dec9
 800de28:	0800def9 	.word	0x0800def9
 800de2c:	0800def9 	.word	0x0800def9
 800de30:	0800def9 	.word	0x0800def9
 800de34:	0800def9 	.word	0x0800def9
 800de38:	0800def9 	.word	0x0800def9
 800de3c:	0800def9 	.word	0x0800def9
 800de40:	0800def9 	.word	0x0800def9
 800de44:	0800ded1 	.word	0x0800ded1
 800de48:	0800def9 	.word	0x0800def9
 800de4c:	0800def9 	.word	0x0800def9
 800de50:	0800def9 	.word	0x0800def9
 800de54:	0800def9 	.word	0x0800def9
 800de58:	0800def9 	.word	0x0800def9
 800de5c:	0800def9 	.word	0x0800def9
 800de60:	0800def9 	.word	0x0800def9
 800de64:	0800ded9 	.word	0x0800ded9
 800de68:	0800def9 	.word	0x0800def9
 800de6c:	0800def9 	.word	0x0800def9
 800de70:	0800def9 	.word	0x0800def9
 800de74:	0800def9 	.word	0x0800def9
 800de78:	0800def9 	.word	0x0800def9
 800de7c:	0800def9 	.word	0x0800def9
 800de80:	0800def9 	.word	0x0800def9
 800de84:	0800dee1 	.word	0x0800dee1
 800de88:	0800def9 	.word	0x0800def9
 800de8c:	0800def9 	.word	0x0800def9
 800de90:	0800def9 	.word	0x0800def9
 800de94:	0800def9 	.word	0x0800def9
 800de98:	0800def9 	.word	0x0800def9
 800de9c:	0800def9 	.word	0x0800def9
 800dea0:	0800def9 	.word	0x0800def9
 800dea4:	0800dee9 	.word	0x0800dee9
 800dea8:	0800def9 	.word	0x0800def9
 800deac:	0800def9 	.word	0x0800def9
 800deb0:	0800def9 	.word	0x0800def9
 800deb4:	0800def9 	.word	0x0800def9
 800deb8:	0800def9 	.word	0x0800def9
 800debc:	0800def9 	.word	0x0800def9
 800dec0:	0800def9 	.word	0x0800def9
 800dec4:	0800def1 	.word	0x0800def1
 800dec8:	2301      	movs	r3, #1
 800deca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dece:	e0bc      	b.n	800e04a <UART_SetConfig+0x5a6>
 800ded0:	2304      	movs	r3, #4
 800ded2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800ded6:	e0b8      	b.n	800e04a <UART_SetConfig+0x5a6>
 800ded8:	2308      	movs	r3, #8
 800deda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dede:	e0b4      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dee0:	2310      	movs	r3, #16
 800dee2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dee6:	e0b0      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dee8:	2320      	movs	r3, #32
 800deea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800deee:	e0ac      	b.n	800e04a <UART_SetConfig+0x5a6>
 800def0:	2340      	movs	r3, #64	; 0x40
 800def2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800def6:	e0a8      	b.n	800e04a <UART_SetConfig+0x5a6>
 800def8:	2380      	movs	r3, #128	; 0x80
 800defa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800defe:	e0a4      	b.n	800e04a <UART_SetConfig+0x5a6>
 800df00:	697b      	ldr	r3, [r7, #20]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	4a8f      	ldr	r2, [pc, #572]	; (800e144 <UART_SetConfig+0x6a0>)
 800df06:	4293      	cmp	r3, r2
 800df08:	d130      	bne.n	800df6c <UART_SetConfig+0x4c8>
 800df0a:	4b8d      	ldr	r3, [pc, #564]	; (800e140 <UART_SetConfig+0x69c>)
 800df0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df0e:	f003 0307 	and.w	r3, r3, #7
 800df12:	2b05      	cmp	r3, #5
 800df14:	d826      	bhi.n	800df64 <UART_SetConfig+0x4c0>
 800df16:	a201      	add	r2, pc, #4	; (adr r2, 800df1c <UART_SetConfig+0x478>)
 800df18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df1c:	0800df35 	.word	0x0800df35
 800df20:	0800df3d 	.word	0x0800df3d
 800df24:	0800df45 	.word	0x0800df45
 800df28:	0800df4d 	.word	0x0800df4d
 800df2c:	0800df55 	.word	0x0800df55
 800df30:	0800df5d 	.word	0x0800df5d
 800df34:	2300      	movs	r3, #0
 800df36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df3a:	e086      	b.n	800e04a <UART_SetConfig+0x5a6>
 800df3c:	2304      	movs	r3, #4
 800df3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df42:	e082      	b.n	800e04a <UART_SetConfig+0x5a6>
 800df44:	2308      	movs	r3, #8
 800df46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df4a:	e07e      	b.n	800e04a <UART_SetConfig+0x5a6>
 800df4c:	2310      	movs	r3, #16
 800df4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df52:	e07a      	b.n	800e04a <UART_SetConfig+0x5a6>
 800df54:	2320      	movs	r3, #32
 800df56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df5a:	e076      	b.n	800e04a <UART_SetConfig+0x5a6>
 800df5c:	2340      	movs	r3, #64	; 0x40
 800df5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df62:	e072      	b.n	800e04a <UART_SetConfig+0x5a6>
 800df64:	2380      	movs	r3, #128	; 0x80
 800df66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800df6a:	e06e      	b.n	800e04a <UART_SetConfig+0x5a6>
 800df6c:	697b      	ldr	r3, [r7, #20]
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	4a75      	ldr	r2, [pc, #468]	; (800e148 <UART_SetConfig+0x6a4>)
 800df72:	4293      	cmp	r3, r2
 800df74:	d130      	bne.n	800dfd8 <UART_SetConfig+0x534>
 800df76:	4b72      	ldr	r3, [pc, #456]	; (800e140 <UART_SetConfig+0x69c>)
 800df78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df7a:	f003 0307 	and.w	r3, r3, #7
 800df7e:	2b05      	cmp	r3, #5
 800df80:	d826      	bhi.n	800dfd0 <UART_SetConfig+0x52c>
 800df82:	a201      	add	r2, pc, #4	; (adr r2, 800df88 <UART_SetConfig+0x4e4>)
 800df84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df88:	0800dfa1 	.word	0x0800dfa1
 800df8c:	0800dfa9 	.word	0x0800dfa9
 800df90:	0800dfb1 	.word	0x0800dfb1
 800df94:	0800dfb9 	.word	0x0800dfb9
 800df98:	0800dfc1 	.word	0x0800dfc1
 800df9c:	0800dfc9 	.word	0x0800dfc9
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dfa6:	e050      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dfa8:	2304      	movs	r3, #4
 800dfaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dfae:	e04c      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dfb0:	2308      	movs	r3, #8
 800dfb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dfb6:	e048      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dfb8:	2310      	movs	r3, #16
 800dfba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dfbe:	e044      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dfc0:	2320      	movs	r3, #32
 800dfc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dfc6:	e040      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dfc8:	2340      	movs	r3, #64	; 0x40
 800dfca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dfce:	e03c      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dfd0:	2380      	movs	r3, #128	; 0x80
 800dfd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800dfd6:	e038      	b.n	800e04a <UART_SetConfig+0x5a6>
 800dfd8:	697b      	ldr	r3, [r7, #20]
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	4a5b      	ldr	r2, [pc, #364]	; (800e14c <UART_SetConfig+0x6a8>)
 800dfde:	4293      	cmp	r3, r2
 800dfe0:	d130      	bne.n	800e044 <UART_SetConfig+0x5a0>
 800dfe2:	4b57      	ldr	r3, [pc, #348]	; (800e140 <UART_SetConfig+0x69c>)
 800dfe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dfe6:	f003 0307 	and.w	r3, r3, #7
 800dfea:	2b05      	cmp	r3, #5
 800dfec:	d826      	bhi.n	800e03c <UART_SetConfig+0x598>
 800dfee:	a201      	add	r2, pc, #4	; (adr r2, 800dff4 <UART_SetConfig+0x550>)
 800dff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dff4:	0800e00d 	.word	0x0800e00d
 800dff8:	0800e015 	.word	0x0800e015
 800dffc:	0800e01d 	.word	0x0800e01d
 800e000:	0800e025 	.word	0x0800e025
 800e004:	0800e02d 	.word	0x0800e02d
 800e008:	0800e035 	.word	0x0800e035
 800e00c:	2302      	movs	r3, #2
 800e00e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e012:	e01a      	b.n	800e04a <UART_SetConfig+0x5a6>
 800e014:	2304      	movs	r3, #4
 800e016:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e01a:	e016      	b.n	800e04a <UART_SetConfig+0x5a6>
 800e01c:	2308      	movs	r3, #8
 800e01e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e022:	e012      	b.n	800e04a <UART_SetConfig+0x5a6>
 800e024:	2310      	movs	r3, #16
 800e026:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e02a:	e00e      	b.n	800e04a <UART_SetConfig+0x5a6>
 800e02c:	2320      	movs	r3, #32
 800e02e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e032:	e00a      	b.n	800e04a <UART_SetConfig+0x5a6>
 800e034:	2340      	movs	r3, #64	; 0x40
 800e036:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e03a:	e006      	b.n	800e04a <UART_SetConfig+0x5a6>
 800e03c:	2380      	movs	r3, #128	; 0x80
 800e03e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800e042:	e002      	b.n	800e04a <UART_SetConfig+0x5a6>
 800e044:	2380      	movs	r3, #128	; 0x80
 800e046:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e04a:	697b      	ldr	r3, [r7, #20]
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	4a3f      	ldr	r2, [pc, #252]	; (800e14c <UART_SetConfig+0x6a8>)
 800e050:	4293      	cmp	r3, r2
 800e052:	f040 80f8 	bne.w	800e246 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e056:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e05a:	2b20      	cmp	r3, #32
 800e05c:	dc46      	bgt.n	800e0ec <UART_SetConfig+0x648>
 800e05e:	2b02      	cmp	r3, #2
 800e060:	f2c0 8082 	blt.w	800e168 <UART_SetConfig+0x6c4>
 800e064:	3b02      	subs	r3, #2
 800e066:	2b1e      	cmp	r3, #30
 800e068:	d87e      	bhi.n	800e168 <UART_SetConfig+0x6c4>
 800e06a:	a201      	add	r2, pc, #4	; (adr r2, 800e070 <UART_SetConfig+0x5cc>)
 800e06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e070:	0800e0f3 	.word	0x0800e0f3
 800e074:	0800e169 	.word	0x0800e169
 800e078:	0800e0fb 	.word	0x0800e0fb
 800e07c:	0800e169 	.word	0x0800e169
 800e080:	0800e169 	.word	0x0800e169
 800e084:	0800e169 	.word	0x0800e169
 800e088:	0800e10b 	.word	0x0800e10b
 800e08c:	0800e169 	.word	0x0800e169
 800e090:	0800e169 	.word	0x0800e169
 800e094:	0800e169 	.word	0x0800e169
 800e098:	0800e169 	.word	0x0800e169
 800e09c:	0800e169 	.word	0x0800e169
 800e0a0:	0800e169 	.word	0x0800e169
 800e0a4:	0800e169 	.word	0x0800e169
 800e0a8:	0800e11b 	.word	0x0800e11b
 800e0ac:	0800e169 	.word	0x0800e169
 800e0b0:	0800e169 	.word	0x0800e169
 800e0b4:	0800e169 	.word	0x0800e169
 800e0b8:	0800e169 	.word	0x0800e169
 800e0bc:	0800e169 	.word	0x0800e169
 800e0c0:	0800e169 	.word	0x0800e169
 800e0c4:	0800e169 	.word	0x0800e169
 800e0c8:	0800e169 	.word	0x0800e169
 800e0cc:	0800e169 	.word	0x0800e169
 800e0d0:	0800e169 	.word	0x0800e169
 800e0d4:	0800e169 	.word	0x0800e169
 800e0d8:	0800e169 	.word	0x0800e169
 800e0dc:	0800e169 	.word	0x0800e169
 800e0e0:	0800e169 	.word	0x0800e169
 800e0e4:	0800e169 	.word	0x0800e169
 800e0e8:	0800e15b 	.word	0x0800e15b
 800e0ec:	2b40      	cmp	r3, #64	; 0x40
 800e0ee:	d037      	beq.n	800e160 <UART_SetConfig+0x6bc>
 800e0f0:	e03a      	b.n	800e168 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e0f2:	f7fe fb19 	bl	800c728 <HAL_RCCEx_GetD3PCLK1Freq>
 800e0f6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e0f8:	e03c      	b.n	800e174 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e0fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e0fe:	4618      	mov	r0, r3
 800e100:	f7fe fb28 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e106:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e108:	e034      	b.n	800e174 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e10a:	f107 0318 	add.w	r3, r7, #24
 800e10e:	4618      	mov	r0, r3
 800e110:	f7fe fc74 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e114:	69fb      	ldr	r3, [r7, #28]
 800e116:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e118:	e02c      	b.n	800e174 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e11a:	4b09      	ldr	r3, [pc, #36]	; (800e140 <UART_SetConfig+0x69c>)
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	f003 0320 	and.w	r3, r3, #32
 800e122:	2b00      	cmp	r3, #0
 800e124:	d016      	beq.n	800e154 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e126:	4b06      	ldr	r3, [pc, #24]	; (800e140 <UART_SetConfig+0x69c>)
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	08db      	lsrs	r3, r3, #3
 800e12c:	f003 0303 	and.w	r3, r3, #3
 800e130:	4a07      	ldr	r2, [pc, #28]	; (800e150 <UART_SetConfig+0x6ac>)
 800e132:	fa22 f303 	lsr.w	r3, r2, r3
 800e136:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e138:	e01c      	b.n	800e174 <UART_SetConfig+0x6d0>
 800e13a:	bf00      	nop
 800e13c:	40011400 	.word	0x40011400
 800e140:	58024400 	.word	0x58024400
 800e144:	40007800 	.word	0x40007800
 800e148:	40007c00 	.word	0x40007c00
 800e14c:	58000c00 	.word	0x58000c00
 800e150:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800e154:	4b9d      	ldr	r3, [pc, #628]	; (800e3cc <UART_SetConfig+0x928>)
 800e156:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e158:	e00c      	b.n	800e174 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e15a:	4b9d      	ldr	r3, [pc, #628]	; (800e3d0 <UART_SetConfig+0x92c>)
 800e15c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e15e:	e009      	b.n	800e174 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e160:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e164:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e166:	e005      	b.n	800e174 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800e168:	2300      	movs	r3, #0
 800e16a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e16c:	2301      	movs	r3, #1
 800e16e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e172:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e176:	2b00      	cmp	r3, #0
 800e178:	f000 81de 	beq.w	800e538 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e17c:	697b      	ldr	r3, [r7, #20]
 800e17e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e180:	4a94      	ldr	r2, [pc, #592]	; (800e3d4 <UART_SetConfig+0x930>)
 800e182:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e186:	461a      	mov	r2, r3
 800e188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e18a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e18e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e190:	697b      	ldr	r3, [r7, #20]
 800e192:	685a      	ldr	r2, [r3, #4]
 800e194:	4613      	mov	r3, r2
 800e196:	005b      	lsls	r3, r3, #1
 800e198:	4413      	add	r3, r2
 800e19a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e19c:	429a      	cmp	r2, r3
 800e19e:	d305      	bcc.n	800e1ac <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e1a0:	697b      	ldr	r3, [r7, #20]
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e1a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e1a8:	429a      	cmp	r2, r3
 800e1aa:	d903      	bls.n	800e1b4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800e1ac:	2301      	movs	r3, #1
 800e1ae:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e1b2:	e1c1      	b.n	800e538 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e1b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	60bb      	str	r3, [r7, #8]
 800e1ba:	60fa      	str	r2, [r7, #12]
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1c0:	4a84      	ldr	r2, [pc, #528]	; (800e3d4 <UART_SetConfig+0x930>)
 800e1c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e1c6:	b29b      	uxth	r3, r3
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	603b      	str	r3, [r7, #0]
 800e1cc:	607a      	str	r2, [r7, #4]
 800e1ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e1d6:	f7f3 fbbb 	bl	8001950 <__aeabi_uldivmod>
 800e1da:	4602      	mov	r2, r0
 800e1dc:	460b      	mov	r3, r1
 800e1de:	4610      	mov	r0, r2
 800e1e0:	4619      	mov	r1, r3
 800e1e2:	f04f 0200 	mov.w	r2, #0
 800e1e6:	f04f 0300 	mov.w	r3, #0
 800e1ea:	020b      	lsls	r3, r1, #8
 800e1ec:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e1f0:	0202      	lsls	r2, r0, #8
 800e1f2:	6979      	ldr	r1, [r7, #20]
 800e1f4:	6849      	ldr	r1, [r1, #4]
 800e1f6:	0849      	lsrs	r1, r1, #1
 800e1f8:	2000      	movs	r0, #0
 800e1fa:	460c      	mov	r4, r1
 800e1fc:	4605      	mov	r5, r0
 800e1fe:	eb12 0804 	adds.w	r8, r2, r4
 800e202:	eb43 0905 	adc.w	r9, r3, r5
 800e206:	697b      	ldr	r3, [r7, #20]
 800e208:	685b      	ldr	r3, [r3, #4]
 800e20a:	2200      	movs	r2, #0
 800e20c:	469a      	mov	sl, r3
 800e20e:	4693      	mov	fp, r2
 800e210:	4652      	mov	r2, sl
 800e212:	465b      	mov	r3, fp
 800e214:	4640      	mov	r0, r8
 800e216:	4649      	mov	r1, r9
 800e218:	f7f3 fb9a 	bl	8001950 <__aeabi_uldivmod>
 800e21c:	4602      	mov	r2, r0
 800e21e:	460b      	mov	r3, r1
 800e220:	4613      	mov	r3, r2
 800e222:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e226:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e22a:	d308      	bcc.n	800e23e <UART_SetConfig+0x79a>
 800e22c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e22e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e232:	d204      	bcs.n	800e23e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800e234:	697b      	ldr	r3, [r7, #20]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e23a:	60da      	str	r2, [r3, #12]
 800e23c:	e17c      	b.n	800e538 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800e23e:	2301      	movs	r3, #1
 800e240:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e244:	e178      	b.n	800e538 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e246:	697b      	ldr	r3, [r7, #20]
 800e248:	69db      	ldr	r3, [r3, #28]
 800e24a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e24e:	f040 80c5 	bne.w	800e3dc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800e252:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e256:	2b20      	cmp	r3, #32
 800e258:	dc48      	bgt.n	800e2ec <UART_SetConfig+0x848>
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	db7b      	blt.n	800e356 <UART_SetConfig+0x8b2>
 800e25e:	2b20      	cmp	r3, #32
 800e260:	d879      	bhi.n	800e356 <UART_SetConfig+0x8b2>
 800e262:	a201      	add	r2, pc, #4	; (adr r2, 800e268 <UART_SetConfig+0x7c4>)
 800e264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e268:	0800e2f3 	.word	0x0800e2f3
 800e26c:	0800e2fb 	.word	0x0800e2fb
 800e270:	0800e357 	.word	0x0800e357
 800e274:	0800e357 	.word	0x0800e357
 800e278:	0800e303 	.word	0x0800e303
 800e27c:	0800e357 	.word	0x0800e357
 800e280:	0800e357 	.word	0x0800e357
 800e284:	0800e357 	.word	0x0800e357
 800e288:	0800e313 	.word	0x0800e313
 800e28c:	0800e357 	.word	0x0800e357
 800e290:	0800e357 	.word	0x0800e357
 800e294:	0800e357 	.word	0x0800e357
 800e298:	0800e357 	.word	0x0800e357
 800e29c:	0800e357 	.word	0x0800e357
 800e2a0:	0800e357 	.word	0x0800e357
 800e2a4:	0800e357 	.word	0x0800e357
 800e2a8:	0800e323 	.word	0x0800e323
 800e2ac:	0800e357 	.word	0x0800e357
 800e2b0:	0800e357 	.word	0x0800e357
 800e2b4:	0800e357 	.word	0x0800e357
 800e2b8:	0800e357 	.word	0x0800e357
 800e2bc:	0800e357 	.word	0x0800e357
 800e2c0:	0800e357 	.word	0x0800e357
 800e2c4:	0800e357 	.word	0x0800e357
 800e2c8:	0800e357 	.word	0x0800e357
 800e2cc:	0800e357 	.word	0x0800e357
 800e2d0:	0800e357 	.word	0x0800e357
 800e2d4:	0800e357 	.word	0x0800e357
 800e2d8:	0800e357 	.word	0x0800e357
 800e2dc:	0800e357 	.word	0x0800e357
 800e2e0:	0800e357 	.word	0x0800e357
 800e2e4:	0800e357 	.word	0x0800e357
 800e2e8:	0800e349 	.word	0x0800e349
 800e2ec:	2b40      	cmp	r3, #64	; 0x40
 800e2ee:	d02e      	beq.n	800e34e <UART_SetConfig+0x8aa>
 800e2f0:	e031      	b.n	800e356 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e2f2:	f7fc fa47 	bl	800a784 <HAL_RCC_GetPCLK1Freq>
 800e2f6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e2f8:	e033      	b.n	800e362 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e2fa:	f7fc fa59 	bl	800a7b0 <HAL_RCC_GetPCLK2Freq>
 800e2fe:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e300:	e02f      	b.n	800e362 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e302:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e306:	4618      	mov	r0, r3
 800e308:	f7fe fa24 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e30c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e30e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e310:	e027      	b.n	800e362 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e312:	f107 0318 	add.w	r3, r7, #24
 800e316:	4618      	mov	r0, r3
 800e318:	f7fe fb70 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e31c:	69fb      	ldr	r3, [r7, #28]
 800e31e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e320:	e01f      	b.n	800e362 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e322:	4b2d      	ldr	r3, [pc, #180]	; (800e3d8 <UART_SetConfig+0x934>)
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	f003 0320 	and.w	r3, r3, #32
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d009      	beq.n	800e342 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e32e:	4b2a      	ldr	r3, [pc, #168]	; (800e3d8 <UART_SetConfig+0x934>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	08db      	lsrs	r3, r3, #3
 800e334:	f003 0303 	and.w	r3, r3, #3
 800e338:	4a24      	ldr	r2, [pc, #144]	; (800e3cc <UART_SetConfig+0x928>)
 800e33a:	fa22 f303 	lsr.w	r3, r2, r3
 800e33e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e340:	e00f      	b.n	800e362 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800e342:	4b22      	ldr	r3, [pc, #136]	; (800e3cc <UART_SetConfig+0x928>)
 800e344:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e346:	e00c      	b.n	800e362 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e348:	4b21      	ldr	r3, [pc, #132]	; (800e3d0 <UART_SetConfig+0x92c>)
 800e34a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e34c:	e009      	b.n	800e362 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e34e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e352:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e354:	e005      	b.n	800e362 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800e356:	2300      	movs	r3, #0
 800e358:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e35a:	2301      	movs	r3, #1
 800e35c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e360:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e364:	2b00      	cmp	r3, #0
 800e366:	f000 80e7 	beq.w	800e538 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e36a:	697b      	ldr	r3, [r7, #20]
 800e36c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e36e:	4a19      	ldr	r2, [pc, #100]	; (800e3d4 <UART_SetConfig+0x930>)
 800e370:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e374:	461a      	mov	r2, r3
 800e376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e378:	fbb3 f3f2 	udiv	r3, r3, r2
 800e37c:	005a      	lsls	r2, r3, #1
 800e37e:	697b      	ldr	r3, [r7, #20]
 800e380:	685b      	ldr	r3, [r3, #4]
 800e382:	085b      	lsrs	r3, r3, #1
 800e384:	441a      	add	r2, r3
 800e386:	697b      	ldr	r3, [r7, #20]
 800e388:	685b      	ldr	r3, [r3, #4]
 800e38a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e38e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e392:	2b0f      	cmp	r3, #15
 800e394:	d916      	bls.n	800e3c4 <UART_SetConfig+0x920>
 800e396:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e39c:	d212      	bcs.n	800e3c4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e39e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3a0:	b29b      	uxth	r3, r3
 800e3a2:	f023 030f 	bic.w	r3, r3, #15
 800e3a6:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e3a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e3aa:	085b      	lsrs	r3, r3, #1
 800e3ac:	b29b      	uxth	r3, r3
 800e3ae:	f003 0307 	and.w	r3, r3, #7
 800e3b2:	b29a      	uxth	r2, r3
 800e3b4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e3b6:	4313      	orrs	r3, r2
 800e3b8:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800e3ba:	697b      	ldr	r3, [r7, #20]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800e3c0:	60da      	str	r2, [r3, #12]
 800e3c2:	e0b9      	b.n	800e538 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800e3c4:	2301      	movs	r3, #1
 800e3c6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800e3ca:	e0b5      	b.n	800e538 <UART_SetConfig+0xa94>
 800e3cc:	03d09000 	.word	0x03d09000
 800e3d0:	003d0900 	.word	0x003d0900
 800e3d4:	0801ede8 	.word	0x0801ede8
 800e3d8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800e3dc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800e3e0:	2b20      	cmp	r3, #32
 800e3e2:	dc49      	bgt.n	800e478 <UART_SetConfig+0x9d4>
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	db7c      	blt.n	800e4e2 <UART_SetConfig+0xa3e>
 800e3e8:	2b20      	cmp	r3, #32
 800e3ea:	d87a      	bhi.n	800e4e2 <UART_SetConfig+0xa3e>
 800e3ec:	a201      	add	r2, pc, #4	; (adr r2, 800e3f4 <UART_SetConfig+0x950>)
 800e3ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3f2:	bf00      	nop
 800e3f4:	0800e47f 	.word	0x0800e47f
 800e3f8:	0800e487 	.word	0x0800e487
 800e3fc:	0800e4e3 	.word	0x0800e4e3
 800e400:	0800e4e3 	.word	0x0800e4e3
 800e404:	0800e48f 	.word	0x0800e48f
 800e408:	0800e4e3 	.word	0x0800e4e3
 800e40c:	0800e4e3 	.word	0x0800e4e3
 800e410:	0800e4e3 	.word	0x0800e4e3
 800e414:	0800e49f 	.word	0x0800e49f
 800e418:	0800e4e3 	.word	0x0800e4e3
 800e41c:	0800e4e3 	.word	0x0800e4e3
 800e420:	0800e4e3 	.word	0x0800e4e3
 800e424:	0800e4e3 	.word	0x0800e4e3
 800e428:	0800e4e3 	.word	0x0800e4e3
 800e42c:	0800e4e3 	.word	0x0800e4e3
 800e430:	0800e4e3 	.word	0x0800e4e3
 800e434:	0800e4af 	.word	0x0800e4af
 800e438:	0800e4e3 	.word	0x0800e4e3
 800e43c:	0800e4e3 	.word	0x0800e4e3
 800e440:	0800e4e3 	.word	0x0800e4e3
 800e444:	0800e4e3 	.word	0x0800e4e3
 800e448:	0800e4e3 	.word	0x0800e4e3
 800e44c:	0800e4e3 	.word	0x0800e4e3
 800e450:	0800e4e3 	.word	0x0800e4e3
 800e454:	0800e4e3 	.word	0x0800e4e3
 800e458:	0800e4e3 	.word	0x0800e4e3
 800e45c:	0800e4e3 	.word	0x0800e4e3
 800e460:	0800e4e3 	.word	0x0800e4e3
 800e464:	0800e4e3 	.word	0x0800e4e3
 800e468:	0800e4e3 	.word	0x0800e4e3
 800e46c:	0800e4e3 	.word	0x0800e4e3
 800e470:	0800e4e3 	.word	0x0800e4e3
 800e474:	0800e4d5 	.word	0x0800e4d5
 800e478:	2b40      	cmp	r3, #64	; 0x40
 800e47a:	d02e      	beq.n	800e4da <UART_SetConfig+0xa36>
 800e47c:	e031      	b.n	800e4e2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e47e:	f7fc f981 	bl	800a784 <HAL_RCC_GetPCLK1Freq>
 800e482:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e484:	e033      	b.n	800e4ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e486:	f7fc f993 	bl	800a7b0 <HAL_RCC_GetPCLK2Freq>
 800e48a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800e48c:	e02f      	b.n	800e4ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e48e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e492:	4618      	mov	r0, r3
 800e494:	f7fe f95e 	bl	800c754 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e49a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e49c:	e027      	b.n	800e4ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e49e:	f107 0318 	add.w	r3, r7, #24
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	f7fe faaa 	bl	800c9fc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e4a8:	69fb      	ldr	r3, [r7, #28]
 800e4aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e4ac:	e01f      	b.n	800e4ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e4ae:	4b2d      	ldr	r3, [pc, #180]	; (800e564 <UART_SetConfig+0xac0>)
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	f003 0320 	and.w	r3, r3, #32
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d009      	beq.n	800e4ce <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e4ba:	4b2a      	ldr	r3, [pc, #168]	; (800e564 <UART_SetConfig+0xac0>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	08db      	lsrs	r3, r3, #3
 800e4c0:	f003 0303 	and.w	r3, r3, #3
 800e4c4:	4a28      	ldr	r2, [pc, #160]	; (800e568 <UART_SetConfig+0xac4>)
 800e4c6:	fa22 f303 	lsr.w	r3, r2, r3
 800e4ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800e4cc:	e00f      	b.n	800e4ee <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800e4ce:	4b26      	ldr	r3, [pc, #152]	; (800e568 <UART_SetConfig+0xac4>)
 800e4d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e4d2:	e00c      	b.n	800e4ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800e4d4:	4b25      	ldr	r3, [pc, #148]	; (800e56c <UART_SetConfig+0xac8>)
 800e4d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e4d8:	e009      	b.n	800e4ee <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e4da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e4de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800e4e0:	e005      	b.n	800e4ee <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800e4e6:	2301      	movs	r3, #1
 800e4e8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800e4ec:	bf00      	nop
    }

    if (pclk != 0U)
 800e4ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d021      	beq.n	800e538 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e4f4:	697b      	ldr	r3, [r7, #20]
 800e4f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e4f8:	4a1d      	ldr	r2, [pc, #116]	; (800e570 <UART_SetConfig+0xacc>)
 800e4fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e4fe:	461a      	mov	r2, r3
 800e500:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e502:	fbb3 f2f2 	udiv	r2, r3, r2
 800e506:	697b      	ldr	r3, [r7, #20]
 800e508:	685b      	ldr	r3, [r3, #4]
 800e50a:	085b      	lsrs	r3, r3, #1
 800e50c:	441a      	add	r2, r3
 800e50e:	697b      	ldr	r3, [r7, #20]
 800e510:	685b      	ldr	r3, [r3, #4]
 800e512:	fbb2 f3f3 	udiv	r3, r2, r3
 800e516:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e51a:	2b0f      	cmp	r3, #15
 800e51c:	d909      	bls.n	800e532 <UART_SetConfig+0xa8e>
 800e51e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e520:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e524:	d205      	bcs.n	800e532 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e528:	b29a      	uxth	r2, r3
 800e52a:	697b      	ldr	r3, [r7, #20]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	60da      	str	r2, [r3, #12]
 800e530:	e002      	b.n	800e538 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800e532:	2301      	movs	r3, #1
 800e534:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800e538:	697b      	ldr	r3, [r7, #20]
 800e53a:	2201      	movs	r2, #1
 800e53c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800e540:	697b      	ldr	r3, [r7, #20]
 800e542:	2201      	movs	r2, #1
 800e544:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e548:	697b      	ldr	r3, [r7, #20]
 800e54a:	2200      	movs	r2, #0
 800e54c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800e54e:	697b      	ldr	r3, [r7, #20]
 800e550:	2200      	movs	r2, #0
 800e552:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800e554:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800e558:	4618      	mov	r0, r3
 800e55a:	3748      	adds	r7, #72	; 0x48
 800e55c:	46bd      	mov	sp, r7
 800e55e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e562:	bf00      	nop
 800e564:	58024400 	.word	0x58024400
 800e568:	03d09000 	.word	0x03d09000
 800e56c:	003d0900 	.word	0x003d0900
 800e570:	0801ede8 	.word	0x0801ede8

0800e574 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e574:	b480      	push	{r7}
 800e576:	b083      	sub	sp, #12
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e580:	f003 0301 	and.w	r3, r3, #1
 800e584:	2b00      	cmp	r3, #0
 800e586:	d00a      	beq.n	800e59e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	685b      	ldr	r3, [r3, #4]
 800e58e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	430a      	orrs	r2, r1
 800e59c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e5a2:	f003 0302 	and.w	r3, r3, #2
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d00a      	beq.n	800e5c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	681b      	ldr	r3, [r3, #0]
 800e5ae:	685b      	ldr	r3, [r3, #4]
 800e5b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	430a      	orrs	r2, r1
 800e5be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e5c4:	f003 0304 	and.w	r3, r3, #4
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d00a      	beq.n	800e5e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	685b      	ldr	r3, [r3, #4]
 800e5d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	430a      	orrs	r2, r1
 800e5e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e5e6:	f003 0308 	and.w	r3, r3, #8
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d00a      	beq.n	800e604 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	685b      	ldr	r3, [r3, #4]
 800e5f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	430a      	orrs	r2, r1
 800e602:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e608:	f003 0310 	and.w	r3, r3, #16
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d00a      	beq.n	800e626 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	689b      	ldr	r3, [r3, #8]
 800e616:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	430a      	orrs	r2, r1
 800e624:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e62a:	f003 0320 	and.w	r3, r3, #32
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d00a      	beq.n	800e648 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	681b      	ldr	r3, [r3, #0]
 800e636:	689b      	ldr	r3, [r3, #8]
 800e638:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	430a      	orrs	r2, r1
 800e646:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e64c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e650:	2b00      	cmp	r3, #0
 800e652:	d01a      	beq.n	800e68a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	685b      	ldr	r3, [r3, #4]
 800e65a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	430a      	orrs	r2, r1
 800e668:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e66e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e672:	d10a      	bne.n	800e68a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	685b      	ldr	r3, [r3, #4]
 800e67a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	430a      	orrs	r2, r1
 800e688:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e68e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e692:	2b00      	cmp	r3, #0
 800e694:	d00a      	beq.n	800e6ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	685b      	ldr	r3, [r3, #4]
 800e69c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	681b      	ldr	r3, [r3, #0]
 800e6a8:	430a      	orrs	r2, r1
 800e6aa:	605a      	str	r2, [r3, #4]
  }
}
 800e6ac:	bf00      	nop
 800e6ae:	370c      	adds	r7, #12
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b6:	4770      	bx	lr

0800e6b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e6b8:	b580      	push	{r7, lr}
 800e6ba:	b098      	sub	sp, #96	; 0x60
 800e6bc:	af02      	add	r7, sp, #8
 800e6be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e6c8:	f7f5 faf6 	bl	8003cb8 <HAL_GetTick>
 800e6cc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	f003 0308 	and.w	r3, r3, #8
 800e6d8:	2b08      	cmp	r3, #8
 800e6da:	d12f      	bne.n	800e73c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e6dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e6e0:	9300      	str	r3, [sp, #0]
 800e6e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e6e4:	2200      	movs	r2, #0
 800e6e6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e6ea:	6878      	ldr	r0, [r7, #4]
 800e6ec:	f000 f88e 	bl	800e80c <UART_WaitOnFlagUntilTimeout>
 800e6f0:	4603      	mov	r3, r0
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d022      	beq.n	800e73c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6fe:	e853 3f00 	ldrex	r3, [r3]
 800e702:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800e704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e706:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e70a:	653b      	str	r3, [r7, #80]	; 0x50
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	461a      	mov	r2, r3
 800e712:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e714:	647b      	str	r3, [r7, #68]	; 0x44
 800e716:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e718:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800e71a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800e71c:	e841 2300 	strex	r3, r2, [r1]
 800e720:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800e722:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e724:	2b00      	cmp	r3, #0
 800e726:	d1e6      	bne.n	800e6f6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	2220      	movs	r2, #32
 800e72c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	2200      	movs	r2, #0
 800e734:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e738:	2303      	movs	r3, #3
 800e73a:	e063      	b.n	800e804 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	681b      	ldr	r3, [r3, #0]
 800e742:	f003 0304 	and.w	r3, r3, #4
 800e746:	2b04      	cmp	r3, #4
 800e748:	d149      	bne.n	800e7de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e74a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e74e:	9300      	str	r3, [sp, #0]
 800e750:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e752:	2200      	movs	r2, #0
 800e754:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e758:	6878      	ldr	r0, [r7, #4]
 800e75a:	f000 f857 	bl	800e80c <UART_WaitOnFlagUntilTimeout>
 800e75e:	4603      	mov	r3, r0
 800e760:	2b00      	cmp	r3, #0
 800e762:	d03c      	beq.n	800e7de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e76a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e76c:	e853 3f00 	ldrex	r3, [r3]
 800e770:	623b      	str	r3, [r7, #32]
   return(result);
 800e772:	6a3b      	ldr	r3, [r7, #32]
 800e774:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e778:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	461a      	mov	r2, r3
 800e780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e782:	633b      	str	r3, [r7, #48]	; 0x30
 800e784:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e786:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e788:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e78a:	e841 2300 	strex	r3, r2, [r1]
 800e78e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800e790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e792:	2b00      	cmp	r3, #0
 800e794:	d1e6      	bne.n	800e764 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	681b      	ldr	r3, [r3, #0]
 800e79a:	3308      	adds	r3, #8
 800e79c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e79e:	693b      	ldr	r3, [r7, #16]
 800e7a0:	e853 3f00 	ldrex	r3, [r3]
 800e7a4:	60fb      	str	r3, [r7, #12]
   return(result);
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	f023 0301 	bic.w	r3, r3, #1
 800e7ac:	64bb      	str	r3, [r7, #72]	; 0x48
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	3308      	adds	r3, #8
 800e7b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e7b6:	61fa      	str	r2, [r7, #28]
 800e7b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7ba:	69b9      	ldr	r1, [r7, #24]
 800e7bc:	69fa      	ldr	r2, [r7, #28]
 800e7be:	e841 2300 	strex	r3, r2, [r1]
 800e7c2:	617b      	str	r3, [r7, #20]
   return(result);
 800e7c4:	697b      	ldr	r3, [r7, #20]
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d1e5      	bne.n	800e796 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	2220      	movs	r2, #32
 800e7ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	2200      	movs	r2, #0
 800e7d6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e7da:	2303      	movs	r3, #3
 800e7dc:	e012      	b.n	800e804 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	2220      	movs	r2, #32
 800e7e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	2220      	movs	r2, #32
 800e7ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	2200      	movs	r2, #0
 800e7f8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	2200      	movs	r2, #0
 800e7fe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800e802:	2300      	movs	r3, #0
}
 800e804:	4618      	mov	r0, r3
 800e806:	3758      	adds	r7, #88	; 0x58
 800e808:	46bd      	mov	sp, r7
 800e80a:	bd80      	pop	{r7, pc}

0800e80c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e80c:	b580      	push	{r7, lr}
 800e80e:	b084      	sub	sp, #16
 800e810:	af00      	add	r7, sp, #0
 800e812:	60f8      	str	r0, [r7, #12]
 800e814:	60b9      	str	r1, [r7, #8]
 800e816:	603b      	str	r3, [r7, #0]
 800e818:	4613      	mov	r3, r2
 800e81a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e81c:	e049      	b.n	800e8b2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e81e:	69bb      	ldr	r3, [r7, #24]
 800e820:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e824:	d045      	beq.n	800e8b2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e826:	f7f5 fa47 	bl	8003cb8 <HAL_GetTick>
 800e82a:	4602      	mov	r2, r0
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	1ad3      	subs	r3, r2, r3
 800e830:	69ba      	ldr	r2, [r7, #24]
 800e832:	429a      	cmp	r2, r3
 800e834:	d302      	bcc.n	800e83c <UART_WaitOnFlagUntilTimeout+0x30>
 800e836:	69bb      	ldr	r3, [r7, #24]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d101      	bne.n	800e840 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e83c:	2303      	movs	r3, #3
 800e83e:	e048      	b.n	800e8d2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	f003 0304 	and.w	r3, r3, #4
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d031      	beq.n	800e8b2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	681b      	ldr	r3, [r3, #0]
 800e852:	69db      	ldr	r3, [r3, #28]
 800e854:	f003 0308 	and.w	r3, r3, #8
 800e858:	2b08      	cmp	r3, #8
 800e85a:	d110      	bne.n	800e87e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	2208      	movs	r2, #8
 800e862:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800e864:	68f8      	ldr	r0, [r7, #12]
 800e866:	f000 f839 	bl	800e8dc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	2208      	movs	r2, #8
 800e86e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	2200      	movs	r2, #0
 800e876:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800e87a:	2301      	movs	r3, #1
 800e87c:	e029      	b.n	800e8d2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e87e:	68fb      	ldr	r3, [r7, #12]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	69db      	ldr	r3, [r3, #28]
 800e884:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e888:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e88c:	d111      	bne.n	800e8b2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e896:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e898:	68f8      	ldr	r0, [r7, #12]
 800e89a:	f000 f81f 	bl	800e8dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	2220      	movs	r2, #32
 800e8a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	2200      	movs	r2, #0
 800e8aa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800e8ae:	2303      	movs	r3, #3
 800e8b0:	e00f      	b.n	800e8d2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	69da      	ldr	r2, [r3, #28]
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	4013      	ands	r3, r2
 800e8bc:	68ba      	ldr	r2, [r7, #8]
 800e8be:	429a      	cmp	r2, r3
 800e8c0:	bf0c      	ite	eq
 800e8c2:	2301      	moveq	r3, #1
 800e8c4:	2300      	movne	r3, #0
 800e8c6:	b2db      	uxtb	r3, r3
 800e8c8:	461a      	mov	r2, r3
 800e8ca:	79fb      	ldrb	r3, [r7, #7]
 800e8cc:	429a      	cmp	r2, r3
 800e8ce:	d0a6      	beq.n	800e81e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e8d0:	2300      	movs	r3, #0
}
 800e8d2:	4618      	mov	r0, r3
 800e8d4:	3710      	adds	r7, #16
 800e8d6:	46bd      	mov	sp, r7
 800e8d8:	bd80      	pop	{r7, pc}
	...

0800e8dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e8dc:	b480      	push	{r7}
 800e8de:	b095      	sub	sp, #84	; 0x54
 800e8e0:	af00      	add	r7, sp, #0
 800e8e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8ec:	e853 3f00 	ldrex	r3, [r3]
 800e8f0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800e8f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e8f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800e8f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	461a      	mov	r2, r3
 800e900:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e902:	643b      	str	r3, [r7, #64]	; 0x40
 800e904:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e906:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800e908:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e90a:	e841 2300 	strex	r3, r2, [r1]
 800e90e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800e910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e912:	2b00      	cmp	r3, #0
 800e914:	d1e6      	bne.n	800e8e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	3308      	adds	r3, #8
 800e91c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e91e:	6a3b      	ldr	r3, [r7, #32]
 800e920:	e853 3f00 	ldrex	r3, [r3]
 800e924:	61fb      	str	r3, [r7, #28]
   return(result);
 800e926:	69fa      	ldr	r2, [r7, #28]
 800e928:	4b1e      	ldr	r3, [pc, #120]	; (800e9a4 <UART_EndRxTransfer+0xc8>)
 800e92a:	4013      	ands	r3, r2
 800e92c:	64bb      	str	r3, [r7, #72]	; 0x48
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	681b      	ldr	r3, [r3, #0]
 800e932:	3308      	adds	r3, #8
 800e934:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e936:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e938:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e93a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800e93c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e93e:	e841 2300 	strex	r3, r2, [r1]
 800e942:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e946:	2b00      	cmp	r3, #0
 800e948:	d1e5      	bne.n	800e916 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800e94e:	2b01      	cmp	r3, #1
 800e950:	d118      	bne.n	800e984 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	e853 3f00 	ldrex	r3, [r3]
 800e95e:	60bb      	str	r3, [r7, #8]
   return(result);
 800e960:	68bb      	ldr	r3, [r7, #8]
 800e962:	f023 0310 	bic.w	r3, r3, #16
 800e966:	647b      	str	r3, [r7, #68]	; 0x44
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	461a      	mov	r2, r3
 800e96e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e970:	61bb      	str	r3, [r7, #24]
 800e972:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e974:	6979      	ldr	r1, [r7, #20]
 800e976:	69ba      	ldr	r2, [r7, #24]
 800e978:	e841 2300 	strex	r3, r2, [r1]
 800e97c:	613b      	str	r3, [r7, #16]
   return(result);
 800e97e:	693b      	ldr	r3, [r7, #16]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d1e6      	bne.n	800e952 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	2220      	movs	r2, #32
 800e988:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	2200      	movs	r2, #0
 800e990:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	2200      	movs	r2, #0
 800e996:	675a      	str	r2, [r3, #116]	; 0x74
}
 800e998:	bf00      	nop
 800e99a:	3754      	adds	r7, #84	; 0x54
 800e99c:	46bd      	mov	sp, r7
 800e99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9a2:	4770      	bx	lr
 800e9a4:	effffffe 	.word	0xeffffffe

0800e9a8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e9a8:	b480      	push	{r7}
 800e9aa:	b085      	sub	sp, #20
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e9b6:	2b01      	cmp	r3, #1
 800e9b8:	d101      	bne.n	800e9be <HAL_UARTEx_DisableFifoMode+0x16>
 800e9ba:	2302      	movs	r3, #2
 800e9bc:	e027      	b.n	800ea0e <HAL_UARTEx_DisableFifoMode+0x66>
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	2201      	movs	r2, #1
 800e9c2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	2224      	movs	r2, #36	; 0x24
 800e9ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	681a      	ldr	r2, [r3, #0]
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	681b      	ldr	r3, [r3, #0]
 800e9e0:	f022 0201 	bic.w	r2, r2, #1
 800e9e4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800e9ec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	68fa      	ldr	r2, [r7, #12]
 800e9fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	2220      	movs	r2, #32
 800ea00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	2200      	movs	r2, #0
 800ea08:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ea0c:	2300      	movs	r3, #0
}
 800ea0e:	4618      	mov	r0, r3
 800ea10:	3714      	adds	r7, #20
 800ea12:	46bd      	mov	sp, r7
 800ea14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea18:	4770      	bx	lr

0800ea1a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ea1a:	b580      	push	{r7, lr}
 800ea1c:	b084      	sub	sp, #16
 800ea1e:	af00      	add	r7, sp, #0
 800ea20:	6078      	str	r0, [r7, #4]
 800ea22:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ea2a:	2b01      	cmp	r3, #1
 800ea2c:	d101      	bne.n	800ea32 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ea2e:	2302      	movs	r3, #2
 800ea30:	e02d      	b.n	800ea8e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	2201      	movs	r2, #1
 800ea36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	2224      	movs	r2, #36	; 0x24
 800ea3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	681a      	ldr	r2, [r3, #0]
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	f022 0201 	bic.w	r2, r2, #1
 800ea58:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	689b      	ldr	r3, [r3, #8]
 800ea60:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	683a      	ldr	r2, [r7, #0]
 800ea6a:	430a      	orrs	r2, r1
 800ea6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ea6e:	6878      	ldr	r0, [r7, #4]
 800ea70:	f000 f850 	bl	800eb14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	68fa      	ldr	r2, [r7, #12]
 800ea7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	2220      	movs	r2, #32
 800ea80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	2200      	movs	r2, #0
 800ea88:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ea8c:	2300      	movs	r3, #0
}
 800ea8e:	4618      	mov	r0, r3
 800ea90:	3710      	adds	r7, #16
 800ea92:	46bd      	mov	sp, r7
 800ea94:	bd80      	pop	{r7, pc}

0800ea96 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ea96:	b580      	push	{r7, lr}
 800ea98:	b084      	sub	sp, #16
 800ea9a:	af00      	add	r7, sp, #0
 800ea9c:	6078      	str	r0, [r7, #4]
 800ea9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800eaa6:	2b01      	cmp	r3, #1
 800eaa8:	d101      	bne.n	800eaae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800eaaa:	2302      	movs	r3, #2
 800eaac:	e02d      	b.n	800eb0a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2201      	movs	r2, #1
 800eab2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2224      	movs	r2, #36	; 0x24
 800eaba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	681a      	ldr	r2, [r3, #0]
 800eacc:	687b      	ldr	r3, [r7, #4]
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	f022 0201 	bic.w	r2, r2, #1
 800ead4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	689b      	ldr	r3, [r3, #8]
 800eadc:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	683a      	ldr	r2, [r7, #0]
 800eae6:	430a      	orrs	r2, r1
 800eae8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800eaea:	6878      	ldr	r0, [r7, #4]
 800eaec:	f000 f812 	bl	800eb14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	68fa      	ldr	r2, [r7, #12]
 800eaf6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	2220      	movs	r2, #32
 800eafc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2200      	movs	r2, #0
 800eb04:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800eb08:	2300      	movs	r3, #0
}
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	3710      	adds	r7, #16
 800eb0e:	46bd      	mov	sp, r7
 800eb10:	bd80      	pop	{r7, pc}
	...

0800eb14 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800eb14:	b480      	push	{r7}
 800eb16:	b085      	sub	sp, #20
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d108      	bne.n	800eb36 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2201      	movs	r2, #1
 800eb28:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2201      	movs	r2, #1
 800eb30:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800eb34:	e031      	b.n	800eb9a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800eb36:	2310      	movs	r3, #16
 800eb38:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800eb3a:	2310      	movs	r3, #16
 800eb3c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	689b      	ldr	r3, [r3, #8]
 800eb44:	0e5b      	lsrs	r3, r3, #25
 800eb46:	b2db      	uxtb	r3, r3
 800eb48:	f003 0307 	and.w	r3, r3, #7
 800eb4c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	689b      	ldr	r3, [r3, #8]
 800eb54:	0f5b      	lsrs	r3, r3, #29
 800eb56:	b2db      	uxtb	r3, r3
 800eb58:	f003 0307 	and.w	r3, r3, #7
 800eb5c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eb5e:	7bbb      	ldrb	r3, [r7, #14]
 800eb60:	7b3a      	ldrb	r2, [r7, #12]
 800eb62:	4911      	ldr	r1, [pc, #68]	; (800eba8 <UARTEx_SetNbDataToProcess+0x94>)
 800eb64:	5c8a      	ldrb	r2, [r1, r2]
 800eb66:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800eb6a:	7b3a      	ldrb	r2, [r7, #12]
 800eb6c:	490f      	ldr	r1, [pc, #60]	; (800ebac <UARTEx_SetNbDataToProcess+0x98>)
 800eb6e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800eb70:	fb93 f3f2 	sdiv	r3, r3, r2
 800eb74:	b29a      	uxth	r2, r3
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eb7c:	7bfb      	ldrb	r3, [r7, #15]
 800eb7e:	7b7a      	ldrb	r2, [r7, #13]
 800eb80:	4909      	ldr	r1, [pc, #36]	; (800eba8 <UARTEx_SetNbDataToProcess+0x94>)
 800eb82:	5c8a      	ldrb	r2, [r1, r2]
 800eb84:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800eb88:	7b7a      	ldrb	r2, [r7, #13]
 800eb8a:	4908      	ldr	r1, [pc, #32]	; (800ebac <UARTEx_SetNbDataToProcess+0x98>)
 800eb8c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800eb8e:	fb93 f3f2 	sdiv	r3, r3, r2
 800eb92:	b29a      	uxth	r2, r3
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800eb9a:	bf00      	nop
 800eb9c:	3714      	adds	r7, #20
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba4:	4770      	bx	lr
 800eba6:	bf00      	nop
 800eba8:	0801ee00 	.word	0x0801ee00
 800ebac:	0801ee08 	.word	0x0801ee08

0800ebb0 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	b084      	sub	sp, #16
 800ebb4:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800ebb6:	4b87      	ldr	r3, [pc, #540]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ebb8:	22c0      	movs	r2, #192	; 0xc0
 800ebba:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800ebbc:	4b85      	ldr	r3, [pc, #532]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ebbe:	22a8      	movs	r2, #168	; 0xa8
 800ebc0:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800ebc2:	4b84      	ldr	r3, [pc, #528]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ebc4:	2201      	movs	r2, #1
 800ebc6:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 800ebc8:	4b82      	ldr	r3, [pc, #520]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ebca:	220a      	movs	r2, #10
 800ebcc:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800ebce:	4b82      	ldr	r3, [pc, #520]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ebd0:	22ff      	movs	r2, #255	; 0xff
 800ebd2:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800ebd4:	4b80      	ldr	r3, [pc, #512]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ebd6:	22ff      	movs	r2, #255	; 0xff
 800ebd8:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 0;
 800ebda:	4b7f      	ldr	r3, [pc, #508]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ebdc:	2200      	movs	r2, #0
 800ebde:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800ebe0:	4b7d      	ldr	r3, [pc, #500]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800ebe6:	4b7d      	ldr	r3, [pc, #500]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ebe8:	22c0      	movs	r2, #192	; 0xc0
 800ebea:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800ebec:	4b7b      	ldr	r3, [pc, #492]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ebee:	22a8      	movs	r2, #168	; 0xa8
 800ebf0:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800ebf2:	4b7a      	ldr	r3, [pc, #488]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ebf4:	2201      	movs	r2, #1
 800ebf6:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800ebf8:	4b78      	ldr	r3, [pc, #480]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ebfa:	2201      	movs	r2, #1
 800ebfc:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800ebfe:	f000 fd31 	bl	800f664 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800ec02:	4b74      	ldr	r3, [pc, #464]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	061a      	lsls	r2, r3, #24
 800ec08:	4b72      	ldr	r3, [pc, #456]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec0a:	785b      	ldrb	r3, [r3, #1]
 800ec0c:	041b      	lsls	r3, r3, #16
 800ec0e:	431a      	orrs	r2, r3
 800ec10:	4b70      	ldr	r3, [pc, #448]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec12:	789b      	ldrb	r3, [r3, #2]
 800ec14:	021b      	lsls	r3, r3, #8
 800ec16:	4313      	orrs	r3, r2
 800ec18:	4a6e      	ldr	r2, [pc, #440]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec1a:	78d2      	ldrb	r2, [r2, #3]
 800ec1c:	4313      	orrs	r3, r2
 800ec1e:	061a      	lsls	r2, r3, #24
 800ec20:	4b6c      	ldr	r3, [pc, #432]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec22:	781b      	ldrb	r3, [r3, #0]
 800ec24:	0619      	lsls	r1, r3, #24
 800ec26:	4b6b      	ldr	r3, [pc, #428]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec28:	785b      	ldrb	r3, [r3, #1]
 800ec2a:	041b      	lsls	r3, r3, #16
 800ec2c:	4319      	orrs	r1, r3
 800ec2e:	4b69      	ldr	r3, [pc, #420]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec30:	789b      	ldrb	r3, [r3, #2]
 800ec32:	021b      	lsls	r3, r3, #8
 800ec34:	430b      	orrs	r3, r1
 800ec36:	4967      	ldr	r1, [pc, #412]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec38:	78c9      	ldrb	r1, [r1, #3]
 800ec3a:	430b      	orrs	r3, r1
 800ec3c:	021b      	lsls	r3, r3, #8
 800ec3e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ec42:	431a      	orrs	r2, r3
 800ec44:	4b63      	ldr	r3, [pc, #396]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec46:	781b      	ldrb	r3, [r3, #0]
 800ec48:	0619      	lsls	r1, r3, #24
 800ec4a:	4b62      	ldr	r3, [pc, #392]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec4c:	785b      	ldrb	r3, [r3, #1]
 800ec4e:	041b      	lsls	r3, r3, #16
 800ec50:	4319      	orrs	r1, r3
 800ec52:	4b60      	ldr	r3, [pc, #384]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec54:	789b      	ldrb	r3, [r3, #2]
 800ec56:	021b      	lsls	r3, r3, #8
 800ec58:	430b      	orrs	r3, r1
 800ec5a:	495e      	ldr	r1, [pc, #376]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec5c:	78c9      	ldrb	r1, [r1, #3]
 800ec5e:	430b      	orrs	r3, r1
 800ec60:	0a1b      	lsrs	r3, r3, #8
 800ec62:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ec66:	431a      	orrs	r2, r3
 800ec68:	4b5a      	ldr	r3, [pc, #360]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec6a:	781b      	ldrb	r3, [r3, #0]
 800ec6c:	0619      	lsls	r1, r3, #24
 800ec6e:	4b59      	ldr	r3, [pc, #356]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec70:	785b      	ldrb	r3, [r3, #1]
 800ec72:	041b      	lsls	r3, r3, #16
 800ec74:	4319      	orrs	r1, r3
 800ec76:	4b57      	ldr	r3, [pc, #348]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec78:	789b      	ldrb	r3, [r3, #2]
 800ec7a:	021b      	lsls	r3, r3, #8
 800ec7c:	430b      	orrs	r3, r1
 800ec7e:	4955      	ldr	r1, [pc, #340]	; (800edd4 <MX_LWIP_Init+0x224>)
 800ec80:	78c9      	ldrb	r1, [r1, #3]
 800ec82:	430b      	orrs	r3, r1
 800ec84:	0e1b      	lsrs	r3, r3, #24
 800ec86:	4313      	orrs	r3, r2
 800ec88:	4a55      	ldr	r2, [pc, #340]	; (800ede0 <MX_LWIP_Init+0x230>)
 800ec8a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800ec8c:	4b52      	ldr	r3, [pc, #328]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ec8e:	781b      	ldrb	r3, [r3, #0]
 800ec90:	061a      	lsls	r2, r3, #24
 800ec92:	4b51      	ldr	r3, [pc, #324]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ec94:	785b      	ldrb	r3, [r3, #1]
 800ec96:	041b      	lsls	r3, r3, #16
 800ec98:	431a      	orrs	r2, r3
 800ec9a:	4b4f      	ldr	r3, [pc, #316]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ec9c:	789b      	ldrb	r3, [r3, #2]
 800ec9e:	021b      	lsls	r3, r3, #8
 800eca0:	4313      	orrs	r3, r2
 800eca2:	4a4d      	ldr	r2, [pc, #308]	; (800edd8 <MX_LWIP_Init+0x228>)
 800eca4:	78d2      	ldrb	r2, [r2, #3]
 800eca6:	4313      	orrs	r3, r2
 800eca8:	061a      	lsls	r2, r3, #24
 800ecaa:	4b4b      	ldr	r3, [pc, #300]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ecac:	781b      	ldrb	r3, [r3, #0]
 800ecae:	0619      	lsls	r1, r3, #24
 800ecb0:	4b49      	ldr	r3, [pc, #292]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ecb2:	785b      	ldrb	r3, [r3, #1]
 800ecb4:	041b      	lsls	r3, r3, #16
 800ecb6:	4319      	orrs	r1, r3
 800ecb8:	4b47      	ldr	r3, [pc, #284]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ecba:	789b      	ldrb	r3, [r3, #2]
 800ecbc:	021b      	lsls	r3, r3, #8
 800ecbe:	430b      	orrs	r3, r1
 800ecc0:	4945      	ldr	r1, [pc, #276]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ecc2:	78c9      	ldrb	r1, [r1, #3]
 800ecc4:	430b      	orrs	r3, r1
 800ecc6:	021b      	lsls	r3, r3, #8
 800ecc8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800eccc:	431a      	orrs	r2, r3
 800ecce:	4b42      	ldr	r3, [pc, #264]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ecd0:	781b      	ldrb	r3, [r3, #0]
 800ecd2:	0619      	lsls	r1, r3, #24
 800ecd4:	4b40      	ldr	r3, [pc, #256]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ecd6:	785b      	ldrb	r3, [r3, #1]
 800ecd8:	041b      	lsls	r3, r3, #16
 800ecda:	4319      	orrs	r1, r3
 800ecdc:	4b3e      	ldr	r3, [pc, #248]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ecde:	789b      	ldrb	r3, [r3, #2]
 800ece0:	021b      	lsls	r3, r3, #8
 800ece2:	430b      	orrs	r3, r1
 800ece4:	493c      	ldr	r1, [pc, #240]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ece6:	78c9      	ldrb	r1, [r1, #3]
 800ece8:	430b      	orrs	r3, r1
 800ecea:	0a1b      	lsrs	r3, r3, #8
 800ecec:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ecf0:	431a      	orrs	r2, r3
 800ecf2:	4b39      	ldr	r3, [pc, #228]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ecf4:	781b      	ldrb	r3, [r3, #0]
 800ecf6:	0619      	lsls	r1, r3, #24
 800ecf8:	4b37      	ldr	r3, [pc, #220]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ecfa:	785b      	ldrb	r3, [r3, #1]
 800ecfc:	041b      	lsls	r3, r3, #16
 800ecfe:	4319      	orrs	r1, r3
 800ed00:	4b35      	ldr	r3, [pc, #212]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ed02:	789b      	ldrb	r3, [r3, #2]
 800ed04:	021b      	lsls	r3, r3, #8
 800ed06:	430b      	orrs	r3, r1
 800ed08:	4933      	ldr	r1, [pc, #204]	; (800edd8 <MX_LWIP_Init+0x228>)
 800ed0a:	78c9      	ldrb	r1, [r1, #3]
 800ed0c:	430b      	orrs	r3, r1
 800ed0e:	0e1b      	lsrs	r3, r3, #24
 800ed10:	4313      	orrs	r3, r2
 800ed12:	4a34      	ldr	r2, [pc, #208]	; (800ede4 <MX_LWIP_Init+0x234>)
 800ed14:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800ed16:	4b31      	ldr	r3, [pc, #196]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed18:	781b      	ldrb	r3, [r3, #0]
 800ed1a:	061a      	lsls	r2, r3, #24
 800ed1c:	4b2f      	ldr	r3, [pc, #188]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed1e:	785b      	ldrb	r3, [r3, #1]
 800ed20:	041b      	lsls	r3, r3, #16
 800ed22:	431a      	orrs	r2, r3
 800ed24:	4b2d      	ldr	r3, [pc, #180]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed26:	789b      	ldrb	r3, [r3, #2]
 800ed28:	021b      	lsls	r3, r3, #8
 800ed2a:	4313      	orrs	r3, r2
 800ed2c:	4a2b      	ldr	r2, [pc, #172]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed2e:	78d2      	ldrb	r2, [r2, #3]
 800ed30:	4313      	orrs	r3, r2
 800ed32:	061a      	lsls	r2, r3, #24
 800ed34:	4b29      	ldr	r3, [pc, #164]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed36:	781b      	ldrb	r3, [r3, #0]
 800ed38:	0619      	lsls	r1, r3, #24
 800ed3a:	4b28      	ldr	r3, [pc, #160]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed3c:	785b      	ldrb	r3, [r3, #1]
 800ed3e:	041b      	lsls	r3, r3, #16
 800ed40:	4319      	orrs	r1, r3
 800ed42:	4b26      	ldr	r3, [pc, #152]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed44:	789b      	ldrb	r3, [r3, #2]
 800ed46:	021b      	lsls	r3, r3, #8
 800ed48:	430b      	orrs	r3, r1
 800ed4a:	4924      	ldr	r1, [pc, #144]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed4c:	78c9      	ldrb	r1, [r1, #3]
 800ed4e:	430b      	orrs	r3, r1
 800ed50:	021b      	lsls	r3, r3, #8
 800ed52:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ed56:	431a      	orrs	r2, r3
 800ed58:	4b20      	ldr	r3, [pc, #128]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed5a:	781b      	ldrb	r3, [r3, #0]
 800ed5c:	0619      	lsls	r1, r3, #24
 800ed5e:	4b1f      	ldr	r3, [pc, #124]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed60:	785b      	ldrb	r3, [r3, #1]
 800ed62:	041b      	lsls	r3, r3, #16
 800ed64:	4319      	orrs	r1, r3
 800ed66:	4b1d      	ldr	r3, [pc, #116]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed68:	789b      	ldrb	r3, [r3, #2]
 800ed6a:	021b      	lsls	r3, r3, #8
 800ed6c:	430b      	orrs	r3, r1
 800ed6e:	491b      	ldr	r1, [pc, #108]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed70:	78c9      	ldrb	r1, [r1, #3]
 800ed72:	430b      	orrs	r3, r1
 800ed74:	0a1b      	lsrs	r3, r3, #8
 800ed76:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ed7a:	431a      	orrs	r2, r3
 800ed7c:	4b17      	ldr	r3, [pc, #92]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed7e:	781b      	ldrb	r3, [r3, #0]
 800ed80:	0619      	lsls	r1, r3, #24
 800ed82:	4b16      	ldr	r3, [pc, #88]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed84:	785b      	ldrb	r3, [r3, #1]
 800ed86:	041b      	lsls	r3, r3, #16
 800ed88:	4319      	orrs	r1, r3
 800ed8a:	4b14      	ldr	r3, [pc, #80]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed8c:	789b      	ldrb	r3, [r3, #2]
 800ed8e:	021b      	lsls	r3, r3, #8
 800ed90:	430b      	orrs	r3, r1
 800ed92:	4912      	ldr	r1, [pc, #72]	; (800eddc <MX_LWIP_Init+0x22c>)
 800ed94:	78c9      	ldrb	r1, [r1, #3]
 800ed96:	430b      	orrs	r3, r1
 800ed98:	0e1b      	lsrs	r3, r3, #24
 800ed9a:	4313      	orrs	r3, r2
 800ed9c:	4a12      	ldr	r2, [pc, #72]	; (800ede8 <MX_LWIP_Init+0x238>)
 800ed9e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800eda0:	4b12      	ldr	r3, [pc, #72]	; (800edec <MX_LWIP_Init+0x23c>)
 800eda2:	9302      	str	r3, [sp, #8]
 800eda4:	4b12      	ldr	r3, [pc, #72]	; (800edf0 <MX_LWIP_Init+0x240>)
 800eda6:	9301      	str	r3, [sp, #4]
 800eda8:	2300      	movs	r3, #0
 800edaa:	9300      	str	r3, [sp, #0]
 800edac:	4b0e      	ldr	r3, [pc, #56]	; (800ede8 <MX_LWIP_Init+0x238>)
 800edae:	4a0d      	ldr	r2, [pc, #52]	; (800ede4 <MX_LWIP_Init+0x234>)
 800edb0:	490b      	ldr	r1, [pc, #44]	; (800ede0 <MX_LWIP_Init+0x230>)
 800edb2:	4810      	ldr	r0, [pc, #64]	; (800edf4 <MX_LWIP_Init+0x244>)
 800edb4:	f001 f92c 	bl	8010010 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800edb8:	480e      	ldr	r0, [pc, #56]	; (800edf4 <MX_LWIP_Init+0x244>)
 800edba:	f001 fadb 	bl	8010374 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800edbe:	480d      	ldr	r0, [pc, #52]	; (800edf4 <MX_LWIP_Init+0x244>)
 800edc0:	f001 fae8 	bl	8010394 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800edc4:	490c      	ldr	r1, [pc, #48]	; (800edf8 <MX_LWIP_Init+0x248>)
 800edc6:	480b      	ldr	r0, [pc, #44]	; (800edf4 <MX_LWIP_Init+0x244>)
 800edc8:	f001 fbe6 	bl	8010598 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800edcc:	bf00      	nop
 800edce:	46bd      	mov	sp, r7
 800edd0:	bd80      	pop	{r7, pc}
 800edd2:	bf00      	nop
 800edd4:	200006b4 	.word	0x200006b4
 800edd8:	200006b8 	.word	0x200006b8
 800eddc:	200006bc 	.word	0x200006bc
 800ede0:	200006a8 	.word	0x200006a8
 800ede4:	200006ac 	.word	0x200006ac
 800ede8:	200006b0 	.word	0x200006b0
 800edec:	08018de5 	.word	0x08018de5
 800edf0:	0800f041 	.word	0x0800f041
 800edf4:	20000674 	.word	0x20000674
 800edf8:	0800edfd 	.word	0x0800edfd

0800edfc <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800edfc:	b480      	push	{r7}
 800edfe:	b083      	sub	sp, #12
 800ee00:	af00      	add	r7, sp, #0
 800ee02:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800ee04:	bf00      	nop
 800ee06:	370c      	adds	r7, #12
 800ee08:	46bd      	mov	sp, r7
 800ee0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee0e:	4770      	bx	lr

0800ee10 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800ee10:	b580      	push	{r7, lr}
 800ee12:	b084      	sub	sp, #16
 800ee14:	af00      	add	r7, sp, #0
 800ee16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800ee18:	2300      	movs	r3, #0
 800ee1a:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800ee1c:	4b3f      	ldr	r3, [pc, #252]	; (800ef1c <low_level_init+0x10c>)
 800ee1e:	4a40      	ldr	r2, [pc, #256]	; (800ef20 <low_level_init+0x110>)
 800ee20:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800ee22:	2300      	movs	r3, #0
 800ee24:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800ee26:	2380      	movs	r3, #128	; 0x80
 800ee28:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800ee2a:	23e1      	movs	r3, #225	; 0xe1
 800ee2c:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800ee2e:	2300      	movs	r3, #0
 800ee30:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800ee32:	2300      	movs	r3, #0
 800ee34:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800ee36:	2300      	movs	r3, #0
 800ee38:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800ee3a:	4a38      	ldr	r2, [pc, #224]	; (800ef1c <low_level_init+0x10c>)
 800ee3c:	f107 0308 	add.w	r3, r7, #8
 800ee40:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800ee42:	4b36      	ldr	r3, [pc, #216]	; (800ef1c <low_level_init+0x10c>)
 800ee44:	2201      	movs	r2, #1
 800ee46:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800ee48:	4b34      	ldr	r3, [pc, #208]	; (800ef1c <low_level_init+0x10c>)
 800ee4a:	4a36      	ldr	r2, [pc, #216]	; (800ef24 <low_level_init+0x114>)
 800ee4c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800ee4e:	4b33      	ldr	r3, [pc, #204]	; (800ef1c <low_level_init+0x10c>)
 800ee50:	4a35      	ldr	r2, [pc, #212]	; (800ef28 <low_level_init+0x118>)
 800ee52:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800ee54:	4b31      	ldr	r3, [pc, #196]	; (800ef1c <low_level_init+0x10c>)
 800ee56:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800ee5a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800ee5c:	482f      	ldr	r0, [pc, #188]	; (800ef1c <low_level_init+0x10c>)
 800ee5e:	f7f7 f85b 	bl	8005f18 <HAL_ETH_Init>
 800ee62:	4603      	mov	r3, r0
 800ee64:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800ee66:	2238      	movs	r2, #56	; 0x38
 800ee68:	2100      	movs	r1, #0
 800ee6a:	4830      	ldr	r0, [pc, #192]	; (800ef2c <low_level_init+0x11c>)
 800ee6c:	f00a ff22 	bl	8019cb4 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800ee70:	4b2e      	ldr	r3, [pc, #184]	; (800ef2c <low_level_init+0x11c>)
 800ee72:	2221      	movs	r2, #33	; 0x21
 800ee74:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800ee76:	4b2d      	ldr	r3, [pc, #180]	; (800ef2c <low_level_init+0x11c>)
 800ee78:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800ee7c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800ee7e:	4b2b      	ldr	r3, [pc, #172]	; (800ef2c <low_level_init+0x11c>)
 800ee80:	2200      	movs	r2, #0
 800ee82:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800ee84:	482a      	ldr	r0, [pc, #168]	; (800ef30 <low_level_init+0x120>)
 800ee86:	f000 ff8b 	bl	800fda0 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	2206      	movs	r2, #6
 800ee8e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800ee92:	4b22      	ldr	r3, [pc, #136]	; (800ef1c <low_level_init+0x10c>)
 800ee94:	685b      	ldr	r3, [r3, #4]
 800ee96:	781a      	ldrb	r2, [r3, #0]
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800ee9e:	4b1f      	ldr	r3, [pc, #124]	; (800ef1c <low_level_init+0x10c>)
 800eea0:	685b      	ldr	r3, [r3, #4]
 800eea2:	785a      	ldrb	r2, [r3, #1]
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800eeaa:	4b1c      	ldr	r3, [pc, #112]	; (800ef1c <low_level_init+0x10c>)
 800eeac:	685b      	ldr	r3, [r3, #4]
 800eeae:	789a      	ldrb	r2, [r3, #2]
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800eeb6:	4b19      	ldr	r3, [pc, #100]	; (800ef1c <low_level_init+0x10c>)
 800eeb8:	685b      	ldr	r3, [r3, #4]
 800eeba:	78da      	ldrb	r2, [r3, #3]
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800eec2:	4b16      	ldr	r3, [pc, #88]	; (800ef1c <low_level_init+0x10c>)
 800eec4:	685b      	ldr	r3, [r3, #4]
 800eec6:	791a      	ldrb	r2, [r3, #4]
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800eece:	4b13      	ldr	r3, [pc, #76]	; (800ef1c <low_level_init+0x10c>)
 800eed0:	685b      	ldr	r3, [r3, #4]
 800eed2:	795a      	ldrb	r2, [r3, #5]
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800eee0:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800eee8:	f043 030a 	orr.w	r3, r3, #10
 800eeec:	b2da      	uxtb	r2, r3
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800eef4:	490f      	ldr	r1, [pc, #60]	; (800ef34 <low_level_init+0x124>)
 800eef6:	4810      	ldr	r0, [pc, #64]	; (800ef38 <low_level_init+0x128>)
 800eef8:	f7f4 fcf7 	bl	80038ea <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 800eefc:	480e      	ldr	r0, [pc, #56]	; (800ef38 <low_level_init+0x128>)
 800eefe:	f7f4 fd26 	bl	800394e <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 800ef02:	7bfb      	ldrb	r3, [r7, #15]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d103      	bne.n	800ef10 <low_level_init+0x100>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800ef08:	6878      	ldr	r0, [r7, #4]
 800ef0a:	f000 fa05 	bl	800f318 <ethernet_link_check_state>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800ef0e:	e001      	b.n	800ef14 <low_level_init+0x104>
    Error_Handler();
 800ef10:	f7f3 ff94 	bl	8002e3c <Error_Handler>
}
 800ef14:	bf00      	nop
 800ef16:	3710      	adds	r7, #16
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	bd80      	pop	{r7, pc}
 800ef1c:	200006c8 	.word	0x200006c8
 800ef20:	40028000 	.word	0x40028000
 800ef24:	30040060 	.word	0x30040060
 800ef28:	30040000 	.word	0x30040000
 800ef2c:	20000778 	.word	0x20000778
 800ef30:	0801ee10 	.word	0x0801ee10
 800ef34:	20000044 	.word	0x20000044
 800ef38:	200007b0 	.word	0x200007b0

0800ef3c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b092      	sub	sp, #72	; 0x48
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
 800ef44:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800ef46:	2300      	movs	r3, #0
 800ef48:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q = NULL;
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	643b      	str	r3, [r7, #64]	; 0x40
  err_t errval = ERR_OK;
 800ef4e:	2300      	movs	r3, #0
 800ef50:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800ef54:	f107 030c 	add.w	r3, r7, #12
 800ef58:	2230      	movs	r2, #48	; 0x30
 800ef5a:	2100      	movs	r1, #0
 800ef5c:	4618      	mov	r0, r3
 800ef5e:	f00a fea9 	bl	8019cb4 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800ef62:	f107 030c 	add.w	r3, r7, #12
 800ef66:	2230      	movs	r2, #48	; 0x30
 800ef68:	2100      	movs	r1, #0
 800ef6a:	4618      	mov	r0, r3
 800ef6c:	f00a fea2 	bl	8019cb4 <memset>

  for(q = p; q != NULL; q = q->next)
 800ef70:	683b      	ldr	r3, [r7, #0]
 800ef72:	643b      	str	r3, [r7, #64]	; 0x40
 800ef74:	e045      	b.n	800f002 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800ef76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ef78:	2b03      	cmp	r3, #3
 800ef7a:	d902      	bls.n	800ef82 <low_level_output+0x46>
      return ERR_IF;
 800ef7c:	f06f 030b 	mvn.w	r3, #11
 800ef80:	e055      	b.n	800f02e <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 800ef82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef84:	6859      	ldr	r1, [r3, #4]
 800ef86:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ef88:	4613      	mov	r3, r2
 800ef8a:	005b      	lsls	r3, r3, #1
 800ef8c:	4413      	add	r3, r2
 800ef8e:	009b      	lsls	r3, r3, #2
 800ef90:	3348      	adds	r3, #72	; 0x48
 800ef92:	443b      	add	r3, r7
 800ef94:	3b3c      	subs	r3, #60	; 0x3c
 800ef96:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800ef98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ef9a:	895b      	ldrh	r3, [r3, #10]
 800ef9c:	4619      	mov	r1, r3
 800ef9e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800efa0:	4613      	mov	r3, r2
 800efa2:	005b      	lsls	r3, r3, #1
 800efa4:	4413      	add	r3, r2
 800efa6:	009b      	lsls	r3, r3, #2
 800efa8:	3348      	adds	r3, #72	; 0x48
 800efaa:	443b      	add	r3, r7
 800efac:	3b38      	subs	r3, #56	; 0x38
 800efae:	6019      	str	r1, [r3, #0]

    if(i>0)
 800efb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d011      	beq.n	800efda <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800efb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efb8:	1e5a      	subs	r2, r3, #1
 800efba:	f107 000c 	add.w	r0, r7, #12
 800efbe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800efc0:	460b      	mov	r3, r1
 800efc2:	005b      	lsls	r3, r3, #1
 800efc4:	440b      	add	r3, r1
 800efc6:	009b      	lsls	r3, r3, #2
 800efc8:	18c1      	adds	r1, r0, r3
 800efca:	4613      	mov	r3, r2
 800efcc:	005b      	lsls	r3, r3, #1
 800efce:	4413      	add	r3, r2
 800efd0:	009b      	lsls	r3, r3, #2
 800efd2:	3348      	adds	r3, #72	; 0x48
 800efd4:	443b      	add	r3, r7
 800efd6:	3b34      	subs	r3, #52	; 0x34
 800efd8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800efda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d109      	bne.n	800eff6 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800efe2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800efe4:	4613      	mov	r3, r2
 800efe6:	005b      	lsls	r3, r3, #1
 800efe8:	4413      	add	r3, r2
 800efea:	009b      	lsls	r3, r3, #2
 800efec:	3348      	adds	r3, #72	; 0x48
 800efee:	443b      	add	r3, r7
 800eff0:	3b34      	subs	r3, #52	; 0x34
 800eff2:	2200      	movs	r2, #0
 800eff4:	601a      	str	r2, [r3, #0]
    }

    i++;
 800eff6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eff8:	3301      	adds	r3, #1
 800effa:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 800effc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	643b      	str	r3, [r7, #64]	; 0x40
 800f002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f004:	2b00      	cmp	r3, #0
 800f006:	d1b6      	bne.n	800ef76 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800f008:	683b      	ldr	r3, [r7, #0]
 800f00a:	891b      	ldrh	r3, [r3, #8]
 800f00c:	461a      	mov	r2, r3
 800f00e:	4b0a      	ldr	r3, [pc, #40]	; (800f038 <low_level_output+0xfc>)
 800f010:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800f012:	4a09      	ldr	r2, [pc, #36]	; (800f038 <low_level_output+0xfc>)
 800f014:	f107 030c 	add.w	r3, r7, #12
 800f018:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800f01a:	4a07      	ldr	r2, [pc, #28]	; (800f038 <low_level_output+0xfc>)
 800f01c:	683b      	ldr	r3, [r7, #0]
 800f01e:	6353      	str	r3, [r2, #52]	; 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800f020:	2214      	movs	r2, #20
 800f022:	4905      	ldr	r1, [pc, #20]	; (800f038 <low_level_output+0xfc>)
 800f024:	4805      	ldr	r0, [pc, #20]	; (800f03c <low_level_output+0x100>)
 800f026:	f7f7 f90f 	bl	8006248 <HAL_ETH_Transmit>

  return errval;
 800f02a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800f02e:	4618      	mov	r0, r3
 800f030:	3748      	adds	r7, #72	; 0x48
 800f032:	46bd      	mov	sp, r7
 800f034:	bd80      	pop	{r7, pc}
 800f036:	bf00      	nop
 800f038:	20000778 	.word	0x20000778
 800f03c:	200006c8 	.word	0x200006c8

0800f040 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800f040:	b580      	push	{r7, lr}
 800f042:	b082      	sub	sp, #8
 800f044:	af00      	add	r7, sp, #0
 800f046:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d106      	bne.n	800f05c <ethernetif_init+0x1c>
 800f04e:	4b0e      	ldr	r3, [pc, #56]	; (800f088 <ethernetif_init+0x48>)
 800f050:	f240 1285 	movw	r2, #389	; 0x185
 800f054:	490d      	ldr	r1, [pc, #52]	; (800f08c <ethernetif_init+0x4c>)
 800f056:	480e      	ldr	r0, [pc, #56]	; (800f090 <ethernetif_init+0x50>)
 800f058:	f00a fcd6 	bl	8019a08 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	2273      	movs	r2, #115	; 0x73
 800f060:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	2274      	movs	r2, #116	; 0x74
 800f068:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	4a09      	ldr	r2, [pc, #36]	; (800f094 <ethernetif_init+0x54>)
 800f070:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	4a08      	ldr	r2, [pc, #32]	; (800f098 <ethernetif_init+0x58>)
 800f076:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800f078:	6878      	ldr	r0, [r7, #4]
 800f07a:	f7ff fec9 	bl	800ee10 <low_level_init>

  return ERR_OK;
 800f07e:	2300      	movs	r3, #0
}
 800f080:	4618      	mov	r0, r3
 800f082:	3708      	adds	r7, #8
 800f084:	46bd      	mov	sp, r7
 800f086:	bd80      	pop	{r7, pc}
 800f088:	0801c3d8 	.word	0x0801c3d8
 800f08c:	0801c3f4 	.word	0x0801c3f4
 800f090:	0801c404 	.word	0x0801c404
 800f094:	08017251 	.word	0x08017251
 800f098:	0800ef3d 	.word	0x0800ef3d

0800f09c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800f09c:	b580      	push	{r7, lr}
 800f09e:	b084      	sub	sp, #16
 800f0a0:	af00      	add	r7, sp, #0
 800f0a2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800f0a8:	68f9      	ldr	r1, [r7, #12]
 800f0aa:	4807      	ldr	r0, [pc, #28]	; (800f0c8 <pbuf_free_custom+0x2c>)
 800f0ac:	f000 ff5a 	bl	800ff64 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800f0b0:	4b06      	ldr	r3, [pc, #24]	; (800f0cc <pbuf_free_custom+0x30>)
 800f0b2:	781b      	ldrb	r3, [r3, #0]
 800f0b4:	2b01      	cmp	r3, #1
 800f0b6:	d102      	bne.n	800f0be <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800f0b8:	4b04      	ldr	r3, [pc, #16]	; (800f0cc <pbuf_free_custom+0x30>)
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	701a      	strb	r2, [r3, #0]
  }
}
 800f0be:	bf00      	nop
 800f0c0:	3710      	adds	r7, #16
 800f0c2:	46bd      	mov	sp, r7
 800f0c4:	bd80      	pop	{r7, pc}
 800f0c6:	bf00      	nop
 800f0c8:	0801ee10 	.word	0x0801ee10
 800f0cc:	200006c4 	.word	0x200006c4

0800f0d0 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800f0d0:	b580      	push	{r7, lr}
 800f0d2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800f0d4:	f7f4 fdf0 	bl	8003cb8 <HAL_GetTick>
 800f0d8:	4603      	mov	r3, r0
}
 800f0da:	4618      	mov	r0, r3
 800f0dc:	bd80      	pop	{r7, pc}
	...

0800f0e0 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b08e      	sub	sp, #56	; 0x38
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f0e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f0ec:	2200      	movs	r2, #0
 800f0ee:	601a      	str	r2, [r3, #0]
 800f0f0:	605a      	str	r2, [r3, #4]
 800f0f2:	609a      	str	r2, [r3, #8]
 800f0f4:	60da      	str	r2, [r3, #12]
 800f0f6:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	4a59      	ldr	r2, [pc, #356]	; (800f264 <HAL_ETH_MspInit+0x184>)
 800f0fe:	4293      	cmp	r3, r2
 800f100:	f040 80ab 	bne.w	800f25a <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800f104:	4b58      	ldr	r3, [pc, #352]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f106:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f10a:	4a57      	ldr	r2, [pc, #348]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f10c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f110:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f114:	4b54      	ldr	r3, [pc, #336]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f116:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f11a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800f11e:	623b      	str	r3, [r7, #32]
 800f120:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800f122:	4b51      	ldr	r3, [pc, #324]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f124:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f128:	4a4f      	ldr	r2, [pc, #316]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f12a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f12e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f132:	4b4d      	ldr	r3, [pc, #308]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f134:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f138:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f13c:	61fb      	str	r3, [r7, #28]
 800f13e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 800f140:	4b49      	ldr	r3, [pc, #292]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f142:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f146:	4a48      	ldr	r2, [pc, #288]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f148:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f14c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800f150:	4b45      	ldr	r3, [pc, #276]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f152:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800f156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f15a:	61bb      	str	r3, [r7, #24]
 800f15c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f15e:	4b42      	ldr	r3, [pc, #264]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f160:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f164:	4a40      	ldr	r2, [pc, #256]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f166:	f043 0304 	orr.w	r3, r3, #4
 800f16a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f16e:	4b3e      	ldr	r3, [pc, #248]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f170:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f174:	f003 0304 	and.w	r3, r3, #4
 800f178:	617b      	str	r3, [r7, #20]
 800f17a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f17c:	4b3a      	ldr	r3, [pc, #232]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f17e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f182:	4a39      	ldr	r2, [pc, #228]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f184:	f043 0301 	orr.w	r3, r3, #1
 800f188:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f18c:	4b36      	ldr	r3, [pc, #216]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f18e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f192:	f003 0301 	and.w	r3, r3, #1
 800f196:	613b      	str	r3, [r7, #16]
 800f198:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f19a:	4b33      	ldr	r3, [pc, #204]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f19c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f1a0:	4a31      	ldr	r2, [pc, #196]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f1a2:	f043 0302 	orr.w	r3, r3, #2
 800f1a6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f1aa:	4b2f      	ldr	r3, [pc, #188]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f1ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f1b0:	f003 0302 	and.w	r3, r3, #2
 800f1b4:	60fb      	str	r3, [r7, #12]
 800f1b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f1b8:	4b2b      	ldr	r3, [pc, #172]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f1ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f1be:	4a2a      	ldr	r2, [pc, #168]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f1c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f1c4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800f1c8:	4b27      	ldr	r3, [pc, #156]	; (800f268 <HAL_ETH_MspInit+0x188>)
 800f1ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800f1ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f1d2:	60bb      	str	r3, [r7, #8]
 800f1d4:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800f1d6:	2332      	movs	r3, #50	; 0x32
 800f1d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f1da:	2302      	movs	r3, #2
 800f1dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f1de:	2300      	movs	r3, #0
 800f1e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f1e6:	230b      	movs	r3, #11
 800f1e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f1ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f1ee:	4619      	mov	r1, r3
 800f1f0:	481e      	ldr	r0, [pc, #120]	; (800f26c <HAL_ETH_MspInit+0x18c>)
 800f1f2:	f7f8 f991 	bl	8007518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800f1f6:	2386      	movs	r3, #134	; 0x86
 800f1f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f1fa:	2302      	movs	r3, #2
 800f1fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f1fe:	2300      	movs	r3, #0
 800f200:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f202:	2300      	movs	r3, #0
 800f204:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f206:	230b      	movs	r3, #11
 800f208:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f20a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f20e:	4619      	mov	r1, r3
 800f210:	4817      	ldr	r0, [pc, #92]	; (800f270 <HAL_ETH_MspInit+0x190>)
 800f212:	f7f8 f981 	bl	8007518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800f216:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f21a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f21c:	2302      	movs	r3, #2
 800f21e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f220:	2300      	movs	r3, #0
 800f222:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f224:	2300      	movs	r3, #0
 800f226:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f228:	230b      	movs	r3, #11
 800f22a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f22c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f230:	4619      	mov	r1, r3
 800f232:	4810      	ldr	r0, [pc, #64]	; (800f274 <HAL_ETH_MspInit+0x194>)
 800f234:	f7f8 f970 	bl	8007518 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800f238:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800f23c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f23e:	2302      	movs	r3, #2
 800f240:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f242:	2300      	movs	r3, #0
 800f244:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f246:	2300      	movs	r3, #0
 800f248:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800f24a:	230b      	movs	r3, #11
 800f24c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f24e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f252:	4619      	mov	r1, r3
 800f254:	4808      	ldr	r0, [pc, #32]	; (800f278 <HAL_ETH_MspInit+0x198>)
 800f256:	f7f8 f95f 	bl	8007518 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800f25a:	bf00      	nop
 800f25c:	3738      	adds	r7, #56	; 0x38
 800f25e:	46bd      	mov	sp, r7
 800f260:	bd80      	pop	{r7, pc}
 800f262:	bf00      	nop
 800f264:	40028000 	.word	0x40028000
 800f268:	58024400 	.word	0x58024400
 800f26c:	58020800 	.word	0x58020800
 800f270:	58020000 	.word	0x58020000
 800f274:	58020400 	.word	0x58020400
 800f278:	58021800 	.word	0x58021800

0800f27c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800f280:	4802      	ldr	r0, [pc, #8]	; (800f28c <ETH_PHY_IO_Init+0x10>)
 800f282:	f7f7 fb7d 	bl	8006980 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800f286:	2300      	movs	r3, #0
}
 800f288:	4618      	mov	r0, r3
 800f28a:	bd80      	pop	{r7, pc}
 800f28c:	200006c8 	.word	0x200006c8

0800f290 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800f290:	b480      	push	{r7}
 800f292:	af00      	add	r7, sp, #0
  return 0;
 800f294:	2300      	movs	r3, #0
}
 800f296:	4618      	mov	r0, r3
 800f298:	46bd      	mov	sp, r7
 800f29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f29e:	4770      	bx	lr

0800f2a0 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b084      	sub	sp, #16
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	60f8      	str	r0, [r7, #12]
 800f2a8:	60b9      	str	r1, [r7, #8]
 800f2aa:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	68ba      	ldr	r2, [r7, #8]
 800f2b0:	68f9      	ldr	r1, [r7, #12]
 800f2b2:	4807      	ldr	r0, [pc, #28]	; (800f2d0 <ETH_PHY_IO_ReadReg+0x30>)
 800f2b4:	f7f7 f8cd 	bl	8006452 <HAL_ETH_ReadPHYRegister>
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d002      	beq.n	800f2c4 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800f2be:	f04f 33ff 	mov.w	r3, #4294967295
 800f2c2:	e000      	b.n	800f2c6 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800f2c4:	2300      	movs	r3, #0
}
 800f2c6:	4618      	mov	r0, r3
 800f2c8:	3710      	adds	r7, #16
 800f2ca:	46bd      	mov	sp, r7
 800f2cc:	bd80      	pop	{r7, pc}
 800f2ce:	bf00      	nop
 800f2d0:	200006c8 	.word	0x200006c8

0800f2d4 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800f2d4:	b580      	push	{r7, lr}
 800f2d6:	b084      	sub	sp, #16
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	60f8      	str	r0, [r7, #12]
 800f2dc:	60b9      	str	r1, [r7, #8]
 800f2de:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	68ba      	ldr	r2, [r7, #8]
 800f2e4:	68f9      	ldr	r1, [r7, #12]
 800f2e6:	4807      	ldr	r0, [pc, #28]	; (800f304 <ETH_PHY_IO_WriteReg+0x30>)
 800f2e8:	f7f7 f908 	bl	80064fc <HAL_ETH_WritePHYRegister>
 800f2ec:	4603      	mov	r3, r0
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d002      	beq.n	800f2f8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800f2f2:	f04f 33ff 	mov.w	r3, #4294967295
 800f2f6:	e000      	b.n	800f2fa <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800f2f8:	2300      	movs	r3, #0
}
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	3710      	adds	r7, #16
 800f2fe:	46bd      	mov	sp, r7
 800f300:	bd80      	pop	{r7, pc}
 800f302:	bf00      	nop
 800f304:	200006c8 	.word	0x200006c8

0800f308 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800f30c:	f7f4 fcd4 	bl	8003cb8 <HAL_GetTick>
 800f310:	4603      	mov	r3, r0
}
 800f312:	4618      	mov	r0, r3
 800f314:	bd80      	pop	{r7, pc}
	...

0800f318 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b0a0      	sub	sp, #128	; 0x80
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800f320:	f107 030c 	add.w	r3, r7, #12
 800f324:	2264      	movs	r2, #100	; 0x64
 800f326:	2100      	movs	r1, #0
 800f328:	4618      	mov	r0, r3
 800f32a:	f00a fcc3 	bl	8019cb4 <memset>
  int32_t PHYLinkState = 0;
 800f32e:	2300      	movs	r3, #0
 800f330:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800f332:	2300      	movs	r3, #0
 800f334:	67fb      	str	r3, [r7, #124]	; 0x7c
 800f336:	2300      	movs	r3, #0
 800f338:	67bb      	str	r3, [r7, #120]	; 0x78
 800f33a:	2300      	movs	r3, #0
 800f33c:	677b      	str	r3, [r7, #116]	; 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800f33e:	483a      	ldr	r0, [pc, #232]	; (800f428 <ethernet_link_check_state+0x110>)
 800f340:	f7f4 fbad 	bl	8003a9e <LAN8742_GetLinkState>
 800f344:	6738      	str	r0, [r7, #112]	; 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f34c:	089b      	lsrs	r3, r3, #2
 800f34e:	f003 0301 	and.w	r3, r3, #1
 800f352:	b2db      	uxtb	r3, r3
 800f354:	2b00      	cmp	r3, #0
 800f356:	d00c      	beq.n	800f372 <ethernet_link_check_state+0x5a>
 800f358:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f35a:	2b01      	cmp	r3, #1
 800f35c:	dc09      	bgt.n	800f372 <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800f35e:	4833      	ldr	r0, [pc, #204]	; (800f42c <ethernet_link_check_state+0x114>)
 800f360:	f7f6 ff22 	bl	80061a8 <HAL_ETH_Stop>
    netif_set_down(netif);
 800f364:	6878      	ldr	r0, [r7, #4]
 800f366:	f001 f881 	bl	801046c <netif_set_down>
    netif_set_link_down(netif);
 800f36a:	6878      	ldr	r0, [r7, #4]
 800f36c:	f001 f8e4 	bl	8010538 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800f370:	e055      	b.n	800f41e <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f378:	f003 0304 	and.w	r3, r3, #4
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d14e      	bne.n	800f41e <ethernet_link_check_state+0x106>
 800f380:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f382:	2b01      	cmp	r3, #1
 800f384:	dd4b      	ble.n	800f41e <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 800f386:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f388:	3b02      	subs	r3, #2
 800f38a:	2b03      	cmp	r3, #3
 800f38c:	d82a      	bhi.n	800f3e4 <ethernet_link_check_state+0xcc>
 800f38e:	a201      	add	r2, pc, #4	; (adr r2, 800f394 <ethernet_link_check_state+0x7c>)
 800f390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f394:	0800f3a5 	.word	0x0800f3a5
 800f398:	0800f3b7 	.word	0x0800f3b7
 800f39c:	0800f3c7 	.word	0x0800f3c7
 800f3a0:	0800f3d7 	.word	0x0800f3d7
      duplex = ETH_FULLDUPLEX_MODE;
 800f3a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f3a8:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800f3aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f3ae:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f3b4:	e017      	b.n	800f3e6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800f3b6:	2300      	movs	r3, #0
 800f3b8:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 800f3ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f3be:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f3c0:	2301      	movs	r3, #1
 800f3c2:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f3c4:	e00f      	b.n	800f3e6 <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800f3c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f3ca:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800f3cc:	2300      	movs	r3, #0
 800f3ce:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f3d0:	2301      	movs	r3, #1
 800f3d2:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f3d4:	e007      	b.n	800f3e6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 800f3da:	2300      	movs	r3, #0
 800f3dc:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 800f3de:	2301      	movs	r3, #1
 800f3e0:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 800f3e2:	e000      	b.n	800f3e6 <ethernet_link_check_state+0xce>
      break;
 800f3e4:	bf00      	nop
    if(linkchanged)
 800f3e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d018      	beq.n	800f41e <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800f3ec:	f107 030c 	add.w	r3, r7, #12
 800f3f0:	4619      	mov	r1, r3
 800f3f2:	480e      	ldr	r0, [pc, #56]	; (800f42c <ethernet_link_check_state+0x114>)
 800f3f4:	f7f7 f8d6 	bl	80065a4 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800f3f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f3fa:	627b      	str	r3, [r7, #36]	; 0x24
      MACConf.Speed = speed;
 800f3fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f3fe:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800f400:	f107 030c 	add.w	r3, r7, #12
 800f404:	4619      	mov	r1, r3
 800f406:	4809      	ldr	r0, [pc, #36]	; (800f42c <ethernet_link_check_state+0x114>)
 800f408:	f7f7 faa0 	bl	800694c <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800f40c:	4807      	ldr	r0, [pc, #28]	; (800f42c <ethernet_link_check_state+0x114>)
 800f40e:	f7f6 fe69 	bl	80060e4 <HAL_ETH_Start>
      netif_set_up(netif);
 800f412:	6878      	ldr	r0, [r7, #4]
 800f414:	f000 ffbe 	bl	8010394 <netif_set_up>
      netif_set_link_up(netif);
 800f418:	6878      	ldr	r0, [r7, #4]
 800f41a:	f001 f859 	bl	80104d0 <netif_set_link_up>
}
 800f41e:	bf00      	nop
 800f420:	3780      	adds	r7, #128	; 0x80
 800f422:	46bd      	mov	sp, r7
 800f424:	bd80      	pop	{r7, pc}
 800f426:	bf00      	nop
 800f428:	200007b0 	.word	0x200007b0
 800f42c:	200006c8 	.word	0x200006c8

0800f430 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	b086      	sub	sp, #24
 800f434:	af02      	add	r7, sp, #8
 800f436:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800f438:	4812      	ldr	r0, [pc, #72]	; (800f484 <HAL_ETH_RxAllocateCallback+0x54>)
 800f43a:	f000 fd25 	bl	800fe88 <memp_malloc_pool>
 800f43e:	60f8      	str	r0, [r7, #12]
  if (p)
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	2b00      	cmp	r3, #0
 800f444:	d014      	beq.n	800f470 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	f103 0220 	add.w	r2, r3, #32
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800f450:	68fb      	ldr	r3, [r7, #12]
 800f452:	4a0d      	ldr	r2, [pc, #52]	; (800f488 <HAL_ETH_RxAllocateCallback+0x58>)
 800f454:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800f45e:	9201      	str	r2, [sp, #4]
 800f460:	9300      	str	r3, [sp, #0]
 800f462:	68fb      	ldr	r3, [r7, #12]
 800f464:	2241      	movs	r2, #65	; 0x41
 800f466:	2100      	movs	r1, #0
 800f468:	2000      	movs	r0, #0
 800f46a:	f001 fa3d 	bl	80108e8 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800f46e:	e005      	b.n	800f47c <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800f470:	4b06      	ldr	r3, [pc, #24]	; (800f48c <HAL_ETH_RxAllocateCallback+0x5c>)
 800f472:	2201      	movs	r2, #1
 800f474:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	2200      	movs	r2, #0
 800f47a:	601a      	str	r2, [r3, #0]
}
 800f47c:	bf00      	nop
 800f47e:	3710      	adds	r7, #16
 800f480:	46bd      	mov	sp, r7
 800f482:	bd80      	pop	{r7, pc}
 800f484:	0801ee10 	.word	0x0801ee10
 800f488:	0800f09d 	.word	0x0800f09d
 800f48c:	200006c4 	.word	0x200006c4

0800f490 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800f490:	b480      	push	{r7}
 800f492:	b083      	sub	sp, #12
 800f494:	af00      	add	r7, sp, #0
 800f496:	4603      	mov	r3, r0
 800f498:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800f49a:	88fb      	ldrh	r3, [r7, #6]
 800f49c:	021b      	lsls	r3, r3, #8
 800f49e:	b21a      	sxth	r2, r3
 800f4a0:	88fb      	ldrh	r3, [r7, #6]
 800f4a2:	0a1b      	lsrs	r3, r3, #8
 800f4a4:	b29b      	uxth	r3, r3
 800f4a6:	b21b      	sxth	r3, r3
 800f4a8:	4313      	orrs	r3, r2
 800f4aa:	b21b      	sxth	r3, r3
 800f4ac:	b29b      	uxth	r3, r3
}
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	370c      	adds	r7, #12
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4b8:	4770      	bx	lr

0800f4ba <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800f4ba:	b480      	push	{r7}
 800f4bc:	b083      	sub	sp, #12
 800f4be:	af00      	add	r7, sp, #0
 800f4c0:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	061a      	lsls	r2, r3, #24
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	021b      	lsls	r3, r3, #8
 800f4ca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800f4ce:	431a      	orrs	r2, r3
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	0a1b      	lsrs	r3, r3, #8
 800f4d4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f4d8:	431a      	orrs	r2, r3
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	0e1b      	lsrs	r3, r3, #24
 800f4de:	4313      	orrs	r3, r2
}
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	370c      	adds	r7, #12
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ea:	4770      	bx	lr

0800f4ec <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800f4ec:	b480      	push	{r7}
 800f4ee:	b089      	sub	sp, #36	; 0x24
 800f4f0:	af00      	add	r7, sp, #0
 800f4f2:	6078      	str	r0, [r7, #4]
 800f4f4:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800f4fe:	2300      	movs	r3, #0
 800f500:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800f502:	69fb      	ldr	r3, [r7, #28]
 800f504:	f003 0301 	and.w	r3, r3, #1
 800f508:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800f50a:	693b      	ldr	r3, [r7, #16]
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d00d      	beq.n	800f52c <lwip_standard_chksum+0x40>
 800f510:	683b      	ldr	r3, [r7, #0]
 800f512:	2b00      	cmp	r3, #0
 800f514:	dd0a      	ble.n	800f52c <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800f516:	69fa      	ldr	r2, [r7, #28]
 800f518:	1c53      	adds	r3, r2, #1
 800f51a:	61fb      	str	r3, [r7, #28]
 800f51c:	f107 030e 	add.w	r3, r7, #14
 800f520:	3301      	adds	r3, #1
 800f522:	7812      	ldrb	r2, [r2, #0]
 800f524:	701a      	strb	r2, [r3, #0]
    len--;
 800f526:	683b      	ldr	r3, [r7, #0]
 800f528:	3b01      	subs	r3, #1
 800f52a:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800f52c:	69fb      	ldr	r3, [r7, #28]
 800f52e:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800f530:	e00a      	b.n	800f548 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800f532:	69bb      	ldr	r3, [r7, #24]
 800f534:	1c9a      	adds	r2, r3, #2
 800f536:	61ba      	str	r2, [r7, #24]
 800f538:	881b      	ldrh	r3, [r3, #0]
 800f53a:	461a      	mov	r2, r3
 800f53c:	697b      	ldr	r3, [r7, #20]
 800f53e:	4413      	add	r3, r2
 800f540:	617b      	str	r3, [r7, #20]
    len -= 2;
 800f542:	683b      	ldr	r3, [r7, #0]
 800f544:	3b02      	subs	r3, #2
 800f546:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	2b01      	cmp	r3, #1
 800f54c:	dcf1      	bgt.n	800f532 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800f54e:	683b      	ldr	r3, [r7, #0]
 800f550:	2b00      	cmp	r3, #0
 800f552:	dd04      	ble.n	800f55e <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800f554:	f107 030e 	add.w	r3, r7, #14
 800f558:	69ba      	ldr	r2, [r7, #24]
 800f55a:	7812      	ldrb	r2, [r2, #0]
 800f55c:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800f55e:	89fb      	ldrh	r3, [r7, #14]
 800f560:	461a      	mov	r2, r3
 800f562:	697b      	ldr	r3, [r7, #20]
 800f564:	4413      	add	r3, r2
 800f566:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800f568:	697b      	ldr	r3, [r7, #20]
 800f56a:	0c1a      	lsrs	r2, r3, #16
 800f56c:	697b      	ldr	r3, [r7, #20]
 800f56e:	b29b      	uxth	r3, r3
 800f570:	4413      	add	r3, r2
 800f572:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800f574:	697b      	ldr	r3, [r7, #20]
 800f576:	0c1a      	lsrs	r2, r3, #16
 800f578:	697b      	ldr	r3, [r7, #20]
 800f57a:	b29b      	uxth	r3, r3
 800f57c:	4413      	add	r3, r2
 800f57e:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800f580:	693b      	ldr	r3, [r7, #16]
 800f582:	2b00      	cmp	r3, #0
 800f584:	d007      	beq.n	800f596 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800f586:	697b      	ldr	r3, [r7, #20]
 800f588:	021b      	lsls	r3, r3, #8
 800f58a:	b29a      	uxth	r2, r3
 800f58c:	697b      	ldr	r3, [r7, #20]
 800f58e:	0a1b      	lsrs	r3, r3, #8
 800f590:	b2db      	uxtb	r3, r3
 800f592:	4313      	orrs	r3, r2
 800f594:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800f596:	697b      	ldr	r3, [r7, #20]
 800f598:	b29b      	uxth	r3, r3
}
 800f59a:	4618      	mov	r0, r3
 800f59c:	3724      	adds	r7, #36	; 0x24
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a4:	4770      	bx	lr

0800f5a6 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800f5a6:	b580      	push	{r7, lr}
 800f5a8:	b082      	sub	sp, #8
 800f5aa:	af00      	add	r7, sp, #0
 800f5ac:	6078      	str	r0, [r7, #4]
 800f5ae:	460b      	mov	r3, r1
 800f5b0:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800f5b2:	887b      	ldrh	r3, [r7, #2]
 800f5b4:	4619      	mov	r1, r3
 800f5b6:	6878      	ldr	r0, [r7, #4]
 800f5b8:	f7ff ff98 	bl	800f4ec <lwip_standard_chksum>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	43db      	mvns	r3, r3
 800f5c0:	b29b      	uxth	r3, r3
}
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	3708      	adds	r7, #8
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	bd80      	pop	{r7, pc}

0800f5ca <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800f5ca:	b580      	push	{r7, lr}
 800f5cc:	b086      	sub	sp, #24
 800f5ce:	af00      	add	r7, sp, #0
 800f5d0:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800f5d2:	2300      	movs	r3, #0
 800f5d4:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800f5d6:	2300      	movs	r3, #0
 800f5d8:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	613b      	str	r3, [r7, #16]
 800f5de:	e02b      	b.n	800f638 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800f5e0:	693b      	ldr	r3, [r7, #16]
 800f5e2:	685a      	ldr	r2, [r3, #4]
 800f5e4:	693b      	ldr	r3, [r7, #16]
 800f5e6:	895b      	ldrh	r3, [r3, #10]
 800f5e8:	4619      	mov	r1, r3
 800f5ea:	4610      	mov	r0, r2
 800f5ec:	f7ff ff7e 	bl	800f4ec <lwip_standard_chksum>
 800f5f0:	4603      	mov	r3, r0
 800f5f2:	461a      	mov	r2, r3
 800f5f4:	697b      	ldr	r3, [r7, #20]
 800f5f6:	4413      	add	r3, r2
 800f5f8:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800f5fa:	697b      	ldr	r3, [r7, #20]
 800f5fc:	0c1a      	lsrs	r2, r3, #16
 800f5fe:	697b      	ldr	r3, [r7, #20]
 800f600:	b29b      	uxth	r3, r3
 800f602:	4413      	add	r3, r2
 800f604:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800f606:	693b      	ldr	r3, [r7, #16]
 800f608:	895b      	ldrh	r3, [r3, #10]
 800f60a:	f003 0301 	and.w	r3, r3, #1
 800f60e:	b29b      	uxth	r3, r3
 800f610:	2b00      	cmp	r3, #0
 800f612:	d00e      	beq.n	800f632 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	2b00      	cmp	r3, #0
 800f618:	bf0c      	ite	eq
 800f61a:	2301      	moveq	r3, #1
 800f61c:	2300      	movne	r3, #0
 800f61e:	b2db      	uxtb	r3, r3
 800f620:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	021b      	lsls	r3, r3, #8
 800f626:	b29a      	uxth	r2, r3
 800f628:	697b      	ldr	r3, [r7, #20]
 800f62a:	0a1b      	lsrs	r3, r3, #8
 800f62c:	b2db      	uxtb	r3, r3
 800f62e:	4313      	orrs	r3, r2
 800f630:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800f632:	693b      	ldr	r3, [r7, #16]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	613b      	str	r3, [r7, #16]
 800f638:	693b      	ldr	r3, [r7, #16]
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d1d0      	bne.n	800f5e0 <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2b00      	cmp	r3, #0
 800f642:	d007      	beq.n	800f654 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800f644:	697b      	ldr	r3, [r7, #20]
 800f646:	021b      	lsls	r3, r3, #8
 800f648:	b29a      	uxth	r2, r3
 800f64a:	697b      	ldr	r3, [r7, #20]
 800f64c:	0a1b      	lsrs	r3, r3, #8
 800f64e:	b2db      	uxtb	r3, r3
 800f650:	4313      	orrs	r3, r2
 800f652:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800f654:	697b      	ldr	r3, [r7, #20]
 800f656:	b29b      	uxth	r3, r3
 800f658:	43db      	mvns	r3, r3
 800f65a:	b29b      	uxth	r3, r3
}
 800f65c:	4618      	mov	r0, r3
 800f65e:	3718      	adds	r7, #24
 800f660:	46bd      	mov	sp, r7
 800f662:	bd80      	pop	{r7, pc}

0800f664 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800f664:	b580      	push	{r7, lr}
 800f666:	b082      	sub	sp, #8
 800f668:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800f66a:	2300      	movs	r3, #0
 800f66c:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800f66e:	f000 f8d3 	bl	800f818 <mem_init>
  memp_init();
 800f672:	f000 fbc5 	bl	800fe00 <memp_init>
  pbuf_init();
  netif_init();
 800f676:	f000 fcc3 	bl	8010000 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800f67a:	f006 ffe3 	bl	8016644 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800f67e:	f001 fd79 	bl	8011174 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800f682:	f006 ff97 	bl	80165b4 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800f686:	bf00      	nop
 800f688:	3708      	adds	r7, #8
 800f68a:	46bd      	mov	sp, r7
 800f68c:	bd80      	pop	{r7, pc}
	...

0800f690 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800f690:	b480      	push	{r7}
 800f692:	b083      	sub	sp, #12
 800f694:	af00      	add	r7, sp, #0
 800f696:	6078      	str	r0, [r7, #4]
  return (struct mem *)(void *)&ram[ptr];
 800f698:	4b04      	ldr	r3, [pc, #16]	; (800f6ac <ptr_to_mem+0x1c>)
 800f69a:	681a      	ldr	r2, [r3, #0]
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	4413      	add	r3, r2
}
 800f6a0:	4618      	mov	r0, r3
 800f6a2:	370c      	adds	r7, #12
 800f6a4:	46bd      	mov	sp, r7
 800f6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6aa:	4770      	bx	lr
 800f6ac:	200007e8 	.word	0x200007e8

0800f6b0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800f6b0:	b480      	push	{r7}
 800f6b2:	b083      	sub	sp, #12
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800f6b8:	4b04      	ldr	r3, [pc, #16]	; (800f6cc <mem_to_ptr+0x1c>)
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	687a      	ldr	r2, [r7, #4]
 800f6be:	1ad3      	subs	r3, r2, r3
}
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	370c      	adds	r7, #12
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ca:	4770      	bx	lr
 800f6cc:	200007e8 	.word	0x200007e8

0800f6d0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800f6d0:	b590      	push	{r4, r7, lr}
 800f6d2:	b085      	sub	sp, #20
 800f6d4:	af00      	add	r7, sp, #0
 800f6d6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800f6d8:	4b45      	ldr	r3, [pc, #276]	; (800f7f0 <plug_holes+0x120>)
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	687a      	ldr	r2, [r7, #4]
 800f6de:	429a      	cmp	r2, r3
 800f6e0:	d206      	bcs.n	800f6f0 <plug_holes+0x20>
 800f6e2:	4b44      	ldr	r3, [pc, #272]	; (800f7f4 <plug_holes+0x124>)
 800f6e4:	f240 12df 	movw	r2, #479	; 0x1df
 800f6e8:	4943      	ldr	r1, [pc, #268]	; (800f7f8 <plug_holes+0x128>)
 800f6ea:	4844      	ldr	r0, [pc, #272]	; (800f7fc <plug_holes+0x12c>)
 800f6ec:	f00a f98c 	bl	8019a08 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800f6f0:	4b43      	ldr	r3, [pc, #268]	; (800f800 <plug_holes+0x130>)
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	687a      	ldr	r2, [r7, #4]
 800f6f6:	429a      	cmp	r2, r3
 800f6f8:	d306      	bcc.n	800f708 <plug_holes+0x38>
 800f6fa:	4b3e      	ldr	r3, [pc, #248]	; (800f7f4 <plug_holes+0x124>)
 800f6fc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800f700:	4940      	ldr	r1, [pc, #256]	; (800f804 <plug_holes+0x134>)
 800f702:	483e      	ldr	r0, [pc, #248]	; (800f7fc <plug_holes+0x12c>)
 800f704:	f00a f980 	bl	8019a08 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	7a1b      	ldrb	r3, [r3, #8]
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d006      	beq.n	800f71e <plug_holes+0x4e>
 800f710:	4b38      	ldr	r3, [pc, #224]	; (800f7f4 <plug_holes+0x124>)
 800f712:	f240 12e1 	movw	r2, #481	; 0x1e1
 800f716:	493c      	ldr	r1, [pc, #240]	; (800f808 <plug_holes+0x138>)
 800f718:	4838      	ldr	r0, [pc, #224]	; (800f7fc <plug_holes+0x12c>)
 800f71a:	f00a f975 	bl	8019a08 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	4a3a      	ldr	r2, [pc, #232]	; (800f80c <plug_holes+0x13c>)
 800f724:	4293      	cmp	r3, r2
 800f726:	d906      	bls.n	800f736 <plug_holes+0x66>
 800f728:	4b32      	ldr	r3, [pc, #200]	; (800f7f4 <plug_holes+0x124>)
 800f72a:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800f72e:	4938      	ldr	r1, [pc, #224]	; (800f810 <plug_holes+0x140>)
 800f730:	4832      	ldr	r0, [pc, #200]	; (800f7fc <plug_holes+0x12c>)
 800f732:	f00a f969 	bl	8019a08 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	4618      	mov	r0, r3
 800f73c:	f7ff ffa8 	bl	800f690 <ptr_to_mem>
 800f740:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800f742:	687a      	ldr	r2, [r7, #4]
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	429a      	cmp	r2, r3
 800f748:	d024      	beq.n	800f794 <plug_holes+0xc4>
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	7a1b      	ldrb	r3, [r3, #8]
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d120      	bne.n	800f794 <plug_holes+0xc4>
 800f752:	4b2b      	ldr	r3, [pc, #172]	; (800f800 <plug_holes+0x130>)
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	68fa      	ldr	r2, [r7, #12]
 800f758:	429a      	cmp	r2, r3
 800f75a:	d01b      	beq.n	800f794 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f75c:	4b2d      	ldr	r3, [pc, #180]	; (800f814 <plug_holes+0x144>)
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	68fa      	ldr	r2, [r7, #12]
 800f762:	429a      	cmp	r2, r3
 800f764:	d102      	bne.n	800f76c <plug_holes+0x9c>
      lfree = mem;
 800f766:	4a2b      	ldr	r2, [pc, #172]	; (800f814 <plug_holes+0x144>)
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	681a      	ldr	r2, [r3, #0]
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	601a      	str	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	4a24      	ldr	r2, [pc, #144]	; (800f80c <plug_holes+0x13c>)
 800f77a:	4293      	cmp	r3, r2
 800f77c:	d00a      	beq.n	800f794 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	4618      	mov	r0, r3
 800f784:	f7ff ff84 	bl	800f690 <ptr_to_mem>
 800f788:	4604      	mov	r4, r0
 800f78a:	6878      	ldr	r0, [r7, #4]
 800f78c:	f7ff ff90 	bl	800f6b0 <mem_to_ptr>
 800f790:	4603      	mov	r3, r0
 800f792:	6063      	str	r3, [r4, #4]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	685b      	ldr	r3, [r3, #4]
 800f798:	4618      	mov	r0, r3
 800f79a:	f7ff ff79 	bl	800f690 <ptr_to_mem>
 800f79e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f7a0:	68ba      	ldr	r2, [r7, #8]
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	429a      	cmp	r2, r3
 800f7a6:	d01f      	beq.n	800f7e8 <plug_holes+0x118>
 800f7a8:	68bb      	ldr	r3, [r7, #8]
 800f7aa:	7a1b      	ldrb	r3, [r3, #8]
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d11b      	bne.n	800f7e8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f7b0:	4b18      	ldr	r3, [pc, #96]	; (800f814 <plug_holes+0x144>)
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	687a      	ldr	r2, [r7, #4]
 800f7b6:	429a      	cmp	r2, r3
 800f7b8:	d102      	bne.n	800f7c0 <plug_holes+0xf0>
      lfree = pmem;
 800f7ba:	4a16      	ldr	r2, [pc, #88]	; (800f814 <plug_holes+0x144>)
 800f7bc:	68bb      	ldr	r3, [r7, #8]
 800f7be:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	681a      	ldr	r2, [r3, #0]
 800f7c4:	68bb      	ldr	r3, [r7, #8]
 800f7c6:	601a      	str	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	681b      	ldr	r3, [r3, #0]
 800f7cc:	4a0f      	ldr	r2, [pc, #60]	; (800f80c <plug_holes+0x13c>)
 800f7ce:	4293      	cmp	r3, r2
 800f7d0:	d00a      	beq.n	800f7e8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	f7ff ff5a 	bl	800f690 <ptr_to_mem>
 800f7dc:	4604      	mov	r4, r0
 800f7de:	68b8      	ldr	r0, [r7, #8]
 800f7e0:	f7ff ff66 	bl	800f6b0 <mem_to_ptr>
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	6063      	str	r3, [r4, #4]
    }
  }
}
 800f7e8:	bf00      	nop
 800f7ea:	3714      	adds	r7, #20
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	bd90      	pop	{r4, r7, pc}
 800f7f0:	200007e8 	.word	0x200007e8
 800f7f4:	0801c42c 	.word	0x0801c42c
 800f7f8:	0801c45c 	.word	0x0801c45c
 800f7fc:	0801c474 	.word	0x0801c474
 800f800:	200007ec 	.word	0x200007ec
 800f804:	0801c49c 	.word	0x0801c49c
 800f808:	0801c4b8 	.word	0x0801c4b8
 800f80c:	0001ffe8 	.word	0x0001ffe8
 800f810:	0801c4d4 	.word	0x0801c4d4
 800f814:	200007f0 	.word	0x200007f0

0800f818 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f818:	b580      	push	{r7, lr}
 800f81a:	b082      	sub	sp, #8
 800f81c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f81e:	4b14      	ldr	r3, [pc, #80]	; (800f870 <mem_init+0x58>)
 800f820:	4a14      	ldr	r2, [pc, #80]	; (800f874 <mem_init+0x5c>)
 800f822:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f824:	4b12      	ldr	r3, [pc, #72]	; (800f870 <mem_init+0x58>)
 800f826:	681b      	ldr	r3, [r3, #0]
 800f828:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	4a12      	ldr	r2, [pc, #72]	; (800f878 <mem_init+0x60>)
 800f82e:	601a      	str	r2, [r3, #0]
  mem->prev = 0;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	2200      	movs	r2, #0
 800f834:	605a      	str	r2, [r3, #4]
  mem->used = 0;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	2200      	movs	r2, #0
 800f83a:	721a      	strb	r2, [r3, #8]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800f83c:	480e      	ldr	r0, [pc, #56]	; (800f878 <mem_init+0x60>)
 800f83e:	f7ff ff27 	bl	800f690 <ptr_to_mem>
 800f842:	4603      	mov	r3, r0
 800f844:	4a0d      	ldr	r2, [pc, #52]	; (800f87c <mem_init+0x64>)
 800f846:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f848:	4b0c      	ldr	r3, [pc, #48]	; (800f87c <mem_init+0x64>)
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	2201      	movs	r2, #1
 800f84e:	721a      	strb	r2, [r3, #8]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f850:	4b0a      	ldr	r3, [pc, #40]	; (800f87c <mem_init+0x64>)
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	4a08      	ldr	r2, [pc, #32]	; (800f878 <mem_init+0x60>)
 800f856:	601a      	str	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f858:	4b08      	ldr	r3, [pc, #32]	; (800f87c <mem_init+0x64>)
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	4a06      	ldr	r2, [pc, #24]	; (800f878 <mem_init+0x60>)
 800f85e:	605a      	str	r2, [r3, #4]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f860:	4b03      	ldr	r3, [pc, #12]	; (800f870 <mem_init+0x58>)
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	4a06      	ldr	r2, [pc, #24]	; (800f880 <mem_init+0x68>)
 800f866:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800f868:	bf00      	nop
 800f86a:	3708      	adds	r7, #8
 800f86c:	46bd      	mov	sp, r7
 800f86e:	bd80      	pop	{r7, pc}
 800f870:	200007e8 	.word	0x200007e8
 800f874:	30020000 	.word	0x30020000
 800f878:	0001ffe8 	.word	0x0001ffe8
 800f87c:	200007ec 	.word	0x200007ec
 800f880:	200007f0 	.word	0x200007f0

0800f884 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800f884:	b580      	push	{r7, lr}
 800f886:	b086      	sub	sp, #24
 800f888:	af00      	add	r7, sp, #0
 800f88a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800f88c:	6878      	ldr	r0, [r7, #4]
 800f88e:	f7ff ff0f 	bl	800f6b0 <mem_to_ptr>
 800f892:	6178      	str	r0, [r7, #20]
  nmem = ptr_to_mem(mem->next);
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	4618      	mov	r0, r3
 800f89a:	f7ff fef9 	bl	800f690 <ptr_to_mem>
 800f89e:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	685b      	ldr	r3, [r3, #4]
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	f7ff fef3 	bl	800f690 <ptr_to_mem>
 800f8aa:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	4a11      	ldr	r2, [pc, #68]	; (800f8f8 <mem_link_valid+0x74>)
 800f8b2:	4293      	cmp	r3, r2
 800f8b4:	d818      	bhi.n	800f8e8 <mem_link_valid+0x64>
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	685b      	ldr	r3, [r3, #4]
 800f8ba:	4a0f      	ldr	r2, [pc, #60]	; (800f8f8 <mem_link_valid+0x74>)
 800f8bc:	4293      	cmp	r3, r2
 800f8be:	d813      	bhi.n	800f8e8 <mem_link_valid+0x64>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	685b      	ldr	r3, [r3, #4]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800f8c4:	697a      	ldr	r2, [r7, #20]
 800f8c6:	429a      	cmp	r2, r3
 800f8c8:	d004      	beq.n	800f8d4 <mem_link_valid+0x50>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	697a      	ldr	r2, [r7, #20]
 800f8d0:	429a      	cmp	r2, r3
 800f8d2:	d109      	bne.n	800f8e8 <mem_link_valid+0x64>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f8d4:	4b09      	ldr	r3, [pc, #36]	; (800f8fc <mem_link_valid+0x78>)
 800f8d6:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800f8d8:	693a      	ldr	r2, [r7, #16]
 800f8da:	429a      	cmp	r2, r3
 800f8dc:	d006      	beq.n	800f8ec <mem_link_valid+0x68>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800f8de:	693b      	ldr	r3, [r7, #16]
 800f8e0:	685b      	ldr	r3, [r3, #4]
 800f8e2:	697a      	ldr	r2, [r7, #20]
 800f8e4:	429a      	cmp	r2, r3
 800f8e6:	d001      	beq.n	800f8ec <mem_link_valid+0x68>
    return 0;
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	e000      	b.n	800f8ee <mem_link_valid+0x6a>
  }
  return 1;
 800f8ec:	2301      	movs	r3, #1
}
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	3718      	adds	r7, #24
 800f8f2:	46bd      	mov	sp, r7
 800f8f4:	bd80      	pop	{r7, pc}
 800f8f6:	bf00      	nop
 800f8f8:	0001ffe8 	.word	0x0001ffe8
 800f8fc:	200007ec 	.word	0x200007ec

0800f900 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b084      	sub	sp, #16
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d04c      	beq.n	800f9a8 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	f003 0303 	and.w	r3, r3, #3
 800f914:	2b00      	cmp	r3, #0
 800f916:	d007      	beq.n	800f928 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800f918:	4b25      	ldr	r3, [pc, #148]	; (800f9b0 <mem_free+0xb0>)
 800f91a:	f240 2273 	movw	r2, #627	; 0x273
 800f91e:	4925      	ldr	r1, [pc, #148]	; (800f9b4 <mem_free+0xb4>)
 800f920:	4825      	ldr	r0, [pc, #148]	; (800f9b8 <mem_free+0xb8>)
 800f922:	f00a f871 	bl	8019a08 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f926:	e040      	b.n	800f9aa <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	3b0c      	subs	r3, #12
 800f92c:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800f92e:	4b23      	ldr	r3, [pc, #140]	; (800f9bc <mem_free+0xbc>)
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	68fa      	ldr	r2, [r7, #12]
 800f934:	429a      	cmp	r2, r3
 800f936:	d306      	bcc.n	800f946 <mem_free+0x46>
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	f103 020c 	add.w	r2, r3, #12
 800f93e:	4b20      	ldr	r3, [pc, #128]	; (800f9c0 <mem_free+0xc0>)
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	429a      	cmp	r2, r3
 800f944:	d907      	bls.n	800f956 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800f946:	4b1a      	ldr	r3, [pc, #104]	; (800f9b0 <mem_free+0xb0>)
 800f948:	f240 227f 	movw	r2, #639	; 0x27f
 800f94c:	491d      	ldr	r1, [pc, #116]	; (800f9c4 <mem_free+0xc4>)
 800f94e:	481a      	ldr	r0, [pc, #104]	; (800f9b8 <mem_free+0xb8>)
 800f950:	f00a f85a 	bl	8019a08 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f954:	e029      	b.n	800f9aa <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	7a1b      	ldrb	r3, [r3, #8]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d107      	bne.n	800f96e <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800f95e:	4b14      	ldr	r3, [pc, #80]	; (800f9b0 <mem_free+0xb0>)
 800f960:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800f964:	4918      	ldr	r1, [pc, #96]	; (800f9c8 <mem_free+0xc8>)
 800f966:	4814      	ldr	r0, [pc, #80]	; (800f9b8 <mem_free+0xb8>)
 800f968:	f00a f84e 	bl	8019a08 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f96c:	e01d      	b.n	800f9aa <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800f96e:	68f8      	ldr	r0, [r7, #12]
 800f970:	f7ff ff88 	bl	800f884 <mem_link_valid>
 800f974:	4603      	mov	r3, r0
 800f976:	2b00      	cmp	r3, #0
 800f978:	d107      	bne.n	800f98a <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800f97a:	4b0d      	ldr	r3, [pc, #52]	; (800f9b0 <mem_free+0xb0>)
 800f97c:	f240 2295 	movw	r2, #661	; 0x295
 800f980:	4912      	ldr	r1, [pc, #72]	; (800f9cc <mem_free+0xcc>)
 800f982:	480d      	ldr	r0, [pc, #52]	; (800f9b8 <mem_free+0xb8>)
 800f984:	f00a f840 	bl	8019a08 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800f988:	e00f      	b.n	800f9aa <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	2200      	movs	r2, #0
 800f98e:	721a      	strb	r2, [r3, #8]

  if (mem < lfree) {
 800f990:	4b0f      	ldr	r3, [pc, #60]	; (800f9d0 <mem_free+0xd0>)
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	68fa      	ldr	r2, [r7, #12]
 800f996:	429a      	cmp	r2, r3
 800f998:	d202      	bcs.n	800f9a0 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f99a:	4a0d      	ldr	r2, [pc, #52]	; (800f9d0 <mem_free+0xd0>)
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f9a0:	68f8      	ldr	r0, [r7, #12]
 800f9a2:	f7ff fe95 	bl	800f6d0 <plug_holes>
 800f9a6:	e000      	b.n	800f9aa <mem_free+0xaa>
    return;
 800f9a8:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800f9aa:	3710      	adds	r7, #16
 800f9ac:	46bd      	mov	sp, r7
 800f9ae:	bd80      	pop	{r7, pc}
 800f9b0:	0801c42c 	.word	0x0801c42c
 800f9b4:	0801c500 	.word	0x0801c500
 800f9b8:	0801c474 	.word	0x0801c474
 800f9bc:	200007e8 	.word	0x200007e8
 800f9c0:	200007ec 	.word	0x200007ec
 800f9c4:	0801c524 	.word	0x0801c524
 800f9c8:	0801c540 	.word	0x0801c540
 800f9cc:	0801c568 	.word	0x0801c568
 800f9d0:	200007f0 	.word	0x200007f0

0800f9d4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800f9d4:	b580      	push	{r7, lr}
 800f9d6:	b08a      	sub	sp, #40	; 0x28
 800f9d8:	af00      	add	r7, sp, #0
 800f9da:	6078      	str	r0, [r7, #4]
 800f9dc:	6039      	str	r1, [r7, #0]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	3303      	adds	r3, #3
 800f9e2:	f023 0303 	bic.w	r3, r3, #3
 800f9e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (newsize < MIN_SIZE_ALIGNED) {
 800f9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9ea:	2b0b      	cmp	r3, #11
 800f9ec:	d801      	bhi.n	800f9f2 <mem_trim+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f9ee:	230c      	movs	r3, #12
 800f9f0:	627b      	str	r3, [r7, #36]	; 0x24
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800f9f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9f4:	4a68      	ldr	r2, [pc, #416]	; (800fb98 <mem_trim+0x1c4>)
 800f9f6:	4293      	cmp	r3, r2
 800f9f8:	d803      	bhi.n	800fa02 <mem_trim+0x2e>
 800f9fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f9fc:	683b      	ldr	r3, [r7, #0]
 800f9fe:	429a      	cmp	r2, r3
 800fa00:	d201      	bcs.n	800fa06 <mem_trim+0x32>
    return NULL;
 800fa02:	2300      	movs	r3, #0
 800fa04:	e0c4      	b.n	800fb90 <mem_trim+0x1bc>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800fa06:	4b65      	ldr	r3, [pc, #404]	; (800fb9c <mem_trim+0x1c8>)
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	687a      	ldr	r2, [r7, #4]
 800fa0c:	429a      	cmp	r2, r3
 800fa0e:	d304      	bcc.n	800fa1a <mem_trim+0x46>
 800fa10:	4b63      	ldr	r3, [pc, #396]	; (800fba0 <mem_trim+0x1cc>)
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	687a      	ldr	r2, [r7, #4]
 800fa16:	429a      	cmp	r2, r3
 800fa18:	d306      	bcc.n	800fa28 <mem_trim+0x54>
 800fa1a:	4b62      	ldr	r3, [pc, #392]	; (800fba4 <mem_trim+0x1d0>)
 800fa1c:	f240 22d1 	movw	r2, #721	; 0x2d1
 800fa20:	4961      	ldr	r1, [pc, #388]	; (800fba8 <mem_trim+0x1d4>)
 800fa22:	4862      	ldr	r0, [pc, #392]	; (800fbac <mem_trim+0x1d8>)
 800fa24:	f009 fff0 	bl	8019a08 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800fa28:	4b5c      	ldr	r3, [pc, #368]	; (800fb9c <mem_trim+0x1c8>)
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	687a      	ldr	r2, [r7, #4]
 800fa2e:	429a      	cmp	r2, r3
 800fa30:	d304      	bcc.n	800fa3c <mem_trim+0x68>
 800fa32:	4b5b      	ldr	r3, [pc, #364]	; (800fba0 <mem_trim+0x1cc>)
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	687a      	ldr	r2, [r7, #4]
 800fa38:	429a      	cmp	r2, r3
 800fa3a:	d301      	bcc.n	800fa40 <mem_trim+0x6c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	e0a7      	b.n	800fb90 <mem_trim+0x1bc>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	3b0c      	subs	r3, #12
 800fa44:	623b      	str	r3, [r7, #32]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800fa46:	6a38      	ldr	r0, [r7, #32]
 800fa48:	f7ff fe32 	bl	800f6b0 <mem_to_ptr>
 800fa4c:	61f8      	str	r0, [r7, #28]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800fa4e:	6a3b      	ldr	r3, [r7, #32]
 800fa50:	681a      	ldr	r2, [r3, #0]
 800fa52:	69fb      	ldr	r3, [r7, #28]
 800fa54:	1ad3      	subs	r3, r2, r3
 800fa56:	3b0c      	subs	r3, #12
 800fa58:	61bb      	str	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800fa5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fa5c:	69bb      	ldr	r3, [r7, #24]
 800fa5e:	429a      	cmp	r2, r3
 800fa60:	d906      	bls.n	800fa70 <mem_trim+0x9c>
 800fa62:	4b50      	ldr	r3, [pc, #320]	; (800fba4 <mem_trim+0x1d0>)
 800fa64:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800fa68:	4951      	ldr	r1, [pc, #324]	; (800fbb0 <mem_trim+0x1dc>)
 800fa6a:	4850      	ldr	r0, [pc, #320]	; (800fbac <mem_trim+0x1d8>)
 800fa6c:	f009 ffcc 	bl	8019a08 <iprintf>
  if (newsize > size) {
 800fa70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fa72:	69bb      	ldr	r3, [r7, #24]
 800fa74:	429a      	cmp	r2, r3
 800fa76:	d901      	bls.n	800fa7c <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800fa78:	2300      	movs	r3, #0
 800fa7a:	e089      	b.n	800fb90 <mem_trim+0x1bc>
  }
  if (newsize == size) {
 800fa7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fa7e:	69bb      	ldr	r3, [r7, #24]
 800fa80:	429a      	cmp	r2, r3
 800fa82:	d101      	bne.n	800fa88 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	e083      	b.n	800fb90 <mem_trim+0x1bc>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800fa88:	6a3b      	ldr	r3, [r7, #32]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	4618      	mov	r0, r3
 800fa8e:	f7ff fdff 	bl	800f690 <ptr_to_mem>
 800fa92:	6178      	str	r0, [r7, #20]
  if (mem2->used == 0) {
 800fa94:	697b      	ldr	r3, [r7, #20]
 800fa96:	7a1b      	ldrb	r3, [r3, #8]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d13c      	bne.n	800fb16 <mem_trim+0x142>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800fa9c:	6a3b      	ldr	r3, [r7, #32]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	4a3d      	ldr	r2, [pc, #244]	; (800fb98 <mem_trim+0x1c4>)
 800faa2:	4293      	cmp	r3, r2
 800faa4:	d106      	bne.n	800fab4 <mem_trim+0xe0>
 800faa6:	4b3f      	ldr	r3, [pc, #252]	; (800fba4 <mem_trim+0x1d0>)
 800faa8:	f240 22f5 	movw	r2, #757	; 0x2f5
 800faac:	4941      	ldr	r1, [pc, #260]	; (800fbb4 <mem_trim+0x1e0>)
 800faae:	483f      	ldr	r0, [pc, #252]	; (800fbac <mem_trim+0x1d8>)
 800fab0:	f009 ffaa 	bl	8019a08 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800fab4:	697b      	ldr	r3, [r7, #20]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	60fb      	str	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800faba:	69fa      	ldr	r2, [r7, #28]
 800fabc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fabe:	4413      	add	r3, r2
 800fac0:	330c      	adds	r3, #12
 800fac2:	613b      	str	r3, [r7, #16]
    if (lfree == mem2) {
 800fac4:	4b3c      	ldr	r3, [pc, #240]	; (800fbb8 <mem_trim+0x1e4>)
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	697a      	ldr	r2, [r7, #20]
 800faca:	429a      	cmp	r2, r3
 800facc:	d105      	bne.n	800fada <mem_trim+0x106>
      lfree = ptr_to_mem(ptr2);
 800face:	6938      	ldr	r0, [r7, #16]
 800fad0:	f7ff fdde 	bl	800f690 <ptr_to_mem>
 800fad4:	4603      	mov	r3, r0
 800fad6:	4a38      	ldr	r2, [pc, #224]	; (800fbb8 <mem_trim+0x1e4>)
 800fad8:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800fada:	6938      	ldr	r0, [r7, #16]
 800fadc:	f7ff fdd8 	bl	800f690 <ptr_to_mem>
 800fae0:	6178      	str	r0, [r7, #20]
    mem2->used = 0;
 800fae2:	697b      	ldr	r3, [r7, #20]
 800fae4:	2200      	movs	r2, #0
 800fae6:	721a      	strb	r2, [r3, #8]
    /* restore the next pointer */
    mem2->next = next;
 800fae8:	697b      	ldr	r3, [r7, #20]
 800faea:	68fa      	ldr	r2, [r7, #12]
 800faec:	601a      	str	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	69fa      	ldr	r2, [r7, #28]
 800faf2:	605a      	str	r2, [r3, #4]
    /* link mem to it */
    mem->next = ptr2;
 800faf4:	6a3b      	ldr	r3, [r7, #32]
 800faf6:	693a      	ldr	r2, [r7, #16]
 800faf8:	601a      	str	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800fafa:	697b      	ldr	r3, [r7, #20]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	4a26      	ldr	r2, [pc, #152]	; (800fb98 <mem_trim+0x1c4>)
 800fb00:	4293      	cmp	r3, r2
 800fb02:	d044      	beq.n	800fb8e <mem_trim+0x1ba>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800fb04:	697b      	ldr	r3, [r7, #20]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	4618      	mov	r0, r3
 800fb0a:	f7ff fdc1 	bl	800f690 <ptr_to_mem>
 800fb0e:	4602      	mov	r2, r0
 800fb10:	693b      	ldr	r3, [r7, #16]
 800fb12:	6053      	str	r3, [r2, #4]
 800fb14:	e03b      	b.n	800fb8e <mem_trim+0x1ba>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800fb16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb18:	3318      	adds	r3, #24
 800fb1a:	69ba      	ldr	r2, [r7, #24]
 800fb1c:	429a      	cmp	r2, r3
 800fb1e:	d336      	bcc.n	800fb8e <mem_trim+0x1ba>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800fb20:	69fa      	ldr	r2, [r7, #28]
 800fb22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb24:	4413      	add	r3, r2
 800fb26:	330c      	adds	r3, #12
 800fb28:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800fb2a:	6a3b      	ldr	r3, [r7, #32]
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	4a1a      	ldr	r2, [pc, #104]	; (800fb98 <mem_trim+0x1c4>)
 800fb30:	4293      	cmp	r3, r2
 800fb32:	d106      	bne.n	800fb42 <mem_trim+0x16e>
 800fb34:	4b1b      	ldr	r3, [pc, #108]	; (800fba4 <mem_trim+0x1d0>)
 800fb36:	f240 3216 	movw	r2, #790	; 0x316
 800fb3a:	491e      	ldr	r1, [pc, #120]	; (800fbb4 <mem_trim+0x1e0>)
 800fb3c:	481b      	ldr	r0, [pc, #108]	; (800fbac <mem_trim+0x1d8>)
 800fb3e:	f009 ff63 	bl	8019a08 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800fb42:	6938      	ldr	r0, [r7, #16]
 800fb44:	f7ff fda4 	bl	800f690 <ptr_to_mem>
 800fb48:	6178      	str	r0, [r7, #20]
    if (mem2 < lfree) {
 800fb4a:	4b1b      	ldr	r3, [pc, #108]	; (800fbb8 <mem_trim+0x1e4>)
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	697a      	ldr	r2, [r7, #20]
 800fb50:	429a      	cmp	r2, r3
 800fb52:	d202      	bcs.n	800fb5a <mem_trim+0x186>
      lfree = mem2;
 800fb54:	4a18      	ldr	r2, [pc, #96]	; (800fbb8 <mem_trim+0x1e4>)
 800fb56:	697b      	ldr	r3, [r7, #20]
 800fb58:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800fb5a:	697b      	ldr	r3, [r7, #20]
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	721a      	strb	r2, [r3, #8]
    mem2->next = mem->next;
 800fb60:	6a3b      	ldr	r3, [r7, #32]
 800fb62:	681a      	ldr	r2, [r3, #0]
 800fb64:	697b      	ldr	r3, [r7, #20]
 800fb66:	601a      	str	r2, [r3, #0]
    mem2->prev = ptr;
 800fb68:	697b      	ldr	r3, [r7, #20]
 800fb6a:	69fa      	ldr	r2, [r7, #28]
 800fb6c:	605a      	str	r2, [r3, #4]
    mem->next = ptr2;
 800fb6e:	6a3b      	ldr	r3, [r7, #32]
 800fb70:	693a      	ldr	r2, [r7, #16]
 800fb72:	601a      	str	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800fb74:	697b      	ldr	r3, [r7, #20]
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	4a07      	ldr	r2, [pc, #28]	; (800fb98 <mem_trim+0x1c4>)
 800fb7a:	4293      	cmp	r3, r2
 800fb7c:	d007      	beq.n	800fb8e <mem_trim+0x1ba>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800fb7e:	697b      	ldr	r3, [r7, #20]
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	4618      	mov	r0, r3
 800fb84:	f7ff fd84 	bl	800f690 <ptr_to_mem>
 800fb88:	4602      	mov	r2, r0
 800fb8a:	693b      	ldr	r3, [r7, #16]
 800fb8c:	6053      	str	r3, [r2, #4]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800fb8e:	687b      	ldr	r3, [r7, #4]
}
 800fb90:	4618      	mov	r0, r3
 800fb92:	3728      	adds	r7, #40	; 0x28
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}
 800fb98:	0001ffe8 	.word	0x0001ffe8
 800fb9c:	200007e8 	.word	0x200007e8
 800fba0:	200007ec 	.word	0x200007ec
 800fba4:	0801c42c 	.word	0x0801c42c
 800fba8:	0801c59c 	.word	0x0801c59c
 800fbac:	0801c474 	.word	0x0801c474
 800fbb0:	0801c5b4 	.word	0x0801c5b4
 800fbb4:	0801c5d4 	.word	0x0801c5d4
 800fbb8:	200007f0 	.word	0x200007f0

0800fbbc <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b088      	sub	sp, #32
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d101      	bne.n	800fbce <mem_malloc+0x12>
    return NULL;
 800fbca:	2300      	movs	r3, #0
 800fbcc:	e0d0      	b.n	800fd70 <mem_malloc+0x1b4>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	3303      	adds	r3, #3
 800fbd2:	f023 0303 	bic.w	r3, r3, #3
 800fbd6:	61bb      	str	r3, [r7, #24]
  if (size < MIN_SIZE_ALIGNED) {
 800fbd8:	69bb      	ldr	r3, [r7, #24]
 800fbda:	2b0b      	cmp	r3, #11
 800fbdc:	d801      	bhi.n	800fbe2 <mem_malloc+0x26>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800fbde:	230c      	movs	r3, #12
 800fbe0:	61bb      	str	r3, [r7, #24]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800fbe2:	69bb      	ldr	r3, [r7, #24]
 800fbe4:	4a64      	ldr	r2, [pc, #400]	; (800fd78 <mem_malloc+0x1bc>)
 800fbe6:	4293      	cmp	r3, r2
 800fbe8:	d803      	bhi.n	800fbf2 <mem_malloc+0x36>
 800fbea:	69ba      	ldr	r2, [r7, #24]
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	429a      	cmp	r2, r3
 800fbf0:	d201      	bcs.n	800fbf6 <mem_malloc+0x3a>
    return NULL;
 800fbf2:	2300      	movs	r3, #0
 800fbf4:	e0bc      	b.n	800fd70 <mem_malloc+0x1b4>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800fbf6:	4b61      	ldr	r3, [pc, #388]	; (800fd7c <mem_malloc+0x1c0>)
 800fbf8:	681b      	ldr	r3, [r3, #0]
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	f7ff fd58 	bl	800f6b0 <mem_to_ptr>
 800fc00:	61f8      	str	r0, [r7, #28]
 800fc02:	e0ad      	b.n	800fd60 <mem_malloc+0x1a4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800fc04:	69f8      	ldr	r0, [r7, #28]
 800fc06:	f7ff fd43 	bl	800f690 <ptr_to_mem>
 800fc0a:	6138      	str	r0, [r7, #16]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800fc0c:	693b      	ldr	r3, [r7, #16]
 800fc0e:	7a1b      	ldrb	r3, [r3, #8]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	f040 809f 	bne.w	800fd54 <mem_malloc+0x198>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800fc16:	693b      	ldr	r3, [r7, #16]
 800fc18:	681a      	ldr	r2, [r3, #0]
 800fc1a:	69fb      	ldr	r3, [r7, #28]
 800fc1c:	1ad3      	subs	r3, r2, r3
 800fc1e:	3b0c      	subs	r3, #12
      if ((!mem->used) &&
 800fc20:	69ba      	ldr	r2, [r7, #24]
 800fc22:	429a      	cmp	r2, r3
 800fc24:	f200 8096 	bhi.w	800fd54 <mem_malloc+0x198>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800fc28:	693b      	ldr	r3, [r7, #16]
 800fc2a:	681a      	ldr	r2, [r3, #0]
 800fc2c:	69fb      	ldr	r3, [r7, #28]
 800fc2e:	1ad3      	subs	r3, r2, r3
 800fc30:	f1a3 020c 	sub.w	r2, r3, #12
 800fc34:	69bb      	ldr	r3, [r7, #24]
 800fc36:	3318      	adds	r3, #24
 800fc38:	429a      	cmp	r2, r3
 800fc3a:	d331      	bcc.n	800fca0 <mem_malloc+0xe4>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800fc3c:	69fa      	ldr	r2, [r7, #28]
 800fc3e:	69bb      	ldr	r3, [r7, #24]
 800fc40:	4413      	add	r3, r2
 800fc42:	330c      	adds	r3, #12
 800fc44:	60fb      	str	r3, [r7, #12]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	4a4b      	ldr	r2, [pc, #300]	; (800fd78 <mem_malloc+0x1bc>)
 800fc4a:	4293      	cmp	r3, r2
 800fc4c:	d106      	bne.n	800fc5c <mem_malloc+0xa0>
 800fc4e:	4b4c      	ldr	r3, [pc, #304]	; (800fd80 <mem_malloc+0x1c4>)
 800fc50:	f240 3287 	movw	r2, #903	; 0x387
 800fc54:	494b      	ldr	r1, [pc, #300]	; (800fd84 <mem_malloc+0x1c8>)
 800fc56:	484c      	ldr	r0, [pc, #304]	; (800fd88 <mem_malloc+0x1cc>)
 800fc58:	f009 fed6 	bl	8019a08 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800fc5c:	68f8      	ldr	r0, [r7, #12]
 800fc5e:	f7ff fd17 	bl	800f690 <ptr_to_mem>
 800fc62:	60b8      	str	r0, [r7, #8]
          mem2->used = 0;
 800fc64:	68bb      	ldr	r3, [r7, #8]
 800fc66:	2200      	movs	r2, #0
 800fc68:	721a      	strb	r2, [r3, #8]
          mem2->next = mem->next;
 800fc6a:	693b      	ldr	r3, [r7, #16]
 800fc6c:	681a      	ldr	r2, [r3, #0]
 800fc6e:	68bb      	ldr	r3, [r7, #8]
 800fc70:	601a      	str	r2, [r3, #0]
          mem2->prev = ptr;
 800fc72:	68bb      	ldr	r3, [r7, #8]
 800fc74:	69fa      	ldr	r2, [r7, #28]
 800fc76:	605a      	str	r2, [r3, #4]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800fc78:	693b      	ldr	r3, [r7, #16]
 800fc7a:	68fa      	ldr	r2, [r7, #12]
 800fc7c:	601a      	str	r2, [r3, #0]
          mem->used = 1;
 800fc7e:	693b      	ldr	r3, [r7, #16]
 800fc80:	2201      	movs	r2, #1
 800fc82:	721a      	strb	r2, [r3, #8]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	4a3b      	ldr	r2, [pc, #236]	; (800fd78 <mem_malloc+0x1bc>)
 800fc8a:	4293      	cmp	r3, r2
 800fc8c:	d00b      	beq.n	800fca6 <mem_malloc+0xea>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800fc8e:	68bb      	ldr	r3, [r7, #8]
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	4618      	mov	r0, r3
 800fc94:	f7ff fcfc 	bl	800f690 <ptr_to_mem>
 800fc98:	4602      	mov	r2, r0
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	6053      	str	r3, [r2, #4]
 800fc9e:	e002      	b.n	800fca6 <mem_malloc+0xea>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800fca0:	693b      	ldr	r3, [r7, #16]
 800fca2:	2201      	movs	r2, #1
 800fca4:	721a      	strb	r2, [r3, #8]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800fca6:	4b35      	ldr	r3, [pc, #212]	; (800fd7c <mem_malloc+0x1c0>)
 800fca8:	681b      	ldr	r3, [r3, #0]
 800fcaa:	693a      	ldr	r2, [r7, #16]
 800fcac:	429a      	cmp	r2, r3
 800fcae:	d127      	bne.n	800fd00 <mem_malloc+0x144>
          struct mem *cur = lfree;
 800fcb0:	4b32      	ldr	r3, [pc, #200]	; (800fd7c <mem_malloc+0x1c0>)
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	617b      	str	r3, [r7, #20]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800fcb6:	e005      	b.n	800fcc4 <mem_malloc+0x108>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800fcb8:	697b      	ldr	r3, [r7, #20]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	f7ff fce7 	bl	800f690 <ptr_to_mem>
 800fcc2:	6178      	str	r0, [r7, #20]
          while (cur->used && cur != ram_end) {
 800fcc4:	697b      	ldr	r3, [r7, #20]
 800fcc6:	7a1b      	ldrb	r3, [r3, #8]
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d004      	beq.n	800fcd6 <mem_malloc+0x11a>
 800fccc:	4b2f      	ldr	r3, [pc, #188]	; (800fd8c <mem_malloc+0x1d0>)
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	697a      	ldr	r2, [r7, #20]
 800fcd2:	429a      	cmp	r2, r3
 800fcd4:	d1f0      	bne.n	800fcb8 <mem_malloc+0xfc>
          }
          lfree = cur;
 800fcd6:	4a29      	ldr	r2, [pc, #164]	; (800fd7c <mem_malloc+0x1c0>)
 800fcd8:	697b      	ldr	r3, [r7, #20]
 800fcda:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800fcdc:	4b27      	ldr	r3, [pc, #156]	; (800fd7c <mem_malloc+0x1c0>)
 800fcde:	681a      	ldr	r2, [r3, #0]
 800fce0:	4b2a      	ldr	r3, [pc, #168]	; (800fd8c <mem_malloc+0x1d0>)
 800fce2:	681b      	ldr	r3, [r3, #0]
 800fce4:	429a      	cmp	r2, r3
 800fce6:	d00b      	beq.n	800fd00 <mem_malloc+0x144>
 800fce8:	4b24      	ldr	r3, [pc, #144]	; (800fd7c <mem_malloc+0x1c0>)
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	7a1b      	ldrb	r3, [r3, #8]
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d006      	beq.n	800fd00 <mem_malloc+0x144>
 800fcf2:	4b23      	ldr	r3, [pc, #140]	; (800fd80 <mem_malloc+0x1c4>)
 800fcf4:	f240 32b5 	movw	r2, #949	; 0x3b5
 800fcf8:	4925      	ldr	r1, [pc, #148]	; (800fd90 <mem_malloc+0x1d4>)
 800fcfa:	4823      	ldr	r0, [pc, #140]	; (800fd88 <mem_malloc+0x1cc>)
 800fcfc:	f009 fe84 	bl	8019a08 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800fd00:	693a      	ldr	r2, [r7, #16]
 800fd02:	69bb      	ldr	r3, [r7, #24]
 800fd04:	4413      	add	r3, r2
 800fd06:	330c      	adds	r3, #12
 800fd08:	4a20      	ldr	r2, [pc, #128]	; (800fd8c <mem_malloc+0x1d0>)
 800fd0a:	6812      	ldr	r2, [r2, #0]
 800fd0c:	4293      	cmp	r3, r2
 800fd0e:	d906      	bls.n	800fd1e <mem_malloc+0x162>
 800fd10:	4b1b      	ldr	r3, [pc, #108]	; (800fd80 <mem_malloc+0x1c4>)
 800fd12:	f240 32b9 	movw	r2, #953	; 0x3b9
 800fd16:	491f      	ldr	r1, [pc, #124]	; (800fd94 <mem_malloc+0x1d8>)
 800fd18:	481b      	ldr	r0, [pc, #108]	; (800fd88 <mem_malloc+0x1cc>)
 800fd1a:	f009 fe75 	bl	8019a08 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800fd1e:	693b      	ldr	r3, [r7, #16]
 800fd20:	f003 0303 	and.w	r3, r3, #3
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d006      	beq.n	800fd36 <mem_malloc+0x17a>
 800fd28:	4b15      	ldr	r3, [pc, #84]	; (800fd80 <mem_malloc+0x1c4>)
 800fd2a:	f240 32bb 	movw	r2, #955	; 0x3bb
 800fd2e:	491a      	ldr	r1, [pc, #104]	; (800fd98 <mem_malloc+0x1dc>)
 800fd30:	4815      	ldr	r0, [pc, #84]	; (800fd88 <mem_malloc+0x1cc>)
 800fd32:	f009 fe69 	bl	8019a08 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800fd36:	693b      	ldr	r3, [r7, #16]
 800fd38:	f003 0303 	and.w	r3, r3, #3
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d006      	beq.n	800fd4e <mem_malloc+0x192>
 800fd40:	4b0f      	ldr	r3, [pc, #60]	; (800fd80 <mem_malloc+0x1c4>)
 800fd42:	f240 32bd 	movw	r2, #957	; 0x3bd
 800fd46:	4915      	ldr	r1, [pc, #84]	; (800fd9c <mem_malloc+0x1e0>)
 800fd48:	480f      	ldr	r0, [pc, #60]	; (800fd88 <mem_malloc+0x1cc>)
 800fd4a:	f009 fe5d 	bl	8019a08 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800fd4e:	693b      	ldr	r3, [r7, #16]
 800fd50:	330c      	adds	r3, #12
 800fd52:	e00d      	b.n	800fd70 <mem_malloc+0x1b4>
         ptr = ptr_to_mem(ptr)->next) {
 800fd54:	69f8      	ldr	r0, [r7, #28]
 800fd56:	f7ff fc9b 	bl	800f690 <ptr_to_mem>
 800fd5a:	4603      	mov	r3, r0
 800fd5c:	681b      	ldr	r3, [r3, #0]
 800fd5e:	61fb      	str	r3, [r7, #28]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800fd60:	69ba      	ldr	r2, [r7, #24]
 800fd62:	4b05      	ldr	r3, [pc, #20]	; (800fd78 <mem_malloc+0x1bc>)
 800fd64:	1a9b      	subs	r3, r3, r2
 800fd66:	69fa      	ldr	r2, [r7, #28]
 800fd68:	429a      	cmp	r2, r3
 800fd6a:	f4ff af4b 	bcc.w	800fc04 <mem_malloc+0x48>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800fd6e:	2300      	movs	r3, #0
}
 800fd70:	4618      	mov	r0, r3
 800fd72:	3720      	adds	r7, #32
 800fd74:	46bd      	mov	sp, r7
 800fd76:	bd80      	pop	{r7, pc}
 800fd78:	0001ffe8 	.word	0x0001ffe8
 800fd7c:	200007f0 	.word	0x200007f0
 800fd80:	0801c42c 	.word	0x0801c42c
 800fd84:	0801c5d4 	.word	0x0801c5d4
 800fd88:	0801c474 	.word	0x0801c474
 800fd8c:	200007ec 	.word	0x200007ec
 800fd90:	0801c5e8 	.word	0x0801c5e8
 800fd94:	0801c604 	.word	0x0801c604
 800fd98:	0801c634 	.word	0x0801c634
 800fd9c:	0801c664 	.word	0x0801c664

0800fda0 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800fda0:	b480      	push	{r7}
 800fda2:	b085      	sub	sp, #20
 800fda4:	af00      	add	r7, sp, #0
 800fda6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	689b      	ldr	r3, [r3, #8]
 800fdac:	2200      	movs	r2, #0
 800fdae:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	685b      	ldr	r3, [r3, #4]
 800fdb4:	3303      	adds	r3, #3
 800fdb6:	f023 0303 	bic.w	r3, r3, #3
 800fdba:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800fdbc:	2300      	movs	r3, #0
 800fdbe:	60fb      	str	r3, [r7, #12]
 800fdc0:	e011      	b.n	800fde6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	689b      	ldr	r3, [r3, #8]
 800fdc6:	681a      	ldr	r2, [r3, #0]
 800fdc8:	68bb      	ldr	r3, [r7, #8]
 800fdca:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	689b      	ldr	r3, [r3, #8]
 800fdd0:	68ba      	ldr	r2, [r7, #8]
 800fdd2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	881b      	ldrh	r3, [r3, #0]
 800fdd8:	461a      	mov	r2, r3
 800fdda:	68bb      	ldr	r3, [r7, #8]
 800fddc:	4413      	add	r3, r2
 800fdde:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800fde0:	68fb      	ldr	r3, [r7, #12]
 800fde2:	3301      	adds	r3, #1
 800fde4:	60fb      	str	r3, [r7, #12]
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	885b      	ldrh	r3, [r3, #2]
 800fdea:	461a      	mov	r2, r3
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	4293      	cmp	r3, r2
 800fdf0:	dbe7      	blt.n	800fdc2 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800fdf2:	bf00      	nop
 800fdf4:	bf00      	nop
 800fdf6:	3714      	adds	r7, #20
 800fdf8:	46bd      	mov	sp, r7
 800fdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdfe:	4770      	bx	lr

0800fe00 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800fe00:	b580      	push	{r7, lr}
 800fe02:	b082      	sub	sp, #8
 800fe04:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800fe06:	2300      	movs	r3, #0
 800fe08:	80fb      	strh	r3, [r7, #6]
 800fe0a:	e009      	b.n	800fe20 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800fe0c:	88fb      	ldrh	r3, [r7, #6]
 800fe0e:	4a08      	ldr	r2, [pc, #32]	; (800fe30 <memp_init+0x30>)
 800fe10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe14:	4618      	mov	r0, r3
 800fe16:	f7ff ffc3 	bl	800fda0 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800fe1a:	88fb      	ldrh	r3, [r7, #6]
 800fe1c:	3301      	adds	r3, #1
 800fe1e:	80fb      	strh	r3, [r7, #6]
 800fe20:	88fb      	ldrh	r3, [r7, #6]
 800fe22:	2b08      	cmp	r3, #8
 800fe24:	d9f2      	bls.n	800fe0c <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800fe26:	bf00      	nop
 800fe28:	bf00      	nop
 800fe2a:	3708      	adds	r7, #8
 800fe2c:	46bd      	mov	sp, r7
 800fe2e:	bd80      	pop	{r7, pc}
 800fe30:	0801ee88 	.word	0x0801ee88

0800fe34 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800fe34:	b580      	push	{r7, lr}
 800fe36:	b084      	sub	sp, #16
 800fe38:	af00      	add	r7, sp, #0
 800fe3a:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	689b      	ldr	r3, [r3, #8]
 800fe40:	681b      	ldr	r3, [r3, #0]
 800fe42:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	d012      	beq.n	800fe70 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	689b      	ldr	r3, [r3, #8]
 800fe4e:	68fa      	ldr	r2, [r7, #12]
 800fe50:	6812      	ldr	r2, [r2, #0]
 800fe52:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	f003 0303 	and.w	r3, r3, #3
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d006      	beq.n	800fe6c <do_memp_malloc_pool+0x38>
 800fe5e:	4b07      	ldr	r3, [pc, #28]	; (800fe7c <do_memp_malloc_pool+0x48>)
 800fe60:	f44f 728c 	mov.w	r2, #280	; 0x118
 800fe64:	4906      	ldr	r1, [pc, #24]	; (800fe80 <do_memp_malloc_pool+0x4c>)
 800fe66:	4807      	ldr	r0, [pc, #28]	; (800fe84 <do_memp_malloc_pool+0x50>)
 800fe68:	f009 fdce 	bl	8019a08 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	e000      	b.n	800fe72 <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800fe70:	2300      	movs	r3, #0
}
 800fe72:	4618      	mov	r0, r3
 800fe74:	3710      	adds	r7, #16
 800fe76:	46bd      	mov	sp, r7
 800fe78:	bd80      	pop	{r7, pc}
 800fe7a:	bf00      	nop
 800fe7c:	0801c688 	.word	0x0801c688
 800fe80:	0801c6b8 	.word	0x0801c6b8
 800fe84:	0801c6dc 	.word	0x0801c6dc

0800fe88 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800fe88:	b580      	push	{r7, lr}
 800fe8a:	b082      	sub	sp, #8
 800fe8c:	af00      	add	r7, sp, #0
 800fe8e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d106      	bne.n	800fea4 <memp_malloc_pool+0x1c>
 800fe96:	4b0a      	ldr	r3, [pc, #40]	; (800fec0 <memp_malloc_pool+0x38>)
 800fe98:	f44f 729e 	mov.w	r2, #316	; 0x13c
 800fe9c:	4909      	ldr	r1, [pc, #36]	; (800fec4 <memp_malloc_pool+0x3c>)
 800fe9e:	480a      	ldr	r0, [pc, #40]	; (800fec8 <memp_malloc_pool+0x40>)
 800fea0:	f009 fdb2 	bl	8019a08 <iprintf>
  if (desc == NULL) {
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d101      	bne.n	800feae <memp_malloc_pool+0x26>
    return NULL;
 800feaa:	2300      	movs	r3, #0
 800feac:	e003      	b.n	800feb6 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800feae:	6878      	ldr	r0, [r7, #4]
 800feb0:	f7ff ffc0 	bl	800fe34 <do_memp_malloc_pool>
 800feb4:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800feb6:	4618      	mov	r0, r3
 800feb8:	3708      	adds	r7, #8
 800feba:	46bd      	mov	sp, r7
 800febc:	bd80      	pop	{r7, pc}
 800febe:	bf00      	nop
 800fec0:	0801c688 	.word	0x0801c688
 800fec4:	0801c704 	.word	0x0801c704
 800fec8:	0801c6dc 	.word	0x0801c6dc

0800fecc <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800fecc:	b580      	push	{r7, lr}
 800fece:	b084      	sub	sp, #16
 800fed0:	af00      	add	r7, sp, #0
 800fed2:	4603      	mov	r3, r0
 800fed4:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800fed6:	79fb      	ldrb	r3, [r7, #7]
 800fed8:	2b08      	cmp	r3, #8
 800feda:	d908      	bls.n	800feee <memp_malloc+0x22>
 800fedc:	4b0a      	ldr	r3, [pc, #40]	; (800ff08 <memp_malloc+0x3c>)
 800fede:	f240 1257 	movw	r2, #343	; 0x157
 800fee2:	490a      	ldr	r1, [pc, #40]	; (800ff0c <memp_malloc+0x40>)
 800fee4:	480a      	ldr	r0, [pc, #40]	; (800ff10 <memp_malloc+0x44>)
 800fee6:	f009 fd8f 	bl	8019a08 <iprintf>
 800feea:	2300      	movs	r3, #0
 800feec:	e008      	b.n	800ff00 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800feee:	79fb      	ldrb	r3, [r7, #7]
 800fef0:	4a08      	ldr	r2, [pc, #32]	; (800ff14 <memp_malloc+0x48>)
 800fef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fef6:	4618      	mov	r0, r3
 800fef8:	f7ff ff9c 	bl	800fe34 <do_memp_malloc_pool>
 800fefc:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800fefe:	68fb      	ldr	r3, [r7, #12]
}
 800ff00:	4618      	mov	r0, r3
 800ff02:	3710      	adds	r7, #16
 800ff04:	46bd      	mov	sp, r7
 800ff06:	bd80      	pop	{r7, pc}
 800ff08:	0801c688 	.word	0x0801c688
 800ff0c:	0801c718 	.word	0x0801c718
 800ff10:	0801c6dc 	.word	0x0801c6dc
 800ff14:	0801ee88 	.word	0x0801ee88

0800ff18 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b084      	sub	sp, #16
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	6078      	str	r0, [r7, #4]
 800ff20:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800ff22:	683b      	ldr	r3, [r7, #0]
 800ff24:	f003 0303 	and.w	r3, r3, #3
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d006      	beq.n	800ff3a <do_memp_free_pool+0x22>
 800ff2c:	4b0a      	ldr	r3, [pc, #40]	; (800ff58 <do_memp_free_pool+0x40>)
 800ff2e:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800ff32:	490a      	ldr	r1, [pc, #40]	; (800ff5c <do_memp_free_pool+0x44>)
 800ff34:	480a      	ldr	r0, [pc, #40]	; (800ff60 <do_memp_free_pool+0x48>)
 800ff36:	f009 fd67 	bl	8019a08 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800ff3a:	683b      	ldr	r3, [r7, #0]
 800ff3c:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	689b      	ldr	r3, [r3, #8]
 800ff42:	681a      	ldr	r2, [r3, #0]
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	689b      	ldr	r3, [r3, #8]
 800ff4c:	68fa      	ldr	r2, [r7, #12]
 800ff4e:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800ff50:	bf00      	nop
 800ff52:	3710      	adds	r7, #16
 800ff54:	46bd      	mov	sp, r7
 800ff56:	bd80      	pop	{r7, pc}
 800ff58:	0801c688 	.word	0x0801c688
 800ff5c:	0801c738 	.word	0x0801c738
 800ff60:	0801c6dc 	.word	0x0801c6dc

0800ff64 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800ff64:	b580      	push	{r7, lr}
 800ff66:	b082      	sub	sp, #8
 800ff68:	af00      	add	r7, sp, #0
 800ff6a:	6078      	str	r0, [r7, #4]
 800ff6c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d106      	bne.n	800ff82 <memp_free_pool+0x1e>
 800ff74:	4b0a      	ldr	r3, [pc, #40]	; (800ffa0 <memp_free_pool+0x3c>)
 800ff76:	f240 1295 	movw	r2, #405	; 0x195
 800ff7a:	490a      	ldr	r1, [pc, #40]	; (800ffa4 <memp_free_pool+0x40>)
 800ff7c:	480a      	ldr	r0, [pc, #40]	; (800ffa8 <memp_free_pool+0x44>)
 800ff7e:	f009 fd43 	bl	8019a08 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800ff82:	687b      	ldr	r3, [r7, #4]
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d007      	beq.n	800ff98 <memp_free_pool+0x34>
 800ff88:	683b      	ldr	r3, [r7, #0]
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d004      	beq.n	800ff98 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800ff8e:	6839      	ldr	r1, [r7, #0]
 800ff90:	6878      	ldr	r0, [r7, #4]
 800ff92:	f7ff ffc1 	bl	800ff18 <do_memp_free_pool>
 800ff96:	e000      	b.n	800ff9a <memp_free_pool+0x36>
    return;
 800ff98:	bf00      	nop
}
 800ff9a:	3708      	adds	r7, #8
 800ff9c:	46bd      	mov	sp, r7
 800ff9e:	bd80      	pop	{r7, pc}
 800ffa0:	0801c688 	.word	0x0801c688
 800ffa4:	0801c704 	.word	0x0801c704
 800ffa8:	0801c6dc 	.word	0x0801c6dc

0800ffac <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b082      	sub	sp, #8
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	4603      	mov	r3, r0
 800ffb4:	6039      	str	r1, [r7, #0]
 800ffb6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800ffb8:	79fb      	ldrb	r3, [r7, #7]
 800ffba:	2b08      	cmp	r3, #8
 800ffbc:	d907      	bls.n	800ffce <memp_free+0x22>
 800ffbe:	4b0c      	ldr	r3, [pc, #48]	; (800fff0 <memp_free+0x44>)
 800ffc0:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800ffc4:	490b      	ldr	r1, [pc, #44]	; (800fff4 <memp_free+0x48>)
 800ffc6:	480c      	ldr	r0, [pc, #48]	; (800fff8 <memp_free+0x4c>)
 800ffc8:	f009 fd1e 	bl	8019a08 <iprintf>
 800ffcc:	e00c      	b.n	800ffe8 <memp_free+0x3c>

  if (mem == NULL) {
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d008      	beq.n	800ffe6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800ffd4:	79fb      	ldrb	r3, [r7, #7]
 800ffd6:	4a09      	ldr	r2, [pc, #36]	; (800fffc <memp_free+0x50>)
 800ffd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ffdc:	6839      	ldr	r1, [r7, #0]
 800ffde:	4618      	mov	r0, r3
 800ffe0:	f7ff ff9a 	bl	800ff18 <do_memp_free_pool>
 800ffe4:	e000      	b.n	800ffe8 <memp_free+0x3c>
    return;
 800ffe6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800ffe8:	3708      	adds	r7, #8
 800ffea:	46bd      	mov	sp, r7
 800ffec:	bd80      	pop	{r7, pc}
 800ffee:	bf00      	nop
 800fff0:	0801c688 	.word	0x0801c688
 800fff4:	0801c758 	.word	0x0801c758
 800fff8:	0801c6dc 	.word	0x0801c6dc
 800fffc:	0801ee88 	.word	0x0801ee88

08010000 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8010000:	b480      	push	{r7}
 8010002:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8010004:	bf00      	nop
 8010006:	46bd      	mov	sp, r7
 8010008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801000c:	4770      	bx	lr
	...

08010010 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8010010:	b580      	push	{r7, lr}
 8010012:	b086      	sub	sp, #24
 8010014:	af00      	add	r7, sp, #0
 8010016:	60f8      	str	r0, [r7, #12]
 8010018:	60b9      	str	r1, [r7, #8]
 801001a:	607a      	str	r2, [r7, #4]
 801001c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801001e:	68fb      	ldr	r3, [r7, #12]
 8010020:	2b00      	cmp	r3, #0
 8010022:	d108      	bne.n	8010036 <netif_add+0x26>
 8010024:	4b57      	ldr	r3, [pc, #348]	; (8010184 <netif_add+0x174>)
 8010026:	f240 1227 	movw	r2, #295	; 0x127
 801002a:	4957      	ldr	r1, [pc, #348]	; (8010188 <netif_add+0x178>)
 801002c:	4857      	ldr	r0, [pc, #348]	; (801018c <netif_add+0x17c>)
 801002e:	f009 fceb 	bl	8019a08 <iprintf>
 8010032:	2300      	movs	r3, #0
 8010034:	e0a2      	b.n	801017c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8010036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010038:	2b00      	cmp	r3, #0
 801003a:	d108      	bne.n	801004e <netif_add+0x3e>
 801003c:	4b51      	ldr	r3, [pc, #324]	; (8010184 <netif_add+0x174>)
 801003e:	f44f 7294 	mov.w	r2, #296	; 0x128
 8010042:	4953      	ldr	r1, [pc, #332]	; (8010190 <netif_add+0x180>)
 8010044:	4851      	ldr	r0, [pc, #324]	; (801018c <netif_add+0x17c>)
 8010046:	f009 fcdf 	bl	8019a08 <iprintf>
 801004a:	2300      	movs	r3, #0
 801004c:	e096      	b.n	801017c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801004e:	68bb      	ldr	r3, [r7, #8]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d101      	bne.n	8010058 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8010054:	4b4f      	ldr	r3, [pc, #316]	; (8010194 <netif_add+0x184>)
 8010056:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	2b00      	cmp	r3, #0
 801005c:	d101      	bne.n	8010062 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801005e:	4b4d      	ldr	r3, [pc, #308]	; (8010194 <netif_add+0x184>)
 8010060:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8010062:	683b      	ldr	r3, [r7, #0]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d101      	bne.n	801006c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8010068:	4b4a      	ldr	r3, [pc, #296]	; (8010194 <netif_add+0x184>)
 801006a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	2200      	movs	r2, #0
 8010070:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8010072:	68fb      	ldr	r3, [r7, #12]
 8010074:	2200      	movs	r2, #0
 8010076:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	2200      	movs	r2, #0
 801007c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	4a45      	ldr	r2, [pc, #276]	; (8010198 <netif_add+0x188>)
 8010082:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	2200      	movs	r2, #0
 8010088:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	2200      	movs	r2, #0
 801008e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	2200      	movs	r2, #0
 8010096:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	6a3a      	ldr	r2, [r7, #32]
 801009c:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801009e:	4b3f      	ldr	r3, [pc, #252]	; (801019c <netif_add+0x18c>)
 80100a0:	781a      	ldrb	r2, [r3, #0]
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 80100a8:	68fb      	ldr	r3, [r7, #12]
 80100aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80100ac:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80100ae:	683b      	ldr	r3, [r7, #0]
 80100b0:	687a      	ldr	r2, [r7, #4]
 80100b2:	68b9      	ldr	r1, [r7, #8]
 80100b4:	68f8      	ldr	r0, [r7, #12]
 80100b6:	f000 f913 	bl	80102e0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80100ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100bc:	68f8      	ldr	r0, [r7, #12]
 80100be:	4798      	blx	r3
 80100c0:	4603      	mov	r3, r0
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d001      	beq.n	80100ca <netif_add+0xba>
    return NULL;
 80100c6:	2300      	movs	r3, #0
 80100c8:	e058      	b.n	801017c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80100d0:	2bff      	cmp	r3, #255	; 0xff
 80100d2:	d103      	bne.n	80100dc <netif_add+0xcc>
        netif->num = 0;
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	2200      	movs	r2, #0
 80100d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 80100dc:	2300      	movs	r3, #0
 80100de:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80100e0:	4b2f      	ldr	r3, [pc, #188]	; (80101a0 <netif_add+0x190>)
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	617b      	str	r3, [r7, #20]
 80100e6:	e02b      	b.n	8010140 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80100e8:	697a      	ldr	r2, [r7, #20]
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	429a      	cmp	r2, r3
 80100ee:	d106      	bne.n	80100fe <netif_add+0xee>
 80100f0:	4b24      	ldr	r3, [pc, #144]	; (8010184 <netif_add+0x174>)
 80100f2:	f240 128b 	movw	r2, #395	; 0x18b
 80100f6:	492b      	ldr	r1, [pc, #172]	; (80101a4 <netif_add+0x194>)
 80100f8:	4824      	ldr	r0, [pc, #144]	; (801018c <netif_add+0x17c>)
 80100fa:	f009 fc85 	bl	8019a08 <iprintf>
        num_netifs++;
 80100fe:	693b      	ldr	r3, [r7, #16]
 8010100:	3301      	adds	r3, #1
 8010102:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8010104:	693b      	ldr	r3, [r7, #16]
 8010106:	2bff      	cmp	r3, #255	; 0xff
 8010108:	dd06      	ble.n	8010118 <netif_add+0x108>
 801010a:	4b1e      	ldr	r3, [pc, #120]	; (8010184 <netif_add+0x174>)
 801010c:	f240 128d 	movw	r2, #397	; 0x18d
 8010110:	4925      	ldr	r1, [pc, #148]	; (80101a8 <netif_add+0x198>)
 8010112:	481e      	ldr	r0, [pc, #120]	; (801018c <netif_add+0x17c>)
 8010114:	f009 fc78 	bl	8019a08 <iprintf>
        if (netif2->num == netif->num) {
 8010118:	697b      	ldr	r3, [r7, #20]
 801011a:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010124:	429a      	cmp	r2, r3
 8010126:	d108      	bne.n	801013a <netif_add+0x12a>
          netif->num++;
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801012e:	3301      	adds	r3, #1
 8010130:	b2da      	uxtb	r2, r3
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8010138:	e005      	b.n	8010146 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801013a:	697b      	ldr	r3, [r7, #20]
 801013c:	681b      	ldr	r3, [r3, #0]
 801013e:	617b      	str	r3, [r7, #20]
 8010140:	697b      	ldr	r3, [r7, #20]
 8010142:	2b00      	cmp	r3, #0
 8010144:	d1d0      	bne.n	80100e8 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8010146:	697b      	ldr	r3, [r7, #20]
 8010148:	2b00      	cmp	r3, #0
 801014a:	d1be      	bne.n	80100ca <netif_add+0xba>
  }
  if (netif->num == 254) {
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010152:	2bfe      	cmp	r3, #254	; 0xfe
 8010154:	d103      	bne.n	801015e <netif_add+0x14e>
    netif_num = 0;
 8010156:	4b11      	ldr	r3, [pc, #68]	; (801019c <netif_add+0x18c>)
 8010158:	2200      	movs	r2, #0
 801015a:	701a      	strb	r2, [r3, #0]
 801015c:	e006      	b.n	801016c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010164:	3301      	adds	r3, #1
 8010166:	b2da      	uxtb	r2, r3
 8010168:	4b0c      	ldr	r3, [pc, #48]	; (801019c <netif_add+0x18c>)
 801016a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801016c:	4b0c      	ldr	r3, [pc, #48]	; (80101a0 <netif_add+0x190>)
 801016e:	681a      	ldr	r2, [r3, #0]
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8010174:	4a0a      	ldr	r2, [pc, #40]	; (80101a0 <netif_add+0x190>)
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801017a:	68fb      	ldr	r3, [r7, #12]
}
 801017c:	4618      	mov	r0, r3
 801017e:	3718      	adds	r7, #24
 8010180:	46bd      	mov	sp, r7
 8010182:	bd80      	pop	{r7, pc}
 8010184:	0801c774 	.word	0x0801c774
 8010188:	0801c808 	.word	0x0801c808
 801018c:	0801c7c4 	.word	0x0801c7c4
 8010190:	0801c824 	.word	0x0801c824
 8010194:	0801eeec 	.word	0x0801eeec
 8010198:	080105bb 	.word	0x080105bb
 801019c:	200070a8 	.word	0x200070a8
 80101a0:	200070a0 	.word	0x200070a0
 80101a4:	0801c848 	.word	0x0801c848
 80101a8:	0801c85c 	.word	0x0801c85c

080101ac <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80101ac:	b580      	push	{r7, lr}
 80101ae:	b082      	sub	sp, #8
 80101b0:	af00      	add	r7, sp, #0
 80101b2:	6078      	str	r0, [r7, #4]
 80101b4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80101b6:	6839      	ldr	r1, [r7, #0]
 80101b8:	6878      	ldr	r0, [r7, #4]
 80101ba:	f002 fb27 	bl	801280c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80101be:	6839      	ldr	r1, [r7, #0]
 80101c0:	6878      	ldr	r0, [r7, #4]
 80101c2:	f006 fbc9 	bl	8016958 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80101c6:	bf00      	nop
 80101c8:	3708      	adds	r7, #8
 80101ca:	46bd      	mov	sp, r7
 80101cc:	bd80      	pop	{r7, pc}
	...

080101d0 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b086      	sub	sp, #24
 80101d4:	af00      	add	r7, sp, #0
 80101d6:	60f8      	str	r0, [r7, #12]
 80101d8:	60b9      	str	r1, [r7, #8]
 80101da:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80101dc:	68bb      	ldr	r3, [r7, #8]
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d106      	bne.n	80101f0 <netif_do_set_ipaddr+0x20>
 80101e2:	4b1d      	ldr	r3, [pc, #116]	; (8010258 <netif_do_set_ipaddr+0x88>)
 80101e4:	f240 12cb 	movw	r2, #459	; 0x1cb
 80101e8:	491c      	ldr	r1, [pc, #112]	; (801025c <netif_do_set_ipaddr+0x8c>)
 80101ea:	481d      	ldr	r0, [pc, #116]	; (8010260 <netif_do_set_ipaddr+0x90>)
 80101ec:	f009 fc0c 	bl	8019a08 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d106      	bne.n	8010204 <netif_do_set_ipaddr+0x34>
 80101f6:	4b18      	ldr	r3, [pc, #96]	; (8010258 <netif_do_set_ipaddr+0x88>)
 80101f8:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80101fc:	4917      	ldr	r1, [pc, #92]	; (801025c <netif_do_set_ipaddr+0x8c>)
 80101fe:	4818      	ldr	r0, [pc, #96]	; (8010260 <netif_do_set_ipaddr+0x90>)
 8010200:	f009 fc02 	bl	8019a08 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8010204:	68bb      	ldr	r3, [r7, #8]
 8010206:	681a      	ldr	r2, [r3, #0]
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	3304      	adds	r3, #4
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	429a      	cmp	r2, r3
 8010210:	d01c      	beq.n	801024c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8010212:	68bb      	ldr	r3, [r7, #8]
 8010214:	681b      	ldr	r3, [r3, #0]
 8010216:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	3304      	adds	r3, #4
 801021c:	681a      	ldr	r2, [r3, #0]
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8010222:	f107 0314 	add.w	r3, r7, #20
 8010226:	4619      	mov	r1, r3
 8010228:	6878      	ldr	r0, [r7, #4]
 801022a:	f7ff ffbf 	bl	80101ac <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801022e:	68bb      	ldr	r3, [r7, #8]
 8010230:	2b00      	cmp	r3, #0
 8010232:	d002      	beq.n	801023a <netif_do_set_ipaddr+0x6a>
 8010234:	68bb      	ldr	r3, [r7, #8]
 8010236:	681b      	ldr	r3, [r3, #0]
 8010238:	e000      	b.n	801023c <netif_do_set_ipaddr+0x6c>
 801023a:	2300      	movs	r3, #0
 801023c:	68fa      	ldr	r2, [r7, #12]
 801023e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8010240:	2101      	movs	r1, #1
 8010242:	68f8      	ldr	r0, [r7, #12]
 8010244:	f000 f8d2 	bl	80103ec <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8010248:	2301      	movs	r3, #1
 801024a:	e000      	b.n	801024e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 801024c:	2300      	movs	r3, #0
}
 801024e:	4618      	mov	r0, r3
 8010250:	3718      	adds	r7, #24
 8010252:	46bd      	mov	sp, r7
 8010254:	bd80      	pop	{r7, pc}
 8010256:	bf00      	nop
 8010258:	0801c774 	.word	0x0801c774
 801025c:	0801c88c 	.word	0x0801c88c
 8010260:	0801c7c4 	.word	0x0801c7c4

08010264 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8010264:	b480      	push	{r7}
 8010266:	b085      	sub	sp, #20
 8010268:	af00      	add	r7, sp, #0
 801026a:	60f8      	str	r0, [r7, #12]
 801026c:	60b9      	str	r1, [r7, #8]
 801026e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8010270:	68bb      	ldr	r3, [r7, #8]
 8010272:	681a      	ldr	r2, [r3, #0]
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	3308      	adds	r3, #8
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	429a      	cmp	r2, r3
 801027c:	d00a      	beq.n	8010294 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801027e:	68bb      	ldr	r3, [r7, #8]
 8010280:	2b00      	cmp	r3, #0
 8010282:	d002      	beq.n	801028a <netif_do_set_netmask+0x26>
 8010284:	68bb      	ldr	r3, [r7, #8]
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	e000      	b.n	801028c <netif_do_set_netmask+0x28>
 801028a:	2300      	movs	r3, #0
 801028c:	68fa      	ldr	r2, [r7, #12]
 801028e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8010290:	2301      	movs	r3, #1
 8010292:	e000      	b.n	8010296 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8010294:	2300      	movs	r3, #0
}
 8010296:	4618      	mov	r0, r3
 8010298:	3714      	adds	r7, #20
 801029a:	46bd      	mov	sp, r7
 801029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102a0:	4770      	bx	lr

080102a2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80102a2:	b480      	push	{r7}
 80102a4:	b085      	sub	sp, #20
 80102a6:	af00      	add	r7, sp, #0
 80102a8:	60f8      	str	r0, [r7, #12]
 80102aa:	60b9      	str	r1, [r7, #8]
 80102ac:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80102ae:	68bb      	ldr	r3, [r7, #8]
 80102b0:	681a      	ldr	r2, [r3, #0]
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	330c      	adds	r3, #12
 80102b6:	681b      	ldr	r3, [r3, #0]
 80102b8:	429a      	cmp	r2, r3
 80102ba:	d00a      	beq.n	80102d2 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80102bc:	68bb      	ldr	r3, [r7, #8]
 80102be:	2b00      	cmp	r3, #0
 80102c0:	d002      	beq.n	80102c8 <netif_do_set_gw+0x26>
 80102c2:	68bb      	ldr	r3, [r7, #8]
 80102c4:	681b      	ldr	r3, [r3, #0]
 80102c6:	e000      	b.n	80102ca <netif_do_set_gw+0x28>
 80102c8:	2300      	movs	r3, #0
 80102ca:	68fa      	ldr	r2, [r7, #12]
 80102cc:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80102ce:	2301      	movs	r3, #1
 80102d0:	e000      	b.n	80102d4 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80102d2:	2300      	movs	r3, #0
}
 80102d4:	4618      	mov	r0, r3
 80102d6:	3714      	adds	r7, #20
 80102d8:	46bd      	mov	sp, r7
 80102da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102de:	4770      	bx	lr

080102e0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80102e0:	b580      	push	{r7, lr}
 80102e2:	b088      	sub	sp, #32
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	60f8      	str	r0, [r7, #12]
 80102e8:	60b9      	str	r1, [r7, #8]
 80102ea:	607a      	str	r2, [r7, #4]
 80102ec:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80102ee:	2300      	movs	r3, #0
 80102f0:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80102f2:	2300      	movs	r3, #0
 80102f4:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80102f6:	68bb      	ldr	r3, [r7, #8]
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d101      	bne.n	8010300 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80102fc:	4b1c      	ldr	r3, [pc, #112]	; (8010370 <netif_set_addr+0x90>)
 80102fe:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	2b00      	cmp	r3, #0
 8010304:	d101      	bne.n	801030a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8010306:	4b1a      	ldr	r3, [pc, #104]	; (8010370 <netif_set_addr+0x90>)
 8010308:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801030a:	683b      	ldr	r3, [r7, #0]
 801030c:	2b00      	cmp	r3, #0
 801030e:	d101      	bne.n	8010314 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8010310:	4b17      	ldr	r3, [pc, #92]	; (8010370 <netif_set_addr+0x90>)
 8010312:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8010314:	68bb      	ldr	r3, [r7, #8]
 8010316:	2b00      	cmp	r3, #0
 8010318:	d003      	beq.n	8010322 <netif_set_addr+0x42>
 801031a:	68bb      	ldr	r3, [r7, #8]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	2b00      	cmp	r3, #0
 8010320:	d101      	bne.n	8010326 <netif_set_addr+0x46>
 8010322:	2301      	movs	r3, #1
 8010324:	e000      	b.n	8010328 <netif_set_addr+0x48>
 8010326:	2300      	movs	r3, #0
 8010328:	617b      	str	r3, [r7, #20]
  if (remove) {
 801032a:	697b      	ldr	r3, [r7, #20]
 801032c:	2b00      	cmp	r3, #0
 801032e:	d006      	beq.n	801033e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010330:	f107 0310 	add.w	r3, r7, #16
 8010334:	461a      	mov	r2, r3
 8010336:	68b9      	ldr	r1, [r7, #8]
 8010338:	68f8      	ldr	r0, [r7, #12]
 801033a:	f7ff ff49 	bl	80101d0 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801033e:	69fa      	ldr	r2, [r7, #28]
 8010340:	6879      	ldr	r1, [r7, #4]
 8010342:	68f8      	ldr	r0, [r7, #12]
 8010344:	f7ff ff8e 	bl	8010264 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8010348:	69ba      	ldr	r2, [r7, #24]
 801034a:	6839      	ldr	r1, [r7, #0]
 801034c:	68f8      	ldr	r0, [r7, #12]
 801034e:	f7ff ffa8 	bl	80102a2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8010352:	697b      	ldr	r3, [r7, #20]
 8010354:	2b00      	cmp	r3, #0
 8010356:	d106      	bne.n	8010366 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8010358:	f107 0310 	add.w	r3, r7, #16
 801035c:	461a      	mov	r2, r3
 801035e:	68b9      	ldr	r1, [r7, #8]
 8010360:	68f8      	ldr	r0, [r7, #12]
 8010362:	f7ff ff35 	bl	80101d0 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8010366:	bf00      	nop
 8010368:	3720      	adds	r7, #32
 801036a:	46bd      	mov	sp, r7
 801036c:	bd80      	pop	{r7, pc}
 801036e:	bf00      	nop
 8010370:	0801eeec 	.word	0x0801eeec

08010374 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8010374:	b480      	push	{r7}
 8010376:	b083      	sub	sp, #12
 8010378:	af00      	add	r7, sp, #0
 801037a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801037c:	4a04      	ldr	r2, [pc, #16]	; (8010390 <netif_set_default+0x1c>)
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8010382:	bf00      	nop
 8010384:	370c      	adds	r7, #12
 8010386:	46bd      	mov	sp, r7
 8010388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801038c:	4770      	bx	lr
 801038e:	bf00      	nop
 8010390:	200070a4 	.word	0x200070a4

08010394 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8010394:	b580      	push	{r7, lr}
 8010396:	b082      	sub	sp, #8
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d107      	bne.n	80103b2 <netif_set_up+0x1e>
 80103a2:	4b0f      	ldr	r3, [pc, #60]	; (80103e0 <netif_set_up+0x4c>)
 80103a4:	f44f 7254 	mov.w	r2, #848	; 0x350
 80103a8:	490e      	ldr	r1, [pc, #56]	; (80103e4 <netif_set_up+0x50>)
 80103aa:	480f      	ldr	r0, [pc, #60]	; (80103e8 <netif_set_up+0x54>)
 80103ac:	f009 fb2c 	bl	8019a08 <iprintf>
 80103b0:	e013      	b.n	80103da <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80103b8:	f003 0301 	and.w	r3, r3, #1
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d10c      	bne.n	80103da <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80103c6:	f043 0301 	orr.w	r3, r3, #1
 80103ca:	b2da      	uxtb	r2, r3
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80103d2:	2103      	movs	r1, #3
 80103d4:	6878      	ldr	r0, [r7, #4]
 80103d6:	f000 f809 	bl	80103ec <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80103da:	3708      	adds	r7, #8
 80103dc:	46bd      	mov	sp, r7
 80103de:	bd80      	pop	{r7, pc}
 80103e0:	0801c774 	.word	0x0801c774
 80103e4:	0801c8fc 	.word	0x0801c8fc
 80103e8:	0801c7c4 	.word	0x0801c7c4

080103ec <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80103ec:	b580      	push	{r7, lr}
 80103ee:	b082      	sub	sp, #8
 80103f0:	af00      	add	r7, sp, #0
 80103f2:	6078      	str	r0, [r7, #4]
 80103f4:	460b      	mov	r3, r1
 80103f6:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d106      	bne.n	801040c <netif_issue_reports+0x20>
 80103fe:	4b18      	ldr	r3, [pc, #96]	; (8010460 <netif_issue_reports+0x74>)
 8010400:	f240 326d 	movw	r2, #877	; 0x36d
 8010404:	4917      	ldr	r1, [pc, #92]	; (8010464 <netif_issue_reports+0x78>)
 8010406:	4818      	ldr	r0, [pc, #96]	; (8010468 <netif_issue_reports+0x7c>)
 8010408:	f009 fafe 	bl	8019a08 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010412:	f003 0304 	and.w	r3, r3, #4
 8010416:	2b00      	cmp	r3, #0
 8010418:	d01e      	beq.n	8010458 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010420:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8010424:	2b00      	cmp	r3, #0
 8010426:	d017      	beq.n	8010458 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010428:	78fb      	ldrb	r3, [r7, #3]
 801042a:	f003 0301 	and.w	r3, r3, #1
 801042e:	2b00      	cmp	r3, #0
 8010430:	d013      	beq.n	801045a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	3304      	adds	r3, #4
 8010436:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8010438:	2b00      	cmp	r3, #0
 801043a:	d00e      	beq.n	801045a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010442:	f003 0308 	and.w	r3, r3, #8
 8010446:	2b00      	cmp	r3, #0
 8010448:	d007      	beq.n	801045a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	3304      	adds	r3, #4
 801044e:	4619      	mov	r1, r3
 8010450:	6878      	ldr	r0, [r7, #4]
 8010452:	f007 f9eb 	bl	801782c <etharp_request>
 8010456:	e000      	b.n	801045a <netif_issue_reports+0x6e>
    return;
 8010458:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801045a:	3708      	adds	r7, #8
 801045c:	46bd      	mov	sp, r7
 801045e:	bd80      	pop	{r7, pc}
 8010460:	0801c774 	.word	0x0801c774
 8010464:	0801c918 	.word	0x0801c918
 8010468:	0801c7c4 	.word	0x0801c7c4

0801046c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801046c:	b580      	push	{r7, lr}
 801046e:	b082      	sub	sp, #8
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d107      	bne.n	801048a <netif_set_down+0x1e>
 801047a:	4b12      	ldr	r3, [pc, #72]	; (80104c4 <netif_set_down+0x58>)
 801047c:	f240 329b 	movw	r2, #923	; 0x39b
 8010480:	4911      	ldr	r1, [pc, #68]	; (80104c8 <netif_set_down+0x5c>)
 8010482:	4812      	ldr	r0, [pc, #72]	; (80104cc <netif_set_down+0x60>)
 8010484:	f009 fac0 	bl	8019a08 <iprintf>
 8010488:	e019      	b.n	80104be <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010490:	f003 0301 	and.w	r3, r3, #1
 8010494:	2b00      	cmp	r3, #0
 8010496:	d012      	beq.n	80104be <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801049e:	f023 0301 	bic.w	r3, r3, #1
 80104a2:	b2da      	uxtb	r2, r3
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80104b0:	f003 0308 	and.w	r3, r3, #8
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d002      	beq.n	80104be <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80104b8:	6878      	ldr	r0, [r7, #4]
 80104ba:	f006 fd75 	bl	8016fa8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80104be:	3708      	adds	r7, #8
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}
 80104c4:	0801c774 	.word	0x0801c774
 80104c8:	0801c93c 	.word	0x0801c93c
 80104cc:	0801c7c4 	.word	0x0801c7c4

080104d0 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80104d0:	b580      	push	{r7, lr}
 80104d2:	b082      	sub	sp, #8
 80104d4:	af00      	add	r7, sp, #0
 80104d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d107      	bne.n	80104ee <netif_set_link_up+0x1e>
 80104de:	4b13      	ldr	r3, [pc, #76]	; (801052c <netif_set_link_up+0x5c>)
 80104e0:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80104e4:	4912      	ldr	r1, [pc, #72]	; (8010530 <netif_set_link_up+0x60>)
 80104e6:	4813      	ldr	r0, [pc, #76]	; (8010534 <netif_set_link_up+0x64>)
 80104e8:	f009 fa8e 	bl	8019a08 <iprintf>
 80104ec:	e01b      	b.n	8010526 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80104f4:	f003 0304 	and.w	r3, r3, #4
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d114      	bne.n	8010526 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010502:	f043 0304 	orr.w	r3, r3, #4
 8010506:	b2da      	uxtb	r2, r3
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801050e:	2103      	movs	r1, #3
 8010510:	6878      	ldr	r0, [r7, #4]
 8010512:	f7ff ff6b 	bl	80103ec <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	69db      	ldr	r3, [r3, #28]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d003      	beq.n	8010526 <netif_set_link_up+0x56>
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	69db      	ldr	r3, [r3, #28]
 8010522:	6878      	ldr	r0, [r7, #4]
 8010524:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010526:	3708      	adds	r7, #8
 8010528:	46bd      	mov	sp, r7
 801052a:	bd80      	pop	{r7, pc}
 801052c:	0801c774 	.word	0x0801c774
 8010530:	0801c95c 	.word	0x0801c95c
 8010534:	0801c7c4 	.word	0x0801c7c4

08010538 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8010538:	b580      	push	{r7, lr}
 801053a:	b082      	sub	sp, #8
 801053c:	af00      	add	r7, sp, #0
 801053e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	2b00      	cmp	r3, #0
 8010544:	d107      	bne.n	8010556 <netif_set_link_down+0x1e>
 8010546:	4b11      	ldr	r3, [pc, #68]	; (801058c <netif_set_link_down+0x54>)
 8010548:	f240 4206 	movw	r2, #1030	; 0x406
 801054c:	4910      	ldr	r1, [pc, #64]	; (8010590 <netif_set_link_down+0x58>)
 801054e:	4811      	ldr	r0, [pc, #68]	; (8010594 <netif_set_link_down+0x5c>)
 8010550:	f009 fa5a 	bl	8019a08 <iprintf>
 8010554:	e017      	b.n	8010586 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801055c:	f003 0304 	and.w	r3, r3, #4
 8010560:	2b00      	cmp	r3, #0
 8010562:	d010      	beq.n	8010586 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801056a:	f023 0304 	bic.w	r3, r3, #4
 801056e:	b2da      	uxtb	r2, r3
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	69db      	ldr	r3, [r3, #28]
 801057a:	2b00      	cmp	r3, #0
 801057c:	d003      	beq.n	8010586 <netif_set_link_down+0x4e>
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	69db      	ldr	r3, [r3, #28]
 8010582:	6878      	ldr	r0, [r7, #4]
 8010584:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8010586:	3708      	adds	r7, #8
 8010588:	46bd      	mov	sp, r7
 801058a:	bd80      	pop	{r7, pc}
 801058c:	0801c774 	.word	0x0801c774
 8010590:	0801c980 	.word	0x0801c980
 8010594:	0801c7c4 	.word	0x0801c7c4

08010598 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8010598:	b480      	push	{r7}
 801059a:	b083      	sub	sp, #12
 801059c:	af00      	add	r7, sp, #0
 801059e:	6078      	str	r0, [r7, #4]
 80105a0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d002      	beq.n	80105ae <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	683a      	ldr	r2, [r7, #0]
 80105ac:	61da      	str	r2, [r3, #28]
  }
}
 80105ae:	bf00      	nop
 80105b0:	370c      	adds	r7, #12
 80105b2:	46bd      	mov	sp, r7
 80105b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105b8:	4770      	bx	lr

080105ba <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80105ba:	b480      	push	{r7}
 80105bc:	b085      	sub	sp, #20
 80105be:	af00      	add	r7, sp, #0
 80105c0:	60f8      	str	r0, [r7, #12]
 80105c2:	60b9      	str	r1, [r7, #8]
 80105c4:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80105c6:	f06f 030b 	mvn.w	r3, #11
}
 80105ca:	4618      	mov	r0, r3
 80105cc:	3714      	adds	r7, #20
 80105ce:	46bd      	mov	sp, r7
 80105d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d4:	4770      	bx	lr
	...

080105d8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80105d8:	b480      	push	{r7}
 80105da:	b085      	sub	sp, #20
 80105dc:	af00      	add	r7, sp, #0
 80105de:	4603      	mov	r3, r0
 80105e0:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80105e2:	79fb      	ldrb	r3, [r7, #7]
 80105e4:	2b00      	cmp	r3, #0
 80105e6:	d013      	beq.n	8010610 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80105e8:	4b0d      	ldr	r3, [pc, #52]	; (8010620 <netif_get_by_index+0x48>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	60fb      	str	r3, [r7, #12]
 80105ee:	e00c      	b.n	801060a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80105f6:	3301      	adds	r3, #1
 80105f8:	b2db      	uxtb	r3, r3
 80105fa:	79fa      	ldrb	r2, [r7, #7]
 80105fc:	429a      	cmp	r2, r3
 80105fe:	d101      	bne.n	8010604 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	e006      	b.n	8010612 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	60fb      	str	r3, [r7, #12]
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	2b00      	cmp	r3, #0
 801060e:	d1ef      	bne.n	80105f0 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8010610:	2300      	movs	r3, #0
}
 8010612:	4618      	mov	r0, r3
 8010614:	3714      	adds	r7, #20
 8010616:	46bd      	mov	sp, r7
 8010618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801061c:	4770      	bx	lr
 801061e:	bf00      	nop
 8010620:	200070a0 	.word	0x200070a0

08010624 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8010624:	b480      	push	{r7}
 8010626:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8010628:	4b03      	ldr	r3, [pc, #12]	; (8010638 <pbuf_pool_is_empty+0x14>)
 801062a:	2201      	movs	r2, #1
 801062c:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 801062e:	bf00      	nop
 8010630:	46bd      	mov	sp, r7
 8010632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010636:	4770      	bx	lr
 8010638:	200070a9 	.word	0x200070a9

0801063c <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 801063c:	b480      	push	{r7}
 801063e:	b085      	sub	sp, #20
 8010640:	af00      	add	r7, sp, #0
 8010642:	60f8      	str	r0, [r7, #12]
 8010644:	60b9      	str	r1, [r7, #8]
 8010646:	4611      	mov	r1, r2
 8010648:	461a      	mov	r2, r3
 801064a:	460b      	mov	r3, r1
 801064c:	80fb      	strh	r3, [r7, #6]
 801064e:	4613      	mov	r3, r2
 8010650:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 8010652:	68fb      	ldr	r3, [r7, #12]
 8010654:	2200      	movs	r2, #0
 8010656:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8010658:	68fb      	ldr	r3, [r7, #12]
 801065a:	68ba      	ldr	r2, [r7, #8]
 801065c:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 801065e:	68fb      	ldr	r3, [r7, #12]
 8010660:	88fa      	ldrh	r2, [r7, #6]
 8010662:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	88ba      	ldrh	r2, [r7, #4]
 8010668:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 801066a:	8b3b      	ldrh	r3, [r7, #24]
 801066c:	b2da      	uxtb	r2, r3
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	7f3a      	ldrb	r2, [r7, #28]
 8010676:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	2201      	movs	r2, #1
 801067c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	2200      	movs	r2, #0
 8010682:	73da      	strb	r2, [r3, #15]
}
 8010684:	bf00      	nop
 8010686:	3714      	adds	r7, #20
 8010688:	46bd      	mov	sp, r7
 801068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801068e:	4770      	bx	lr

08010690 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8010690:	b580      	push	{r7, lr}
 8010692:	b08c      	sub	sp, #48	; 0x30
 8010694:	af02      	add	r7, sp, #8
 8010696:	4603      	mov	r3, r0
 8010698:	71fb      	strb	r3, [r7, #7]
 801069a:	460b      	mov	r3, r1
 801069c:	80bb      	strh	r3, [r7, #4]
 801069e:	4613      	mov	r3, r2
 80106a0:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80106a2:	79fb      	ldrb	r3, [r7, #7]
 80106a4:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80106a6:	887b      	ldrh	r3, [r7, #2]
 80106a8:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 80106ac:	f000 8082 	beq.w	80107b4 <pbuf_alloc+0x124>
 80106b0:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 80106b4:	f300 80c9 	bgt.w	801084a <pbuf_alloc+0x1ba>
 80106b8:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80106bc:	d010      	beq.n	80106e0 <pbuf_alloc+0x50>
 80106be:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80106c2:	f300 80c2 	bgt.w	801084a <pbuf_alloc+0x1ba>
 80106c6:	2b01      	cmp	r3, #1
 80106c8:	d002      	beq.n	80106d0 <pbuf_alloc+0x40>
 80106ca:	2b41      	cmp	r3, #65	; 0x41
 80106cc:	f040 80bd 	bne.w	801084a <pbuf_alloc+0x1ba>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 80106d0:	887a      	ldrh	r2, [r7, #2]
 80106d2:	88bb      	ldrh	r3, [r7, #4]
 80106d4:	4619      	mov	r1, r3
 80106d6:	2000      	movs	r0, #0
 80106d8:	f000 f8d2 	bl	8010880 <pbuf_alloc_reference>
 80106dc:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 80106de:	e0be      	b.n	801085e <pbuf_alloc+0x1ce>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 80106e0:	2300      	movs	r3, #0
 80106e2:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 80106e4:	2300      	movs	r3, #0
 80106e6:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 80106e8:	88bb      	ldrh	r3, [r7, #4]
 80106ea:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80106ec:	2008      	movs	r0, #8
 80106ee:	f7ff fbed 	bl	800fecc <memp_malloc>
 80106f2:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 80106f4:	693b      	ldr	r3, [r7, #16]
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d109      	bne.n	801070e <pbuf_alloc+0x7e>
          PBUF_POOL_IS_EMPTY();
 80106fa:	f7ff ff93 	bl	8010624 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 80106fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010700:	2b00      	cmp	r3, #0
 8010702:	d002      	beq.n	801070a <pbuf_alloc+0x7a>
            pbuf_free(p);
 8010704:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010706:	f000 faa7 	bl	8010c58 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 801070a:	2300      	movs	r3, #0
 801070c:	e0a8      	b.n	8010860 <pbuf_alloc+0x1d0>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801070e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8010710:	3303      	adds	r3, #3
 8010712:	b29b      	uxth	r3, r3
 8010714:	f023 0303 	bic.w	r3, r3, #3
 8010718:	b29a      	uxth	r2, r3
 801071a:	f240 53ec 	movw	r3, #1516	; 0x5ec
 801071e:	1a9b      	subs	r3, r3, r2
 8010720:	b29b      	uxth	r3, r3
 8010722:	8b7a      	ldrh	r2, [r7, #26]
 8010724:	4293      	cmp	r3, r2
 8010726:	bf28      	it	cs
 8010728:	4613      	movcs	r3, r2
 801072a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 801072c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801072e:	3310      	adds	r3, #16
 8010730:	693a      	ldr	r2, [r7, #16]
 8010732:	4413      	add	r3, r2
 8010734:	3303      	adds	r3, #3
 8010736:	f023 0303 	bic.w	r3, r3, #3
 801073a:	4618      	mov	r0, r3
 801073c:	89f9      	ldrh	r1, [r7, #14]
 801073e:	8b7a      	ldrh	r2, [r7, #26]
 8010740:	2300      	movs	r3, #0
 8010742:	9301      	str	r3, [sp, #4]
 8010744:	887b      	ldrh	r3, [r7, #2]
 8010746:	9300      	str	r3, [sp, #0]
 8010748:	460b      	mov	r3, r1
 801074a:	4601      	mov	r1, r0
 801074c:	6938      	ldr	r0, [r7, #16]
 801074e:	f7ff ff75 	bl	801063c <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 8010752:	693b      	ldr	r3, [r7, #16]
 8010754:	685b      	ldr	r3, [r3, #4]
 8010756:	f003 0303 	and.w	r3, r3, #3
 801075a:	2b00      	cmp	r3, #0
 801075c:	d006      	beq.n	801076c <pbuf_alloc+0xdc>
 801075e:	4b42      	ldr	r3, [pc, #264]	; (8010868 <pbuf_alloc+0x1d8>)
 8010760:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010764:	4941      	ldr	r1, [pc, #260]	; (801086c <pbuf_alloc+0x1dc>)
 8010766:	4842      	ldr	r0, [pc, #264]	; (8010870 <pbuf_alloc+0x1e0>)
 8010768:	f009 f94e 	bl	8019a08 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 801076c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801076e:	3303      	adds	r3, #3
 8010770:	f023 0303 	bic.w	r3, r3, #3
 8010774:	f240 52ec 	movw	r2, #1516	; 0x5ec
 8010778:	4293      	cmp	r3, r2
 801077a:	d106      	bne.n	801078a <pbuf_alloc+0xfa>
 801077c:	4b3a      	ldr	r3, [pc, #232]	; (8010868 <pbuf_alloc+0x1d8>)
 801077e:	f44f 7281 	mov.w	r2, #258	; 0x102
 8010782:	493c      	ldr	r1, [pc, #240]	; (8010874 <pbuf_alloc+0x1e4>)
 8010784:	483a      	ldr	r0, [pc, #232]	; (8010870 <pbuf_alloc+0x1e0>)
 8010786:	f009 f93f 	bl	8019a08 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 801078a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801078c:	2b00      	cmp	r3, #0
 801078e:	d102      	bne.n	8010796 <pbuf_alloc+0x106>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8010790:	693b      	ldr	r3, [r7, #16]
 8010792:	627b      	str	r3, [r7, #36]	; 0x24
 8010794:	e002      	b.n	801079c <pbuf_alloc+0x10c>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8010796:	69fb      	ldr	r3, [r7, #28]
 8010798:	693a      	ldr	r2, [r7, #16]
 801079a:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801079c:	693b      	ldr	r3, [r7, #16]
 801079e:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80107a0:	8b7a      	ldrh	r2, [r7, #26]
 80107a2:	89fb      	ldrh	r3, [r7, #14]
 80107a4:	1ad3      	subs	r3, r2, r3
 80107a6:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80107a8:	2300      	movs	r3, #0
 80107aa:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 80107ac:	8b7b      	ldrh	r3, [r7, #26]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d19c      	bne.n	80106ec <pbuf_alloc+0x5c>
      break;
 80107b2:	e054      	b.n	801085e <pbuf_alloc+0x1ce>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80107b4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80107b6:	3303      	adds	r3, #3
 80107b8:	b29b      	uxth	r3, r3
 80107ba:	f023 0303 	bic.w	r3, r3, #3
 80107be:	b29a      	uxth	r2, r3
 80107c0:	88bb      	ldrh	r3, [r7, #4]
 80107c2:	3303      	adds	r3, #3
 80107c4:	b29b      	uxth	r3, r3
 80107c6:	f023 0303 	bic.w	r3, r3, #3
 80107ca:	b29b      	uxth	r3, r3
 80107cc:	4413      	add	r3, r2
 80107ce:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 80107d0:	8b3b      	ldrh	r3, [r7, #24]
 80107d2:	3310      	adds	r3, #16
 80107d4:	617b      	str	r3, [r7, #20]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80107d6:	8b3a      	ldrh	r2, [r7, #24]
 80107d8:	88bb      	ldrh	r3, [r7, #4]
 80107da:	3303      	adds	r3, #3
 80107dc:	f023 0303 	bic.w	r3, r3, #3
 80107e0:	429a      	cmp	r2, r3
 80107e2:	d306      	bcc.n	80107f2 <pbuf_alloc+0x162>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 80107e4:	88bb      	ldrh	r3, [r7, #4]
 80107e6:	3303      	adds	r3, #3
 80107e8:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80107ec:	697a      	ldr	r2, [r7, #20]
 80107ee:	429a      	cmp	r2, r3
 80107f0:	d201      	bcs.n	80107f6 <pbuf_alloc+0x166>
        return NULL;
 80107f2:	2300      	movs	r3, #0
 80107f4:	e034      	b.n	8010860 <pbuf_alloc+0x1d0>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80107f6:	6978      	ldr	r0, [r7, #20]
 80107f8:	f7ff f9e0 	bl	800fbbc <mem_malloc>
 80107fc:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 80107fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010800:	2b00      	cmp	r3, #0
 8010802:	d101      	bne.n	8010808 <pbuf_alloc+0x178>
        return NULL;
 8010804:	2300      	movs	r3, #0
 8010806:	e02b      	b.n	8010860 <pbuf_alloc+0x1d0>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8010808:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801080a:	3310      	adds	r3, #16
 801080c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801080e:	4413      	add	r3, r2
 8010810:	3303      	adds	r3, #3
 8010812:	f023 0303 	bic.w	r3, r3, #3
 8010816:	4618      	mov	r0, r3
 8010818:	88b9      	ldrh	r1, [r7, #4]
 801081a:	88ba      	ldrh	r2, [r7, #4]
 801081c:	2300      	movs	r3, #0
 801081e:	9301      	str	r3, [sp, #4]
 8010820:	887b      	ldrh	r3, [r7, #2]
 8010822:	9300      	str	r3, [sp, #0]
 8010824:	460b      	mov	r3, r1
 8010826:	4601      	mov	r1, r0
 8010828:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801082a:	f7ff ff07 	bl	801063c <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 801082e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010830:	685b      	ldr	r3, [r3, #4]
 8010832:	f003 0303 	and.w	r3, r3, #3
 8010836:	2b00      	cmp	r3, #0
 8010838:	d010      	beq.n	801085c <pbuf_alloc+0x1cc>
 801083a:	4b0b      	ldr	r3, [pc, #44]	; (8010868 <pbuf_alloc+0x1d8>)
 801083c:	f44f 7291 	mov.w	r2, #290	; 0x122
 8010840:	490d      	ldr	r1, [pc, #52]	; (8010878 <pbuf_alloc+0x1e8>)
 8010842:	480b      	ldr	r0, [pc, #44]	; (8010870 <pbuf_alloc+0x1e0>)
 8010844:	f009 f8e0 	bl	8019a08 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8010848:	e008      	b.n	801085c <pbuf_alloc+0x1cc>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 801084a:	4b07      	ldr	r3, [pc, #28]	; (8010868 <pbuf_alloc+0x1d8>)
 801084c:	f240 1227 	movw	r2, #295	; 0x127
 8010850:	490a      	ldr	r1, [pc, #40]	; (801087c <pbuf_alloc+0x1ec>)
 8010852:	4807      	ldr	r0, [pc, #28]	; (8010870 <pbuf_alloc+0x1e0>)
 8010854:	f009 f8d8 	bl	8019a08 <iprintf>
      return NULL;
 8010858:	2300      	movs	r3, #0
 801085a:	e001      	b.n	8010860 <pbuf_alloc+0x1d0>
      break;
 801085c:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 801085e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8010860:	4618      	mov	r0, r3
 8010862:	3728      	adds	r7, #40	; 0x28
 8010864:	46bd      	mov	sp, r7
 8010866:	bd80      	pop	{r7, pc}
 8010868:	0801c9a4 	.word	0x0801c9a4
 801086c:	0801c9d4 	.word	0x0801c9d4
 8010870:	0801ca04 	.word	0x0801ca04
 8010874:	0801ca2c 	.word	0x0801ca2c
 8010878:	0801ca60 	.word	0x0801ca60
 801087c:	0801ca8c 	.word	0x0801ca8c

08010880 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8010880:	b580      	push	{r7, lr}
 8010882:	b086      	sub	sp, #24
 8010884:	af02      	add	r7, sp, #8
 8010886:	6078      	str	r0, [r7, #4]
 8010888:	460b      	mov	r3, r1
 801088a:	807b      	strh	r3, [r7, #2]
 801088c:	4613      	mov	r3, r2
 801088e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8010890:	883b      	ldrh	r3, [r7, #0]
 8010892:	2b41      	cmp	r3, #65	; 0x41
 8010894:	d009      	beq.n	80108aa <pbuf_alloc_reference+0x2a>
 8010896:	883b      	ldrh	r3, [r7, #0]
 8010898:	2b01      	cmp	r3, #1
 801089a:	d006      	beq.n	80108aa <pbuf_alloc_reference+0x2a>
 801089c:	4b0f      	ldr	r3, [pc, #60]	; (80108dc <pbuf_alloc_reference+0x5c>)
 801089e:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80108a2:	490f      	ldr	r1, [pc, #60]	; (80108e0 <pbuf_alloc_reference+0x60>)
 80108a4:	480f      	ldr	r0, [pc, #60]	; (80108e4 <pbuf_alloc_reference+0x64>)
 80108a6:	f009 f8af 	bl	8019a08 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80108aa:	2007      	movs	r0, #7
 80108ac:	f7ff fb0e 	bl	800fecc <memp_malloc>
 80108b0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d101      	bne.n	80108bc <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80108b8:	2300      	movs	r3, #0
 80108ba:	e00b      	b.n	80108d4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80108bc:	8879      	ldrh	r1, [r7, #2]
 80108be:	887a      	ldrh	r2, [r7, #2]
 80108c0:	2300      	movs	r3, #0
 80108c2:	9301      	str	r3, [sp, #4]
 80108c4:	883b      	ldrh	r3, [r7, #0]
 80108c6:	9300      	str	r3, [sp, #0]
 80108c8:	460b      	mov	r3, r1
 80108ca:	6879      	ldr	r1, [r7, #4]
 80108cc:	68f8      	ldr	r0, [r7, #12]
 80108ce:	f7ff feb5 	bl	801063c <pbuf_init_alloced_pbuf>
  return p;
 80108d2:	68fb      	ldr	r3, [r7, #12]
}
 80108d4:	4618      	mov	r0, r3
 80108d6:	3710      	adds	r7, #16
 80108d8:	46bd      	mov	sp, r7
 80108da:	bd80      	pop	{r7, pc}
 80108dc:	0801c9a4 	.word	0x0801c9a4
 80108e0:	0801caa8 	.word	0x0801caa8
 80108e4:	0801ca04 	.word	0x0801ca04

080108e8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	b088      	sub	sp, #32
 80108ec:	af02      	add	r7, sp, #8
 80108ee:	607b      	str	r3, [r7, #4]
 80108f0:	4603      	mov	r3, r0
 80108f2:	73fb      	strb	r3, [r7, #15]
 80108f4:	460b      	mov	r3, r1
 80108f6:	81bb      	strh	r3, [r7, #12]
 80108f8:	4613      	mov	r3, r2
 80108fa:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80108fc:	7bfb      	ldrb	r3, [r7, #15]
 80108fe:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8010900:	8a7b      	ldrh	r3, [r7, #18]
 8010902:	3303      	adds	r3, #3
 8010904:	f023 0203 	bic.w	r2, r3, #3
 8010908:	89bb      	ldrh	r3, [r7, #12]
 801090a:	441a      	add	r2, r3
 801090c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801090e:	429a      	cmp	r2, r3
 8010910:	d901      	bls.n	8010916 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8010912:	2300      	movs	r3, #0
 8010914:	e018      	b.n	8010948 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8010916:	6a3b      	ldr	r3, [r7, #32]
 8010918:	2b00      	cmp	r3, #0
 801091a:	d007      	beq.n	801092c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 801091c:	8a7b      	ldrh	r3, [r7, #18]
 801091e:	3303      	adds	r3, #3
 8010920:	f023 0303 	bic.w	r3, r3, #3
 8010924:	6a3a      	ldr	r2, [r7, #32]
 8010926:	4413      	add	r3, r2
 8010928:	617b      	str	r3, [r7, #20]
 801092a:	e001      	b.n	8010930 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 801092c:	2300      	movs	r3, #0
 801092e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8010930:	6878      	ldr	r0, [r7, #4]
 8010932:	89b9      	ldrh	r1, [r7, #12]
 8010934:	89ba      	ldrh	r2, [r7, #12]
 8010936:	2302      	movs	r3, #2
 8010938:	9301      	str	r3, [sp, #4]
 801093a:	897b      	ldrh	r3, [r7, #10]
 801093c:	9300      	str	r3, [sp, #0]
 801093e:	460b      	mov	r3, r1
 8010940:	6979      	ldr	r1, [r7, #20]
 8010942:	f7ff fe7b 	bl	801063c <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8010946:	687b      	ldr	r3, [r7, #4]
}
 8010948:	4618      	mov	r0, r3
 801094a:	3718      	adds	r7, #24
 801094c:	46bd      	mov	sp, r7
 801094e:	bd80      	pop	{r7, pc}

08010950 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8010950:	b580      	push	{r7, lr}
 8010952:	b084      	sub	sp, #16
 8010954:	af00      	add	r7, sp, #0
 8010956:	6078      	str	r0, [r7, #4]
 8010958:	460b      	mov	r3, r1
 801095a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	2b00      	cmp	r3, #0
 8010960:	d106      	bne.n	8010970 <pbuf_realloc+0x20>
 8010962:	4b39      	ldr	r3, [pc, #228]	; (8010a48 <pbuf_realloc+0xf8>)
 8010964:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8010968:	4938      	ldr	r1, [pc, #224]	; (8010a4c <pbuf_realloc+0xfc>)
 801096a:	4839      	ldr	r0, [pc, #228]	; (8010a50 <pbuf_realloc+0x100>)
 801096c:	f009 f84c 	bl	8019a08 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	891b      	ldrh	r3, [r3, #8]
 8010974:	887a      	ldrh	r2, [r7, #2]
 8010976:	429a      	cmp	r2, r3
 8010978:	d261      	bcs.n	8010a3e <pbuf_realloc+0xee>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 801097a:	687b      	ldr	r3, [r7, #4]
 801097c:	891a      	ldrh	r2, [r3, #8]
 801097e:	887b      	ldrh	r3, [r7, #2]
 8010980:	1ad3      	subs	r3, r2, r3
 8010982:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8010984:	887b      	ldrh	r3, [r7, #2]
 8010986:	817b      	strh	r3, [r7, #10]
  q = p;
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 801098c:	e018      	b.n	80109c0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	895b      	ldrh	r3, [r3, #10]
 8010992:	897a      	ldrh	r2, [r7, #10]
 8010994:	1ad3      	subs	r3, r2, r3
 8010996:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	891a      	ldrh	r2, [r3, #8]
 801099c:	893b      	ldrh	r3, [r7, #8]
 801099e:	1ad3      	subs	r3, r2, r3
 80109a0:	b29a      	uxth	r2, r3
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80109a6:	68fb      	ldr	r3, [r7, #12]
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d106      	bne.n	80109c0 <pbuf_realloc+0x70>
 80109b2:	4b25      	ldr	r3, [pc, #148]	; (8010a48 <pbuf_realloc+0xf8>)
 80109b4:	f240 12af 	movw	r2, #431	; 0x1af
 80109b8:	4926      	ldr	r1, [pc, #152]	; (8010a54 <pbuf_realloc+0x104>)
 80109ba:	4825      	ldr	r0, [pc, #148]	; (8010a50 <pbuf_realloc+0x100>)
 80109bc:	f009 f824 	bl	8019a08 <iprintf>
  while (rem_len > q->len) {
 80109c0:	68fb      	ldr	r3, [r7, #12]
 80109c2:	895b      	ldrh	r3, [r3, #10]
 80109c4:	897a      	ldrh	r2, [r7, #10]
 80109c6:	429a      	cmp	r2, r3
 80109c8:	d8e1      	bhi.n	801098e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80109ca:	68fb      	ldr	r3, [r7, #12]
 80109cc:	7b1b      	ldrb	r3, [r3, #12]
 80109ce:	f003 030f 	and.w	r3, r3, #15
 80109d2:	2b00      	cmp	r3, #0
 80109d4:	d11f      	bne.n	8010a16 <pbuf_realloc+0xc6>
 80109d6:	68fb      	ldr	r3, [r7, #12]
 80109d8:	895b      	ldrh	r3, [r3, #10]
 80109da:	897a      	ldrh	r2, [r7, #10]
 80109dc:	429a      	cmp	r2, r3
 80109de:	d01a      	beq.n	8010a16 <pbuf_realloc+0xc6>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	7b5b      	ldrb	r3, [r3, #13]
 80109e4:	f003 0302 	and.w	r3, r3, #2
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d114      	bne.n	8010a16 <pbuf_realloc+0xc6>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	685a      	ldr	r2, [r3, #4]
 80109f0:	68fb      	ldr	r3, [r7, #12]
 80109f2:	1ad2      	subs	r2, r2, r3
 80109f4:	897b      	ldrh	r3, [r7, #10]
 80109f6:	4413      	add	r3, r2
 80109f8:	4619      	mov	r1, r3
 80109fa:	68f8      	ldr	r0, [r7, #12]
 80109fc:	f7fe ffea 	bl	800f9d4 <mem_trim>
 8010a00:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d106      	bne.n	8010a16 <pbuf_realloc+0xc6>
 8010a08:	4b0f      	ldr	r3, [pc, #60]	; (8010a48 <pbuf_realloc+0xf8>)
 8010a0a:	f240 12bd 	movw	r2, #445	; 0x1bd
 8010a0e:	4912      	ldr	r1, [pc, #72]	; (8010a58 <pbuf_realloc+0x108>)
 8010a10:	480f      	ldr	r0, [pc, #60]	; (8010a50 <pbuf_realloc+0x100>)
 8010a12:	f008 fff9 	bl	8019a08 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8010a16:	68fb      	ldr	r3, [r7, #12]
 8010a18:	897a      	ldrh	r2, [r7, #10]
 8010a1a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8010a1c:	68fb      	ldr	r3, [r7, #12]
 8010a1e:	895a      	ldrh	r2, [r3, #10]
 8010a20:	68fb      	ldr	r3, [r7, #12]
 8010a22:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d004      	beq.n	8010a36 <pbuf_realloc+0xe6>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	4618      	mov	r0, r3
 8010a32:	f000 f911 	bl	8010c58 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	2200      	movs	r2, #0
 8010a3a:	601a      	str	r2, [r3, #0]
 8010a3c:	e000      	b.n	8010a40 <pbuf_realloc+0xf0>
    return;
 8010a3e:	bf00      	nop

}
 8010a40:	3710      	adds	r7, #16
 8010a42:	46bd      	mov	sp, r7
 8010a44:	bd80      	pop	{r7, pc}
 8010a46:	bf00      	nop
 8010a48:	0801c9a4 	.word	0x0801c9a4
 8010a4c:	0801cabc 	.word	0x0801cabc
 8010a50:	0801ca04 	.word	0x0801ca04
 8010a54:	0801cad4 	.word	0x0801cad4
 8010a58:	0801caec 	.word	0x0801caec

08010a5c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8010a5c:	b580      	push	{r7, lr}
 8010a5e:	b086      	sub	sp, #24
 8010a60:	af00      	add	r7, sp, #0
 8010a62:	60f8      	str	r0, [r7, #12]
 8010a64:	60b9      	str	r1, [r7, #8]
 8010a66:	4613      	mov	r3, r2
 8010a68:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d106      	bne.n	8010a7e <pbuf_add_header_impl+0x22>
 8010a70:	4b2b      	ldr	r3, [pc, #172]	; (8010b20 <pbuf_add_header_impl+0xc4>)
 8010a72:	f240 12df 	movw	r2, #479	; 0x1df
 8010a76:	492b      	ldr	r1, [pc, #172]	; (8010b24 <pbuf_add_header_impl+0xc8>)
 8010a78:	482b      	ldr	r0, [pc, #172]	; (8010b28 <pbuf_add_header_impl+0xcc>)
 8010a7a:	f008 ffc5 	bl	8019a08 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d003      	beq.n	8010a8c <pbuf_add_header_impl+0x30>
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010a8a:	d301      	bcc.n	8010a90 <pbuf_add_header_impl+0x34>
    return 1;
 8010a8c:	2301      	movs	r3, #1
 8010a8e:	e043      	b.n	8010b18 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8010a90:	68bb      	ldr	r3, [r7, #8]
 8010a92:	2b00      	cmp	r3, #0
 8010a94:	d101      	bne.n	8010a9a <pbuf_add_header_impl+0x3e>
    return 0;
 8010a96:	2300      	movs	r3, #0
 8010a98:	e03e      	b.n	8010b18 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8010a9a:	68bb      	ldr	r3, [r7, #8]
 8010a9c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	891a      	ldrh	r2, [r3, #8]
 8010aa2:	8a7b      	ldrh	r3, [r7, #18]
 8010aa4:	4413      	add	r3, r2
 8010aa6:	b29b      	uxth	r3, r3
 8010aa8:	8a7a      	ldrh	r2, [r7, #18]
 8010aaa:	429a      	cmp	r2, r3
 8010aac:	d901      	bls.n	8010ab2 <pbuf_add_header_impl+0x56>
    return 1;
 8010aae:	2301      	movs	r3, #1
 8010ab0:	e032      	b.n	8010b18 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8010ab2:	68fb      	ldr	r3, [r7, #12]
 8010ab4:	7b1b      	ldrb	r3, [r3, #12]
 8010ab6:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8010ab8:	8a3b      	ldrh	r3, [r7, #16]
 8010aba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	d00c      	beq.n	8010adc <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	685a      	ldr	r2, [r3, #4]
 8010ac6:	68bb      	ldr	r3, [r7, #8]
 8010ac8:	425b      	negs	r3, r3
 8010aca:	4413      	add	r3, r2
 8010acc:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8010ace:	68fb      	ldr	r3, [r7, #12]
 8010ad0:	3310      	adds	r3, #16
 8010ad2:	697a      	ldr	r2, [r7, #20]
 8010ad4:	429a      	cmp	r2, r3
 8010ad6:	d20d      	bcs.n	8010af4 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8010ad8:	2301      	movs	r3, #1
 8010ada:	e01d      	b.n	8010b18 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8010adc:	79fb      	ldrb	r3, [r7, #7]
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d006      	beq.n	8010af0 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	685a      	ldr	r2, [r3, #4]
 8010ae6:	68bb      	ldr	r3, [r7, #8]
 8010ae8:	425b      	negs	r3, r3
 8010aea:	4413      	add	r3, r2
 8010aec:	617b      	str	r3, [r7, #20]
 8010aee:	e001      	b.n	8010af4 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8010af0:	2301      	movs	r3, #1
 8010af2:	e011      	b.n	8010b18 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	697a      	ldr	r2, [r7, #20]
 8010af8:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	895a      	ldrh	r2, [r3, #10]
 8010afe:	8a7b      	ldrh	r3, [r7, #18]
 8010b00:	4413      	add	r3, r2
 8010b02:	b29a      	uxth	r2, r3
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8010b08:	68fb      	ldr	r3, [r7, #12]
 8010b0a:	891a      	ldrh	r2, [r3, #8]
 8010b0c:	8a7b      	ldrh	r3, [r7, #18]
 8010b0e:	4413      	add	r3, r2
 8010b10:	b29a      	uxth	r2, r3
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	811a      	strh	r2, [r3, #8]


  return 0;
 8010b16:	2300      	movs	r3, #0
}
 8010b18:	4618      	mov	r0, r3
 8010b1a:	3718      	adds	r7, #24
 8010b1c:	46bd      	mov	sp, r7
 8010b1e:	bd80      	pop	{r7, pc}
 8010b20:	0801c9a4 	.word	0x0801c9a4
 8010b24:	0801cb08 	.word	0x0801cb08
 8010b28:	0801ca04 	.word	0x0801ca04

08010b2c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	b082      	sub	sp, #8
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	6078      	str	r0, [r7, #4]
 8010b34:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8010b36:	2200      	movs	r2, #0
 8010b38:	6839      	ldr	r1, [r7, #0]
 8010b3a:	6878      	ldr	r0, [r7, #4]
 8010b3c:	f7ff ff8e 	bl	8010a5c <pbuf_add_header_impl>
 8010b40:	4603      	mov	r3, r0
}
 8010b42:	4618      	mov	r0, r3
 8010b44:	3708      	adds	r7, #8
 8010b46:	46bd      	mov	sp, r7
 8010b48:	bd80      	pop	{r7, pc}
	...

08010b4c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8010b4c:	b580      	push	{r7, lr}
 8010b4e:	b084      	sub	sp, #16
 8010b50:	af00      	add	r7, sp, #0
 8010b52:	6078      	str	r0, [r7, #4]
 8010b54:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d106      	bne.n	8010b6a <pbuf_remove_header+0x1e>
 8010b5c:	4b20      	ldr	r3, [pc, #128]	; (8010be0 <pbuf_remove_header+0x94>)
 8010b5e:	f240 224b 	movw	r2, #587	; 0x24b
 8010b62:	4920      	ldr	r1, [pc, #128]	; (8010be4 <pbuf_remove_header+0x98>)
 8010b64:	4820      	ldr	r0, [pc, #128]	; (8010be8 <pbuf_remove_header+0x9c>)
 8010b66:	f008 ff4f 	bl	8019a08 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d003      	beq.n	8010b78 <pbuf_remove_header+0x2c>
 8010b70:	683b      	ldr	r3, [r7, #0]
 8010b72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010b76:	d301      	bcc.n	8010b7c <pbuf_remove_header+0x30>
    return 1;
 8010b78:	2301      	movs	r3, #1
 8010b7a:	e02c      	b.n	8010bd6 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8010b7c:	683b      	ldr	r3, [r7, #0]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d101      	bne.n	8010b86 <pbuf_remove_header+0x3a>
    return 0;
 8010b82:	2300      	movs	r3, #0
 8010b84:	e027      	b.n	8010bd6 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8010b86:	683b      	ldr	r3, [r7, #0]
 8010b88:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	895b      	ldrh	r3, [r3, #10]
 8010b8e:	89fa      	ldrh	r2, [r7, #14]
 8010b90:	429a      	cmp	r2, r3
 8010b92:	d908      	bls.n	8010ba6 <pbuf_remove_header+0x5a>
 8010b94:	4b12      	ldr	r3, [pc, #72]	; (8010be0 <pbuf_remove_header+0x94>)
 8010b96:	f240 2255 	movw	r2, #597	; 0x255
 8010b9a:	4914      	ldr	r1, [pc, #80]	; (8010bec <pbuf_remove_header+0xa0>)
 8010b9c:	4812      	ldr	r0, [pc, #72]	; (8010be8 <pbuf_remove_header+0x9c>)
 8010b9e:	f008 ff33 	bl	8019a08 <iprintf>
 8010ba2:	2301      	movs	r3, #1
 8010ba4:	e017      	b.n	8010bd6 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	685b      	ldr	r3, [r3, #4]
 8010baa:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	685a      	ldr	r2, [r3, #4]
 8010bb0:	683b      	ldr	r3, [r7, #0]
 8010bb2:	441a      	add	r2, r3
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	895a      	ldrh	r2, [r3, #10]
 8010bbc:	89fb      	ldrh	r3, [r7, #14]
 8010bbe:	1ad3      	subs	r3, r2, r3
 8010bc0:	b29a      	uxth	r2, r3
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	891a      	ldrh	r2, [r3, #8]
 8010bca:	89fb      	ldrh	r3, [r7, #14]
 8010bcc:	1ad3      	subs	r3, r2, r3
 8010bce:	b29a      	uxth	r2, r3
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8010bd4:	2300      	movs	r3, #0
}
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	3710      	adds	r7, #16
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bd80      	pop	{r7, pc}
 8010bde:	bf00      	nop
 8010be0:	0801c9a4 	.word	0x0801c9a4
 8010be4:	0801cb08 	.word	0x0801cb08
 8010be8:	0801ca04 	.word	0x0801ca04
 8010bec:	0801cb14 	.word	0x0801cb14

08010bf0 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8010bf0:	b580      	push	{r7, lr}
 8010bf2:	b082      	sub	sp, #8
 8010bf4:	af00      	add	r7, sp, #0
 8010bf6:	6078      	str	r0, [r7, #4]
 8010bf8:	460b      	mov	r3, r1
 8010bfa:	807b      	strh	r3, [r7, #2]
 8010bfc:	4613      	mov	r3, r2
 8010bfe:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8010c00:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	da08      	bge.n	8010c1a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8010c08:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010c0c:	425b      	negs	r3, r3
 8010c0e:	4619      	mov	r1, r3
 8010c10:	6878      	ldr	r0, [r7, #4]
 8010c12:	f7ff ff9b 	bl	8010b4c <pbuf_remove_header>
 8010c16:	4603      	mov	r3, r0
 8010c18:	e007      	b.n	8010c2a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8010c1a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010c1e:	787a      	ldrb	r2, [r7, #1]
 8010c20:	4619      	mov	r1, r3
 8010c22:	6878      	ldr	r0, [r7, #4]
 8010c24:	f7ff ff1a 	bl	8010a5c <pbuf_add_header_impl>
 8010c28:	4603      	mov	r3, r0
  }
}
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	3708      	adds	r7, #8
 8010c2e:	46bd      	mov	sp, r7
 8010c30:	bd80      	pop	{r7, pc}

08010c32 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8010c32:	b580      	push	{r7, lr}
 8010c34:	b082      	sub	sp, #8
 8010c36:	af00      	add	r7, sp, #0
 8010c38:	6078      	str	r0, [r7, #4]
 8010c3a:	460b      	mov	r3, r1
 8010c3c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8010c3e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010c42:	2201      	movs	r2, #1
 8010c44:	4619      	mov	r1, r3
 8010c46:	6878      	ldr	r0, [r7, #4]
 8010c48:	f7ff ffd2 	bl	8010bf0 <pbuf_header_impl>
 8010c4c:	4603      	mov	r3, r0
}
 8010c4e:	4618      	mov	r0, r3
 8010c50:	3708      	adds	r7, #8
 8010c52:	46bd      	mov	sp, r7
 8010c54:	bd80      	pop	{r7, pc}
	...

08010c58 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8010c58:	b580      	push	{r7, lr}
 8010c5a:	b086      	sub	sp, #24
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d10b      	bne.n	8010c7e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d106      	bne.n	8010c7a <pbuf_free+0x22>
 8010c6c:	4b38      	ldr	r3, [pc, #224]	; (8010d50 <pbuf_free+0xf8>)
 8010c6e:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8010c72:	4938      	ldr	r1, [pc, #224]	; (8010d54 <pbuf_free+0xfc>)
 8010c74:	4838      	ldr	r0, [pc, #224]	; (8010d58 <pbuf_free+0x100>)
 8010c76:	f008 fec7 	bl	8019a08 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	e063      	b.n	8010d46 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8010c7e:	2300      	movs	r3, #0
 8010c80:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8010c82:	e05c      	b.n	8010d3e <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	7b9b      	ldrb	r3, [r3, #14]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d106      	bne.n	8010c9a <pbuf_free+0x42>
 8010c8c:	4b30      	ldr	r3, [pc, #192]	; (8010d50 <pbuf_free+0xf8>)
 8010c8e:	f240 22f1 	movw	r2, #753	; 0x2f1
 8010c92:	4932      	ldr	r1, [pc, #200]	; (8010d5c <pbuf_free+0x104>)
 8010c94:	4830      	ldr	r0, [pc, #192]	; (8010d58 <pbuf_free+0x100>)
 8010c96:	f008 feb7 	bl	8019a08 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	7b9b      	ldrb	r3, [r3, #14]
 8010c9e:	3b01      	subs	r3, #1
 8010ca0:	b2da      	uxtb	r2, r3
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	739a      	strb	r2, [r3, #14]
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	7b9b      	ldrb	r3, [r3, #14]
 8010caa:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8010cac:	7dbb      	ldrb	r3, [r7, #22]
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d143      	bne.n	8010d3a <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	681b      	ldr	r3, [r3, #0]
 8010cb6:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	7b1b      	ldrb	r3, [r3, #12]
 8010cbc:	f003 030f 	and.w	r3, r3, #15
 8010cc0:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	7b5b      	ldrb	r3, [r3, #13]
 8010cc6:	f003 0302 	and.w	r3, r3, #2
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d011      	beq.n	8010cf2 <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8010cd2:	68bb      	ldr	r3, [r7, #8]
 8010cd4:	691b      	ldr	r3, [r3, #16]
 8010cd6:	2b00      	cmp	r3, #0
 8010cd8:	d106      	bne.n	8010ce8 <pbuf_free+0x90>
 8010cda:	4b1d      	ldr	r3, [pc, #116]	; (8010d50 <pbuf_free+0xf8>)
 8010cdc:	f240 22ff 	movw	r2, #767	; 0x2ff
 8010ce0:	491f      	ldr	r1, [pc, #124]	; (8010d60 <pbuf_free+0x108>)
 8010ce2:	481d      	ldr	r0, [pc, #116]	; (8010d58 <pbuf_free+0x100>)
 8010ce4:	f008 fe90 	bl	8019a08 <iprintf>
        pc->custom_free_function(p);
 8010ce8:	68bb      	ldr	r3, [r7, #8]
 8010cea:	691b      	ldr	r3, [r3, #16]
 8010cec:	6878      	ldr	r0, [r7, #4]
 8010cee:	4798      	blx	r3
 8010cf0:	e01d      	b.n	8010d2e <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8010cf2:	7bfb      	ldrb	r3, [r7, #15]
 8010cf4:	2b02      	cmp	r3, #2
 8010cf6:	d104      	bne.n	8010d02 <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 8010cf8:	6879      	ldr	r1, [r7, #4]
 8010cfa:	2008      	movs	r0, #8
 8010cfc:	f7ff f956 	bl	800ffac <memp_free>
 8010d00:	e015      	b.n	8010d2e <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8010d02:	7bfb      	ldrb	r3, [r7, #15]
 8010d04:	2b01      	cmp	r3, #1
 8010d06:	d104      	bne.n	8010d12 <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 8010d08:	6879      	ldr	r1, [r7, #4]
 8010d0a:	2007      	movs	r0, #7
 8010d0c:	f7ff f94e 	bl	800ffac <memp_free>
 8010d10:	e00d      	b.n	8010d2e <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8010d12:	7bfb      	ldrb	r3, [r7, #15]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d103      	bne.n	8010d20 <pbuf_free+0xc8>
          mem_free(p);
 8010d18:	6878      	ldr	r0, [r7, #4]
 8010d1a:	f7fe fdf1 	bl	800f900 <mem_free>
 8010d1e:	e006      	b.n	8010d2e <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8010d20:	4b0b      	ldr	r3, [pc, #44]	; (8010d50 <pbuf_free+0xf8>)
 8010d22:	f240 320f 	movw	r2, #783	; 0x30f
 8010d26:	490f      	ldr	r1, [pc, #60]	; (8010d64 <pbuf_free+0x10c>)
 8010d28:	480b      	ldr	r0, [pc, #44]	; (8010d58 <pbuf_free+0x100>)
 8010d2a:	f008 fe6d 	bl	8019a08 <iprintf>
        }
      }
      count++;
 8010d2e:	7dfb      	ldrb	r3, [r7, #23]
 8010d30:	3301      	adds	r3, #1
 8010d32:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 8010d34:	693b      	ldr	r3, [r7, #16]
 8010d36:	607b      	str	r3, [r7, #4]
 8010d38:	e001      	b.n	8010d3e <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d19f      	bne.n	8010c84 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8010d44:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d46:	4618      	mov	r0, r3
 8010d48:	3718      	adds	r7, #24
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	bd80      	pop	{r7, pc}
 8010d4e:	bf00      	nop
 8010d50:	0801c9a4 	.word	0x0801c9a4
 8010d54:	0801cb08 	.word	0x0801cb08
 8010d58:	0801ca04 	.word	0x0801ca04
 8010d5c:	0801cb34 	.word	0x0801cb34
 8010d60:	0801cb4c 	.word	0x0801cb4c
 8010d64:	0801cb70 	.word	0x0801cb70

08010d68 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8010d68:	b480      	push	{r7}
 8010d6a:	b085      	sub	sp, #20
 8010d6c:	af00      	add	r7, sp, #0
 8010d6e:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010d70:	2300      	movs	r3, #0
 8010d72:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010d74:	e005      	b.n	8010d82 <pbuf_clen+0x1a>
    ++len;
 8010d76:	89fb      	ldrh	r3, [r7, #14]
 8010d78:	3301      	adds	r3, #1
 8010d7a:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d1f6      	bne.n	8010d76 <pbuf_clen+0xe>
  }
  return len;
 8010d88:	89fb      	ldrh	r3, [r7, #14]
}
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	3714      	adds	r7, #20
 8010d8e:	46bd      	mov	sp, r7
 8010d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d94:	4770      	bx	lr
	...

08010d98 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b082      	sub	sp, #8
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d010      	beq.n	8010dc8 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	7b9b      	ldrb	r3, [r3, #14]
 8010daa:	3301      	adds	r3, #1
 8010dac:	b2da      	uxtb	r2, r3
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	7b9b      	ldrb	r3, [r3, #14]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d106      	bne.n	8010dc8 <pbuf_ref+0x30>
 8010dba:	4b05      	ldr	r3, [pc, #20]	; (8010dd0 <pbuf_ref+0x38>)
 8010dbc:	f240 3242 	movw	r2, #834	; 0x342
 8010dc0:	4904      	ldr	r1, [pc, #16]	; (8010dd4 <pbuf_ref+0x3c>)
 8010dc2:	4805      	ldr	r0, [pc, #20]	; (8010dd8 <pbuf_ref+0x40>)
 8010dc4:	f008 fe20 	bl	8019a08 <iprintf>
  }
}
 8010dc8:	bf00      	nop
 8010dca:	3708      	adds	r7, #8
 8010dcc:	46bd      	mov	sp, r7
 8010dce:	bd80      	pop	{r7, pc}
 8010dd0:	0801c9a4 	.word	0x0801c9a4
 8010dd4:	0801cb84 	.word	0x0801cb84
 8010dd8:	0801ca04 	.word	0x0801ca04

08010ddc <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8010ddc:	b580      	push	{r7, lr}
 8010dde:	b084      	sub	sp, #16
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
 8010de4:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d002      	beq.n	8010df2 <pbuf_cat+0x16>
 8010dec:	683b      	ldr	r3, [r7, #0]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d107      	bne.n	8010e02 <pbuf_cat+0x26>
 8010df2:	4b20      	ldr	r3, [pc, #128]	; (8010e74 <pbuf_cat+0x98>)
 8010df4:	f240 3259 	movw	r2, #857	; 0x359
 8010df8:	491f      	ldr	r1, [pc, #124]	; (8010e78 <pbuf_cat+0x9c>)
 8010dfa:	4820      	ldr	r0, [pc, #128]	; (8010e7c <pbuf_cat+0xa0>)
 8010dfc:	f008 fe04 	bl	8019a08 <iprintf>
 8010e00:	e034      	b.n	8010e6c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	60fb      	str	r3, [r7, #12]
 8010e06:	e00a      	b.n	8010e1e <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	891a      	ldrh	r2, [r3, #8]
 8010e0c:	683b      	ldr	r3, [r7, #0]
 8010e0e:	891b      	ldrh	r3, [r3, #8]
 8010e10:	4413      	add	r3, r2
 8010e12:	b29a      	uxth	r2, r3
 8010e14:	68fb      	ldr	r3, [r7, #12]
 8010e16:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	60fb      	str	r3, [r7, #12]
 8010e1e:	68fb      	ldr	r3, [r7, #12]
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d1f0      	bne.n	8010e08 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	891a      	ldrh	r2, [r3, #8]
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	895b      	ldrh	r3, [r3, #10]
 8010e2e:	429a      	cmp	r2, r3
 8010e30:	d006      	beq.n	8010e40 <pbuf_cat+0x64>
 8010e32:	4b10      	ldr	r3, [pc, #64]	; (8010e74 <pbuf_cat+0x98>)
 8010e34:	f240 3262 	movw	r2, #866	; 0x362
 8010e38:	4911      	ldr	r1, [pc, #68]	; (8010e80 <pbuf_cat+0xa4>)
 8010e3a:	4810      	ldr	r0, [pc, #64]	; (8010e7c <pbuf_cat+0xa0>)
 8010e3c:	f008 fde4 	bl	8019a08 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d006      	beq.n	8010e56 <pbuf_cat+0x7a>
 8010e48:	4b0a      	ldr	r3, [pc, #40]	; (8010e74 <pbuf_cat+0x98>)
 8010e4a:	f240 3263 	movw	r2, #867	; 0x363
 8010e4e:	490d      	ldr	r1, [pc, #52]	; (8010e84 <pbuf_cat+0xa8>)
 8010e50:	480a      	ldr	r0, [pc, #40]	; (8010e7c <pbuf_cat+0xa0>)
 8010e52:	f008 fdd9 	bl	8019a08 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	891a      	ldrh	r2, [r3, #8]
 8010e5a:	683b      	ldr	r3, [r7, #0]
 8010e5c:	891b      	ldrh	r3, [r3, #8]
 8010e5e:	4413      	add	r3, r2
 8010e60:	b29a      	uxth	r2, r3
 8010e62:	68fb      	ldr	r3, [r7, #12]
 8010e64:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010e66:	68fb      	ldr	r3, [r7, #12]
 8010e68:	683a      	ldr	r2, [r7, #0]
 8010e6a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8010e6c:	3710      	adds	r7, #16
 8010e6e:	46bd      	mov	sp, r7
 8010e70:	bd80      	pop	{r7, pc}
 8010e72:	bf00      	nop
 8010e74:	0801c9a4 	.word	0x0801c9a4
 8010e78:	0801cb98 	.word	0x0801cb98
 8010e7c:	0801ca04 	.word	0x0801ca04
 8010e80:	0801cbd0 	.word	0x0801cbd0
 8010e84:	0801cc00 	.word	0x0801cc00

08010e88 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010e88:	b580      	push	{r7, lr}
 8010e8a:	b086      	sub	sp, #24
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	6078      	str	r0, [r7, #4]
 8010e90:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8010e92:	2300      	movs	r3, #0
 8010e94:	617b      	str	r3, [r7, #20]
 8010e96:	2300      	movs	r3, #0
 8010e98:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d008      	beq.n	8010eb2 <pbuf_copy+0x2a>
 8010ea0:	683b      	ldr	r3, [r7, #0]
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d005      	beq.n	8010eb2 <pbuf_copy+0x2a>
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	891a      	ldrh	r2, [r3, #8]
 8010eaa:	683b      	ldr	r3, [r7, #0]
 8010eac:	891b      	ldrh	r3, [r3, #8]
 8010eae:	429a      	cmp	r2, r3
 8010eb0:	d209      	bcs.n	8010ec6 <pbuf_copy+0x3e>
 8010eb2:	4b57      	ldr	r3, [pc, #348]	; (8011010 <pbuf_copy+0x188>)
 8010eb4:	f240 32c9 	movw	r2, #969	; 0x3c9
 8010eb8:	4956      	ldr	r1, [pc, #344]	; (8011014 <pbuf_copy+0x18c>)
 8010eba:	4857      	ldr	r0, [pc, #348]	; (8011018 <pbuf_copy+0x190>)
 8010ebc:	f008 fda4 	bl	8019a08 <iprintf>
 8010ec0:	f06f 030f 	mvn.w	r3, #15
 8010ec4:	e09f      	b.n	8011006 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	895b      	ldrh	r3, [r3, #10]
 8010eca:	461a      	mov	r2, r3
 8010ecc:	697b      	ldr	r3, [r7, #20]
 8010ece:	1ad2      	subs	r2, r2, r3
 8010ed0:	683b      	ldr	r3, [r7, #0]
 8010ed2:	895b      	ldrh	r3, [r3, #10]
 8010ed4:	4619      	mov	r1, r3
 8010ed6:	693b      	ldr	r3, [r7, #16]
 8010ed8:	1acb      	subs	r3, r1, r3
 8010eda:	429a      	cmp	r2, r3
 8010edc:	d306      	bcc.n	8010eec <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8010ede:	683b      	ldr	r3, [r7, #0]
 8010ee0:	895b      	ldrh	r3, [r3, #10]
 8010ee2:	461a      	mov	r2, r3
 8010ee4:	693b      	ldr	r3, [r7, #16]
 8010ee6:	1ad3      	subs	r3, r2, r3
 8010ee8:	60fb      	str	r3, [r7, #12]
 8010eea:	e005      	b.n	8010ef8 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	895b      	ldrh	r3, [r3, #10]
 8010ef0:	461a      	mov	r2, r3
 8010ef2:	697b      	ldr	r3, [r7, #20]
 8010ef4:	1ad3      	subs	r3, r2, r3
 8010ef6:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	685a      	ldr	r2, [r3, #4]
 8010efc:	697b      	ldr	r3, [r7, #20]
 8010efe:	18d0      	adds	r0, r2, r3
 8010f00:	683b      	ldr	r3, [r7, #0]
 8010f02:	685a      	ldr	r2, [r3, #4]
 8010f04:	693b      	ldr	r3, [r7, #16]
 8010f06:	4413      	add	r3, r2
 8010f08:	68fa      	ldr	r2, [r7, #12]
 8010f0a:	4619      	mov	r1, r3
 8010f0c:	f008 ff4b 	bl	8019da6 <memcpy>
    offset_to += len;
 8010f10:	697a      	ldr	r2, [r7, #20]
 8010f12:	68fb      	ldr	r3, [r7, #12]
 8010f14:	4413      	add	r3, r2
 8010f16:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8010f18:	693a      	ldr	r2, [r7, #16]
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	4413      	add	r3, r2
 8010f1e:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	895b      	ldrh	r3, [r3, #10]
 8010f24:	461a      	mov	r2, r3
 8010f26:	697b      	ldr	r3, [r7, #20]
 8010f28:	4293      	cmp	r3, r2
 8010f2a:	d906      	bls.n	8010f3a <pbuf_copy+0xb2>
 8010f2c:	4b38      	ldr	r3, [pc, #224]	; (8011010 <pbuf_copy+0x188>)
 8010f2e:	f240 32d9 	movw	r2, #985	; 0x3d9
 8010f32:	493a      	ldr	r1, [pc, #232]	; (801101c <pbuf_copy+0x194>)
 8010f34:	4838      	ldr	r0, [pc, #224]	; (8011018 <pbuf_copy+0x190>)
 8010f36:	f008 fd67 	bl	8019a08 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8010f3a:	683b      	ldr	r3, [r7, #0]
 8010f3c:	895b      	ldrh	r3, [r3, #10]
 8010f3e:	461a      	mov	r2, r3
 8010f40:	693b      	ldr	r3, [r7, #16]
 8010f42:	4293      	cmp	r3, r2
 8010f44:	d906      	bls.n	8010f54 <pbuf_copy+0xcc>
 8010f46:	4b32      	ldr	r3, [pc, #200]	; (8011010 <pbuf_copy+0x188>)
 8010f48:	f240 32da 	movw	r2, #986	; 0x3da
 8010f4c:	4934      	ldr	r1, [pc, #208]	; (8011020 <pbuf_copy+0x198>)
 8010f4e:	4832      	ldr	r0, [pc, #200]	; (8011018 <pbuf_copy+0x190>)
 8010f50:	f008 fd5a 	bl	8019a08 <iprintf>
    if (offset_from >= p_from->len) {
 8010f54:	683b      	ldr	r3, [r7, #0]
 8010f56:	895b      	ldrh	r3, [r3, #10]
 8010f58:	461a      	mov	r2, r3
 8010f5a:	693b      	ldr	r3, [r7, #16]
 8010f5c:	4293      	cmp	r3, r2
 8010f5e:	d304      	bcc.n	8010f6a <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8010f60:	2300      	movs	r3, #0
 8010f62:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8010f64:	683b      	ldr	r3, [r7, #0]
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	895b      	ldrh	r3, [r3, #10]
 8010f6e:	461a      	mov	r2, r3
 8010f70:	697b      	ldr	r3, [r7, #20]
 8010f72:	4293      	cmp	r3, r2
 8010f74:	d114      	bne.n	8010fa0 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8010f76:	2300      	movs	r3, #0
 8010f78:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d10c      	bne.n	8010fa0 <pbuf_copy+0x118>
 8010f86:	683b      	ldr	r3, [r7, #0]
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d009      	beq.n	8010fa0 <pbuf_copy+0x118>
 8010f8c:	4b20      	ldr	r3, [pc, #128]	; (8011010 <pbuf_copy+0x188>)
 8010f8e:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8010f92:	4924      	ldr	r1, [pc, #144]	; (8011024 <pbuf_copy+0x19c>)
 8010f94:	4820      	ldr	r0, [pc, #128]	; (8011018 <pbuf_copy+0x190>)
 8010f96:	f008 fd37 	bl	8019a08 <iprintf>
 8010f9a:	f06f 030f 	mvn.w	r3, #15
 8010f9e:	e032      	b.n	8011006 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010fa0:	683b      	ldr	r3, [r7, #0]
 8010fa2:	2b00      	cmp	r3, #0
 8010fa4:	d013      	beq.n	8010fce <pbuf_copy+0x146>
 8010fa6:	683b      	ldr	r3, [r7, #0]
 8010fa8:	895a      	ldrh	r2, [r3, #10]
 8010faa:	683b      	ldr	r3, [r7, #0]
 8010fac:	891b      	ldrh	r3, [r3, #8]
 8010fae:	429a      	cmp	r2, r3
 8010fb0:	d10d      	bne.n	8010fce <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010fb2:	683b      	ldr	r3, [r7, #0]
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d009      	beq.n	8010fce <pbuf_copy+0x146>
 8010fba:	4b15      	ldr	r3, [pc, #84]	; (8011010 <pbuf_copy+0x188>)
 8010fbc:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8010fc0:	4919      	ldr	r1, [pc, #100]	; (8011028 <pbuf_copy+0x1a0>)
 8010fc2:	4815      	ldr	r0, [pc, #84]	; (8011018 <pbuf_copy+0x190>)
 8010fc4:	f008 fd20 	bl	8019a08 <iprintf>
 8010fc8:	f06f 0305 	mvn.w	r3, #5
 8010fcc:	e01b      	b.n	8011006 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d013      	beq.n	8010ffc <pbuf_copy+0x174>
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	895a      	ldrh	r2, [r3, #10]
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	891b      	ldrh	r3, [r3, #8]
 8010fdc:	429a      	cmp	r2, r3
 8010fde:	d10d      	bne.n	8010ffc <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	681b      	ldr	r3, [r3, #0]
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d009      	beq.n	8010ffc <pbuf_copy+0x174>
 8010fe8:	4b09      	ldr	r3, [pc, #36]	; (8011010 <pbuf_copy+0x188>)
 8010fea:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8010fee:	490e      	ldr	r1, [pc, #56]	; (8011028 <pbuf_copy+0x1a0>)
 8010ff0:	4809      	ldr	r0, [pc, #36]	; (8011018 <pbuf_copy+0x190>)
 8010ff2:	f008 fd09 	bl	8019a08 <iprintf>
 8010ff6:	f06f 0305 	mvn.w	r3, #5
 8010ffa:	e004      	b.n	8011006 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010ffc:	683b      	ldr	r3, [r7, #0]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	f47f af61 	bne.w	8010ec6 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8011004:	2300      	movs	r3, #0
}
 8011006:	4618      	mov	r0, r3
 8011008:	3718      	adds	r7, #24
 801100a:	46bd      	mov	sp, r7
 801100c:	bd80      	pop	{r7, pc}
 801100e:	bf00      	nop
 8011010:	0801c9a4 	.word	0x0801c9a4
 8011014:	0801cc4c 	.word	0x0801cc4c
 8011018:	0801ca04 	.word	0x0801ca04
 801101c:	0801cc7c 	.word	0x0801cc7c
 8011020:	0801cc94 	.word	0x0801cc94
 8011024:	0801ccb0 	.word	0x0801ccb0
 8011028:	0801ccc0 	.word	0x0801ccc0

0801102c <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 801102c:	b580      	push	{r7, lr}
 801102e:	b088      	sub	sp, #32
 8011030:	af00      	add	r7, sp, #0
 8011032:	60f8      	str	r0, [r7, #12]
 8011034:	60b9      	str	r1, [r7, #8]
 8011036:	4611      	mov	r1, r2
 8011038:	461a      	mov	r2, r3
 801103a:	460b      	mov	r3, r1
 801103c:	80fb      	strh	r3, [r7, #6]
 801103e:	4613      	mov	r3, r2
 8011040:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8011042:	2300      	movs	r3, #0
 8011044:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8011046:	2300      	movs	r3, #0
 8011048:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	2b00      	cmp	r3, #0
 801104e:	d108      	bne.n	8011062 <pbuf_copy_partial+0x36>
 8011050:	4b2b      	ldr	r3, [pc, #172]	; (8011100 <pbuf_copy_partial+0xd4>)
 8011052:	f240 420a 	movw	r2, #1034	; 0x40a
 8011056:	492b      	ldr	r1, [pc, #172]	; (8011104 <pbuf_copy_partial+0xd8>)
 8011058:	482b      	ldr	r0, [pc, #172]	; (8011108 <pbuf_copy_partial+0xdc>)
 801105a:	f008 fcd5 	bl	8019a08 <iprintf>
 801105e:	2300      	movs	r3, #0
 8011060:	e04a      	b.n	80110f8 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8011062:	68bb      	ldr	r3, [r7, #8]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d108      	bne.n	801107a <pbuf_copy_partial+0x4e>
 8011068:	4b25      	ldr	r3, [pc, #148]	; (8011100 <pbuf_copy_partial+0xd4>)
 801106a:	f240 420b 	movw	r2, #1035	; 0x40b
 801106e:	4927      	ldr	r1, [pc, #156]	; (801110c <pbuf_copy_partial+0xe0>)
 8011070:	4825      	ldr	r0, [pc, #148]	; (8011108 <pbuf_copy_partial+0xdc>)
 8011072:	f008 fcc9 	bl	8019a08 <iprintf>
 8011076:	2300      	movs	r3, #0
 8011078:	e03e      	b.n	80110f8 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801107a:	68fb      	ldr	r3, [r7, #12]
 801107c:	61fb      	str	r3, [r7, #28]
 801107e:	e034      	b.n	80110ea <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8011080:	88bb      	ldrh	r3, [r7, #4]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d00a      	beq.n	801109c <pbuf_copy_partial+0x70>
 8011086:	69fb      	ldr	r3, [r7, #28]
 8011088:	895b      	ldrh	r3, [r3, #10]
 801108a:	88ba      	ldrh	r2, [r7, #4]
 801108c:	429a      	cmp	r2, r3
 801108e:	d305      	bcc.n	801109c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8011090:	69fb      	ldr	r3, [r7, #28]
 8011092:	895b      	ldrh	r3, [r3, #10]
 8011094:	88ba      	ldrh	r2, [r7, #4]
 8011096:	1ad3      	subs	r3, r2, r3
 8011098:	80bb      	strh	r3, [r7, #4]
 801109a:	e023      	b.n	80110e4 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 801109c:	69fb      	ldr	r3, [r7, #28]
 801109e:	895a      	ldrh	r2, [r3, #10]
 80110a0:	88bb      	ldrh	r3, [r7, #4]
 80110a2:	1ad3      	subs	r3, r2, r3
 80110a4:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80110a6:	8b3a      	ldrh	r2, [r7, #24]
 80110a8:	88fb      	ldrh	r3, [r7, #6]
 80110aa:	429a      	cmp	r2, r3
 80110ac:	d901      	bls.n	80110b2 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 80110ae:	88fb      	ldrh	r3, [r7, #6]
 80110b0:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 80110b2:	8b7b      	ldrh	r3, [r7, #26]
 80110b4:	68ba      	ldr	r2, [r7, #8]
 80110b6:	18d0      	adds	r0, r2, r3
 80110b8:	69fb      	ldr	r3, [r7, #28]
 80110ba:	685a      	ldr	r2, [r3, #4]
 80110bc:	88bb      	ldrh	r3, [r7, #4]
 80110be:	4413      	add	r3, r2
 80110c0:	8b3a      	ldrh	r2, [r7, #24]
 80110c2:	4619      	mov	r1, r3
 80110c4:	f008 fe6f 	bl	8019da6 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80110c8:	8afa      	ldrh	r2, [r7, #22]
 80110ca:	8b3b      	ldrh	r3, [r7, #24]
 80110cc:	4413      	add	r3, r2
 80110ce:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80110d0:	8b7a      	ldrh	r2, [r7, #26]
 80110d2:	8b3b      	ldrh	r3, [r7, #24]
 80110d4:	4413      	add	r3, r2
 80110d6:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 80110d8:	88fa      	ldrh	r2, [r7, #6]
 80110da:	8b3b      	ldrh	r3, [r7, #24]
 80110dc:	1ad3      	subs	r3, r2, r3
 80110de:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 80110e0:	2300      	movs	r3, #0
 80110e2:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80110e4:	69fb      	ldr	r3, [r7, #28]
 80110e6:	681b      	ldr	r3, [r3, #0]
 80110e8:	61fb      	str	r3, [r7, #28]
 80110ea:	88fb      	ldrh	r3, [r7, #6]
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d002      	beq.n	80110f6 <pbuf_copy_partial+0xca>
 80110f0:	69fb      	ldr	r3, [r7, #28]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d1c4      	bne.n	8011080 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 80110f6:	8afb      	ldrh	r3, [r7, #22]
}
 80110f8:	4618      	mov	r0, r3
 80110fa:	3720      	adds	r7, #32
 80110fc:	46bd      	mov	sp, r7
 80110fe:	bd80      	pop	{r7, pc}
 8011100:	0801c9a4 	.word	0x0801c9a4
 8011104:	0801ccec 	.word	0x0801ccec
 8011108:	0801ca04 	.word	0x0801ca04
 801110c:	0801cd0c 	.word	0x0801cd0c

08011110 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8011110:	b580      	push	{r7, lr}
 8011112:	b084      	sub	sp, #16
 8011114:	af00      	add	r7, sp, #0
 8011116:	4603      	mov	r3, r0
 8011118:	603a      	str	r2, [r7, #0]
 801111a:	71fb      	strb	r3, [r7, #7]
 801111c:	460b      	mov	r3, r1
 801111e:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8011120:	683b      	ldr	r3, [r7, #0]
 8011122:	8919      	ldrh	r1, [r3, #8]
 8011124:	88ba      	ldrh	r2, [r7, #4]
 8011126:	79fb      	ldrb	r3, [r7, #7]
 8011128:	4618      	mov	r0, r3
 801112a:	f7ff fab1 	bl	8010690 <pbuf_alloc>
 801112e:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d101      	bne.n	801113a <pbuf_clone+0x2a>
    return NULL;
 8011136:	2300      	movs	r3, #0
 8011138:	e011      	b.n	801115e <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 801113a:	6839      	ldr	r1, [r7, #0]
 801113c:	68f8      	ldr	r0, [r7, #12]
 801113e:	f7ff fea3 	bl	8010e88 <pbuf_copy>
 8011142:	4603      	mov	r3, r0
 8011144:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8011146:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801114a:	2b00      	cmp	r3, #0
 801114c:	d006      	beq.n	801115c <pbuf_clone+0x4c>
 801114e:	4b06      	ldr	r3, [pc, #24]	; (8011168 <pbuf_clone+0x58>)
 8011150:	f240 5224 	movw	r2, #1316	; 0x524
 8011154:	4905      	ldr	r1, [pc, #20]	; (801116c <pbuf_clone+0x5c>)
 8011156:	4806      	ldr	r0, [pc, #24]	; (8011170 <pbuf_clone+0x60>)
 8011158:	f008 fc56 	bl	8019a08 <iprintf>
  return q;
 801115c:	68fb      	ldr	r3, [r7, #12]
}
 801115e:	4618      	mov	r0, r3
 8011160:	3710      	adds	r7, #16
 8011162:	46bd      	mov	sp, r7
 8011164:	bd80      	pop	{r7, pc}
 8011166:	bf00      	nop
 8011168:	0801c9a4 	.word	0x0801c9a4
 801116c:	0801ce18 	.word	0x0801ce18
 8011170:	0801ca04 	.word	0x0801ca04

08011174 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8011174:	b580      	push	{r7, lr}
 8011176:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8011178:	f007 ff0a 	bl	8018f90 <rand>
 801117c:	4603      	mov	r3, r0
 801117e:	b29b      	uxth	r3, r3
 8011180:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011184:	b29b      	uxth	r3, r3
 8011186:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801118a:	b29a      	uxth	r2, r3
 801118c:	4b01      	ldr	r3, [pc, #4]	; (8011194 <tcp_init+0x20>)
 801118e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8011190:	bf00      	nop
 8011192:	bd80      	pop	{r7, pc}
 8011194:	20000058 	.word	0x20000058

08011198 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8011198:	b580      	push	{r7, lr}
 801119a:	b082      	sub	sp, #8
 801119c:	af00      	add	r7, sp, #0
 801119e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	7d1b      	ldrb	r3, [r3, #20]
 80111a4:	2b01      	cmp	r3, #1
 80111a6:	d105      	bne.n	80111b4 <tcp_free+0x1c>
 80111a8:	4b06      	ldr	r3, [pc, #24]	; (80111c4 <tcp_free+0x2c>)
 80111aa:	22d4      	movs	r2, #212	; 0xd4
 80111ac:	4906      	ldr	r1, [pc, #24]	; (80111c8 <tcp_free+0x30>)
 80111ae:	4807      	ldr	r0, [pc, #28]	; (80111cc <tcp_free+0x34>)
 80111b0:	f008 fc2a 	bl	8019a08 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 80111b4:	6879      	ldr	r1, [r7, #4]
 80111b6:	2001      	movs	r0, #1
 80111b8:	f7fe fef8 	bl	800ffac <memp_free>
}
 80111bc:	bf00      	nop
 80111be:	3708      	adds	r7, #8
 80111c0:	46bd      	mov	sp, r7
 80111c2:	bd80      	pop	{r7, pc}
 80111c4:	0801cea4 	.word	0x0801cea4
 80111c8:	0801ced4 	.word	0x0801ced4
 80111cc:	0801cee8 	.word	0x0801cee8

080111d0 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	b082      	sub	sp, #8
 80111d4:	af00      	add	r7, sp, #0
 80111d6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	7d1b      	ldrb	r3, [r3, #20]
 80111dc:	2b01      	cmp	r3, #1
 80111de:	d105      	bne.n	80111ec <tcp_free_listen+0x1c>
 80111e0:	4b06      	ldr	r3, [pc, #24]	; (80111fc <tcp_free_listen+0x2c>)
 80111e2:	22df      	movs	r2, #223	; 0xdf
 80111e4:	4906      	ldr	r1, [pc, #24]	; (8011200 <tcp_free_listen+0x30>)
 80111e6:	4807      	ldr	r0, [pc, #28]	; (8011204 <tcp_free_listen+0x34>)
 80111e8:	f008 fc0e 	bl	8019a08 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 80111ec:	6879      	ldr	r1, [r7, #4]
 80111ee:	2002      	movs	r0, #2
 80111f0:	f7fe fedc 	bl	800ffac <memp_free>
}
 80111f4:	bf00      	nop
 80111f6:	3708      	adds	r7, #8
 80111f8:	46bd      	mov	sp, r7
 80111fa:	bd80      	pop	{r7, pc}
 80111fc:	0801cea4 	.word	0x0801cea4
 8011200:	0801cf10 	.word	0x0801cf10
 8011204:	0801cee8 	.word	0x0801cee8

08011208 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8011208:	b580      	push	{r7, lr}
 801120a:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 801120c:	f000 fea4 	bl	8011f58 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8011210:	4b07      	ldr	r3, [pc, #28]	; (8011230 <tcp_tmr+0x28>)
 8011212:	781b      	ldrb	r3, [r3, #0]
 8011214:	3301      	adds	r3, #1
 8011216:	b2da      	uxtb	r2, r3
 8011218:	4b05      	ldr	r3, [pc, #20]	; (8011230 <tcp_tmr+0x28>)
 801121a:	701a      	strb	r2, [r3, #0]
 801121c:	4b04      	ldr	r3, [pc, #16]	; (8011230 <tcp_tmr+0x28>)
 801121e:	781b      	ldrb	r3, [r3, #0]
 8011220:	f003 0301 	and.w	r3, r3, #1
 8011224:	2b00      	cmp	r3, #0
 8011226:	d001      	beq.n	801122c <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8011228:	f000 fb56 	bl	80118d8 <tcp_slowtmr>
  }
}
 801122c:	bf00      	nop
 801122e:	bd80      	pop	{r7, pc}
 8011230:	200070c1 	.word	0x200070c1

08011234 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b084      	sub	sp, #16
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
 801123c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 801123e:	683b      	ldr	r3, [r7, #0]
 8011240:	2b00      	cmp	r3, #0
 8011242:	d105      	bne.n	8011250 <tcp_remove_listener+0x1c>
 8011244:	4b0d      	ldr	r3, [pc, #52]	; (801127c <tcp_remove_listener+0x48>)
 8011246:	22ff      	movs	r2, #255	; 0xff
 8011248:	490d      	ldr	r1, [pc, #52]	; (8011280 <tcp_remove_listener+0x4c>)
 801124a:	480e      	ldr	r0, [pc, #56]	; (8011284 <tcp_remove_listener+0x50>)
 801124c:	f008 fbdc 	bl	8019a08 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	60fb      	str	r3, [r7, #12]
 8011254:	e00a      	b.n	801126c <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8011256:	68fb      	ldr	r3, [r7, #12]
 8011258:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801125a:	683a      	ldr	r2, [r7, #0]
 801125c:	429a      	cmp	r2, r3
 801125e:	d102      	bne.n	8011266 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	2200      	movs	r2, #0
 8011264:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8011266:	68fb      	ldr	r3, [r7, #12]
 8011268:	68db      	ldr	r3, [r3, #12]
 801126a:	60fb      	str	r3, [r7, #12]
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d1f1      	bne.n	8011256 <tcp_remove_listener+0x22>
    }
  }
}
 8011272:	bf00      	nop
 8011274:	bf00      	nop
 8011276:	3710      	adds	r7, #16
 8011278:	46bd      	mov	sp, r7
 801127a:	bd80      	pop	{r7, pc}
 801127c:	0801cea4 	.word	0x0801cea4
 8011280:	0801cf2c 	.word	0x0801cf2c
 8011284:	0801cee8 	.word	0x0801cee8

08011288 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8011288:	b580      	push	{r7, lr}
 801128a:	b084      	sub	sp, #16
 801128c:	af00      	add	r7, sp, #0
 801128e:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	2b00      	cmp	r3, #0
 8011294:	d106      	bne.n	80112a4 <tcp_listen_closed+0x1c>
 8011296:	4b14      	ldr	r3, [pc, #80]	; (80112e8 <tcp_listen_closed+0x60>)
 8011298:	f240 1211 	movw	r2, #273	; 0x111
 801129c:	4913      	ldr	r1, [pc, #76]	; (80112ec <tcp_listen_closed+0x64>)
 801129e:	4814      	ldr	r0, [pc, #80]	; (80112f0 <tcp_listen_closed+0x68>)
 80112a0:	f008 fbb2 	bl	8019a08 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	7d1b      	ldrb	r3, [r3, #20]
 80112a8:	2b01      	cmp	r3, #1
 80112aa:	d006      	beq.n	80112ba <tcp_listen_closed+0x32>
 80112ac:	4b0e      	ldr	r3, [pc, #56]	; (80112e8 <tcp_listen_closed+0x60>)
 80112ae:	f44f 7289 	mov.w	r2, #274	; 0x112
 80112b2:	4910      	ldr	r1, [pc, #64]	; (80112f4 <tcp_listen_closed+0x6c>)
 80112b4:	480e      	ldr	r0, [pc, #56]	; (80112f0 <tcp_listen_closed+0x68>)
 80112b6:	f008 fba7 	bl	8019a08 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80112ba:	2301      	movs	r3, #1
 80112bc:	60fb      	str	r3, [r7, #12]
 80112be:	e00b      	b.n	80112d8 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80112c0:	4a0d      	ldr	r2, [pc, #52]	; (80112f8 <tcp_listen_closed+0x70>)
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	6879      	ldr	r1, [r7, #4]
 80112cc:	4618      	mov	r0, r3
 80112ce:	f7ff ffb1 	bl	8011234 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	3301      	adds	r3, #1
 80112d6:	60fb      	str	r3, [r7, #12]
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	2b03      	cmp	r3, #3
 80112dc:	d9f0      	bls.n	80112c0 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 80112de:	bf00      	nop
 80112e0:	bf00      	nop
 80112e2:	3710      	adds	r7, #16
 80112e4:	46bd      	mov	sp, r7
 80112e6:	bd80      	pop	{r7, pc}
 80112e8:	0801cea4 	.word	0x0801cea4
 80112ec:	0801cf54 	.word	0x0801cf54
 80112f0:	0801cee8 	.word	0x0801cee8
 80112f4:	0801cf60 	.word	0x0801cf60
 80112f8:	0801eec4 	.word	0x0801eec4

080112fc <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80112fc:	b5b0      	push	{r4, r5, r7, lr}
 80112fe:	b088      	sub	sp, #32
 8011300:	af04      	add	r7, sp, #16
 8011302:	6078      	str	r0, [r7, #4]
 8011304:	460b      	mov	r3, r1
 8011306:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d106      	bne.n	801131c <tcp_close_shutdown+0x20>
 801130e:	4b63      	ldr	r3, [pc, #396]	; (801149c <tcp_close_shutdown+0x1a0>)
 8011310:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8011314:	4962      	ldr	r1, [pc, #392]	; (80114a0 <tcp_close_shutdown+0x1a4>)
 8011316:	4863      	ldr	r0, [pc, #396]	; (80114a4 <tcp_close_shutdown+0x1a8>)
 8011318:	f008 fb76 	bl	8019a08 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 801131c:	78fb      	ldrb	r3, [r7, #3]
 801131e:	2b00      	cmp	r3, #0
 8011320:	d067      	beq.n	80113f2 <tcp_close_shutdown+0xf6>
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	7d1b      	ldrb	r3, [r3, #20]
 8011326:	2b04      	cmp	r3, #4
 8011328:	d003      	beq.n	8011332 <tcp_close_shutdown+0x36>
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	7d1b      	ldrb	r3, [r3, #20]
 801132e:	2b07      	cmp	r3, #7
 8011330:	d15f      	bne.n	80113f2 <tcp_close_shutdown+0xf6>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011336:	2b00      	cmp	r3, #0
 8011338:	d105      	bne.n	8011346 <tcp_close_shutdown+0x4a>
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801133e:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8011342:	4293      	cmp	r3, r2
 8011344:	d055      	beq.n	80113f2 <tcp_close_shutdown+0xf6>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	8b5b      	ldrh	r3, [r3, #26]
 801134a:	f003 0310 	and.w	r3, r3, #16
 801134e:	2b00      	cmp	r3, #0
 8011350:	d106      	bne.n	8011360 <tcp_close_shutdown+0x64>
 8011352:	4b52      	ldr	r3, [pc, #328]	; (801149c <tcp_close_shutdown+0x1a0>)
 8011354:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8011358:	4953      	ldr	r1, [pc, #332]	; (80114a8 <tcp_close_shutdown+0x1ac>)
 801135a:	4852      	ldr	r0, [pc, #328]	; (80114a4 <tcp_close_shutdown+0x1a8>)
 801135c:	f008 fb54 	bl	8019a08 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011364:	687b      	ldr	r3, [r7, #4]
 8011366:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011368:	687d      	ldr	r5, [r7, #4]
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	3304      	adds	r3, #4
 801136e:	687a      	ldr	r2, [r7, #4]
 8011370:	8ad2      	ldrh	r2, [r2, #22]
 8011372:	6879      	ldr	r1, [r7, #4]
 8011374:	8b09      	ldrh	r1, [r1, #24]
 8011376:	9102      	str	r1, [sp, #8]
 8011378:	9201      	str	r2, [sp, #4]
 801137a:	9300      	str	r3, [sp, #0]
 801137c:	462b      	mov	r3, r5
 801137e:	4622      	mov	r2, r4
 8011380:	4601      	mov	r1, r0
 8011382:	6878      	ldr	r0, [r7, #4]
 8011384:	f004 fe94 	bl	80160b0 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8011388:	6878      	ldr	r0, [r7, #4]
 801138a:	f001 f8c9 	bl	8012520 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 801138e:	4b47      	ldr	r3, [pc, #284]	; (80114ac <tcp_close_shutdown+0x1b0>)
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	687a      	ldr	r2, [r7, #4]
 8011394:	429a      	cmp	r2, r3
 8011396:	d105      	bne.n	80113a4 <tcp_close_shutdown+0xa8>
 8011398:	4b44      	ldr	r3, [pc, #272]	; (80114ac <tcp_close_shutdown+0x1b0>)
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	68db      	ldr	r3, [r3, #12]
 801139e:	4a43      	ldr	r2, [pc, #268]	; (80114ac <tcp_close_shutdown+0x1b0>)
 80113a0:	6013      	str	r3, [r2, #0]
 80113a2:	e013      	b.n	80113cc <tcp_close_shutdown+0xd0>
 80113a4:	4b41      	ldr	r3, [pc, #260]	; (80114ac <tcp_close_shutdown+0x1b0>)
 80113a6:	681b      	ldr	r3, [r3, #0]
 80113a8:	60fb      	str	r3, [r7, #12]
 80113aa:	e00c      	b.n	80113c6 <tcp_close_shutdown+0xca>
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	68db      	ldr	r3, [r3, #12]
 80113b0:	687a      	ldr	r2, [r7, #4]
 80113b2:	429a      	cmp	r2, r3
 80113b4:	d104      	bne.n	80113c0 <tcp_close_shutdown+0xc4>
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	68da      	ldr	r2, [r3, #12]
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	60da      	str	r2, [r3, #12]
 80113be:	e005      	b.n	80113cc <tcp_close_shutdown+0xd0>
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	68db      	ldr	r3, [r3, #12]
 80113c4:	60fb      	str	r3, [r7, #12]
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d1ef      	bne.n	80113ac <tcp_close_shutdown+0xb0>
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	2200      	movs	r2, #0
 80113d0:	60da      	str	r2, [r3, #12]
 80113d2:	4b37      	ldr	r3, [pc, #220]	; (80114b0 <tcp_close_shutdown+0x1b4>)
 80113d4:	2201      	movs	r2, #1
 80113d6:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80113d8:	4b36      	ldr	r3, [pc, #216]	; (80114b4 <tcp_close_shutdown+0x1b8>)
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	687a      	ldr	r2, [r7, #4]
 80113de:	429a      	cmp	r2, r3
 80113e0:	d102      	bne.n	80113e8 <tcp_close_shutdown+0xec>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 80113e2:	f003 fd61 	bl	8014ea8 <tcp_trigger_input_pcb_close>
 80113e6:	e002      	b.n	80113ee <tcp_close_shutdown+0xf2>
      } else {
        tcp_free(pcb);
 80113e8:	6878      	ldr	r0, [r7, #4]
 80113ea:	f7ff fed5 	bl	8011198 <tcp_free>
      }
      return ERR_OK;
 80113ee:	2300      	movs	r3, #0
 80113f0:	e050      	b.n	8011494 <tcp_close_shutdown+0x198>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	7d1b      	ldrb	r3, [r3, #20]
 80113f6:	2b02      	cmp	r3, #2
 80113f8:	d03b      	beq.n	8011472 <tcp_close_shutdown+0x176>
 80113fa:	2b02      	cmp	r3, #2
 80113fc:	dc44      	bgt.n	8011488 <tcp_close_shutdown+0x18c>
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d002      	beq.n	8011408 <tcp_close_shutdown+0x10c>
 8011402:	2b01      	cmp	r3, #1
 8011404:	d02a      	beq.n	801145c <tcp_close_shutdown+0x160>
 8011406:	e03f      	b.n	8011488 <tcp_close_shutdown+0x18c>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	8adb      	ldrh	r3, [r3, #22]
 801140c:	2b00      	cmp	r3, #0
 801140e:	d021      	beq.n	8011454 <tcp_close_shutdown+0x158>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8011410:	4b29      	ldr	r3, [pc, #164]	; (80114b8 <tcp_close_shutdown+0x1bc>)
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	687a      	ldr	r2, [r7, #4]
 8011416:	429a      	cmp	r2, r3
 8011418:	d105      	bne.n	8011426 <tcp_close_shutdown+0x12a>
 801141a:	4b27      	ldr	r3, [pc, #156]	; (80114b8 <tcp_close_shutdown+0x1bc>)
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	68db      	ldr	r3, [r3, #12]
 8011420:	4a25      	ldr	r2, [pc, #148]	; (80114b8 <tcp_close_shutdown+0x1bc>)
 8011422:	6013      	str	r3, [r2, #0]
 8011424:	e013      	b.n	801144e <tcp_close_shutdown+0x152>
 8011426:	4b24      	ldr	r3, [pc, #144]	; (80114b8 <tcp_close_shutdown+0x1bc>)
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	60bb      	str	r3, [r7, #8]
 801142c:	e00c      	b.n	8011448 <tcp_close_shutdown+0x14c>
 801142e:	68bb      	ldr	r3, [r7, #8]
 8011430:	68db      	ldr	r3, [r3, #12]
 8011432:	687a      	ldr	r2, [r7, #4]
 8011434:	429a      	cmp	r2, r3
 8011436:	d104      	bne.n	8011442 <tcp_close_shutdown+0x146>
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	68da      	ldr	r2, [r3, #12]
 801143c:	68bb      	ldr	r3, [r7, #8]
 801143e:	60da      	str	r2, [r3, #12]
 8011440:	e005      	b.n	801144e <tcp_close_shutdown+0x152>
 8011442:	68bb      	ldr	r3, [r7, #8]
 8011444:	68db      	ldr	r3, [r3, #12]
 8011446:	60bb      	str	r3, [r7, #8]
 8011448:	68bb      	ldr	r3, [r7, #8]
 801144a:	2b00      	cmp	r3, #0
 801144c:	d1ef      	bne.n	801142e <tcp_close_shutdown+0x132>
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	2200      	movs	r2, #0
 8011452:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8011454:	6878      	ldr	r0, [r7, #4]
 8011456:	f7ff fe9f 	bl	8011198 <tcp_free>
      break;
 801145a:	e01a      	b.n	8011492 <tcp_close_shutdown+0x196>
    case LISTEN:
      tcp_listen_closed(pcb);
 801145c:	6878      	ldr	r0, [r7, #4]
 801145e:	f7ff ff13 	bl	8011288 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8011462:	6879      	ldr	r1, [r7, #4]
 8011464:	4815      	ldr	r0, [pc, #84]	; (80114bc <tcp_close_shutdown+0x1c0>)
 8011466:	f001 f8ab 	bl	80125c0 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801146a:	6878      	ldr	r0, [r7, #4]
 801146c:	f7ff feb0 	bl	80111d0 <tcp_free_listen>
      break;
 8011470:	e00f      	b.n	8011492 <tcp_close_shutdown+0x196>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8011472:	6879      	ldr	r1, [r7, #4]
 8011474:	480d      	ldr	r0, [pc, #52]	; (80114ac <tcp_close_shutdown+0x1b0>)
 8011476:	f001 f8a3 	bl	80125c0 <tcp_pcb_remove>
 801147a:	4b0d      	ldr	r3, [pc, #52]	; (80114b0 <tcp_close_shutdown+0x1b4>)
 801147c:	2201      	movs	r2, #1
 801147e:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8011480:	6878      	ldr	r0, [r7, #4]
 8011482:	f7ff fe89 	bl	8011198 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8011486:	e004      	b.n	8011492 <tcp_close_shutdown+0x196>
    default:
      return tcp_close_shutdown_fin(pcb);
 8011488:	6878      	ldr	r0, [r7, #4]
 801148a:	f000 f819 	bl	80114c0 <tcp_close_shutdown_fin>
 801148e:	4603      	mov	r3, r0
 8011490:	e000      	b.n	8011494 <tcp_close_shutdown+0x198>
  }
  return ERR_OK;
 8011492:	2300      	movs	r3, #0
}
 8011494:	4618      	mov	r0, r3
 8011496:	3710      	adds	r7, #16
 8011498:	46bd      	mov	sp, r7
 801149a:	bdb0      	pop	{r4, r5, r7, pc}
 801149c:	0801cea4 	.word	0x0801cea4
 80114a0:	0801cf78 	.word	0x0801cf78
 80114a4:	0801cee8 	.word	0x0801cee8
 80114a8:	0801cf98 	.word	0x0801cf98
 80114ac:	200070b8 	.word	0x200070b8
 80114b0:	200070c0 	.word	0x200070c0
 80114b4:	200070f8 	.word	0x200070f8
 80114b8:	200070b0 	.word	0x200070b0
 80114bc:	200070b4 	.word	0x200070b4

080114c0 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80114c0:	b580      	push	{r7, lr}
 80114c2:	b084      	sub	sp, #16
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d106      	bne.n	80114dc <tcp_close_shutdown_fin+0x1c>
 80114ce:	4b2e      	ldr	r3, [pc, #184]	; (8011588 <tcp_close_shutdown_fin+0xc8>)
 80114d0:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80114d4:	492d      	ldr	r1, [pc, #180]	; (801158c <tcp_close_shutdown_fin+0xcc>)
 80114d6:	482e      	ldr	r0, [pc, #184]	; (8011590 <tcp_close_shutdown_fin+0xd0>)
 80114d8:	f008 fa96 	bl	8019a08 <iprintf>

  switch (pcb->state) {
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	7d1b      	ldrb	r3, [r3, #20]
 80114e0:	2b07      	cmp	r3, #7
 80114e2:	d020      	beq.n	8011526 <tcp_close_shutdown_fin+0x66>
 80114e4:	2b07      	cmp	r3, #7
 80114e6:	dc2b      	bgt.n	8011540 <tcp_close_shutdown_fin+0x80>
 80114e8:	2b03      	cmp	r3, #3
 80114ea:	d002      	beq.n	80114f2 <tcp_close_shutdown_fin+0x32>
 80114ec:	2b04      	cmp	r3, #4
 80114ee:	d00d      	beq.n	801150c <tcp_close_shutdown_fin+0x4c>
 80114f0:	e026      	b.n	8011540 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 80114f2:	6878      	ldr	r0, [r7, #4]
 80114f4:	f003 feea 	bl	80152cc <tcp_send_fin>
 80114f8:	4603      	mov	r3, r0
 80114fa:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80114fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011500:	2b00      	cmp	r3, #0
 8011502:	d11f      	bne.n	8011544 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	2205      	movs	r2, #5
 8011508:	751a      	strb	r2, [r3, #20]
      }
      break;
 801150a:	e01b      	b.n	8011544 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 801150c:	6878      	ldr	r0, [r7, #4]
 801150e:	f003 fedd 	bl	80152cc <tcp_send_fin>
 8011512:	4603      	mov	r3, r0
 8011514:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801151a:	2b00      	cmp	r3, #0
 801151c:	d114      	bne.n	8011548 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	2205      	movs	r2, #5
 8011522:	751a      	strb	r2, [r3, #20]
      }
      break;
 8011524:	e010      	b.n	8011548 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8011526:	6878      	ldr	r0, [r7, #4]
 8011528:	f003 fed0 	bl	80152cc <tcp_send_fin>
 801152c:	4603      	mov	r3, r0
 801152e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8011530:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d109      	bne.n	801154c <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	2209      	movs	r2, #9
 801153c:	751a      	strb	r2, [r3, #20]
      }
      break;
 801153e:	e005      	b.n	801154c <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8011540:	2300      	movs	r3, #0
 8011542:	e01c      	b.n	801157e <tcp_close_shutdown_fin+0xbe>
      break;
 8011544:	bf00      	nop
 8011546:	e002      	b.n	801154e <tcp_close_shutdown_fin+0x8e>
      break;
 8011548:	bf00      	nop
 801154a:	e000      	b.n	801154e <tcp_close_shutdown_fin+0x8e>
      break;
 801154c:	bf00      	nop
  }

  if (err == ERR_OK) {
 801154e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d103      	bne.n	801155e <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8011556:	6878      	ldr	r0, [r7, #4]
 8011558:	f003 fff6 	bl	8015548 <tcp_output>
 801155c:	e00d      	b.n	801157a <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 801155e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011566:	d108      	bne.n	801157a <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	8b5b      	ldrh	r3, [r3, #26]
 801156c:	f043 0308 	orr.w	r3, r3, #8
 8011570:	b29a      	uxth	r2, r3
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8011576:	2300      	movs	r3, #0
 8011578:	e001      	b.n	801157e <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 801157a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801157e:	4618      	mov	r0, r3
 8011580:	3710      	adds	r7, #16
 8011582:	46bd      	mov	sp, r7
 8011584:	bd80      	pop	{r7, pc}
 8011586:	bf00      	nop
 8011588:	0801cea4 	.word	0x0801cea4
 801158c:	0801cf54 	.word	0x0801cf54
 8011590:	0801cee8 	.word	0x0801cee8

08011594 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8011594:	b580      	push	{r7, lr}
 8011596:	b082      	sub	sp, #8
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d109      	bne.n	80115b6 <tcp_close+0x22>
 80115a2:	4b0f      	ldr	r3, [pc, #60]	; (80115e0 <tcp_close+0x4c>)
 80115a4:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80115a8:	490e      	ldr	r1, [pc, #56]	; (80115e4 <tcp_close+0x50>)
 80115aa:	480f      	ldr	r0, [pc, #60]	; (80115e8 <tcp_close+0x54>)
 80115ac:	f008 fa2c 	bl	8019a08 <iprintf>
 80115b0:	f06f 030f 	mvn.w	r3, #15
 80115b4:	e00f      	b.n	80115d6 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	7d1b      	ldrb	r3, [r3, #20]
 80115ba:	2b01      	cmp	r3, #1
 80115bc:	d006      	beq.n	80115cc <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	8b5b      	ldrh	r3, [r3, #26]
 80115c2:	f043 0310 	orr.w	r3, r3, #16
 80115c6:	b29a      	uxth	r2, r3
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80115cc:	2101      	movs	r1, #1
 80115ce:	6878      	ldr	r0, [r7, #4]
 80115d0:	f7ff fe94 	bl	80112fc <tcp_close_shutdown>
 80115d4:	4603      	mov	r3, r0
}
 80115d6:	4618      	mov	r0, r3
 80115d8:	3708      	adds	r7, #8
 80115da:	46bd      	mov	sp, r7
 80115dc:	bd80      	pop	{r7, pc}
 80115de:	bf00      	nop
 80115e0:	0801cea4 	.word	0x0801cea4
 80115e4:	0801cfb4 	.word	0x0801cfb4
 80115e8:	0801cee8 	.word	0x0801cee8

080115ec <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80115ec:	b580      	push	{r7, lr}
 80115ee:	b08e      	sub	sp, #56	; 0x38
 80115f0:	af04      	add	r7, sp, #16
 80115f2:	6078      	str	r0, [r7, #4]
 80115f4:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d107      	bne.n	801160c <tcp_abandon+0x20>
 80115fc:	4b52      	ldr	r3, [pc, #328]	; (8011748 <tcp_abandon+0x15c>)
 80115fe:	f240 223d 	movw	r2, #573	; 0x23d
 8011602:	4952      	ldr	r1, [pc, #328]	; (801174c <tcp_abandon+0x160>)
 8011604:	4852      	ldr	r0, [pc, #328]	; (8011750 <tcp_abandon+0x164>)
 8011606:	f008 f9ff 	bl	8019a08 <iprintf>
 801160a:	e099      	b.n	8011740 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	7d1b      	ldrb	r3, [r3, #20]
 8011610:	2b01      	cmp	r3, #1
 8011612:	d106      	bne.n	8011622 <tcp_abandon+0x36>
 8011614:	4b4c      	ldr	r3, [pc, #304]	; (8011748 <tcp_abandon+0x15c>)
 8011616:	f44f 7210 	mov.w	r2, #576	; 0x240
 801161a:	494e      	ldr	r1, [pc, #312]	; (8011754 <tcp_abandon+0x168>)
 801161c:	484c      	ldr	r0, [pc, #304]	; (8011750 <tcp_abandon+0x164>)
 801161e:	f008 f9f3 	bl	8019a08 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	7d1b      	ldrb	r3, [r3, #20]
 8011626:	2b0a      	cmp	r3, #10
 8011628:	d107      	bne.n	801163a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801162a:	6879      	ldr	r1, [r7, #4]
 801162c:	484a      	ldr	r0, [pc, #296]	; (8011758 <tcp_abandon+0x16c>)
 801162e:	f000 ffc7 	bl	80125c0 <tcp_pcb_remove>
    tcp_free(pcb);
 8011632:	6878      	ldr	r0, [r7, #4]
 8011634:	f7ff fdb0 	bl	8011198 <tcp_free>
 8011638:	e082      	b.n	8011740 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801163a:	2300      	movs	r3, #0
 801163c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801163e:	2300      	movs	r3, #0
 8011640:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011646:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8011648:	687b      	ldr	r3, [r7, #4]
 801164a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801164c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011654:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	691b      	ldr	r3, [r3, #16]
 801165a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	7d1b      	ldrb	r3, [r3, #20]
 8011660:	2b00      	cmp	r3, #0
 8011662:	d126      	bne.n	80116b2 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	8adb      	ldrh	r3, [r3, #22]
 8011668:	2b00      	cmp	r3, #0
 801166a:	d02e      	beq.n	80116ca <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801166c:	4b3b      	ldr	r3, [pc, #236]	; (801175c <tcp_abandon+0x170>)
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	687a      	ldr	r2, [r7, #4]
 8011672:	429a      	cmp	r2, r3
 8011674:	d105      	bne.n	8011682 <tcp_abandon+0x96>
 8011676:	4b39      	ldr	r3, [pc, #228]	; (801175c <tcp_abandon+0x170>)
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	68db      	ldr	r3, [r3, #12]
 801167c:	4a37      	ldr	r2, [pc, #220]	; (801175c <tcp_abandon+0x170>)
 801167e:	6013      	str	r3, [r2, #0]
 8011680:	e013      	b.n	80116aa <tcp_abandon+0xbe>
 8011682:	4b36      	ldr	r3, [pc, #216]	; (801175c <tcp_abandon+0x170>)
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	61fb      	str	r3, [r7, #28]
 8011688:	e00c      	b.n	80116a4 <tcp_abandon+0xb8>
 801168a:	69fb      	ldr	r3, [r7, #28]
 801168c:	68db      	ldr	r3, [r3, #12]
 801168e:	687a      	ldr	r2, [r7, #4]
 8011690:	429a      	cmp	r2, r3
 8011692:	d104      	bne.n	801169e <tcp_abandon+0xb2>
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	68da      	ldr	r2, [r3, #12]
 8011698:	69fb      	ldr	r3, [r7, #28]
 801169a:	60da      	str	r2, [r3, #12]
 801169c:	e005      	b.n	80116aa <tcp_abandon+0xbe>
 801169e:	69fb      	ldr	r3, [r7, #28]
 80116a0:	68db      	ldr	r3, [r3, #12]
 80116a2:	61fb      	str	r3, [r7, #28]
 80116a4:	69fb      	ldr	r3, [r7, #28]
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d1ef      	bne.n	801168a <tcp_abandon+0x9e>
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	2200      	movs	r2, #0
 80116ae:	60da      	str	r2, [r3, #12]
 80116b0:	e00b      	b.n	80116ca <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80116b2:	683b      	ldr	r3, [r7, #0]
 80116b4:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	8adb      	ldrh	r3, [r3, #22]
 80116ba:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80116bc:	6879      	ldr	r1, [r7, #4]
 80116be:	4828      	ldr	r0, [pc, #160]	; (8011760 <tcp_abandon+0x174>)
 80116c0:	f000 ff7e 	bl	80125c0 <tcp_pcb_remove>
 80116c4:	4b27      	ldr	r3, [pc, #156]	; (8011764 <tcp_abandon+0x178>)
 80116c6:	2201      	movs	r2, #1
 80116c8:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d004      	beq.n	80116dc <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80116d6:	4618      	mov	r0, r3
 80116d8:	f000 fd20 	bl	801211c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d004      	beq.n	80116ee <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80116e8:	4618      	mov	r0, r3
 80116ea:	f000 fd17 	bl	801211c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80116ee:	687b      	ldr	r3, [r7, #4]
 80116f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80116f2:	2b00      	cmp	r3, #0
 80116f4:	d004      	beq.n	8011700 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80116fa:	4618      	mov	r0, r3
 80116fc:	f000 fd0e 	bl	801211c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8011700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011702:	2b00      	cmp	r3, #0
 8011704:	d00e      	beq.n	8011724 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8011706:	6879      	ldr	r1, [r7, #4]
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	3304      	adds	r3, #4
 801170c:	687a      	ldr	r2, [r7, #4]
 801170e:	8b12      	ldrh	r2, [r2, #24]
 8011710:	9202      	str	r2, [sp, #8]
 8011712:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8011714:	9201      	str	r2, [sp, #4]
 8011716:	9300      	str	r3, [sp, #0]
 8011718:	460b      	mov	r3, r1
 801171a:	697a      	ldr	r2, [r7, #20]
 801171c:	69b9      	ldr	r1, [r7, #24]
 801171e:	6878      	ldr	r0, [r7, #4]
 8011720:	f004 fcc6 	bl	80160b0 <tcp_rst>
    }
    last_state = pcb->state;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	7d1b      	ldrb	r3, [r3, #20]
 8011728:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801172a:	6878      	ldr	r0, [r7, #4]
 801172c:	f7ff fd34 	bl	8011198 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8011730:	693b      	ldr	r3, [r7, #16]
 8011732:	2b00      	cmp	r3, #0
 8011734:	d004      	beq.n	8011740 <tcp_abandon+0x154>
 8011736:	693b      	ldr	r3, [r7, #16]
 8011738:	f06f 010c 	mvn.w	r1, #12
 801173c:	68f8      	ldr	r0, [r7, #12]
 801173e:	4798      	blx	r3
  }
}
 8011740:	3728      	adds	r7, #40	; 0x28
 8011742:	46bd      	mov	sp, r7
 8011744:	bd80      	pop	{r7, pc}
 8011746:	bf00      	nop
 8011748:	0801cea4 	.word	0x0801cea4
 801174c:	0801cfe8 	.word	0x0801cfe8
 8011750:	0801cee8 	.word	0x0801cee8
 8011754:	0801d004 	.word	0x0801d004
 8011758:	200070bc 	.word	0x200070bc
 801175c:	200070b0 	.word	0x200070b0
 8011760:	200070b8 	.word	0x200070b8
 8011764:	200070c0 	.word	0x200070c0

08011768 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8011768:	b580      	push	{r7, lr}
 801176a:	b082      	sub	sp, #8
 801176c:	af00      	add	r7, sp, #0
 801176e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8011770:	2101      	movs	r1, #1
 8011772:	6878      	ldr	r0, [r7, #4]
 8011774:	f7ff ff3a 	bl	80115ec <tcp_abandon>
}
 8011778:	bf00      	nop
 801177a:	3708      	adds	r7, #8
 801177c:	46bd      	mov	sp, r7
 801177e:	bd80      	pop	{r7, pc}

08011780 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8011780:	b580      	push	{r7, lr}
 8011782:	b084      	sub	sp, #16
 8011784:	af00      	add	r7, sp, #0
 8011786:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	2b00      	cmp	r3, #0
 801178c:	d106      	bne.n	801179c <tcp_update_rcv_ann_wnd+0x1c>
 801178e:	4b25      	ldr	r3, [pc, #148]	; (8011824 <tcp_update_rcv_ann_wnd+0xa4>)
 8011790:	f240 32a6 	movw	r2, #934	; 0x3a6
 8011794:	4924      	ldr	r1, [pc, #144]	; (8011828 <tcp_update_rcv_ann_wnd+0xa8>)
 8011796:	4825      	ldr	r0, [pc, #148]	; (801182c <tcp_update_rcv_ann_wnd+0xac>)
 8011798:	f008 f936 	bl	8019a08 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117a0:	687a      	ldr	r2, [r7, #4]
 80117a2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80117a4:	4413      	add	r3, r2
 80117a6:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117ac:	687a      	ldr	r2, [r7, #4]
 80117ae:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80117b0:	f640 3168 	movw	r1, #2920	; 0xb68
 80117b4:	428a      	cmp	r2, r1
 80117b6:	bf28      	it	cs
 80117b8:	460a      	movcs	r2, r1
 80117ba:	b292      	uxth	r2, r2
 80117bc:	4413      	add	r3, r2
 80117be:	68fa      	ldr	r2, [r7, #12]
 80117c0:	1ad3      	subs	r3, r2, r3
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	db08      	blt.n	80117d8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117d2:	68fa      	ldr	r2, [r7, #12]
 80117d4:	1ad3      	subs	r3, r2, r3
 80117d6:	e020      	b.n	801181a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117e0:	1ad3      	subs	r3, r2, r3
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	dd03      	ble.n	80117ee <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	2200      	movs	r2, #0
 80117ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80117ec:	e014      	b.n	8011818 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80117f6:	1ad3      	subs	r3, r2, r3
 80117f8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 80117fa:	68bb      	ldr	r3, [r7, #8]
 80117fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011800:	d306      	bcc.n	8011810 <tcp_update_rcv_ann_wnd+0x90>
 8011802:	4b08      	ldr	r3, [pc, #32]	; (8011824 <tcp_update_rcv_ann_wnd+0xa4>)
 8011804:	f240 32b6 	movw	r2, #950	; 0x3b6
 8011808:	4909      	ldr	r1, [pc, #36]	; (8011830 <tcp_update_rcv_ann_wnd+0xb0>)
 801180a:	4808      	ldr	r0, [pc, #32]	; (801182c <tcp_update_rcv_ann_wnd+0xac>)
 801180c:	f008 f8fc 	bl	8019a08 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8011810:	68bb      	ldr	r3, [r7, #8]
 8011812:	b29a      	uxth	r2, r3
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8011818:	2300      	movs	r3, #0
  }
}
 801181a:	4618      	mov	r0, r3
 801181c:	3710      	adds	r7, #16
 801181e:	46bd      	mov	sp, r7
 8011820:	bd80      	pop	{r7, pc}
 8011822:	bf00      	nop
 8011824:	0801cea4 	.word	0x0801cea4
 8011828:	0801d100 	.word	0x0801d100
 801182c:	0801cee8 	.word	0x0801cee8
 8011830:	0801d124 	.word	0x0801d124

08011834 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8011834:	b580      	push	{r7, lr}
 8011836:	b084      	sub	sp, #16
 8011838:	af00      	add	r7, sp, #0
 801183a:	6078      	str	r0, [r7, #4]
 801183c:	460b      	mov	r3, r1
 801183e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	2b00      	cmp	r3, #0
 8011844:	d107      	bne.n	8011856 <tcp_recved+0x22>
 8011846:	4b20      	ldr	r3, [pc, #128]	; (80118c8 <tcp_recved+0x94>)
 8011848:	f240 32cf 	movw	r2, #975	; 0x3cf
 801184c:	491f      	ldr	r1, [pc, #124]	; (80118cc <tcp_recved+0x98>)
 801184e:	4820      	ldr	r0, [pc, #128]	; (80118d0 <tcp_recved+0x9c>)
 8011850:	f008 f8da 	bl	8019a08 <iprintf>
 8011854:	e034      	b.n	80118c0 <tcp_recved+0x8c>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	7d1b      	ldrb	r3, [r3, #20]
 801185a:	2b01      	cmp	r3, #1
 801185c:	d106      	bne.n	801186c <tcp_recved+0x38>
 801185e:	4b1a      	ldr	r3, [pc, #104]	; (80118c8 <tcp_recved+0x94>)
 8011860:	f240 32d2 	movw	r2, #978	; 0x3d2
 8011864:	491b      	ldr	r1, [pc, #108]	; (80118d4 <tcp_recved+0xa0>)
 8011866:	481a      	ldr	r0, [pc, #104]	; (80118d0 <tcp_recved+0x9c>)
 8011868:	f008 f8ce 	bl	8019a08 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 801186c:	687b      	ldr	r3, [r7, #4]
 801186e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8011870:	887b      	ldrh	r3, [r7, #2]
 8011872:	4413      	add	r3, r2
 8011874:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8011876:	89fb      	ldrh	r3, [r7, #14]
 8011878:	f241 62d0 	movw	r2, #5840	; 0x16d0
 801187c:	4293      	cmp	r3, r2
 801187e:	d804      	bhi.n	801188a <tcp_recved+0x56>
 8011880:	687b      	ldr	r3, [r7, #4]
 8011882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8011884:	89fa      	ldrh	r2, [r7, #14]
 8011886:	429a      	cmp	r2, r3
 8011888:	d204      	bcs.n	8011894 <tcp_recved+0x60>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8011890:	851a      	strh	r2, [r3, #40]	; 0x28
 8011892:	e002      	b.n	801189a <tcp_recved+0x66>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	89fa      	ldrh	r2, [r7, #14]
 8011898:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801189a:	6878      	ldr	r0, [r7, #4]
 801189c:	f7ff ff70 	bl	8011780 <tcp_update_rcv_ann_wnd>
 80118a0:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80118a2:	68bb      	ldr	r3, [r7, #8]
 80118a4:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80118a8:	4293      	cmp	r3, r2
 80118aa:	d909      	bls.n	80118c0 <tcp_recved+0x8c>
    tcp_ack_now(pcb);
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	8b5b      	ldrh	r3, [r3, #26]
 80118b0:	f043 0302 	orr.w	r3, r3, #2
 80118b4:	b29a      	uxth	r2, r3
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80118ba:	6878      	ldr	r0, [r7, #4]
 80118bc:	f003 fe44 	bl	8015548 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80118c0:	3710      	adds	r7, #16
 80118c2:	46bd      	mov	sp, r7
 80118c4:	bd80      	pop	{r7, pc}
 80118c6:	bf00      	nop
 80118c8:	0801cea4 	.word	0x0801cea4
 80118cc:	0801d140 	.word	0x0801d140
 80118d0:	0801cee8 	.word	0x0801cee8
 80118d4:	0801d158 	.word	0x0801d158

080118d8 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 80118d8:	b5b0      	push	{r4, r5, r7, lr}
 80118da:	b090      	sub	sp, #64	; 0x40
 80118dc:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 80118de:	2300      	movs	r3, #0
 80118e0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 80118e4:	4b94      	ldr	r3, [pc, #592]	; (8011b38 <tcp_slowtmr+0x260>)
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	3301      	adds	r3, #1
 80118ea:	4a93      	ldr	r2, [pc, #588]	; (8011b38 <tcp_slowtmr+0x260>)
 80118ec:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 80118ee:	4b93      	ldr	r3, [pc, #588]	; (8011b3c <tcp_slowtmr+0x264>)
 80118f0:	781b      	ldrb	r3, [r3, #0]
 80118f2:	3301      	adds	r3, #1
 80118f4:	b2da      	uxtb	r2, r3
 80118f6:	4b91      	ldr	r3, [pc, #580]	; (8011b3c <tcp_slowtmr+0x264>)
 80118f8:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 80118fa:	2300      	movs	r3, #0
 80118fc:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 80118fe:	4b90      	ldr	r3, [pc, #576]	; (8011b40 <tcp_slowtmr+0x268>)
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8011904:	e29d      	b.n	8011e42 <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8011906:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011908:	7d1b      	ldrb	r3, [r3, #20]
 801190a:	2b00      	cmp	r3, #0
 801190c:	d106      	bne.n	801191c <tcp_slowtmr+0x44>
 801190e:	4b8d      	ldr	r3, [pc, #564]	; (8011b44 <tcp_slowtmr+0x26c>)
 8011910:	f240 42be 	movw	r2, #1214	; 0x4be
 8011914:	498c      	ldr	r1, [pc, #560]	; (8011b48 <tcp_slowtmr+0x270>)
 8011916:	488d      	ldr	r0, [pc, #564]	; (8011b4c <tcp_slowtmr+0x274>)
 8011918:	f008 f876 	bl	8019a08 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 801191c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801191e:	7d1b      	ldrb	r3, [r3, #20]
 8011920:	2b01      	cmp	r3, #1
 8011922:	d106      	bne.n	8011932 <tcp_slowtmr+0x5a>
 8011924:	4b87      	ldr	r3, [pc, #540]	; (8011b44 <tcp_slowtmr+0x26c>)
 8011926:	f240 42bf 	movw	r2, #1215	; 0x4bf
 801192a:	4989      	ldr	r1, [pc, #548]	; (8011b50 <tcp_slowtmr+0x278>)
 801192c:	4887      	ldr	r0, [pc, #540]	; (8011b4c <tcp_slowtmr+0x274>)
 801192e:	f008 f86b 	bl	8019a08 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8011932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011934:	7d1b      	ldrb	r3, [r3, #20]
 8011936:	2b0a      	cmp	r3, #10
 8011938:	d106      	bne.n	8011948 <tcp_slowtmr+0x70>
 801193a:	4b82      	ldr	r3, [pc, #520]	; (8011b44 <tcp_slowtmr+0x26c>)
 801193c:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8011940:	4984      	ldr	r1, [pc, #528]	; (8011b54 <tcp_slowtmr+0x27c>)
 8011942:	4882      	ldr	r0, [pc, #520]	; (8011b4c <tcp_slowtmr+0x274>)
 8011944:	f008 f860 	bl	8019a08 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8011948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801194a:	7f9a      	ldrb	r2, [r3, #30]
 801194c:	4b7b      	ldr	r3, [pc, #492]	; (8011b3c <tcp_slowtmr+0x264>)
 801194e:	781b      	ldrb	r3, [r3, #0]
 8011950:	429a      	cmp	r2, r3
 8011952:	d105      	bne.n	8011960 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8011954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011956:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801195a:	68db      	ldr	r3, [r3, #12]
 801195c:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 801195e:	e270      	b.n	8011e42 <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8011960:	4b76      	ldr	r3, [pc, #472]	; (8011b3c <tcp_slowtmr+0x264>)
 8011962:	781a      	ldrb	r2, [r3, #0]
 8011964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011966:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8011968:	2300      	movs	r3, #0
 801196a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 801196e:	2300      	movs	r3, #0
 8011970:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8011974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011976:	7d1b      	ldrb	r3, [r3, #20]
 8011978:	2b02      	cmp	r3, #2
 801197a:	d10a      	bne.n	8011992 <tcp_slowtmr+0xba>
 801197c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801197e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011982:	2b05      	cmp	r3, #5
 8011984:	d905      	bls.n	8011992 <tcp_slowtmr+0xba>
      ++pcb_remove;
 8011986:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801198a:	3301      	adds	r3, #1
 801198c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011990:	e11e      	b.n	8011bd0 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8011992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011994:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011998:	2b0b      	cmp	r3, #11
 801199a:	d905      	bls.n	80119a8 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 801199c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80119a0:	3301      	adds	r3, #1
 80119a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80119a6:	e113      	b.n	8011bd0 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 80119a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119aa:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80119ae:	2b00      	cmp	r3, #0
 80119b0:	d075      	beq.n	8011a9e <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 80119b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80119b6:	2b00      	cmp	r3, #0
 80119b8:	d006      	beq.n	80119c8 <tcp_slowtmr+0xf0>
 80119ba:	4b62      	ldr	r3, [pc, #392]	; (8011b44 <tcp_slowtmr+0x26c>)
 80119bc:	f240 42d4 	movw	r2, #1236	; 0x4d4
 80119c0:	4965      	ldr	r1, [pc, #404]	; (8011b58 <tcp_slowtmr+0x280>)
 80119c2:	4862      	ldr	r0, [pc, #392]	; (8011b4c <tcp_slowtmr+0x274>)
 80119c4:	f008 f820 	bl	8019a08 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 80119c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d106      	bne.n	80119de <tcp_slowtmr+0x106>
 80119d0:	4b5c      	ldr	r3, [pc, #368]	; (8011b44 <tcp_slowtmr+0x26c>)
 80119d2:	f240 42d5 	movw	r2, #1237	; 0x4d5
 80119d6:	4961      	ldr	r1, [pc, #388]	; (8011b5c <tcp_slowtmr+0x284>)
 80119d8:	485c      	ldr	r0, [pc, #368]	; (8011b4c <tcp_slowtmr+0x274>)
 80119da:	f008 f815 	bl	8019a08 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 80119de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119e0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80119e4:	2b0b      	cmp	r3, #11
 80119e6:	d905      	bls.n	80119f4 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 80119e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80119ec:	3301      	adds	r3, #1
 80119ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80119f2:	e0ed      	b.n	8011bd0 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 80119f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80119f6:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80119fa:	3b01      	subs	r3, #1
 80119fc:	4a58      	ldr	r2, [pc, #352]	; (8011b60 <tcp_slowtmr+0x288>)
 80119fe:	5cd3      	ldrb	r3, [r2, r3]
 8011a00:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8011a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a04:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011a08:	7c7a      	ldrb	r2, [r7, #17]
 8011a0a:	429a      	cmp	r2, r3
 8011a0c:	d907      	bls.n	8011a1e <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8011a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a10:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011a14:	3301      	adds	r3, #1
 8011a16:	b2da      	uxtb	r2, r3
 8011a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a1a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8011a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a20:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8011a24:	7c7a      	ldrb	r2, [r7, #17]
 8011a26:	429a      	cmp	r2, r3
 8011a28:	f200 80d2 	bhi.w	8011bd0 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8011a2c:	2301      	movs	r3, #1
 8011a2e:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8011a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a32:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d108      	bne.n	8011a4c <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8011a3a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011a3c:	f004 fc2c 	bl	8016298 <tcp_zero_window_probe>
 8011a40:	4603      	mov	r3, r0
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d014      	beq.n	8011a70 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8011a46:	2300      	movs	r3, #0
 8011a48:	623b      	str	r3, [r7, #32]
 8011a4a:	e011      	b.n	8011a70 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8011a4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8011a52:	4619      	mov	r1, r3
 8011a54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011a56:	f003 faf1 	bl	801503c <tcp_split_unsent_seg>
 8011a5a:	4603      	mov	r3, r0
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d107      	bne.n	8011a70 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8011a60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011a62:	f003 fd71 	bl	8015548 <tcp_output>
 8011a66:	4603      	mov	r3, r0
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d101      	bne.n	8011a70 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8011a6c:	2300      	movs	r3, #0
 8011a6e:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8011a70:	6a3b      	ldr	r3, [r7, #32]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	f000 80ac 	beq.w	8011bd0 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8011a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8011a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a82:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011a86:	2b06      	cmp	r3, #6
 8011a88:	f200 80a2 	bhi.w	8011bd0 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8011a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a8e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8011a92:	3301      	adds	r3, #1
 8011a94:	b2da      	uxtb	r2, r3
 8011a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a98:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8011a9c:	e098      	b.n	8011bd0 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8011a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aa0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	db0f      	blt.n	8011ac8 <tcp_slowtmr+0x1f0>
 8011aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aaa:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011aae:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011ab2:	4293      	cmp	r3, r2
 8011ab4:	d008      	beq.n	8011ac8 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8011ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ab8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8011abc:	b29b      	uxth	r3, r3
 8011abe:	3301      	adds	r3, #1
 8011ac0:	b29b      	uxth	r3, r3
 8011ac2:	b21a      	sxth	r2, r3
 8011ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ac6:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8011ac8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aca:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8011ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ad0:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011ad4:	429a      	cmp	r2, r3
 8011ad6:	db7b      	blt.n	8011bd0 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8011ad8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011ada:	f004 f829 	bl	8015b30 <tcp_rexmit_rto_prepare>
 8011ade:	4603      	mov	r3, r0
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	d007      	beq.n	8011af4 <tcp_slowtmr+0x21c>
 8011ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d171      	bne.n	8011bd0 <tcp_slowtmr+0x2f8>
 8011aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011aee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	d06d      	beq.n	8011bd0 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8011af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011af6:	7d1b      	ldrb	r3, [r3, #20]
 8011af8:	2b02      	cmp	r3, #2
 8011afa:	d03a      	beq.n	8011b72 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8011afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011afe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011b02:	2b0c      	cmp	r3, #12
 8011b04:	bf28      	it	cs
 8011b06:	230c      	movcs	r3, #12
 8011b08:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8011b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b0c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8011b10:	10db      	asrs	r3, r3, #3
 8011b12:	b21b      	sxth	r3, r3
 8011b14:	461a      	mov	r2, r3
 8011b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b18:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8011b1c:	4413      	add	r3, r2
 8011b1e:	7efa      	ldrb	r2, [r7, #27]
 8011b20:	4910      	ldr	r1, [pc, #64]	; (8011b64 <tcp_slowtmr+0x28c>)
 8011b22:	5c8a      	ldrb	r2, [r1, r2]
 8011b24:	4093      	lsls	r3, r2
 8011b26:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8011b28:	697b      	ldr	r3, [r7, #20]
 8011b2a:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8011b2e:	4293      	cmp	r3, r2
 8011b30:	dc1a      	bgt.n	8011b68 <tcp_slowtmr+0x290>
 8011b32:	697b      	ldr	r3, [r7, #20]
 8011b34:	b21a      	sxth	r2, r3
 8011b36:	e019      	b.n	8011b6c <tcp_slowtmr+0x294>
 8011b38:	200070ac 	.word	0x200070ac
 8011b3c:	200070c2 	.word	0x200070c2
 8011b40:	200070b8 	.word	0x200070b8
 8011b44:	0801cea4 	.word	0x0801cea4
 8011b48:	0801d1e8 	.word	0x0801d1e8
 8011b4c:	0801cee8 	.word	0x0801cee8
 8011b50:	0801d214 	.word	0x0801d214
 8011b54:	0801d240 	.word	0x0801d240
 8011b58:	0801d270 	.word	0x0801d270
 8011b5c:	0801d2a4 	.word	0x0801d2a4
 8011b60:	0801eebc 	.word	0x0801eebc
 8011b64:	0801eeac 	.word	0x0801eeac
 8011b68:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8011b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b6e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8011b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b74:	2200      	movs	r2, #0
 8011b76:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8011b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b7a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8011b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b80:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8011b84:	4293      	cmp	r3, r2
 8011b86:	bf28      	it	cs
 8011b88:	4613      	movcs	r3, r2
 8011b8a:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8011b8c:	8a7b      	ldrh	r3, [r7, #18]
 8011b8e:	085b      	lsrs	r3, r3, #1
 8011b90:	b29a      	uxth	r2, r3
 8011b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b94:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8011b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011b9a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8011b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ba0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011ba2:	005b      	lsls	r3, r3, #1
 8011ba4:	b29b      	uxth	r3, r3
 8011ba6:	429a      	cmp	r2, r3
 8011ba8:	d206      	bcs.n	8011bb8 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8011baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011bae:	005b      	lsls	r3, r3, #1
 8011bb0:	b29a      	uxth	r2, r3
 8011bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bb4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8011bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bba:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8011bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bbe:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8011bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bc4:	2200      	movs	r2, #0
 8011bc6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8011bca:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011bcc:	f004 f820 	bl	8015c10 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8011bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bd2:	7d1b      	ldrb	r3, [r3, #20]
 8011bd4:	2b06      	cmp	r3, #6
 8011bd6:	d111      	bne.n	8011bfc <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8011bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bda:	8b5b      	ldrh	r3, [r3, #26]
 8011bdc:	f003 0310 	and.w	r3, r3, #16
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d00b      	beq.n	8011bfc <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011be4:	4b9c      	ldr	r3, [pc, #624]	; (8011e58 <tcp_slowtmr+0x580>)
 8011be6:	681a      	ldr	r2, [r3, #0]
 8011be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bea:	6a1b      	ldr	r3, [r3, #32]
 8011bec:	1ad3      	subs	r3, r2, r3
 8011bee:	2b28      	cmp	r3, #40	; 0x28
 8011bf0:	d904      	bls.n	8011bfc <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8011bf2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011bf6:	3301      	adds	r3, #1
 8011bf8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bfe:	7a5b      	ldrb	r3, [r3, #9]
 8011c00:	f003 0308 	and.w	r3, r3, #8
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d04a      	beq.n	8011c9e <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8011c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c0a:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8011c0c:	2b04      	cmp	r3, #4
 8011c0e:	d003      	beq.n	8011c18 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8011c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c12:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8011c14:	2b07      	cmp	r3, #7
 8011c16:	d142      	bne.n	8011c9e <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011c18:	4b8f      	ldr	r3, [pc, #572]	; (8011e58 <tcp_slowtmr+0x580>)
 8011c1a:	681a      	ldr	r2, [r3, #0]
 8011c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c1e:	6a1b      	ldr	r3, [r3, #32]
 8011c20:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8011c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c24:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011c28:	4b8c      	ldr	r3, [pc, #560]	; (8011e5c <tcp_slowtmr+0x584>)
 8011c2a:	440b      	add	r3, r1
 8011c2c:	498c      	ldr	r1, [pc, #560]	; (8011e60 <tcp_slowtmr+0x588>)
 8011c2e:	fba1 1303 	umull	r1, r3, r1, r3
 8011c32:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011c34:	429a      	cmp	r2, r3
 8011c36:	d90a      	bls.n	8011c4e <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8011c38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011c3c:	3301      	adds	r3, #1
 8011c3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8011c42:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011c46:	3301      	adds	r3, #1
 8011c48:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8011c4c:	e027      	b.n	8011c9e <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011c4e:	4b82      	ldr	r3, [pc, #520]	; (8011e58 <tcp_slowtmr+0x580>)
 8011c50:	681a      	ldr	r2, [r3, #0]
 8011c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c54:	6a1b      	ldr	r3, [r3, #32]
 8011c56:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8011c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c5a:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8011c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c60:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011c64:	4618      	mov	r0, r3
 8011c66:	4b7f      	ldr	r3, [pc, #508]	; (8011e64 <tcp_slowtmr+0x58c>)
 8011c68:	fb00 f303 	mul.w	r3, r0, r3
 8011c6c:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8011c6e:	497c      	ldr	r1, [pc, #496]	; (8011e60 <tcp_slowtmr+0x588>)
 8011c70:	fba1 1303 	umull	r1, r3, r1, r3
 8011c74:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011c76:	429a      	cmp	r2, r3
 8011c78:	d911      	bls.n	8011c9e <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 8011c7a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011c7c:	f004 facc 	bl	8016218 <tcp_keepalive>
 8011c80:	4603      	mov	r3, r0
 8011c82:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8011c86:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d107      	bne.n	8011c9e <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 8011c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c90:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8011c94:	3301      	adds	r3, #1
 8011c96:	b2da      	uxtb	r2, r3
 8011c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c9a:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8011c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ca0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011ca2:	2b00      	cmp	r3, #0
 8011ca4:	d011      	beq.n	8011cca <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8011ca6:	4b6c      	ldr	r3, [pc, #432]	; (8011e58 <tcp_slowtmr+0x580>)
 8011ca8:	681a      	ldr	r2, [r3, #0]
 8011caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cac:	6a1b      	ldr	r3, [r3, #32]
 8011cae:	1ad2      	subs	r2, r2, r3
 8011cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cb2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8011cb6:	4619      	mov	r1, r3
 8011cb8:	460b      	mov	r3, r1
 8011cba:	005b      	lsls	r3, r3, #1
 8011cbc:	440b      	add	r3, r1
 8011cbe:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8011cc0:	429a      	cmp	r2, r3
 8011cc2:	d302      	bcc.n	8011cca <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8011cc4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011cc6:	f000 fddf 	bl	8012888 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8011cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ccc:	7d1b      	ldrb	r3, [r3, #20]
 8011cce:	2b03      	cmp	r3, #3
 8011cd0:	d10b      	bne.n	8011cea <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8011cd2:	4b61      	ldr	r3, [pc, #388]	; (8011e58 <tcp_slowtmr+0x580>)
 8011cd4:	681a      	ldr	r2, [r3, #0]
 8011cd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cd8:	6a1b      	ldr	r3, [r3, #32]
 8011cda:	1ad3      	subs	r3, r2, r3
 8011cdc:	2b28      	cmp	r3, #40	; 0x28
 8011cde:	d904      	bls.n	8011cea <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8011ce0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ce4:	3301      	adds	r3, #1
 8011ce6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8011cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cec:	7d1b      	ldrb	r3, [r3, #20]
 8011cee:	2b09      	cmp	r3, #9
 8011cf0:	d10b      	bne.n	8011d0a <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011cf2:	4b59      	ldr	r3, [pc, #356]	; (8011e58 <tcp_slowtmr+0x580>)
 8011cf4:	681a      	ldr	r2, [r3, #0]
 8011cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011cf8:	6a1b      	ldr	r3, [r3, #32]
 8011cfa:	1ad3      	subs	r3, r2, r3
 8011cfc:	2bf0      	cmp	r3, #240	; 0xf0
 8011cfe:	d904      	bls.n	8011d0a <tcp_slowtmr+0x432>
        ++pcb_remove;
 8011d00:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d04:	3301      	adds	r3, #1
 8011d06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011d0a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d060      	beq.n	8011dd4 <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8011d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8011d18:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8011d1a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011d1c:	f000 fc00 	bl	8012520 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8011d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	d010      	beq.n	8011d48 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8011d26:	4b50      	ldr	r3, [pc, #320]	; (8011e68 <tcp_slowtmr+0x590>)
 8011d28:	681b      	ldr	r3, [r3, #0]
 8011d2a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d2c:	429a      	cmp	r2, r3
 8011d2e:	d106      	bne.n	8011d3e <tcp_slowtmr+0x466>
 8011d30:	4b4e      	ldr	r3, [pc, #312]	; (8011e6c <tcp_slowtmr+0x594>)
 8011d32:	f240 526d 	movw	r2, #1389	; 0x56d
 8011d36:	494e      	ldr	r1, [pc, #312]	; (8011e70 <tcp_slowtmr+0x598>)
 8011d38:	484e      	ldr	r0, [pc, #312]	; (8011e74 <tcp_slowtmr+0x59c>)
 8011d3a:	f007 fe65 	bl	8019a08 <iprintf>
        prev->next = pcb->next;
 8011d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d40:	68da      	ldr	r2, [r3, #12]
 8011d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d44:	60da      	str	r2, [r3, #12]
 8011d46:	e00f      	b.n	8011d68 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8011d48:	4b47      	ldr	r3, [pc, #284]	; (8011e68 <tcp_slowtmr+0x590>)
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d4e:	429a      	cmp	r2, r3
 8011d50:	d006      	beq.n	8011d60 <tcp_slowtmr+0x488>
 8011d52:	4b46      	ldr	r3, [pc, #280]	; (8011e6c <tcp_slowtmr+0x594>)
 8011d54:	f240 5271 	movw	r2, #1393	; 0x571
 8011d58:	4947      	ldr	r1, [pc, #284]	; (8011e78 <tcp_slowtmr+0x5a0>)
 8011d5a:	4846      	ldr	r0, [pc, #280]	; (8011e74 <tcp_slowtmr+0x59c>)
 8011d5c:	f007 fe54 	bl	8019a08 <iprintf>
        tcp_active_pcbs = pcb->next;
 8011d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d62:	68db      	ldr	r3, [r3, #12]
 8011d64:	4a40      	ldr	r2, [pc, #256]	; (8011e68 <tcp_slowtmr+0x590>)
 8011d66:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8011d68:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d013      	beq.n	8011d98 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8011d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d72:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8011d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d76:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8011d78:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8011d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d7c:	3304      	adds	r3, #4
 8011d7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011d80:	8ad2      	ldrh	r2, [r2, #22]
 8011d82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011d84:	8b09      	ldrh	r1, [r1, #24]
 8011d86:	9102      	str	r1, [sp, #8]
 8011d88:	9201      	str	r2, [sp, #4]
 8011d8a:	9300      	str	r3, [sp, #0]
 8011d8c:	462b      	mov	r3, r5
 8011d8e:	4622      	mov	r2, r4
 8011d90:	4601      	mov	r1, r0
 8011d92:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011d94:	f004 f98c 	bl	80160b0 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8011d98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d9a:	691b      	ldr	r3, [r3, #16]
 8011d9c:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8011d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011da0:	7d1b      	ldrb	r3, [r3, #20]
 8011da2:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8011da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011da6:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8011da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011daa:	68db      	ldr	r3, [r3, #12]
 8011dac:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011dae:	6838      	ldr	r0, [r7, #0]
 8011db0:	f7ff f9f2 	bl	8011198 <tcp_free>

      tcp_active_pcbs_changed = 0;
 8011db4:	4b31      	ldr	r3, [pc, #196]	; (8011e7c <tcp_slowtmr+0x5a4>)
 8011db6:	2200      	movs	r2, #0
 8011db8:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8011dba:	68fb      	ldr	r3, [r7, #12]
 8011dbc:	2b00      	cmp	r3, #0
 8011dbe:	d004      	beq.n	8011dca <tcp_slowtmr+0x4f2>
 8011dc0:	68fb      	ldr	r3, [r7, #12]
 8011dc2:	f06f 010c 	mvn.w	r1, #12
 8011dc6:	68b8      	ldr	r0, [r7, #8]
 8011dc8:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8011dca:	4b2c      	ldr	r3, [pc, #176]	; (8011e7c <tcp_slowtmr+0x5a4>)
 8011dcc:	781b      	ldrb	r3, [r3, #0]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d037      	beq.n	8011e42 <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 8011dd2:	e592      	b.n	80118fa <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8011dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dd6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011dd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011dda:	68db      	ldr	r3, [r3, #12]
 8011ddc:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8011dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011de0:	7f1b      	ldrb	r3, [r3, #28]
 8011de2:	3301      	adds	r3, #1
 8011de4:	b2da      	uxtb	r2, r3
 8011de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011de8:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8011dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dec:	7f1a      	ldrb	r2, [r3, #28]
 8011dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011df0:	7f5b      	ldrb	r3, [r3, #29]
 8011df2:	429a      	cmp	r2, r3
 8011df4:	d325      	bcc.n	8011e42 <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 8011df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011df8:	2200      	movs	r2, #0
 8011dfa:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8011dfc:	4b1f      	ldr	r3, [pc, #124]	; (8011e7c <tcp_slowtmr+0x5a4>)
 8011dfe:	2200      	movs	r2, #0
 8011e00:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8011e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d00b      	beq.n	8011e24 <tcp_slowtmr+0x54c>
 8011e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8011e12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011e14:	6912      	ldr	r2, [r2, #16]
 8011e16:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011e18:	4610      	mov	r0, r2
 8011e1a:	4798      	blx	r3
 8011e1c:	4603      	mov	r3, r0
 8011e1e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8011e22:	e002      	b.n	8011e2a <tcp_slowtmr+0x552>
 8011e24:	2300      	movs	r3, #0
 8011e26:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8011e2a:	4b14      	ldr	r3, [pc, #80]	; (8011e7c <tcp_slowtmr+0x5a4>)
 8011e2c:	781b      	ldrb	r3, [r3, #0]
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d000      	beq.n	8011e34 <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 8011e32:	e562      	b.n	80118fa <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8011e34:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8011e38:	2b00      	cmp	r3, #0
 8011e3a:	d102      	bne.n	8011e42 <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8011e3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e3e:	f003 fb83 	bl	8015548 <tcp_output>
  while (pcb != NULL) {
 8011e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	f47f ad5e 	bne.w	8011906 <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8011e4a:	2300      	movs	r3, #0
 8011e4c:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8011e4e:	4b0c      	ldr	r3, [pc, #48]	; (8011e80 <tcp_slowtmr+0x5a8>)
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011e54:	e069      	b.n	8011f2a <tcp_slowtmr+0x652>
 8011e56:	bf00      	nop
 8011e58:	200070ac 	.word	0x200070ac
 8011e5c:	000a4cb8 	.word	0x000a4cb8
 8011e60:	10624dd3 	.word	0x10624dd3
 8011e64:	000124f8 	.word	0x000124f8
 8011e68:	200070b8 	.word	0x200070b8
 8011e6c:	0801cea4 	.word	0x0801cea4
 8011e70:	0801d2dc 	.word	0x0801d2dc
 8011e74:	0801cee8 	.word	0x0801cee8
 8011e78:	0801d308 	.word	0x0801d308
 8011e7c:	200070c0 	.word	0x200070c0
 8011e80:	200070bc 	.word	0x200070bc
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8011e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e86:	7d1b      	ldrb	r3, [r3, #20]
 8011e88:	2b0a      	cmp	r3, #10
 8011e8a:	d006      	beq.n	8011e9a <tcp_slowtmr+0x5c2>
 8011e8c:	4b2b      	ldr	r3, [pc, #172]	; (8011f3c <tcp_slowtmr+0x664>)
 8011e8e:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8011e92:	492b      	ldr	r1, [pc, #172]	; (8011f40 <tcp_slowtmr+0x668>)
 8011e94:	482b      	ldr	r0, [pc, #172]	; (8011f44 <tcp_slowtmr+0x66c>)
 8011e96:	f007 fdb7 	bl	8019a08 <iprintf>
    pcb_remove = 0;
 8011e9a:	2300      	movs	r3, #0
 8011e9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8011ea0:	4b29      	ldr	r3, [pc, #164]	; (8011f48 <tcp_slowtmr+0x670>)
 8011ea2:	681a      	ldr	r2, [r3, #0]
 8011ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ea6:	6a1b      	ldr	r3, [r3, #32]
 8011ea8:	1ad3      	subs	r3, r2, r3
 8011eaa:	2bf0      	cmp	r3, #240	; 0xf0
 8011eac:	d904      	bls.n	8011eb8 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8011eae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011eb2:	3301      	adds	r3, #1
 8011eb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8011eb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d02f      	beq.n	8011f20 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8011ec0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011ec2:	f000 fb2d 	bl	8012520 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8011ec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	d010      	beq.n	8011eee <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8011ecc:	4b1f      	ldr	r3, [pc, #124]	; (8011f4c <tcp_slowtmr+0x674>)
 8011ece:	681b      	ldr	r3, [r3, #0]
 8011ed0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011ed2:	429a      	cmp	r2, r3
 8011ed4:	d106      	bne.n	8011ee4 <tcp_slowtmr+0x60c>
 8011ed6:	4b19      	ldr	r3, [pc, #100]	; (8011f3c <tcp_slowtmr+0x664>)
 8011ed8:	f240 52af 	movw	r2, #1455	; 0x5af
 8011edc:	491c      	ldr	r1, [pc, #112]	; (8011f50 <tcp_slowtmr+0x678>)
 8011ede:	4819      	ldr	r0, [pc, #100]	; (8011f44 <tcp_slowtmr+0x66c>)
 8011ee0:	f007 fd92 	bl	8019a08 <iprintf>
        prev->next = pcb->next;
 8011ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ee6:	68da      	ldr	r2, [r3, #12]
 8011ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011eea:	60da      	str	r2, [r3, #12]
 8011eec:	e00f      	b.n	8011f0e <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8011eee:	4b17      	ldr	r3, [pc, #92]	; (8011f4c <tcp_slowtmr+0x674>)
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011ef4:	429a      	cmp	r2, r3
 8011ef6:	d006      	beq.n	8011f06 <tcp_slowtmr+0x62e>
 8011ef8:	4b10      	ldr	r3, [pc, #64]	; (8011f3c <tcp_slowtmr+0x664>)
 8011efa:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8011efe:	4915      	ldr	r1, [pc, #84]	; (8011f54 <tcp_slowtmr+0x67c>)
 8011f00:	4810      	ldr	r0, [pc, #64]	; (8011f44 <tcp_slowtmr+0x66c>)
 8011f02:	f007 fd81 	bl	8019a08 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8011f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f08:	68db      	ldr	r3, [r3, #12]
 8011f0a:	4a10      	ldr	r2, [pc, #64]	; (8011f4c <tcp_slowtmr+0x674>)
 8011f0c:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8011f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f10:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8011f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f14:	68db      	ldr	r3, [r3, #12]
 8011f16:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8011f18:	69f8      	ldr	r0, [r7, #28]
 8011f1a:	f7ff f93d 	bl	8011198 <tcp_free>
 8011f1e:	e004      	b.n	8011f2a <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 8011f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f22:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8011f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f26:	68db      	ldr	r3, [r3, #12]
 8011f28:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8011f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f2c:	2b00      	cmp	r3, #0
 8011f2e:	d1a9      	bne.n	8011e84 <tcp_slowtmr+0x5ac>
    }
  }
}
 8011f30:	bf00      	nop
 8011f32:	bf00      	nop
 8011f34:	3730      	adds	r7, #48	; 0x30
 8011f36:	46bd      	mov	sp, r7
 8011f38:	bdb0      	pop	{r4, r5, r7, pc}
 8011f3a:	bf00      	nop
 8011f3c:	0801cea4 	.word	0x0801cea4
 8011f40:	0801d334 	.word	0x0801d334
 8011f44:	0801cee8 	.word	0x0801cee8
 8011f48:	200070ac 	.word	0x200070ac
 8011f4c:	200070bc 	.word	0x200070bc
 8011f50:	0801d364 	.word	0x0801d364
 8011f54:	0801d38c 	.word	0x0801d38c

08011f58 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8011f58:	b580      	push	{r7, lr}
 8011f5a:	b082      	sub	sp, #8
 8011f5c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8011f5e:	4b2d      	ldr	r3, [pc, #180]	; (8012014 <tcp_fasttmr+0xbc>)
 8011f60:	781b      	ldrb	r3, [r3, #0]
 8011f62:	3301      	adds	r3, #1
 8011f64:	b2da      	uxtb	r2, r3
 8011f66:	4b2b      	ldr	r3, [pc, #172]	; (8012014 <tcp_fasttmr+0xbc>)
 8011f68:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8011f6a:	4b2b      	ldr	r3, [pc, #172]	; (8012018 <tcp_fasttmr+0xc0>)
 8011f6c:	681b      	ldr	r3, [r3, #0]
 8011f6e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8011f70:	e048      	b.n	8012004 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	7f9a      	ldrb	r2, [r3, #30]
 8011f76:	4b27      	ldr	r3, [pc, #156]	; (8012014 <tcp_fasttmr+0xbc>)
 8011f78:	781b      	ldrb	r3, [r3, #0]
 8011f7a:	429a      	cmp	r2, r3
 8011f7c:	d03f      	beq.n	8011ffe <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8011f7e:	4b25      	ldr	r3, [pc, #148]	; (8012014 <tcp_fasttmr+0xbc>)
 8011f80:	781a      	ldrb	r2, [r3, #0]
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	8b5b      	ldrh	r3, [r3, #26]
 8011f8a:	f003 0301 	and.w	r3, r3, #1
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d010      	beq.n	8011fb4 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	8b5b      	ldrh	r3, [r3, #26]
 8011f96:	f043 0302 	orr.w	r3, r3, #2
 8011f9a:	b29a      	uxth	r2, r3
 8011f9c:	687b      	ldr	r3, [r7, #4]
 8011f9e:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8011fa0:	6878      	ldr	r0, [r7, #4]
 8011fa2:	f003 fad1 	bl	8015548 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	8b5b      	ldrh	r3, [r3, #26]
 8011faa:	f023 0303 	bic.w	r3, r3, #3
 8011fae:	b29a      	uxth	r2, r3
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	8b5b      	ldrh	r3, [r3, #26]
 8011fb8:	f003 0308 	and.w	r3, r3, #8
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d009      	beq.n	8011fd4 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	8b5b      	ldrh	r3, [r3, #26]
 8011fc4:	f023 0308 	bic.w	r3, r3, #8
 8011fc8:	b29a      	uxth	r2, r3
 8011fca:	687b      	ldr	r3, [r7, #4]
 8011fcc:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8011fce:	6878      	ldr	r0, [r7, #4]
 8011fd0:	f7ff fa76 	bl	80114c0 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	68db      	ldr	r3, [r3, #12]
 8011fd8:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d00a      	beq.n	8011ff8 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8011fe2:	4b0e      	ldr	r3, [pc, #56]	; (801201c <tcp_fasttmr+0xc4>)
 8011fe4:	2200      	movs	r2, #0
 8011fe6:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8011fe8:	6878      	ldr	r0, [r7, #4]
 8011fea:	f000 f819 	bl	8012020 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8011fee:	4b0b      	ldr	r3, [pc, #44]	; (801201c <tcp_fasttmr+0xc4>)
 8011ff0:	781b      	ldrb	r3, [r3, #0]
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	d000      	beq.n	8011ff8 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8011ff6:	e7b8      	b.n	8011f6a <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8011ff8:	683b      	ldr	r3, [r7, #0]
 8011ffa:	607b      	str	r3, [r7, #4]
 8011ffc:	e002      	b.n	8012004 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	68db      	ldr	r3, [r3, #12]
 8012002:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	2b00      	cmp	r3, #0
 8012008:	d1b3      	bne.n	8011f72 <tcp_fasttmr+0x1a>
    }
  }
}
 801200a:	bf00      	nop
 801200c:	bf00      	nop
 801200e:	3708      	adds	r7, #8
 8012010:	46bd      	mov	sp, r7
 8012012:	bd80      	pop	{r7, pc}
 8012014:	200070c2 	.word	0x200070c2
 8012018:	200070b8 	.word	0x200070b8
 801201c:	200070c0 	.word	0x200070c0

08012020 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8012020:	b590      	push	{r4, r7, lr}
 8012022:	b085      	sub	sp, #20
 8012024:	af00      	add	r7, sp, #0
 8012026:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	2b00      	cmp	r3, #0
 801202c:	d109      	bne.n	8012042 <tcp_process_refused_data+0x22>
 801202e:	4b38      	ldr	r3, [pc, #224]	; (8012110 <tcp_process_refused_data+0xf0>)
 8012030:	f240 6209 	movw	r2, #1545	; 0x609
 8012034:	4937      	ldr	r1, [pc, #220]	; (8012114 <tcp_process_refused_data+0xf4>)
 8012036:	4838      	ldr	r0, [pc, #224]	; (8012118 <tcp_process_refused_data+0xf8>)
 8012038:	f007 fce6 	bl	8019a08 <iprintf>
 801203c:	f06f 030f 	mvn.w	r3, #15
 8012040:	e061      	b.n	8012106 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012046:	7b5b      	ldrb	r3, [r3, #13]
 8012048:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801204e:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	2200      	movs	r2, #0
 8012054:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8012056:	687b      	ldr	r3, [r7, #4]
 8012058:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801205c:	2b00      	cmp	r3, #0
 801205e:	d00b      	beq.n	8012078 <tcp_process_refused_data+0x58>
 8012060:	687b      	ldr	r3, [r7, #4]
 8012062:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	6918      	ldr	r0, [r3, #16]
 801206a:	2300      	movs	r3, #0
 801206c:	68ba      	ldr	r2, [r7, #8]
 801206e:	6879      	ldr	r1, [r7, #4]
 8012070:	47a0      	blx	r4
 8012072:	4603      	mov	r3, r0
 8012074:	73fb      	strb	r3, [r7, #15]
 8012076:	e007      	b.n	8012088 <tcp_process_refused_data+0x68>
 8012078:	2300      	movs	r3, #0
 801207a:	68ba      	ldr	r2, [r7, #8]
 801207c:	6879      	ldr	r1, [r7, #4]
 801207e:	2000      	movs	r0, #0
 8012080:	f000 f8a6 	bl	80121d0 <tcp_recv_null>
 8012084:	4603      	mov	r3, r0
 8012086:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8012088:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801208c:	2b00      	cmp	r3, #0
 801208e:	d12b      	bne.n	80120e8 <tcp_process_refused_data+0xc8>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8012090:	7bbb      	ldrb	r3, [r7, #14]
 8012092:	f003 0320 	and.w	r3, r3, #32
 8012096:	2b00      	cmp	r3, #0
 8012098:	d034      	beq.n	8012104 <tcp_process_refused_data+0xe4>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801209e:	f241 62d0 	movw	r2, #5840	; 0x16d0
 80120a2:	4293      	cmp	r3, r2
 80120a4:	d005      	beq.n	80120b2 <tcp_process_refused_data+0x92>
          pcb->rcv_wnd++;
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80120aa:	3301      	adds	r3, #1
 80120ac:	b29a      	uxth	r2, r3
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80120b8:	2b00      	cmp	r3, #0
 80120ba:	d00b      	beq.n	80120d4 <tcp_process_refused_data+0xb4>
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	6918      	ldr	r0, [r3, #16]
 80120c6:	2300      	movs	r3, #0
 80120c8:	2200      	movs	r2, #0
 80120ca:	6879      	ldr	r1, [r7, #4]
 80120cc:	47a0      	blx	r4
 80120ce:	4603      	mov	r3, r0
 80120d0:	73fb      	strb	r3, [r7, #15]
 80120d2:	e001      	b.n	80120d8 <tcp_process_refused_data+0xb8>
 80120d4:	2300      	movs	r3, #0
 80120d6:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80120d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80120dc:	f113 0f0d 	cmn.w	r3, #13
 80120e0:	d110      	bne.n	8012104 <tcp_process_refused_data+0xe4>
          return ERR_ABRT;
 80120e2:	f06f 030c 	mvn.w	r3, #12
 80120e6:	e00e      	b.n	8012106 <tcp_process_refused_data+0xe6>
        }
      }
    } else if (err == ERR_ABRT) {
 80120e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80120ec:	f113 0f0d 	cmn.w	r3, #13
 80120f0:	d102      	bne.n	80120f8 <tcp_process_refused_data+0xd8>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80120f2:	f06f 030c 	mvn.w	r3, #12
 80120f6:	e006      	b.n	8012106 <tcp_process_refused_data+0xe6>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	68ba      	ldr	r2, [r7, #8]
 80120fc:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 80120fe:	f06f 0304 	mvn.w	r3, #4
 8012102:	e000      	b.n	8012106 <tcp_process_refused_data+0xe6>
    }
  }
  return ERR_OK;
 8012104:	2300      	movs	r3, #0
}
 8012106:	4618      	mov	r0, r3
 8012108:	3714      	adds	r7, #20
 801210a:	46bd      	mov	sp, r7
 801210c:	bd90      	pop	{r4, r7, pc}
 801210e:	bf00      	nop
 8012110:	0801cea4 	.word	0x0801cea4
 8012114:	0801d3b4 	.word	0x0801d3b4
 8012118:	0801cee8 	.word	0x0801cee8

0801211c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801211c:	b580      	push	{r7, lr}
 801211e:	b084      	sub	sp, #16
 8012120:	af00      	add	r7, sp, #0
 8012122:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8012124:	e007      	b.n	8012136 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801212c:	6878      	ldr	r0, [r7, #4]
 801212e:	f000 f80a 	bl	8012146 <tcp_seg_free>
    seg = next;
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8012136:	687b      	ldr	r3, [r7, #4]
 8012138:	2b00      	cmp	r3, #0
 801213a:	d1f4      	bne.n	8012126 <tcp_segs_free+0xa>
  }
}
 801213c:	bf00      	nop
 801213e:	bf00      	nop
 8012140:	3710      	adds	r7, #16
 8012142:	46bd      	mov	sp, r7
 8012144:	bd80      	pop	{r7, pc}

08012146 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8012146:	b580      	push	{r7, lr}
 8012148:	b082      	sub	sp, #8
 801214a:	af00      	add	r7, sp, #0
 801214c:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	2b00      	cmp	r3, #0
 8012152:	d00c      	beq.n	801216e <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	685b      	ldr	r3, [r3, #4]
 8012158:	2b00      	cmp	r3, #0
 801215a:	d004      	beq.n	8012166 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	685b      	ldr	r3, [r3, #4]
 8012160:	4618      	mov	r0, r3
 8012162:	f7fe fd79 	bl	8010c58 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8012166:	6879      	ldr	r1, [r7, #4]
 8012168:	2003      	movs	r0, #3
 801216a:	f7fd ff1f 	bl	800ffac <memp_free>
  }
}
 801216e:	bf00      	nop
 8012170:	3708      	adds	r7, #8
 8012172:	46bd      	mov	sp, r7
 8012174:	bd80      	pop	{r7, pc}
	...

08012178 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8012178:	b580      	push	{r7, lr}
 801217a:	b084      	sub	sp, #16
 801217c:	af00      	add	r7, sp, #0
 801217e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	2b00      	cmp	r3, #0
 8012184:	d106      	bne.n	8012194 <tcp_seg_copy+0x1c>
 8012186:	4b0f      	ldr	r3, [pc, #60]	; (80121c4 <tcp_seg_copy+0x4c>)
 8012188:	f240 6282 	movw	r2, #1666	; 0x682
 801218c:	490e      	ldr	r1, [pc, #56]	; (80121c8 <tcp_seg_copy+0x50>)
 801218e:	480f      	ldr	r0, [pc, #60]	; (80121cc <tcp_seg_copy+0x54>)
 8012190:	f007 fc3a 	bl	8019a08 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8012194:	2003      	movs	r0, #3
 8012196:	f7fd fe99 	bl	800fecc <memp_malloc>
 801219a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801219c:	68fb      	ldr	r3, [r7, #12]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d101      	bne.n	80121a6 <tcp_seg_copy+0x2e>
    return NULL;
 80121a2:	2300      	movs	r3, #0
 80121a4:	e00a      	b.n	80121bc <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80121a6:	2210      	movs	r2, #16
 80121a8:	6879      	ldr	r1, [r7, #4]
 80121aa:	68f8      	ldr	r0, [r7, #12]
 80121ac:	f007 fdfb 	bl	8019da6 <memcpy>
  pbuf_ref(cseg->p);
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	685b      	ldr	r3, [r3, #4]
 80121b4:	4618      	mov	r0, r3
 80121b6:	f7fe fdef 	bl	8010d98 <pbuf_ref>
  return cseg;
 80121ba:	68fb      	ldr	r3, [r7, #12]
}
 80121bc:	4618      	mov	r0, r3
 80121be:	3710      	adds	r7, #16
 80121c0:	46bd      	mov	sp, r7
 80121c2:	bd80      	pop	{r7, pc}
 80121c4:	0801cea4 	.word	0x0801cea4
 80121c8:	0801d3f8 	.word	0x0801d3f8
 80121cc:	0801cee8 	.word	0x0801cee8

080121d0 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80121d0:	b580      	push	{r7, lr}
 80121d2:	b084      	sub	sp, #16
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	60f8      	str	r0, [r7, #12]
 80121d8:	60b9      	str	r1, [r7, #8]
 80121da:	607a      	str	r2, [r7, #4]
 80121dc:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80121de:	68bb      	ldr	r3, [r7, #8]
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d109      	bne.n	80121f8 <tcp_recv_null+0x28>
 80121e4:	4b12      	ldr	r3, [pc, #72]	; (8012230 <tcp_recv_null+0x60>)
 80121e6:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80121ea:	4912      	ldr	r1, [pc, #72]	; (8012234 <tcp_recv_null+0x64>)
 80121ec:	4812      	ldr	r0, [pc, #72]	; (8012238 <tcp_recv_null+0x68>)
 80121ee:	f007 fc0b 	bl	8019a08 <iprintf>
 80121f2:	f06f 030f 	mvn.w	r3, #15
 80121f6:	e016      	b.n	8012226 <tcp_recv_null+0x56>

  if (p != NULL) {
 80121f8:	687b      	ldr	r3, [r7, #4]
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d009      	beq.n	8012212 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	891b      	ldrh	r3, [r3, #8]
 8012202:	4619      	mov	r1, r3
 8012204:	68b8      	ldr	r0, [r7, #8]
 8012206:	f7ff fb15 	bl	8011834 <tcp_recved>
    pbuf_free(p);
 801220a:	6878      	ldr	r0, [r7, #4]
 801220c:	f7fe fd24 	bl	8010c58 <pbuf_free>
 8012210:	e008      	b.n	8012224 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8012212:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012216:	2b00      	cmp	r3, #0
 8012218:	d104      	bne.n	8012224 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 801221a:	68b8      	ldr	r0, [r7, #8]
 801221c:	f7ff f9ba 	bl	8011594 <tcp_close>
 8012220:	4603      	mov	r3, r0
 8012222:	e000      	b.n	8012226 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8012224:	2300      	movs	r3, #0
}
 8012226:	4618      	mov	r0, r3
 8012228:	3710      	adds	r7, #16
 801222a:	46bd      	mov	sp, r7
 801222c:	bd80      	pop	{r7, pc}
 801222e:	bf00      	nop
 8012230:	0801cea4 	.word	0x0801cea4
 8012234:	0801d414 	.word	0x0801d414
 8012238:	0801cee8 	.word	0x0801cee8

0801223c <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 801223c:	b580      	push	{r7, lr}
 801223e:	b086      	sub	sp, #24
 8012240:	af00      	add	r7, sp, #0
 8012242:	4603      	mov	r3, r0
 8012244:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8012246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801224a:	2b00      	cmp	r3, #0
 801224c:	db01      	blt.n	8012252 <tcp_kill_prio+0x16>
 801224e:	79fb      	ldrb	r3, [r7, #7]
 8012250:	e000      	b.n	8012254 <tcp_kill_prio+0x18>
 8012252:	237f      	movs	r3, #127	; 0x7f
 8012254:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8012256:	7afb      	ldrb	r3, [r7, #11]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d034      	beq.n	80122c6 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 801225c:	7afb      	ldrb	r3, [r7, #11]
 801225e:	3b01      	subs	r3, #1
 8012260:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8012262:	2300      	movs	r3, #0
 8012264:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012266:	2300      	movs	r3, #0
 8012268:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801226a:	4b19      	ldr	r3, [pc, #100]	; (80122d0 <tcp_kill_prio+0x94>)
 801226c:	681b      	ldr	r3, [r3, #0]
 801226e:	617b      	str	r3, [r7, #20]
 8012270:	e01f      	b.n	80122b2 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8012272:	697b      	ldr	r3, [r7, #20]
 8012274:	7d5b      	ldrb	r3, [r3, #21]
 8012276:	7afa      	ldrb	r2, [r7, #11]
 8012278:	429a      	cmp	r2, r3
 801227a:	d80c      	bhi.n	8012296 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801227c:	697b      	ldr	r3, [r7, #20]
 801227e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8012280:	7afa      	ldrb	r2, [r7, #11]
 8012282:	429a      	cmp	r2, r3
 8012284:	d112      	bne.n	80122ac <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8012286:	4b13      	ldr	r3, [pc, #76]	; (80122d4 <tcp_kill_prio+0x98>)
 8012288:	681a      	ldr	r2, [r3, #0]
 801228a:	697b      	ldr	r3, [r7, #20]
 801228c:	6a1b      	ldr	r3, [r3, #32]
 801228e:	1ad3      	subs	r3, r2, r3
 8012290:	68fa      	ldr	r2, [r7, #12]
 8012292:	429a      	cmp	r2, r3
 8012294:	d80a      	bhi.n	80122ac <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8012296:	4b0f      	ldr	r3, [pc, #60]	; (80122d4 <tcp_kill_prio+0x98>)
 8012298:	681a      	ldr	r2, [r3, #0]
 801229a:	697b      	ldr	r3, [r7, #20]
 801229c:	6a1b      	ldr	r3, [r3, #32]
 801229e:	1ad3      	subs	r3, r2, r3
 80122a0:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 80122a2:	697b      	ldr	r3, [r7, #20]
 80122a4:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 80122a6:	697b      	ldr	r3, [r7, #20]
 80122a8:	7d5b      	ldrb	r3, [r3, #21]
 80122aa:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80122ac:	697b      	ldr	r3, [r7, #20]
 80122ae:	68db      	ldr	r3, [r3, #12]
 80122b0:	617b      	str	r3, [r7, #20]
 80122b2:	697b      	ldr	r3, [r7, #20]
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d1dc      	bne.n	8012272 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 80122b8:	693b      	ldr	r3, [r7, #16]
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d004      	beq.n	80122c8 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80122be:	6938      	ldr	r0, [r7, #16]
 80122c0:	f7ff fa52 	bl	8011768 <tcp_abort>
 80122c4:	e000      	b.n	80122c8 <tcp_kill_prio+0x8c>
    return;
 80122c6:	bf00      	nop
  }
}
 80122c8:	3718      	adds	r7, #24
 80122ca:	46bd      	mov	sp, r7
 80122cc:	bd80      	pop	{r7, pc}
 80122ce:	bf00      	nop
 80122d0:	200070b8 	.word	0x200070b8
 80122d4:	200070ac 	.word	0x200070ac

080122d8 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80122d8:	b580      	push	{r7, lr}
 80122da:	b086      	sub	sp, #24
 80122dc:	af00      	add	r7, sp, #0
 80122de:	4603      	mov	r3, r0
 80122e0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80122e2:	79fb      	ldrb	r3, [r7, #7]
 80122e4:	2b08      	cmp	r3, #8
 80122e6:	d009      	beq.n	80122fc <tcp_kill_state+0x24>
 80122e8:	79fb      	ldrb	r3, [r7, #7]
 80122ea:	2b09      	cmp	r3, #9
 80122ec:	d006      	beq.n	80122fc <tcp_kill_state+0x24>
 80122ee:	4b1a      	ldr	r3, [pc, #104]	; (8012358 <tcp_kill_state+0x80>)
 80122f0:	f240 62dd 	movw	r2, #1757	; 0x6dd
 80122f4:	4919      	ldr	r1, [pc, #100]	; (801235c <tcp_kill_state+0x84>)
 80122f6:	481a      	ldr	r0, [pc, #104]	; (8012360 <tcp_kill_state+0x88>)
 80122f8:	f007 fb86 	bl	8019a08 <iprintf>

  inactivity = 0;
 80122fc:	2300      	movs	r3, #0
 80122fe:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8012300:	2300      	movs	r3, #0
 8012302:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012304:	4b17      	ldr	r3, [pc, #92]	; (8012364 <tcp_kill_state+0x8c>)
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	617b      	str	r3, [r7, #20]
 801230a:	e017      	b.n	801233c <tcp_kill_state+0x64>
    if (pcb->state == state) {
 801230c:	697b      	ldr	r3, [r7, #20]
 801230e:	7d1b      	ldrb	r3, [r3, #20]
 8012310:	79fa      	ldrb	r2, [r7, #7]
 8012312:	429a      	cmp	r2, r3
 8012314:	d10f      	bne.n	8012336 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012316:	4b14      	ldr	r3, [pc, #80]	; (8012368 <tcp_kill_state+0x90>)
 8012318:	681a      	ldr	r2, [r3, #0]
 801231a:	697b      	ldr	r3, [r7, #20]
 801231c:	6a1b      	ldr	r3, [r3, #32]
 801231e:	1ad3      	subs	r3, r2, r3
 8012320:	68fa      	ldr	r2, [r7, #12]
 8012322:	429a      	cmp	r2, r3
 8012324:	d807      	bhi.n	8012336 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8012326:	4b10      	ldr	r3, [pc, #64]	; (8012368 <tcp_kill_state+0x90>)
 8012328:	681a      	ldr	r2, [r3, #0]
 801232a:	697b      	ldr	r3, [r7, #20]
 801232c:	6a1b      	ldr	r3, [r3, #32]
 801232e:	1ad3      	subs	r3, r2, r3
 8012330:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8012332:	697b      	ldr	r3, [r7, #20]
 8012334:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012336:	697b      	ldr	r3, [r7, #20]
 8012338:	68db      	ldr	r3, [r3, #12]
 801233a:	617b      	str	r3, [r7, #20]
 801233c:	697b      	ldr	r3, [r7, #20]
 801233e:	2b00      	cmp	r3, #0
 8012340:	d1e4      	bne.n	801230c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8012342:	693b      	ldr	r3, [r7, #16]
 8012344:	2b00      	cmp	r3, #0
 8012346:	d003      	beq.n	8012350 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8012348:	2100      	movs	r1, #0
 801234a:	6938      	ldr	r0, [r7, #16]
 801234c:	f7ff f94e 	bl	80115ec <tcp_abandon>
  }
}
 8012350:	bf00      	nop
 8012352:	3718      	adds	r7, #24
 8012354:	46bd      	mov	sp, r7
 8012356:	bd80      	pop	{r7, pc}
 8012358:	0801cea4 	.word	0x0801cea4
 801235c:	0801d430 	.word	0x0801d430
 8012360:	0801cee8 	.word	0x0801cee8
 8012364:	200070b8 	.word	0x200070b8
 8012368:	200070ac 	.word	0x200070ac

0801236c <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 801236c:	b580      	push	{r7, lr}
 801236e:	b084      	sub	sp, #16
 8012370:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8012372:	2300      	movs	r3, #0
 8012374:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8012376:	2300      	movs	r3, #0
 8012378:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801237a:	4b12      	ldr	r3, [pc, #72]	; (80123c4 <tcp_kill_timewait+0x58>)
 801237c:	681b      	ldr	r3, [r3, #0]
 801237e:	60fb      	str	r3, [r7, #12]
 8012380:	e012      	b.n	80123a8 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8012382:	4b11      	ldr	r3, [pc, #68]	; (80123c8 <tcp_kill_timewait+0x5c>)
 8012384:	681a      	ldr	r2, [r3, #0]
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	6a1b      	ldr	r3, [r3, #32]
 801238a:	1ad3      	subs	r3, r2, r3
 801238c:	687a      	ldr	r2, [r7, #4]
 801238e:	429a      	cmp	r2, r3
 8012390:	d807      	bhi.n	80123a2 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8012392:	4b0d      	ldr	r3, [pc, #52]	; (80123c8 <tcp_kill_timewait+0x5c>)
 8012394:	681a      	ldr	r2, [r3, #0]
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	6a1b      	ldr	r3, [r3, #32]
 801239a:	1ad3      	subs	r3, r2, r3
 801239c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801239e:	68fb      	ldr	r3, [r7, #12]
 80123a0:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80123a2:	68fb      	ldr	r3, [r7, #12]
 80123a4:	68db      	ldr	r3, [r3, #12]
 80123a6:	60fb      	str	r3, [r7, #12]
 80123a8:	68fb      	ldr	r3, [r7, #12]
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	d1e9      	bne.n	8012382 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 80123ae:	68bb      	ldr	r3, [r7, #8]
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d002      	beq.n	80123ba <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80123b4:	68b8      	ldr	r0, [r7, #8]
 80123b6:	f7ff f9d7 	bl	8011768 <tcp_abort>
  }
}
 80123ba:	bf00      	nop
 80123bc:	3710      	adds	r7, #16
 80123be:	46bd      	mov	sp, r7
 80123c0:	bd80      	pop	{r7, pc}
 80123c2:	bf00      	nop
 80123c4:	200070bc 	.word	0x200070bc
 80123c8:	200070ac 	.word	0x200070ac

080123cc <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80123cc:	b580      	push	{r7, lr}
 80123ce:	b082      	sub	sp, #8
 80123d0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80123d2:	4b10      	ldr	r3, [pc, #64]	; (8012414 <tcp_handle_closepend+0x48>)
 80123d4:	681b      	ldr	r3, [r3, #0]
 80123d6:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80123d8:	e014      	b.n	8012404 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	68db      	ldr	r3, [r3, #12]
 80123de:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	8b5b      	ldrh	r3, [r3, #26]
 80123e4:	f003 0308 	and.w	r3, r3, #8
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	d009      	beq.n	8012400 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	8b5b      	ldrh	r3, [r3, #26]
 80123f0:	f023 0308 	bic.w	r3, r3, #8
 80123f4:	b29a      	uxth	r2, r3
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80123fa:	6878      	ldr	r0, [r7, #4]
 80123fc:	f7ff f860 	bl	80114c0 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8012400:	683b      	ldr	r3, [r7, #0]
 8012402:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	2b00      	cmp	r3, #0
 8012408:	d1e7      	bne.n	80123da <tcp_handle_closepend+0xe>
  }
}
 801240a:	bf00      	nop
 801240c:	bf00      	nop
 801240e:	3708      	adds	r7, #8
 8012410:	46bd      	mov	sp, r7
 8012412:	bd80      	pop	{r7, pc}
 8012414:	200070b8 	.word	0x200070b8

08012418 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8012418:	b580      	push	{r7, lr}
 801241a:	b084      	sub	sp, #16
 801241c:	af00      	add	r7, sp, #0
 801241e:	4603      	mov	r3, r0
 8012420:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012422:	2001      	movs	r0, #1
 8012424:	f7fd fd52 	bl	800fecc <memp_malloc>
 8012428:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	2b00      	cmp	r3, #0
 801242e:	d126      	bne.n	801247e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8012430:	f7ff ffcc 	bl	80123cc <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8012434:	f7ff ff9a 	bl	801236c <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012438:	2001      	movs	r0, #1
 801243a:	f7fd fd47 	bl	800fecc <memp_malloc>
 801243e:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	2b00      	cmp	r3, #0
 8012444:	d11b      	bne.n	801247e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8012446:	2009      	movs	r0, #9
 8012448:	f7ff ff46 	bl	80122d8 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801244c:	2001      	movs	r0, #1
 801244e:	f7fd fd3d 	bl	800fecc <memp_malloc>
 8012452:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8012454:	68fb      	ldr	r3, [r7, #12]
 8012456:	2b00      	cmp	r3, #0
 8012458:	d111      	bne.n	801247e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 801245a:	2008      	movs	r0, #8
 801245c:	f7ff ff3c 	bl	80122d8 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012460:	2001      	movs	r0, #1
 8012462:	f7fd fd33 	bl	800fecc <memp_malloc>
 8012466:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8012468:	68fb      	ldr	r3, [r7, #12]
 801246a:	2b00      	cmp	r3, #0
 801246c:	d107      	bne.n	801247e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801246e:	79fb      	ldrb	r3, [r7, #7]
 8012470:	4618      	mov	r0, r3
 8012472:	f7ff fee3 	bl	801223c <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8012476:	2001      	movs	r0, #1
 8012478:	f7fd fd28 	bl	800fecc <memp_malloc>
 801247c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	2b00      	cmp	r3, #0
 8012482:	d03f      	beq.n	8012504 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8012484:	229c      	movs	r2, #156	; 0x9c
 8012486:	2100      	movs	r1, #0
 8012488:	68f8      	ldr	r0, [r7, #12]
 801248a:	f007 fc13 	bl	8019cb4 <memset>
    pcb->prio = prio;
 801248e:	68fb      	ldr	r3, [r7, #12]
 8012490:	79fa      	ldrb	r2, [r7, #7]
 8012492:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	f241 62d0 	movw	r2, #5840	; 0x16d0
 801249a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	f241 62d0 	movw	r2, #5840	; 0x16d0
 80124a4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 80124ae:	68fb      	ldr	r3, [r7, #12]
 80124b0:	22ff      	movs	r2, #255	; 0xff
 80124b2:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 80124b4:	68fb      	ldr	r3, [r7, #12]
 80124b6:	f44f 7206 	mov.w	r2, #536	; 0x218
 80124ba:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	2206      	movs	r2, #6
 80124c0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80124c4:	68fb      	ldr	r3, [r7, #12]
 80124c6:	2206      	movs	r2, #6
 80124c8:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80124d0:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 80124d2:	68fb      	ldr	r3, [r7, #12]
 80124d4:	2201      	movs	r2, #1
 80124d6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80124da:	4b0d      	ldr	r3, [pc, #52]	; (8012510 <tcp_alloc+0xf8>)
 80124dc:	681a      	ldr	r2, [r3, #0]
 80124de:	68fb      	ldr	r3, [r7, #12]
 80124e0:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80124e2:	4b0c      	ldr	r3, [pc, #48]	; (8012514 <tcp_alloc+0xfc>)
 80124e4:	781a      	ldrb	r2, [r3, #0]
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	f241 62d0 	movw	r2, #5840	; 0x16d0
 80124f0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	4a08      	ldr	r2, [pc, #32]	; (8012518 <tcp_alloc+0x100>)
 80124f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80124fc:	68fb      	ldr	r3, [r7, #12]
 80124fe:	4a07      	ldr	r2, [pc, #28]	; (801251c <tcp_alloc+0x104>)
 8012500:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8012504:	68fb      	ldr	r3, [r7, #12]
}
 8012506:	4618      	mov	r0, r3
 8012508:	3710      	adds	r7, #16
 801250a:	46bd      	mov	sp, r7
 801250c:	bd80      	pop	{r7, pc}
 801250e:	bf00      	nop
 8012510:	200070ac 	.word	0x200070ac
 8012514:	200070c2 	.word	0x200070c2
 8012518:	080121d1 	.word	0x080121d1
 801251c:	006ddd00 	.word	0x006ddd00

08012520 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8012520:	b580      	push	{r7, lr}
 8012522:	b082      	sub	sp, #8
 8012524:	af00      	add	r7, sp, #0
 8012526:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d107      	bne.n	801253e <tcp_pcb_purge+0x1e>
 801252e:	4b21      	ldr	r3, [pc, #132]	; (80125b4 <tcp_pcb_purge+0x94>)
 8012530:	f640 0251 	movw	r2, #2129	; 0x851
 8012534:	4920      	ldr	r1, [pc, #128]	; (80125b8 <tcp_pcb_purge+0x98>)
 8012536:	4821      	ldr	r0, [pc, #132]	; (80125bc <tcp_pcb_purge+0x9c>)
 8012538:	f007 fa66 	bl	8019a08 <iprintf>
 801253c:	e037      	b.n	80125ae <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	7d1b      	ldrb	r3, [r3, #20]
 8012542:	2b00      	cmp	r3, #0
 8012544:	d033      	beq.n	80125ae <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 801254a:	2b0a      	cmp	r3, #10
 801254c:	d02f      	beq.n	80125ae <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8012552:	2b01      	cmp	r3, #1
 8012554:	d02b      	beq.n	80125ae <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801255a:	2b00      	cmp	r3, #0
 801255c:	d007      	beq.n	801256e <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012562:	4618      	mov	r0, r3
 8012564:	f7fe fb78 	bl	8010c58 <pbuf_free>
      pcb->refused_data = NULL;
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	2200      	movs	r2, #0
 801256c:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801256e:	687b      	ldr	r3, [r7, #4]
 8012570:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012572:	2b00      	cmp	r3, #0
 8012574:	d002      	beq.n	801257c <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8012576:	6878      	ldr	r0, [r7, #4]
 8012578:	f000 f986 	bl	8012888 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012582:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012588:	4618      	mov	r0, r3
 801258a:	f7ff fdc7 	bl	801211c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012592:	4618      	mov	r0, r3
 8012594:	f7ff fdc2 	bl	801211c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	2200      	movs	r2, #0
 801259c:	66da      	str	r2, [r3, #108]	; 0x6c
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80125a6:	687b      	ldr	r3, [r7, #4]
 80125a8:	2200      	movs	r2, #0
 80125aa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 80125ae:	3708      	adds	r7, #8
 80125b0:	46bd      	mov	sp, r7
 80125b2:	bd80      	pop	{r7, pc}
 80125b4:	0801cea4 	.word	0x0801cea4
 80125b8:	0801d4f0 	.word	0x0801d4f0
 80125bc:	0801cee8 	.word	0x0801cee8

080125c0 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 80125c0:	b580      	push	{r7, lr}
 80125c2:	b084      	sub	sp, #16
 80125c4:	af00      	add	r7, sp, #0
 80125c6:	6078      	str	r0, [r7, #4]
 80125c8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 80125ca:	683b      	ldr	r3, [r7, #0]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d106      	bne.n	80125de <tcp_pcb_remove+0x1e>
 80125d0:	4b3e      	ldr	r3, [pc, #248]	; (80126cc <tcp_pcb_remove+0x10c>)
 80125d2:	f640 0283 	movw	r2, #2179	; 0x883
 80125d6:	493e      	ldr	r1, [pc, #248]	; (80126d0 <tcp_pcb_remove+0x110>)
 80125d8:	483e      	ldr	r0, [pc, #248]	; (80126d4 <tcp_pcb_remove+0x114>)
 80125da:	f007 fa15 	bl	8019a08 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	2b00      	cmp	r3, #0
 80125e2:	d106      	bne.n	80125f2 <tcp_pcb_remove+0x32>
 80125e4:	4b39      	ldr	r3, [pc, #228]	; (80126cc <tcp_pcb_remove+0x10c>)
 80125e6:	f640 0284 	movw	r2, #2180	; 0x884
 80125ea:	493b      	ldr	r1, [pc, #236]	; (80126d8 <tcp_pcb_remove+0x118>)
 80125ec:	4839      	ldr	r0, [pc, #228]	; (80126d4 <tcp_pcb_remove+0x114>)
 80125ee:	f007 fa0b 	bl	8019a08 <iprintf>

  TCP_RMV(pcblist, pcb);
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	681b      	ldr	r3, [r3, #0]
 80125f6:	683a      	ldr	r2, [r7, #0]
 80125f8:	429a      	cmp	r2, r3
 80125fa:	d105      	bne.n	8012608 <tcp_pcb_remove+0x48>
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	68da      	ldr	r2, [r3, #12]
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	601a      	str	r2, [r3, #0]
 8012606:	e013      	b.n	8012630 <tcp_pcb_remove+0x70>
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	60fb      	str	r3, [r7, #12]
 801260e:	e00c      	b.n	801262a <tcp_pcb_remove+0x6a>
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	68db      	ldr	r3, [r3, #12]
 8012614:	683a      	ldr	r2, [r7, #0]
 8012616:	429a      	cmp	r2, r3
 8012618:	d104      	bne.n	8012624 <tcp_pcb_remove+0x64>
 801261a:	683b      	ldr	r3, [r7, #0]
 801261c:	68da      	ldr	r2, [r3, #12]
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	60da      	str	r2, [r3, #12]
 8012622:	e005      	b.n	8012630 <tcp_pcb_remove+0x70>
 8012624:	68fb      	ldr	r3, [r7, #12]
 8012626:	68db      	ldr	r3, [r3, #12]
 8012628:	60fb      	str	r3, [r7, #12]
 801262a:	68fb      	ldr	r3, [r7, #12]
 801262c:	2b00      	cmp	r3, #0
 801262e:	d1ef      	bne.n	8012610 <tcp_pcb_remove+0x50>
 8012630:	683b      	ldr	r3, [r7, #0]
 8012632:	2200      	movs	r2, #0
 8012634:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8012636:	6838      	ldr	r0, [r7, #0]
 8012638:	f7ff ff72 	bl	8012520 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 801263c:	683b      	ldr	r3, [r7, #0]
 801263e:	7d1b      	ldrb	r3, [r3, #20]
 8012640:	2b0a      	cmp	r3, #10
 8012642:	d013      	beq.n	801266c <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8012644:	683b      	ldr	r3, [r7, #0]
 8012646:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8012648:	2b01      	cmp	r3, #1
 801264a:	d00f      	beq.n	801266c <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 801264c:	683b      	ldr	r3, [r7, #0]
 801264e:	8b5b      	ldrh	r3, [r3, #26]
 8012650:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8012654:	2b00      	cmp	r3, #0
 8012656:	d009      	beq.n	801266c <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8012658:	683b      	ldr	r3, [r7, #0]
 801265a:	8b5b      	ldrh	r3, [r3, #26]
 801265c:	f043 0302 	orr.w	r3, r3, #2
 8012660:	b29a      	uxth	r2, r3
 8012662:	683b      	ldr	r3, [r7, #0]
 8012664:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012666:	6838      	ldr	r0, [r7, #0]
 8012668:	f002 ff6e 	bl	8015548 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 801266c:	683b      	ldr	r3, [r7, #0]
 801266e:	7d1b      	ldrb	r3, [r3, #20]
 8012670:	2b01      	cmp	r3, #1
 8012672:	d020      	beq.n	80126b6 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8012674:	683b      	ldr	r3, [r7, #0]
 8012676:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012678:	2b00      	cmp	r3, #0
 801267a:	d006      	beq.n	801268a <tcp_pcb_remove+0xca>
 801267c:	4b13      	ldr	r3, [pc, #76]	; (80126cc <tcp_pcb_remove+0x10c>)
 801267e:	f640 0293 	movw	r2, #2195	; 0x893
 8012682:	4916      	ldr	r1, [pc, #88]	; (80126dc <tcp_pcb_remove+0x11c>)
 8012684:	4813      	ldr	r0, [pc, #76]	; (80126d4 <tcp_pcb_remove+0x114>)
 8012686:	f007 f9bf 	bl	8019a08 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 801268a:	683b      	ldr	r3, [r7, #0]
 801268c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801268e:	2b00      	cmp	r3, #0
 8012690:	d006      	beq.n	80126a0 <tcp_pcb_remove+0xe0>
 8012692:	4b0e      	ldr	r3, [pc, #56]	; (80126cc <tcp_pcb_remove+0x10c>)
 8012694:	f640 0294 	movw	r2, #2196	; 0x894
 8012698:	4911      	ldr	r1, [pc, #68]	; (80126e0 <tcp_pcb_remove+0x120>)
 801269a:	480e      	ldr	r0, [pc, #56]	; (80126d4 <tcp_pcb_remove+0x114>)
 801269c:	f007 f9b4 	bl	8019a08 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80126a0:	683b      	ldr	r3, [r7, #0]
 80126a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d006      	beq.n	80126b6 <tcp_pcb_remove+0xf6>
 80126a8:	4b08      	ldr	r3, [pc, #32]	; (80126cc <tcp_pcb_remove+0x10c>)
 80126aa:	f640 0296 	movw	r2, #2198	; 0x896
 80126ae:	490d      	ldr	r1, [pc, #52]	; (80126e4 <tcp_pcb_remove+0x124>)
 80126b0:	4808      	ldr	r0, [pc, #32]	; (80126d4 <tcp_pcb_remove+0x114>)
 80126b2:	f007 f9a9 	bl	8019a08 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80126b6:	683b      	ldr	r3, [r7, #0]
 80126b8:	2200      	movs	r2, #0
 80126ba:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80126bc:	683b      	ldr	r3, [r7, #0]
 80126be:	2200      	movs	r2, #0
 80126c0:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80126c2:	bf00      	nop
 80126c4:	3710      	adds	r7, #16
 80126c6:	46bd      	mov	sp, r7
 80126c8:	bd80      	pop	{r7, pc}
 80126ca:	bf00      	nop
 80126cc:	0801cea4 	.word	0x0801cea4
 80126d0:	0801d50c 	.word	0x0801d50c
 80126d4:	0801cee8 	.word	0x0801cee8
 80126d8:	0801d528 	.word	0x0801d528
 80126dc:	0801d548 	.word	0x0801d548
 80126e0:	0801d560 	.word	0x0801d560
 80126e4:	0801d57c 	.word	0x0801d57c

080126e8 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 80126e8:	b580      	push	{r7, lr}
 80126ea:	b082      	sub	sp, #8
 80126ec:	af00      	add	r7, sp, #0
 80126ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d106      	bne.n	8012704 <tcp_next_iss+0x1c>
 80126f6:	4b0a      	ldr	r3, [pc, #40]	; (8012720 <tcp_next_iss+0x38>)
 80126f8:	f640 02af 	movw	r2, #2223	; 0x8af
 80126fc:	4909      	ldr	r1, [pc, #36]	; (8012724 <tcp_next_iss+0x3c>)
 80126fe:	480a      	ldr	r0, [pc, #40]	; (8012728 <tcp_next_iss+0x40>)
 8012700:	f007 f982 	bl	8019a08 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8012704:	4b09      	ldr	r3, [pc, #36]	; (801272c <tcp_next_iss+0x44>)
 8012706:	681a      	ldr	r2, [r3, #0]
 8012708:	4b09      	ldr	r3, [pc, #36]	; (8012730 <tcp_next_iss+0x48>)
 801270a:	681b      	ldr	r3, [r3, #0]
 801270c:	4413      	add	r3, r2
 801270e:	4a07      	ldr	r2, [pc, #28]	; (801272c <tcp_next_iss+0x44>)
 8012710:	6013      	str	r3, [r2, #0]
  return iss;
 8012712:	4b06      	ldr	r3, [pc, #24]	; (801272c <tcp_next_iss+0x44>)
 8012714:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8012716:	4618      	mov	r0, r3
 8012718:	3708      	adds	r7, #8
 801271a:	46bd      	mov	sp, r7
 801271c:	bd80      	pop	{r7, pc}
 801271e:	bf00      	nop
 8012720:	0801cea4 	.word	0x0801cea4
 8012724:	0801d594 	.word	0x0801d594
 8012728:	0801cee8 	.word	0x0801cee8
 801272c:	2000005c 	.word	0x2000005c
 8012730:	200070ac 	.word	0x200070ac

08012734 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8012734:	b580      	push	{r7, lr}
 8012736:	b086      	sub	sp, #24
 8012738:	af00      	add	r7, sp, #0
 801273a:	4603      	mov	r3, r0
 801273c:	60b9      	str	r1, [r7, #8]
 801273e:	607a      	str	r2, [r7, #4]
 8012740:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	2b00      	cmp	r3, #0
 8012746:	d106      	bne.n	8012756 <tcp_eff_send_mss_netif+0x22>
 8012748:	4b14      	ldr	r3, [pc, #80]	; (801279c <tcp_eff_send_mss_netif+0x68>)
 801274a:	f640 02c5 	movw	r2, #2245	; 0x8c5
 801274e:	4914      	ldr	r1, [pc, #80]	; (80127a0 <tcp_eff_send_mss_netif+0x6c>)
 8012750:	4814      	ldr	r0, [pc, #80]	; (80127a4 <tcp_eff_send_mss_netif+0x70>)
 8012752:	f007 f959 	bl	8019a08 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8012756:	68bb      	ldr	r3, [r7, #8]
 8012758:	2b00      	cmp	r3, #0
 801275a:	d101      	bne.n	8012760 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 801275c:	89fb      	ldrh	r3, [r7, #14]
 801275e:	e019      	b.n	8012794 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8012760:	68bb      	ldr	r3, [r7, #8]
 8012762:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012764:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8012766:	8afb      	ldrh	r3, [r7, #22]
 8012768:	2b00      	cmp	r3, #0
 801276a:	d012      	beq.n	8012792 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 801276c:	2328      	movs	r3, #40	; 0x28
 801276e:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8012770:	8afa      	ldrh	r2, [r7, #22]
 8012772:	8abb      	ldrh	r3, [r7, #20]
 8012774:	429a      	cmp	r2, r3
 8012776:	d904      	bls.n	8012782 <tcp_eff_send_mss_netif+0x4e>
 8012778:	8afa      	ldrh	r2, [r7, #22]
 801277a:	8abb      	ldrh	r3, [r7, #20]
 801277c:	1ad3      	subs	r3, r2, r3
 801277e:	b29b      	uxth	r3, r3
 8012780:	e000      	b.n	8012784 <tcp_eff_send_mss_netif+0x50>
 8012782:	2300      	movs	r3, #0
 8012784:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8012786:	8a7a      	ldrh	r2, [r7, #18]
 8012788:	89fb      	ldrh	r3, [r7, #14]
 801278a:	4293      	cmp	r3, r2
 801278c:	bf28      	it	cs
 801278e:	4613      	movcs	r3, r2
 8012790:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8012792:	89fb      	ldrh	r3, [r7, #14]
}
 8012794:	4618      	mov	r0, r3
 8012796:	3718      	adds	r7, #24
 8012798:	46bd      	mov	sp, r7
 801279a:	bd80      	pop	{r7, pc}
 801279c:	0801cea4 	.word	0x0801cea4
 80127a0:	0801d5b0 	.word	0x0801d5b0
 80127a4:	0801cee8 	.word	0x0801cee8

080127a8 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 80127a8:	b580      	push	{r7, lr}
 80127aa:	b084      	sub	sp, #16
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	6078      	str	r0, [r7, #4]
 80127b0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 80127b2:	683b      	ldr	r3, [r7, #0]
 80127b4:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 80127b6:	687b      	ldr	r3, [r7, #4]
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d119      	bne.n	80127f0 <tcp_netif_ip_addr_changed_pcblist+0x48>
 80127bc:	4b10      	ldr	r3, [pc, #64]	; (8012800 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 80127be:	f44f 6210 	mov.w	r2, #2304	; 0x900
 80127c2:	4910      	ldr	r1, [pc, #64]	; (8012804 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 80127c4:	4810      	ldr	r0, [pc, #64]	; (8012808 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 80127c6:	f007 f91f 	bl	8019a08 <iprintf>

  while (pcb != NULL) {
 80127ca:	e011      	b.n	80127f0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 80127cc:	68fb      	ldr	r3, [r7, #12]
 80127ce:	681a      	ldr	r2, [r3, #0]
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	681b      	ldr	r3, [r3, #0]
 80127d4:	429a      	cmp	r2, r3
 80127d6:	d108      	bne.n	80127ea <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 80127d8:	68fb      	ldr	r3, [r7, #12]
 80127da:	68db      	ldr	r3, [r3, #12]
 80127dc:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 80127de:	68f8      	ldr	r0, [r7, #12]
 80127e0:	f7fe ffc2 	bl	8011768 <tcp_abort>
      pcb = next;
 80127e4:	68bb      	ldr	r3, [r7, #8]
 80127e6:	60fb      	str	r3, [r7, #12]
 80127e8:	e002      	b.n	80127f0 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 80127ea:	68fb      	ldr	r3, [r7, #12]
 80127ec:	68db      	ldr	r3, [r3, #12]
 80127ee:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 80127f0:	68fb      	ldr	r3, [r7, #12]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d1ea      	bne.n	80127cc <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 80127f6:	bf00      	nop
 80127f8:	bf00      	nop
 80127fa:	3710      	adds	r7, #16
 80127fc:	46bd      	mov	sp, r7
 80127fe:	bd80      	pop	{r7, pc}
 8012800:	0801cea4 	.word	0x0801cea4
 8012804:	0801d5d8 	.word	0x0801d5d8
 8012808:	0801cee8 	.word	0x0801cee8

0801280c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801280c:	b580      	push	{r7, lr}
 801280e:	b084      	sub	sp, #16
 8012810:	af00      	add	r7, sp, #0
 8012812:	6078      	str	r0, [r7, #4]
 8012814:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	2b00      	cmp	r3, #0
 801281a:	d02a      	beq.n	8012872 <tcp_netif_ip_addr_changed+0x66>
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	2b00      	cmp	r3, #0
 8012822:	d026      	beq.n	8012872 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8012824:	4b15      	ldr	r3, [pc, #84]	; (801287c <tcp_netif_ip_addr_changed+0x70>)
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	4619      	mov	r1, r3
 801282a:	6878      	ldr	r0, [r7, #4]
 801282c:	f7ff ffbc 	bl	80127a8 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8012830:	4b13      	ldr	r3, [pc, #76]	; (8012880 <tcp_netif_ip_addr_changed+0x74>)
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	4619      	mov	r1, r3
 8012836:	6878      	ldr	r0, [r7, #4]
 8012838:	f7ff ffb6 	bl	80127a8 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 801283c:	683b      	ldr	r3, [r7, #0]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d017      	beq.n	8012872 <tcp_netif_ip_addr_changed+0x66>
 8012842:	683b      	ldr	r3, [r7, #0]
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	2b00      	cmp	r3, #0
 8012848:	d013      	beq.n	8012872 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801284a:	4b0e      	ldr	r3, [pc, #56]	; (8012884 <tcp_netif_ip_addr_changed+0x78>)
 801284c:	681b      	ldr	r3, [r3, #0]
 801284e:	60fb      	str	r3, [r7, #12]
 8012850:	e00c      	b.n	801286c <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8012852:	68fb      	ldr	r3, [r7, #12]
 8012854:	681a      	ldr	r2, [r3, #0]
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	429a      	cmp	r2, r3
 801285c:	d103      	bne.n	8012866 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 801285e:	683b      	ldr	r3, [r7, #0]
 8012860:	681a      	ldr	r2, [r3, #0]
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	68db      	ldr	r3, [r3, #12]
 801286a:	60fb      	str	r3, [r7, #12]
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	2b00      	cmp	r3, #0
 8012870:	d1ef      	bne.n	8012852 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8012872:	bf00      	nop
 8012874:	3710      	adds	r7, #16
 8012876:	46bd      	mov	sp, r7
 8012878:	bd80      	pop	{r7, pc}
 801287a:	bf00      	nop
 801287c:	200070b8 	.word	0x200070b8
 8012880:	200070b0 	.word	0x200070b0
 8012884:	200070b4 	.word	0x200070b4

08012888 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8012888:	b580      	push	{r7, lr}
 801288a:	b082      	sub	sp, #8
 801288c:	af00      	add	r7, sp, #0
 801288e:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012894:	2b00      	cmp	r3, #0
 8012896:	d007      	beq.n	80128a8 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8012898:	687b      	ldr	r3, [r7, #4]
 801289a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801289c:	4618      	mov	r0, r3
 801289e:	f7ff fc3d 	bl	801211c <tcp_segs_free>
    pcb->ooseq = NULL;
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	2200      	movs	r2, #0
 80128a6:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 80128a8:	bf00      	nop
 80128aa:	3708      	adds	r7, #8
 80128ac:	46bd      	mov	sp, r7
 80128ae:	bd80      	pop	{r7, pc}

080128b0 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 80128b0:	b590      	push	{r4, r7, lr}
 80128b2:	b08d      	sub	sp, #52	; 0x34
 80128b4:	af04      	add	r7, sp, #16
 80128b6:	6078      	str	r0, [r7, #4]
 80128b8:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d105      	bne.n	80128cc <tcp_input+0x1c>
 80128c0:	4b9b      	ldr	r3, [pc, #620]	; (8012b30 <tcp_input+0x280>)
 80128c2:	2283      	movs	r2, #131	; 0x83
 80128c4:	499b      	ldr	r1, [pc, #620]	; (8012b34 <tcp_input+0x284>)
 80128c6:	489c      	ldr	r0, [pc, #624]	; (8012b38 <tcp_input+0x288>)
 80128c8:	f007 f89e 	bl	8019a08 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	685b      	ldr	r3, [r3, #4]
 80128d0:	4a9a      	ldr	r2, [pc, #616]	; (8012b3c <tcp_input+0x28c>)
 80128d2:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	895b      	ldrh	r3, [r3, #10]
 80128d8:	2b13      	cmp	r3, #19
 80128da:	f240 83d1 	bls.w	8013080 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80128de:	4b98      	ldr	r3, [pc, #608]	; (8012b40 <tcp_input+0x290>)
 80128e0:	695b      	ldr	r3, [r3, #20]
 80128e2:	4a97      	ldr	r2, [pc, #604]	; (8012b40 <tcp_input+0x290>)
 80128e4:	6812      	ldr	r2, [r2, #0]
 80128e6:	4611      	mov	r1, r2
 80128e8:	4618      	mov	r0, r3
 80128ea:	f005 fbfb 	bl	80180e4 <ip4_addr_isbroadcast_u32>
 80128ee:	4603      	mov	r3, r0
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	f040 83c7 	bne.w	8013084 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 80128f6:	4b92      	ldr	r3, [pc, #584]	; (8012b40 <tcp_input+0x290>)
 80128f8:	695b      	ldr	r3, [r3, #20]
 80128fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 80128fe:	2be0      	cmp	r3, #224	; 0xe0
 8012900:	f000 83c0 	beq.w	8013084 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8012904:	4b8d      	ldr	r3, [pc, #564]	; (8012b3c <tcp_input+0x28c>)
 8012906:	681b      	ldr	r3, [r3, #0]
 8012908:	899b      	ldrh	r3, [r3, #12]
 801290a:	b29b      	uxth	r3, r3
 801290c:	4618      	mov	r0, r3
 801290e:	f7fc fdbf 	bl	800f490 <lwip_htons>
 8012912:	4603      	mov	r3, r0
 8012914:	0b1b      	lsrs	r3, r3, #12
 8012916:	b29b      	uxth	r3, r3
 8012918:	b2db      	uxtb	r3, r3
 801291a:	009b      	lsls	r3, r3, #2
 801291c:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801291e:	7cbb      	ldrb	r3, [r7, #18]
 8012920:	2b13      	cmp	r3, #19
 8012922:	f240 83b1 	bls.w	8013088 <tcp_input+0x7d8>
 8012926:	7cbb      	ldrb	r3, [r7, #18]
 8012928:	b29a      	uxth	r2, r3
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	891b      	ldrh	r3, [r3, #8]
 801292e:	429a      	cmp	r2, r3
 8012930:	f200 83aa 	bhi.w	8013088 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8012934:	7cbb      	ldrb	r3, [r7, #18]
 8012936:	b29b      	uxth	r3, r3
 8012938:	3b14      	subs	r3, #20
 801293a:	b29a      	uxth	r2, r3
 801293c:	4b81      	ldr	r3, [pc, #516]	; (8012b44 <tcp_input+0x294>)
 801293e:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8012940:	4b81      	ldr	r3, [pc, #516]	; (8012b48 <tcp_input+0x298>)
 8012942:	2200      	movs	r2, #0
 8012944:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8012946:	687b      	ldr	r3, [r7, #4]
 8012948:	895a      	ldrh	r2, [r3, #10]
 801294a:	7cbb      	ldrb	r3, [r7, #18]
 801294c:	b29b      	uxth	r3, r3
 801294e:	429a      	cmp	r2, r3
 8012950:	d309      	bcc.n	8012966 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8012952:	4b7c      	ldr	r3, [pc, #496]	; (8012b44 <tcp_input+0x294>)
 8012954:	881a      	ldrh	r2, [r3, #0]
 8012956:	4b7d      	ldr	r3, [pc, #500]	; (8012b4c <tcp_input+0x29c>)
 8012958:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 801295a:	7cbb      	ldrb	r3, [r7, #18]
 801295c:	4619      	mov	r1, r3
 801295e:	6878      	ldr	r0, [r7, #4]
 8012960:	f7fe f8f4 	bl	8010b4c <pbuf_remove_header>
 8012964:	e04e      	b.n	8012a04 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8012966:	687b      	ldr	r3, [r7, #4]
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d105      	bne.n	801297a <tcp_input+0xca>
 801296e:	4b70      	ldr	r3, [pc, #448]	; (8012b30 <tcp_input+0x280>)
 8012970:	22c2      	movs	r2, #194	; 0xc2
 8012972:	4977      	ldr	r1, [pc, #476]	; (8012b50 <tcp_input+0x2a0>)
 8012974:	4870      	ldr	r0, [pc, #448]	; (8012b38 <tcp_input+0x288>)
 8012976:	f007 f847 	bl	8019a08 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 801297a:	2114      	movs	r1, #20
 801297c:	6878      	ldr	r0, [r7, #4]
 801297e:	f7fe f8e5 	bl	8010b4c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	895a      	ldrh	r2, [r3, #10]
 8012986:	4b71      	ldr	r3, [pc, #452]	; (8012b4c <tcp_input+0x29c>)
 8012988:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 801298a:	4b6e      	ldr	r3, [pc, #440]	; (8012b44 <tcp_input+0x294>)
 801298c:	881a      	ldrh	r2, [r3, #0]
 801298e:	4b6f      	ldr	r3, [pc, #444]	; (8012b4c <tcp_input+0x29c>)
 8012990:	881b      	ldrh	r3, [r3, #0]
 8012992:	1ad3      	subs	r3, r2, r3
 8012994:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8012996:	4b6d      	ldr	r3, [pc, #436]	; (8012b4c <tcp_input+0x29c>)
 8012998:	881b      	ldrh	r3, [r3, #0]
 801299a:	4619      	mov	r1, r3
 801299c:	6878      	ldr	r0, [r7, #4]
 801299e:	f7fe f8d5 	bl	8010b4c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	681b      	ldr	r3, [r3, #0]
 80129a6:	895b      	ldrh	r3, [r3, #10]
 80129a8:	8a3a      	ldrh	r2, [r7, #16]
 80129aa:	429a      	cmp	r2, r3
 80129ac:	f200 836e 	bhi.w	801308c <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	685b      	ldr	r3, [r3, #4]
 80129b6:	4a64      	ldr	r2, [pc, #400]	; (8012b48 <tcp_input+0x298>)
 80129b8:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	8a3a      	ldrh	r2, [r7, #16]
 80129c0:	4611      	mov	r1, r2
 80129c2:	4618      	mov	r0, r3
 80129c4:	f7fe f8c2 	bl	8010b4c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	891a      	ldrh	r2, [r3, #8]
 80129cc:	8a3b      	ldrh	r3, [r7, #16]
 80129ce:	1ad3      	subs	r3, r2, r3
 80129d0:	b29a      	uxth	r2, r3
 80129d2:	687b      	ldr	r3, [r7, #4]
 80129d4:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	895b      	ldrh	r3, [r3, #10]
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d005      	beq.n	80129ea <tcp_input+0x13a>
 80129de:	4b54      	ldr	r3, [pc, #336]	; (8012b30 <tcp_input+0x280>)
 80129e0:	22df      	movs	r2, #223	; 0xdf
 80129e2:	495c      	ldr	r1, [pc, #368]	; (8012b54 <tcp_input+0x2a4>)
 80129e4:	4854      	ldr	r0, [pc, #336]	; (8012b38 <tcp_input+0x288>)
 80129e6:	f007 f80f 	bl	8019a08 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	891a      	ldrh	r2, [r3, #8]
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	891b      	ldrh	r3, [r3, #8]
 80129f4:	429a      	cmp	r2, r3
 80129f6:	d005      	beq.n	8012a04 <tcp_input+0x154>
 80129f8:	4b4d      	ldr	r3, [pc, #308]	; (8012b30 <tcp_input+0x280>)
 80129fa:	22e0      	movs	r2, #224	; 0xe0
 80129fc:	4956      	ldr	r1, [pc, #344]	; (8012b58 <tcp_input+0x2a8>)
 80129fe:	484e      	ldr	r0, [pc, #312]	; (8012b38 <tcp_input+0x288>)
 8012a00:	f007 f802 	bl	8019a08 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8012a04:	4b4d      	ldr	r3, [pc, #308]	; (8012b3c <tcp_input+0x28c>)
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	881b      	ldrh	r3, [r3, #0]
 8012a0a:	b29b      	uxth	r3, r3
 8012a0c:	4a4b      	ldr	r2, [pc, #300]	; (8012b3c <tcp_input+0x28c>)
 8012a0e:	6814      	ldr	r4, [r2, #0]
 8012a10:	4618      	mov	r0, r3
 8012a12:	f7fc fd3d 	bl	800f490 <lwip_htons>
 8012a16:	4603      	mov	r3, r0
 8012a18:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8012a1a:	4b48      	ldr	r3, [pc, #288]	; (8012b3c <tcp_input+0x28c>)
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	885b      	ldrh	r3, [r3, #2]
 8012a20:	b29b      	uxth	r3, r3
 8012a22:	4a46      	ldr	r2, [pc, #280]	; (8012b3c <tcp_input+0x28c>)
 8012a24:	6814      	ldr	r4, [r2, #0]
 8012a26:	4618      	mov	r0, r3
 8012a28:	f7fc fd32 	bl	800f490 <lwip_htons>
 8012a2c:	4603      	mov	r3, r0
 8012a2e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8012a30:	4b42      	ldr	r3, [pc, #264]	; (8012b3c <tcp_input+0x28c>)
 8012a32:	681b      	ldr	r3, [r3, #0]
 8012a34:	685b      	ldr	r3, [r3, #4]
 8012a36:	4a41      	ldr	r2, [pc, #260]	; (8012b3c <tcp_input+0x28c>)
 8012a38:	6814      	ldr	r4, [r2, #0]
 8012a3a:	4618      	mov	r0, r3
 8012a3c:	f7fc fd3d 	bl	800f4ba <lwip_htonl>
 8012a40:	4603      	mov	r3, r0
 8012a42:	6063      	str	r3, [r4, #4]
 8012a44:	6863      	ldr	r3, [r4, #4]
 8012a46:	4a45      	ldr	r2, [pc, #276]	; (8012b5c <tcp_input+0x2ac>)
 8012a48:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8012a4a:	4b3c      	ldr	r3, [pc, #240]	; (8012b3c <tcp_input+0x28c>)
 8012a4c:	681b      	ldr	r3, [r3, #0]
 8012a4e:	689b      	ldr	r3, [r3, #8]
 8012a50:	4a3a      	ldr	r2, [pc, #232]	; (8012b3c <tcp_input+0x28c>)
 8012a52:	6814      	ldr	r4, [r2, #0]
 8012a54:	4618      	mov	r0, r3
 8012a56:	f7fc fd30 	bl	800f4ba <lwip_htonl>
 8012a5a:	4603      	mov	r3, r0
 8012a5c:	60a3      	str	r3, [r4, #8]
 8012a5e:	68a3      	ldr	r3, [r4, #8]
 8012a60:	4a3f      	ldr	r2, [pc, #252]	; (8012b60 <tcp_input+0x2b0>)
 8012a62:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8012a64:	4b35      	ldr	r3, [pc, #212]	; (8012b3c <tcp_input+0x28c>)
 8012a66:	681b      	ldr	r3, [r3, #0]
 8012a68:	89db      	ldrh	r3, [r3, #14]
 8012a6a:	b29b      	uxth	r3, r3
 8012a6c:	4a33      	ldr	r2, [pc, #204]	; (8012b3c <tcp_input+0x28c>)
 8012a6e:	6814      	ldr	r4, [r2, #0]
 8012a70:	4618      	mov	r0, r3
 8012a72:	f7fc fd0d 	bl	800f490 <lwip_htons>
 8012a76:	4603      	mov	r3, r0
 8012a78:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8012a7a:	4b30      	ldr	r3, [pc, #192]	; (8012b3c <tcp_input+0x28c>)
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	899b      	ldrh	r3, [r3, #12]
 8012a80:	b29b      	uxth	r3, r3
 8012a82:	4618      	mov	r0, r3
 8012a84:	f7fc fd04 	bl	800f490 <lwip_htons>
 8012a88:	4603      	mov	r3, r0
 8012a8a:	b2db      	uxtb	r3, r3
 8012a8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012a90:	b2da      	uxtb	r2, r3
 8012a92:	4b34      	ldr	r3, [pc, #208]	; (8012b64 <tcp_input+0x2b4>)
 8012a94:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	891a      	ldrh	r2, [r3, #8]
 8012a9a:	4b33      	ldr	r3, [pc, #204]	; (8012b68 <tcp_input+0x2b8>)
 8012a9c:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8012a9e:	4b31      	ldr	r3, [pc, #196]	; (8012b64 <tcp_input+0x2b4>)
 8012aa0:	781b      	ldrb	r3, [r3, #0]
 8012aa2:	f003 0303 	and.w	r3, r3, #3
 8012aa6:	2b00      	cmp	r3, #0
 8012aa8:	d00c      	beq.n	8012ac4 <tcp_input+0x214>
    tcplen++;
 8012aaa:	4b2f      	ldr	r3, [pc, #188]	; (8012b68 <tcp_input+0x2b8>)
 8012aac:	881b      	ldrh	r3, [r3, #0]
 8012aae:	3301      	adds	r3, #1
 8012ab0:	b29a      	uxth	r2, r3
 8012ab2:	4b2d      	ldr	r3, [pc, #180]	; (8012b68 <tcp_input+0x2b8>)
 8012ab4:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	891a      	ldrh	r2, [r3, #8]
 8012aba:	4b2b      	ldr	r3, [pc, #172]	; (8012b68 <tcp_input+0x2b8>)
 8012abc:	881b      	ldrh	r3, [r3, #0]
 8012abe:	429a      	cmp	r2, r3
 8012ac0:	f200 82e6 	bhi.w	8013090 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8012ac4:	2300      	movs	r3, #0
 8012ac6:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012ac8:	4b28      	ldr	r3, [pc, #160]	; (8012b6c <tcp_input+0x2bc>)
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	61fb      	str	r3, [r7, #28]
 8012ace:	e09d      	b.n	8012c0c <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8012ad0:	69fb      	ldr	r3, [r7, #28]
 8012ad2:	7d1b      	ldrb	r3, [r3, #20]
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d105      	bne.n	8012ae4 <tcp_input+0x234>
 8012ad8:	4b15      	ldr	r3, [pc, #84]	; (8012b30 <tcp_input+0x280>)
 8012ada:	22fb      	movs	r2, #251	; 0xfb
 8012adc:	4924      	ldr	r1, [pc, #144]	; (8012b70 <tcp_input+0x2c0>)
 8012ade:	4816      	ldr	r0, [pc, #88]	; (8012b38 <tcp_input+0x288>)
 8012ae0:	f006 ff92 	bl	8019a08 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8012ae4:	69fb      	ldr	r3, [r7, #28]
 8012ae6:	7d1b      	ldrb	r3, [r3, #20]
 8012ae8:	2b0a      	cmp	r3, #10
 8012aea:	d105      	bne.n	8012af8 <tcp_input+0x248>
 8012aec:	4b10      	ldr	r3, [pc, #64]	; (8012b30 <tcp_input+0x280>)
 8012aee:	22fc      	movs	r2, #252	; 0xfc
 8012af0:	4920      	ldr	r1, [pc, #128]	; (8012b74 <tcp_input+0x2c4>)
 8012af2:	4811      	ldr	r0, [pc, #68]	; (8012b38 <tcp_input+0x288>)
 8012af4:	f006 ff88 	bl	8019a08 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8012af8:	69fb      	ldr	r3, [r7, #28]
 8012afa:	7d1b      	ldrb	r3, [r3, #20]
 8012afc:	2b01      	cmp	r3, #1
 8012afe:	d105      	bne.n	8012b0c <tcp_input+0x25c>
 8012b00:	4b0b      	ldr	r3, [pc, #44]	; (8012b30 <tcp_input+0x280>)
 8012b02:	22fd      	movs	r2, #253	; 0xfd
 8012b04:	491c      	ldr	r1, [pc, #112]	; (8012b78 <tcp_input+0x2c8>)
 8012b06:	480c      	ldr	r0, [pc, #48]	; (8012b38 <tcp_input+0x288>)
 8012b08:	f006 ff7e 	bl	8019a08 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012b0c:	69fb      	ldr	r3, [r7, #28]
 8012b0e:	7a1b      	ldrb	r3, [r3, #8]
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	d033      	beq.n	8012b7c <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012b14:	69fb      	ldr	r3, [r7, #28]
 8012b16:	7a1a      	ldrb	r2, [r3, #8]
 8012b18:	4b09      	ldr	r3, [pc, #36]	; (8012b40 <tcp_input+0x290>)
 8012b1a:	685b      	ldr	r3, [r3, #4]
 8012b1c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012b20:	3301      	adds	r3, #1
 8012b22:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012b24:	429a      	cmp	r2, r3
 8012b26:	d029      	beq.n	8012b7c <tcp_input+0x2cc>
      prev = pcb;
 8012b28:	69fb      	ldr	r3, [r7, #28]
 8012b2a:	61bb      	str	r3, [r7, #24]
      continue;
 8012b2c:	e06b      	b.n	8012c06 <tcp_input+0x356>
 8012b2e:	bf00      	nop
 8012b30:	0801d60c 	.word	0x0801d60c
 8012b34:	0801d640 	.word	0x0801d640
 8012b38:	0801d658 	.word	0x0801d658
 8012b3c:	200070d4 	.word	0x200070d4
 8012b40:	200007d0 	.word	0x200007d0
 8012b44:	200070d8 	.word	0x200070d8
 8012b48:	200070dc 	.word	0x200070dc
 8012b4c:	200070da 	.word	0x200070da
 8012b50:	0801d680 	.word	0x0801d680
 8012b54:	0801d690 	.word	0x0801d690
 8012b58:	0801d69c 	.word	0x0801d69c
 8012b5c:	200070e4 	.word	0x200070e4
 8012b60:	200070e8 	.word	0x200070e8
 8012b64:	200070f0 	.word	0x200070f0
 8012b68:	200070ee 	.word	0x200070ee
 8012b6c:	200070b8 	.word	0x200070b8
 8012b70:	0801d6bc 	.word	0x0801d6bc
 8012b74:	0801d6e4 	.word	0x0801d6e4
 8012b78:	0801d710 	.word	0x0801d710
    }

    if (pcb->remote_port == tcphdr->src &&
 8012b7c:	69fb      	ldr	r3, [r7, #28]
 8012b7e:	8b1a      	ldrh	r2, [r3, #24]
 8012b80:	4b72      	ldr	r3, [pc, #456]	; (8012d4c <tcp_input+0x49c>)
 8012b82:	681b      	ldr	r3, [r3, #0]
 8012b84:	881b      	ldrh	r3, [r3, #0]
 8012b86:	b29b      	uxth	r3, r3
 8012b88:	429a      	cmp	r2, r3
 8012b8a:	d13a      	bne.n	8012c02 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8012b8c:	69fb      	ldr	r3, [r7, #28]
 8012b8e:	8ada      	ldrh	r2, [r3, #22]
 8012b90:	4b6e      	ldr	r3, [pc, #440]	; (8012d4c <tcp_input+0x49c>)
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	885b      	ldrh	r3, [r3, #2]
 8012b96:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8012b98:	429a      	cmp	r2, r3
 8012b9a:	d132      	bne.n	8012c02 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012b9c:	69fb      	ldr	r3, [r7, #28]
 8012b9e:	685a      	ldr	r2, [r3, #4]
 8012ba0:	4b6b      	ldr	r3, [pc, #428]	; (8012d50 <tcp_input+0x4a0>)
 8012ba2:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8012ba4:	429a      	cmp	r2, r3
 8012ba6:	d12c      	bne.n	8012c02 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012ba8:	69fb      	ldr	r3, [r7, #28]
 8012baa:	681a      	ldr	r2, [r3, #0]
 8012bac:	4b68      	ldr	r3, [pc, #416]	; (8012d50 <tcp_input+0x4a0>)
 8012bae:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012bb0:	429a      	cmp	r2, r3
 8012bb2:	d126      	bne.n	8012c02 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8012bb4:	69fb      	ldr	r3, [r7, #28]
 8012bb6:	68db      	ldr	r3, [r3, #12]
 8012bb8:	69fa      	ldr	r2, [r7, #28]
 8012bba:	429a      	cmp	r2, r3
 8012bbc:	d106      	bne.n	8012bcc <tcp_input+0x31c>
 8012bbe:	4b65      	ldr	r3, [pc, #404]	; (8012d54 <tcp_input+0x4a4>)
 8012bc0:	f240 120d 	movw	r2, #269	; 0x10d
 8012bc4:	4964      	ldr	r1, [pc, #400]	; (8012d58 <tcp_input+0x4a8>)
 8012bc6:	4865      	ldr	r0, [pc, #404]	; (8012d5c <tcp_input+0x4ac>)
 8012bc8:	f006 ff1e 	bl	8019a08 <iprintf>
      if (prev != NULL) {
 8012bcc:	69bb      	ldr	r3, [r7, #24]
 8012bce:	2b00      	cmp	r3, #0
 8012bd0:	d00a      	beq.n	8012be8 <tcp_input+0x338>
        prev->next = pcb->next;
 8012bd2:	69fb      	ldr	r3, [r7, #28]
 8012bd4:	68da      	ldr	r2, [r3, #12]
 8012bd6:	69bb      	ldr	r3, [r7, #24]
 8012bd8:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8012bda:	4b61      	ldr	r3, [pc, #388]	; (8012d60 <tcp_input+0x4b0>)
 8012bdc:	681a      	ldr	r2, [r3, #0]
 8012bde:	69fb      	ldr	r3, [r7, #28]
 8012be0:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8012be2:	4a5f      	ldr	r2, [pc, #380]	; (8012d60 <tcp_input+0x4b0>)
 8012be4:	69fb      	ldr	r3, [r7, #28]
 8012be6:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8012be8:	69fb      	ldr	r3, [r7, #28]
 8012bea:	68db      	ldr	r3, [r3, #12]
 8012bec:	69fa      	ldr	r2, [r7, #28]
 8012bee:	429a      	cmp	r2, r3
 8012bf0:	d111      	bne.n	8012c16 <tcp_input+0x366>
 8012bf2:	4b58      	ldr	r3, [pc, #352]	; (8012d54 <tcp_input+0x4a4>)
 8012bf4:	f240 1215 	movw	r2, #277	; 0x115
 8012bf8:	495a      	ldr	r1, [pc, #360]	; (8012d64 <tcp_input+0x4b4>)
 8012bfa:	4858      	ldr	r0, [pc, #352]	; (8012d5c <tcp_input+0x4ac>)
 8012bfc:	f006 ff04 	bl	8019a08 <iprintf>
      break;
 8012c00:	e009      	b.n	8012c16 <tcp_input+0x366>
    }
    prev = pcb;
 8012c02:	69fb      	ldr	r3, [r7, #28]
 8012c04:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c06:	69fb      	ldr	r3, [r7, #28]
 8012c08:	68db      	ldr	r3, [r3, #12]
 8012c0a:	61fb      	str	r3, [r7, #28]
 8012c0c:	69fb      	ldr	r3, [r7, #28]
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	f47f af5e 	bne.w	8012ad0 <tcp_input+0x220>
 8012c14:	e000      	b.n	8012c18 <tcp_input+0x368>
      break;
 8012c16:	bf00      	nop
  }

  if (pcb == NULL) {
 8012c18:	69fb      	ldr	r3, [r7, #28]
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	f040 80aa 	bne.w	8012d74 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012c20:	4b51      	ldr	r3, [pc, #324]	; (8012d68 <tcp_input+0x4b8>)
 8012c22:	681b      	ldr	r3, [r3, #0]
 8012c24:	61fb      	str	r3, [r7, #28]
 8012c26:	e03f      	b.n	8012ca8 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8012c28:	69fb      	ldr	r3, [r7, #28]
 8012c2a:	7d1b      	ldrb	r3, [r3, #20]
 8012c2c:	2b0a      	cmp	r3, #10
 8012c2e:	d006      	beq.n	8012c3e <tcp_input+0x38e>
 8012c30:	4b48      	ldr	r3, [pc, #288]	; (8012d54 <tcp_input+0x4a4>)
 8012c32:	f240 121f 	movw	r2, #287	; 0x11f
 8012c36:	494d      	ldr	r1, [pc, #308]	; (8012d6c <tcp_input+0x4bc>)
 8012c38:	4848      	ldr	r0, [pc, #288]	; (8012d5c <tcp_input+0x4ac>)
 8012c3a:	f006 fee5 	bl	8019a08 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012c3e:	69fb      	ldr	r3, [r7, #28]
 8012c40:	7a1b      	ldrb	r3, [r3, #8]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d009      	beq.n	8012c5a <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012c46:	69fb      	ldr	r3, [r7, #28]
 8012c48:	7a1a      	ldrb	r2, [r3, #8]
 8012c4a:	4b41      	ldr	r3, [pc, #260]	; (8012d50 <tcp_input+0x4a0>)
 8012c4c:	685b      	ldr	r3, [r3, #4]
 8012c4e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012c52:	3301      	adds	r3, #1
 8012c54:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012c56:	429a      	cmp	r2, r3
 8012c58:	d122      	bne.n	8012ca0 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8012c5a:	69fb      	ldr	r3, [r7, #28]
 8012c5c:	8b1a      	ldrh	r2, [r3, #24]
 8012c5e:	4b3b      	ldr	r3, [pc, #236]	; (8012d4c <tcp_input+0x49c>)
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	881b      	ldrh	r3, [r3, #0]
 8012c64:	b29b      	uxth	r3, r3
 8012c66:	429a      	cmp	r2, r3
 8012c68:	d11b      	bne.n	8012ca2 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8012c6a:	69fb      	ldr	r3, [r7, #28]
 8012c6c:	8ada      	ldrh	r2, [r3, #22]
 8012c6e:	4b37      	ldr	r3, [pc, #220]	; (8012d4c <tcp_input+0x49c>)
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	885b      	ldrh	r3, [r3, #2]
 8012c74:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8012c76:	429a      	cmp	r2, r3
 8012c78:	d113      	bne.n	8012ca2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012c7a:	69fb      	ldr	r3, [r7, #28]
 8012c7c:	685a      	ldr	r2, [r3, #4]
 8012c7e:	4b34      	ldr	r3, [pc, #208]	; (8012d50 <tcp_input+0x4a0>)
 8012c80:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8012c82:	429a      	cmp	r2, r3
 8012c84:	d10d      	bne.n	8012ca2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8012c86:	69fb      	ldr	r3, [r7, #28]
 8012c88:	681a      	ldr	r2, [r3, #0]
 8012c8a:	4b31      	ldr	r3, [pc, #196]	; (8012d50 <tcp_input+0x4a0>)
 8012c8c:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8012c8e:	429a      	cmp	r2, r3
 8012c90:	d107      	bne.n	8012ca2 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8012c92:	69f8      	ldr	r0, [r7, #28]
 8012c94:	f000 fb56 	bl	8013344 <tcp_timewait_input>
        }
        pbuf_free(p);
 8012c98:	6878      	ldr	r0, [r7, #4]
 8012c9a:	f7fd ffdd 	bl	8010c58 <pbuf_free>
        return;
 8012c9e:	e1fd      	b.n	801309c <tcp_input+0x7ec>
        continue;
 8012ca0:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8012ca2:	69fb      	ldr	r3, [r7, #28]
 8012ca4:	68db      	ldr	r3, [r3, #12]
 8012ca6:	61fb      	str	r3, [r7, #28]
 8012ca8:	69fb      	ldr	r3, [r7, #28]
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d1bc      	bne.n	8012c28 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8012cae:	2300      	movs	r3, #0
 8012cb0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012cb2:	4b2f      	ldr	r3, [pc, #188]	; (8012d70 <tcp_input+0x4c0>)
 8012cb4:	681b      	ldr	r3, [r3, #0]
 8012cb6:	617b      	str	r3, [r7, #20]
 8012cb8:	e02a      	b.n	8012d10 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012cba:	697b      	ldr	r3, [r7, #20]
 8012cbc:	7a1b      	ldrb	r3, [r3, #8]
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	d00c      	beq.n	8012cdc <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8012cc2:	697b      	ldr	r3, [r7, #20]
 8012cc4:	7a1a      	ldrb	r2, [r3, #8]
 8012cc6:	4b22      	ldr	r3, [pc, #136]	; (8012d50 <tcp_input+0x4a0>)
 8012cc8:	685b      	ldr	r3, [r3, #4]
 8012cca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012cce:	3301      	adds	r3, #1
 8012cd0:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8012cd2:	429a      	cmp	r2, r3
 8012cd4:	d002      	beq.n	8012cdc <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8012cd6:	697b      	ldr	r3, [r7, #20]
 8012cd8:	61bb      	str	r3, [r7, #24]
        continue;
 8012cda:	e016      	b.n	8012d0a <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8012cdc:	697b      	ldr	r3, [r7, #20]
 8012cde:	8ada      	ldrh	r2, [r3, #22]
 8012ce0:	4b1a      	ldr	r3, [pc, #104]	; (8012d4c <tcp_input+0x49c>)
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	885b      	ldrh	r3, [r3, #2]
 8012ce6:	b29b      	uxth	r3, r3
 8012ce8:	429a      	cmp	r2, r3
 8012cea:	d10c      	bne.n	8012d06 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8012cec:	697b      	ldr	r3, [r7, #20]
 8012cee:	681a      	ldr	r2, [r3, #0]
 8012cf0:	4b17      	ldr	r3, [pc, #92]	; (8012d50 <tcp_input+0x4a0>)
 8012cf2:	695b      	ldr	r3, [r3, #20]
 8012cf4:	429a      	cmp	r2, r3
 8012cf6:	d00f      	beq.n	8012d18 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8012cf8:	697b      	ldr	r3, [r7, #20]
 8012cfa:	2b00      	cmp	r3, #0
 8012cfc:	d00d      	beq.n	8012d1a <tcp_input+0x46a>
 8012cfe:	697b      	ldr	r3, [r7, #20]
 8012d00:	681b      	ldr	r3, [r3, #0]
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d009      	beq.n	8012d1a <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8012d06:	697b      	ldr	r3, [r7, #20]
 8012d08:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8012d0a:	697b      	ldr	r3, [r7, #20]
 8012d0c:	68db      	ldr	r3, [r3, #12]
 8012d0e:	617b      	str	r3, [r7, #20]
 8012d10:	697b      	ldr	r3, [r7, #20]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d1d1      	bne.n	8012cba <tcp_input+0x40a>
 8012d16:	e000      	b.n	8012d1a <tcp_input+0x46a>
            break;
 8012d18:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8012d1a:	697b      	ldr	r3, [r7, #20]
 8012d1c:	2b00      	cmp	r3, #0
 8012d1e:	d029      	beq.n	8012d74 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8012d20:	69bb      	ldr	r3, [r7, #24]
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	d00a      	beq.n	8012d3c <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8012d26:	697b      	ldr	r3, [r7, #20]
 8012d28:	68da      	ldr	r2, [r3, #12]
 8012d2a:	69bb      	ldr	r3, [r7, #24]
 8012d2c:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8012d2e:	4b10      	ldr	r3, [pc, #64]	; (8012d70 <tcp_input+0x4c0>)
 8012d30:	681a      	ldr	r2, [r3, #0]
 8012d32:	697b      	ldr	r3, [r7, #20]
 8012d34:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8012d36:	4a0e      	ldr	r2, [pc, #56]	; (8012d70 <tcp_input+0x4c0>)
 8012d38:	697b      	ldr	r3, [r7, #20]
 8012d3a:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8012d3c:	6978      	ldr	r0, [r7, #20]
 8012d3e:	f000 fa03 	bl	8013148 <tcp_listen_input>
      }
      pbuf_free(p);
 8012d42:	6878      	ldr	r0, [r7, #4]
 8012d44:	f7fd ff88 	bl	8010c58 <pbuf_free>
      return;
 8012d48:	e1a8      	b.n	801309c <tcp_input+0x7ec>
 8012d4a:	bf00      	nop
 8012d4c:	200070d4 	.word	0x200070d4
 8012d50:	200007d0 	.word	0x200007d0
 8012d54:	0801d60c 	.word	0x0801d60c
 8012d58:	0801d738 	.word	0x0801d738
 8012d5c:	0801d658 	.word	0x0801d658
 8012d60:	200070b8 	.word	0x200070b8
 8012d64:	0801d764 	.word	0x0801d764
 8012d68:	200070bc 	.word	0x200070bc
 8012d6c:	0801d790 	.word	0x0801d790
 8012d70:	200070b4 	.word	0x200070b4
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8012d74:	69fb      	ldr	r3, [r7, #28]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	f000 8158 	beq.w	801302c <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8012d7c:	4b95      	ldr	r3, [pc, #596]	; (8012fd4 <tcp_input+0x724>)
 8012d7e:	2200      	movs	r2, #0
 8012d80:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	891a      	ldrh	r2, [r3, #8]
 8012d86:	4b93      	ldr	r3, [pc, #588]	; (8012fd4 <tcp_input+0x724>)
 8012d88:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8012d8a:	4a92      	ldr	r2, [pc, #584]	; (8012fd4 <tcp_input+0x724>)
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8012d90:	4b91      	ldr	r3, [pc, #580]	; (8012fd8 <tcp_input+0x728>)
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	4a8f      	ldr	r2, [pc, #572]	; (8012fd4 <tcp_input+0x724>)
 8012d96:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8012d98:	4b90      	ldr	r3, [pc, #576]	; (8012fdc <tcp_input+0x72c>)
 8012d9a:	2200      	movs	r2, #0
 8012d9c:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8012d9e:	4b90      	ldr	r3, [pc, #576]	; (8012fe0 <tcp_input+0x730>)
 8012da0:	2200      	movs	r2, #0
 8012da2:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8012da4:	4b8f      	ldr	r3, [pc, #572]	; (8012fe4 <tcp_input+0x734>)
 8012da6:	2200      	movs	r2, #0
 8012da8:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8012daa:	4b8f      	ldr	r3, [pc, #572]	; (8012fe8 <tcp_input+0x738>)
 8012dac:	781b      	ldrb	r3, [r3, #0]
 8012dae:	f003 0308 	and.w	r3, r3, #8
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d006      	beq.n	8012dc4 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	7b5b      	ldrb	r3, [r3, #13]
 8012dba:	f043 0301 	orr.w	r3, r3, #1
 8012dbe:	b2da      	uxtb	r2, r3
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8012dc4:	69fb      	ldr	r3, [r7, #28]
 8012dc6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012dc8:	2b00      	cmp	r3, #0
 8012dca:	d017      	beq.n	8012dfc <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012dcc:	69f8      	ldr	r0, [r7, #28]
 8012dce:	f7ff f927 	bl	8012020 <tcp_process_refused_data>
 8012dd2:	4603      	mov	r3, r0
 8012dd4:	f113 0f0d 	cmn.w	r3, #13
 8012dd8:	d007      	beq.n	8012dea <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012dda:	69fb      	ldr	r3, [r7, #28]
 8012ddc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	d00c      	beq.n	8012dfc <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8012de2:	4b82      	ldr	r3, [pc, #520]	; (8012fec <tcp_input+0x73c>)
 8012de4:	881b      	ldrh	r3, [r3, #0]
 8012de6:	2b00      	cmp	r3, #0
 8012de8:	d008      	beq.n	8012dfc <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8012dea:	69fb      	ldr	r3, [r7, #28]
 8012dec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	f040 80e4 	bne.w	8012fbc <tcp_input+0x70c>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8012df4:	69f8      	ldr	r0, [r7, #28]
 8012df6:	f003 f9ad 	bl	8016154 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8012dfa:	e0df      	b.n	8012fbc <tcp_input+0x70c>
      }
    }
    tcp_input_pcb = pcb;
 8012dfc:	4a7c      	ldr	r2, [pc, #496]	; (8012ff0 <tcp_input+0x740>)
 8012dfe:	69fb      	ldr	r3, [r7, #28]
 8012e00:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8012e02:	69f8      	ldr	r0, [r7, #28]
 8012e04:	f000 fb18 	bl	8013438 <tcp_process>
 8012e08:	4603      	mov	r3, r0
 8012e0a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8012e0c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012e10:	f113 0f0d 	cmn.w	r3, #13
 8012e14:	f000 80d4 	beq.w	8012fc0 <tcp_input+0x710>
      if (recv_flags & TF_RESET) {
 8012e18:	4b71      	ldr	r3, [pc, #452]	; (8012fe0 <tcp_input+0x730>)
 8012e1a:	781b      	ldrb	r3, [r3, #0]
 8012e1c:	f003 0308 	and.w	r3, r3, #8
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d015      	beq.n	8012e50 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8012e24:	69fb      	ldr	r3, [r7, #28]
 8012e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012e2a:	2b00      	cmp	r3, #0
 8012e2c:	d008      	beq.n	8012e40 <tcp_input+0x590>
 8012e2e:	69fb      	ldr	r3, [r7, #28]
 8012e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012e34:	69fa      	ldr	r2, [r7, #28]
 8012e36:	6912      	ldr	r2, [r2, #16]
 8012e38:	f06f 010d 	mvn.w	r1, #13
 8012e3c:	4610      	mov	r0, r2
 8012e3e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8012e40:	69f9      	ldr	r1, [r7, #28]
 8012e42:	486c      	ldr	r0, [pc, #432]	; (8012ff4 <tcp_input+0x744>)
 8012e44:	f7ff fbbc 	bl	80125c0 <tcp_pcb_remove>
        tcp_free(pcb);
 8012e48:	69f8      	ldr	r0, [r7, #28]
 8012e4a:	f7fe f9a5 	bl	8011198 <tcp_free>
 8012e4e:	e0da      	b.n	8013006 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8012e50:	2300      	movs	r3, #0
 8012e52:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8012e54:	4b63      	ldr	r3, [pc, #396]	; (8012fe4 <tcp_input+0x734>)
 8012e56:	881b      	ldrh	r3, [r3, #0]
 8012e58:	2b00      	cmp	r3, #0
 8012e5a:	d01d      	beq.n	8012e98 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8012e5c:	4b61      	ldr	r3, [pc, #388]	; (8012fe4 <tcp_input+0x734>)
 8012e5e:	881b      	ldrh	r3, [r3, #0]
 8012e60:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8012e62:	69fb      	ldr	r3, [r7, #28]
 8012e64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012e68:	2b00      	cmp	r3, #0
 8012e6a:	d00a      	beq.n	8012e82 <tcp_input+0x5d2>
 8012e6c:	69fb      	ldr	r3, [r7, #28]
 8012e6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8012e72:	69fa      	ldr	r2, [r7, #28]
 8012e74:	6910      	ldr	r0, [r2, #16]
 8012e76:	89fa      	ldrh	r2, [r7, #14]
 8012e78:	69f9      	ldr	r1, [r7, #28]
 8012e7a:	4798      	blx	r3
 8012e7c:	4603      	mov	r3, r0
 8012e7e:	74fb      	strb	r3, [r7, #19]
 8012e80:	e001      	b.n	8012e86 <tcp_input+0x5d6>
 8012e82:	2300      	movs	r3, #0
 8012e84:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012e86:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012e8a:	f113 0f0d 	cmn.w	r3, #13
 8012e8e:	f000 8099 	beq.w	8012fc4 <tcp_input+0x714>
              goto aborted;
            }
          }
          recv_acked = 0;
 8012e92:	4b54      	ldr	r3, [pc, #336]	; (8012fe4 <tcp_input+0x734>)
 8012e94:	2200      	movs	r2, #0
 8012e96:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8012e98:	69f8      	ldr	r0, [r7, #28]
 8012e9a:	f000 f915 	bl	80130c8 <tcp_input_delayed_close>
 8012e9e:	4603      	mov	r3, r0
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	f040 8091 	bne.w	8012fc8 <tcp_input+0x718>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8012ea6:	4b4d      	ldr	r3, [pc, #308]	; (8012fdc <tcp_input+0x72c>)
 8012ea8:	681b      	ldr	r3, [r3, #0]
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d041      	beq.n	8012f32 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8012eae:	69fb      	ldr	r3, [r7, #28]
 8012eb0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d006      	beq.n	8012ec4 <tcp_input+0x614>
 8012eb6:	4b50      	ldr	r3, [pc, #320]	; (8012ff8 <tcp_input+0x748>)
 8012eb8:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8012ebc:	494f      	ldr	r1, [pc, #316]	; (8012ffc <tcp_input+0x74c>)
 8012ebe:	4850      	ldr	r0, [pc, #320]	; (8013000 <tcp_input+0x750>)
 8012ec0:	f006 fda2 	bl	8019a08 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8012ec4:	69fb      	ldr	r3, [r7, #28]
 8012ec6:	8b5b      	ldrh	r3, [r3, #26]
 8012ec8:	f003 0310 	and.w	r3, r3, #16
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d008      	beq.n	8012ee2 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8012ed0:	4b42      	ldr	r3, [pc, #264]	; (8012fdc <tcp_input+0x72c>)
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	4618      	mov	r0, r3
 8012ed6:	f7fd febf 	bl	8010c58 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8012eda:	69f8      	ldr	r0, [r7, #28]
 8012edc:	f7fe fc44 	bl	8011768 <tcp_abort>
            goto aborted;
 8012ee0:	e091      	b.n	8013006 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8012ee2:	69fb      	ldr	r3, [r7, #28]
 8012ee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d00c      	beq.n	8012f06 <tcp_input+0x656>
 8012eec:	69fb      	ldr	r3, [r7, #28]
 8012eee:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012ef2:	69fb      	ldr	r3, [r7, #28]
 8012ef4:	6918      	ldr	r0, [r3, #16]
 8012ef6:	4b39      	ldr	r3, [pc, #228]	; (8012fdc <tcp_input+0x72c>)
 8012ef8:	681a      	ldr	r2, [r3, #0]
 8012efa:	2300      	movs	r3, #0
 8012efc:	69f9      	ldr	r1, [r7, #28]
 8012efe:	47a0      	blx	r4
 8012f00:	4603      	mov	r3, r0
 8012f02:	74fb      	strb	r3, [r7, #19]
 8012f04:	e008      	b.n	8012f18 <tcp_input+0x668>
 8012f06:	4b35      	ldr	r3, [pc, #212]	; (8012fdc <tcp_input+0x72c>)
 8012f08:	681a      	ldr	r2, [r3, #0]
 8012f0a:	2300      	movs	r3, #0
 8012f0c:	69f9      	ldr	r1, [r7, #28]
 8012f0e:	2000      	movs	r0, #0
 8012f10:	f7ff f95e 	bl	80121d0 <tcp_recv_null>
 8012f14:	4603      	mov	r3, r0
 8012f16:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8012f18:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012f1c:	f113 0f0d 	cmn.w	r3, #13
 8012f20:	d054      	beq.n	8012fcc <tcp_input+0x71c>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8012f22:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012f26:	2b00      	cmp	r3, #0
 8012f28:	d003      	beq.n	8012f32 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8012f2a:	4b2c      	ldr	r3, [pc, #176]	; (8012fdc <tcp_input+0x72c>)
 8012f2c:	681a      	ldr	r2, [r3, #0]
 8012f2e:	69fb      	ldr	r3, [r7, #28]
 8012f30:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8012f32:	4b2b      	ldr	r3, [pc, #172]	; (8012fe0 <tcp_input+0x730>)
 8012f34:	781b      	ldrb	r3, [r3, #0]
 8012f36:	f003 0320 	and.w	r3, r3, #32
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d031      	beq.n	8012fa2 <tcp_input+0x6f2>
          if (pcb->refused_data != NULL) {
 8012f3e:	69fb      	ldr	r3, [r7, #28]
 8012f40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d009      	beq.n	8012f5a <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8012f46:	69fb      	ldr	r3, [r7, #28]
 8012f48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012f4a:	7b5a      	ldrb	r2, [r3, #13]
 8012f4c:	69fb      	ldr	r3, [r7, #28]
 8012f4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012f50:	f042 0220 	orr.w	r2, r2, #32
 8012f54:	b2d2      	uxtb	r2, r2
 8012f56:	735a      	strb	r2, [r3, #13]
 8012f58:	e023      	b.n	8012fa2 <tcp_input+0x6f2>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8012f5a:	69fb      	ldr	r3, [r7, #28]
 8012f5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012f5e:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8012f62:	4293      	cmp	r3, r2
 8012f64:	d005      	beq.n	8012f72 <tcp_input+0x6c2>
              pcb->rcv_wnd++;
 8012f66:	69fb      	ldr	r3, [r7, #28]
 8012f68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012f6a:	3301      	adds	r3, #1
 8012f6c:	b29a      	uxth	r2, r3
 8012f6e:	69fb      	ldr	r3, [r7, #28]
 8012f70:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8012f72:	69fb      	ldr	r3, [r7, #28]
 8012f74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	d00b      	beq.n	8012f94 <tcp_input+0x6e4>
 8012f7c:	69fb      	ldr	r3, [r7, #28]
 8012f7e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8012f82:	69fb      	ldr	r3, [r7, #28]
 8012f84:	6918      	ldr	r0, [r3, #16]
 8012f86:	2300      	movs	r3, #0
 8012f88:	2200      	movs	r2, #0
 8012f8a:	69f9      	ldr	r1, [r7, #28]
 8012f8c:	47a0      	blx	r4
 8012f8e:	4603      	mov	r3, r0
 8012f90:	74fb      	strb	r3, [r7, #19]
 8012f92:	e001      	b.n	8012f98 <tcp_input+0x6e8>
 8012f94:	2300      	movs	r3, #0
 8012f96:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8012f98:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012f9c:	f113 0f0d 	cmn.w	r3, #13
 8012fa0:	d016      	beq.n	8012fd0 <tcp_input+0x720>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8012fa2:	4b13      	ldr	r3, [pc, #76]	; (8012ff0 <tcp_input+0x740>)
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8012fa8:	69f8      	ldr	r0, [r7, #28]
 8012faa:	f000 f88d 	bl	80130c8 <tcp_input_delayed_close>
 8012fae:	4603      	mov	r3, r0
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d127      	bne.n	8013004 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8012fb4:	69f8      	ldr	r0, [r7, #28]
 8012fb6:	f002 fac7 	bl	8015548 <tcp_output>
 8012fba:	e024      	b.n	8013006 <tcp_input+0x756>
        goto aborted;
 8012fbc:	bf00      	nop
 8012fbe:	e022      	b.n	8013006 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8012fc0:	bf00      	nop
 8012fc2:	e020      	b.n	8013006 <tcp_input+0x756>
              goto aborted;
 8012fc4:	bf00      	nop
 8012fc6:	e01e      	b.n	8013006 <tcp_input+0x756>
          goto aborted;
 8012fc8:	bf00      	nop
 8012fca:	e01c      	b.n	8013006 <tcp_input+0x756>
            goto aborted;
 8012fcc:	bf00      	nop
 8012fce:	e01a      	b.n	8013006 <tcp_input+0x756>
              goto aborted;
 8012fd0:	bf00      	nop
 8012fd2:	e018      	b.n	8013006 <tcp_input+0x756>
 8012fd4:	200070c4 	.word	0x200070c4
 8012fd8:	200070d4 	.word	0x200070d4
 8012fdc:	200070f4 	.word	0x200070f4
 8012fe0:	200070f1 	.word	0x200070f1
 8012fe4:	200070ec 	.word	0x200070ec
 8012fe8:	200070f0 	.word	0x200070f0
 8012fec:	200070ee 	.word	0x200070ee
 8012ff0:	200070f8 	.word	0x200070f8
 8012ff4:	200070b8 	.word	0x200070b8
 8012ff8:	0801d60c 	.word	0x0801d60c
 8012ffc:	0801d7c0 	.word	0x0801d7c0
 8013000:	0801d658 	.word	0x0801d658
          goto aborted;
 8013004:	bf00      	nop
    tcp_input_pcb = NULL;
 8013006:	4b27      	ldr	r3, [pc, #156]	; (80130a4 <tcp_input+0x7f4>)
 8013008:	2200      	movs	r2, #0
 801300a:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801300c:	4b26      	ldr	r3, [pc, #152]	; (80130a8 <tcp_input+0x7f8>)
 801300e:	2200      	movs	r2, #0
 8013010:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8013012:	4b26      	ldr	r3, [pc, #152]	; (80130ac <tcp_input+0x7fc>)
 8013014:	685b      	ldr	r3, [r3, #4]
 8013016:	2b00      	cmp	r3, #0
 8013018:	d03f      	beq.n	801309a <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 801301a:	4b24      	ldr	r3, [pc, #144]	; (80130ac <tcp_input+0x7fc>)
 801301c:	685b      	ldr	r3, [r3, #4]
 801301e:	4618      	mov	r0, r3
 8013020:	f7fd fe1a 	bl	8010c58 <pbuf_free>
      inseg.p = NULL;
 8013024:	4b21      	ldr	r3, [pc, #132]	; (80130ac <tcp_input+0x7fc>)
 8013026:	2200      	movs	r2, #0
 8013028:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801302a:	e036      	b.n	801309a <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801302c:	4b20      	ldr	r3, [pc, #128]	; (80130b0 <tcp_input+0x800>)
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	899b      	ldrh	r3, [r3, #12]
 8013032:	b29b      	uxth	r3, r3
 8013034:	4618      	mov	r0, r3
 8013036:	f7fc fa2b 	bl	800f490 <lwip_htons>
 801303a:	4603      	mov	r3, r0
 801303c:	b2db      	uxtb	r3, r3
 801303e:	f003 0304 	and.w	r3, r3, #4
 8013042:	2b00      	cmp	r3, #0
 8013044:	d118      	bne.n	8013078 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013046:	4b1b      	ldr	r3, [pc, #108]	; (80130b4 <tcp_input+0x804>)
 8013048:	6819      	ldr	r1, [r3, #0]
 801304a:	4b1b      	ldr	r3, [pc, #108]	; (80130b8 <tcp_input+0x808>)
 801304c:	881b      	ldrh	r3, [r3, #0]
 801304e:	461a      	mov	r2, r3
 8013050:	4b1a      	ldr	r3, [pc, #104]	; (80130bc <tcp_input+0x80c>)
 8013052:	681b      	ldr	r3, [r3, #0]
 8013054:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013056:	4b16      	ldr	r3, [pc, #88]	; (80130b0 <tcp_input+0x800>)
 8013058:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801305a:	885b      	ldrh	r3, [r3, #2]
 801305c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801305e:	4a14      	ldr	r2, [pc, #80]	; (80130b0 <tcp_input+0x800>)
 8013060:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013062:	8812      	ldrh	r2, [r2, #0]
 8013064:	b292      	uxth	r2, r2
 8013066:	9202      	str	r2, [sp, #8]
 8013068:	9301      	str	r3, [sp, #4]
 801306a:	4b15      	ldr	r3, [pc, #84]	; (80130c0 <tcp_input+0x810>)
 801306c:	9300      	str	r3, [sp, #0]
 801306e:	4b15      	ldr	r3, [pc, #84]	; (80130c4 <tcp_input+0x814>)
 8013070:	4602      	mov	r2, r0
 8013072:	2000      	movs	r0, #0
 8013074:	f003 f81c 	bl	80160b0 <tcp_rst>
    pbuf_free(p);
 8013078:	6878      	ldr	r0, [r7, #4]
 801307a:	f7fd fded 	bl	8010c58 <pbuf_free>
  return;
 801307e:	e00c      	b.n	801309a <tcp_input+0x7ea>
    goto dropped;
 8013080:	bf00      	nop
 8013082:	e006      	b.n	8013092 <tcp_input+0x7e2>
    goto dropped;
 8013084:	bf00      	nop
 8013086:	e004      	b.n	8013092 <tcp_input+0x7e2>
    goto dropped;
 8013088:	bf00      	nop
 801308a:	e002      	b.n	8013092 <tcp_input+0x7e2>
      goto dropped;
 801308c:	bf00      	nop
 801308e:	e000      	b.n	8013092 <tcp_input+0x7e2>
      goto dropped;
 8013090:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8013092:	6878      	ldr	r0, [r7, #4]
 8013094:	f7fd fde0 	bl	8010c58 <pbuf_free>
 8013098:	e000      	b.n	801309c <tcp_input+0x7ec>
  return;
 801309a:	bf00      	nop
}
 801309c:	3724      	adds	r7, #36	; 0x24
 801309e:	46bd      	mov	sp, r7
 80130a0:	bd90      	pop	{r4, r7, pc}
 80130a2:	bf00      	nop
 80130a4:	200070f8 	.word	0x200070f8
 80130a8:	200070f4 	.word	0x200070f4
 80130ac:	200070c4 	.word	0x200070c4
 80130b0:	200070d4 	.word	0x200070d4
 80130b4:	200070e8 	.word	0x200070e8
 80130b8:	200070ee 	.word	0x200070ee
 80130bc:	200070e4 	.word	0x200070e4
 80130c0:	200007e0 	.word	0x200007e0
 80130c4:	200007e4 	.word	0x200007e4

080130c8 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80130c8:	b580      	push	{r7, lr}
 80130ca:	b082      	sub	sp, #8
 80130cc:	af00      	add	r7, sp, #0
 80130ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	2b00      	cmp	r3, #0
 80130d4:	d106      	bne.n	80130e4 <tcp_input_delayed_close+0x1c>
 80130d6:	4b17      	ldr	r3, [pc, #92]	; (8013134 <tcp_input_delayed_close+0x6c>)
 80130d8:	f240 225a 	movw	r2, #602	; 0x25a
 80130dc:	4916      	ldr	r1, [pc, #88]	; (8013138 <tcp_input_delayed_close+0x70>)
 80130de:	4817      	ldr	r0, [pc, #92]	; (801313c <tcp_input_delayed_close+0x74>)
 80130e0:	f006 fc92 	bl	8019a08 <iprintf>

  if (recv_flags & TF_CLOSED) {
 80130e4:	4b16      	ldr	r3, [pc, #88]	; (8013140 <tcp_input_delayed_close+0x78>)
 80130e6:	781b      	ldrb	r3, [r3, #0]
 80130e8:	f003 0310 	and.w	r3, r3, #16
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	d01c      	beq.n	801312a <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 80130f0:	687b      	ldr	r3, [r7, #4]
 80130f2:	8b5b      	ldrh	r3, [r3, #26]
 80130f4:	f003 0310 	and.w	r3, r3, #16
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d10d      	bne.n	8013118 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80130fc:	687b      	ldr	r3, [r7, #4]
 80130fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8013102:	2b00      	cmp	r3, #0
 8013104:	d008      	beq.n	8013118 <tcp_input_delayed_close+0x50>
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801310c:	687a      	ldr	r2, [r7, #4]
 801310e:	6912      	ldr	r2, [r2, #16]
 8013110:	f06f 010e 	mvn.w	r1, #14
 8013114:	4610      	mov	r0, r2
 8013116:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8013118:	6879      	ldr	r1, [r7, #4]
 801311a:	480a      	ldr	r0, [pc, #40]	; (8013144 <tcp_input_delayed_close+0x7c>)
 801311c:	f7ff fa50 	bl	80125c0 <tcp_pcb_remove>
    tcp_free(pcb);
 8013120:	6878      	ldr	r0, [r7, #4]
 8013122:	f7fe f839 	bl	8011198 <tcp_free>
    return 1;
 8013126:	2301      	movs	r3, #1
 8013128:	e000      	b.n	801312c <tcp_input_delayed_close+0x64>
  }
  return 0;
 801312a:	2300      	movs	r3, #0
}
 801312c:	4618      	mov	r0, r3
 801312e:	3708      	adds	r7, #8
 8013130:	46bd      	mov	sp, r7
 8013132:	bd80      	pop	{r7, pc}
 8013134:	0801d60c 	.word	0x0801d60c
 8013138:	0801d7dc 	.word	0x0801d7dc
 801313c:	0801d658 	.word	0x0801d658
 8013140:	200070f1 	.word	0x200070f1
 8013144:	200070b8 	.word	0x200070b8

08013148 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8013148:	b590      	push	{r4, r7, lr}
 801314a:	b08b      	sub	sp, #44	; 0x2c
 801314c:	af04      	add	r7, sp, #16
 801314e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8013150:	4b6f      	ldr	r3, [pc, #444]	; (8013310 <tcp_listen_input+0x1c8>)
 8013152:	781b      	ldrb	r3, [r3, #0]
 8013154:	f003 0304 	and.w	r3, r3, #4
 8013158:	2b00      	cmp	r3, #0
 801315a:	f040 80d2 	bne.w	8013302 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	2b00      	cmp	r3, #0
 8013162:	d106      	bne.n	8013172 <tcp_listen_input+0x2a>
 8013164:	4b6b      	ldr	r3, [pc, #428]	; (8013314 <tcp_listen_input+0x1cc>)
 8013166:	f240 2281 	movw	r2, #641	; 0x281
 801316a:	496b      	ldr	r1, [pc, #428]	; (8013318 <tcp_listen_input+0x1d0>)
 801316c:	486b      	ldr	r0, [pc, #428]	; (801331c <tcp_listen_input+0x1d4>)
 801316e:	f006 fc4b 	bl	8019a08 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8013172:	4b67      	ldr	r3, [pc, #412]	; (8013310 <tcp_listen_input+0x1c8>)
 8013174:	781b      	ldrb	r3, [r3, #0]
 8013176:	f003 0310 	and.w	r3, r3, #16
 801317a:	2b00      	cmp	r3, #0
 801317c:	d019      	beq.n	80131b2 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801317e:	4b68      	ldr	r3, [pc, #416]	; (8013320 <tcp_listen_input+0x1d8>)
 8013180:	6819      	ldr	r1, [r3, #0]
 8013182:	4b68      	ldr	r3, [pc, #416]	; (8013324 <tcp_listen_input+0x1dc>)
 8013184:	881b      	ldrh	r3, [r3, #0]
 8013186:	461a      	mov	r2, r3
 8013188:	4b67      	ldr	r3, [pc, #412]	; (8013328 <tcp_listen_input+0x1e0>)
 801318a:	681b      	ldr	r3, [r3, #0]
 801318c:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801318e:	4b67      	ldr	r3, [pc, #412]	; (801332c <tcp_listen_input+0x1e4>)
 8013190:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013192:	885b      	ldrh	r3, [r3, #2]
 8013194:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013196:	4a65      	ldr	r2, [pc, #404]	; (801332c <tcp_listen_input+0x1e4>)
 8013198:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801319a:	8812      	ldrh	r2, [r2, #0]
 801319c:	b292      	uxth	r2, r2
 801319e:	9202      	str	r2, [sp, #8]
 80131a0:	9301      	str	r3, [sp, #4]
 80131a2:	4b63      	ldr	r3, [pc, #396]	; (8013330 <tcp_listen_input+0x1e8>)
 80131a4:	9300      	str	r3, [sp, #0]
 80131a6:	4b63      	ldr	r3, [pc, #396]	; (8013334 <tcp_listen_input+0x1ec>)
 80131a8:	4602      	mov	r2, r0
 80131aa:	6878      	ldr	r0, [r7, #4]
 80131ac:	f002 ff80 	bl	80160b0 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 80131b0:	e0a9      	b.n	8013306 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 80131b2:	4b57      	ldr	r3, [pc, #348]	; (8013310 <tcp_listen_input+0x1c8>)
 80131b4:	781b      	ldrb	r3, [r3, #0]
 80131b6:	f003 0302 	and.w	r3, r3, #2
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	f000 80a3 	beq.w	8013306 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 80131c0:	687b      	ldr	r3, [r7, #4]
 80131c2:	7d5b      	ldrb	r3, [r3, #21]
 80131c4:	4618      	mov	r0, r3
 80131c6:	f7ff f927 	bl	8012418 <tcp_alloc>
 80131ca:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80131cc:	697b      	ldr	r3, [r7, #20]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d111      	bne.n	80131f6 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	699b      	ldr	r3, [r3, #24]
 80131d6:	2b00      	cmp	r3, #0
 80131d8:	d00a      	beq.n	80131f0 <tcp_listen_input+0xa8>
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	699b      	ldr	r3, [r3, #24]
 80131de:	687a      	ldr	r2, [r7, #4]
 80131e0:	6910      	ldr	r0, [r2, #16]
 80131e2:	f04f 32ff 	mov.w	r2, #4294967295
 80131e6:	2100      	movs	r1, #0
 80131e8:	4798      	blx	r3
 80131ea:	4603      	mov	r3, r0
 80131ec:	73bb      	strb	r3, [r7, #14]
      return;
 80131ee:	e08b      	b.n	8013308 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80131f0:	23f0      	movs	r3, #240	; 0xf0
 80131f2:	73bb      	strb	r3, [r7, #14]
      return;
 80131f4:	e088      	b.n	8013308 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80131f6:	4b50      	ldr	r3, [pc, #320]	; (8013338 <tcp_listen_input+0x1f0>)
 80131f8:	695a      	ldr	r2, [r3, #20]
 80131fa:	697b      	ldr	r3, [r7, #20]
 80131fc:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80131fe:	4b4e      	ldr	r3, [pc, #312]	; (8013338 <tcp_listen_input+0x1f0>)
 8013200:	691a      	ldr	r2, [r3, #16]
 8013202:	697b      	ldr	r3, [r7, #20]
 8013204:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	8ada      	ldrh	r2, [r3, #22]
 801320a:	697b      	ldr	r3, [r7, #20]
 801320c:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801320e:	4b47      	ldr	r3, [pc, #284]	; (801332c <tcp_listen_input+0x1e4>)
 8013210:	681b      	ldr	r3, [r3, #0]
 8013212:	881b      	ldrh	r3, [r3, #0]
 8013214:	b29a      	uxth	r2, r3
 8013216:	697b      	ldr	r3, [r7, #20]
 8013218:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801321a:	697b      	ldr	r3, [r7, #20]
 801321c:	2203      	movs	r2, #3
 801321e:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8013220:	4b41      	ldr	r3, [pc, #260]	; (8013328 <tcp_listen_input+0x1e0>)
 8013222:	681b      	ldr	r3, [r3, #0]
 8013224:	1c5a      	adds	r2, r3, #1
 8013226:	697b      	ldr	r3, [r7, #20]
 8013228:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801322a:	697b      	ldr	r3, [r7, #20]
 801322c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801322e:	697b      	ldr	r3, [r7, #20]
 8013230:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8013232:	6978      	ldr	r0, [r7, #20]
 8013234:	f7ff fa58 	bl	80126e8 <tcp_next_iss>
 8013238:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801323a:	697b      	ldr	r3, [r7, #20]
 801323c:	693a      	ldr	r2, [r7, #16]
 801323e:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8013240:	697b      	ldr	r3, [r7, #20]
 8013242:	693a      	ldr	r2, [r7, #16]
 8013244:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8013246:	697b      	ldr	r3, [r7, #20]
 8013248:	693a      	ldr	r2, [r7, #16]
 801324a:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 801324c:	697b      	ldr	r3, [r7, #20]
 801324e:	693a      	ldr	r2, [r7, #16]
 8013250:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8013252:	4b35      	ldr	r3, [pc, #212]	; (8013328 <tcp_listen_input+0x1e0>)
 8013254:	681b      	ldr	r3, [r3, #0]
 8013256:	1e5a      	subs	r2, r3, #1
 8013258:	697b      	ldr	r3, [r7, #20]
 801325a:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	691a      	ldr	r2, [r3, #16]
 8013260:	697b      	ldr	r3, [r7, #20]
 8013262:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8013264:	697b      	ldr	r3, [r7, #20]
 8013266:	687a      	ldr	r2, [r7, #4]
 8013268:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	7a5b      	ldrb	r3, [r3, #9]
 801326e:	f003 030c 	and.w	r3, r3, #12
 8013272:	b2da      	uxtb	r2, r3
 8013274:	697b      	ldr	r3, [r7, #20]
 8013276:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	7a1a      	ldrb	r2, [r3, #8]
 801327c:	697b      	ldr	r3, [r7, #20]
 801327e:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8013280:	4b2e      	ldr	r3, [pc, #184]	; (801333c <tcp_listen_input+0x1f4>)
 8013282:	681a      	ldr	r2, [r3, #0]
 8013284:	697b      	ldr	r3, [r7, #20]
 8013286:	60da      	str	r2, [r3, #12]
 8013288:	4a2c      	ldr	r2, [pc, #176]	; (801333c <tcp_listen_input+0x1f4>)
 801328a:	697b      	ldr	r3, [r7, #20]
 801328c:	6013      	str	r3, [r2, #0]
 801328e:	f003 f8d1 	bl	8016434 <tcp_timer_needed>
 8013292:	4b2b      	ldr	r3, [pc, #172]	; (8013340 <tcp_listen_input+0x1f8>)
 8013294:	2201      	movs	r2, #1
 8013296:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8013298:	6978      	ldr	r0, [r7, #20]
 801329a:	f001 fd8f 	bl	8014dbc <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801329e:	4b23      	ldr	r3, [pc, #140]	; (801332c <tcp_listen_input+0x1e4>)
 80132a0:	681b      	ldr	r3, [r3, #0]
 80132a2:	89db      	ldrh	r3, [r3, #14]
 80132a4:	b29a      	uxth	r2, r3
 80132a6:	697b      	ldr	r3, [r7, #20]
 80132a8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 80132ac:	697b      	ldr	r3, [r7, #20]
 80132ae:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80132b2:	697b      	ldr	r3, [r7, #20]
 80132b4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 80132b8:	697b      	ldr	r3, [r7, #20]
 80132ba:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80132bc:	697b      	ldr	r3, [r7, #20]
 80132be:	3304      	adds	r3, #4
 80132c0:	4618      	mov	r0, r3
 80132c2:	f004 fc79 	bl	8017bb8 <ip4_route>
 80132c6:	4601      	mov	r1, r0
 80132c8:	697b      	ldr	r3, [r7, #20]
 80132ca:	3304      	adds	r3, #4
 80132cc:	461a      	mov	r2, r3
 80132ce:	4620      	mov	r0, r4
 80132d0:	f7ff fa30 	bl	8012734 <tcp_eff_send_mss_netif>
 80132d4:	4603      	mov	r3, r0
 80132d6:	461a      	mov	r2, r3
 80132d8:	697b      	ldr	r3, [r7, #20]
 80132da:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 80132dc:	2112      	movs	r1, #18
 80132de:	6978      	ldr	r0, [r7, #20]
 80132e0:	f002 f844 	bl	801536c <tcp_enqueue_flags>
 80132e4:	4603      	mov	r3, r0
 80132e6:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 80132e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	d004      	beq.n	80132fa <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 80132f0:	2100      	movs	r1, #0
 80132f2:	6978      	ldr	r0, [r7, #20]
 80132f4:	f7fe f97a 	bl	80115ec <tcp_abandon>
      return;
 80132f8:	e006      	b.n	8013308 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 80132fa:	6978      	ldr	r0, [r7, #20]
 80132fc:	f002 f924 	bl	8015548 <tcp_output>
  return;
 8013300:	e001      	b.n	8013306 <tcp_listen_input+0x1be>
    return;
 8013302:	bf00      	nop
 8013304:	e000      	b.n	8013308 <tcp_listen_input+0x1c0>
  return;
 8013306:	bf00      	nop
}
 8013308:	371c      	adds	r7, #28
 801330a:	46bd      	mov	sp, r7
 801330c:	bd90      	pop	{r4, r7, pc}
 801330e:	bf00      	nop
 8013310:	200070f0 	.word	0x200070f0
 8013314:	0801d60c 	.word	0x0801d60c
 8013318:	0801d804 	.word	0x0801d804
 801331c:	0801d658 	.word	0x0801d658
 8013320:	200070e8 	.word	0x200070e8
 8013324:	200070ee 	.word	0x200070ee
 8013328:	200070e4 	.word	0x200070e4
 801332c:	200070d4 	.word	0x200070d4
 8013330:	200007e0 	.word	0x200007e0
 8013334:	200007e4 	.word	0x200007e4
 8013338:	200007d0 	.word	0x200007d0
 801333c:	200070b8 	.word	0x200070b8
 8013340:	200070c0 	.word	0x200070c0

08013344 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8013344:	b580      	push	{r7, lr}
 8013346:	b086      	sub	sp, #24
 8013348:	af04      	add	r7, sp, #16
 801334a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 801334c:	4b2f      	ldr	r3, [pc, #188]	; (801340c <tcp_timewait_input+0xc8>)
 801334e:	781b      	ldrb	r3, [r3, #0]
 8013350:	f003 0304 	and.w	r3, r3, #4
 8013354:	2b00      	cmp	r3, #0
 8013356:	d153      	bne.n	8013400 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8013358:	687b      	ldr	r3, [r7, #4]
 801335a:	2b00      	cmp	r3, #0
 801335c:	d106      	bne.n	801336c <tcp_timewait_input+0x28>
 801335e:	4b2c      	ldr	r3, [pc, #176]	; (8013410 <tcp_timewait_input+0xcc>)
 8013360:	f240 22ee 	movw	r2, #750	; 0x2ee
 8013364:	492b      	ldr	r1, [pc, #172]	; (8013414 <tcp_timewait_input+0xd0>)
 8013366:	482c      	ldr	r0, [pc, #176]	; (8013418 <tcp_timewait_input+0xd4>)
 8013368:	f006 fb4e 	bl	8019a08 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 801336c:	4b27      	ldr	r3, [pc, #156]	; (801340c <tcp_timewait_input+0xc8>)
 801336e:	781b      	ldrb	r3, [r3, #0]
 8013370:	f003 0302 	and.w	r3, r3, #2
 8013374:	2b00      	cmp	r3, #0
 8013376:	d02a      	beq.n	80133ce <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8013378:	4b28      	ldr	r3, [pc, #160]	; (801341c <tcp_timewait_input+0xd8>)
 801337a:	681a      	ldr	r2, [r3, #0]
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013380:	1ad3      	subs	r3, r2, r3
 8013382:	2b00      	cmp	r3, #0
 8013384:	db2d      	blt.n	80133e2 <tcp_timewait_input+0x9e>
 8013386:	4b25      	ldr	r3, [pc, #148]	; (801341c <tcp_timewait_input+0xd8>)
 8013388:	681a      	ldr	r2, [r3, #0]
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801338e:	6879      	ldr	r1, [r7, #4]
 8013390:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8013392:	440b      	add	r3, r1
 8013394:	1ad3      	subs	r3, r2, r3
 8013396:	2b00      	cmp	r3, #0
 8013398:	dc23      	bgt.n	80133e2 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801339a:	4b21      	ldr	r3, [pc, #132]	; (8013420 <tcp_timewait_input+0xdc>)
 801339c:	6819      	ldr	r1, [r3, #0]
 801339e:	4b21      	ldr	r3, [pc, #132]	; (8013424 <tcp_timewait_input+0xe0>)
 80133a0:	881b      	ldrh	r3, [r3, #0]
 80133a2:	461a      	mov	r2, r3
 80133a4:	4b1d      	ldr	r3, [pc, #116]	; (801341c <tcp_timewait_input+0xd8>)
 80133a6:	681b      	ldr	r3, [r3, #0]
 80133a8:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80133aa:	4b1f      	ldr	r3, [pc, #124]	; (8013428 <tcp_timewait_input+0xe4>)
 80133ac:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80133ae:	885b      	ldrh	r3, [r3, #2]
 80133b0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80133b2:	4a1d      	ldr	r2, [pc, #116]	; (8013428 <tcp_timewait_input+0xe4>)
 80133b4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80133b6:	8812      	ldrh	r2, [r2, #0]
 80133b8:	b292      	uxth	r2, r2
 80133ba:	9202      	str	r2, [sp, #8]
 80133bc:	9301      	str	r3, [sp, #4]
 80133be:	4b1b      	ldr	r3, [pc, #108]	; (801342c <tcp_timewait_input+0xe8>)
 80133c0:	9300      	str	r3, [sp, #0]
 80133c2:	4b1b      	ldr	r3, [pc, #108]	; (8013430 <tcp_timewait_input+0xec>)
 80133c4:	4602      	mov	r2, r0
 80133c6:	6878      	ldr	r0, [r7, #4]
 80133c8:	f002 fe72 	bl	80160b0 <tcp_rst>
      return;
 80133cc:	e01b      	b.n	8013406 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 80133ce:	4b0f      	ldr	r3, [pc, #60]	; (801340c <tcp_timewait_input+0xc8>)
 80133d0:	781b      	ldrb	r3, [r3, #0]
 80133d2:	f003 0301 	and.w	r3, r3, #1
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	d003      	beq.n	80133e2 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 80133da:	4b16      	ldr	r3, [pc, #88]	; (8013434 <tcp_timewait_input+0xf0>)
 80133dc:	681a      	ldr	r2, [r3, #0]
 80133de:	687b      	ldr	r3, [r7, #4]
 80133e0:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 80133e2:	4b10      	ldr	r3, [pc, #64]	; (8013424 <tcp_timewait_input+0xe0>)
 80133e4:	881b      	ldrh	r3, [r3, #0]
 80133e6:	2b00      	cmp	r3, #0
 80133e8:	d00c      	beq.n	8013404 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	8b5b      	ldrh	r3, [r3, #26]
 80133ee:	f043 0302 	orr.w	r3, r3, #2
 80133f2:	b29a      	uxth	r2, r3
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80133f8:	6878      	ldr	r0, [r7, #4]
 80133fa:	f002 f8a5 	bl	8015548 <tcp_output>
  }
  return;
 80133fe:	e001      	b.n	8013404 <tcp_timewait_input+0xc0>
    return;
 8013400:	bf00      	nop
 8013402:	e000      	b.n	8013406 <tcp_timewait_input+0xc2>
  return;
 8013404:	bf00      	nop
}
 8013406:	3708      	adds	r7, #8
 8013408:	46bd      	mov	sp, r7
 801340a:	bd80      	pop	{r7, pc}
 801340c:	200070f0 	.word	0x200070f0
 8013410:	0801d60c 	.word	0x0801d60c
 8013414:	0801d824 	.word	0x0801d824
 8013418:	0801d658 	.word	0x0801d658
 801341c:	200070e4 	.word	0x200070e4
 8013420:	200070e8 	.word	0x200070e8
 8013424:	200070ee 	.word	0x200070ee
 8013428:	200070d4 	.word	0x200070d4
 801342c:	200007e0 	.word	0x200007e0
 8013430:	200007e4 	.word	0x200007e4
 8013434:	200070ac 	.word	0x200070ac

08013438 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8013438:	b590      	push	{r4, r7, lr}
 801343a:	b08d      	sub	sp, #52	; 0x34
 801343c:	af04      	add	r7, sp, #16
 801343e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8013440:	2300      	movs	r3, #0
 8013442:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8013444:	2300      	movs	r3, #0
 8013446:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	2b00      	cmp	r3, #0
 801344c:	d106      	bne.n	801345c <tcp_process+0x24>
 801344e:	4b9d      	ldr	r3, [pc, #628]	; (80136c4 <tcp_process+0x28c>)
 8013450:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8013454:	499c      	ldr	r1, [pc, #624]	; (80136c8 <tcp_process+0x290>)
 8013456:	489d      	ldr	r0, [pc, #628]	; (80136cc <tcp_process+0x294>)
 8013458:	f006 fad6 	bl	8019a08 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 801345c:	4b9c      	ldr	r3, [pc, #624]	; (80136d0 <tcp_process+0x298>)
 801345e:	781b      	ldrb	r3, [r3, #0]
 8013460:	f003 0304 	and.w	r3, r3, #4
 8013464:	2b00      	cmp	r3, #0
 8013466:	d04e      	beq.n	8013506 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8013468:	687b      	ldr	r3, [r7, #4]
 801346a:	7d1b      	ldrb	r3, [r3, #20]
 801346c:	2b02      	cmp	r3, #2
 801346e:	d108      	bne.n	8013482 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013474:	4b97      	ldr	r3, [pc, #604]	; (80136d4 <tcp_process+0x29c>)
 8013476:	681b      	ldr	r3, [r3, #0]
 8013478:	429a      	cmp	r2, r3
 801347a:	d123      	bne.n	80134c4 <tcp_process+0x8c>
        acceptable = 1;
 801347c:	2301      	movs	r3, #1
 801347e:	76fb      	strb	r3, [r7, #27]
 8013480:	e020      	b.n	80134c4 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013486:	4b94      	ldr	r3, [pc, #592]	; (80136d8 <tcp_process+0x2a0>)
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	429a      	cmp	r2, r3
 801348c:	d102      	bne.n	8013494 <tcp_process+0x5c>
        acceptable = 1;
 801348e:	2301      	movs	r3, #1
 8013490:	76fb      	strb	r3, [r7, #27]
 8013492:	e017      	b.n	80134c4 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8013494:	4b90      	ldr	r3, [pc, #576]	; (80136d8 <tcp_process+0x2a0>)
 8013496:	681a      	ldr	r2, [r3, #0]
 8013498:	687b      	ldr	r3, [r7, #4]
 801349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801349c:	1ad3      	subs	r3, r2, r3
 801349e:	2b00      	cmp	r3, #0
 80134a0:	db10      	blt.n	80134c4 <tcp_process+0x8c>
 80134a2:	4b8d      	ldr	r3, [pc, #564]	; (80136d8 <tcp_process+0x2a0>)
 80134a4:	681a      	ldr	r2, [r3, #0]
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134aa:	6879      	ldr	r1, [r7, #4]
 80134ac:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80134ae:	440b      	add	r3, r1
 80134b0:	1ad3      	subs	r3, r2, r3
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	dc06      	bgt.n	80134c4 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80134b6:	687b      	ldr	r3, [r7, #4]
 80134b8:	8b5b      	ldrh	r3, [r3, #26]
 80134ba:	f043 0302 	orr.w	r3, r3, #2
 80134be:	b29a      	uxth	r2, r3
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80134c4:	7efb      	ldrb	r3, [r7, #27]
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d01b      	beq.n	8013502 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	7d1b      	ldrb	r3, [r3, #20]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d106      	bne.n	80134e0 <tcp_process+0xa8>
 80134d2:	4b7c      	ldr	r3, [pc, #496]	; (80136c4 <tcp_process+0x28c>)
 80134d4:	f44f 724e 	mov.w	r2, #824	; 0x338
 80134d8:	4980      	ldr	r1, [pc, #512]	; (80136dc <tcp_process+0x2a4>)
 80134da:	487c      	ldr	r0, [pc, #496]	; (80136cc <tcp_process+0x294>)
 80134dc:	f006 fa94 	bl	8019a08 <iprintf>
      recv_flags |= TF_RESET;
 80134e0:	4b7f      	ldr	r3, [pc, #508]	; (80136e0 <tcp_process+0x2a8>)
 80134e2:	781b      	ldrb	r3, [r3, #0]
 80134e4:	f043 0308 	orr.w	r3, r3, #8
 80134e8:	b2da      	uxtb	r2, r3
 80134ea:	4b7d      	ldr	r3, [pc, #500]	; (80136e0 <tcp_process+0x2a8>)
 80134ec:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	8b5b      	ldrh	r3, [r3, #26]
 80134f2:	f023 0301 	bic.w	r3, r3, #1
 80134f6:	b29a      	uxth	r2, r3
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80134fc:	f06f 030d 	mvn.w	r3, #13
 8013500:	e37a      	b.n	8013bf8 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8013502:	2300      	movs	r3, #0
 8013504:	e378      	b.n	8013bf8 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8013506:	4b72      	ldr	r3, [pc, #456]	; (80136d0 <tcp_process+0x298>)
 8013508:	781b      	ldrb	r3, [r3, #0]
 801350a:	f003 0302 	and.w	r3, r3, #2
 801350e:	2b00      	cmp	r3, #0
 8013510:	d010      	beq.n	8013534 <tcp_process+0xfc>
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	7d1b      	ldrb	r3, [r3, #20]
 8013516:	2b02      	cmp	r3, #2
 8013518:	d00c      	beq.n	8013534 <tcp_process+0xfc>
 801351a:	687b      	ldr	r3, [r7, #4]
 801351c:	7d1b      	ldrb	r3, [r3, #20]
 801351e:	2b03      	cmp	r3, #3
 8013520:	d008      	beq.n	8013534 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	8b5b      	ldrh	r3, [r3, #26]
 8013526:	f043 0302 	orr.w	r3, r3, #2
 801352a:	b29a      	uxth	r2, r3
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8013530:	2300      	movs	r3, #0
 8013532:	e361      	b.n	8013bf8 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8013534:	687b      	ldr	r3, [r7, #4]
 8013536:	8b5b      	ldrh	r3, [r3, #26]
 8013538:	f003 0310 	and.w	r3, r3, #16
 801353c:	2b00      	cmp	r3, #0
 801353e:	d103      	bne.n	8013548 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8013540:	4b68      	ldr	r3, [pc, #416]	; (80136e4 <tcp_process+0x2ac>)
 8013542:	681a      	ldr	r2, [r3, #0]
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	2200      	movs	r2, #0
 801354c:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	2200      	movs	r2, #0
 8013554:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8013558:	6878      	ldr	r0, [r7, #4]
 801355a:	f001 fc2f 	bl	8014dbc <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 801355e:	687b      	ldr	r3, [r7, #4]
 8013560:	7d1b      	ldrb	r3, [r3, #20]
 8013562:	3b02      	subs	r3, #2
 8013564:	2b07      	cmp	r3, #7
 8013566:	f200 8337 	bhi.w	8013bd8 <tcp_process+0x7a0>
 801356a:	a201      	add	r2, pc, #4	; (adr r2, 8013570 <tcp_process+0x138>)
 801356c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013570:	08013591 	.word	0x08013591
 8013574:	080137c1 	.word	0x080137c1
 8013578:	08013939 	.word	0x08013939
 801357c:	08013963 	.word	0x08013963
 8013580:	08013a87 	.word	0x08013a87
 8013584:	08013939 	.word	0x08013939
 8013588:	08013b13 	.word	0x08013b13
 801358c:	08013ba3 	.word	0x08013ba3
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8013590:	4b4f      	ldr	r3, [pc, #316]	; (80136d0 <tcp_process+0x298>)
 8013592:	781b      	ldrb	r3, [r3, #0]
 8013594:	f003 0310 	and.w	r3, r3, #16
 8013598:	2b00      	cmp	r3, #0
 801359a:	f000 80e4 	beq.w	8013766 <tcp_process+0x32e>
 801359e:	4b4c      	ldr	r3, [pc, #304]	; (80136d0 <tcp_process+0x298>)
 80135a0:	781b      	ldrb	r3, [r3, #0]
 80135a2:	f003 0302 	and.w	r3, r3, #2
 80135a6:	2b00      	cmp	r3, #0
 80135a8:	f000 80dd 	beq.w	8013766 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80135b0:	1c5a      	adds	r2, r3, #1
 80135b2:	4b48      	ldr	r3, [pc, #288]	; (80136d4 <tcp_process+0x29c>)
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	429a      	cmp	r2, r3
 80135b8:	f040 80d5 	bne.w	8013766 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80135bc:	4b46      	ldr	r3, [pc, #280]	; (80136d8 <tcp_process+0x2a0>)
 80135be:	681b      	ldr	r3, [r3, #0]
 80135c0:	1c5a      	adds	r2, r3, #1
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 80135ce:	4b41      	ldr	r3, [pc, #260]	; (80136d4 <tcp_process+0x29c>)
 80135d0:	681a      	ldr	r2, [r3, #0]
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80135d6:	4b44      	ldr	r3, [pc, #272]	; (80136e8 <tcp_process+0x2b0>)
 80135d8:	681b      	ldr	r3, [r3, #0]
 80135da:	89db      	ldrh	r3, [r3, #14]
 80135dc:	b29a      	uxth	r2, r3
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 80135f0:	4b39      	ldr	r3, [pc, #228]	; (80136d8 <tcp_process+0x2a0>)
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	1e5a      	subs	r2, r3, #1
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	2204      	movs	r2, #4
 80135fe:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	3304      	adds	r3, #4
 8013608:	4618      	mov	r0, r3
 801360a:	f004 fad5 	bl	8017bb8 <ip4_route>
 801360e:	4601      	mov	r1, r0
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	3304      	adds	r3, #4
 8013614:	461a      	mov	r2, r3
 8013616:	4620      	mov	r0, r4
 8013618:	f7ff f88c 	bl	8012734 <tcp_eff_send_mss_netif>
 801361c:	4603      	mov	r3, r0
 801361e:	461a      	mov	r2, r3
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013628:	009a      	lsls	r2, r3, #2
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801362e:	005b      	lsls	r3, r3, #1
 8013630:	f241 111c 	movw	r1, #4380	; 0x111c
 8013634:	428b      	cmp	r3, r1
 8013636:	bf38      	it	cc
 8013638:	460b      	movcc	r3, r1
 801363a:	429a      	cmp	r2, r3
 801363c:	d204      	bcs.n	8013648 <tcp_process+0x210>
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013642:	009b      	lsls	r3, r3, #2
 8013644:	b29b      	uxth	r3, r3
 8013646:	e00d      	b.n	8013664 <tcp_process+0x22c>
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801364c:	005b      	lsls	r3, r3, #1
 801364e:	f241 121c 	movw	r2, #4380	; 0x111c
 8013652:	4293      	cmp	r3, r2
 8013654:	d904      	bls.n	8013660 <tcp_process+0x228>
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801365a:	005b      	lsls	r3, r3, #1
 801365c:	b29b      	uxth	r3, r3
 801365e:	e001      	b.n	8013664 <tcp_process+0x22c>
 8013660:	f241 131c 	movw	r3, #4380	; 0x111c
 8013664:	687a      	ldr	r2, [r7, #4]
 8013666:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 801366a:	687b      	ldr	r3, [r7, #4]
 801366c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013670:	2b00      	cmp	r3, #0
 8013672:	d106      	bne.n	8013682 <tcp_process+0x24a>
 8013674:	4b13      	ldr	r3, [pc, #76]	; (80136c4 <tcp_process+0x28c>)
 8013676:	f44f 725b 	mov.w	r2, #876	; 0x36c
 801367a:	491c      	ldr	r1, [pc, #112]	; (80136ec <tcp_process+0x2b4>)
 801367c:	4813      	ldr	r0, [pc, #76]	; (80136cc <tcp_process+0x294>)
 801367e:	f006 f9c3 	bl	8019a08 <iprintf>
        --pcb->snd_queuelen;
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013688:	3b01      	subs	r3, #1
 801368a:	b29a      	uxth	r2, r3
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013696:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8013698:	69fb      	ldr	r3, [r7, #28]
 801369a:	2b00      	cmp	r3, #0
 801369c:	d12a      	bne.n	80136f4 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801369e:	687b      	ldr	r3, [r7, #4]
 80136a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80136a2:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80136a4:	69fb      	ldr	r3, [r7, #28]
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d106      	bne.n	80136b8 <tcp_process+0x280>
 80136aa:	4b06      	ldr	r3, [pc, #24]	; (80136c4 <tcp_process+0x28c>)
 80136ac:	f44f 725d 	mov.w	r2, #884	; 0x374
 80136b0:	490f      	ldr	r1, [pc, #60]	; (80136f0 <tcp_process+0x2b8>)
 80136b2:	4806      	ldr	r0, [pc, #24]	; (80136cc <tcp_process+0x294>)
 80136b4:	f006 f9a8 	bl	8019a08 <iprintf>
          pcb->unsent = rseg->next;
 80136b8:	69fb      	ldr	r3, [r7, #28]
 80136ba:	681a      	ldr	r2, [r3, #0]
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	66da      	str	r2, [r3, #108]	; 0x6c
 80136c0:	e01c      	b.n	80136fc <tcp_process+0x2c4>
 80136c2:	bf00      	nop
 80136c4:	0801d60c 	.word	0x0801d60c
 80136c8:	0801d844 	.word	0x0801d844
 80136cc:	0801d658 	.word	0x0801d658
 80136d0:	200070f0 	.word	0x200070f0
 80136d4:	200070e8 	.word	0x200070e8
 80136d8:	200070e4 	.word	0x200070e4
 80136dc:	0801d860 	.word	0x0801d860
 80136e0:	200070f1 	.word	0x200070f1
 80136e4:	200070ac 	.word	0x200070ac
 80136e8:	200070d4 	.word	0x200070d4
 80136ec:	0801d880 	.word	0x0801d880
 80136f0:	0801d898 	.word	0x0801d898
        } else {
          pcb->unacked = rseg->next;
 80136f4:	69fb      	ldr	r3, [r7, #28]
 80136f6:	681a      	ldr	r2, [r3, #0]
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80136fc:	69f8      	ldr	r0, [r7, #28]
 80136fe:	f7fe fd22 	bl	8012146 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013706:	2b00      	cmp	r3, #0
 8013708:	d104      	bne.n	8013714 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801370a:	687b      	ldr	r3, [r7, #4]
 801370c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013710:	861a      	strh	r2, [r3, #48]	; 0x30
 8013712:	e006      	b.n	8013722 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	2200      	movs	r2, #0
 8013718:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	2200      	movs	r2, #0
 801371e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8013722:	687b      	ldr	r3, [r7, #4]
 8013724:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013728:	2b00      	cmp	r3, #0
 801372a:	d00a      	beq.n	8013742 <tcp_process+0x30a>
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013732:	687a      	ldr	r2, [r7, #4]
 8013734:	6910      	ldr	r0, [r2, #16]
 8013736:	2200      	movs	r2, #0
 8013738:	6879      	ldr	r1, [r7, #4]
 801373a:	4798      	blx	r3
 801373c:	4603      	mov	r3, r0
 801373e:	76bb      	strb	r3, [r7, #26]
 8013740:	e001      	b.n	8013746 <tcp_process+0x30e>
 8013742:	2300      	movs	r3, #0
 8013744:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8013746:	f997 301a 	ldrsb.w	r3, [r7, #26]
 801374a:	f113 0f0d 	cmn.w	r3, #13
 801374e:	d102      	bne.n	8013756 <tcp_process+0x31e>
          return ERR_ABRT;
 8013750:	f06f 030c 	mvn.w	r3, #12
 8013754:	e250      	b.n	8013bf8 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	8b5b      	ldrh	r3, [r3, #26]
 801375a:	f043 0302 	orr.w	r3, r3, #2
 801375e:	b29a      	uxth	r2, r3
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8013764:	e23a      	b.n	8013bdc <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8013766:	4b98      	ldr	r3, [pc, #608]	; (80139c8 <tcp_process+0x590>)
 8013768:	781b      	ldrb	r3, [r3, #0]
 801376a:	f003 0310 	and.w	r3, r3, #16
 801376e:	2b00      	cmp	r3, #0
 8013770:	f000 8234 	beq.w	8013bdc <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013774:	4b95      	ldr	r3, [pc, #596]	; (80139cc <tcp_process+0x594>)
 8013776:	6819      	ldr	r1, [r3, #0]
 8013778:	4b95      	ldr	r3, [pc, #596]	; (80139d0 <tcp_process+0x598>)
 801377a:	881b      	ldrh	r3, [r3, #0]
 801377c:	461a      	mov	r2, r3
 801377e:	4b95      	ldr	r3, [pc, #596]	; (80139d4 <tcp_process+0x59c>)
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8013784:	4b94      	ldr	r3, [pc, #592]	; (80139d8 <tcp_process+0x5a0>)
 8013786:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013788:	885b      	ldrh	r3, [r3, #2]
 801378a:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801378c:	4a92      	ldr	r2, [pc, #584]	; (80139d8 <tcp_process+0x5a0>)
 801378e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8013790:	8812      	ldrh	r2, [r2, #0]
 8013792:	b292      	uxth	r2, r2
 8013794:	9202      	str	r2, [sp, #8]
 8013796:	9301      	str	r3, [sp, #4]
 8013798:	4b90      	ldr	r3, [pc, #576]	; (80139dc <tcp_process+0x5a4>)
 801379a:	9300      	str	r3, [sp, #0]
 801379c:	4b90      	ldr	r3, [pc, #576]	; (80139e0 <tcp_process+0x5a8>)
 801379e:	4602      	mov	r2, r0
 80137a0:	6878      	ldr	r0, [r7, #4]
 80137a2:	f002 fc85 	bl	80160b0 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80137ac:	2b05      	cmp	r3, #5
 80137ae:	f200 8215 	bhi.w	8013bdc <tcp_process+0x7a4>
          pcb->rtime = 0;
 80137b2:	687b      	ldr	r3, [r7, #4]
 80137b4:	2200      	movs	r2, #0
 80137b6:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 80137b8:	6878      	ldr	r0, [r7, #4]
 80137ba:	f002 fa51 	bl	8015c60 <tcp_rexmit_rto>
      break;
 80137be:	e20d      	b.n	8013bdc <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 80137c0:	4b81      	ldr	r3, [pc, #516]	; (80139c8 <tcp_process+0x590>)
 80137c2:	781b      	ldrb	r3, [r3, #0]
 80137c4:	f003 0310 	and.w	r3, r3, #16
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	f000 80a1 	beq.w	8013910 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80137ce:	4b7f      	ldr	r3, [pc, #508]	; (80139cc <tcp_process+0x594>)
 80137d0:	681a      	ldr	r2, [r3, #0]
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80137d6:	1ad3      	subs	r3, r2, r3
 80137d8:	3b01      	subs	r3, #1
 80137da:	2b00      	cmp	r3, #0
 80137dc:	db7e      	blt.n	80138dc <tcp_process+0x4a4>
 80137de:	4b7b      	ldr	r3, [pc, #492]	; (80139cc <tcp_process+0x594>)
 80137e0:	681a      	ldr	r2, [r3, #0]
 80137e2:	687b      	ldr	r3, [r7, #4]
 80137e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80137e6:	1ad3      	subs	r3, r2, r3
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	dc77      	bgt.n	80138dc <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	2204      	movs	r2, #4
 80137f0:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80137f6:	2b00      	cmp	r3, #0
 80137f8:	d102      	bne.n	8013800 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 80137fa:	23fa      	movs	r3, #250	; 0xfa
 80137fc:	76bb      	strb	r3, [r7, #26]
 80137fe:	e01d      	b.n	801383c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013804:	699b      	ldr	r3, [r3, #24]
 8013806:	2b00      	cmp	r3, #0
 8013808:	d106      	bne.n	8013818 <tcp_process+0x3e0>
 801380a:	4b76      	ldr	r3, [pc, #472]	; (80139e4 <tcp_process+0x5ac>)
 801380c:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8013810:	4975      	ldr	r1, [pc, #468]	; (80139e8 <tcp_process+0x5b0>)
 8013812:	4876      	ldr	r0, [pc, #472]	; (80139ec <tcp_process+0x5b4>)
 8013814:	f006 f8f8 	bl	8019a08 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8013818:	687b      	ldr	r3, [r7, #4]
 801381a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801381c:	699b      	ldr	r3, [r3, #24]
 801381e:	2b00      	cmp	r3, #0
 8013820:	d00a      	beq.n	8013838 <tcp_process+0x400>
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8013826:	699b      	ldr	r3, [r3, #24]
 8013828:	687a      	ldr	r2, [r7, #4]
 801382a:	6910      	ldr	r0, [r2, #16]
 801382c:	2200      	movs	r2, #0
 801382e:	6879      	ldr	r1, [r7, #4]
 8013830:	4798      	blx	r3
 8013832:	4603      	mov	r3, r0
 8013834:	76bb      	strb	r3, [r7, #26]
 8013836:	e001      	b.n	801383c <tcp_process+0x404>
 8013838:	23f0      	movs	r3, #240	; 0xf0
 801383a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 801383c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013840:	2b00      	cmp	r3, #0
 8013842:	d00a      	beq.n	801385a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8013844:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8013848:	f113 0f0d 	cmn.w	r3, #13
 801384c:	d002      	beq.n	8013854 <tcp_process+0x41c>
              tcp_abort(pcb);
 801384e:	6878      	ldr	r0, [r7, #4]
 8013850:	f7fd ff8a 	bl	8011768 <tcp_abort>
            }
            return ERR_ABRT;
 8013854:	f06f 030c 	mvn.w	r3, #12
 8013858:	e1ce      	b.n	8013bf8 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 801385a:	6878      	ldr	r0, [r7, #4]
 801385c:	f000 fae0 	bl	8013e20 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8013860:	4b63      	ldr	r3, [pc, #396]	; (80139f0 <tcp_process+0x5b8>)
 8013862:	881b      	ldrh	r3, [r3, #0]
 8013864:	2b00      	cmp	r3, #0
 8013866:	d005      	beq.n	8013874 <tcp_process+0x43c>
            recv_acked--;
 8013868:	4b61      	ldr	r3, [pc, #388]	; (80139f0 <tcp_process+0x5b8>)
 801386a:	881b      	ldrh	r3, [r3, #0]
 801386c:	3b01      	subs	r3, #1
 801386e:	b29a      	uxth	r2, r3
 8013870:	4b5f      	ldr	r3, [pc, #380]	; (80139f0 <tcp_process+0x5b8>)
 8013872:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013878:	009a      	lsls	r2, r3, #2
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801387e:	005b      	lsls	r3, r3, #1
 8013880:	f241 111c 	movw	r1, #4380	; 0x111c
 8013884:	428b      	cmp	r3, r1
 8013886:	bf38      	it	cc
 8013888:	460b      	movcc	r3, r1
 801388a:	429a      	cmp	r2, r3
 801388c:	d204      	bcs.n	8013898 <tcp_process+0x460>
 801388e:	687b      	ldr	r3, [r7, #4]
 8013890:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013892:	009b      	lsls	r3, r3, #2
 8013894:	b29b      	uxth	r3, r3
 8013896:	e00d      	b.n	80138b4 <tcp_process+0x47c>
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801389c:	005b      	lsls	r3, r3, #1
 801389e:	f241 121c 	movw	r2, #4380	; 0x111c
 80138a2:	4293      	cmp	r3, r2
 80138a4:	d904      	bls.n	80138b0 <tcp_process+0x478>
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80138aa:	005b      	lsls	r3, r3, #1
 80138ac:	b29b      	uxth	r3, r3
 80138ae:	e001      	b.n	80138b4 <tcp_process+0x47c>
 80138b0:	f241 131c 	movw	r3, #4380	; 0x111c
 80138b4:	687a      	ldr	r2, [r7, #4]
 80138b6:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 80138ba:	4b4e      	ldr	r3, [pc, #312]	; (80139f4 <tcp_process+0x5bc>)
 80138bc:	781b      	ldrb	r3, [r3, #0]
 80138be:	f003 0320 	and.w	r3, r3, #32
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d037      	beq.n	8013936 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	8b5b      	ldrh	r3, [r3, #26]
 80138ca:	f043 0302 	orr.w	r3, r3, #2
 80138ce:	b29a      	uxth	r2, r3
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	2207      	movs	r2, #7
 80138d8:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 80138da:	e02c      	b.n	8013936 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80138dc:	4b3b      	ldr	r3, [pc, #236]	; (80139cc <tcp_process+0x594>)
 80138de:	6819      	ldr	r1, [r3, #0]
 80138e0:	4b3b      	ldr	r3, [pc, #236]	; (80139d0 <tcp_process+0x598>)
 80138e2:	881b      	ldrh	r3, [r3, #0]
 80138e4:	461a      	mov	r2, r3
 80138e6:	4b3b      	ldr	r3, [pc, #236]	; (80139d4 <tcp_process+0x59c>)
 80138e8:	681b      	ldr	r3, [r3, #0]
 80138ea:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80138ec:	4b3a      	ldr	r3, [pc, #232]	; (80139d8 <tcp_process+0x5a0>)
 80138ee:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80138f0:	885b      	ldrh	r3, [r3, #2]
 80138f2:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80138f4:	4a38      	ldr	r2, [pc, #224]	; (80139d8 <tcp_process+0x5a0>)
 80138f6:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80138f8:	8812      	ldrh	r2, [r2, #0]
 80138fa:	b292      	uxth	r2, r2
 80138fc:	9202      	str	r2, [sp, #8]
 80138fe:	9301      	str	r3, [sp, #4]
 8013900:	4b36      	ldr	r3, [pc, #216]	; (80139dc <tcp_process+0x5a4>)
 8013902:	9300      	str	r3, [sp, #0]
 8013904:	4b36      	ldr	r3, [pc, #216]	; (80139e0 <tcp_process+0x5a8>)
 8013906:	4602      	mov	r2, r0
 8013908:	6878      	ldr	r0, [r7, #4]
 801390a:	f002 fbd1 	bl	80160b0 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801390e:	e167      	b.n	8013be0 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8013910:	4b2d      	ldr	r3, [pc, #180]	; (80139c8 <tcp_process+0x590>)
 8013912:	781b      	ldrb	r3, [r3, #0]
 8013914:	f003 0302 	and.w	r3, r3, #2
 8013918:	2b00      	cmp	r3, #0
 801391a:	f000 8161 	beq.w	8013be0 <tcp_process+0x7a8>
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013922:	1e5a      	subs	r2, r3, #1
 8013924:	4b2b      	ldr	r3, [pc, #172]	; (80139d4 <tcp_process+0x59c>)
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	429a      	cmp	r2, r3
 801392a:	f040 8159 	bne.w	8013be0 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801392e:	6878      	ldr	r0, [r7, #4]
 8013930:	f002 f9b8 	bl	8015ca4 <tcp_rexmit>
      break;
 8013934:	e154      	b.n	8013be0 <tcp_process+0x7a8>
 8013936:	e153      	b.n	8013be0 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8013938:	6878      	ldr	r0, [r7, #4]
 801393a:	f000 fa71 	bl	8013e20 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 801393e:	4b2d      	ldr	r3, [pc, #180]	; (80139f4 <tcp_process+0x5bc>)
 8013940:	781b      	ldrb	r3, [r3, #0]
 8013942:	f003 0320 	and.w	r3, r3, #32
 8013946:	2b00      	cmp	r3, #0
 8013948:	f000 814c 	beq.w	8013be4 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	8b5b      	ldrh	r3, [r3, #26]
 8013950:	f043 0302 	orr.w	r3, r3, #2
 8013954:	b29a      	uxth	r2, r3
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	2207      	movs	r2, #7
 801395e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8013960:	e140      	b.n	8013be4 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8013962:	6878      	ldr	r0, [r7, #4]
 8013964:	f000 fa5c 	bl	8013e20 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013968:	4b22      	ldr	r3, [pc, #136]	; (80139f4 <tcp_process+0x5bc>)
 801396a:	781b      	ldrb	r3, [r3, #0]
 801396c:	f003 0320 	and.w	r3, r3, #32
 8013970:	2b00      	cmp	r3, #0
 8013972:	d071      	beq.n	8013a58 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013974:	4b14      	ldr	r3, [pc, #80]	; (80139c8 <tcp_process+0x590>)
 8013976:	781b      	ldrb	r3, [r3, #0]
 8013978:	f003 0310 	and.w	r3, r3, #16
 801397c:	2b00      	cmp	r3, #0
 801397e:	d060      	beq.n	8013a42 <tcp_process+0x60a>
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013984:	4b11      	ldr	r3, [pc, #68]	; (80139cc <tcp_process+0x594>)
 8013986:	681b      	ldr	r3, [r3, #0]
 8013988:	429a      	cmp	r2, r3
 801398a:	d15a      	bne.n	8013a42 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013990:	2b00      	cmp	r3, #0
 8013992:	d156      	bne.n	8013a42 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	8b5b      	ldrh	r3, [r3, #26]
 8013998:	f043 0302 	orr.w	r3, r3, #2
 801399c:	b29a      	uxth	r2, r3
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 80139a2:	6878      	ldr	r0, [r7, #4]
 80139a4:	f7fe fdbc 	bl	8012520 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 80139a8:	4b13      	ldr	r3, [pc, #76]	; (80139f8 <tcp_process+0x5c0>)
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	687a      	ldr	r2, [r7, #4]
 80139ae:	429a      	cmp	r2, r3
 80139b0:	d105      	bne.n	80139be <tcp_process+0x586>
 80139b2:	4b11      	ldr	r3, [pc, #68]	; (80139f8 <tcp_process+0x5c0>)
 80139b4:	681b      	ldr	r3, [r3, #0]
 80139b6:	68db      	ldr	r3, [r3, #12]
 80139b8:	4a0f      	ldr	r2, [pc, #60]	; (80139f8 <tcp_process+0x5c0>)
 80139ba:	6013      	str	r3, [r2, #0]
 80139bc:	e02e      	b.n	8013a1c <tcp_process+0x5e4>
 80139be:	4b0e      	ldr	r3, [pc, #56]	; (80139f8 <tcp_process+0x5c0>)
 80139c0:	681b      	ldr	r3, [r3, #0]
 80139c2:	617b      	str	r3, [r7, #20]
 80139c4:	e027      	b.n	8013a16 <tcp_process+0x5de>
 80139c6:	bf00      	nop
 80139c8:	200070f0 	.word	0x200070f0
 80139cc:	200070e8 	.word	0x200070e8
 80139d0:	200070ee 	.word	0x200070ee
 80139d4:	200070e4 	.word	0x200070e4
 80139d8:	200070d4 	.word	0x200070d4
 80139dc:	200007e0 	.word	0x200007e0
 80139e0:	200007e4 	.word	0x200007e4
 80139e4:	0801d60c 	.word	0x0801d60c
 80139e8:	0801d8ac 	.word	0x0801d8ac
 80139ec:	0801d658 	.word	0x0801d658
 80139f0:	200070ec 	.word	0x200070ec
 80139f4:	200070f1 	.word	0x200070f1
 80139f8:	200070b8 	.word	0x200070b8
 80139fc:	697b      	ldr	r3, [r7, #20]
 80139fe:	68db      	ldr	r3, [r3, #12]
 8013a00:	687a      	ldr	r2, [r7, #4]
 8013a02:	429a      	cmp	r2, r3
 8013a04:	d104      	bne.n	8013a10 <tcp_process+0x5d8>
 8013a06:	687b      	ldr	r3, [r7, #4]
 8013a08:	68da      	ldr	r2, [r3, #12]
 8013a0a:	697b      	ldr	r3, [r7, #20]
 8013a0c:	60da      	str	r2, [r3, #12]
 8013a0e:	e005      	b.n	8013a1c <tcp_process+0x5e4>
 8013a10:	697b      	ldr	r3, [r7, #20]
 8013a12:	68db      	ldr	r3, [r3, #12]
 8013a14:	617b      	str	r3, [r7, #20]
 8013a16:	697b      	ldr	r3, [r7, #20]
 8013a18:	2b00      	cmp	r3, #0
 8013a1a:	d1ef      	bne.n	80139fc <tcp_process+0x5c4>
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	2200      	movs	r2, #0
 8013a20:	60da      	str	r2, [r3, #12]
 8013a22:	4b77      	ldr	r3, [pc, #476]	; (8013c00 <tcp_process+0x7c8>)
 8013a24:	2201      	movs	r2, #1
 8013a26:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	220a      	movs	r2, #10
 8013a2c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8013a2e:	4b75      	ldr	r3, [pc, #468]	; (8013c04 <tcp_process+0x7cc>)
 8013a30:	681a      	ldr	r2, [r3, #0]
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	60da      	str	r2, [r3, #12]
 8013a36:	4a73      	ldr	r2, [pc, #460]	; (8013c04 <tcp_process+0x7cc>)
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	6013      	str	r3, [r2, #0]
 8013a3c:	f002 fcfa 	bl	8016434 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8013a40:	e0d2      	b.n	8013be8 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	8b5b      	ldrh	r3, [r3, #26]
 8013a46:	f043 0302 	orr.w	r3, r3, #2
 8013a4a:	b29a      	uxth	r2, r3
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8013a50:	687b      	ldr	r3, [r7, #4]
 8013a52:	2208      	movs	r2, #8
 8013a54:	751a      	strb	r2, [r3, #20]
      break;
 8013a56:	e0c7      	b.n	8013be8 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013a58:	4b6b      	ldr	r3, [pc, #428]	; (8013c08 <tcp_process+0x7d0>)
 8013a5a:	781b      	ldrb	r3, [r3, #0]
 8013a5c:	f003 0310 	and.w	r3, r3, #16
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	f000 80c1 	beq.w	8013be8 <tcp_process+0x7b0>
 8013a66:	687b      	ldr	r3, [r7, #4]
 8013a68:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013a6a:	4b68      	ldr	r3, [pc, #416]	; (8013c0c <tcp_process+0x7d4>)
 8013a6c:	681b      	ldr	r3, [r3, #0]
 8013a6e:	429a      	cmp	r2, r3
 8013a70:	f040 80ba 	bne.w	8013be8 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	f040 80b5 	bne.w	8013be8 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	2206      	movs	r2, #6
 8013a82:	751a      	strb	r2, [r3, #20]
      break;
 8013a84:	e0b0      	b.n	8013be8 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8013a86:	6878      	ldr	r0, [r7, #4]
 8013a88:	f000 f9ca 	bl	8013e20 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8013a8c:	4b60      	ldr	r3, [pc, #384]	; (8013c10 <tcp_process+0x7d8>)
 8013a8e:	781b      	ldrb	r3, [r3, #0]
 8013a90:	f003 0320 	and.w	r3, r3, #32
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	f000 80a9 	beq.w	8013bec <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	8b5b      	ldrh	r3, [r3, #26]
 8013a9e:	f043 0302 	orr.w	r3, r3, #2
 8013aa2:	b29a      	uxth	r2, r3
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8013aa8:	6878      	ldr	r0, [r7, #4]
 8013aaa:	f7fe fd39 	bl	8012520 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013aae:	4b59      	ldr	r3, [pc, #356]	; (8013c14 <tcp_process+0x7dc>)
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	687a      	ldr	r2, [r7, #4]
 8013ab4:	429a      	cmp	r2, r3
 8013ab6:	d105      	bne.n	8013ac4 <tcp_process+0x68c>
 8013ab8:	4b56      	ldr	r3, [pc, #344]	; (8013c14 <tcp_process+0x7dc>)
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	68db      	ldr	r3, [r3, #12]
 8013abe:	4a55      	ldr	r2, [pc, #340]	; (8013c14 <tcp_process+0x7dc>)
 8013ac0:	6013      	str	r3, [r2, #0]
 8013ac2:	e013      	b.n	8013aec <tcp_process+0x6b4>
 8013ac4:	4b53      	ldr	r3, [pc, #332]	; (8013c14 <tcp_process+0x7dc>)
 8013ac6:	681b      	ldr	r3, [r3, #0]
 8013ac8:	613b      	str	r3, [r7, #16]
 8013aca:	e00c      	b.n	8013ae6 <tcp_process+0x6ae>
 8013acc:	693b      	ldr	r3, [r7, #16]
 8013ace:	68db      	ldr	r3, [r3, #12]
 8013ad0:	687a      	ldr	r2, [r7, #4]
 8013ad2:	429a      	cmp	r2, r3
 8013ad4:	d104      	bne.n	8013ae0 <tcp_process+0x6a8>
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	68da      	ldr	r2, [r3, #12]
 8013ada:	693b      	ldr	r3, [r7, #16]
 8013adc:	60da      	str	r2, [r3, #12]
 8013ade:	e005      	b.n	8013aec <tcp_process+0x6b4>
 8013ae0:	693b      	ldr	r3, [r7, #16]
 8013ae2:	68db      	ldr	r3, [r3, #12]
 8013ae4:	613b      	str	r3, [r7, #16]
 8013ae6:	693b      	ldr	r3, [r7, #16]
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	d1ef      	bne.n	8013acc <tcp_process+0x694>
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	2200      	movs	r2, #0
 8013af0:	60da      	str	r2, [r3, #12]
 8013af2:	4b43      	ldr	r3, [pc, #268]	; (8013c00 <tcp_process+0x7c8>)
 8013af4:	2201      	movs	r2, #1
 8013af6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	220a      	movs	r2, #10
 8013afc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013afe:	4b41      	ldr	r3, [pc, #260]	; (8013c04 <tcp_process+0x7cc>)
 8013b00:	681a      	ldr	r2, [r3, #0]
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	60da      	str	r2, [r3, #12]
 8013b06:	4a3f      	ldr	r2, [pc, #252]	; (8013c04 <tcp_process+0x7cc>)
 8013b08:	687b      	ldr	r3, [r7, #4]
 8013b0a:	6013      	str	r3, [r2, #0]
 8013b0c:	f002 fc92 	bl	8016434 <tcp_timer_needed>
      }
      break;
 8013b10:	e06c      	b.n	8013bec <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8013b12:	6878      	ldr	r0, [r7, #4]
 8013b14:	f000 f984 	bl	8013e20 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013b18:	4b3b      	ldr	r3, [pc, #236]	; (8013c08 <tcp_process+0x7d0>)
 8013b1a:	781b      	ldrb	r3, [r3, #0]
 8013b1c:	f003 0310 	and.w	r3, r3, #16
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d065      	beq.n	8013bf0 <tcp_process+0x7b8>
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013b28:	4b38      	ldr	r3, [pc, #224]	; (8013c0c <tcp_process+0x7d4>)
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	429a      	cmp	r2, r3
 8013b2e:	d15f      	bne.n	8013bf0 <tcp_process+0x7b8>
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d15b      	bne.n	8013bf0 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8013b38:	6878      	ldr	r0, [r7, #4]
 8013b3a:	f7fe fcf1 	bl	8012520 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8013b3e:	4b35      	ldr	r3, [pc, #212]	; (8013c14 <tcp_process+0x7dc>)
 8013b40:	681b      	ldr	r3, [r3, #0]
 8013b42:	687a      	ldr	r2, [r7, #4]
 8013b44:	429a      	cmp	r2, r3
 8013b46:	d105      	bne.n	8013b54 <tcp_process+0x71c>
 8013b48:	4b32      	ldr	r3, [pc, #200]	; (8013c14 <tcp_process+0x7dc>)
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	68db      	ldr	r3, [r3, #12]
 8013b4e:	4a31      	ldr	r2, [pc, #196]	; (8013c14 <tcp_process+0x7dc>)
 8013b50:	6013      	str	r3, [r2, #0]
 8013b52:	e013      	b.n	8013b7c <tcp_process+0x744>
 8013b54:	4b2f      	ldr	r3, [pc, #188]	; (8013c14 <tcp_process+0x7dc>)
 8013b56:	681b      	ldr	r3, [r3, #0]
 8013b58:	60fb      	str	r3, [r7, #12]
 8013b5a:	e00c      	b.n	8013b76 <tcp_process+0x73e>
 8013b5c:	68fb      	ldr	r3, [r7, #12]
 8013b5e:	68db      	ldr	r3, [r3, #12]
 8013b60:	687a      	ldr	r2, [r7, #4]
 8013b62:	429a      	cmp	r2, r3
 8013b64:	d104      	bne.n	8013b70 <tcp_process+0x738>
 8013b66:	687b      	ldr	r3, [r7, #4]
 8013b68:	68da      	ldr	r2, [r3, #12]
 8013b6a:	68fb      	ldr	r3, [r7, #12]
 8013b6c:	60da      	str	r2, [r3, #12]
 8013b6e:	e005      	b.n	8013b7c <tcp_process+0x744>
 8013b70:	68fb      	ldr	r3, [r7, #12]
 8013b72:	68db      	ldr	r3, [r3, #12]
 8013b74:	60fb      	str	r3, [r7, #12]
 8013b76:	68fb      	ldr	r3, [r7, #12]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d1ef      	bne.n	8013b5c <tcp_process+0x724>
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	2200      	movs	r2, #0
 8013b80:	60da      	str	r2, [r3, #12]
 8013b82:	4b1f      	ldr	r3, [pc, #124]	; (8013c00 <tcp_process+0x7c8>)
 8013b84:	2201      	movs	r2, #1
 8013b86:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	220a      	movs	r2, #10
 8013b8c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8013b8e:	4b1d      	ldr	r3, [pc, #116]	; (8013c04 <tcp_process+0x7cc>)
 8013b90:	681a      	ldr	r2, [r3, #0]
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	60da      	str	r2, [r3, #12]
 8013b96:	4a1b      	ldr	r2, [pc, #108]	; (8013c04 <tcp_process+0x7cc>)
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	6013      	str	r3, [r2, #0]
 8013b9c:	f002 fc4a 	bl	8016434 <tcp_timer_needed>
      }
      break;
 8013ba0:	e026      	b.n	8013bf0 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8013ba2:	6878      	ldr	r0, [r7, #4]
 8013ba4:	f000 f93c 	bl	8013e20 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8013ba8:	4b17      	ldr	r3, [pc, #92]	; (8013c08 <tcp_process+0x7d0>)
 8013baa:	781b      	ldrb	r3, [r3, #0]
 8013bac:	f003 0310 	and.w	r3, r3, #16
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d01f      	beq.n	8013bf4 <tcp_process+0x7bc>
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013bb8:	4b14      	ldr	r3, [pc, #80]	; (8013c0c <tcp_process+0x7d4>)
 8013bba:	681b      	ldr	r3, [r3, #0]
 8013bbc:	429a      	cmp	r2, r3
 8013bbe:	d119      	bne.n	8013bf4 <tcp_process+0x7bc>
 8013bc0:	687b      	ldr	r3, [r7, #4]
 8013bc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	d115      	bne.n	8013bf4 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8013bc8:	4b11      	ldr	r3, [pc, #68]	; (8013c10 <tcp_process+0x7d8>)
 8013bca:	781b      	ldrb	r3, [r3, #0]
 8013bcc:	f043 0310 	orr.w	r3, r3, #16
 8013bd0:	b2da      	uxtb	r2, r3
 8013bd2:	4b0f      	ldr	r3, [pc, #60]	; (8013c10 <tcp_process+0x7d8>)
 8013bd4:	701a      	strb	r2, [r3, #0]
      }
      break;
 8013bd6:	e00d      	b.n	8013bf4 <tcp_process+0x7bc>
    default:
      break;
 8013bd8:	bf00      	nop
 8013bda:	e00c      	b.n	8013bf6 <tcp_process+0x7be>
      break;
 8013bdc:	bf00      	nop
 8013bde:	e00a      	b.n	8013bf6 <tcp_process+0x7be>
      break;
 8013be0:	bf00      	nop
 8013be2:	e008      	b.n	8013bf6 <tcp_process+0x7be>
      break;
 8013be4:	bf00      	nop
 8013be6:	e006      	b.n	8013bf6 <tcp_process+0x7be>
      break;
 8013be8:	bf00      	nop
 8013bea:	e004      	b.n	8013bf6 <tcp_process+0x7be>
      break;
 8013bec:	bf00      	nop
 8013bee:	e002      	b.n	8013bf6 <tcp_process+0x7be>
      break;
 8013bf0:	bf00      	nop
 8013bf2:	e000      	b.n	8013bf6 <tcp_process+0x7be>
      break;
 8013bf4:	bf00      	nop
  }
  return ERR_OK;
 8013bf6:	2300      	movs	r3, #0
}
 8013bf8:	4618      	mov	r0, r3
 8013bfa:	3724      	adds	r7, #36	; 0x24
 8013bfc:	46bd      	mov	sp, r7
 8013bfe:	bd90      	pop	{r4, r7, pc}
 8013c00:	200070c0 	.word	0x200070c0
 8013c04:	200070bc 	.word	0x200070bc
 8013c08:	200070f0 	.word	0x200070f0
 8013c0c:	200070e8 	.word	0x200070e8
 8013c10:	200070f1 	.word	0x200070f1
 8013c14:	200070b8 	.word	0x200070b8

08013c18 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8013c18:	b590      	push	{r4, r7, lr}
 8013c1a:	b085      	sub	sp, #20
 8013c1c:	af00      	add	r7, sp, #0
 8013c1e:	6078      	str	r0, [r7, #4]
 8013c20:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d106      	bne.n	8013c36 <tcp_oos_insert_segment+0x1e>
 8013c28:	4b3b      	ldr	r3, [pc, #236]	; (8013d18 <tcp_oos_insert_segment+0x100>)
 8013c2a:	f240 421f 	movw	r2, #1055	; 0x41f
 8013c2e:	493b      	ldr	r1, [pc, #236]	; (8013d1c <tcp_oos_insert_segment+0x104>)
 8013c30:	483b      	ldr	r0, [pc, #236]	; (8013d20 <tcp_oos_insert_segment+0x108>)
 8013c32:	f005 fee9 	bl	8019a08 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8013c36:	687b      	ldr	r3, [r7, #4]
 8013c38:	68db      	ldr	r3, [r3, #12]
 8013c3a:	899b      	ldrh	r3, [r3, #12]
 8013c3c:	b29b      	uxth	r3, r3
 8013c3e:	4618      	mov	r0, r3
 8013c40:	f7fb fc26 	bl	800f490 <lwip_htons>
 8013c44:	4603      	mov	r3, r0
 8013c46:	b2db      	uxtb	r3, r3
 8013c48:	f003 0301 	and.w	r3, r3, #1
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	d028      	beq.n	8013ca2 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8013c50:	6838      	ldr	r0, [r7, #0]
 8013c52:	f7fe fa63 	bl	801211c <tcp_segs_free>
    next = NULL;
 8013c56:	2300      	movs	r3, #0
 8013c58:	603b      	str	r3, [r7, #0]
 8013c5a:	e056      	b.n	8013d0a <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8013c5c:	683b      	ldr	r3, [r7, #0]
 8013c5e:	68db      	ldr	r3, [r3, #12]
 8013c60:	899b      	ldrh	r3, [r3, #12]
 8013c62:	b29b      	uxth	r3, r3
 8013c64:	4618      	mov	r0, r3
 8013c66:	f7fb fc13 	bl	800f490 <lwip_htons>
 8013c6a:	4603      	mov	r3, r0
 8013c6c:	b2db      	uxtb	r3, r3
 8013c6e:	f003 0301 	and.w	r3, r3, #1
 8013c72:	2b00      	cmp	r3, #0
 8013c74:	d00d      	beq.n	8013c92 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8013c76:	687b      	ldr	r3, [r7, #4]
 8013c78:	68db      	ldr	r3, [r3, #12]
 8013c7a:	899b      	ldrh	r3, [r3, #12]
 8013c7c:	b29c      	uxth	r4, r3
 8013c7e:	2001      	movs	r0, #1
 8013c80:	f7fb fc06 	bl	800f490 <lwip_htons>
 8013c84:	4603      	mov	r3, r0
 8013c86:	461a      	mov	r2, r3
 8013c88:	687b      	ldr	r3, [r7, #4]
 8013c8a:	68db      	ldr	r3, [r3, #12]
 8013c8c:	4322      	orrs	r2, r4
 8013c8e:	b292      	uxth	r2, r2
 8013c90:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8013c92:	683b      	ldr	r3, [r7, #0]
 8013c94:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8013c96:	683b      	ldr	r3, [r7, #0]
 8013c98:	681b      	ldr	r3, [r3, #0]
 8013c9a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8013c9c:	68f8      	ldr	r0, [r7, #12]
 8013c9e:	f7fe fa52 	bl	8012146 <tcp_seg_free>
    while (next &&
 8013ca2:	683b      	ldr	r3, [r7, #0]
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d00e      	beq.n	8013cc6 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8013ca8:	687b      	ldr	r3, [r7, #4]
 8013caa:	891b      	ldrh	r3, [r3, #8]
 8013cac:	461a      	mov	r2, r3
 8013cae:	4b1d      	ldr	r3, [pc, #116]	; (8013d24 <tcp_oos_insert_segment+0x10c>)
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	441a      	add	r2, r3
 8013cb4:	683b      	ldr	r3, [r7, #0]
 8013cb6:	68db      	ldr	r3, [r3, #12]
 8013cb8:	685b      	ldr	r3, [r3, #4]
 8013cba:	6839      	ldr	r1, [r7, #0]
 8013cbc:	8909      	ldrh	r1, [r1, #8]
 8013cbe:	440b      	add	r3, r1
 8013cc0:	1ad3      	subs	r3, r2, r3
    while (next &&
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	daca      	bge.n	8013c5c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8013cc6:	683b      	ldr	r3, [r7, #0]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d01e      	beq.n	8013d0a <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	891b      	ldrh	r3, [r3, #8]
 8013cd0:	461a      	mov	r2, r3
 8013cd2:	4b14      	ldr	r3, [pc, #80]	; (8013d24 <tcp_oos_insert_segment+0x10c>)
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	441a      	add	r2, r3
 8013cd8:	683b      	ldr	r3, [r7, #0]
 8013cda:	68db      	ldr	r3, [r3, #12]
 8013cdc:	685b      	ldr	r3, [r3, #4]
 8013cde:	1ad3      	subs	r3, r2, r3
    if (next &&
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	dd12      	ble.n	8013d0a <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8013ce4:	683b      	ldr	r3, [r7, #0]
 8013ce6:	68db      	ldr	r3, [r3, #12]
 8013ce8:	685b      	ldr	r3, [r3, #4]
 8013cea:	b29a      	uxth	r2, r3
 8013cec:	4b0d      	ldr	r3, [pc, #52]	; (8013d24 <tcp_oos_insert_segment+0x10c>)
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	b29b      	uxth	r3, r3
 8013cf2:	1ad3      	subs	r3, r2, r3
 8013cf4:	b29a      	uxth	r2, r3
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	685a      	ldr	r2, [r3, #4]
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	891b      	ldrh	r3, [r3, #8]
 8013d02:	4619      	mov	r1, r3
 8013d04:	4610      	mov	r0, r2
 8013d06:	f7fc fe23 	bl	8010950 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	683a      	ldr	r2, [r7, #0]
 8013d0e:	601a      	str	r2, [r3, #0]
}
 8013d10:	bf00      	nop
 8013d12:	3714      	adds	r7, #20
 8013d14:	46bd      	mov	sp, r7
 8013d16:	bd90      	pop	{r4, r7, pc}
 8013d18:	0801d60c 	.word	0x0801d60c
 8013d1c:	0801d8cc 	.word	0x0801d8cc
 8013d20:	0801d658 	.word	0x0801d658
 8013d24:	200070e4 	.word	0x200070e4

08013d28 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8013d28:	b5b0      	push	{r4, r5, r7, lr}
 8013d2a:	b086      	sub	sp, #24
 8013d2c:	af00      	add	r7, sp, #0
 8013d2e:	60f8      	str	r0, [r7, #12]
 8013d30:	60b9      	str	r1, [r7, #8]
 8013d32:	607a      	str	r2, [r7, #4]
 8013d34:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8013d36:	e03e      	b.n	8013db6 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8013d38:	68bb      	ldr	r3, [r7, #8]
 8013d3a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8013d3c:	68bb      	ldr	r3, [r7, #8]
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8013d42:	697b      	ldr	r3, [r7, #20]
 8013d44:	685b      	ldr	r3, [r3, #4]
 8013d46:	4618      	mov	r0, r3
 8013d48:	f7fd f80e 	bl	8010d68 <pbuf_clen>
 8013d4c:	4603      	mov	r3, r0
 8013d4e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013d56:	8a7a      	ldrh	r2, [r7, #18]
 8013d58:	429a      	cmp	r2, r3
 8013d5a:	d906      	bls.n	8013d6a <tcp_free_acked_segments+0x42>
 8013d5c:	4b2a      	ldr	r3, [pc, #168]	; (8013e08 <tcp_free_acked_segments+0xe0>)
 8013d5e:	f240 4257 	movw	r2, #1111	; 0x457
 8013d62:	492a      	ldr	r1, [pc, #168]	; (8013e0c <tcp_free_acked_segments+0xe4>)
 8013d64:	482a      	ldr	r0, [pc, #168]	; (8013e10 <tcp_free_acked_segments+0xe8>)
 8013d66:	f005 fe4f 	bl	8019a08 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8013d6a:	68fb      	ldr	r3, [r7, #12]
 8013d6c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8013d70:	8a7b      	ldrh	r3, [r7, #18]
 8013d72:	1ad3      	subs	r3, r2, r3
 8013d74:	b29a      	uxth	r2, r3
 8013d76:	68fb      	ldr	r3, [r7, #12]
 8013d78:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8013d7c:	697b      	ldr	r3, [r7, #20]
 8013d7e:	891a      	ldrh	r2, [r3, #8]
 8013d80:	4b24      	ldr	r3, [pc, #144]	; (8013e14 <tcp_free_acked_segments+0xec>)
 8013d82:	881b      	ldrh	r3, [r3, #0]
 8013d84:	4413      	add	r3, r2
 8013d86:	b29a      	uxth	r2, r3
 8013d88:	4b22      	ldr	r3, [pc, #136]	; (8013e14 <tcp_free_acked_segments+0xec>)
 8013d8a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8013d8c:	6978      	ldr	r0, [r7, #20]
 8013d8e:	f7fe f9da 	bl	8012146 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8013d92:	68fb      	ldr	r3, [r7, #12]
 8013d94:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d00c      	beq.n	8013db6 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8013d9c:	68bb      	ldr	r3, [r7, #8]
 8013d9e:	2b00      	cmp	r3, #0
 8013da0:	d109      	bne.n	8013db6 <tcp_free_acked_segments+0x8e>
 8013da2:	683b      	ldr	r3, [r7, #0]
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	d106      	bne.n	8013db6 <tcp_free_acked_segments+0x8e>
 8013da8:	4b17      	ldr	r3, [pc, #92]	; (8013e08 <tcp_free_acked_segments+0xe0>)
 8013daa:	f240 4261 	movw	r2, #1121	; 0x461
 8013dae:	491a      	ldr	r1, [pc, #104]	; (8013e18 <tcp_free_acked_segments+0xf0>)
 8013db0:	4817      	ldr	r0, [pc, #92]	; (8013e10 <tcp_free_acked_segments+0xe8>)
 8013db2:	f005 fe29 	bl	8019a08 <iprintf>
  while (seg_list != NULL &&
 8013db6:	68bb      	ldr	r3, [r7, #8]
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d020      	beq.n	8013dfe <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8013dbc:	68bb      	ldr	r3, [r7, #8]
 8013dbe:	68db      	ldr	r3, [r3, #12]
 8013dc0:	685b      	ldr	r3, [r3, #4]
 8013dc2:	4618      	mov	r0, r3
 8013dc4:	f7fb fb79 	bl	800f4ba <lwip_htonl>
 8013dc8:	4604      	mov	r4, r0
 8013dca:	68bb      	ldr	r3, [r7, #8]
 8013dcc:	891b      	ldrh	r3, [r3, #8]
 8013dce:	461d      	mov	r5, r3
 8013dd0:	68bb      	ldr	r3, [r7, #8]
 8013dd2:	68db      	ldr	r3, [r3, #12]
 8013dd4:	899b      	ldrh	r3, [r3, #12]
 8013dd6:	b29b      	uxth	r3, r3
 8013dd8:	4618      	mov	r0, r3
 8013dda:	f7fb fb59 	bl	800f490 <lwip_htons>
 8013dde:	4603      	mov	r3, r0
 8013de0:	b2db      	uxtb	r3, r3
 8013de2:	f003 0303 	and.w	r3, r3, #3
 8013de6:	2b00      	cmp	r3, #0
 8013de8:	d001      	beq.n	8013dee <tcp_free_acked_segments+0xc6>
 8013dea:	2301      	movs	r3, #1
 8013dec:	e000      	b.n	8013df0 <tcp_free_acked_segments+0xc8>
 8013dee:	2300      	movs	r3, #0
 8013df0:	442b      	add	r3, r5
 8013df2:	18e2      	adds	r2, r4, r3
 8013df4:	4b09      	ldr	r3, [pc, #36]	; (8013e1c <tcp_free_acked_segments+0xf4>)
 8013df6:	681b      	ldr	r3, [r3, #0]
 8013df8:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8013dfa:	2b00      	cmp	r3, #0
 8013dfc:	dd9c      	ble.n	8013d38 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8013dfe:	68bb      	ldr	r3, [r7, #8]
}
 8013e00:	4618      	mov	r0, r3
 8013e02:	3718      	adds	r7, #24
 8013e04:	46bd      	mov	sp, r7
 8013e06:	bdb0      	pop	{r4, r5, r7, pc}
 8013e08:	0801d60c 	.word	0x0801d60c
 8013e0c:	0801d8f4 	.word	0x0801d8f4
 8013e10:	0801d658 	.word	0x0801d658
 8013e14:	200070ec 	.word	0x200070ec
 8013e18:	0801d91c 	.word	0x0801d91c
 8013e1c:	200070e8 	.word	0x200070e8

08013e20 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8013e20:	b5b0      	push	{r4, r5, r7, lr}
 8013e22:	b094      	sub	sp, #80	; 0x50
 8013e24:	af00      	add	r7, sp, #0
 8013e26:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8013e28:	2300      	movs	r3, #0
 8013e2a:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8013e2c:	687b      	ldr	r3, [r7, #4]
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	d106      	bne.n	8013e40 <tcp_receive+0x20>
 8013e32:	4b91      	ldr	r3, [pc, #580]	; (8014078 <tcp_receive+0x258>)
 8013e34:	f240 427b 	movw	r2, #1147	; 0x47b
 8013e38:	4990      	ldr	r1, [pc, #576]	; (801407c <tcp_receive+0x25c>)
 8013e3a:	4891      	ldr	r0, [pc, #580]	; (8014080 <tcp_receive+0x260>)
 8013e3c:	f005 fde4 	bl	8019a08 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	7d1b      	ldrb	r3, [r3, #20]
 8013e44:	2b03      	cmp	r3, #3
 8013e46:	d806      	bhi.n	8013e56 <tcp_receive+0x36>
 8013e48:	4b8b      	ldr	r3, [pc, #556]	; (8014078 <tcp_receive+0x258>)
 8013e4a:	f240 427c 	movw	r2, #1148	; 0x47c
 8013e4e:	498d      	ldr	r1, [pc, #564]	; (8014084 <tcp_receive+0x264>)
 8013e50:	488b      	ldr	r0, [pc, #556]	; (8014080 <tcp_receive+0x260>)
 8013e52:	f005 fdd9 	bl	8019a08 <iprintf>

  if (flags & TCP_ACK) {
 8013e56:	4b8c      	ldr	r3, [pc, #560]	; (8014088 <tcp_receive+0x268>)
 8013e58:	781b      	ldrb	r3, [r3, #0]
 8013e5a:	f003 0310 	and.w	r3, r3, #16
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	f000 8264 	beq.w	801432c <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013e6a:	461a      	mov	r2, r3
 8013e6c:	687b      	ldr	r3, [r7, #4]
 8013e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013e70:	4413      	add	r3, r2
 8013e72:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013e74:	687b      	ldr	r3, [r7, #4]
 8013e76:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013e78:	4b84      	ldr	r3, [pc, #528]	; (801408c <tcp_receive+0x26c>)
 8013e7a:	681b      	ldr	r3, [r3, #0]
 8013e7c:	1ad3      	subs	r3, r2, r3
 8013e7e:	2b00      	cmp	r3, #0
 8013e80:	db1b      	blt.n	8013eba <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8013e86:	4b81      	ldr	r3, [pc, #516]	; (801408c <tcp_receive+0x26c>)
 8013e88:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8013e8a:	429a      	cmp	r2, r3
 8013e8c:	d106      	bne.n	8013e9c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013e92:	4b7f      	ldr	r3, [pc, #508]	; (8014090 <tcp_receive+0x270>)
 8013e94:	681b      	ldr	r3, [r3, #0]
 8013e96:	1ad3      	subs	r3, r2, r3
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	db0e      	blt.n	8013eba <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8013ea0:	4b7b      	ldr	r3, [pc, #492]	; (8014090 <tcp_receive+0x270>)
 8013ea2:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8013ea4:	429a      	cmp	r2, r3
 8013ea6:	d125      	bne.n	8013ef4 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8013ea8:	4b7a      	ldr	r3, [pc, #488]	; (8014094 <tcp_receive+0x274>)
 8013eaa:	681b      	ldr	r3, [r3, #0]
 8013eac:	89db      	ldrh	r3, [r3, #14]
 8013eae:	b29a      	uxth	r2, r3
 8013eb0:	687b      	ldr	r3, [r7, #4]
 8013eb2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013eb6:	429a      	cmp	r2, r3
 8013eb8:	d91c      	bls.n	8013ef4 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8013eba:	4b76      	ldr	r3, [pc, #472]	; (8014094 <tcp_receive+0x274>)
 8013ebc:	681b      	ldr	r3, [r3, #0]
 8013ebe:	89db      	ldrh	r3, [r3, #14]
 8013ec0:	b29a      	uxth	r2, r3
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8013ed4:	429a      	cmp	r2, r3
 8013ed6:	d205      	bcs.n	8013ee4 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8013ee4:	4b69      	ldr	r3, [pc, #420]	; (801408c <tcp_receive+0x26c>)
 8013ee6:	681a      	ldr	r2, [r3, #0]
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8013eec:	4b68      	ldr	r3, [pc, #416]	; (8014090 <tcp_receive+0x270>)
 8013eee:	681a      	ldr	r2, [r3, #0]
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8013ef4:	4b66      	ldr	r3, [pc, #408]	; (8014090 <tcp_receive+0x270>)
 8013ef6:	681a      	ldr	r2, [r3, #0]
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013efc:	1ad3      	subs	r3, r2, r3
 8013efe:	2b00      	cmp	r3, #0
 8013f00:	dc58      	bgt.n	8013fb4 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8013f02:	4b65      	ldr	r3, [pc, #404]	; (8014098 <tcp_receive+0x278>)
 8013f04:	881b      	ldrh	r3, [r3, #0]
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d14b      	bne.n	8013fa2 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8013f0a:	687b      	ldr	r3, [r7, #4]
 8013f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013f0e:	687a      	ldr	r2, [r7, #4]
 8013f10:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8013f14:	4413      	add	r3, r2
 8013f16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013f18:	429a      	cmp	r2, r3
 8013f1a:	d142      	bne.n	8013fa2 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	db3d      	blt.n	8013fa2 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8013f2a:	4b59      	ldr	r3, [pc, #356]	; (8014090 <tcp_receive+0x270>)
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	429a      	cmp	r2, r3
 8013f30:	d137      	bne.n	8013fa2 <tcp_receive+0x182>
              found_dupack = 1;
 8013f32:	2301      	movs	r3, #1
 8013f34:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f3c:	2bff      	cmp	r3, #255	; 0xff
 8013f3e:	d007      	beq.n	8013f50 <tcp_receive+0x130>
                ++pcb->dupacks;
 8013f40:	687b      	ldr	r3, [r7, #4]
 8013f42:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f46:	3301      	adds	r3, #1
 8013f48:	b2da      	uxtb	r2, r3
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f56:	2b03      	cmp	r3, #3
 8013f58:	d91b      	bls.n	8013f92 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013f64:	4413      	add	r3, r2
 8013f66:	b29a      	uxth	r2, r3
 8013f68:	687b      	ldr	r3, [r7, #4]
 8013f6a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8013f6e:	429a      	cmp	r2, r3
 8013f70:	d30a      	bcc.n	8013f88 <tcp_receive+0x168>
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013f7c:	4413      	add	r3, r2
 8013f7e:	b29a      	uxth	r2, r3
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8013f86:	e004      	b.n	8013f92 <tcp_receive+0x172>
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013f8e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8013f92:	687b      	ldr	r3, [r7, #4]
 8013f94:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013f98:	2b02      	cmp	r3, #2
 8013f9a:	d902      	bls.n	8013fa2 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8013f9c:	6878      	ldr	r0, [r7, #4]
 8013f9e:	f001 feed 	bl	8015d7c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8013fa2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013fa4:	2b00      	cmp	r3, #0
 8013fa6:	f040 8161 	bne.w	801426c <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	2200      	movs	r2, #0
 8013fae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013fb2:	e15b      	b.n	801426c <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8013fb4:	4b36      	ldr	r3, [pc, #216]	; (8014090 <tcp_receive+0x270>)
 8013fb6:	681a      	ldr	r2, [r3, #0]
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013fbc:	1ad3      	subs	r3, r2, r3
 8013fbe:	3b01      	subs	r3, #1
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	f2c0 814e 	blt.w	8014262 <tcp_receive+0x442>
 8013fc6:	4b32      	ldr	r3, [pc, #200]	; (8014090 <tcp_receive+0x270>)
 8013fc8:	681a      	ldr	r2, [r3, #0]
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013fce:	1ad3      	subs	r3, r2, r3
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	f300 8146 	bgt.w	8014262 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	8b5b      	ldrh	r3, [r3, #26]
 8013fda:	f003 0304 	and.w	r3, r3, #4
 8013fde:	2b00      	cmp	r3, #0
 8013fe0:	d010      	beq.n	8014004 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	8b5b      	ldrh	r3, [r3, #26]
 8013fe6:	f023 0304 	bic.w	r3, r3, #4
 8013fea:	b29a      	uxth	r2, r3
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8013ff6:	687b      	ldr	r3, [r7, #4]
 8013ff8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	2200      	movs	r2, #0
 8014000:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	2200      	movs	r2, #0
 8014008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014012:	10db      	asrs	r3, r3, #3
 8014014:	b21b      	sxth	r3, r3
 8014016:	b29a      	uxth	r2, r3
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801401e:	b29b      	uxth	r3, r3
 8014020:	4413      	add	r3, r2
 8014022:	b29b      	uxth	r3, r3
 8014024:	b21a      	sxth	r2, r3
 8014026:	687b      	ldr	r3, [r7, #4]
 8014028:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801402c:	4b18      	ldr	r3, [pc, #96]	; (8014090 <tcp_receive+0x270>)
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	b29a      	uxth	r2, r3
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014036:	b29b      	uxth	r3, r3
 8014038:	1ad3      	subs	r3, r2, r3
 801403a:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801403c:	687b      	ldr	r3, [r7, #4]
 801403e:	2200      	movs	r2, #0
 8014040:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8014044:	4b12      	ldr	r3, [pc, #72]	; (8014090 <tcp_receive+0x270>)
 8014046:	681a      	ldr	r2, [r3, #0]
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	7d1b      	ldrb	r3, [r3, #20]
 8014050:	2b03      	cmp	r3, #3
 8014052:	f240 8097 	bls.w	8014184 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801405c:	687b      	ldr	r3, [r7, #4]
 801405e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8014062:	429a      	cmp	r2, r3
 8014064:	d245      	bcs.n	80140f2 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	8b5b      	ldrh	r3, [r3, #26]
 801406a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801406e:	2b00      	cmp	r3, #0
 8014070:	d014      	beq.n	801409c <tcp_receive+0x27c>
 8014072:	2301      	movs	r3, #1
 8014074:	e013      	b.n	801409e <tcp_receive+0x27e>
 8014076:	bf00      	nop
 8014078:	0801d60c 	.word	0x0801d60c
 801407c:	0801d93c 	.word	0x0801d93c
 8014080:	0801d658 	.word	0x0801d658
 8014084:	0801d958 	.word	0x0801d958
 8014088:	200070f0 	.word	0x200070f0
 801408c:	200070e4 	.word	0x200070e4
 8014090:	200070e8 	.word	0x200070e8
 8014094:	200070d4 	.word	0x200070d4
 8014098:	200070ee 	.word	0x200070ee
 801409c:	2302      	movs	r3, #2
 801409e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80140a2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80140a6:	b29a      	uxth	r2, r3
 80140a8:	687b      	ldr	r3, [r7, #4]
 80140aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80140ac:	fb12 f303 	smulbb	r3, r2, r3
 80140b0:	b29b      	uxth	r3, r3
 80140b2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80140b4:	4293      	cmp	r3, r2
 80140b6:	bf28      	it	cs
 80140b8:	4613      	movcs	r3, r2
 80140ba:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80140c2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80140c4:	4413      	add	r3, r2
 80140c6:	b29a      	uxth	r2, r3
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80140ce:	429a      	cmp	r2, r3
 80140d0:	d309      	bcc.n	80140e6 <tcp_receive+0x2c6>
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80140d8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80140da:	4413      	add	r3, r2
 80140dc:	b29a      	uxth	r2, r3
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80140e4:	e04e      	b.n	8014184 <tcp_receive+0x364>
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80140ec:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80140f0:	e048      	b.n	8014184 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80140f8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80140fa:	4413      	add	r3, r2
 80140fc:	b29a      	uxth	r2, r3
 80140fe:	687b      	ldr	r3, [r7, #4]
 8014100:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8014104:	429a      	cmp	r2, r3
 8014106:	d309      	bcc.n	801411c <tcp_receive+0x2fc>
 8014108:	687b      	ldr	r3, [r7, #4]
 801410a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801410e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8014110:	4413      	add	r3, r2
 8014112:	b29a      	uxth	r2, r3
 8014114:	687b      	ldr	r3, [r7, #4]
 8014116:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801411a:	e004      	b.n	8014126 <tcp_receive+0x306>
 801411c:	687b      	ldr	r3, [r7, #4]
 801411e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014122:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8014126:	687b      	ldr	r3, [r7, #4]
 8014128:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801412c:	687b      	ldr	r3, [r7, #4]
 801412e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014132:	429a      	cmp	r2, r3
 8014134:	d326      	bcc.n	8014184 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8014136:	687b      	ldr	r3, [r7, #4]
 8014138:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014142:	1ad3      	subs	r3, r2, r3
 8014144:	b29a      	uxth	r2, r3
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014156:	4413      	add	r3, r2
 8014158:	b29a      	uxth	r2, r3
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014160:	429a      	cmp	r2, r3
 8014162:	d30a      	bcc.n	801417a <tcp_receive+0x35a>
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801416a:	687b      	ldr	r3, [r7, #4]
 801416c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801416e:	4413      	add	r3, r2
 8014170:	b29a      	uxth	r2, r3
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8014178:	e004      	b.n	8014184 <tcp_receive+0x364>
 801417a:	687b      	ldr	r3, [r7, #4]
 801417c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014180:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801418c:	4a98      	ldr	r2, [pc, #608]	; (80143f0 <tcp_receive+0x5d0>)
 801418e:	6878      	ldr	r0, [r7, #4]
 8014190:	f7ff fdca 	bl	8013d28 <tcp_free_acked_segments>
 8014194:	4602      	mov	r2, r0
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80141a2:	4a94      	ldr	r2, [pc, #592]	; (80143f4 <tcp_receive+0x5d4>)
 80141a4:	6878      	ldr	r0, [r7, #4]
 80141a6:	f7ff fdbf 	bl	8013d28 <tcp_free_acked_segments>
 80141aa:	4602      	mov	r2, r0
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80141b4:	2b00      	cmp	r3, #0
 80141b6:	d104      	bne.n	80141c2 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 80141b8:	687b      	ldr	r3, [r7, #4]
 80141ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80141be:	861a      	strh	r2, [r3, #48]	; 0x30
 80141c0:	e002      	b.n	80141c8 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 80141c2:	687b      	ldr	r3, [r7, #4]
 80141c4:	2200      	movs	r2, #0
 80141c6:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	2200      	movs	r2, #0
 80141cc:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80141d2:	2b00      	cmp	r3, #0
 80141d4:	d103      	bne.n	80141de <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	2200      	movs	r2, #0
 80141da:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 80141e4:	4b84      	ldr	r3, [pc, #528]	; (80143f8 <tcp_receive+0x5d8>)
 80141e6:	881b      	ldrh	r3, [r3, #0]
 80141e8:	4413      	add	r3, r2
 80141ea:	b29a      	uxth	r2, r3
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	8b5b      	ldrh	r3, [r3, #26]
 80141f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	d035      	beq.n	801426a <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80141fe:	687b      	ldr	r3, [r7, #4]
 8014200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014202:	2b00      	cmp	r3, #0
 8014204:	d118      	bne.n	8014238 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8014206:	687b      	ldr	r3, [r7, #4]
 8014208:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801420a:	2b00      	cmp	r3, #0
 801420c:	d00c      	beq.n	8014228 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8014212:	687b      	ldr	r3, [r7, #4]
 8014214:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014216:	68db      	ldr	r3, [r3, #12]
 8014218:	685b      	ldr	r3, [r3, #4]
 801421a:	4618      	mov	r0, r3
 801421c:	f7fb f94d 	bl	800f4ba <lwip_htonl>
 8014220:	4603      	mov	r3, r0
 8014222:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8014224:	2b00      	cmp	r3, #0
 8014226:	dc20      	bgt.n	801426a <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	8b5b      	ldrh	r3, [r3, #26]
 801422c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014230:	b29a      	uxth	r2, r3
 8014232:	687b      	ldr	r3, [r7, #4]
 8014234:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014236:	e018      	b.n	801426a <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801423c:	687b      	ldr	r3, [r7, #4]
 801423e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014240:	68db      	ldr	r3, [r3, #12]
 8014242:	685b      	ldr	r3, [r3, #4]
 8014244:	4618      	mov	r0, r3
 8014246:	f7fb f938 	bl	800f4ba <lwip_htonl>
 801424a:	4603      	mov	r3, r0
 801424c:	1ae3      	subs	r3, r4, r3
 801424e:	2b00      	cmp	r3, #0
 8014250:	dc0b      	bgt.n	801426a <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	8b5b      	ldrh	r3, [r3, #26]
 8014256:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801425a:	b29a      	uxth	r2, r3
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014260:	e003      	b.n	801426a <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8014262:	6878      	ldr	r0, [r7, #4]
 8014264:	f001 ff76 	bl	8016154 <tcp_send_empty_ack>
 8014268:	e000      	b.n	801426c <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801426a:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014270:	2b00      	cmp	r3, #0
 8014272:	d05b      	beq.n	801432c <tcp_receive+0x50c>
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014278:	4b60      	ldr	r3, [pc, #384]	; (80143fc <tcp_receive+0x5dc>)
 801427a:	681b      	ldr	r3, [r3, #0]
 801427c:	1ad3      	subs	r3, r2, r3
 801427e:	2b00      	cmp	r3, #0
 8014280:	da54      	bge.n	801432c <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8014282:	4b5f      	ldr	r3, [pc, #380]	; (8014400 <tcp_receive+0x5e0>)
 8014284:	681b      	ldr	r3, [r3, #0]
 8014286:	b29a      	uxth	r2, r3
 8014288:	687b      	ldr	r3, [r7, #4]
 801428a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801428c:	b29b      	uxth	r3, r3
 801428e:	1ad3      	subs	r3, r2, r3
 8014290:	b29b      	uxth	r3, r3
 8014292:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8014296:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80142a0:	10db      	asrs	r3, r3, #3
 80142a2:	b21b      	sxth	r3, r3
 80142a4:	b29b      	uxth	r3, r3
 80142a6:	1ad3      	subs	r3, r2, r3
 80142a8:	b29b      	uxth	r3, r3
 80142aa:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80142b4:	b29a      	uxth	r2, r3
 80142b6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80142ba:	4413      	add	r3, r2
 80142bc:	b29b      	uxth	r3, r3
 80142be:	b21a      	sxth	r2, r3
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 80142c4:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80142c8:	2b00      	cmp	r3, #0
 80142ca:	da05      	bge.n	80142d8 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 80142cc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80142d0:	425b      	negs	r3, r3
 80142d2:	b29b      	uxth	r3, r3
 80142d4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80142d8:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80142e2:	109b      	asrs	r3, r3, #2
 80142e4:	b21b      	sxth	r3, r3
 80142e6:	b29b      	uxth	r3, r3
 80142e8:	1ad3      	subs	r3, r2, r3
 80142ea:	b29b      	uxth	r3, r3
 80142ec:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80142f6:	b29a      	uxth	r2, r3
 80142f8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80142fc:	4413      	add	r3, r2
 80142fe:	b29b      	uxth	r3, r3
 8014300:	b21a      	sxth	r2, r3
 8014302:	687b      	ldr	r3, [r7, #4]
 8014304:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801430c:	10db      	asrs	r3, r3, #3
 801430e:	b21b      	sxth	r3, r3
 8014310:	b29a      	uxth	r2, r3
 8014312:	687b      	ldr	r3, [r7, #4]
 8014314:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014318:	b29b      	uxth	r3, r3
 801431a:	4413      	add	r3, r2
 801431c:	b29b      	uxth	r3, r3
 801431e:	b21a      	sxth	r2, r3
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	2200      	movs	r2, #0
 801432a:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801432c:	4b35      	ldr	r3, [pc, #212]	; (8014404 <tcp_receive+0x5e4>)
 801432e:	881b      	ldrh	r3, [r3, #0]
 8014330:	2b00      	cmp	r3, #0
 8014332:	f000 84e2 	beq.w	8014cfa <tcp_receive+0xeda>
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	7d1b      	ldrb	r3, [r3, #20]
 801433a:	2b06      	cmp	r3, #6
 801433c:	f200 84dd 	bhi.w	8014cfa <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014344:	4b30      	ldr	r3, [pc, #192]	; (8014408 <tcp_receive+0x5e8>)
 8014346:	681b      	ldr	r3, [r3, #0]
 8014348:	1ad3      	subs	r3, r2, r3
 801434a:	3b01      	subs	r3, #1
 801434c:	2b00      	cmp	r3, #0
 801434e:	f2c0 808f 	blt.w	8014470 <tcp_receive+0x650>
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014356:	4b2b      	ldr	r3, [pc, #172]	; (8014404 <tcp_receive+0x5e4>)
 8014358:	881b      	ldrh	r3, [r3, #0]
 801435a:	4619      	mov	r1, r3
 801435c:	4b2a      	ldr	r3, [pc, #168]	; (8014408 <tcp_receive+0x5e8>)
 801435e:	681b      	ldr	r3, [r3, #0]
 8014360:	440b      	add	r3, r1
 8014362:	1ad3      	subs	r3, r2, r3
 8014364:	3301      	adds	r3, #1
 8014366:	2b00      	cmp	r3, #0
 8014368:	f300 8082 	bgt.w	8014470 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801436c:	4b27      	ldr	r3, [pc, #156]	; (801440c <tcp_receive+0x5ec>)
 801436e:	685b      	ldr	r3, [r3, #4]
 8014370:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014376:	4b24      	ldr	r3, [pc, #144]	; (8014408 <tcp_receive+0x5e8>)
 8014378:	681b      	ldr	r3, [r3, #0]
 801437a:	1ad3      	subs	r3, r2, r3
 801437c:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801437e:	4b23      	ldr	r3, [pc, #140]	; (801440c <tcp_receive+0x5ec>)
 8014380:	685b      	ldr	r3, [r3, #4]
 8014382:	2b00      	cmp	r3, #0
 8014384:	d106      	bne.n	8014394 <tcp_receive+0x574>
 8014386:	4b22      	ldr	r3, [pc, #136]	; (8014410 <tcp_receive+0x5f0>)
 8014388:	f240 5294 	movw	r2, #1428	; 0x594
 801438c:	4921      	ldr	r1, [pc, #132]	; (8014414 <tcp_receive+0x5f4>)
 801438e:	4822      	ldr	r0, [pc, #136]	; (8014418 <tcp_receive+0x5f8>)
 8014390:	f005 fb3a 	bl	8019a08 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8014394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014396:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 801439a:	4293      	cmp	r3, r2
 801439c:	d906      	bls.n	80143ac <tcp_receive+0x58c>
 801439e:	4b1c      	ldr	r3, [pc, #112]	; (8014410 <tcp_receive+0x5f0>)
 80143a0:	f240 5295 	movw	r2, #1429	; 0x595
 80143a4:	491d      	ldr	r1, [pc, #116]	; (801441c <tcp_receive+0x5fc>)
 80143a6:	481c      	ldr	r0, [pc, #112]	; (8014418 <tcp_receive+0x5f8>)
 80143a8:	f005 fb2e 	bl	8019a08 <iprintf>
      off = (u16_t)off32;
 80143ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143ae:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80143b2:	4b16      	ldr	r3, [pc, #88]	; (801440c <tcp_receive+0x5ec>)
 80143b4:	685b      	ldr	r3, [r3, #4]
 80143b6:	891b      	ldrh	r3, [r3, #8]
 80143b8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80143bc:	429a      	cmp	r2, r3
 80143be:	d906      	bls.n	80143ce <tcp_receive+0x5ae>
 80143c0:	4b13      	ldr	r3, [pc, #76]	; (8014410 <tcp_receive+0x5f0>)
 80143c2:	f240 5297 	movw	r2, #1431	; 0x597
 80143c6:	4916      	ldr	r1, [pc, #88]	; (8014420 <tcp_receive+0x600>)
 80143c8:	4813      	ldr	r0, [pc, #76]	; (8014418 <tcp_receive+0x5f8>)
 80143ca:	f005 fb1d 	bl	8019a08 <iprintf>
      inseg.len -= off;
 80143ce:	4b0f      	ldr	r3, [pc, #60]	; (801440c <tcp_receive+0x5ec>)
 80143d0:	891a      	ldrh	r2, [r3, #8]
 80143d2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80143d6:	1ad3      	subs	r3, r2, r3
 80143d8:	b29a      	uxth	r2, r3
 80143da:	4b0c      	ldr	r3, [pc, #48]	; (801440c <tcp_receive+0x5ec>)
 80143dc:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 80143de:	4b0b      	ldr	r3, [pc, #44]	; (801440c <tcp_receive+0x5ec>)
 80143e0:	685b      	ldr	r3, [r3, #4]
 80143e2:	891a      	ldrh	r2, [r3, #8]
 80143e4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80143e8:	1ad3      	subs	r3, r2, r3
 80143ea:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 80143ec:	e02a      	b.n	8014444 <tcp_receive+0x624>
 80143ee:	bf00      	nop
 80143f0:	0801d974 	.word	0x0801d974
 80143f4:	0801d97c 	.word	0x0801d97c
 80143f8:	200070ec 	.word	0x200070ec
 80143fc:	200070e8 	.word	0x200070e8
 8014400:	200070ac 	.word	0x200070ac
 8014404:	200070ee 	.word	0x200070ee
 8014408:	200070e4 	.word	0x200070e4
 801440c:	200070c4 	.word	0x200070c4
 8014410:	0801d60c 	.word	0x0801d60c
 8014414:	0801d984 	.word	0x0801d984
 8014418:	0801d658 	.word	0x0801d658
 801441c:	0801d994 	.word	0x0801d994
 8014420:	0801d9a4 	.word	0x0801d9a4
        off -= p->len;
 8014424:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014426:	895b      	ldrh	r3, [r3, #10]
 8014428:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801442c:	1ad3      	subs	r3, r2, r3
 801442e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8014432:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014434:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8014436:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8014438:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801443a:	2200      	movs	r2, #0
 801443c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801443e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014440:	681b      	ldr	r3, [r3, #0]
 8014442:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8014444:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014446:	895b      	ldrh	r3, [r3, #10]
 8014448:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801444c:	429a      	cmp	r2, r3
 801444e:	d8e9      	bhi.n	8014424 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8014450:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8014454:	4619      	mov	r1, r3
 8014456:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8014458:	f7fc fb78 	bl	8010b4c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801445c:	687b      	ldr	r3, [r7, #4]
 801445e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014460:	4a91      	ldr	r2, [pc, #580]	; (80146a8 <tcp_receive+0x888>)
 8014462:	6013      	str	r3, [r2, #0]
 8014464:	4b91      	ldr	r3, [pc, #580]	; (80146ac <tcp_receive+0x88c>)
 8014466:	68db      	ldr	r3, [r3, #12]
 8014468:	4a8f      	ldr	r2, [pc, #572]	; (80146a8 <tcp_receive+0x888>)
 801446a:	6812      	ldr	r2, [r2, #0]
 801446c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801446e:	e00d      	b.n	801448c <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8014470:	4b8d      	ldr	r3, [pc, #564]	; (80146a8 <tcp_receive+0x888>)
 8014472:	681a      	ldr	r2, [r3, #0]
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014478:	1ad3      	subs	r3, r2, r3
 801447a:	2b00      	cmp	r3, #0
 801447c:	da06      	bge.n	801448c <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801447e:	687b      	ldr	r3, [r7, #4]
 8014480:	8b5b      	ldrh	r3, [r3, #26]
 8014482:	f043 0302 	orr.w	r3, r3, #2
 8014486:	b29a      	uxth	r2, r3
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801448c:	4b86      	ldr	r3, [pc, #536]	; (80146a8 <tcp_receive+0x888>)
 801448e:	681a      	ldr	r2, [r3, #0]
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014494:	1ad3      	subs	r3, r2, r3
 8014496:	2b00      	cmp	r3, #0
 8014498:	f2c0 842a 	blt.w	8014cf0 <tcp_receive+0xed0>
 801449c:	4b82      	ldr	r3, [pc, #520]	; (80146a8 <tcp_receive+0x888>)
 801449e:	681a      	ldr	r2, [r3, #0]
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80144a4:	6879      	ldr	r1, [r7, #4]
 80144a6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80144a8:	440b      	add	r3, r1
 80144aa:	1ad3      	subs	r3, r2, r3
 80144ac:	3301      	adds	r3, #1
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	f300 841e 	bgt.w	8014cf0 <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80144b8:	4b7b      	ldr	r3, [pc, #492]	; (80146a8 <tcp_receive+0x888>)
 80144ba:	681b      	ldr	r3, [r3, #0]
 80144bc:	429a      	cmp	r2, r3
 80144be:	f040 829a 	bne.w	80149f6 <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80144c2:	4b7a      	ldr	r3, [pc, #488]	; (80146ac <tcp_receive+0x88c>)
 80144c4:	891c      	ldrh	r4, [r3, #8]
 80144c6:	4b79      	ldr	r3, [pc, #484]	; (80146ac <tcp_receive+0x88c>)
 80144c8:	68db      	ldr	r3, [r3, #12]
 80144ca:	899b      	ldrh	r3, [r3, #12]
 80144cc:	b29b      	uxth	r3, r3
 80144ce:	4618      	mov	r0, r3
 80144d0:	f7fa ffde 	bl	800f490 <lwip_htons>
 80144d4:	4603      	mov	r3, r0
 80144d6:	b2db      	uxtb	r3, r3
 80144d8:	f003 0303 	and.w	r3, r3, #3
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d001      	beq.n	80144e4 <tcp_receive+0x6c4>
 80144e0:	2301      	movs	r3, #1
 80144e2:	e000      	b.n	80144e6 <tcp_receive+0x6c6>
 80144e4:	2300      	movs	r3, #0
 80144e6:	4423      	add	r3, r4
 80144e8:	b29a      	uxth	r2, r3
 80144ea:	4b71      	ldr	r3, [pc, #452]	; (80146b0 <tcp_receive+0x890>)
 80144ec:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80144f2:	4b6f      	ldr	r3, [pc, #444]	; (80146b0 <tcp_receive+0x890>)
 80144f4:	881b      	ldrh	r3, [r3, #0]
 80144f6:	429a      	cmp	r2, r3
 80144f8:	d275      	bcs.n	80145e6 <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80144fa:	4b6c      	ldr	r3, [pc, #432]	; (80146ac <tcp_receive+0x88c>)
 80144fc:	68db      	ldr	r3, [r3, #12]
 80144fe:	899b      	ldrh	r3, [r3, #12]
 8014500:	b29b      	uxth	r3, r3
 8014502:	4618      	mov	r0, r3
 8014504:	f7fa ffc4 	bl	800f490 <lwip_htons>
 8014508:	4603      	mov	r3, r0
 801450a:	b2db      	uxtb	r3, r3
 801450c:	f003 0301 	and.w	r3, r3, #1
 8014510:	2b00      	cmp	r3, #0
 8014512:	d01f      	beq.n	8014554 <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8014514:	4b65      	ldr	r3, [pc, #404]	; (80146ac <tcp_receive+0x88c>)
 8014516:	68db      	ldr	r3, [r3, #12]
 8014518:	899b      	ldrh	r3, [r3, #12]
 801451a:	b29b      	uxth	r3, r3
 801451c:	b21b      	sxth	r3, r3
 801451e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8014522:	b21c      	sxth	r4, r3
 8014524:	4b61      	ldr	r3, [pc, #388]	; (80146ac <tcp_receive+0x88c>)
 8014526:	68db      	ldr	r3, [r3, #12]
 8014528:	899b      	ldrh	r3, [r3, #12]
 801452a:	b29b      	uxth	r3, r3
 801452c:	4618      	mov	r0, r3
 801452e:	f7fa ffaf 	bl	800f490 <lwip_htons>
 8014532:	4603      	mov	r3, r0
 8014534:	b2db      	uxtb	r3, r3
 8014536:	b29b      	uxth	r3, r3
 8014538:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801453c:	b29b      	uxth	r3, r3
 801453e:	4618      	mov	r0, r3
 8014540:	f7fa ffa6 	bl	800f490 <lwip_htons>
 8014544:	4603      	mov	r3, r0
 8014546:	b21b      	sxth	r3, r3
 8014548:	4323      	orrs	r3, r4
 801454a:	b21a      	sxth	r2, r3
 801454c:	4b57      	ldr	r3, [pc, #348]	; (80146ac <tcp_receive+0x88c>)
 801454e:	68db      	ldr	r3, [r3, #12]
 8014550:	b292      	uxth	r2, r2
 8014552:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8014554:	687b      	ldr	r3, [r7, #4]
 8014556:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014558:	4b54      	ldr	r3, [pc, #336]	; (80146ac <tcp_receive+0x88c>)
 801455a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801455c:	4b53      	ldr	r3, [pc, #332]	; (80146ac <tcp_receive+0x88c>)
 801455e:	68db      	ldr	r3, [r3, #12]
 8014560:	899b      	ldrh	r3, [r3, #12]
 8014562:	b29b      	uxth	r3, r3
 8014564:	4618      	mov	r0, r3
 8014566:	f7fa ff93 	bl	800f490 <lwip_htons>
 801456a:	4603      	mov	r3, r0
 801456c:	b2db      	uxtb	r3, r3
 801456e:	f003 0302 	and.w	r3, r3, #2
 8014572:	2b00      	cmp	r3, #0
 8014574:	d005      	beq.n	8014582 <tcp_receive+0x762>
            inseg.len -= 1;
 8014576:	4b4d      	ldr	r3, [pc, #308]	; (80146ac <tcp_receive+0x88c>)
 8014578:	891b      	ldrh	r3, [r3, #8]
 801457a:	3b01      	subs	r3, #1
 801457c:	b29a      	uxth	r2, r3
 801457e:	4b4b      	ldr	r3, [pc, #300]	; (80146ac <tcp_receive+0x88c>)
 8014580:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8014582:	4b4a      	ldr	r3, [pc, #296]	; (80146ac <tcp_receive+0x88c>)
 8014584:	685b      	ldr	r3, [r3, #4]
 8014586:	4a49      	ldr	r2, [pc, #292]	; (80146ac <tcp_receive+0x88c>)
 8014588:	8912      	ldrh	r2, [r2, #8]
 801458a:	4611      	mov	r1, r2
 801458c:	4618      	mov	r0, r3
 801458e:	f7fc f9df 	bl	8010950 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8014592:	4b46      	ldr	r3, [pc, #280]	; (80146ac <tcp_receive+0x88c>)
 8014594:	891c      	ldrh	r4, [r3, #8]
 8014596:	4b45      	ldr	r3, [pc, #276]	; (80146ac <tcp_receive+0x88c>)
 8014598:	68db      	ldr	r3, [r3, #12]
 801459a:	899b      	ldrh	r3, [r3, #12]
 801459c:	b29b      	uxth	r3, r3
 801459e:	4618      	mov	r0, r3
 80145a0:	f7fa ff76 	bl	800f490 <lwip_htons>
 80145a4:	4603      	mov	r3, r0
 80145a6:	b2db      	uxtb	r3, r3
 80145a8:	f003 0303 	and.w	r3, r3, #3
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d001      	beq.n	80145b4 <tcp_receive+0x794>
 80145b0:	2301      	movs	r3, #1
 80145b2:	e000      	b.n	80145b6 <tcp_receive+0x796>
 80145b4:	2300      	movs	r3, #0
 80145b6:	4423      	add	r3, r4
 80145b8:	b29a      	uxth	r2, r3
 80145ba:	4b3d      	ldr	r3, [pc, #244]	; (80146b0 <tcp_receive+0x890>)
 80145bc:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80145be:	4b3c      	ldr	r3, [pc, #240]	; (80146b0 <tcp_receive+0x890>)
 80145c0:	881b      	ldrh	r3, [r3, #0]
 80145c2:	461a      	mov	r2, r3
 80145c4:	4b38      	ldr	r3, [pc, #224]	; (80146a8 <tcp_receive+0x888>)
 80145c6:	681b      	ldr	r3, [r3, #0]
 80145c8:	441a      	add	r2, r3
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80145ce:	6879      	ldr	r1, [r7, #4]
 80145d0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80145d2:	440b      	add	r3, r1
 80145d4:	429a      	cmp	r2, r3
 80145d6:	d006      	beq.n	80145e6 <tcp_receive+0x7c6>
 80145d8:	4b36      	ldr	r3, [pc, #216]	; (80146b4 <tcp_receive+0x894>)
 80145da:	f240 52cb 	movw	r2, #1483	; 0x5cb
 80145de:	4936      	ldr	r1, [pc, #216]	; (80146b8 <tcp_receive+0x898>)
 80145e0:	4836      	ldr	r0, [pc, #216]	; (80146bc <tcp_receive+0x89c>)
 80145e2:	f005 fa11 	bl	8019a08 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	f000 80e7 	beq.w	80147be <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80145f0:	4b2e      	ldr	r3, [pc, #184]	; (80146ac <tcp_receive+0x88c>)
 80145f2:	68db      	ldr	r3, [r3, #12]
 80145f4:	899b      	ldrh	r3, [r3, #12]
 80145f6:	b29b      	uxth	r3, r3
 80145f8:	4618      	mov	r0, r3
 80145fa:	f7fa ff49 	bl	800f490 <lwip_htons>
 80145fe:	4603      	mov	r3, r0
 8014600:	b2db      	uxtb	r3, r3
 8014602:	f003 0301 	and.w	r3, r3, #1
 8014606:	2b00      	cmp	r3, #0
 8014608:	d010      	beq.n	801462c <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801460a:	e00a      	b.n	8014622 <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014610:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014616:	681a      	ldr	r2, [r3, #0]
 8014618:	687b      	ldr	r3, [r7, #4]
 801461a:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 801461c:	68f8      	ldr	r0, [r7, #12]
 801461e:	f7fd fd92 	bl	8012146 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014626:	2b00      	cmp	r3, #0
 8014628:	d1f0      	bne.n	801460c <tcp_receive+0x7ec>
 801462a:	e0c8      	b.n	80147be <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014630:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8014632:	e052      	b.n	80146da <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014636:	68db      	ldr	r3, [r3, #12]
 8014638:	899b      	ldrh	r3, [r3, #12]
 801463a:	b29b      	uxth	r3, r3
 801463c:	4618      	mov	r0, r3
 801463e:	f7fa ff27 	bl	800f490 <lwip_htons>
 8014642:	4603      	mov	r3, r0
 8014644:	b2db      	uxtb	r3, r3
 8014646:	f003 0301 	and.w	r3, r3, #1
 801464a:	2b00      	cmp	r3, #0
 801464c:	d03d      	beq.n	80146ca <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801464e:	4b17      	ldr	r3, [pc, #92]	; (80146ac <tcp_receive+0x88c>)
 8014650:	68db      	ldr	r3, [r3, #12]
 8014652:	899b      	ldrh	r3, [r3, #12]
 8014654:	b29b      	uxth	r3, r3
 8014656:	4618      	mov	r0, r3
 8014658:	f7fa ff1a 	bl	800f490 <lwip_htons>
 801465c:	4603      	mov	r3, r0
 801465e:	b2db      	uxtb	r3, r3
 8014660:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8014664:	2b00      	cmp	r3, #0
 8014666:	d130      	bne.n	80146ca <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8014668:	4b10      	ldr	r3, [pc, #64]	; (80146ac <tcp_receive+0x88c>)
 801466a:	68db      	ldr	r3, [r3, #12]
 801466c:	899b      	ldrh	r3, [r3, #12]
 801466e:	b29c      	uxth	r4, r3
 8014670:	2001      	movs	r0, #1
 8014672:	f7fa ff0d 	bl	800f490 <lwip_htons>
 8014676:	4603      	mov	r3, r0
 8014678:	461a      	mov	r2, r3
 801467a:	4b0c      	ldr	r3, [pc, #48]	; (80146ac <tcp_receive+0x88c>)
 801467c:	68db      	ldr	r3, [r3, #12]
 801467e:	4322      	orrs	r2, r4
 8014680:	b292      	uxth	r2, r2
 8014682:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8014684:	4b09      	ldr	r3, [pc, #36]	; (80146ac <tcp_receive+0x88c>)
 8014686:	891c      	ldrh	r4, [r3, #8]
 8014688:	4b08      	ldr	r3, [pc, #32]	; (80146ac <tcp_receive+0x88c>)
 801468a:	68db      	ldr	r3, [r3, #12]
 801468c:	899b      	ldrh	r3, [r3, #12]
 801468e:	b29b      	uxth	r3, r3
 8014690:	4618      	mov	r0, r3
 8014692:	f7fa fefd 	bl	800f490 <lwip_htons>
 8014696:	4603      	mov	r3, r0
 8014698:	b2db      	uxtb	r3, r3
 801469a:	f003 0303 	and.w	r3, r3, #3
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d00e      	beq.n	80146c0 <tcp_receive+0x8a0>
 80146a2:	2301      	movs	r3, #1
 80146a4:	e00d      	b.n	80146c2 <tcp_receive+0x8a2>
 80146a6:	bf00      	nop
 80146a8:	200070e4 	.word	0x200070e4
 80146ac:	200070c4 	.word	0x200070c4
 80146b0:	200070ee 	.word	0x200070ee
 80146b4:	0801d60c 	.word	0x0801d60c
 80146b8:	0801d9b4 	.word	0x0801d9b4
 80146bc:	0801d658 	.word	0x0801d658
 80146c0:	2300      	movs	r3, #0
 80146c2:	4423      	add	r3, r4
 80146c4:	b29a      	uxth	r2, r3
 80146c6:	4b98      	ldr	r3, [pc, #608]	; (8014928 <tcp_receive+0xb08>)
 80146c8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80146ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146cc:	613b      	str	r3, [r7, #16]
              next = next->next;
 80146ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 80146d4:	6938      	ldr	r0, [r7, #16]
 80146d6:	f7fd fd36 	bl	8012146 <tcp_seg_free>
            while (next &&
 80146da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146dc:	2b00      	cmp	r3, #0
 80146de:	d00e      	beq.n	80146fe <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80146e0:	4b91      	ldr	r3, [pc, #580]	; (8014928 <tcp_receive+0xb08>)
 80146e2:	881b      	ldrh	r3, [r3, #0]
 80146e4:	461a      	mov	r2, r3
 80146e6:	4b91      	ldr	r3, [pc, #580]	; (801492c <tcp_receive+0xb0c>)
 80146e8:	681b      	ldr	r3, [r3, #0]
 80146ea:	441a      	add	r2, r3
 80146ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80146ee:	68db      	ldr	r3, [r3, #12]
 80146f0:	685b      	ldr	r3, [r3, #4]
 80146f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80146f4:	8909      	ldrh	r1, [r1, #8]
 80146f6:	440b      	add	r3, r1
 80146f8:	1ad3      	subs	r3, r2, r3
            while (next &&
 80146fa:	2b00      	cmp	r3, #0
 80146fc:	da9a      	bge.n	8014634 <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80146fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014700:	2b00      	cmp	r3, #0
 8014702:	d059      	beq.n	80147b8 <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 8014704:	4b88      	ldr	r3, [pc, #544]	; (8014928 <tcp_receive+0xb08>)
 8014706:	881b      	ldrh	r3, [r3, #0]
 8014708:	461a      	mov	r2, r3
 801470a:	4b88      	ldr	r3, [pc, #544]	; (801492c <tcp_receive+0xb0c>)
 801470c:	681b      	ldr	r3, [r3, #0]
 801470e:	441a      	add	r2, r3
 8014710:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8014712:	68db      	ldr	r3, [r3, #12]
 8014714:	685b      	ldr	r3, [r3, #4]
 8014716:	1ad3      	subs	r3, r2, r3
            if (next &&
 8014718:	2b00      	cmp	r3, #0
 801471a:	dd4d      	ble.n	80147b8 <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801471c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801471e:	68db      	ldr	r3, [r3, #12]
 8014720:	685b      	ldr	r3, [r3, #4]
 8014722:	b29a      	uxth	r2, r3
 8014724:	4b81      	ldr	r3, [pc, #516]	; (801492c <tcp_receive+0xb0c>)
 8014726:	681b      	ldr	r3, [r3, #0]
 8014728:	b29b      	uxth	r3, r3
 801472a:	1ad3      	subs	r3, r2, r3
 801472c:	b29a      	uxth	r2, r3
 801472e:	4b80      	ldr	r3, [pc, #512]	; (8014930 <tcp_receive+0xb10>)
 8014730:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8014732:	4b7f      	ldr	r3, [pc, #508]	; (8014930 <tcp_receive+0xb10>)
 8014734:	68db      	ldr	r3, [r3, #12]
 8014736:	899b      	ldrh	r3, [r3, #12]
 8014738:	b29b      	uxth	r3, r3
 801473a:	4618      	mov	r0, r3
 801473c:	f7fa fea8 	bl	800f490 <lwip_htons>
 8014740:	4603      	mov	r3, r0
 8014742:	b2db      	uxtb	r3, r3
 8014744:	f003 0302 	and.w	r3, r3, #2
 8014748:	2b00      	cmp	r3, #0
 801474a:	d005      	beq.n	8014758 <tcp_receive+0x938>
                inseg.len -= 1;
 801474c:	4b78      	ldr	r3, [pc, #480]	; (8014930 <tcp_receive+0xb10>)
 801474e:	891b      	ldrh	r3, [r3, #8]
 8014750:	3b01      	subs	r3, #1
 8014752:	b29a      	uxth	r2, r3
 8014754:	4b76      	ldr	r3, [pc, #472]	; (8014930 <tcp_receive+0xb10>)
 8014756:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8014758:	4b75      	ldr	r3, [pc, #468]	; (8014930 <tcp_receive+0xb10>)
 801475a:	685b      	ldr	r3, [r3, #4]
 801475c:	4a74      	ldr	r2, [pc, #464]	; (8014930 <tcp_receive+0xb10>)
 801475e:	8912      	ldrh	r2, [r2, #8]
 8014760:	4611      	mov	r1, r2
 8014762:	4618      	mov	r0, r3
 8014764:	f7fc f8f4 	bl	8010950 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8014768:	4b71      	ldr	r3, [pc, #452]	; (8014930 <tcp_receive+0xb10>)
 801476a:	891c      	ldrh	r4, [r3, #8]
 801476c:	4b70      	ldr	r3, [pc, #448]	; (8014930 <tcp_receive+0xb10>)
 801476e:	68db      	ldr	r3, [r3, #12]
 8014770:	899b      	ldrh	r3, [r3, #12]
 8014772:	b29b      	uxth	r3, r3
 8014774:	4618      	mov	r0, r3
 8014776:	f7fa fe8b 	bl	800f490 <lwip_htons>
 801477a:	4603      	mov	r3, r0
 801477c:	b2db      	uxtb	r3, r3
 801477e:	f003 0303 	and.w	r3, r3, #3
 8014782:	2b00      	cmp	r3, #0
 8014784:	d001      	beq.n	801478a <tcp_receive+0x96a>
 8014786:	2301      	movs	r3, #1
 8014788:	e000      	b.n	801478c <tcp_receive+0x96c>
 801478a:	2300      	movs	r3, #0
 801478c:	4423      	add	r3, r4
 801478e:	b29a      	uxth	r2, r3
 8014790:	4b65      	ldr	r3, [pc, #404]	; (8014928 <tcp_receive+0xb08>)
 8014792:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8014794:	4b64      	ldr	r3, [pc, #400]	; (8014928 <tcp_receive+0xb08>)
 8014796:	881b      	ldrh	r3, [r3, #0]
 8014798:	461a      	mov	r2, r3
 801479a:	4b64      	ldr	r3, [pc, #400]	; (801492c <tcp_receive+0xb0c>)
 801479c:	681b      	ldr	r3, [r3, #0]
 801479e:	441a      	add	r2, r3
 80147a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80147a2:	68db      	ldr	r3, [r3, #12]
 80147a4:	685b      	ldr	r3, [r3, #4]
 80147a6:	429a      	cmp	r2, r3
 80147a8:	d006      	beq.n	80147b8 <tcp_receive+0x998>
 80147aa:	4b62      	ldr	r3, [pc, #392]	; (8014934 <tcp_receive+0xb14>)
 80147ac:	f240 52fc 	movw	r2, #1532	; 0x5fc
 80147b0:	4961      	ldr	r1, [pc, #388]	; (8014938 <tcp_receive+0xb18>)
 80147b2:	4862      	ldr	r0, [pc, #392]	; (801493c <tcp_receive+0xb1c>)
 80147b4:	f005 f928 	bl	8019a08 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80147bc:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80147be:	4b5a      	ldr	r3, [pc, #360]	; (8014928 <tcp_receive+0xb08>)
 80147c0:	881b      	ldrh	r3, [r3, #0]
 80147c2:	461a      	mov	r2, r3
 80147c4:	4b59      	ldr	r3, [pc, #356]	; (801492c <tcp_receive+0xb0c>)
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	441a      	add	r2, r3
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80147d2:	4b55      	ldr	r3, [pc, #340]	; (8014928 <tcp_receive+0xb08>)
 80147d4:	881b      	ldrh	r3, [r3, #0]
 80147d6:	429a      	cmp	r2, r3
 80147d8:	d206      	bcs.n	80147e8 <tcp_receive+0x9c8>
 80147da:	4b56      	ldr	r3, [pc, #344]	; (8014934 <tcp_receive+0xb14>)
 80147dc:	f240 6207 	movw	r2, #1543	; 0x607
 80147e0:	4957      	ldr	r1, [pc, #348]	; (8014940 <tcp_receive+0xb20>)
 80147e2:	4856      	ldr	r0, [pc, #344]	; (801493c <tcp_receive+0xb1c>)
 80147e4:	f005 f910 	bl	8019a08 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80147ec:	4b4e      	ldr	r3, [pc, #312]	; (8014928 <tcp_receive+0xb08>)
 80147ee:	881b      	ldrh	r3, [r3, #0]
 80147f0:	1ad3      	subs	r3, r2, r3
 80147f2:	b29a      	uxth	r2, r3
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80147f8:	6878      	ldr	r0, [r7, #4]
 80147fa:	f7fc ffc1 	bl	8011780 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80147fe:	4b4c      	ldr	r3, [pc, #304]	; (8014930 <tcp_receive+0xb10>)
 8014800:	685b      	ldr	r3, [r3, #4]
 8014802:	891b      	ldrh	r3, [r3, #8]
 8014804:	2b00      	cmp	r3, #0
 8014806:	d006      	beq.n	8014816 <tcp_receive+0x9f6>
          recv_data = inseg.p;
 8014808:	4b49      	ldr	r3, [pc, #292]	; (8014930 <tcp_receive+0xb10>)
 801480a:	685b      	ldr	r3, [r3, #4]
 801480c:	4a4d      	ldr	r2, [pc, #308]	; (8014944 <tcp_receive+0xb24>)
 801480e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8014810:	4b47      	ldr	r3, [pc, #284]	; (8014930 <tcp_receive+0xb10>)
 8014812:	2200      	movs	r2, #0
 8014814:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8014816:	4b46      	ldr	r3, [pc, #280]	; (8014930 <tcp_receive+0xb10>)
 8014818:	68db      	ldr	r3, [r3, #12]
 801481a:	899b      	ldrh	r3, [r3, #12]
 801481c:	b29b      	uxth	r3, r3
 801481e:	4618      	mov	r0, r3
 8014820:	f7fa fe36 	bl	800f490 <lwip_htons>
 8014824:	4603      	mov	r3, r0
 8014826:	b2db      	uxtb	r3, r3
 8014828:	f003 0301 	and.w	r3, r3, #1
 801482c:	2b00      	cmp	r3, #0
 801482e:	f000 80b8 	beq.w	80149a2 <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8014832:	4b45      	ldr	r3, [pc, #276]	; (8014948 <tcp_receive+0xb28>)
 8014834:	781b      	ldrb	r3, [r3, #0]
 8014836:	f043 0320 	orr.w	r3, r3, #32
 801483a:	b2da      	uxtb	r2, r3
 801483c:	4b42      	ldr	r3, [pc, #264]	; (8014948 <tcp_receive+0xb28>)
 801483e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8014840:	e0af      	b.n	80149a2 <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014846:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8014848:	687b      	ldr	r3, [r7, #4]
 801484a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801484c:	68db      	ldr	r3, [r3, #12]
 801484e:	685b      	ldr	r3, [r3, #4]
 8014850:	4a36      	ldr	r2, [pc, #216]	; (801492c <tcp_receive+0xb0c>)
 8014852:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8014854:	68bb      	ldr	r3, [r7, #8]
 8014856:	891b      	ldrh	r3, [r3, #8]
 8014858:	461c      	mov	r4, r3
 801485a:	68bb      	ldr	r3, [r7, #8]
 801485c:	68db      	ldr	r3, [r3, #12]
 801485e:	899b      	ldrh	r3, [r3, #12]
 8014860:	b29b      	uxth	r3, r3
 8014862:	4618      	mov	r0, r3
 8014864:	f7fa fe14 	bl	800f490 <lwip_htons>
 8014868:	4603      	mov	r3, r0
 801486a:	b2db      	uxtb	r3, r3
 801486c:	f003 0303 	and.w	r3, r3, #3
 8014870:	2b00      	cmp	r3, #0
 8014872:	d001      	beq.n	8014878 <tcp_receive+0xa58>
 8014874:	2301      	movs	r3, #1
 8014876:	e000      	b.n	801487a <tcp_receive+0xa5a>
 8014878:	2300      	movs	r3, #0
 801487a:	191a      	adds	r2, r3, r4
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014880:	441a      	add	r2, r3
 8014882:	687b      	ldr	r3, [r7, #4]
 8014884:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801488a:	461c      	mov	r4, r3
 801488c:	68bb      	ldr	r3, [r7, #8]
 801488e:	891b      	ldrh	r3, [r3, #8]
 8014890:	461d      	mov	r5, r3
 8014892:	68bb      	ldr	r3, [r7, #8]
 8014894:	68db      	ldr	r3, [r3, #12]
 8014896:	899b      	ldrh	r3, [r3, #12]
 8014898:	b29b      	uxth	r3, r3
 801489a:	4618      	mov	r0, r3
 801489c:	f7fa fdf8 	bl	800f490 <lwip_htons>
 80148a0:	4603      	mov	r3, r0
 80148a2:	b2db      	uxtb	r3, r3
 80148a4:	f003 0303 	and.w	r3, r3, #3
 80148a8:	2b00      	cmp	r3, #0
 80148aa:	d001      	beq.n	80148b0 <tcp_receive+0xa90>
 80148ac:	2301      	movs	r3, #1
 80148ae:	e000      	b.n	80148b2 <tcp_receive+0xa92>
 80148b0:	2300      	movs	r3, #0
 80148b2:	442b      	add	r3, r5
 80148b4:	429c      	cmp	r4, r3
 80148b6:	d206      	bcs.n	80148c6 <tcp_receive+0xaa6>
 80148b8:	4b1e      	ldr	r3, [pc, #120]	; (8014934 <tcp_receive+0xb14>)
 80148ba:	f240 622b 	movw	r2, #1579	; 0x62b
 80148be:	4923      	ldr	r1, [pc, #140]	; (801494c <tcp_receive+0xb2c>)
 80148c0:	481e      	ldr	r0, [pc, #120]	; (801493c <tcp_receive+0xb1c>)
 80148c2:	f005 f8a1 	bl	8019a08 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80148c6:	68bb      	ldr	r3, [r7, #8]
 80148c8:	891b      	ldrh	r3, [r3, #8]
 80148ca:	461c      	mov	r4, r3
 80148cc:	68bb      	ldr	r3, [r7, #8]
 80148ce:	68db      	ldr	r3, [r3, #12]
 80148d0:	899b      	ldrh	r3, [r3, #12]
 80148d2:	b29b      	uxth	r3, r3
 80148d4:	4618      	mov	r0, r3
 80148d6:	f7fa fddb 	bl	800f490 <lwip_htons>
 80148da:	4603      	mov	r3, r0
 80148dc:	b2db      	uxtb	r3, r3
 80148de:	f003 0303 	and.w	r3, r3, #3
 80148e2:	2b00      	cmp	r3, #0
 80148e4:	d001      	beq.n	80148ea <tcp_receive+0xaca>
 80148e6:	2301      	movs	r3, #1
 80148e8:	e000      	b.n	80148ec <tcp_receive+0xacc>
 80148ea:	2300      	movs	r3, #0
 80148ec:	1919      	adds	r1, r3, r4
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80148f2:	b28b      	uxth	r3, r1
 80148f4:	1ad3      	subs	r3, r2, r3
 80148f6:	b29a      	uxth	r2, r3
 80148f8:	687b      	ldr	r3, [r7, #4]
 80148fa:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80148fc:	6878      	ldr	r0, [r7, #4]
 80148fe:	f7fc ff3f 	bl	8011780 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8014902:	68bb      	ldr	r3, [r7, #8]
 8014904:	685b      	ldr	r3, [r3, #4]
 8014906:	891b      	ldrh	r3, [r3, #8]
 8014908:	2b00      	cmp	r3, #0
 801490a:	d028      	beq.n	801495e <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801490c:	4b0d      	ldr	r3, [pc, #52]	; (8014944 <tcp_receive+0xb24>)
 801490e:	681b      	ldr	r3, [r3, #0]
 8014910:	2b00      	cmp	r3, #0
 8014912:	d01d      	beq.n	8014950 <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 8014914:	4b0b      	ldr	r3, [pc, #44]	; (8014944 <tcp_receive+0xb24>)
 8014916:	681a      	ldr	r2, [r3, #0]
 8014918:	68bb      	ldr	r3, [r7, #8]
 801491a:	685b      	ldr	r3, [r3, #4]
 801491c:	4619      	mov	r1, r3
 801491e:	4610      	mov	r0, r2
 8014920:	f7fc fa5c 	bl	8010ddc <pbuf_cat>
 8014924:	e018      	b.n	8014958 <tcp_receive+0xb38>
 8014926:	bf00      	nop
 8014928:	200070ee 	.word	0x200070ee
 801492c:	200070e4 	.word	0x200070e4
 8014930:	200070c4 	.word	0x200070c4
 8014934:	0801d60c 	.word	0x0801d60c
 8014938:	0801d9ec 	.word	0x0801d9ec
 801493c:	0801d658 	.word	0x0801d658
 8014940:	0801da28 	.word	0x0801da28
 8014944:	200070f4 	.word	0x200070f4
 8014948:	200070f1 	.word	0x200070f1
 801494c:	0801da48 	.word	0x0801da48
            } else {
              recv_data = cseg->p;
 8014950:	68bb      	ldr	r3, [r7, #8]
 8014952:	685b      	ldr	r3, [r3, #4]
 8014954:	4a70      	ldr	r2, [pc, #448]	; (8014b18 <tcp_receive+0xcf8>)
 8014956:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8014958:	68bb      	ldr	r3, [r7, #8]
 801495a:	2200      	movs	r2, #0
 801495c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801495e:	68bb      	ldr	r3, [r7, #8]
 8014960:	68db      	ldr	r3, [r3, #12]
 8014962:	899b      	ldrh	r3, [r3, #12]
 8014964:	b29b      	uxth	r3, r3
 8014966:	4618      	mov	r0, r3
 8014968:	f7fa fd92 	bl	800f490 <lwip_htons>
 801496c:	4603      	mov	r3, r0
 801496e:	b2db      	uxtb	r3, r3
 8014970:	f003 0301 	and.w	r3, r3, #1
 8014974:	2b00      	cmp	r3, #0
 8014976:	d00d      	beq.n	8014994 <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8014978:	4b68      	ldr	r3, [pc, #416]	; (8014b1c <tcp_receive+0xcfc>)
 801497a:	781b      	ldrb	r3, [r3, #0]
 801497c:	f043 0320 	orr.w	r3, r3, #32
 8014980:	b2da      	uxtb	r2, r3
 8014982:	4b66      	ldr	r3, [pc, #408]	; (8014b1c <tcp_receive+0xcfc>)
 8014984:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	7d1b      	ldrb	r3, [r3, #20]
 801498a:	2b04      	cmp	r3, #4
 801498c:	d102      	bne.n	8014994 <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	2207      	movs	r2, #7
 8014992:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8014994:	68bb      	ldr	r3, [r7, #8]
 8014996:	681a      	ldr	r2, [r3, #0]
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 801499c:	68b8      	ldr	r0, [r7, #8]
 801499e:	f7fd fbd2 	bl	8012146 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	d008      	beq.n	80149bc <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80149aa:	687b      	ldr	r3, [r7, #4]
 80149ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80149ae:	68db      	ldr	r3, [r3, #12]
 80149b0:	685a      	ldr	r2, [r3, #4]
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 80149b6:	429a      	cmp	r2, r3
 80149b8:	f43f af43 	beq.w	8014842 <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	8b5b      	ldrh	r3, [r3, #26]
 80149c0:	f003 0301 	and.w	r3, r3, #1
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	d00e      	beq.n	80149e6 <tcp_receive+0xbc6>
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	8b5b      	ldrh	r3, [r3, #26]
 80149cc:	f023 0301 	bic.w	r3, r3, #1
 80149d0:	b29a      	uxth	r2, r3
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	835a      	strh	r2, [r3, #26]
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	8b5b      	ldrh	r3, [r3, #26]
 80149da:	f043 0302 	orr.w	r3, r3, #2
 80149de:	b29a      	uxth	r2, r3
 80149e0:	687b      	ldr	r3, [r7, #4]
 80149e2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80149e4:	e188      	b.n	8014cf8 <tcp_receive+0xed8>
        tcp_ack(pcb);
 80149e6:	687b      	ldr	r3, [r7, #4]
 80149e8:	8b5b      	ldrh	r3, [r3, #26]
 80149ea:	f043 0301 	orr.w	r3, r3, #1
 80149ee:	b29a      	uxth	r2, r3
 80149f0:	687b      	ldr	r3, [r7, #4]
 80149f2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80149f4:	e180      	b.n	8014cf8 <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d106      	bne.n	8014a0c <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80149fe:	4848      	ldr	r0, [pc, #288]	; (8014b20 <tcp_receive+0xd00>)
 8014a00:	f7fd fbba 	bl	8012178 <tcp_seg_copy>
 8014a04:	4602      	mov	r2, r0
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	675a      	str	r2, [r3, #116]	; 0x74
 8014a0a:	e16d      	b.n	8014ce8 <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8014a0c:	2300      	movs	r3, #0
 8014a0e:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014a14:	63bb      	str	r3, [r7, #56]	; 0x38
 8014a16:	e157      	b.n	8014cc8 <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 8014a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a1a:	68db      	ldr	r3, [r3, #12]
 8014a1c:	685a      	ldr	r2, [r3, #4]
 8014a1e:	4b41      	ldr	r3, [pc, #260]	; (8014b24 <tcp_receive+0xd04>)
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	429a      	cmp	r2, r3
 8014a24:	d11d      	bne.n	8014a62 <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8014a26:	4b3e      	ldr	r3, [pc, #248]	; (8014b20 <tcp_receive+0xd00>)
 8014a28:	891a      	ldrh	r2, [r3, #8]
 8014a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a2c:	891b      	ldrh	r3, [r3, #8]
 8014a2e:	429a      	cmp	r2, r3
 8014a30:	f240 814f 	bls.w	8014cd2 <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014a34:	483a      	ldr	r0, [pc, #232]	; (8014b20 <tcp_receive+0xd00>)
 8014a36:	f7fd fb9f 	bl	8012178 <tcp_seg_copy>
 8014a3a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8014a3c:	697b      	ldr	r3, [r7, #20]
 8014a3e:	2b00      	cmp	r3, #0
 8014a40:	f000 8149 	beq.w	8014cd6 <tcp_receive+0xeb6>
                  if (prev != NULL) {
 8014a44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d003      	beq.n	8014a52 <tcp_receive+0xc32>
                    prev->next = cseg;
 8014a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a4c:	697a      	ldr	r2, [r7, #20]
 8014a4e:	601a      	str	r2, [r3, #0]
 8014a50:	e002      	b.n	8014a58 <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 8014a52:	687b      	ldr	r3, [r7, #4]
 8014a54:	697a      	ldr	r2, [r7, #20]
 8014a56:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8014a58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014a5a:	6978      	ldr	r0, [r7, #20]
 8014a5c:	f7ff f8dc 	bl	8013c18 <tcp_oos_insert_segment>
                }
                break;
 8014a60:	e139      	b.n	8014cd6 <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8014a62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a64:	2b00      	cmp	r3, #0
 8014a66:	d117      	bne.n	8014a98 <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8014a68:	4b2e      	ldr	r3, [pc, #184]	; (8014b24 <tcp_receive+0xd04>)
 8014a6a:	681a      	ldr	r2, [r3, #0]
 8014a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014a6e:	68db      	ldr	r3, [r3, #12]
 8014a70:	685b      	ldr	r3, [r3, #4]
 8014a72:	1ad3      	subs	r3, r2, r3
 8014a74:	2b00      	cmp	r3, #0
 8014a76:	da57      	bge.n	8014b28 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014a78:	4829      	ldr	r0, [pc, #164]	; (8014b20 <tcp_receive+0xd00>)
 8014a7a:	f7fd fb7d 	bl	8012178 <tcp_seg_copy>
 8014a7e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8014a80:	69bb      	ldr	r3, [r7, #24]
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	f000 8129 	beq.w	8014cda <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	69ba      	ldr	r2, [r7, #24]
 8014a8c:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8014a8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014a90:	69b8      	ldr	r0, [r7, #24]
 8014a92:	f7ff f8c1 	bl	8013c18 <tcp_oos_insert_segment>
                  }
                  break;
 8014a96:	e120      	b.n	8014cda <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8014a98:	4b22      	ldr	r3, [pc, #136]	; (8014b24 <tcp_receive+0xd04>)
 8014a9a:	681a      	ldr	r2, [r3, #0]
 8014a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014a9e:	68db      	ldr	r3, [r3, #12]
 8014aa0:	685b      	ldr	r3, [r3, #4]
 8014aa2:	1ad3      	subs	r3, r2, r3
 8014aa4:	3b01      	subs	r3, #1
 8014aa6:	2b00      	cmp	r3, #0
 8014aa8:	db3e      	blt.n	8014b28 <tcp_receive+0xd08>
 8014aaa:	4b1e      	ldr	r3, [pc, #120]	; (8014b24 <tcp_receive+0xd04>)
 8014aac:	681a      	ldr	r2, [r3, #0]
 8014aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ab0:	68db      	ldr	r3, [r3, #12]
 8014ab2:	685b      	ldr	r3, [r3, #4]
 8014ab4:	1ad3      	subs	r3, r2, r3
 8014ab6:	3301      	adds	r3, #1
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	dc35      	bgt.n	8014b28 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8014abc:	4818      	ldr	r0, [pc, #96]	; (8014b20 <tcp_receive+0xd00>)
 8014abe:	f7fd fb5b 	bl	8012178 <tcp_seg_copy>
 8014ac2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8014ac4:	69fb      	ldr	r3, [r7, #28]
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	f000 8109 	beq.w	8014cde <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8014acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ace:	68db      	ldr	r3, [r3, #12]
 8014ad0:	685b      	ldr	r3, [r3, #4]
 8014ad2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014ad4:	8912      	ldrh	r2, [r2, #8]
 8014ad6:	441a      	add	r2, r3
 8014ad8:	4b12      	ldr	r3, [pc, #72]	; (8014b24 <tcp_receive+0xd04>)
 8014ada:	681b      	ldr	r3, [r3, #0]
 8014adc:	1ad3      	subs	r3, r2, r3
 8014ade:	2b00      	cmp	r3, #0
 8014ae0:	dd12      	ble.n	8014b08 <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8014ae2:	4b10      	ldr	r3, [pc, #64]	; (8014b24 <tcp_receive+0xd04>)
 8014ae4:	681b      	ldr	r3, [r3, #0]
 8014ae6:	b29a      	uxth	r2, r3
 8014ae8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014aea:	68db      	ldr	r3, [r3, #12]
 8014aec:	685b      	ldr	r3, [r3, #4]
 8014aee:	b29b      	uxth	r3, r3
 8014af0:	1ad3      	subs	r3, r2, r3
 8014af2:	b29a      	uxth	r2, r3
 8014af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014af6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8014af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014afa:	685a      	ldr	r2, [r3, #4]
 8014afc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014afe:	891b      	ldrh	r3, [r3, #8]
 8014b00:	4619      	mov	r1, r3
 8014b02:	4610      	mov	r0, r2
 8014b04:	f7fb ff24 	bl	8010950 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8014b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014b0a:	69fa      	ldr	r2, [r7, #28]
 8014b0c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8014b0e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8014b10:	69f8      	ldr	r0, [r7, #28]
 8014b12:	f7ff f881 	bl	8013c18 <tcp_oos_insert_segment>
                  }
                  break;
 8014b16:	e0e2      	b.n	8014cde <tcp_receive+0xebe>
 8014b18:	200070f4 	.word	0x200070f4
 8014b1c:	200070f1 	.word	0x200070f1
 8014b20:	200070c4 	.word	0x200070c4
 8014b24:	200070e4 	.word	0x200070e4
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8014b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b2a:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8014b2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b2e:	681b      	ldr	r3, [r3, #0]
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	f040 80c6 	bne.w	8014cc2 <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8014b36:	4b80      	ldr	r3, [pc, #512]	; (8014d38 <tcp_receive+0xf18>)
 8014b38:	681a      	ldr	r2, [r3, #0]
 8014b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b3c:	68db      	ldr	r3, [r3, #12]
 8014b3e:	685b      	ldr	r3, [r3, #4]
 8014b40:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	f340 80bd 	ble.w	8014cc2 <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b4a:	68db      	ldr	r3, [r3, #12]
 8014b4c:	899b      	ldrh	r3, [r3, #12]
 8014b4e:	b29b      	uxth	r3, r3
 8014b50:	4618      	mov	r0, r3
 8014b52:	f7fa fc9d 	bl	800f490 <lwip_htons>
 8014b56:	4603      	mov	r3, r0
 8014b58:	b2db      	uxtb	r3, r3
 8014b5a:	f003 0301 	and.w	r3, r3, #1
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	f040 80bf 	bne.w	8014ce2 <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8014b64:	4875      	ldr	r0, [pc, #468]	; (8014d3c <tcp_receive+0xf1c>)
 8014b66:	f7fd fb07 	bl	8012178 <tcp_seg_copy>
 8014b6a:	4602      	mov	r2, r0
 8014b6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b6e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8014b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b72:	681b      	ldr	r3, [r3, #0]
 8014b74:	2b00      	cmp	r3, #0
 8014b76:	f000 80b6 	beq.w	8014ce6 <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8014b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b7c:	68db      	ldr	r3, [r3, #12]
 8014b7e:	685b      	ldr	r3, [r3, #4]
 8014b80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014b82:	8912      	ldrh	r2, [r2, #8]
 8014b84:	441a      	add	r2, r3
 8014b86:	4b6c      	ldr	r3, [pc, #432]	; (8014d38 <tcp_receive+0xf18>)
 8014b88:	681b      	ldr	r3, [r3, #0]
 8014b8a:	1ad3      	subs	r3, r2, r3
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	dd12      	ble.n	8014bb6 <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8014b90:	4b69      	ldr	r3, [pc, #420]	; (8014d38 <tcp_receive+0xf18>)
 8014b92:	681b      	ldr	r3, [r3, #0]
 8014b94:	b29a      	uxth	r2, r3
 8014b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014b98:	68db      	ldr	r3, [r3, #12]
 8014b9a:	685b      	ldr	r3, [r3, #4]
 8014b9c:	b29b      	uxth	r3, r3
 8014b9e:	1ad3      	subs	r3, r2, r3
 8014ba0:	b29a      	uxth	r2, r3
 8014ba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ba4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8014ba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014ba8:	685a      	ldr	r2, [r3, #4]
 8014baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bac:	891b      	ldrh	r3, [r3, #8]
 8014bae:	4619      	mov	r1, r3
 8014bb0:	4610      	mov	r0, r2
 8014bb2:	f7fb fecd 	bl	8010950 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8014bb6:	4b62      	ldr	r3, [pc, #392]	; (8014d40 <tcp_receive+0xf20>)
 8014bb8:	881b      	ldrh	r3, [r3, #0]
 8014bba:	461a      	mov	r2, r3
 8014bbc:	4b5e      	ldr	r3, [pc, #376]	; (8014d38 <tcp_receive+0xf18>)
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	441a      	add	r2, r3
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014bc6:	6879      	ldr	r1, [r7, #4]
 8014bc8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014bca:	440b      	add	r3, r1
 8014bcc:	1ad3      	subs	r3, r2, r3
 8014bce:	2b00      	cmp	r3, #0
 8014bd0:	f340 8089 	ble.w	8014ce6 <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8014bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bd6:	681b      	ldr	r3, [r3, #0]
 8014bd8:	68db      	ldr	r3, [r3, #12]
 8014bda:	899b      	ldrh	r3, [r3, #12]
 8014bdc:	b29b      	uxth	r3, r3
 8014bde:	4618      	mov	r0, r3
 8014be0:	f7fa fc56 	bl	800f490 <lwip_htons>
 8014be4:	4603      	mov	r3, r0
 8014be6:	b2db      	uxtb	r3, r3
 8014be8:	f003 0301 	and.w	r3, r3, #1
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d022      	beq.n	8014c36 <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8014bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014bf2:	681b      	ldr	r3, [r3, #0]
 8014bf4:	68db      	ldr	r3, [r3, #12]
 8014bf6:	899b      	ldrh	r3, [r3, #12]
 8014bf8:	b29b      	uxth	r3, r3
 8014bfa:	b21b      	sxth	r3, r3
 8014bfc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8014c00:	b21c      	sxth	r4, r3
 8014c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c04:	681b      	ldr	r3, [r3, #0]
 8014c06:	68db      	ldr	r3, [r3, #12]
 8014c08:	899b      	ldrh	r3, [r3, #12]
 8014c0a:	b29b      	uxth	r3, r3
 8014c0c:	4618      	mov	r0, r3
 8014c0e:	f7fa fc3f 	bl	800f490 <lwip_htons>
 8014c12:	4603      	mov	r3, r0
 8014c14:	b2db      	uxtb	r3, r3
 8014c16:	b29b      	uxth	r3, r3
 8014c18:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8014c1c:	b29b      	uxth	r3, r3
 8014c1e:	4618      	mov	r0, r3
 8014c20:	f7fa fc36 	bl	800f490 <lwip_htons>
 8014c24:	4603      	mov	r3, r0
 8014c26:	b21b      	sxth	r3, r3
 8014c28:	4323      	orrs	r3, r4
 8014c2a:	b21a      	sxth	r2, r3
 8014c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c2e:	681b      	ldr	r3, [r3, #0]
 8014c30:	68db      	ldr	r3, [r3, #12]
 8014c32:	b292      	uxth	r2, r2
 8014c34:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8014c36:	687b      	ldr	r3, [r7, #4]
 8014c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c3a:	b29a      	uxth	r2, r3
 8014c3c:	687b      	ldr	r3, [r7, #4]
 8014c3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014c40:	4413      	add	r3, r2
 8014c42:	b299      	uxth	r1, r3
 8014c44:	4b3c      	ldr	r3, [pc, #240]	; (8014d38 <tcp_receive+0xf18>)
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	b29a      	uxth	r2, r3
 8014c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	1a8a      	subs	r2, r1, r2
 8014c50:	b292      	uxth	r2, r2
 8014c52:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8014c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	685a      	ldr	r2, [r3, #4]
 8014c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c5c:	681b      	ldr	r3, [r3, #0]
 8014c5e:	891b      	ldrh	r3, [r3, #8]
 8014c60:	4619      	mov	r1, r3
 8014c62:	4610      	mov	r0, r2
 8014c64:	f7fb fe74 	bl	8010950 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8014c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c6a:	681b      	ldr	r3, [r3, #0]
 8014c6c:	891c      	ldrh	r4, [r3, #8]
 8014c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014c70:	681b      	ldr	r3, [r3, #0]
 8014c72:	68db      	ldr	r3, [r3, #12]
 8014c74:	899b      	ldrh	r3, [r3, #12]
 8014c76:	b29b      	uxth	r3, r3
 8014c78:	4618      	mov	r0, r3
 8014c7a:	f7fa fc09 	bl	800f490 <lwip_htons>
 8014c7e:	4603      	mov	r3, r0
 8014c80:	b2db      	uxtb	r3, r3
 8014c82:	f003 0303 	and.w	r3, r3, #3
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d001      	beq.n	8014c8e <tcp_receive+0xe6e>
 8014c8a:	2301      	movs	r3, #1
 8014c8c:	e000      	b.n	8014c90 <tcp_receive+0xe70>
 8014c8e:	2300      	movs	r3, #0
 8014c90:	4423      	add	r3, r4
 8014c92:	b29a      	uxth	r2, r3
 8014c94:	4b2a      	ldr	r3, [pc, #168]	; (8014d40 <tcp_receive+0xf20>)
 8014c96:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8014c98:	4b29      	ldr	r3, [pc, #164]	; (8014d40 <tcp_receive+0xf20>)
 8014c9a:	881b      	ldrh	r3, [r3, #0]
 8014c9c:	461a      	mov	r2, r3
 8014c9e:	4b26      	ldr	r3, [pc, #152]	; (8014d38 <tcp_receive+0xf18>)
 8014ca0:	681b      	ldr	r3, [r3, #0]
 8014ca2:	441a      	add	r2, r3
 8014ca4:	687b      	ldr	r3, [r7, #4]
 8014ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014ca8:	6879      	ldr	r1, [r7, #4]
 8014caa:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014cac:	440b      	add	r3, r1
 8014cae:	429a      	cmp	r2, r3
 8014cb0:	d019      	beq.n	8014ce6 <tcp_receive+0xec6>
 8014cb2:	4b24      	ldr	r3, [pc, #144]	; (8014d44 <tcp_receive+0xf24>)
 8014cb4:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8014cb8:	4923      	ldr	r1, [pc, #140]	; (8014d48 <tcp_receive+0xf28>)
 8014cba:	4824      	ldr	r0, [pc, #144]	; (8014d4c <tcp_receive+0xf2c>)
 8014cbc:	f004 fea4 	bl	8019a08 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8014cc0:	e011      	b.n	8014ce6 <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8014cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014cc4:	681b      	ldr	r3, [r3, #0]
 8014cc6:	63bb      	str	r3, [r7, #56]	; 0x38
 8014cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	f47f aea4 	bne.w	8014a18 <tcp_receive+0xbf8>
 8014cd0:	e00a      	b.n	8014ce8 <tcp_receive+0xec8>
                break;
 8014cd2:	bf00      	nop
 8014cd4:	e008      	b.n	8014ce8 <tcp_receive+0xec8>
                break;
 8014cd6:	bf00      	nop
 8014cd8:	e006      	b.n	8014ce8 <tcp_receive+0xec8>
                  break;
 8014cda:	bf00      	nop
 8014cdc:	e004      	b.n	8014ce8 <tcp_receive+0xec8>
                  break;
 8014cde:	bf00      	nop
 8014ce0:	e002      	b.n	8014ce8 <tcp_receive+0xec8>
                  break;
 8014ce2:	bf00      	nop
 8014ce4:	e000      	b.n	8014ce8 <tcp_receive+0xec8>
                break;
 8014ce6:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8014ce8:	6878      	ldr	r0, [r7, #4]
 8014cea:	f001 fa33 	bl	8016154 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8014cee:	e003      	b.n	8014cf8 <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8014cf0:	6878      	ldr	r0, [r7, #4]
 8014cf2:	f001 fa2f 	bl	8016154 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014cf6:	e01a      	b.n	8014d2e <tcp_receive+0xf0e>
 8014cf8:	e019      	b.n	8014d2e <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8014cfa:	4b0f      	ldr	r3, [pc, #60]	; (8014d38 <tcp_receive+0xf18>)
 8014cfc:	681a      	ldr	r2, [r3, #0]
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d02:	1ad3      	subs	r3, r2, r3
 8014d04:	2b00      	cmp	r3, #0
 8014d06:	db0a      	blt.n	8014d1e <tcp_receive+0xefe>
 8014d08:	4b0b      	ldr	r3, [pc, #44]	; (8014d38 <tcp_receive+0xf18>)
 8014d0a:	681a      	ldr	r2, [r3, #0]
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014d10:	6879      	ldr	r1, [r7, #4]
 8014d12:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014d14:	440b      	add	r3, r1
 8014d16:	1ad3      	subs	r3, r2, r3
 8014d18:	3301      	adds	r3, #1
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	dd07      	ble.n	8014d2e <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	8b5b      	ldrh	r3, [r3, #26]
 8014d22:	f043 0302 	orr.w	r3, r3, #2
 8014d26:	b29a      	uxth	r2, r3
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8014d2c:	e7ff      	b.n	8014d2e <tcp_receive+0xf0e>
 8014d2e:	bf00      	nop
 8014d30:	3750      	adds	r7, #80	; 0x50
 8014d32:	46bd      	mov	sp, r7
 8014d34:	bdb0      	pop	{r4, r5, r7, pc}
 8014d36:	bf00      	nop
 8014d38:	200070e4 	.word	0x200070e4
 8014d3c:	200070c4 	.word	0x200070c4
 8014d40:	200070ee 	.word	0x200070ee
 8014d44:	0801d60c 	.word	0x0801d60c
 8014d48:	0801d9b4 	.word	0x0801d9b4
 8014d4c:	0801d658 	.word	0x0801d658

08014d50 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8014d50:	b480      	push	{r7}
 8014d52:	b083      	sub	sp, #12
 8014d54:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8014d56:	4b15      	ldr	r3, [pc, #84]	; (8014dac <tcp_get_next_optbyte+0x5c>)
 8014d58:	881b      	ldrh	r3, [r3, #0]
 8014d5a:	1c5a      	adds	r2, r3, #1
 8014d5c:	b291      	uxth	r1, r2
 8014d5e:	4a13      	ldr	r2, [pc, #76]	; (8014dac <tcp_get_next_optbyte+0x5c>)
 8014d60:	8011      	strh	r1, [r2, #0]
 8014d62:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8014d64:	4b12      	ldr	r3, [pc, #72]	; (8014db0 <tcp_get_next_optbyte+0x60>)
 8014d66:	681b      	ldr	r3, [r3, #0]
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	d004      	beq.n	8014d76 <tcp_get_next_optbyte+0x26>
 8014d6c:	4b11      	ldr	r3, [pc, #68]	; (8014db4 <tcp_get_next_optbyte+0x64>)
 8014d6e:	881b      	ldrh	r3, [r3, #0]
 8014d70:	88fa      	ldrh	r2, [r7, #6]
 8014d72:	429a      	cmp	r2, r3
 8014d74:	d208      	bcs.n	8014d88 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8014d76:	4b10      	ldr	r3, [pc, #64]	; (8014db8 <tcp_get_next_optbyte+0x68>)
 8014d78:	681b      	ldr	r3, [r3, #0]
 8014d7a:	3314      	adds	r3, #20
 8014d7c:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8014d7e:	88fb      	ldrh	r3, [r7, #6]
 8014d80:	683a      	ldr	r2, [r7, #0]
 8014d82:	4413      	add	r3, r2
 8014d84:	781b      	ldrb	r3, [r3, #0]
 8014d86:	e00b      	b.n	8014da0 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8014d88:	88fb      	ldrh	r3, [r7, #6]
 8014d8a:	b2da      	uxtb	r2, r3
 8014d8c:	4b09      	ldr	r3, [pc, #36]	; (8014db4 <tcp_get_next_optbyte+0x64>)
 8014d8e:	881b      	ldrh	r3, [r3, #0]
 8014d90:	b2db      	uxtb	r3, r3
 8014d92:	1ad3      	subs	r3, r2, r3
 8014d94:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8014d96:	4b06      	ldr	r3, [pc, #24]	; (8014db0 <tcp_get_next_optbyte+0x60>)
 8014d98:	681a      	ldr	r2, [r3, #0]
 8014d9a:	797b      	ldrb	r3, [r7, #5]
 8014d9c:	4413      	add	r3, r2
 8014d9e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014da0:	4618      	mov	r0, r3
 8014da2:	370c      	adds	r7, #12
 8014da4:	46bd      	mov	sp, r7
 8014da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014daa:	4770      	bx	lr
 8014dac:	200070e0 	.word	0x200070e0
 8014db0:	200070dc 	.word	0x200070dc
 8014db4:	200070da 	.word	0x200070da
 8014db8:	200070d4 	.word	0x200070d4

08014dbc <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8014dbc:	b580      	push	{r7, lr}
 8014dbe:	b084      	sub	sp, #16
 8014dc0:	af00      	add	r7, sp, #0
 8014dc2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d106      	bne.n	8014dd8 <tcp_parseopt+0x1c>
 8014dca:	4b32      	ldr	r3, [pc, #200]	; (8014e94 <tcp_parseopt+0xd8>)
 8014dcc:	f240 727d 	movw	r2, #1917	; 0x77d
 8014dd0:	4931      	ldr	r1, [pc, #196]	; (8014e98 <tcp_parseopt+0xdc>)
 8014dd2:	4832      	ldr	r0, [pc, #200]	; (8014e9c <tcp_parseopt+0xe0>)
 8014dd4:	f004 fe18 	bl	8019a08 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8014dd8:	4b31      	ldr	r3, [pc, #196]	; (8014ea0 <tcp_parseopt+0xe4>)
 8014dda:	881b      	ldrh	r3, [r3, #0]
 8014ddc:	2b00      	cmp	r3, #0
 8014dde:	d056      	beq.n	8014e8e <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014de0:	4b30      	ldr	r3, [pc, #192]	; (8014ea4 <tcp_parseopt+0xe8>)
 8014de2:	2200      	movs	r2, #0
 8014de4:	801a      	strh	r2, [r3, #0]
 8014de6:	e046      	b.n	8014e76 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8014de8:	f7ff ffb2 	bl	8014d50 <tcp_get_next_optbyte>
 8014dec:	4603      	mov	r3, r0
 8014dee:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8014df0:	7bfb      	ldrb	r3, [r7, #15]
 8014df2:	2b02      	cmp	r3, #2
 8014df4:	d006      	beq.n	8014e04 <tcp_parseopt+0x48>
 8014df6:	2b02      	cmp	r3, #2
 8014df8:	dc2c      	bgt.n	8014e54 <tcp_parseopt+0x98>
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	d042      	beq.n	8014e84 <tcp_parseopt+0xc8>
 8014dfe:	2b01      	cmp	r3, #1
 8014e00:	d128      	bne.n	8014e54 <tcp_parseopt+0x98>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8014e02:	e038      	b.n	8014e76 <tcp_parseopt+0xba>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8014e04:	f7ff ffa4 	bl	8014d50 <tcp_get_next_optbyte>
 8014e08:	4603      	mov	r3, r0
 8014e0a:	2b04      	cmp	r3, #4
 8014e0c:	d13c      	bne.n	8014e88 <tcp_parseopt+0xcc>
 8014e0e:	4b25      	ldr	r3, [pc, #148]	; (8014ea4 <tcp_parseopt+0xe8>)
 8014e10:	881b      	ldrh	r3, [r3, #0]
 8014e12:	3301      	adds	r3, #1
 8014e14:	4a22      	ldr	r2, [pc, #136]	; (8014ea0 <tcp_parseopt+0xe4>)
 8014e16:	8812      	ldrh	r2, [r2, #0]
 8014e18:	4293      	cmp	r3, r2
 8014e1a:	da35      	bge.n	8014e88 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8014e1c:	f7ff ff98 	bl	8014d50 <tcp_get_next_optbyte>
 8014e20:	4603      	mov	r3, r0
 8014e22:	b29b      	uxth	r3, r3
 8014e24:	021b      	lsls	r3, r3, #8
 8014e26:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8014e28:	f7ff ff92 	bl	8014d50 <tcp_get_next_optbyte>
 8014e2c:	4603      	mov	r3, r0
 8014e2e:	b29a      	uxth	r2, r3
 8014e30:	89bb      	ldrh	r3, [r7, #12]
 8014e32:	4313      	orrs	r3, r2
 8014e34:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8014e36:	89bb      	ldrh	r3, [r7, #12]
 8014e38:	f240 52b4 	movw	r2, #1460	; 0x5b4
 8014e3c:	4293      	cmp	r3, r2
 8014e3e:	d804      	bhi.n	8014e4a <tcp_parseopt+0x8e>
 8014e40:	89bb      	ldrh	r3, [r7, #12]
 8014e42:	2b00      	cmp	r3, #0
 8014e44:	d001      	beq.n	8014e4a <tcp_parseopt+0x8e>
 8014e46:	89ba      	ldrh	r2, [r7, #12]
 8014e48:	e001      	b.n	8014e4e <tcp_parseopt+0x92>
 8014e4a:	f240 52b4 	movw	r2, #1460	; 0x5b4
 8014e4e:	687b      	ldr	r3, [r7, #4]
 8014e50:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8014e52:	e010      	b.n	8014e76 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8014e54:	f7ff ff7c 	bl	8014d50 <tcp_get_next_optbyte>
 8014e58:	4603      	mov	r3, r0
 8014e5a:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8014e5c:	7afb      	ldrb	r3, [r7, #11]
 8014e5e:	2b01      	cmp	r3, #1
 8014e60:	d914      	bls.n	8014e8c <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8014e62:	7afb      	ldrb	r3, [r7, #11]
 8014e64:	b29a      	uxth	r2, r3
 8014e66:	4b0f      	ldr	r3, [pc, #60]	; (8014ea4 <tcp_parseopt+0xe8>)
 8014e68:	881b      	ldrh	r3, [r3, #0]
 8014e6a:	4413      	add	r3, r2
 8014e6c:	b29b      	uxth	r3, r3
 8014e6e:	3b02      	subs	r3, #2
 8014e70:	b29a      	uxth	r2, r3
 8014e72:	4b0c      	ldr	r3, [pc, #48]	; (8014ea4 <tcp_parseopt+0xe8>)
 8014e74:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8014e76:	4b0b      	ldr	r3, [pc, #44]	; (8014ea4 <tcp_parseopt+0xe8>)
 8014e78:	881a      	ldrh	r2, [r3, #0]
 8014e7a:	4b09      	ldr	r3, [pc, #36]	; (8014ea0 <tcp_parseopt+0xe4>)
 8014e7c:	881b      	ldrh	r3, [r3, #0]
 8014e7e:	429a      	cmp	r2, r3
 8014e80:	d3b2      	bcc.n	8014de8 <tcp_parseopt+0x2c>
 8014e82:	e004      	b.n	8014e8e <tcp_parseopt+0xd2>
          return;
 8014e84:	bf00      	nop
 8014e86:	e002      	b.n	8014e8e <tcp_parseopt+0xd2>
            return;
 8014e88:	bf00      	nop
 8014e8a:	e000      	b.n	8014e8e <tcp_parseopt+0xd2>
            return;
 8014e8c:	bf00      	nop
      }
    }
  }
}
 8014e8e:	3710      	adds	r7, #16
 8014e90:	46bd      	mov	sp, r7
 8014e92:	bd80      	pop	{r7, pc}
 8014e94:	0801d60c 	.word	0x0801d60c
 8014e98:	0801da70 	.word	0x0801da70
 8014e9c:	0801d658 	.word	0x0801d658
 8014ea0:	200070d8 	.word	0x200070d8
 8014ea4:	200070e0 	.word	0x200070e0

08014ea8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8014ea8:	b480      	push	{r7}
 8014eaa:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8014eac:	4b05      	ldr	r3, [pc, #20]	; (8014ec4 <tcp_trigger_input_pcb_close+0x1c>)
 8014eae:	781b      	ldrb	r3, [r3, #0]
 8014eb0:	f043 0310 	orr.w	r3, r3, #16
 8014eb4:	b2da      	uxtb	r2, r3
 8014eb6:	4b03      	ldr	r3, [pc, #12]	; (8014ec4 <tcp_trigger_input_pcb_close+0x1c>)
 8014eb8:	701a      	strb	r2, [r3, #0]
}
 8014eba:	bf00      	nop
 8014ebc:	46bd      	mov	sp, r7
 8014ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ec2:	4770      	bx	lr
 8014ec4:	200070f1 	.word	0x200070f1

08014ec8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8014ec8:	b580      	push	{r7, lr}
 8014eca:	b084      	sub	sp, #16
 8014ecc:	af00      	add	r7, sp, #0
 8014ece:	60f8      	str	r0, [r7, #12]
 8014ed0:	60b9      	str	r1, [r7, #8]
 8014ed2:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d00a      	beq.n	8014ef0 <tcp_route+0x28>
 8014eda:	68fb      	ldr	r3, [r7, #12]
 8014edc:	7a1b      	ldrb	r3, [r3, #8]
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	d006      	beq.n	8014ef0 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8014ee2:	68fb      	ldr	r3, [r7, #12]
 8014ee4:	7a1b      	ldrb	r3, [r3, #8]
 8014ee6:	4618      	mov	r0, r3
 8014ee8:	f7fb fb76 	bl	80105d8 <netif_get_by_index>
 8014eec:	4603      	mov	r3, r0
 8014eee:	e003      	b.n	8014ef8 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8014ef0:	6878      	ldr	r0, [r7, #4]
 8014ef2:	f002 fe61 	bl	8017bb8 <ip4_route>
 8014ef6:	4603      	mov	r3, r0
  }
}
 8014ef8:	4618      	mov	r0, r3
 8014efa:	3710      	adds	r7, #16
 8014efc:	46bd      	mov	sp, r7
 8014efe:	bd80      	pop	{r7, pc}

08014f00 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8014f00:	b590      	push	{r4, r7, lr}
 8014f02:	b087      	sub	sp, #28
 8014f04:	af00      	add	r7, sp, #0
 8014f06:	60f8      	str	r0, [r7, #12]
 8014f08:	60b9      	str	r1, [r7, #8]
 8014f0a:	603b      	str	r3, [r7, #0]
 8014f0c:	4613      	mov	r3, r2
 8014f0e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8014f10:	68fb      	ldr	r3, [r7, #12]
 8014f12:	2b00      	cmp	r3, #0
 8014f14:	d105      	bne.n	8014f22 <tcp_create_segment+0x22>
 8014f16:	4b44      	ldr	r3, [pc, #272]	; (8015028 <tcp_create_segment+0x128>)
 8014f18:	22a3      	movs	r2, #163	; 0xa3
 8014f1a:	4944      	ldr	r1, [pc, #272]	; (801502c <tcp_create_segment+0x12c>)
 8014f1c:	4844      	ldr	r0, [pc, #272]	; (8015030 <tcp_create_segment+0x130>)
 8014f1e:	f004 fd73 	bl	8019a08 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8014f22:	68bb      	ldr	r3, [r7, #8]
 8014f24:	2b00      	cmp	r3, #0
 8014f26:	d105      	bne.n	8014f34 <tcp_create_segment+0x34>
 8014f28:	4b3f      	ldr	r3, [pc, #252]	; (8015028 <tcp_create_segment+0x128>)
 8014f2a:	22a4      	movs	r2, #164	; 0xa4
 8014f2c:	4941      	ldr	r1, [pc, #260]	; (8015034 <tcp_create_segment+0x134>)
 8014f2e:	4840      	ldr	r0, [pc, #256]	; (8015030 <tcp_create_segment+0x130>)
 8014f30:	f004 fd6a 	bl	8019a08 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8014f34:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8014f38:	009b      	lsls	r3, r3, #2
 8014f3a:	b2db      	uxtb	r3, r3
 8014f3c:	f003 0304 	and.w	r3, r3, #4
 8014f40:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8014f42:	2003      	movs	r0, #3
 8014f44:	f7fa ffc2 	bl	800fecc <memp_malloc>
 8014f48:	6138      	str	r0, [r7, #16]
 8014f4a:	693b      	ldr	r3, [r7, #16]
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d104      	bne.n	8014f5a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8014f50:	68b8      	ldr	r0, [r7, #8]
 8014f52:	f7fb fe81 	bl	8010c58 <pbuf_free>
    return NULL;
 8014f56:	2300      	movs	r3, #0
 8014f58:	e061      	b.n	801501e <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8014f5a:	693b      	ldr	r3, [r7, #16]
 8014f5c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8014f60:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8014f62:	693b      	ldr	r3, [r7, #16]
 8014f64:	2200      	movs	r2, #0
 8014f66:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8014f68:	693b      	ldr	r3, [r7, #16]
 8014f6a:	68ba      	ldr	r2, [r7, #8]
 8014f6c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8014f6e:	68bb      	ldr	r3, [r7, #8]
 8014f70:	891a      	ldrh	r2, [r3, #8]
 8014f72:	7dfb      	ldrb	r3, [r7, #23]
 8014f74:	b29b      	uxth	r3, r3
 8014f76:	429a      	cmp	r2, r3
 8014f78:	d205      	bcs.n	8014f86 <tcp_create_segment+0x86>
 8014f7a:	4b2b      	ldr	r3, [pc, #172]	; (8015028 <tcp_create_segment+0x128>)
 8014f7c:	22b0      	movs	r2, #176	; 0xb0
 8014f7e:	492e      	ldr	r1, [pc, #184]	; (8015038 <tcp_create_segment+0x138>)
 8014f80:	482b      	ldr	r0, [pc, #172]	; (8015030 <tcp_create_segment+0x130>)
 8014f82:	f004 fd41 	bl	8019a08 <iprintf>
  seg->len = p->tot_len - optlen;
 8014f86:	68bb      	ldr	r3, [r7, #8]
 8014f88:	891a      	ldrh	r2, [r3, #8]
 8014f8a:	7dfb      	ldrb	r3, [r7, #23]
 8014f8c:	b29b      	uxth	r3, r3
 8014f8e:	1ad3      	subs	r3, r2, r3
 8014f90:	b29a      	uxth	r2, r3
 8014f92:	693b      	ldr	r3, [r7, #16]
 8014f94:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8014f96:	2114      	movs	r1, #20
 8014f98:	68b8      	ldr	r0, [r7, #8]
 8014f9a:	f7fb fdc7 	bl	8010b2c <pbuf_add_header>
 8014f9e:	4603      	mov	r3, r0
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d004      	beq.n	8014fae <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8014fa4:	6938      	ldr	r0, [r7, #16]
 8014fa6:	f7fd f8ce 	bl	8012146 <tcp_seg_free>
    return NULL;
 8014faa:	2300      	movs	r3, #0
 8014fac:	e037      	b.n	801501e <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8014fae:	693b      	ldr	r3, [r7, #16]
 8014fb0:	685b      	ldr	r3, [r3, #4]
 8014fb2:	685a      	ldr	r2, [r3, #4]
 8014fb4:	693b      	ldr	r3, [r7, #16]
 8014fb6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8014fb8:	68fb      	ldr	r3, [r7, #12]
 8014fba:	8ada      	ldrh	r2, [r3, #22]
 8014fbc:	693b      	ldr	r3, [r7, #16]
 8014fbe:	68dc      	ldr	r4, [r3, #12]
 8014fc0:	4610      	mov	r0, r2
 8014fc2:	f7fa fa65 	bl	800f490 <lwip_htons>
 8014fc6:	4603      	mov	r3, r0
 8014fc8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8014fca:	68fb      	ldr	r3, [r7, #12]
 8014fcc:	8b1a      	ldrh	r2, [r3, #24]
 8014fce:	693b      	ldr	r3, [r7, #16]
 8014fd0:	68dc      	ldr	r4, [r3, #12]
 8014fd2:	4610      	mov	r0, r2
 8014fd4:	f7fa fa5c 	bl	800f490 <lwip_htons>
 8014fd8:	4603      	mov	r3, r0
 8014fda:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8014fdc:	693b      	ldr	r3, [r7, #16]
 8014fde:	68dc      	ldr	r4, [r3, #12]
 8014fe0:	6838      	ldr	r0, [r7, #0]
 8014fe2:	f7fa fa6a 	bl	800f4ba <lwip_htonl>
 8014fe6:	4603      	mov	r3, r0
 8014fe8:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8014fea:	7dfb      	ldrb	r3, [r7, #23]
 8014fec:	089b      	lsrs	r3, r3, #2
 8014fee:	b2db      	uxtb	r3, r3
 8014ff0:	b29b      	uxth	r3, r3
 8014ff2:	3305      	adds	r3, #5
 8014ff4:	b29b      	uxth	r3, r3
 8014ff6:	031b      	lsls	r3, r3, #12
 8014ff8:	b29a      	uxth	r2, r3
 8014ffa:	79fb      	ldrb	r3, [r7, #7]
 8014ffc:	b29b      	uxth	r3, r3
 8014ffe:	4313      	orrs	r3, r2
 8015000:	b29a      	uxth	r2, r3
 8015002:	693b      	ldr	r3, [r7, #16]
 8015004:	68dc      	ldr	r4, [r3, #12]
 8015006:	4610      	mov	r0, r2
 8015008:	f7fa fa42 	bl	800f490 <lwip_htons>
 801500c:	4603      	mov	r3, r0
 801500e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8015010:	693b      	ldr	r3, [r7, #16]
 8015012:	68db      	ldr	r3, [r3, #12]
 8015014:	2200      	movs	r2, #0
 8015016:	749a      	strb	r2, [r3, #18]
 8015018:	2200      	movs	r2, #0
 801501a:	74da      	strb	r2, [r3, #19]
  return seg;
 801501c:	693b      	ldr	r3, [r7, #16]
}
 801501e:	4618      	mov	r0, r3
 8015020:	371c      	adds	r7, #28
 8015022:	46bd      	mov	sp, r7
 8015024:	bd90      	pop	{r4, r7, pc}
 8015026:	bf00      	nop
 8015028:	0801da8c 	.word	0x0801da8c
 801502c:	0801dac0 	.word	0x0801dac0
 8015030:	0801dae0 	.word	0x0801dae0
 8015034:	0801db08 	.word	0x0801db08
 8015038:	0801db2c 	.word	0x0801db2c

0801503c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801503c:	b590      	push	{r4, r7, lr}
 801503e:	b08b      	sub	sp, #44	; 0x2c
 8015040:	af02      	add	r7, sp, #8
 8015042:	6078      	str	r0, [r7, #4]
 8015044:	460b      	mov	r3, r1
 8015046:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8015048:	2300      	movs	r3, #0
 801504a:	61fb      	str	r3, [r7, #28]
 801504c:	2300      	movs	r3, #0
 801504e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8015050:	2300      	movs	r3, #0
 8015052:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8015054:	687b      	ldr	r3, [r7, #4]
 8015056:	2b00      	cmp	r3, #0
 8015058:	d106      	bne.n	8015068 <tcp_split_unsent_seg+0x2c>
 801505a:	4b95      	ldr	r3, [pc, #596]	; (80152b0 <tcp_split_unsent_seg+0x274>)
 801505c:	f240 324b 	movw	r2, #843	; 0x34b
 8015060:	4994      	ldr	r1, [pc, #592]	; (80152b4 <tcp_split_unsent_seg+0x278>)
 8015062:	4895      	ldr	r0, [pc, #596]	; (80152b8 <tcp_split_unsent_seg+0x27c>)
 8015064:	f004 fcd0 	bl	8019a08 <iprintf>

  useg = pcb->unsent;
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801506c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801506e:	697b      	ldr	r3, [r7, #20]
 8015070:	2b00      	cmp	r3, #0
 8015072:	d102      	bne.n	801507a <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8015074:	f04f 33ff 	mov.w	r3, #4294967295
 8015078:	e116      	b.n	80152a8 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801507a:	887b      	ldrh	r3, [r7, #2]
 801507c:	2b00      	cmp	r3, #0
 801507e:	d109      	bne.n	8015094 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8015080:	4b8b      	ldr	r3, [pc, #556]	; (80152b0 <tcp_split_unsent_seg+0x274>)
 8015082:	f240 3253 	movw	r2, #851	; 0x353
 8015086:	498d      	ldr	r1, [pc, #564]	; (80152bc <tcp_split_unsent_seg+0x280>)
 8015088:	488b      	ldr	r0, [pc, #556]	; (80152b8 <tcp_split_unsent_seg+0x27c>)
 801508a:	f004 fcbd 	bl	8019a08 <iprintf>
    return ERR_VAL;
 801508e:	f06f 0305 	mvn.w	r3, #5
 8015092:	e109      	b.n	80152a8 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8015094:	697b      	ldr	r3, [r7, #20]
 8015096:	891b      	ldrh	r3, [r3, #8]
 8015098:	887a      	ldrh	r2, [r7, #2]
 801509a:	429a      	cmp	r2, r3
 801509c:	d301      	bcc.n	80150a2 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801509e:	2300      	movs	r3, #0
 80150a0:	e102      	b.n	80152a8 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80150a6:	887a      	ldrh	r2, [r7, #2]
 80150a8:	429a      	cmp	r2, r3
 80150aa:	d906      	bls.n	80150ba <tcp_split_unsent_seg+0x7e>
 80150ac:	4b80      	ldr	r3, [pc, #512]	; (80152b0 <tcp_split_unsent_seg+0x274>)
 80150ae:	f240 325b 	movw	r2, #859	; 0x35b
 80150b2:	4983      	ldr	r1, [pc, #524]	; (80152c0 <tcp_split_unsent_seg+0x284>)
 80150b4:	4880      	ldr	r0, [pc, #512]	; (80152b8 <tcp_split_unsent_seg+0x27c>)
 80150b6:	f004 fca7 	bl	8019a08 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 80150ba:	697b      	ldr	r3, [r7, #20]
 80150bc:	891b      	ldrh	r3, [r3, #8]
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d106      	bne.n	80150d0 <tcp_split_unsent_seg+0x94>
 80150c2:	4b7b      	ldr	r3, [pc, #492]	; (80152b0 <tcp_split_unsent_seg+0x274>)
 80150c4:	f44f 7257 	mov.w	r2, #860	; 0x35c
 80150c8:	497e      	ldr	r1, [pc, #504]	; (80152c4 <tcp_split_unsent_seg+0x288>)
 80150ca:	487b      	ldr	r0, [pc, #492]	; (80152b8 <tcp_split_unsent_seg+0x27c>)
 80150cc:	f004 fc9c 	bl	8019a08 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 80150d0:	697b      	ldr	r3, [r7, #20]
 80150d2:	7a9b      	ldrb	r3, [r3, #10]
 80150d4:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 80150d6:	7bfb      	ldrb	r3, [r7, #15]
 80150d8:	009b      	lsls	r3, r3, #2
 80150da:	b2db      	uxtb	r3, r3
 80150dc:	f003 0304 	and.w	r3, r3, #4
 80150e0:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 80150e2:	697b      	ldr	r3, [r7, #20]
 80150e4:	891a      	ldrh	r2, [r3, #8]
 80150e6:	887b      	ldrh	r3, [r7, #2]
 80150e8:	1ad3      	subs	r3, r2, r3
 80150ea:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 80150ec:	7bbb      	ldrb	r3, [r7, #14]
 80150ee:	b29a      	uxth	r2, r3
 80150f0:	89bb      	ldrh	r3, [r7, #12]
 80150f2:	4413      	add	r3, r2
 80150f4:	b29b      	uxth	r3, r3
 80150f6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80150fa:	4619      	mov	r1, r3
 80150fc:	2036      	movs	r0, #54	; 0x36
 80150fe:	f7fb fac7 	bl	8010690 <pbuf_alloc>
 8015102:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8015104:	693b      	ldr	r3, [r7, #16]
 8015106:	2b00      	cmp	r3, #0
 8015108:	f000 80b7 	beq.w	801527a <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801510c:	697b      	ldr	r3, [r7, #20]
 801510e:	685b      	ldr	r3, [r3, #4]
 8015110:	891a      	ldrh	r2, [r3, #8]
 8015112:	697b      	ldr	r3, [r7, #20]
 8015114:	891b      	ldrh	r3, [r3, #8]
 8015116:	1ad3      	subs	r3, r2, r3
 8015118:	b29a      	uxth	r2, r3
 801511a:	887b      	ldrh	r3, [r7, #2]
 801511c:	4413      	add	r3, r2
 801511e:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8015120:	697b      	ldr	r3, [r7, #20]
 8015122:	6858      	ldr	r0, [r3, #4]
 8015124:	693b      	ldr	r3, [r7, #16]
 8015126:	685a      	ldr	r2, [r3, #4]
 8015128:	7bbb      	ldrb	r3, [r7, #14]
 801512a:	18d1      	adds	r1, r2, r3
 801512c:	897b      	ldrh	r3, [r7, #10]
 801512e:	89ba      	ldrh	r2, [r7, #12]
 8015130:	f7fb ff7c 	bl	801102c <pbuf_copy_partial>
 8015134:	4603      	mov	r3, r0
 8015136:	461a      	mov	r2, r3
 8015138:	89bb      	ldrh	r3, [r7, #12]
 801513a:	4293      	cmp	r3, r2
 801513c:	f040 809f 	bne.w	801527e <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8015140:	697b      	ldr	r3, [r7, #20]
 8015142:	68db      	ldr	r3, [r3, #12]
 8015144:	899b      	ldrh	r3, [r3, #12]
 8015146:	b29b      	uxth	r3, r3
 8015148:	4618      	mov	r0, r3
 801514a:	f7fa f9a1 	bl	800f490 <lwip_htons>
 801514e:	4603      	mov	r3, r0
 8015150:	b2db      	uxtb	r3, r3
 8015152:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015156:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8015158:	2300      	movs	r3, #0
 801515a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801515c:	7efb      	ldrb	r3, [r7, #27]
 801515e:	f003 0308 	and.w	r3, r3, #8
 8015162:	2b00      	cmp	r3, #0
 8015164:	d007      	beq.n	8015176 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8015166:	7efb      	ldrb	r3, [r7, #27]
 8015168:	f023 0308 	bic.w	r3, r3, #8
 801516c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801516e:	7ebb      	ldrb	r3, [r7, #26]
 8015170:	f043 0308 	orr.w	r3, r3, #8
 8015174:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8015176:	7efb      	ldrb	r3, [r7, #27]
 8015178:	f003 0301 	and.w	r3, r3, #1
 801517c:	2b00      	cmp	r3, #0
 801517e:	d007      	beq.n	8015190 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8015180:	7efb      	ldrb	r3, [r7, #27]
 8015182:	f023 0301 	bic.w	r3, r3, #1
 8015186:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8015188:	7ebb      	ldrb	r3, [r7, #26]
 801518a:	f043 0301 	orr.w	r3, r3, #1
 801518e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8015190:	697b      	ldr	r3, [r7, #20]
 8015192:	68db      	ldr	r3, [r3, #12]
 8015194:	685b      	ldr	r3, [r3, #4]
 8015196:	4618      	mov	r0, r3
 8015198:	f7fa f98f 	bl	800f4ba <lwip_htonl>
 801519c:	4602      	mov	r2, r0
 801519e:	887b      	ldrh	r3, [r7, #2]
 80151a0:	18d1      	adds	r1, r2, r3
 80151a2:	7eba      	ldrb	r2, [r7, #26]
 80151a4:	7bfb      	ldrb	r3, [r7, #15]
 80151a6:	9300      	str	r3, [sp, #0]
 80151a8:	460b      	mov	r3, r1
 80151aa:	6939      	ldr	r1, [r7, #16]
 80151ac:	6878      	ldr	r0, [r7, #4]
 80151ae:	f7ff fea7 	bl	8014f00 <tcp_create_segment>
 80151b2:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 80151b4:	69fb      	ldr	r3, [r7, #28]
 80151b6:	2b00      	cmp	r3, #0
 80151b8:	d063      	beq.n	8015282 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 80151ba:	697b      	ldr	r3, [r7, #20]
 80151bc:	685b      	ldr	r3, [r3, #4]
 80151be:	4618      	mov	r0, r3
 80151c0:	f7fb fdd2 	bl	8010d68 <pbuf_clen>
 80151c4:	4603      	mov	r3, r0
 80151c6:	461a      	mov	r2, r3
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80151ce:	1a9b      	subs	r3, r3, r2
 80151d0:	b29a      	uxth	r2, r3
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80151d8:	697b      	ldr	r3, [r7, #20]
 80151da:	6858      	ldr	r0, [r3, #4]
 80151dc:	697b      	ldr	r3, [r7, #20]
 80151de:	685b      	ldr	r3, [r3, #4]
 80151e0:	891a      	ldrh	r2, [r3, #8]
 80151e2:	89bb      	ldrh	r3, [r7, #12]
 80151e4:	1ad3      	subs	r3, r2, r3
 80151e6:	b29b      	uxth	r3, r3
 80151e8:	4619      	mov	r1, r3
 80151ea:	f7fb fbb1 	bl	8010950 <pbuf_realloc>
  useg->len -= remainder;
 80151ee:	697b      	ldr	r3, [r7, #20]
 80151f0:	891a      	ldrh	r2, [r3, #8]
 80151f2:	89bb      	ldrh	r3, [r7, #12]
 80151f4:	1ad3      	subs	r3, r2, r3
 80151f6:	b29a      	uxth	r2, r3
 80151f8:	697b      	ldr	r3, [r7, #20]
 80151fa:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80151fc:	697b      	ldr	r3, [r7, #20]
 80151fe:	68db      	ldr	r3, [r3, #12]
 8015200:	899b      	ldrh	r3, [r3, #12]
 8015202:	b29c      	uxth	r4, r3
 8015204:	7efb      	ldrb	r3, [r7, #27]
 8015206:	b29b      	uxth	r3, r3
 8015208:	4618      	mov	r0, r3
 801520a:	f7fa f941 	bl	800f490 <lwip_htons>
 801520e:	4603      	mov	r3, r0
 8015210:	461a      	mov	r2, r3
 8015212:	697b      	ldr	r3, [r7, #20]
 8015214:	68db      	ldr	r3, [r3, #12]
 8015216:	4322      	orrs	r2, r4
 8015218:	b292      	uxth	r2, r2
 801521a:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801521c:	697b      	ldr	r3, [r7, #20]
 801521e:	685b      	ldr	r3, [r3, #4]
 8015220:	4618      	mov	r0, r3
 8015222:	f7fb fda1 	bl	8010d68 <pbuf_clen>
 8015226:	4603      	mov	r3, r0
 8015228:	461a      	mov	r2, r3
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015230:	4413      	add	r3, r2
 8015232:	b29a      	uxth	r2, r3
 8015234:	687b      	ldr	r3, [r7, #4]
 8015236:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801523a:	69fb      	ldr	r3, [r7, #28]
 801523c:	685b      	ldr	r3, [r3, #4]
 801523e:	4618      	mov	r0, r3
 8015240:	f7fb fd92 	bl	8010d68 <pbuf_clen>
 8015244:	4603      	mov	r3, r0
 8015246:	461a      	mov	r2, r3
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801524e:	4413      	add	r3, r2
 8015250:	b29a      	uxth	r2, r3
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8015258:	697b      	ldr	r3, [r7, #20]
 801525a:	681a      	ldr	r2, [r3, #0]
 801525c:	69fb      	ldr	r3, [r7, #28]
 801525e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8015260:	697b      	ldr	r3, [r7, #20]
 8015262:	69fa      	ldr	r2, [r7, #28]
 8015264:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8015266:	69fb      	ldr	r3, [r7, #28]
 8015268:	681b      	ldr	r3, [r3, #0]
 801526a:	2b00      	cmp	r3, #0
 801526c:	d103      	bne.n	8015276 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	2200      	movs	r2, #0
 8015272:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8015276:	2300      	movs	r3, #0
 8015278:	e016      	b.n	80152a8 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801527a:	bf00      	nop
 801527c:	e002      	b.n	8015284 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801527e:	bf00      	nop
 8015280:	e000      	b.n	8015284 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8015282:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8015284:	69fb      	ldr	r3, [r7, #28]
 8015286:	2b00      	cmp	r3, #0
 8015288:	d006      	beq.n	8015298 <tcp_split_unsent_seg+0x25c>
 801528a:	4b09      	ldr	r3, [pc, #36]	; (80152b0 <tcp_split_unsent_seg+0x274>)
 801528c:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8015290:	490d      	ldr	r1, [pc, #52]	; (80152c8 <tcp_split_unsent_seg+0x28c>)
 8015292:	4809      	ldr	r0, [pc, #36]	; (80152b8 <tcp_split_unsent_seg+0x27c>)
 8015294:	f004 fbb8 	bl	8019a08 <iprintf>
  if (p != NULL) {
 8015298:	693b      	ldr	r3, [r7, #16]
 801529a:	2b00      	cmp	r3, #0
 801529c:	d002      	beq.n	80152a4 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801529e:	6938      	ldr	r0, [r7, #16]
 80152a0:	f7fb fcda 	bl	8010c58 <pbuf_free>
  }

  return ERR_MEM;
 80152a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80152a8:	4618      	mov	r0, r3
 80152aa:	3724      	adds	r7, #36	; 0x24
 80152ac:	46bd      	mov	sp, r7
 80152ae:	bd90      	pop	{r4, r7, pc}
 80152b0:	0801da8c 	.word	0x0801da8c
 80152b4:	0801de20 	.word	0x0801de20
 80152b8:	0801dae0 	.word	0x0801dae0
 80152bc:	0801de44 	.word	0x0801de44
 80152c0:	0801de68 	.word	0x0801de68
 80152c4:	0801de78 	.word	0x0801de78
 80152c8:	0801de88 	.word	0x0801de88

080152cc <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80152cc:	b590      	push	{r4, r7, lr}
 80152ce:	b085      	sub	sp, #20
 80152d0:	af00      	add	r7, sp, #0
 80152d2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	d106      	bne.n	80152e8 <tcp_send_fin+0x1c>
 80152da:	4b21      	ldr	r3, [pc, #132]	; (8015360 <tcp_send_fin+0x94>)
 80152dc:	f240 32eb 	movw	r2, #1003	; 0x3eb
 80152e0:	4920      	ldr	r1, [pc, #128]	; (8015364 <tcp_send_fin+0x98>)
 80152e2:	4821      	ldr	r0, [pc, #132]	; (8015368 <tcp_send_fin+0x9c>)
 80152e4:	f004 fb90 	bl	8019a08 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152ec:	2b00      	cmp	r3, #0
 80152ee:	d02e      	beq.n	801534e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80152f0:	687b      	ldr	r3, [r7, #4]
 80152f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80152f4:	60fb      	str	r3, [r7, #12]
 80152f6:	e002      	b.n	80152fe <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80152f8:	68fb      	ldr	r3, [r7, #12]
 80152fa:	681b      	ldr	r3, [r3, #0]
 80152fc:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80152fe:	68fb      	ldr	r3, [r7, #12]
 8015300:	681b      	ldr	r3, [r3, #0]
 8015302:	2b00      	cmp	r3, #0
 8015304:	d1f8      	bne.n	80152f8 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8015306:	68fb      	ldr	r3, [r7, #12]
 8015308:	68db      	ldr	r3, [r3, #12]
 801530a:	899b      	ldrh	r3, [r3, #12]
 801530c:	b29b      	uxth	r3, r3
 801530e:	4618      	mov	r0, r3
 8015310:	f7fa f8be 	bl	800f490 <lwip_htons>
 8015314:	4603      	mov	r3, r0
 8015316:	b2db      	uxtb	r3, r3
 8015318:	f003 0307 	and.w	r3, r3, #7
 801531c:	2b00      	cmp	r3, #0
 801531e:	d116      	bne.n	801534e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8015320:	68fb      	ldr	r3, [r7, #12]
 8015322:	68db      	ldr	r3, [r3, #12]
 8015324:	899b      	ldrh	r3, [r3, #12]
 8015326:	b29c      	uxth	r4, r3
 8015328:	2001      	movs	r0, #1
 801532a:	f7fa f8b1 	bl	800f490 <lwip_htons>
 801532e:	4603      	mov	r3, r0
 8015330:	461a      	mov	r2, r3
 8015332:	68fb      	ldr	r3, [r7, #12]
 8015334:	68db      	ldr	r3, [r3, #12]
 8015336:	4322      	orrs	r2, r4
 8015338:	b292      	uxth	r2, r2
 801533a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801533c:	687b      	ldr	r3, [r7, #4]
 801533e:	8b5b      	ldrh	r3, [r3, #26]
 8015340:	f043 0320 	orr.w	r3, r3, #32
 8015344:	b29a      	uxth	r2, r3
 8015346:	687b      	ldr	r3, [r7, #4]
 8015348:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801534a:	2300      	movs	r3, #0
 801534c:	e004      	b.n	8015358 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801534e:	2101      	movs	r1, #1
 8015350:	6878      	ldr	r0, [r7, #4]
 8015352:	f000 f80b 	bl	801536c <tcp_enqueue_flags>
 8015356:	4603      	mov	r3, r0
}
 8015358:	4618      	mov	r0, r3
 801535a:	3714      	adds	r7, #20
 801535c:	46bd      	mov	sp, r7
 801535e:	bd90      	pop	{r4, r7, pc}
 8015360:	0801da8c 	.word	0x0801da8c
 8015364:	0801de94 	.word	0x0801de94
 8015368:	0801dae0 	.word	0x0801dae0

0801536c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801536c:	b580      	push	{r7, lr}
 801536e:	b08a      	sub	sp, #40	; 0x28
 8015370:	af02      	add	r7, sp, #8
 8015372:	6078      	str	r0, [r7, #4]
 8015374:	460b      	mov	r3, r1
 8015376:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8015378:	2300      	movs	r3, #0
 801537a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801537c:	2300      	movs	r3, #0
 801537e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8015380:	78fb      	ldrb	r3, [r7, #3]
 8015382:	f003 0303 	and.w	r3, r3, #3
 8015386:	2b00      	cmp	r3, #0
 8015388:	d106      	bne.n	8015398 <tcp_enqueue_flags+0x2c>
 801538a:	4b67      	ldr	r3, [pc, #412]	; (8015528 <tcp_enqueue_flags+0x1bc>)
 801538c:	f240 4211 	movw	r2, #1041	; 0x411
 8015390:	4966      	ldr	r1, [pc, #408]	; (801552c <tcp_enqueue_flags+0x1c0>)
 8015392:	4867      	ldr	r0, [pc, #412]	; (8015530 <tcp_enqueue_flags+0x1c4>)
 8015394:	f004 fb38 	bl	8019a08 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	2b00      	cmp	r3, #0
 801539c:	d106      	bne.n	80153ac <tcp_enqueue_flags+0x40>
 801539e:	4b62      	ldr	r3, [pc, #392]	; (8015528 <tcp_enqueue_flags+0x1bc>)
 80153a0:	f240 4213 	movw	r2, #1043	; 0x413
 80153a4:	4963      	ldr	r1, [pc, #396]	; (8015534 <tcp_enqueue_flags+0x1c8>)
 80153a6:	4862      	ldr	r0, [pc, #392]	; (8015530 <tcp_enqueue_flags+0x1c4>)
 80153a8:	f004 fb2e 	bl	8019a08 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80153ac:	78fb      	ldrb	r3, [r7, #3]
 80153ae:	f003 0302 	and.w	r3, r3, #2
 80153b2:	2b00      	cmp	r3, #0
 80153b4:	d001      	beq.n	80153ba <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80153b6:	2301      	movs	r3, #1
 80153b8:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80153ba:	7ffb      	ldrb	r3, [r7, #31]
 80153bc:	009b      	lsls	r3, r3, #2
 80153be:	b2db      	uxtb	r3, r3
 80153c0:	f003 0304 	and.w	r3, r3, #4
 80153c4:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80153c6:	7dfb      	ldrb	r3, [r7, #23]
 80153c8:	b29b      	uxth	r3, r3
 80153ca:	f44f 7220 	mov.w	r2, #640	; 0x280
 80153ce:	4619      	mov	r1, r3
 80153d0:	2036      	movs	r0, #54	; 0x36
 80153d2:	f7fb f95d 	bl	8010690 <pbuf_alloc>
 80153d6:	6138      	str	r0, [r7, #16]
 80153d8:	693b      	ldr	r3, [r7, #16]
 80153da:	2b00      	cmp	r3, #0
 80153dc:	d109      	bne.n	80153f2 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80153de:	687b      	ldr	r3, [r7, #4]
 80153e0:	8b5b      	ldrh	r3, [r3, #26]
 80153e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80153e6:	b29a      	uxth	r2, r3
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80153ec:	f04f 33ff 	mov.w	r3, #4294967295
 80153f0:	e095      	b.n	801551e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80153f2:	693b      	ldr	r3, [r7, #16]
 80153f4:	895a      	ldrh	r2, [r3, #10]
 80153f6:	7dfb      	ldrb	r3, [r7, #23]
 80153f8:	b29b      	uxth	r3, r3
 80153fa:	429a      	cmp	r2, r3
 80153fc:	d206      	bcs.n	801540c <tcp_enqueue_flags+0xa0>
 80153fe:	4b4a      	ldr	r3, [pc, #296]	; (8015528 <tcp_enqueue_flags+0x1bc>)
 8015400:	f240 4239 	movw	r2, #1081	; 0x439
 8015404:	494c      	ldr	r1, [pc, #304]	; (8015538 <tcp_enqueue_flags+0x1cc>)
 8015406:	484a      	ldr	r0, [pc, #296]	; (8015530 <tcp_enqueue_flags+0x1c4>)
 8015408:	f004 fafe 	bl	8019a08 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8015410:	78fa      	ldrb	r2, [r7, #3]
 8015412:	7ffb      	ldrb	r3, [r7, #31]
 8015414:	9300      	str	r3, [sp, #0]
 8015416:	460b      	mov	r3, r1
 8015418:	6939      	ldr	r1, [r7, #16]
 801541a:	6878      	ldr	r0, [r7, #4]
 801541c:	f7ff fd70 	bl	8014f00 <tcp_create_segment>
 8015420:	60f8      	str	r0, [r7, #12]
 8015422:	68fb      	ldr	r3, [r7, #12]
 8015424:	2b00      	cmp	r3, #0
 8015426:	d109      	bne.n	801543c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	8b5b      	ldrh	r3, [r3, #26]
 801542c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015430:	b29a      	uxth	r2, r3
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8015436:	f04f 33ff 	mov.w	r3, #4294967295
 801543a:	e070      	b.n	801551e <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801543c:	68fb      	ldr	r3, [r7, #12]
 801543e:	68db      	ldr	r3, [r3, #12]
 8015440:	f003 0303 	and.w	r3, r3, #3
 8015444:	2b00      	cmp	r3, #0
 8015446:	d006      	beq.n	8015456 <tcp_enqueue_flags+0xea>
 8015448:	4b37      	ldr	r3, [pc, #220]	; (8015528 <tcp_enqueue_flags+0x1bc>)
 801544a:	f240 4242 	movw	r2, #1090	; 0x442
 801544e:	493b      	ldr	r1, [pc, #236]	; (801553c <tcp_enqueue_flags+0x1d0>)
 8015450:	4837      	ldr	r0, [pc, #220]	; (8015530 <tcp_enqueue_flags+0x1c4>)
 8015452:	f004 fad9 	bl	8019a08 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8015456:	68fb      	ldr	r3, [r7, #12]
 8015458:	891b      	ldrh	r3, [r3, #8]
 801545a:	2b00      	cmp	r3, #0
 801545c:	d006      	beq.n	801546c <tcp_enqueue_flags+0x100>
 801545e:	4b32      	ldr	r3, [pc, #200]	; (8015528 <tcp_enqueue_flags+0x1bc>)
 8015460:	f240 4243 	movw	r2, #1091	; 0x443
 8015464:	4936      	ldr	r1, [pc, #216]	; (8015540 <tcp_enqueue_flags+0x1d4>)
 8015466:	4832      	ldr	r0, [pc, #200]	; (8015530 <tcp_enqueue_flags+0x1c4>)
 8015468:	f004 face 	bl	8019a08 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015470:	2b00      	cmp	r3, #0
 8015472:	d103      	bne.n	801547c <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8015474:	687b      	ldr	r3, [r7, #4]
 8015476:	68fa      	ldr	r2, [r7, #12]
 8015478:	66da      	str	r2, [r3, #108]	; 0x6c
 801547a:	e00d      	b.n	8015498 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015480:	61bb      	str	r3, [r7, #24]
 8015482:	e002      	b.n	801548a <tcp_enqueue_flags+0x11e>
 8015484:	69bb      	ldr	r3, [r7, #24]
 8015486:	681b      	ldr	r3, [r3, #0]
 8015488:	61bb      	str	r3, [r7, #24]
 801548a:	69bb      	ldr	r3, [r7, #24]
 801548c:	681b      	ldr	r3, [r3, #0]
 801548e:	2b00      	cmp	r3, #0
 8015490:	d1f8      	bne.n	8015484 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8015492:	69bb      	ldr	r3, [r7, #24]
 8015494:	68fa      	ldr	r2, [r7, #12]
 8015496:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	2200      	movs	r2, #0
 801549c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80154a0:	78fb      	ldrb	r3, [r7, #3]
 80154a2:	f003 0302 	and.w	r3, r3, #2
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	d104      	bne.n	80154b4 <tcp_enqueue_flags+0x148>
 80154aa:	78fb      	ldrb	r3, [r7, #3]
 80154ac:	f003 0301 	and.w	r3, r3, #1
 80154b0:	2b00      	cmp	r3, #0
 80154b2:	d004      	beq.n	80154be <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80154b4:	687b      	ldr	r3, [r7, #4]
 80154b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80154b8:	1c5a      	adds	r2, r3, #1
 80154ba:	687b      	ldr	r3, [r7, #4]
 80154bc:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80154be:	78fb      	ldrb	r3, [r7, #3]
 80154c0:	f003 0301 	and.w	r3, r3, #1
 80154c4:	2b00      	cmp	r3, #0
 80154c6:	d006      	beq.n	80154d6 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	8b5b      	ldrh	r3, [r3, #26]
 80154cc:	f043 0320 	orr.w	r3, r3, #32
 80154d0:	b29a      	uxth	r2, r3
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80154d6:	68fb      	ldr	r3, [r7, #12]
 80154d8:	685b      	ldr	r3, [r3, #4]
 80154da:	4618      	mov	r0, r3
 80154dc:	f7fb fc44 	bl	8010d68 <pbuf_clen>
 80154e0:	4603      	mov	r3, r0
 80154e2:	461a      	mov	r2, r3
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80154ea:	4413      	add	r3, r2
 80154ec:	b29a      	uxth	r2, r3
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80154fa:	2b00      	cmp	r3, #0
 80154fc:	d00e      	beq.n	801551c <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80154fe:	687b      	ldr	r3, [r7, #4]
 8015500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015502:	2b00      	cmp	r3, #0
 8015504:	d10a      	bne.n	801551c <tcp_enqueue_flags+0x1b0>
 8015506:	687b      	ldr	r3, [r7, #4]
 8015508:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801550a:	2b00      	cmp	r3, #0
 801550c:	d106      	bne.n	801551c <tcp_enqueue_flags+0x1b0>
 801550e:	4b06      	ldr	r3, [pc, #24]	; (8015528 <tcp_enqueue_flags+0x1bc>)
 8015510:	f240 4265 	movw	r2, #1125	; 0x465
 8015514:	490b      	ldr	r1, [pc, #44]	; (8015544 <tcp_enqueue_flags+0x1d8>)
 8015516:	4806      	ldr	r0, [pc, #24]	; (8015530 <tcp_enqueue_flags+0x1c4>)
 8015518:	f004 fa76 	bl	8019a08 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801551c:	2300      	movs	r3, #0
}
 801551e:	4618      	mov	r0, r3
 8015520:	3720      	adds	r7, #32
 8015522:	46bd      	mov	sp, r7
 8015524:	bd80      	pop	{r7, pc}
 8015526:	bf00      	nop
 8015528:	0801da8c 	.word	0x0801da8c
 801552c:	0801deb0 	.word	0x0801deb0
 8015530:	0801dae0 	.word	0x0801dae0
 8015534:	0801df08 	.word	0x0801df08
 8015538:	0801df28 	.word	0x0801df28
 801553c:	0801df64 	.word	0x0801df64
 8015540:	0801df7c 	.word	0x0801df7c
 8015544:	0801dfa8 	.word	0x0801dfa8

08015548 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8015548:	b5b0      	push	{r4, r5, r7, lr}
 801554a:	b08a      	sub	sp, #40	; 0x28
 801554c:	af00      	add	r7, sp, #0
 801554e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8015550:	687b      	ldr	r3, [r7, #4]
 8015552:	2b00      	cmp	r3, #0
 8015554:	d106      	bne.n	8015564 <tcp_output+0x1c>
 8015556:	4b8a      	ldr	r3, [pc, #552]	; (8015780 <tcp_output+0x238>)
 8015558:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801555c:	4989      	ldr	r1, [pc, #548]	; (8015784 <tcp_output+0x23c>)
 801555e:	488a      	ldr	r0, [pc, #552]	; (8015788 <tcp_output+0x240>)
 8015560:	f004 fa52 	bl	8019a08 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8015564:	687b      	ldr	r3, [r7, #4]
 8015566:	7d1b      	ldrb	r3, [r3, #20]
 8015568:	2b01      	cmp	r3, #1
 801556a:	d106      	bne.n	801557a <tcp_output+0x32>
 801556c:	4b84      	ldr	r3, [pc, #528]	; (8015780 <tcp_output+0x238>)
 801556e:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8015572:	4986      	ldr	r1, [pc, #536]	; (801578c <tcp_output+0x244>)
 8015574:	4884      	ldr	r0, [pc, #528]	; (8015788 <tcp_output+0x240>)
 8015576:	f004 fa47 	bl	8019a08 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801557a:	4b85      	ldr	r3, [pc, #532]	; (8015790 <tcp_output+0x248>)
 801557c:	681b      	ldr	r3, [r3, #0]
 801557e:	687a      	ldr	r2, [r7, #4]
 8015580:	429a      	cmp	r2, r3
 8015582:	d101      	bne.n	8015588 <tcp_output+0x40>
    return ERR_OK;
 8015584:	2300      	movs	r3, #0
 8015586:	e1ce      	b.n	8015926 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015594:	4293      	cmp	r3, r2
 8015596:	bf28      	it	cs
 8015598:	4613      	movcs	r3, r2
 801559a:	b29b      	uxth	r3, r3
 801559c:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801559e:	687b      	ldr	r3, [r7, #4]
 80155a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80155a2:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 80155a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80155a6:	2b00      	cmp	r3, #0
 80155a8:	d10b      	bne.n	80155c2 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80155aa:	687b      	ldr	r3, [r7, #4]
 80155ac:	8b5b      	ldrh	r3, [r3, #26]
 80155ae:	f003 0302 	and.w	r3, r3, #2
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	f000 81aa 	beq.w	801590c <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80155b8:	6878      	ldr	r0, [r7, #4]
 80155ba:	f000 fdcb 	bl	8016154 <tcp_send_empty_ack>
 80155be:	4603      	mov	r3, r0
 80155c0:	e1b1      	b.n	8015926 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80155c2:	6879      	ldr	r1, [r7, #4]
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	3304      	adds	r3, #4
 80155c8:	461a      	mov	r2, r3
 80155ca:	6878      	ldr	r0, [r7, #4]
 80155cc:	f7ff fc7c 	bl	8014ec8 <tcp_route>
 80155d0:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80155d2:	697b      	ldr	r3, [r7, #20]
 80155d4:	2b00      	cmp	r3, #0
 80155d6:	d102      	bne.n	80155de <tcp_output+0x96>
    return ERR_RTE;
 80155d8:	f06f 0303 	mvn.w	r3, #3
 80155dc:	e1a3      	b.n	8015926 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	2b00      	cmp	r3, #0
 80155e2:	d003      	beq.n	80155ec <tcp_output+0xa4>
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	681b      	ldr	r3, [r3, #0]
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	d111      	bne.n	8015610 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80155ec:	697b      	ldr	r3, [r7, #20]
 80155ee:	2b00      	cmp	r3, #0
 80155f0:	d002      	beq.n	80155f8 <tcp_output+0xb0>
 80155f2:	697b      	ldr	r3, [r7, #20]
 80155f4:	3304      	adds	r3, #4
 80155f6:	e000      	b.n	80155fa <tcp_output+0xb2>
 80155f8:	2300      	movs	r3, #0
 80155fa:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80155fc:	693b      	ldr	r3, [r7, #16]
 80155fe:	2b00      	cmp	r3, #0
 8015600:	d102      	bne.n	8015608 <tcp_output+0xc0>
      return ERR_RTE;
 8015602:	f06f 0303 	mvn.w	r3, #3
 8015606:	e18e      	b.n	8015926 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8015608:	693b      	ldr	r3, [r7, #16]
 801560a:	681a      	ldr	r2, [r3, #0]
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8015610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015612:	68db      	ldr	r3, [r3, #12]
 8015614:	685b      	ldr	r3, [r3, #4]
 8015616:	4618      	mov	r0, r3
 8015618:	f7f9 ff4f 	bl	800f4ba <lwip_htonl>
 801561c:	4602      	mov	r2, r0
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015622:	1ad3      	subs	r3, r2, r3
 8015624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015626:	8912      	ldrh	r2, [r2, #8]
 8015628:	4413      	add	r3, r2
 801562a:	69ba      	ldr	r2, [r7, #24]
 801562c:	429a      	cmp	r2, r3
 801562e:	d227      	bcs.n	8015680 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8015630:	687b      	ldr	r3, [r7, #4]
 8015632:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015636:	461a      	mov	r2, r3
 8015638:	69bb      	ldr	r3, [r7, #24]
 801563a:	4293      	cmp	r3, r2
 801563c:	d114      	bne.n	8015668 <tcp_output+0x120>
 801563e:	687b      	ldr	r3, [r7, #4]
 8015640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015642:	2b00      	cmp	r3, #0
 8015644:	d110      	bne.n	8015668 <tcp_output+0x120>
 8015646:	687b      	ldr	r3, [r7, #4]
 8015648:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801564c:	2b00      	cmp	r3, #0
 801564e:	d10b      	bne.n	8015668 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8015650:	687b      	ldr	r3, [r7, #4]
 8015652:	2200      	movs	r2, #0
 8015654:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8015658:	687b      	ldr	r3, [r7, #4]
 801565a:	2201      	movs	r2, #1
 801565c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	2200      	movs	r2, #0
 8015664:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	8b5b      	ldrh	r3, [r3, #26]
 801566c:	f003 0302 	and.w	r3, r3, #2
 8015670:	2b00      	cmp	r3, #0
 8015672:	f000 814d 	beq.w	8015910 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8015676:	6878      	ldr	r0, [r7, #4]
 8015678:	f000 fd6c 	bl	8016154 <tcp_send_empty_ack>
 801567c:	4603      	mov	r3, r0
 801567e:	e152      	b.n	8015926 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8015680:	687b      	ldr	r3, [r7, #4]
 8015682:	2200      	movs	r2, #0
 8015684:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801568c:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801568e:	6a3b      	ldr	r3, [r7, #32]
 8015690:	2b00      	cmp	r3, #0
 8015692:	f000 811c 	beq.w	80158ce <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8015696:	e002      	b.n	801569e <tcp_output+0x156>
 8015698:	6a3b      	ldr	r3, [r7, #32]
 801569a:	681b      	ldr	r3, [r3, #0]
 801569c:	623b      	str	r3, [r7, #32]
 801569e:	6a3b      	ldr	r3, [r7, #32]
 80156a0:	681b      	ldr	r3, [r3, #0]
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d1f8      	bne.n	8015698 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80156a6:	e112      	b.n	80158ce <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80156a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80156aa:	68db      	ldr	r3, [r3, #12]
 80156ac:	899b      	ldrh	r3, [r3, #12]
 80156ae:	b29b      	uxth	r3, r3
 80156b0:	4618      	mov	r0, r3
 80156b2:	f7f9 feed 	bl	800f490 <lwip_htons>
 80156b6:	4603      	mov	r3, r0
 80156b8:	b2db      	uxtb	r3, r3
 80156ba:	f003 0304 	and.w	r3, r3, #4
 80156be:	2b00      	cmp	r3, #0
 80156c0:	d006      	beq.n	80156d0 <tcp_output+0x188>
 80156c2:	4b2f      	ldr	r3, [pc, #188]	; (8015780 <tcp_output+0x238>)
 80156c4:	f240 5236 	movw	r2, #1334	; 0x536
 80156c8:	4932      	ldr	r1, [pc, #200]	; (8015794 <tcp_output+0x24c>)
 80156ca:	482f      	ldr	r0, [pc, #188]	; (8015788 <tcp_output+0x240>)
 80156cc:	f004 f99c 	bl	8019a08 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80156d0:	687b      	ldr	r3, [r7, #4]
 80156d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	d01f      	beq.n	8015718 <tcp_output+0x1d0>
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	8b5b      	ldrh	r3, [r3, #26]
 80156dc:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80156e0:	2b00      	cmp	r3, #0
 80156e2:	d119      	bne.n	8015718 <tcp_output+0x1d0>
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156e8:	2b00      	cmp	r3, #0
 80156ea:	d00b      	beq.n	8015704 <tcp_output+0x1bc>
 80156ec:	687b      	ldr	r3, [r7, #4]
 80156ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156f0:	681b      	ldr	r3, [r3, #0]
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d110      	bne.n	8015718 <tcp_output+0x1d0>
 80156f6:	687b      	ldr	r3, [r7, #4]
 80156f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156fa:	891a      	ldrh	r2, [r3, #8]
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015700:	429a      	cmp	r2, r3
 8015702:	d209      	bcs.n	8015718 <tcp_output+0x1d0>
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801570a:	2b00      	cmp	r3, #0
 801570c:	d004      	beq.n	8015718 <tcp_output+0x1d0>
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015714:	2b0f      	cmp	r3, #15
 8015716:	d901      	bls.n	801571c <tcp_output+0x1d4>
 8015718:	2301      	movs	r3, #1
 801571a:	e000      	b.n	801571e <tcp_output+0x1d6>
 801571c:	2300      	movs	r3, #0
 801571e:	2b00      	cmp	r3, #0
 8015720:	d106      	bne.n	8015730 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	8b5b      	ldrh	r3, [r3, #26]
 8015726:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801572a:	2b00      	cmp	r3, #0
 801572c:	f000 80e4 	beq.w	80158f8 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	7d1b      	ldrb	r3, [r3, #20]
 8015734:	2b02      	cmp	r3, #2
 8015736:	d00d      	beq.n	8015754 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8015738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801573a:	68db      	ldr	r3, [r3, #12]
 801573c:	899b      	ldrh	r3, [r3, #12]
 801573e:	b29c      	uxth	r4, r3
 8015740:	2010      	movs	r0, #16
 8015742:	f7f9 fea5 	bl	800f490 <lwip_htons>
 8015746:	4603      	mov	r3, r0
 8015748:	461a      	mov	r2, r3
 801574a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801574c:	68db      	ldr	r3, [r3, #12]
 801574e:	4322      	orrs	r2, r4
 8015750:	b292      	uxth	r2, r2
 8015752:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8015754:	697a      	ldr	r2, [r7, #20]
 8015756:	6879      	ldr	r1, [r7, #4]
 8015758:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801575a:	f000 f909 	bl	8015970 <tcp_output_segment>
 801575e:	4603      	mov	r3, r0
 8015760:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8015762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015766:	2b00      	cmp	r3, #0
 8015768:	d016      	beq.n	8015798 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801576a:	687b      	ldr	r3, [r7, #4]
 801576c:	8b5b      	ldrh	r3, [r3, #26]
 801576e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015772:	b29a      	uxth	r2, r3
 8015774:	687b      	ldr	r3, [r7, #4]
 8015776:	835a      	strh	r2, [r3, #26]
      return err;
 8015778:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801577c:	e0d3      	b.n	8015926 <tcp_output+0x3de>
 801577e:	bf00      	nop
 8015780:	0801da8c 	.word	0x0801da8c
 8015784:	0801dfd0 	.word	0x0801dfd0
 8015788:	0801dae0 	.word	0x0801dae0
 801578c:	0801dfe8 	.word	0x0801dfe8
 8015790:	200070f8 	.word	0x200070f8
 8015794:	0801e010 	.word	0x0801e010
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8015798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801579a:	681a      	ldr	r2, [r3, #0]
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 80157a0:	687b      	ldr	r3, [r7, #4]
 80157a2:	7d1b      	ldrb	r3, [r3, #20]
 80157a4:	2b02      	cmp	r3, #2
 80157a6:	d006      	beq.n	80157b6 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80157a8:	687b      	ldr	r3, [r7, #4]
 80157aa:	8b5b      	ldrh	r3, [r3, #26]
 80157ac:	f023 0303 	bic.w	r3, r3, #3
 80157b0:	b29a      	uxth	r2, r3
 80157b2:	687b      	ldr	r3, [r7, #4]
 80157b4:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80157b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157b8:	68db      	ldr	r3, [r3, #12]
 80157ba:	685b      	ldr	r3, [r3, #4]
 80157bc:	4618      	mov	r0, r3
 80157be:	f7f9 fe7c 	bl	800f4ba <lwip_htonl>
 80157c2:	4604      	mov	r4, r0
 80157c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157c6:	891b      	ldrh	r3, [r3, #8]
 80157c8:	461d      	mov	r5, r3
 80157ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157cc:	68db      	ldr	r3, [r3, #12]
 80157ce:	899b      	ldrh	r3, [r3, #12]
 80157d0:	b29b      	uxth	r3, r3
 80157d2:	4618      	mov	r0, r3
 80157d4:	f7f9 fe5c 	bl	800f490 <lwip_htons>
 80157d8:	4603      	mov	r3, r0
 80157da:	b2db      	uxtb	r3, r3
 80157dc:	f003 0303 	and.w	r3, r3, #3
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d001      	beq.n	80157e8 <tcp_output+0x2a0>
 80157e4:	2301      	movs	r3, #1
 80157e6:	e000      	b.n	80157ea <tcp_output+0x2a2>
 80157e8:	2300      	movs	r3, #0
 80157ea:	442b      	add	r3, r5
 80157ec:	4423      	add	r3, r4
 80157ee:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80157f4:	68bb      	ldr	r3, [r7, #8]
 80157f6:	1ad3      	subs	r3, r2, r3
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	da02      	bge.n	8015802 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80157fc:	687b      	ldr	r3, [r7, #4]
 80157fe:	68ba      	ldr	r2, [r7, #8]
 8015800:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8015802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015804:	891b      	ldrh	r3, [r3, #8]
 8015806:	461c      	mov	r4, r3
 8015808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801580a:	68db      	ldr	r3, [r3, #12]
 801580c:	899b      	ldrh	r3, [r3, #12]
 801580e:	b29b      	uxth	r3, r3
 8015810:	4618      	mov	r0, r3
 8015812:	f7f9 fe3d 	bl	800f490 <lwip_htons>
 8015816:	4603      	mov	r3, r0
 8015818:	b2db      	uxtb	r3, r3
 801581a:	f003 0303 	and.w	r3, r3, #3
 801581e:	2b00      	cmp	r3, #0
 8015820:	d001      	beq.n	8015826 <tcp_output+0x2de>
 8015822:	2301      	movs	r3, #1
 8015824:	e000      	b.n	8015828 <tcp_output+0x2e0>
 8015826:	2300      	movs	r3, #0
 8015828:	4423      	add	r3, r4
 801582a:	2b00      	cmp	r3, #0
 801582c:	d049      	beq.n	80158c2 <tcp_output+0x37a>
      seg->next = NULL;
 801582e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015830:	2200      	movs	r2, #0
 8015832:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015838:	2b00      	cmp	r3, #0
 801583a:	d105      	bne.n	8015848 <tcp_output+0x300>
        pcb->unacked = seg;
 801583c:	687b      	ldr	r3, [r7, #4]
 801583e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015840:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8015842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015844:	623b      	str	r3, [r7, #32]
 8015846:	e03f      	b.n	80158c8 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8015848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801584a:	68db      	ldr	r3, [r3, #12]
 801584c:	685b      	ldr	r3, [r3, #4]
 801584e:	4618      	mov	r0, r3
 8015850:	f7f9 fe33 	bl	800f4ba <lwip_htonl>
 8015854:	4604      	mov	r4, r0
 8015856:	6a3b      	ldr	r3, [r7, #32]
 8015858:	68db      	ldr	r3, [r3, #12]
 801585a:	685b      	ldr	r3, [r3, #4]
 801585c:	4618      	mov	r0, r3
 801585e:	f7f9 fe2c 	bl	800f4ba <lwip_htonl>
 8015862:	4603      	mov	r3, r0
 8015864:	1ae3      	subs	r3, r4, r3
 8015866:	2b00      	cmp	r3, #0
 8015868:	da24      	bge.n	80158b4 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801586a:	687b      	ldr	r3, [r7, #4]
 801586c:	3370      	adds	r3, #112	; 0x70
 801586e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015870:	e002      	b.n	8015878 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8015872:	69fb      	ldr	r3, [r7, #28]
 8015874:	681b      	ldr	r3, [r3, #0]
 8015876:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8015878:	69fb      	ldr	r3, [r7, #28]
 801587a:	681b      	ldr	r3, [r3, #0]
 801587c:	2b00      	cmp	r3, #0
 801587e:	d011      	beq.n	80158a4 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015880:	69fb      	ldr	r3, [r7, #28]
 8015882:	681b      	ldr	r3, [r3, #0]
 8015884:	68db      	ldr	r3, [r3, #12]
 8015886:	685b      	ldr	r3, [r3, #4]
 8015888:	4618      	mov	r0, r3
 801588a:	f7f9 fe16 	bl	800f4ba <lwip_htonl>
 801588e:	4604      	mov	r4, r0
 8015890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015892:	68db      	ldr	r3, [r3, #12]
 8015894:	685b      	ldr	r3, [r3, #4]
 8015896:	4618      	mov	r0, r3
 8015898:	f7f9 fe0f 	bl	800f4ba <lwip_htonl>
 801589c:	4603      	mov	r3, r0
 801589e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80158a0:	2b00      	cmp	r3, #0
 80158a2:	dbe6      	blt.n	8015872 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80158a4:	69fb      	ldr	r3, [r7, #28]
 80158a6:	681a      	ldr	r2, [r3, #0]
 80158a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158aa:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80158ac:	69fb      	ldr	r3, [r7, #28]
 80158ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80158b0:	601a      	str	r2, [r3, #0]
 80158b2:	e009      	b.n	80158c8 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80158b4:	6a3b      	ldr	r3, [r7, #32]
 80158b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80158b8:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80158ba:	6a3b      	ldr	r3, [r7, #32]
 80158bc:	681b      	ldr	r3, [r3, #0]
 80158be:	623b      	str	r3, [r7, #32]
 80158c0:	e002      	b.n	80158c8 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80158c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80158c4:	f7fc fc3f 	bl	8012146 <tcp_seg_free>
    }
    seg = pcb->unsent;
 80158c8:	687b      	ldr	r3, [r7, #4]
 80158ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80158cc:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80158ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d012      	beq.n	80158fa <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80158d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158d6:	68db      	ldr	r3, [r3, #12]
 80158d8:	685b      	ldr	r3, [r3, #4]
 80158da:	4618      	mov	r0, r3
 80158dc:	f7f9 fded 	bl	800f4ba <lwip_htonl>
 80158e0:	4602      	mov	r2, r0
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80158e6:	1ad3      	subs	r3, r2, r3
 80158e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80158ea:	8912      	ldrh	r2, [r2, #8]
 80158ec:	4413      	add	r3, r2
  while (seg != NULL &&
 80158ee:	69ba      	ldr	r2, [r7, #24]
 80158f0:	429a      	cmp	r2, r3
 80158f2:	f4bf aed9 	bcs.w	80156a8 <tcp_output+0x160>
 80158f6:	e000      	b.n	80158fa <tcp_output+0x3b2>
      break;
 80158f8:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80158fe:	2b00      	cmp	r3, #0
 8015900:	d108      	bne.n	8015914 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015902:	687b      	ldr	r3, [r7, #4]
 8015904:	2200      	movs	r2, #0
 8015906:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801590a:	e004      	b.n	8015916 <tcp_output+0x3ce>
    goto output_done;
 801590c:	bf00      	nop
 801590e:	e002      	b.n	8015916 <tcp_output+0x3ce>
    goto output_done;
 8015910:	bf00      	nop
 8015912:	e000      	b.n	8015916 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8015914:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	8b5b      	ldrh	r3, [r3, #26]
 801591a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801591e:	b29a      	uxth	r2, r3
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8015924:	2300      	movs	r3, #0
}
 8015926:	4618      	mov	r0, r3
 8015928:	3728      	adds	r7, #40	; 0x28
 801592a:	46bd      	mov	sp, r7
 801592c:	bdb0      	pop	{r4, r5, r7, pc}
 801592e:	bf00      	nop

08015930 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8015930:	b580      	push	{r7, lr}
 8015932:	b082      	sub	sp, #8
 8015934:	af00      	add	r7, sp, #0
 8015936:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8015938:	687b      	ldr	r3, [r7, #4]
 801593a:	2b00      	cmp	r3, #0
 801593c:	d106      	bne.n	801594c <tcp_output_segment_busy+0x1c>
 801593e:	4b09      	ldr	r3, [pc, #36]	; (8015964 <tcp_output_segment_busy+0x34>)
 8015940:	f240 529a 	movw	r2, #1434	; 0x59a
 8015944:	4908      	ldr	r1, [pc, #32]	; (8015968 <tcp_output_segment_busy+0x38>)
 8015946:	4809      	ldr	r0, [pc, #36]	; (801596c <tcp_output_segment_busy+0x3c>)
 8015948:	f004 f85e 	bl	8019a08 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801594c:	687b      	ldr	r3, [r7, #4]
 801594e:	685b      	ldr	r3, [r3, #4]
 8015950:	7b9b      	ldrb	r3, [r3, #14]
 8015952:	2b01      	cmp	r3, #1
 8015954:	d001      	beq.n	801595a <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8015956:	2301      	movs	r3, #1
 8015958:	e000      	b.n	801595c <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801595a:	2300      	movs	r3, #0
}
 801595c:	4618      	mov	r0, r3
 801595e:	3708      	adds	r7, #8
 8015960:	46bd      	mov	sp, r7
 8015962:	bd80      	pop	{r7, pc}
 8015964:	0801da8c 	.word	0x0801da8c
 8015968:	0801e028 	.word	0x0801e028
 801596c:	0801dae0 	.word	0x0801dae0

08015970 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8015970:	b5b0      	push	{r4, r5, r7, lr}
 8015972:	b08c      	sub	sp, #48	; 0x30
 8015974:	af04      	add	r7, sp, #16
 8015976:	60f8      	str	r0, [r7, #12]
 8015978:	60b9      	str	r1, [r7, #8]
 801597a:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801597c:	68fb      	ldr	r3, [r7, #12]
 801597e:	2b00      	cmp	r3, #0
 8015980:	d106      	bne.n	8015990 <tcp_output_segment+0x20>
 8015982:	4b64      	ldr	r3, [pc, #400]	; (8015b14 <tcp_output_segment+0x1a4>)
 8015984:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8015988:	4963      	ldr	r1, [pc, #396]	; (8015b18 <tcp_output_segment+0x1a8>)
 801598a:	4864      	ldr	r0, [pc, #400]	; (8015b1c <tcp_output_segment+0x1ac>)
 801598c:	f004 f83c 	bl	8019a08 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8015990:	68bb      	ldr	r3, [r7, #8]
 8015992:	2b00      	cmp	r3, #0
 8015994:	d106      	bne.n	80159a4 <tcp_output_segment+0x34>
 8015996:	4b5f      	ldr	r3, [pc, #380]	; (8015b14 <tcp_output_segment+0x1a4>)
 8015998:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801599c:	4960      	ldr	r1, [pc, #384]	; (8015b20 <tcp_output_segment+0x1b0>)
 801599e:	485f      	ldr	r0, [pc, #380]	; (8015b1c <tcp_output_segment+0x1ac>)
 80159a0:	f004 f832 	bl	8019a08 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	2b00      	cmp	r3, #0
 80159a8:	d106      	bne.n	80159b8 <tcp_output_segment+0x48>
 80159aa:	4b5a      	ldr	r3, [pc, #360]	; (8015b14 <tcp_output_segment+0x1a4>)
 80159ac:	f240 52ba 	movw	r2, #1466	; 0x5ba
 80159b0:	495c      	ldr	r1, [pc, #368]	; (8015b24 <tcp_output_segment+0x1b4>)
 80159b2:	485a      	ldr	r0, [pc, #360]	; (8015b1c <tcp_output_segment+0x1ac>)
 80159b4:	f004 f828 	bl	8019a08 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80159b8:	68f8      	ldr	r0, [r7, #12]
 80159ba:	f7ff ffb9 	bl	8015930 <tcp_output_segment_busy>
 80159be:	4603      	mov	r3, r0
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d001      	beq.n	80159c8 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80159c4:	2300      	movs	r3, #0
 80159c6:	e0a1      	b.n	8015b0c <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80159c8:	68bb      	ldr	r3, [r7, #8]
 80159ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80159cc:	68fb      	ldr	r3, [r7, #12]
 80159ce:	68dc      	ldr	r4, [r3, #12]
 80159d0:	4610      	mov	r0, r2
 80159d2:	f7f9 fd72 	bl	800f4ba <lwip_htonl>
 80159d6:	4603      	mov	r3, r0
 80159d8:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80159da:	68bb      	ldr	r3, [r7, #8]
 80159dc:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80159de:	68fb      	ldr	r3, [r7, #12]
 80159e0:	68dc      	ldr	r4, [r3, #12]
 80159e2:	4610      	mov	r0, r2
 80159e4:	f7f9 fd54 	bl	800f490 <lwip_htons>
 80159e8:	4603      	mov	r3, r0
 80159ea:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80159ec:	68bb      	ldr	r3, [r7, #8]
 80159ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80159f0:	68ba      	ldr	r2, [r7, #8]
 80159f2:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80159f4:	441a      	add	r2, r3
 80159f6:	68bb      	ldr	r3, [r7, #8]
 80159f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80159fa:	68fb      	ldr	r3, [r7, #12]
 80159fc:	68db      	ldr	r3, [r3, #12]
 80159fe:	3314      	adds	r3, #20
 8015a00:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8015a02:	68fb      	ldr	r3, [r7, #12]
 8015a04:	7a9b      	ldrb	r3, [r3, #10]
 8015a06:	f003 0301 	and.w	r3, r3, #1
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d015      	beq.n	8015a3a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8015a0e:	68bb      	ldr	r3, [r7, #8]
 8015a10:	3304      	adds	r3, #4
 8015a12:	461a      	mov	r2, r3
 8015a14:	6879      	ldr	r1, [r7, #4]
 8015a16:	f240 50b4 	movw	r0, #1460	; 0x5b4
 8015a1a:	f7fc fe8b 	bl	8012734 <tcp_eff_send_mss_netif>
 8015a1e:	4603      	mov	r3, r0
 8015a20:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8015a22:	8b7b      	ldrh	r3, [r7, #26]
 8015a24:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8015a28:	4618      	mov	r0, r3
 8015a2a:	f7f9 fd46 	bl	800f4ba <lwip_htonl>
 8015a2e:	4602      	mov	r2, r0
 8015a30:	69fb      	ldr	r3, [r7, #28]
 8015a32:	601a      	str	r2, [r3, #0]
    opts += 1;
 8015a34:	69fb      	ldr	r3, [r7, #28]
 8015a36:	3304      	adds	r3, #4
 8015a38:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8015a3a:	68bb      	ldr	r3, [r7, #8]
 8015a3c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	da02      	bge.n	8015a4a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8015a44:	68bb      	ldr	r3, [r7, #8]
 8015a46:	2200      	movs	r2, #0
 8015a48:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 8015a4a:	68bb      	ldr	r3, [r7, #8]
 8015a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	d10c      	bne.n	8015a6c <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8015a52:	4b35      	ldr	r3, [pc, #212]	; (8015b28 <tcp_output_segment+0x1b8>)
 8015a54:	681a      	ldr	r2, [r3, #0]
 8015a56:	68bb      	ldr	r3, [r7, #8]
 8015a58:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8015a5a:	68fb      	ldr	r3, [r7, #12]
 8015a5c:	68db      	ldr	r3, [r3, #12]
 8015a5e:	685b      	ldr	r3, [r3, #4]
 8015a60:	4618      	mov	r0, r3
 8015a62:	f7f9 fd2a 	bl	800f4ba <lwip_htonl>
 8015a66:	4602      	mov	r2, r0
 8015a68:	68bb      	ldr	r3, [r7, #8]
 8015a6a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8015a6c:	68fb      	ldr	r3, [r7, #12]
 8015a6e:	68da      	ldr	r2, [r3, #12]
 8015a70:	68fb      	ldr	r3, [r7, #12]
 8015a72:	685b      	ldr	r3, [r3, #4]
 8015a74:	685b      	ldr	r3, [r3, #4]
 8015a76:	1ad3      	subs	r3, r2, r3
 8015a78:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8015a7a:	68fb      	ldr	r3, [r7, #12]
 8015a7c:	685b      	ldr	r3, [r3, #4]
 8015a7e:	8959      	ldrh	r1, [r3, #10]
 8015a80:	68fb      	ldr	r3, [r7, #12]
 8015a82:	685b      	ldr	r3, [r3, #4]
 8015a84:	8b3a      	ldrh	r2, [r7, #24]
 8015a86:	1a8a      	subs	r2, r1, r2
 8015a88:	b292      	uxth	r2, r2
 8015a8a:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8015a8c:	68fb      	ldr	r3, [r7, #12]
 8015a8e:	685b      	ldr	r3, [r3, #4]
 8015a90:	8919      	ldrh	r1, [r3, #8]
 8015a92:	68fb      	ldr	r3, [r7, #12]
 8015a94:	685b      	ldr	r3, [r3, #4]
 8015a96:	8b3a      	ldrh	r2, [r7, #24]
 8015a98:	1a8a      	subs	r2, r1, r2
 8015a9a:	b292      	uxth	r2, r2
 8015a9c:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8015a9e:	68fb      	ldr	r3, [r7, #12]
 8015aa0:	685b      	ldr	r3, [r3, #4]
 8015aa2:	68fa      	ldr	r2, [r7, #12]
 8015aa4:	68d2      	ldr	r2, [r2, #12]
 8015aa6:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8015aa8:	68fb      	ldr	r3, [r7, #12]
 8015aaa:	68db      	ldr	r3, [r3, #12]
 8015aac:	2200      	movs	r2, #0
 8015aae:	741a      	strb	r2, [r3, #16]
 8015ab0:	2200      	movs	r2, #0
 8015ab2:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8015ab4:	68fb      	ldr	r3, [r7, #12]
 8015ab6:	68da      	ldr	r2, [r3, #12]
 8015ab8:	68fb      	ldr	r3, [r7, #12]
 8015aba:	7a9b      	ldrb	r3, [r3, #10]
 8015abc:	f003 0301 	and.w	r3, r3, #1
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d001      	beq.n	8015ac8 <tcp_output_segment+0x158>
 8015ac4:	2318      	movs	r3, #24
 8015ac6:	e000      	b.n	8015aca <tcp_output_segment+0x15a>
 8015ac8:	2314      	movs	r3, #20
 8015aca:	4413      	add	r3, r2
 8015acc:	69fa      	ldr	r2, [r7, #28]
 8015ace:	429a      	cmp	r2, r3
 8015ad0:	d006      	beq.n	8015ae0 <tcp_output_segment+0x170>
 8015ad2:	4b10      	ldr	r3, [pc, #64]	; (8015b14 <tcp_output_segment+0x1a4>)
 8015ad4:	f240 621c 	movw	r2, #1564	; 0x61c
 8015ad8:	4914      	ldr	r1, [pc, #80]	; (8015b2c <tcp_output_segment+0x1bc>)
 8015ada:	4810      	ldr	r0, [pc, #64]	; (8015b1c <tcp_output_segment+0x1ac>)
 8015adc:	f003 ff94 	bl	8019a08 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8015ae0:	68fb      	ldr	r3, [r7, #12]
 8015ae2:	6858      	ldr	r0, [r3, #4]
 8015ae4:	68b9      	ldr	r1, [r7, #8]
 8015ae6:	68bb      	ldr	r3, [r7, #8]
 8015ae8:	1d1c      	adds	r4, r3, #4
 8015aea:	68bb      	ldr	r3, [r7, #8]
 8015aec:	7add      	ldrb	r5, [r3, #11]
 8015aee:	68bb      	ldr	r3, [r7, #8]
 8015af0:	7a9b      	ldrb	r3, [r3, #10]
 8015af2:	687a      	ldr	r2, [r7, #4]
 8015af4:	9202      	str	r2, [sp, #8]
 8015af6:	2206      	movs	r2, #6
 8015af8:	9201      	str	r2, [sp, #4]
 8015afa:	9300      	str	r3, [sp, #0]
 8015afc:	462b      	mov	r3, r5
 8015afe:	4622      	mov	r2, r4
 8015b00:	f002 fa18 	bl	8017f34 <ip4_output_if>
 8015b04:	4603      	mov	r3, r0
 8015b06:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8015b08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015b0c:	4618      	mov	r0, r3
 8015b0e:	3720      	adds	r7, #32
 8015b10:	46bd      	mov	sp, r7
 8015b12:	bdb0      	pop	{r4, r5, r7, pc}
 8015b14:	0801da8c 	.word	0x0801da8c
 8015b18:	0801e050 	.word	0x0801e050
 8015b1c:	0801dae0 	.word	0x0801dae0
 8015b20:	0801e070 	.word	0x0801e070
 8015b24:	0801e090 	.word	0x0801e090
 8015b28:	200070ac 	.word	0x200070ac
 8015b2c:	0801e0b4 	.word	0x0801e0b4

08015b30 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8015b30:	b5b0      	push	{r4, r5, r7, lr}
 8015b32:	b084      	sub	sp, #16
 8015b34:	af00      	add	r7, sp, #0
 8015b36:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8015b38:	687b      	ldr	r3, [r7, #4]
 8015b3a:	2b00      	cmp	r3, #0
 8015b3c:	d106      	bne.n	8015b4c <tcp_rexmit_rto_prepare+0x1c>
 8015b3e:	4b31      	ldr	r3, [pc, #196]	; (8015c04 <tcp_rexmit_rto_prepare+0xd4>)
 8015b40:	f240 6263 	movw	r2, #1635	; 0x663
 8015b44:	4930      	ldr	r1, [pc, #192]	; (8015c08 <tcp_rexmit_rto_prepare+0xd8>)
 8015b46:	4831      	ldr	r0, [pc, #196]	; (8015c0c <tcp_rexmit_rto_prepare+0xdc>)
 8015b48:	f003 ff5e 	bl	8019a08 <iprintf>

  if (pcb->unacked == NULL) {
 8015b4c:	687b      	ldr	r3, [r7, #4]
 8015b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	d102      	bne.n	8015b5a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8015b54:	f06f 0305 	mvn.w	r3, #5
 8015b58:	e050      	b.n	8015bfc <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015b5a:	687b      	ldr	r3, [r7, #4]
 8015b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015b5e:	60fb      	str	r3, [r7, #12]
 8015b60:	e00b      	b.n	8015b7a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8015b62:	68f8      	ldr	r0, [r7, #12]
 8015b64:	f7ff fee4 	bl	8015930 <tcp_output_segment_busy>
 8015b68:	4603      	mov	r3, r0
 8015b6a:	2b00      	cmp	r3, #0
 8015b6c:	d002      	beq.n	8015b74 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8015b6e:	f06f 0305 	mvn.w	r3, #5
 8015b72:	e043      	b.n	8015bfc <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8015b74:	68fb      	ldr	r3, [r7, #12]
 8015b76:	681b      	ldr	r3, [r3, #0]
 8015b78:	60fb      	str	r3, [r7, #12]
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	681b      	ldr	r3, [r3, #0]
 8015b7e:	2b00      	cmp	r3, #0
 8015b80:	d1ef      	bne.n	8015b62 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8015b82:	68f8      	ldr	r0, [r7, #12]
 8015b84:	f7ff fed4 	bl	8015930 <tcp_output_segment_busy>
 8015b88:	4603      	mov	r3, r0
 8015b8a:	2b00      	cmp	r3, #0
 8015b8c:	d002      	beq.n	8015b94 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8015b8e:	f06f 0305 	mvn.w	r3, #5
 8015b92:	e033      	b.n	8015bfc <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015b98:	68fb      	ldr	r3, [r7, #12]
 8015b9a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	2200      	movs	r2, #0
 8015ba8:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8015baa:	687b      	ldr	r3, [r7, #4]
 8015bac:	8b5b      	ldrh	r3, [r3, #26]
 8015bae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8015bb2:	b29a      	uxth	r2, r3
 8015bb4:	687b      	ldr	r3, [r7, #4]
 8015bb6:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8015bb8:	68fb      	ldr	r3, [r7, #12]
 8015bba:	68db      	ldr	r3, [r3, #12]
 8015bbc:	685b      	ldr	r3, [r3, #4]
 8015bbe:	4618      	mov	r0, r3
 8015bc0:	f7f9 fc7b 	bl	800f4ba <lwip_htonl>
 8015bc4:	4604      	mov	r4, r0
 8015bc6:	68fb      	ldr	r3, [r7, #12]
 8015bc8:	891b      	ldrh	r3, [r3, #8]
 8015bca:	461d      	mov	r5, r3
 8015bcc:	68fb      	ldr	r3, [r7, #12]
 8015bce:	68db      	ldr	r3, [r3, #12]
 8015bd0:	899b      	ldrh	r3, [r3, #12]
 8015bd2:	b29b      	uxth	r3, r3
 8015bd4:	4618      	mov	r0, r3
 8015bd6:	f7f9 fc5b 	bl	800f490 <lwip_htons>
 8015bda:	4603      	mov	r3, r0
 8015bdc:	b2db      	uxtb	r3, r3
 8015bde:	f003 0303 	and.w	r3, r3, #3
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d001      	beq.n	8015bea <tcp_rexmit_rto_prepare+0xba>
 8015be6:	2301      	movs	r3, #1
 8015be8:	e000      	b.n	8015bec <tcp_rexmit_rto_prepare+0xbc>
 8015bea:	2300      	movs	r3, #0
 8015bec:	442b      	add	r3, r5
 8015bee:	18e2      	adds	r2, r4, r3
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	2200      	movs	r2, #0
 8015bf8:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8015bfa:	2300      	movs	r3, #0
}
 8015bfc:	4618      	mov	r0, r3
 8015bfe:	3710      	adds	r7, #16
 8015c00:	46bd      	mov	sp, r7
 8015c02:	bdb0      	pop	{r4, r5, r7, pc}
 8015c04:	0801da8c 	.word	0x0801da8c
 8015c08:	0801e0c8 	.word	0x0801e0c8
 8015c0c:	0801dae0 	.word	0x0801dae0

08015c10 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8015c10:	b580      	push	{r7, lr}
 8015c12:	b082      	sub	sp, #8
 8015c14:	af00      	add	r7, sp, #0
 8015c16:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d106      	bne.n	8015c2c <tcp_rexmit_rto_commit+0x1c>
 8015c1e:	4b0d      	ldr	r3, [pc, #52]	; (8015c54 <tcp_rexmit_rto_commit+0x44>)
 8015c20:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8015c24:	490c      	ldr	r1, [pc, #48]	; (8015c58 <tcp_rexmit_rto_commit+0x48>)
 8015c26:	480d      	ldr	r0, [pc, #52]	; (8015c5c <tcp_rexmit_rto_commit+0x4c>)
 8015c28:	f003 feee 	bl	8019a08 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8015c2c:	687b      	ldr	r3, [r7, #4]
 8015c2e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015c32:	2bff      	cmp	r3, #255	; 0xff
 8015c34:	d007      	beq.n	8015c46 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015c3c:	3301      	adds	r3, #1
 8015c3e:	b2da      	uxtb	r2, r3
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8015c46:	6878      	ldr	r0, [r7, #4]
 8015c48:	f7ff fc7e 	bl	8015548 <tcp_output>
}
 8015c4c:	bf00      	nop
 8015c4e:	3708      	adds	r7, #8
 8015c50:	46bd      	mov	sp, r7
 8015c52:	bd80      	pop	{r7, pc}
 8015c54:	0801da8c 	.word	0x0801da8c
 8015c58:	0801e0ec 	.word	0x0801e0ec
 8015c5c:	0801dae0 	.word	0x0801dae0

08015c60 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8015c60:	b580      	push	{r7, lr}
 8015c62:	b082      	sub	sp, #8
 8015c64:	af00      	add	r7, sp, #0
 8015c66:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	d106      	bne.n	8015c7c <tcp_rexmit_rto+0x1c>
 8015c6e:	4b0a      	ldr	r3, [pc, #40]	; (8015c98 <tcp_rexmit_rto+0x38>)
 8015c70:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8015c74:	4909      	ldr	r1, [pc, #36]	; (8015c9c <tcp_rexmit_rto+0x3c>)
 8015c76:	480a      	ldr	r0, [pc, #40]	; (8015ca0 <tcp_rexmit_rto+0x40>)
 8015c78:	f003 fec6 	bl	8019a08 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8015c7c:	6878      	ldr	r0, [r7, #4]
 8015c7e:	f7ff ff57 	bl	8015b30 <tcp_rexmit_rto_prepare>
 8015c82:	4603      	mov	r3, r0
 8015c84:	2b00      	cmp	r3, #0
 8015c86:	d102      	bne.n	8015c8e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8015c88:	6878      	ldr	r0, [r7, #4]
 8015c8a:	f7ff ffc1 	bl	8015c10 <tcp_rexmit_rto_commit>
  }
}
 8015c8e:	bf00      	nop
 8015c90:	3708      	adds	r7, #8
 8015c92:	46bd      	mov	sp, r7
 8015c94:	bd80      	pop	{r7, pc}
 8015c96:	bf00      	nop
 8015c98:	0801da8c 	.word	0x0801da8c
 8015c9c:	0801e110 	.word	0x0801e110
 8015ca0:	0801dae0 	.word	0x0801dae0

08015ca4 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8015ca4:	b590      	push	{r4, r7, lr}
 8015ca6:	b085      	sub	sp, #20
 8015ca8:	af00      	add	r7, sp, #0
 8015caa:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8015cac:	687b      	ldr	r3, [r7, #4]
 8015cae:	2b00      	cmp	r3, #0
 8015cb0:	d106      	bne.n	8015cc0 <tcp_rexmit+0x1c>
 8015cb2:	4b2f      	ldr	r3, [pc, #188]	; (8015d70 <tcp_rexmit+0xcc>)
 8015cb4:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8015cb8:	492e      	ldr	r1, [pc, #184]	; (8015d74 <tcp_rexmit+0xd0>)
 8015cba:	482f      	ldr	r0, [pc, #188]	; (8015d78 <tcp_rexmit+0xd4>)
 8015cbc:	f003 fea4 	bl	8019a08 <iprintf>

  if (pcb->unacked == NULL) {
 8015cc0:	687b      	ldr	r3, [r7, #4]
 8015cc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015cc4:	2b00      	cmp	r3, #0
 8015cc6:	d102      	bne.n	8015cce <tcp_rexmit+0x2a>
    return ERR_VAL;
 8015cc8:	f06f 0305 	mvn.w	r3, #5
 8015ccc:	e04c      	b.n	8015d68 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015cd2:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8015cd4:	68b8      	ldr	r0, [r7, #8]
 8015cd6:	f7ff fe2b 	bl	8015930 <tcp_output_segment_busy>
 8015cda:	4603      	mov	r3, r0
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d002      	beq.n	8015ce6 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8015ce0:	f06f 0305 	mvn.w	r3, #5
 8015ce4:	e040      	b.n	8015d68 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8015ce6:	68bb      	ldr	r3, [r7, #8]
 8015ce8:	681a      	ldr	r2, [r3, #0]
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8015cee:	687b      	ldr	r3, [r7, #4]
 8015cf0:	336c      	adds	r3, #108	; 0x6c
 8015cf2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015cf4:	e002      	b.n	8015cfc <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8015cf6:	68fb      	ldr	r3, [r7, #12]
 8015cf8:	681b      	ldr	r3, [r3, #0]
 8015cfa:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8015cfc:	68fb      	ldr	r3, [r7, #12]
 8015cfe:	681b      	ldr	r3, [r3, #0]
 8015d00:	2b00      	cmp	r3, #0
 8015d02:	d011      	beq.n	8015d28 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8015d04:	68fb      	ldr	r3, [r7, #12]
 8015d06:	681b      	ldr	r3, [r3, #0]
 8015d08:	68db      	ldr	r3, [r3, #12]
 8015d0a:	685b      	ldr	r3, [r3, #4]
 8015d0c:	4618      	mov	r0, r3
 8015d0e:	f7f9 fbd4 	bl	800f4ba <lwip_htonl>
 8015d12:	4604      	mov	r4, r0
 8015d14:	68bb      	ldr	r3, [r7, #8]
 8015d16:	68db      	ldr	r3, [r3, #12]
 8015d18:	685b      	ldr	r3, [r3, #4]
 8015d1a:	4618      	mov	r0, r3
 8015d1c:	f7f9 fbcd 	bl	800f4ba <lwip_htonl>
 8015d20:	4603      	mov	r3, r0
 8015d22:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	dbe6      	blt.n	8015cf6 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8015d28:	68fb      	ldr	r3, [r7, #12]
 8015d2a:	681a      	ldr	r2, [r3, #0]
 8015d2c:	68bb      	ldr	r3, [r7, #8]
 8015d2e:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8015d30:	68fb      	ldr	r3, [r7, #12]
 8015d32:	68ba      	ldr	r2, [r7, #8]
 8015d34:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8015d36:	68bb      	ldr	r3, [r7, #8]
 8015d38:	681b      	ldr	r3, [r3, #0]
 8015d3a:	2b00      	cmp	r3, #0
 8015d3c:	d103      	bne.n	8015d46 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8015d3e:	687b      	ldr	r3, [r7, #4]
 8015d40:	2200      	movs	r2, #0
 8015d42:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8015d46:	687b      	ldr	r3, [r7, #4]
 8015d48:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015d4c:	2bff      	cmp	r3, #255	; 0xff
 8015d4e:	d007      	beq.n	8015d60 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8015d50:	687b      	ldr	r3, [r7, #4]
 8015d52:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015d56:	3301      	adds	r3, #1
 8015d58:	b2da      	uxtb	r2, r3
 8015d5a:	687b      	ldr	r3, [r7, #4]
 8015d5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8015d60:	687b      	ldr	r3, [r7, #4]
 8015d62:	2200      	movs	r2, #0
 8015d64:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8015d66:	2300      	movs	r3, #0
}
 8015d68:	4618      	mov	r0, r3
 8015d6a:	3714      	adds	r7, #20
 8015d6c:	46bd      	mov	sp, r7
 8015d6e:	bd90      	pop	{r4, r7, pc}
 8015d70:	0801da8c 	.word	0x0801da8c
 8015d74:	0801e12c 	.word	0x0801e12c
 8015d78:	0801dae0 	.word	0x0801dae0

08015d7c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8015d7c:	b580      	push	{r7, lr}
 8015d7e:	b082      	sub	sp, #8
 8015d80:	af00      	add	r7, sp, #0
 8015d82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8015d84:	687b      	ldr	r3, [r7, #4]
 8015d86:	2b00      	cmp	r3, #0
 8015d88:	d106      	bne.n	8015d98 <tcp_rexmit_fast+0x1c>
 8015d8a:	4b2a      	ldr	r3, [pc, #168]	; (8015e34 <tcp_rexmit_fast+0xb8>)
 8015d8c:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8015d90:	4929      	ldr	r1, [pc, #164]	; (8015e38 <tcp_rexmit_fast+0xbc>)
 8015d92:	482a      	ldr	r0, [pc, #168]	; (8015e3c <tcp_rexmit_fast+0xc0>)
 8015d94:	f003 fe38 	bl	8019a08 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8015d98:	687b      	ldr	r3, [r7, #4]
 8015d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d045      	beq.n	8015e2c <tcp_rexmit_fast+0xb0>
 8015da0:	687b      	ldr	r3, [r7, #4]
 8015da2:	8b5b      	ldrh	r3, [r3, #26]
 8015da4:	f003 0304 	and.w	r3, r3, #4
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	d13f      	bne.n	8015e2c <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8015dac:	6878      	ldr	r0, [r7, #4]
 8015dae:	f7ff ff79 	bl	8015ca4 <tcp_rexmit>
 8015db2:	4603      	mov	r3, r0
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	d139      	bne.n	8015e2c <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8015db8:	687b      	ldr	r3, [r7, #4]
 8015dba:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015dbe:	687b      	ldr	r3, [r7, #4]
 8015dc0:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015dc4:	4293      	cmp	r3, r2
 8015dc6:	bf28      	it	cs
 8015dc8:	4613      	movcs	r3, r2
 8015dca:	b29b      	uxth	r3, r3
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	da00      	bge.n	8015dd2 <tcp_rexmit_fast+0x56>
 8015dd0:	3301      	adds	r3, #1
 8015dd2:	105b      	asrs	r3, r3, #1
 8015dd4:	b29a      	uxth	r2, r3
 8015dd6:	687b      	ldr	r3, [r7, #4]
 8015dd8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8015de2:	461a      	mov	r2, r3
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015de8:	005b      	lsls	r3, r3, #1
 8015dea:	429a      	cmp	r2, r3
 8015dec:	d206      	bcs.n	8015dfc <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015df2:	005b      	lsls	r3, r3, #1
 8015df4:	b29a      	uxth	r2, r3
 8015df6:	687b      	ldr	r3, [r7, #4]
 8015df8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8015dfc:	687b      	ldr	r3, [r7, #4]
 8015dfe:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8015e02:	687b      	ldr	r3, [r7, #4]
 8015e04:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015e06:	4619      	mov	r1, r3
 8015e08:	0049      	lsls	r1, r1, #1
 8015e0a:	440b      	add	r3, r1
 8015e0c:	b29b      	uxth	r3, r3
 8015e0e:	4413      	add	r3, r2
 8015e10:	b29a      	uxth	r2, r3
 8015e12:	687b      	ldr	r3, [r7, #4]
 8015e14:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	8b5b      	ldrh	r3, [r3, #26]
 8015e1c:	f043 0304 	orr.w	r3, r3, #4
 8015e20:	b29a      	uxth	r2, r3
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8015e26:	687b      	ldr	r3, [r7, #4]
 8015e28:	2200      	movs	r2, #0
 8015e2a:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8015e2c:	bf00      	nop
 8015e2e:	3708      	adds	r7, #8
 8015e30:	46bd      	mov	sp, r7
 8015e32:	bd80      	pop	{r7, pc}
 8015e34:	0801da8c 	.word	0x0801da8c
 8015e38:	0801e144 	.word	0x0801e144
 8015e3c:	0801dae0 	.word	0x0801dae0

08015e40 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8015e40:	b580      	push	{r7, lr}
 8015e42:	b086      	sub	sp, #24
 8015e44:	af00      	add	r7, sp, #0
 8015e46:	60f8      	str	r0, [r7, #12]
 8015e48:	607b      	str	r3, [r7, #4]
 8015e4a:	460b      	mov	r3, r1
 8015e4c:	817b      	strh	r3, [r7, #10]
 8015e4e:	4613      	mov	r3, r2
 8015e50:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8015e52:	897a      	ldrh	r2, [r7, #10]
 8015e54:	893b      	ldrh	r3, [r7, #8]
 8015e56:	4413      	add	r3, r2
 8015e58:	b29b      	uxth	r3, r3
 8015e5a:	3314      	adds	r3, #20
 8015e5c:	b29b      	uxth	r3, r3
 8015e5e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8015e62:	4619      	mov	r1, r3
 8015e64:	2022      	movs	r0, #34	; 0x22
 8015e66:	f7fa fc13 	bl	8010690 <pbuf_alloc>
 8015e6a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8015e6c:	697b      	ldr	r3, [r7, #20]
 8015e6e:	2b00      	cmp	r3, #0
 8015e70:	d04d      	beq.n	8015f0e <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8015e72:	897b      	ldrh	r3, [r7, #10]
 8015e74:	3313      	adds	r3, #19
 8015e76:	697a      	ldr	r2, [r7, #20]
 8015e78:	8952      	ldrh	r2, [r2, #10]
 8015e7a:	4293      	cmp	r3, r2
 8015e7c:	db06      	blt.n	8015e8c <tcp_output_alloc_header_common+0x4c>
 8015e7e:	4b26      	ldr	r3, [pc, #152]	; (8015f18 <tcp_output_alloc_header_common+0xd8>)
 8015e80:	f240 7223 	movw	r2, #1827	; 0x723
 8015e84:	4925      	ldr	r1, [pc, #148]	; (8015f1c <tcp_output_alloc_header_common+0xdc>)
 8015e86:	4826      	ldr	r0, [pc, #152]	; (8015f20 <tcp_output_alloc_header_common+0xe0>)
 8015e88:	f003 fdbe 	bl	8019a08 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8015e8c:	697b      	ldr	r3, [r7, #20]
 8015e8e:	685b      	ldr	r3, [r3, #4]
 8015e90:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8015e92:	8c3b      	ldrh	r3, [r7, #32]
 8015e94:	4618      	mov	r0, r3
 8015e96:	f7f9 fafb 	bl	800f490 <lwip_htons>
 8015e9a:	4603      	mov	r3, r0
 8015e9c:	461a      	mov	r2, r3
 8015e9e:	693b      	ldr	r3, [r7, #16]
 8015ea0:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8015ea2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8015ea4:	4618      	mov	r0, r3
 8015ea6:	f7f9 faf3 	bl	800f490 <lwip_htons>
 8015eaa:	4603      	mov	r3, r0
 8015eac:	461a      	mov	r2, r3
 8015eae:	693b      	ldr	r3, [r7, #16]
 8015eb0:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8015eb2:	693b      	ldr	r3, [r7, #16]
 8015eb4:	687a      	ldr	r2, [r7, #4]
 8015eb6:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8015eb8:	68f8      	ldr	r0, [r7, #12]
 8015eba:	f7f9 fafe 	bl	800f4ba <lwip_htonl>
 8015ebe:	4602      	mov	r2, r0
 8015ec0:	693b      	ldr	r3, [r7, #16]
 8015ec2:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8015ec4:	897b      	ldrh	r3, [r7, #10]
 8015ec6:	089b      	lsrs	r3, r3, #2
 8015ec8:	b29b      	uxth	r3, r3
 8015eca:	3305      	adds	r3, #5
 8015ecc:	b29b      	uxth	r3, r3
 8015ece:	031b      	lsls	r3, r3, #12
 8015ed0:	b29a      	uxth	r2, r3
 8015ed2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8015ed6:	b29b      	uxth	r3, r3
 8015ed8:	4313      	orrs	r3, r2
 8015eda:	b29b      	uxth	r3, r3
 8015edc:	4618      	mov	r0, r3
 8015ede:	f7f9 fad7 	bl	800f490 <lwip_htons>
 8015ee2:	4603      	mov	r3, r0
 8015ee4:	461a      	mov	r2, r3
 8015ee6:	693b      	ldr	r3, [r7, #16]
 8015ee8:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8015eea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8015eec:	4618      	mov	r0, r3
 8015eee:	f7f9 facf 	bl	800f490 <lwip_htons>
 8015ef2:	4603      	mov	r3, r0
 8015ef4:	461a      	mov	r2, r3
 8015ef6:	693b      	ldr	r3, [r7, #16]
 8015ef8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8015efa:	693b      	ldr	r3, [r7, #16]
 8015efc:	2200      	movs	r2, #0
 8015efe:	741a      	strb	r2, [r3, #16]
 8015f00:	2200      	movs	r2, #0
 8015f02:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8015f04:	693b      	ldr	r3, [r7, #16]
 8015f06:	2200      	movs	r2, #0
 8015f08:	749a      	strb	r2, [r3, #18]
 8015f0a:	2200      	movs	r2, #0
 8015f0c:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8015f0e:	697b      	ldr	r3, [r7, #20]
}
 8015f10:	4618      	mov	r0, r3
 8015f12:	3718      	adds	r7, #24
 8015f14:	46bd      	mov	sp, r7
 8015f16:	bd80      	pop	{r7, pc}
 8015f18:	0801da8c 	.word	0x0801da8c
 8015f1c:	0801e164 	.word	0x0801e164
 8015f20:	0801dae0 	.word	0x0801dae0

08015f24 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8015f24:	b5b0      	push	{r4, r5, r7, lr}
 8015f26:	b08a      	sub	sp, #40	; 0x28
 8015f28:	af04      	add	r7, sp, #16
 8015f2a:	60f8      	str	r0, [r7, #12]
 8015f2c:	607b      	str	r3, [r7, #4]
 8015f2e:	460b      	mov	r3, r1
 8015f30:	817b      	strh	r3, [r7, #10]
 8015f32:	4613      	mov	r3, r2
 8015f34:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8015f36:	68fb      	ldr	r3, [r7, #12]
 8015f38:	2b00      	cmp	r3, #0
 8015f3a:	d106      	bne.n	8015f4a <tcp_output_alloc_header+0x26>
 8015f3c:	4b15      	ldr	r3, [pc, #84]	; (8015f94 <tcp_output_alloc_header+0x70>)
 8015f3e:	f240 7242 	movw	r2, #1858	; 0x742
 8015f42:	4915      	ldr	r1, [pc, #84]	; (8015f98 <tcp_output_alloc_header+0x74>)
 8015f44:	4815      	ldr	r0, [pc, #84]	; (8015f9c <tcp_output_alloc_header+0x78>)
 8015f46:	f003 fd5f 	bl	8019a08 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8015f4e:	68fb      	ldr	r3, [r7, #12]
 8015f50:	8adb      	ldrh	r3, [r3, #22]
 8015f52:	68fa      	ldr	r2, [r7, #12]
 8015f54:	8b12      	ldrh	r2, [r2, #24]
 8015f56:	68f9      	ldr	r1, [r7, #12]
 8015f58:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8015f5a:	893d      	ldrh	r5, [r7, #8]
 8015f5c:	897c      	ldrh	r4, [r7, #10]
 8015f5e:	9103      	str	r1, [sp, #12]
 8015f60:	2110      	movs	r1, #16
 8015f62:	9102      	str	r1, [sp, #8]
 8015f64:	9201      	str	r2, [sp, #4]
 8015f66:	9300      	str	r3, [sp, #0]
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	462a      	mov	r2, r5
 8015f6c:	4621      	mov	r1, r4
 8015f6e:	f7ff ff67 	bl	8015e40 <tcp_output_alloc_header_common>
 8015f72:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8015f74:	697b      	ldr	r3, [r7, #20]
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d006      	beq.n	8015f88 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8015f7a:	68fb      	ldr	r3, [r7, #12]
 8015f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015f7e:	68fa      	ldr	r2, [r7, #12]
 8015f80:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8015f82:	441a      	add	r2, r3
 8015f84:	68fb      	ldr	r3, [r7, #12]
 8015f86:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8015f88:	697b      	ldr	r3, [r7, #20]
}
 8015f8a:	4618      	mov	r0, r3
 8015f8c:	3718      	adds	r7, #24
 8015f8e:	46bd      	mov	sp, r7
 8015f90:	bdb0      	pop	{r4, r5, r7, pc}
 8015f92:	bf00      	nop
 8015f94:	0801da8c 	.word	0x0801da8c
 8015f98:	0801e194 	.word	0x0801e194
 8015f9c:	0801dae0 	.word	0x0801dae0

08015fa0 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8015fa0:	b580      	push	{r7, lr}
 8015fa2:	b088      	sub	sp, #32
 8015fa4:	af00      	add	r7, sp, #0
 8015fa6:	60f8      	str	r0, [r7, #12]
 8015fa8:	60b9      	str	r1, [r7, #8]
 8015faa:	4611      	mov	r1, r2
 8015fac:	461a      	mov	r2, r3
 8015fae:	460b      	mov	r3, r1
 8015fb0:	71fb      	strb	r3, [r7, #7]
 8015fb2:	4613      	mov	r3, r2
 8015fb4:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8015fb6:	2300      	movs	r3, #0
 8015fb8:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8015fba:	68bb      	ldr	r3, [r7, #8]
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	d106      	bne.n	8015fce <tcp_output_fill_options+0x2e>
 8015fc0:	4b12      	ldr	r3, [pc, #72]	; (801600c <tcp_output_fill_options+0x6c>)
 8015fc2:	f240 7256 	movw	r2, #1878	; 0x756
 8015fc6:	4912      	ldr	r1, [pc, #72]	; (8016010 <tcp_output_fill_options+0x70>)
 8015fc8:	4812      	ldr	r0, [pc, #72]	; (8016014 <tcp_output_fill_options+0x74>)
 8015fca:	f003 fd1d 	bl	8019a08 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8015fce:	68bb      	ldr	r3, [r7, #8]
 8015fd0:	685b      	ldr	r3, [r3, #4]
 8015fd2:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8015fd4:	69bb      	ldr	r3, [r7, #24]
 8015fd6:	3314      	adds	r3, #20
 8015fd8:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8015fda:	8bfb      	ldrh	r3, [r7, #30]
 8015fdc:	009b      	lsls	r3, r3, #2
 8015fde:	461a      	mov	r2, r3
 8015fe0:	79fb      	ldrb	r3, [r7, #7]
 8015fe2:	009b      	lsls	r3, r3, #2
 8015fe4:	f003 0304 	and.w	r3, r3, #4
 8015fe8:	4413      	add	r3, r2
 8015fea:	3314      	adds	r3, #20
 8015fec:	69ba      	ldr	r2, [r7, #24]
 8015fee:	4413      	add	r3, r2
 8015ff0:	697a      	ldr	r2, [r7, #20]
 8015ff2:	429a      	cmp	r2, r3
 8015ff4:	d006      	beq.n	8016004 <tcp_output_fill_options+0x64>
 8015ff6:	4b05      	ldr	r3, [pc, #20]	; (801600c <tcp_output_fill_options+0x6c>)
 8015ff8:	f240 7275 	movw	r2, #1909	; 0x775
 8015ffc:	4906      	ldr	r1, [pc, #24]	; (8016018 <tcp_output_fill_options+0x78>)
 8015ffe:	4805      	ldr	r0, [pc, #20]	; (8016014 <tcp_output_fill_options+0x74>)
 8016000:	f003 fd02 	bl	8019a08 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8016004:	bf00      	nop
 8016006:	3720      	adds	r7, #32
 8016008:	46bd      	mov	sp, r7
 801600a:	bd80      	pop	{r7, pc}
 801600c:	0801da8c 	.word	0x0801da8c
 8016010:	0801e1bc 	.word	0x0801e1bc
 8016014:	0801dae0 	.word	0x0801dae0
 8016018:	0801e0b4 	.word	0x0801e0b4

0801601c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801601c:	b580      	push	{r7, lr}
 801601e:	b08a      	sub	sp, #40	; 0x28
 8016020:	af04      	add	r7, sp, #16
 8016022:	60f8      	str	r0, [r7, #12]
 8016024:	60b9      	str	r1, [r7, #8]
 8016026:	607a      	str	r2, [r7, #4]
 8016028:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801602a:	68bb      	ldr	r3, [r7, #8]
 801602c:	2b00      	cmp	r3, #0
 801602e:	d106      	bne.n	801603e <tcp_output_control_segment+0x22>
 8016030:	4b1c      	ldr	r3, [pc, #112]	; (80160a4 <tcp_output_control_segment+0x88>)
 8016032:	f240 7287 	movw	r2, #1927	; 0x787
 8016036:	491c      	ldr	r1, [pc, #112]	; (80160a8 <tcp_output_control_segment+0x8c>)
 8016038:	481c      	ldr	r0, [pc, #112]	; (80160ac <tcp_output_control_segment+0x90>)
 801603a:	f003 fce5 	bl	8019a08 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801603e:	683a      	ldr	r2, [r7, #0]
 8016040:	6879      	ldr	r1, [r7, #4]
 8016042:	68f8      	ldr	r0, [r7, #12]
 8016044:	f7fe ff40 	bl	8014ec8 <tcp_route>
 8016048:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801604a:	693b      	ldr	r3, [r7, #16]
 801604c:	2b00      	cmp	r3, #0
 801604e:	d102      	bne.n	8016056 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8016050:	23fc      	movs	r3, #252	; 0xfc
 8016052:	75fb      	strb	r3, [r7, #23]
 8016054:	e01c      	b.n	8016090 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8016056:	68fb      	ldr	r3, [r7, #12]
 8016058:	2b00      	cmp	r3, #0
 801605a:	d006      	beq.n	801606a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801605c:	68fb      	ldr	r3, [r7, #12]
 801605e:	7adb      	ldrb	r3, [r3, #11]
 8016060:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8016062:	68fb      	ldr	r3, [r7, #12]
 8016064:	7a9b      	ldrb	r3, [r3, #10]
 8016066:	757b      	strb	r3, [r7, #21]
 8016068:	e003      	b.n	8016072 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801606a:	23ff      	movs	r3, #255	; 0xff
 801606c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801606e:	2300      	movs	r3, #0
 8016070:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8016072:	7dba      	ldrb	r2, [r7, #22]
 8016074:	693b      	ldr	r3, [r7, #16]
 8016076:	9302      	str	r3, [sp, #8]
 8016078:	2306      	movs	r3, #6
 801607a:	9301      	str	r3, [sp, #4]
 801607c:	7d7b      	ldrb	r3, [r7, #21]
 801607e:	9300      	str	r3, [sp, #0]
 8016080:	4613      	mov	r3, r2
 8016082:	683a      	ldr	r2, [r7, #0]
 8016084:	6879      	ldr	r1, [r7, #4]
 8016086:	68b8      	ldr	r0, [r7, #8]
 8016088:	f001 ff54 	bl	8017f34 <ip4_output_if>
 801608c:	4603      	mov	r3, r0
 801608e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8016090:	68b8      	ldr	r0, [r7, #8]
 8016092:	f7fa fde1 	bl	8010c58 <pbuf_free>
  return err;
 8016096:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801609a:	4618      	mov	r0, r3
 801609c:	3718      	adds	r7, #24
 801609e:	46bd      	mov	sp, r7
 80160a0:	bd80      	pop	{r7, pc}
 80160a2:	bf00      	nop
 80160a4:	0801da8c 	.word	0x0801da8c
 80160a8:	0801e1e4 	.word	0x0801e1e4
 80160ac:	0801dae0 	.word	0x0801dae0

080160b0 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 80160b0:	b590      	push	{r4, r7, lr}
 80160b2:	b08b      	sub	sp, #44	; 0x2c
 80160b4:	af04      	add	r7, sp, #16
 80160b6:	60f8      	str	r0, [r7, #12]
 80160b8:	60b9      	str	r1, [r7, #8]
 80160ba:	607a      	str	r2, [r7, #4]
 80160bc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 80160be:	683b      	ldr	r3, [r7, #0]
 80160c0:	2b00      	cmp	r3, #0
 80160c2:	d106      	bne.n	80160d2 <tcp_rst+0x22>
 80160c4:	4b1f      	ldr	r3, [pc, #124]	; (8016144 <tcp_rst+0x94>)
 80160c6:	f240 72c4 	movw	r2, #1988	; 0x7c4
 80160ca:	491f      	ldr	r1, [pc, #124]	; (8016148 <tcp_rst+0x98>)
 80160cc:	481f      	ldr	r0, [pc, #124]	; (801614c <tcp_rst+0x9c>)
 80160ce:	f003 fc9b 	bl	8019a08 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 80160d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	d106      	bne.n	80160e6 <tcp_rst+0x36>
 80160d8:	4b1a      	ldr	r3, [pc, #104]	; (8016144 <tcp_rst+0x94>)
 80160da:	f240 72c5 	movw	r2, #1989	; 0x7c5
 80160de:	491c      	ldr	r1, [pc, #112]	; (8016150 <tcp_rst+0xa0>)
 80160e0:	481a      	ldr	r0, [pc, #104]	; (801614c <tcp_rst+0x9c>)
 80160e2:	f003 fc91 	bl	8019a08 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80160e6:	2300      	movs	r3, #0
 80160e8:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 80160ea:	f24d 0316 	movw	r3, #53270	; 0xd016
 80160ee:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 80160f0:	7dfb      	ldrb	r3, [r7, #23]
 80160f2:	b29c      	uxth	r4, r3
 80160f4:	68b8      	ldr	r0, [r7, #8]
 80160f6:	f7f9 f9e0 	bl	800f4ba <lwip_htonl>
 80160fa:	4602      	mov	r2, r0
 80160fc:	8abb      	ldrh	r3, [r7, #20]
 80160fe:	9303      	str	r3, [sp, #12]
 8016100:	2314      	movs	r3, #20
 8016102:	9302      	str	r3, [sp, #8]
 8016104:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8016106:	9301      	str	r3, [sp, #4]
 8016108:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801610a:	9300      	str	r3, [sp, #0]
 801610c:	4613      	mov	r3, r2
 801610e:	2200      	movs	r2, #0
 8016110:	4621      	mov	r1, r4
 8016112:	6878      	ldr	r0, [r7, #4]
 8016114:	f7ff fe94 	bl	8015e40 <tcp_output_alloc_header_common>
 8016118:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801611a:	693b      	ldr	r3, [r7, #16]
 801611c:	2b00      	cmp	r3, #0
 801611e:	d00c      	beq.n	801613a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016120:	7dfb      	ldrb	r3, [r7, #23]
 8016122:	2200      	movs	r2, #0
 8016124:	6939      	ldr	r1, [r7, #16]
 8016126:	68f8      	ldr	r0, [r7, #12]
 8016128:	f7ff ff3a 	bl	8015fa0 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801612c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801612e:	683a      	ldr	r2, [r7, #0]
 8016130:	6939      	ldr	r1, [r7, #16]
 8016132:	68f8      	ldr	r0, [r7, #12]
 8016134:	f7ff ff72 	bl	801601c <tcp_output_control_segment>
 8016138:	e000      	b.n	801613c <tcp_rst+0x8c>
    return;
 801613a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801613c:	371c      	adds	r7, #28
 801613e:	46bd      	mov	sp, r7
 8016140:	bd90      	pop	{r4, r7, pc}
 8016142:	bf00      	nop
 8016144:	0801da8c 	.word	0x0801da8c
 8016148:	0801e210 	.word	0x0801e210
 801614c:	0801dae0 	.word	0x0801dae0
 8016150:	0801e22c 	.word	0x0801e22c

08016154 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8016154:	b590      	push	{r4, r7, lr}
 8016156:	b087      	sub	sp, #28
 8016158:	af00      	add	r7, sp, #0
 801615a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801615c:	2300      	movs	r3, #0
 801615e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8016160:	2300      	movs	r3, #0
 8016162:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8016164:	687b      	ldr	r3, [r7, #4]
 8016166:	2b00      	cmp	r3, #0
 8016168:	d106      	bne.n	8016178 <tcp_send_empty_ack+0x24>
 801616a:	4b28      	ldr	r3, [pc, #160]	; (801620c <tcp_send_empty_ack+0xb8>)
 801616c:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8016170:	4927      	ldr	r1, [pc, #156]	; (8016210 <tcp_send_empty_ack+0xbc>)
 8016172:	4828      	ldr	r0, [pc, #160]	; (8016214 <tcp_send_empty_ack+0xc0>)
 8016174:	f003 fc48 	bl	8019a08 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016178:	7dfb      	ldrb	r3, [r7, #23]
 801617a:	009b      	lsls	r3, r3, #2
 801617c:	b2db      	uxtb	r3, r3
 801617e:	f003 0304 	and.w	r3, r3, #4
 8016182:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8016184:	7d7b      	ldrb	r3, [r7, #21]
 8016186:	b29c      	uxth	r4, r3
 8016188:	687b      	ldr	r3, [r7, #4]
 801618a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801618c:	4618      	mov	r0, r3
 801618e:	f7f9 f994 	bl	800f4ba <lwip_htonl>
 8016192:	4603      	mov	r3, r0
 8016194:	2200      	movs	r2, #0
 8016196:	4621      	mov	r1, r4
 8016198:	6878      	ldr	r0, [r7, #4]
 801619a:	f7ff fec3 	bl	8015f24 <tcp_output_alloc_header>
 801619e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80161a0:	693b      	ldr	r3, [r7, #16]
 80161a2:	2b00      	cmp	r3, #0
 80161a4:	d109      	bne.n	80161ba <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	8b5b      	ldrh	r3, [r3, #26]
 80161aa:	f043 0303 	orr.w	r3, r3, #3
 80161ae:	b29a      	uxth	r2, r3
 80161b0:	687b      	ldr	r3, [r7, #4]
 80161b2:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 80161b4:	f06f 0301 	mvn.w	r3, #1
 80161b8:	e023      	b.n	8016202 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 80161ba:	7dbb      	ldrb	r3, [r7, #22]
 80161bc:	7dfa      	ldrb	r2, [r7, #23]
 80161be:	6939      	ldr	r1, [r7, #16]
 80161c0:	6878      	ldr	r0, [r7, #4]
 80161c2:	f7ff feed 	bl	8015fa0 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80161c6:	687a      	ldr	r2, [r7, #4]
 80161c8:	687b      	ldr	r3, [r7, #4]
 80161ca:	3304      	adds	r3, #4
 80161cc:	6939      	ldr	r1, [r7, #16]
 80161ce:	6878      	ldr	r0, [r7, #4]
 80161d0:	f7ff ff24 	bl	801601c <tcp_output_control_segment>
 80161d4:	4603      	mov	r3, r0
 80161d6:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80161d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80161dc:	2b00      	cmp	r3, #0
 80161de:	d007      	beq.n	80161f0 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80161e0:	687b      	ldr	r3, [r7, #4]
 80161e2:	8b5b      	ldrh	r3, [r3, #26]
 80161e4:	f043 0303 	orr.w	r3, r3, #3
 80161e8:	b29a      	uxth	r2, r3
 80161ea:	687b      	ldr	r3, [r7, #4]
 80161ec:	835a      	strh	r2, [r3, #26]
 80161ee:	e006      	b.n	80161fe <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	8b5b      	ldrh	r3, [r3, #26]
 80161f4:	f023 0303 	bic.w	r3, r3, #3
 80161f8:	b29a      	uxth	r2, r3
 80161fa:	687b      	ldr	r3, [r7, #4]
 80161fc:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80161fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016202:	4618      	mov	r0, r3
 8016204:	371c      	adds	r7, #28
 8016206:	46bd      	mov	sp, r7
 8016208:	bd90      	pop	{r4, r7, pc}
 801620a:	bf00      	nop
 801620c:	0801da8c 	.word	0x0801da8c
 8016210:	0801e248 	.word	0x0801e248
 8016214:	0801dae0 	.word	0x0801dae0

08016218 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8016218:	b590      	push	{r4, r7, lr}
 801621a:	b087      	sub	sp, #28
 801621c:	af00      	add	r7, sp, #0
 801621e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016220:	2300      	movs	r3, #0
 8016222:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8016224:	687b      	ldr	r3, [r7, #4]
 8016226:	2b00      	cmp	r3, #0
 8016228:	d106      	bne.n	8016238 <tcp_keepalive+0x20>
 801622a:	4b18      	ldr	r3, [pc, #96]	; (801628c <tcp_keepalive+0x74>)
 801622c:	f640 0224 	movw	r2, #2084	; 0x824
 8016230:	4917      	ldr	r1, [pc, #92]	; (8016290 <tcp_keepalive+0x78>)
 8016232:	4818      	ldr	r0, [pc, #96]	; (8016294 <tcp_keepalive+0x7c>)
 8016234:	f003 fbe8 	bl	8019a08 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8016238:	7dfb      	ldrb	r3, [r7, #23]
 801623a:	b29c      	uxth	r4, r3
 801623c:	687b      	ldr	r3, [r7, #4]
 801623e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016240:	3b01      	subs	r3, #1
 8016242:	4618      	mov	r0, r3
 8016244:	f7f9 f939 	bl	800f4ba <lwip_htonl>
 8016248:	4603      	mov	r3, r0
 801624a:	2200      	movs	r2, #0
 801624c:	4621      	mov	r1, r4
 801624e:	6878      	ldr	r0, [r7, #4]
 8016250:	f7ff fe68 	bl	8015f24 <tcp_output_alloc_header>
 8016254:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016256:	693b      	ldr	r3, [r7, #16]
 8016258:	2b00      	cmp	r3, #0
 801625a:	d102      	bne.n	8016262 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801625c:	f04f 33ff 	mov.w	r3, #4294967295
 8016260:	e010      	b.n	8016284 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8016262:	7dfb      	ldrb	r3, [r7, #23]
 8016264:	2200      	movs	r2, #0
 8016266:	6939      	ldr	r1, [r7, #16]
 8016268:	6878      	ldr	r0, [r7, #4]
 801626a:	f7ff fe99 	bl	8015fa0 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801626e:	687a      	ldr	r2, [r7, #4]
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	3304      	adds	r3, #4
 8016274:	6939      	ldr	r1, [r7, #16]
 8016276:	6878      	ldr	r0, [r7, #4]
 8016278:	f7ff fed0 	bl	801601c <tcp_output_control_segment>
 801627c:	4603      	mov	r3, r0
 801627e:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8016280:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016284:	4618      	mov	r0, r3
 8016286:	371c      	adds	r7, #28
 8016288:	46bd      	mov	sp, r7
 801628a:	bd90      	pop	{r4, r7, pc}
 801628c:	0801da8c 	.word	0x0801da8c
 8016290:	0801e268 	.word	0x0801e268
 8016294:	0801dae0 	.word	0x0801dae0

08016298 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8016298:	b590      	push	{r4, r7, lr}
 801629a:	b08b      	sub	sp, #44	; 0x2c
 801629c:	af00      	add	r7, sp, #0
 801629e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80162a0:	2300      	movs	r3, #0
 80162a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	2b00      	cmp	r3, #0
 80162aa:	d106      	bne.n	80162ba <tcp_zero_window_probe+0x22>
 80162ac:	4b4c      	ldr	r3, [pc, #304]	; (80163e0 <tcp_zero_window_probe+0x148>)
 80162ae:	f640 024f 	movw	r2, #2127	; 0x84f
 80162b2:	494c      	ldr	r1, [pc, #304]	; (80163e4 <tcp_zero_window_probe+0x14c>)
 80162b4:	484c      	ldr	r0, [pc, #304]	; (80163e8 <tcp_zero_window_probe+0x150>)
 80162b6:	f003 fba7 	bl	8019a08 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80162ba:	687b      	ldr	r3, [r7, #4]
 80162bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80162be:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80162c0:	6a3b      	ldr	r3, [r7, #32]
 80162c2:	2b00      	cmp	r3, #0
 80162c4:	d101      	bne.n	80162ca <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80162c6:	2300      	movs	r3, #0
 80162c8:	e086      	b.n	80163d8 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80162ca:	687b      	ldr	r3, [r7, #4]
 80162cc:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80162d0:	2bff      	cmp	r3, #255	; 0xff
 80162d2:	d007      	beq.n	80162e4 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80162d4:	687b      	ldr	r3, [r7, #4]
 80162d6:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80162da:	3301      	adds	r3, #1
 80162dc:	b2da      	uxtb	r2, r3
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80162e4:	6a3b      	ldr	r3, [r7, #32]
 80162e6:	68db      	ldr	r3, [r3, #12]
 80162e8:	899b      	ldrh	r3, [r3, #12]
 80162ea:	b29b      	uxth	r3, r3
 80162ec:	4618      	mov	r0, r3
 80162ee:	f7f9 f8cf 	bl	800f490 <lwip_htons>
 80162f2:	4603      	mov	r3, r0
 80162f4:	b2db      	uxtb	r3, r3
 80162f6:	f003 0301 	and.w	r3, r3, #1
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	d005      	beq.n	801630a <tcp_zero_window_probe+0x72>
 80162fe:	6a3b      	ldr	r3, [r7, #32]
 8016300:	891b      	ldrh	r3, [r3, #8]
 8016302:	2b00      	cmp	r3, #0
 8016304:	d101      	bne.n	801630a <tcp_zero_window_probe+0x72>
 8016306:	2301      	movs	r3, #1
 8016308:	e000      	b.n	801630c <tcp_zero_window_probe+0x74>
 801630a:	2300      	movs	r3, #0
 801630c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801630e:	7ffb      	ldrb	r3, [r7, #31]
 8016310:	2b00      	cmp	r3, #0
 8016312:	bf0c      	ite	eq
 8016314:	2301      	moveq	r3, #1
 8016316:	2300      	movne	r3, #0
 8016318:	b2db      	uxtb	r3, r3
 801631a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801631c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016320:	b299      	uxth	r1, r3
 8016322:	6a3b      	ldr	r3, [r7, #32]
 8016324:	68db      	ldr	r3, [r3, #12]
 8016326:	685b      	ldr	r3, [r3, #4]
 8016328:	8bba      	ldrh	r2, [r7, #28]
 801632a:	6878      	ldr	r0, [r7, #4]
 801632c:	f7ff fdfa 	bl	8015f24 <tcp_output_alloc_header>
 8016330:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8016332:	69bb      	ldr	r3, [r7, #24]
 8016334:	2b00      	cmp	r3, #0
 8016336:	d102      	bne.n	801633e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8016338:	f04f 33ff 	mov.w	r3, #4294967295
 801633c:	e04c      	b.n	80163d8 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801633e:	69bb      	ldr	r3, [r7, #24]
 8016340:	685b      	ldr	r3, [r3, #4]
 8016342:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8016344:	7ffb      	ldrb	r3, [r7, #31]
 8016346:	2b00      	cmp	r3, #0
 8016348:	d011      	beq.n	801636e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801634a:	697b      	ldr	r3, [r7, #20]
 801634c:	899b      	ldrh	r3, [r3, #12]
 801634e:	b29b      	uxth	r3, r3
 8016350:	b21b      	sxth	r3, r3
 8016352:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8016356:	b21c      	sxth	r4, r3
 8016358:	2011      	movs	r0, #17
 801635a:	f7f9 f899 	bl	800f490 <lwip_htons>
 801635e:	4603      	mov	r3, r0
 8016360:	b21b      	sxth	r3, r3
 8016362:	4323      	orrs	r3, r4
 8016364:	b21b      	sxth	r3, r3
 8016366:	b29a      	uxth	r2, r3
 8016368:	697b      	ldr	r3, [r7, #20]
 801636a:	819a      	strh	r2, [r3, #12]
 801636c:	e010      	b.n	8016390 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801636e:	69bb      	ldr	r3, [r7, #24]
 8016370:	685b      	ldr	r3, [r3, #4]
 8016372:	3314      	adds	r3, #20
 8016374:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8016376:	6a3b      	ldr	r3, [r7, #32]
 8016378:	6858      	ldr	r0, [r3, #4]
 801637a:	6a3b      	ldr	r3, [r7, #32]
 801637c:	685b      	ldr	r3, [r3, #4]
 801637e:	891a      	ldrh	r2, [r3, #8]
 8016380:	6a3b      	ldr	r3, [r7, #32]
 8016382:	891b      	ldrh	r3, [r3, #8]
 8016384:	1ad3      	subs	r3, r2, r3
 8016386:	b29b      	uxth	r3, r3
 8016388:	2201      	movs	r2, #1
 801638a:	6939      	ldr	r1, [r7, #16]
 801638c:	f7fa fe4e 	bl	801102c <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8016390:	6a3b      	ldr	r3, [r7, #32]
 8016392:	68db      	ldr	r3, [r3, #12]
 8016394:	685b      	ldr	r3, [r3, #4]
 8016396:	4618      	mov	r0, r3
 8016398:	f7f9 f88f 	bl	800f4ba <lwip_htonl>
 801639c:	4603      	mov	r3, r0
 801639e:	3301      	adds	r3, #1
 80163a0:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80163a2:	687b      	ldr	r3, [r7, #4]
 80163a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80163a6:	68fb      	ldr	r3, [r7, #12]
 80163a8:	1ad3      	subs	r3, r2, r3
 80163aa:	2b00      	cmp	r3, #0
 80163ac:	da02      	bge.n	80163b4 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	68fa      	ldr	r2, [r7, #12]
 80163b2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80163b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80163b8:	2200      	movs	r2, #0
 80163ba:	69b9      	ldr	r1, [r7, #24]
 80163bc:	6878      	ldr	r0, [r7, #4]
 80163be:	f7ff fdef 	bl	8015fa0 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80163c2:	687a      	ldr	r2, [r7, #4]
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	3304      	adds	r3, #4
 80163c8:	69b9      	ldr	r1, [r7, #24]
 80163ca:	6878      	ldr	r0, [r7, #4]
 80163cc:	f7ff fe26 	bl	801601c <tcp_output_control_segment>
 80163d0:	4603      	mov	r3, r0
 80163d2:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80163d4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80163d8:	4618      	mov	r0, r3
 80163da:	372c      	adds	r7, #44	; 0x2c
 80163dc:	46bd      	mov	sp, r7
 80163de:	bd90      	pop	{r4, r7, pc}
 80163e0:	0801da8c 	.word	0x0801da8c
 80163e4:	0801e284 	.word	0x0801e284
 80163e8:	0801dae0 	.word	0x0801dae0

080163ec <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80163ec:	b580      	push	{r7, lr}
 80163ee:	b082      	sub	sp, #8
 80163f0:	af00      	add	r7, sp, #0
 80163f2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80163f4:	f7fa ff08 	bl	8011208 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80163f8:	4b0a      	ldr	r3, [pc, #40]	; (8016424 <tcpip_tcp_timer+0x38>)
 80163fa:	681b      	ldr	r3, [r3, #0]
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d103      	bne.n	8016408 <tcpip_tcp_timer+0x1c>
 8016400:	4b09      	ldr	r3, [pc, #36]	; (8016428 <tcpip_tcp_timer+0x3c>)
 8016402:	681b      	ldr	r3, [r3, #0]
 8016404:	2b00      	cmp	r3, #0
 8016406:	d005      	beq.n	8016414 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016408:	2200      	movs	r2, #0
 801640a:	4908      	ldr	r1, [pc, #32]	; (801642c <tcpip_tcp_timer+0x40>)
 801640c:	20fa      	movs	r0, #250	; 0xfa
 801640e:	f000 f8f3 	bl	80165f8 <sys_timeout>
 8016412:	e003      	b.n	801641c <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8016414:	4b06      	ldr	r3, [pc, #24]	; (8016430 <tcpip_tcp_timer+0x44>)
 8016416:	2200      	movs	r2, #0
 8016418:	601a      	str	r2, [r3, #0]
  }
}
 801641a:	bf00      	nop
 801641c:	bf00      	nop
 801641e:	3708      	adds	r7, #8
 8016420:	46bd      	mov	sp, r7
 8016422:	bd80      	pop	{r7, pc}
 8016424:	200070b8 	.word	0x200070b8
 8016428:	200070bc 	.word	0x200070bc
 801642c:	080163ed 	.word	0x080163ed
 8016430:	20007104 	.word	0x20007104

08016434 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8016434:	b580      	push	{r7, lr}
 8016436:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8016438:	4b0a      	ldr	r3, [pc, #40]	; (8016464 <tcp_timer_needed+0x30>)
 801643a:	681b      	ldr	r3, [r3, #0]
 801643c:	2b00      	cmp	r3, #0
 801643e:	d10f      	bne.n	8016460 <tcp_timer_needed+0x2c>
 8016440:	4b09      	ldr	r3, [pc, #36]	; (8016468 <tcp_timer_needed+0x34>)
 8016442:	681b      	ldr	r3, [r3, #0]
 8016444:	2b00      	cmp	r3, #0
 8016446:	d103      	bne.n	8016450 <tcp_timer_needed+0x1c>
 8016448:	4b08      	ldr	r3, [pc, #32]	; (801646c <tcp_timer_needed+0x38>)
 801644a:	681b      	ldr	r3, [r3, #0]
 801644c:	2b00      	cmp	r3, #0
 801644e:	d007      	beq.n	8016460 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8016450:	4b04      	ldr	r3, [pc, #16]	; (8016464 <tcp_timer_needed+0x30>)
 8016452:	2201      	movs	r2, #1
 8016454:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8016456:	2200      	movs	r2, #0
 8016458:	4905      	ldr	r1, [pc, #20]	; (8016470 <tcp_timer_needed+0x3c>)
 801645a:	20fa      	movs	r0, #250	; 0xfa
 801645c:	f000 f8cc 	bl	80165f8 <sys_timeout>
  }
}
 8016460:	bf00      	nop
 8016462:	bd80      	pop	{r7, pc}
 8016464:	20007104 	.word	0x20007104
 8016468:	200070b8 	.word	0x200070b8
 801646c:	200070bc 	.word	0x200070bc
 8016470:	080163ed 	.word	0x080163ed

08016474 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8016474:	b580      	push	{r7, lr}
 8016476:	b086      	sub	sp, #24
 8016478:	af00      	add	r7, sp, #0
 801647a:	60f8      	str	r0, [r7, #12]
 801647c:	60b9      	str	r1, [r7, #8]
 801647e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8016480:	2006      	movs	r0, #6
 8016482:	f7f9 fd23 	bl	800fecc <memp_malloc>
 8016486:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8016488:	693b      	ldr	r3, [r7, #16]
 801648a:	2b00      	cmp	r3, #0
 801648c:	d109      	bne.n	80164a2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801648e:	693b      	ldr	r3, [r7, #16]
 8016490:	2b00      	cmp	r3, #0
 8016492:	d151      	bne.n	8016538 <sys_timeout_abs+0xc4>
 8016494:	4b2a      	ldr	r3, [pc, #168]	; (8016540 <sys_timeout_abs+0xcc>)
 8016496:	22be      	movs	r2, #190	; 0xbe
 8016498:	492a      	ldr	r1, [pc, #168]	; (8016544 <sys_timeout_abs+0xd0>)
 801649a:	482b      	ldr	r0, [pc, #172]	; (8016548 <sys_timeout_abs+0xd4>)
 801649c:	f003 fab4 	bl	8019a08 <iprintf>
    return;
 80164a0:	e04a      	b.n	8016538 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80164a2:	693b      	ldr	r3, [r7, #16]
 80164a4:	2200      	movs	r2, #0
 80164a6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80164a8:	693b      	ldr	r3, [r7, #16]
 80164aa:	68ba      	ldr	r2, [r7, #8]
 80164ac:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80164ae:	693b      	ldr	r3, [r7, #16]
 80164b0:	687a      	ldr	r2, [r7, #4]
 80164b2:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80164b4:	693b      	ldr	r3, [r7, #16]
 80164b6:	68fa      	ldr	r2, [r7, #12]
 80164b8:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80164ba:	4b24      	ldr	r3, [pc, #144]	; (801654c <sys_timeout_abs+0xd8>)
 80164bc:	681b      	ldr	r3, [r3, #0]
 80164be:	2b00      	cmp	r3, #0
 80164c0:	d103      	bne.n	80164ca <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80164c2:	4a22      	ldr	r2, [pc, #136]	; (801654c <sys_timeout_abs+0xd8>)
 80164c4:	693b      	ldr	r3, [r7, #16]
 80164c6:	6013      	str	r3, [r2, #0]
    return;
 80164c8:	e037      	b.n	801653a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80164ca:	693b      	ldr	r3, [r7, #16]
 80164cc:	685a      	ldr	r2, [r3, #4]
 80164ce:	4b1f      	ldr	r3, [pc, #124]	; (801654c <sys_timeout_abs+0xd8>)
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	685b      	ldr	r3, [r3, #4]
 80164d4:	1ad3      	subs	r3, r2, r3
 80164d6:	0fdb      	lsrs	r3, r3, #31
 80164d8:	f003 0301 	and.w	r3, r3, #1
 80164dc:	b2db      	uxtb	r3, r3
 80164de:	2b00      	cmp	r3, #0
 80164e0:	d007      	beq.n	80164f2 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80164e2:	4b1a      	ldr	r3, [pc, #104]	; (801654c <sys_timeout_abs+0xd8>)
 80164e4:	681a      	ldr	r2, [r3, #0]
 80164e6:	693b      	ldr	r3, [r7, #16]
 80164e8:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80164ea:	4a18      	ldr	r2, [pc, #96]	; (801654c <sys_timeout_abs+0xd8>)
 80164ec:	693b      	ldr	r3, [r7, #16]
 80164ee:	6013      	str	r3, [r2, #0]
 80164f0:	e023      	b.n	801653a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80164f2:	4b16      	ldr	r3, [pc, #88]	; (801654c <sys_timeout_abs+0xd8>)
 80164f4:	681b      	ldr	r3, [r3, #0]
 80164f6:	617b      	str	r3, [r7, #20]
 80164f8:	e01a      	b.n	8016530 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80164fa:	697b      	ldr	r3, [r7, #20]
 80164fc:	681b      	ldr	r3, [r3, #0]
 80164fe:	2b00      	cmp	r3, #0
 8016500:	d00b      	beq.n	801651a <sys_timeout_abs+0xa6>
 8016502:	693b      	ldr	r3, [r7, #16]
 8016504:	685a      	ldr	r2, [r3, #4]
 8016506:	697b      	ldr	r3, [r7, #20]
 8016508:	681b      	ldr	r3, [r3, #0]
 801650a:	685b      	ldr	r3, [r3, #4]
 801650c:	1ad3      	subs	r3, r2, r3
 801650e:	0fdb      	lsrs	r3, r3, #31
 8016510:	f003 0301 	and.w	r3, r3, #1
 8016514:	b2db      	uxtb	r3, r3
 8016516:	2b00      	cmp	r3, #0
 8016518:	d007      	beq.n	801652a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801651a:	697b      	ldr	r3, [r7, #20]
 801651c:	681a      	ldr	r2, [r3, #0]
 801651e:	693b      	ldr	r3, [r7, #16]
 8016520:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8016522:	697b      	ldr	r3, [r7, #20]
 8016524:	693a      	ldr	r2, [r7, #16]
 8016526:	601a      	str	r2, [r3, #0]
        break;
 8016528:	e007      	b.n	801653a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801652a:	697b      	ldr	r3, [r7, #20]
 801652c:	681b      	ldr	r3, [r3, #0]
 801652e:	617b      	str	r3, [r7, #20]
 8016530:	697b      	ldr	r3, [r7, #20]
 8016532:	2b00      	cmp	r3, #0
 8016534:	d1e1      	bne.n	80164fa <sys_timeout_abs+0x86>
 8016536:	e000      	b.n	801653a <sys_timeout_abs+0xc6>
    return;
 8016538:	bf00      	nop
      }
    }
  }
}
 801653a:	3718      	adds	r7, #24
 801653c:	46bd      	mov	sp, r7
 801653e:	bd80      	pop	{r7, pc}
 8016540:	0801e2a8 	.word	0x0801e2a8
 8016544:	0801e2dc 	.word	0x0801e2dc
 8016548:	0801e31c 	.word	0x0801e31c
 801654c:	200070fc 	.word	0x200070fc

08016550 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8016550:	b580      	push	{r7, lr}
 8016552:	b086      	sub	sp, #24
 8016554:	af00      	add	r7, sp, #0
 8016556:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801655c:	697b      	ldr	r3, [r7, #20]
 801655e:	685b      	ldr	r3, [r3, #4]
 8016560:	4798      	blx	r3

  now = sys_now();
 8016562:	f7f8 fdb5 	bl	800f0d0 <sys_now>
 8016566:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8016568:	697b      	ldr	r3, [r7, #20]
 801656a:	681a      	ldr	r2, [r3, #0]
 801656c:	4b0f      	ldr	r3, [pc, #60]	; (80165ac <lwip_cyclic_timer+0x5c>)
 801656e:	681b      	ldr	r3, [r3, #0]
 8016570:	4413      	add	r3, r2
 8016572:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8016574:	68fa      	ldr	r2, [r7, #12]
 8016576:	693b      	ldr	r3, [r7, #16]
 8016578:	1ad3      	subs	r3, r2, r3
 801657a:	0fdb      	lsrs	r3, r3, #31
 801657c:	f003 0301 	and.w	r3, r3, #1
 8016580:	b2db      	uxtb	r3, r3
 8016582:	2b00      	cmp	r3, #0
 8016584:	d009      	beq.n	801659a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8016586:	697b      	ldr	r3, [r7, #20]
 8016588:	681a      	ldr	r2, [r3, #0]
 801658a:	693b      	ldr	r3, [r7, #16]
 801658c:	4413      	add	r3, r2
 801658e:	687a      	ldr	r2, [r7, #4]
 8016590:	4907      	ldr	r1, [pc, #28]	; (80165b0 <lwip_cyclic_timer+0x60>)
 8016592:	4618      	mov	r0, r3
 8016594:	f7ff ff6e 	bl	8016474 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8016598:	e004      	b.n	80165a4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801659a:	687a      	ldr	r2, [r7, #4]
 801659c:	4904      	ldr	r1, [pc, #16]	; (80165b0 <lwip_cyclic_timer+0x60>)
 801659e:	68f8      	ldr	r0, [r7, #12]
 80165a0:	f7ff ff68 	bl	8016474 <sys_timeout_abs>
}
 80165a4:	bf00      	nop
 80165a6:	3718      	adds	r7, #24
 80165a8:	46bd      	mov	sp, r7
 80165aa:	bd80      	pop	{r7, pc}
 80165ac:	20007100 	.word	0x20007100
 80165b0:	08016551 	.word	0x08016551

080165b4 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80165b4:	b580      	push	{r7, lr}
 80165b6:	b082      	sub	sp, #8
 80165b8:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80165ba:	2301      	movs	r3, #1
 80165bc:	607b      	str	r3, [r7, #4]
 80165be:	e00e      	b.n	80165de <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80165c0:	4a0b      	ldr	r2, [pc, #44]	; (80165f0 <sys_timeouts_init+0x3c>)
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80165c8:	687b      	ldr	r3, [r7, #4]
 80165ca:	00db      	lsls	r3, r3, #3
 80165cc:	4a08      	ldr	r2, [pc, #32]	; (80165f0 <sys_timeouts_init+0x3c>)
 80165ce:	4413      	add	r3, r2
 80165d0:	461a      	mov	r2, r3
 80165d2:	4908      	ldr	r1, [pc, #32]	; (80165f4 <sys_timeouts_init+0x40>)
 80165d4:	f000 f810 	bl	80165f8 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80165d8:	687b      	ldr	r3, [r7, #4]
 80165da:	3301      	adds	r3, #1
 80165dc:	607b      	str	r3, [r7, #4]
 80165de:	687b      	ldr	r3, [r7, #4]
 80165e0:	2b02      	cmp	r3, #2
 80165e2:	d9ed      	bls.n	80165c0 <sys_timeouts_init+0xc>
  }
}
 80165e4:	bf00      	nop
 80165e6:	bf00      	nop
 80165e8:	3708      	adds	r7, #8
 80165ea:	46bd      	mov	sp, r7
 80165ec:	bd80      	pop	{r7, pc}
 80165ee:	bf00      	nop
 80165f0:	0801eed4 	.word	0x0801eed4
 80165f4:	08016551 	.word	0x08016551

080165f8 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80165f8:	b580      	push	{r7, lr}
 80165fa:	b086      	sub	sp, #24
 80165fc:	af00      	add	r7, sp, #0
 80165fe:	60f8      	str	r0, [r7, #12]
 8016600:	60b9      	str	r1, [r7, #8]
 8016602:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8016604:	68fb      	ldr	r3, [r7, #12]
 8016606:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801660a:	d306      	bcc.n	801661a <sys_timeout+0x22>
 801660c:	4b0a      	ldr	r3, [pc, #40]	; (8016638 <sys_timeout+0x40>)
 801660e:	f240 1229 	movw	r2, #297	; 0x129
 8016612:	490a      	ldr	r1, [pc, #40]	; (801663c <sys_timeout+0x44>)
 8016614:	480a      	ldr	r0, [pc, #40]	; (8016640 <sys_timeout+0x48>)
 8016616:	f003 f9f7 	bl	8019a08 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801661a:	f7f8 fd59 	bl	800f0d0 <sys_now>
 801661e:	4602      	mov	r2, r0
 8016620:	68fb      	ldr	r3, [r7, #12]
 8016622:	4413      	add	r3, r2
 8016624:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8016626:	687a      	ldr	r2, [r7, #4]
 8016628:	68b9      	ldr	r1, [r7, #8]
 801662a:	6978      	ldr	r0, [r7, #20]
 801662c:	f7ff ff22 	bl	8016474 <sys_timeout_abs>
#endif
}
 8016630:	bf00      	nop
 8016632:	3718      	adds	r7, #24
 8016634:	46bd      	mov	sp, r7
 8016636:	bd80      	pop	{r7, pc}
 8016638:	0801e2a8 	.word	0x0801e2a8
 801663c:	0801e344 	.word	0x0801e344
 8016640:	0801e31c 	.word	0x0801e31c

08016644 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8016644:	b580      	push	{r7, lr}
 8016646:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8016648:	f002 fca2 	bl	8018f90 <rand>
 801664c:	4603      	mov	r3, r0
 801664e:	b29b      	uxth	r3, r3
 8016650:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8016654:	b29b      	uxth	r3, r3
 8016656:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801665a:	b29a      	uxth	r2, r3
 801665c:	4b01      	ldr	r3, [pc, #4]	; (8016664 <udp_init+0x20>)
 801665e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8016660:	bf00      	nop
 8016662:	bd80      	pop	{r7, pc}
 8016664:	20000060 	.word	0x20000060

08016668 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8016668:	b580      	push	{r7, lr}
 801666a:	b084      	sub	sp, #16
 801666c:	af00      	add	r7, sp, #0
 801666e:	60f8      	str	r0, [r7, #12]
 8016670:	60b9      	str	r1, [r7, #8]
 8016672:	4613      	mov	r3, r2
 8016674:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8016676:	68fb      	ldr	r3, [r7, #12]
 8016678:	2b00      	cmp	r3, #0
 801667a:	d105      	bne.n	8016688 <udp_input_local_match+0x20>
 801667c:	4b27      	ldr	r3, [pc, #156]	; (801671c <udp_input_local_match+0xb4>)
 801667e:	2287      	movs	r2, #135	; 0x87
 8016680:	4927      	ldr	r1, [pc, #156]	; (8016720 <udp_input_local_match+0xb8>)
 8016682:	4828      	ldr	r0, [pc, #160]	; (8016724 <udp_input_local_match+0xbc>)
 8016684:	f003 f9c0 	bl	8019a08 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8016688:	68bb      	ldr	r3, [r7, #8]
 801668a:	2b00      	cmp	r3, #0
 801668c:	d105      	bne.n	801669a <udp_input_local_match+0x32>
 801668e:	4b23      	ldr	r3, [pc, #140]	; (801671c <udp_input_local_match+0xb4>)
 8016690:	2288      	movs	r2, #136	; 0x88
 8016692:	4925      	ldr	r1, [pc, #148]	; (8016728 <udp_input_local_match+0xc0>)
 8016694:	4823      	ldr	r0, [pc, #140]	; (8016724 <udp_input_local_match+0xbc>)
 8016696:	f003 f9b7 	bl	8019a08 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801669a:	68fb      	ldr	r3, [r7, #12]
 801669c:	7a1b      	ldrb	r3, [r3, #8]
 801669e:	2b00      	cmp	r3, #0
 80166a0:	d00b      	beq.n	80166ba <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80166a2:	68fb      	ldr	r3, [r7, #12]
 80166a4:	7a1a      	ldrb	r2, [r3, #8]
 80166a6:	4b21      	ldr	r3, [pc, #132]	; (801672c <udp_input_local_match+0xc4>)
 80166a8:	685b      	ldr	r3, [r3, #4]
 80166aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80166ae:	3301      	adds	r3, #1
 80166b0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80166b2:	429a      	cmp	r2, r3
 80166b4:	d001      	beq.n	80166ba <udp_input_local_match+0x52>
    return 0;
 80166b6:	2300      	movs	r3, #0
 80166b8:	e02b      	b.n	8016712 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80166ba:	79fb      	ldrb	r3, [r7, #7]
 80166bc:	2b00      	cmp	r3, #0
 80166be:	d018      	beq.n	80166f2 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80166c0:	68fb      	ldr	r3, [r7, #12]
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	d013      	beq.n	80166ee <udp_input_local_match+0x86>
 80166c6:	68fb      	ldr	r3, [r7, #12]
 80166c8:	681b      	ldr	r3, [r3, #0]
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	d00f      	beq.n	80166ee <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80166ce:	4b17      	ldr	r3, [pc, #92]	; (801672c <udp_input_local_match+0xc4>)
 80166d0:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80166d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80166d6:	d00a      	beq.n	80166ee <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80166d8:	68fb      	ldr	r3, [r7, #12]
 80166da:	681a      	ldr	r2, [r3, #0]
 80166dc:	4b13      	ldr	r3, [pc, #76]	; (801672c <udp_input_local_match+0xc4>)
 80166de:	695b      	ldr	r3, [r3, #20]
 80166e0:	405a      	eors	r2, r3
 80166e2:	68bb      	ldr	r3, [r7, #8]
 80166e4:	3308      	adds	r3, #8
 80166e6:	681b      	ldr	r3, [r3, #0]
 80166e8:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80166ea:	2b00      	cmp	r3, #0
 80166ec:	d110      	bne.n	8016710 <udp_input_local_match+0xa8>
          return 1;
 80166ee:	2301      	movs	r3, #1
 80166f0:	e00f      	b.n	8016712 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80166f2:	68fb      	ldr	r3, [r7, #12]
 80166f4:	2b00      	cmp	r3, #0
 80166f6:	d009      	beq.n	801670c <udp_input_local_match+0xa4>
 80166f8:	68fb      	ldr	r3, [r7, #12]
 80166fa:	681b      	ldr	r3, [r3, #0]
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d005      	beq.n	801670c <udp_input_local_match+0xa4>
 8016700:	68fb      	ldr	r3, [r7, #12]
 8016702:	681a      	ldr	r2, [r3, #0]
 8016704:	4b09      	ldr	r3, [pc, #36]	; (801672c <udp_input_local_match+0xc4>)
 8016706:	695b      	ldr	r3, [r3, #20]
 8016708:	429a      	cmp	r2, r3
 801670a:	d101      	bne.n	8016710 <udp_input_local_match+0xa8>
        return 1;
 801670c:	2301      	movs	r3, #1
 801670e:	e000      	b.n	8016712 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8016710:	2300      	movs	r3, #0
}
 8016712:	4618      	mov	r0, r3
 8016714:	3710      	adds	r7, #16
 8016716:	46bd      	mov	sp, r7
 8016718:	bd80      	pop	{r7, pc}
 801671a:	bf00      	nop
 801671c:	0801e390 	.word	0x0801e390
 8016720:	0801e3c0 	.word	0x0801e3c0
 8016724:	0801e3e4 	.word	0x0801e3e4
 8016728:	0801e40c 	.word	0x0801e40c
 801672c:	200007d0 	.word	0x200007d0

08016730 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8016730:	b590      	push	{r4, r7, lr}
 8016732:	b08d      	sub	sp, #52	; 0x34
 8016734:	af02      	add	r7, sp, #8
 8016736:	6078      	str	r0, [r7, #4]
 8016738:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801673a:	2300      	movs	r3, #0
 801673c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801673e:	687b      	ldr	r3, [r7, #4]
 8016740:	2b00      	cmp	r3, #0
 8016742:	d105      	bne.n	8016750 <udp_input+0x20>
 8016744:	4b7c      	ldr	r3, [pc, #496]	; (8016938 <udp_input+0x208>)
 8016746:	22cf      	movs	r2, #207	; 0xcf
 8016748:	497c      	ldr	r1, [pc, #496]	; (801693c <udp_input+0x20c>)
 801674a:	487d      	ldr	r0, [pc, #500]	; (8016940 <udp_input+0x210>)
 801674c:	f003 f95c 	bl	8019a08 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8016750:	683b      	ldr	r3, [r7, #0]
 8016752:	2b00      	cmp	r3, #0
 8016754:	d105      	bne.n	8016762 <udp_input+0x32>
 8016756:	4b78      	ldr	r3, [pc, #480]	; (8016938 <udp_input+0x208>)
 8016758:	22d0      	movs	r2, #208	; 0xd0
 801675a:	497a      	ldr	r1, [pc, #488]	; (8016944 <udp_input+0x214>)
 801675c:	4878      	ldr	r0, [pc, #480]	; (8016940 <udp_input+0x210>)
 801675e:	f003 f953 	bl	8019a08 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	895b      	ldrh	r3, [r3, #10]
 8016766:	2b07      	cmp	r3, #7
 8016768:	d803      	bhi.n	8016772 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801676a:	6878      	ldr	r0, [r7, #4]
 801676c:	f7fa fa74 	bl	8010c58 <pbuf_free>
    goto end;
 8016770:	e0de      	b.n	8016930 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	685b      	ldr	r3, [r3, #4]
 8016776:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8016778:	4b73      	ldr	r3, [pc, #460]	; (8016948 <udp_input+0x218>)
 801677a:	695b      	ldr	r3, [r3, #20]
 801677c:	4a72      	ldr	r2, [pc, #456]	; (8016948 <udp_input+0x218>)
 801677e:	6812      	ldr	r2, [r2, #0]
 8016780:	4611      	mov	r1, r2
 8016782:	4618      	mov	r0, r3
 8016784:	f001 fcae 	bl	80180e4 <ip4_addr_isbroadcast_u32>
 8016788:	4603      	mov	r3, r0
 801678a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801678c:	697b      	ldr	r3, [r7, #20]
 801678e:	881b      	ldrh	r3, [r3, #0]
 8016790:	b29b      	uxth	r3, r3
 8016792:	4618      	mov	r0, r3
 8016794:	f7f8 fe7c 	bl	800f490 <lwip_htons>
 8016798:	4603      	mov	r3, r0
 801679a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801679c:	697b      	ldr	r3, [r7, #20]
 801679e:	885b      	ldrh	r3, [r3, #2]
 80167a0:	b29b      	uxth	r3, r3
 80167a2:	4618      	mov	r0, r3
 80167a4:	f7f8 fe74 	bl	800f490 <lwip_htons>
 80167a8:	4603      	mov	r3, r0
 80167aa:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80167ac:	2300      	movs	r3, #0
 80167ae:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80167b0:	2300      	movs	r3, #0
 80167b2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80167b4:	2300      	movs	r3, #0
 80167b6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80167b8:	4b64      	ldr	r3, [pc, #400]	; (801694c <udp_input+0x21c>)
 80167ba:	681b      	ldr	r3, [r3, #0]
 80167bc:	627b      	str	r3, [r7, #36]	; 0x24
 80167be:	e054      	b.n	801686a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80167c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167c2:	8a5b      	ldrh	r3, [r3, #18]
 80167c4:	89fa      	ldrh	r2, [r7, #14]
 80167c6:	429a      	cmp	r2, r3
 80167c8:	d14a      	bne.n	8016860 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80167ca:	7cfb      	ldrb	r3, [r7, #19]
 80167cc:	461a      	mov	r2, r3
 80167ce:	6839      	ldr	r1, [r7, #0]
 80167d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80167d2:	f7ff ff49 	bl	8016668 <udp_input_local_match>
 80167d6:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80167d8:	2b00      	cmp	r3, #0
 80167da:	d041      	beq.n	8016860 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80167dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167de:	7c1b      	ldrb	r3, [r3, #16]
 80167e0:	f003 0304 	and.w	r3, r3, #4
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	d11d      	bne.n	8016824 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80167e8:	69fb      	ldr	r3, [r7, #28]
 80167ea:	2b00      	cmp	r3, #0
 80167ec:	d102      	bne.n	80167f4 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80167ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80167f0:	61fb      	str	r3, [r7, #28]
 80167f2:	e017      	b.n	8016824 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80167f4:	7cfb      	ldrb	r3, [r7, #19]
 80167f6:	2b00      	cmp	r3, #0
 80167f8:	d014      	beq.n	8016824 <udp_input+0xf4>
 80167fa:	4b53      	ldr	r3, [pc, #332]	; (8016948 <udp_input+0x218>)
 80167fc:	695b      	ldr	r3, [r3, #20]
 80167fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016802:	d10f      	bne.n	8016824 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8016804:	69fb      	ldr	r3, [r7, #28]
 8016806:	681a      	ldr	r2, [r3, #0]
 8016808:	683b      	ldr	r3, [r7, #0]
 801680a:	3304      	adds	r3, #4
 801680c:	681b      	ldr	r3, [r3, #0]
 801680e:	429a      	cmp	r2, r3
 8016810:	d008      	beq.n	8016824 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8016812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016814:	681a      	ldr	r2, [r3, #0]
 8016816:	683b      	ldr	r3, [r7, #0]
 8016818:	3304      	adds	r3, #4
 801681a:	681b      	ldr	r3, [r3, #0]
 801681c:	429a      	cmp	r2, r3
 801681e:	d101      	bne.n	8016824 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8016820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016822:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8016824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016826:	8a9b      	ldrh	r3, [r3, #20]
 8016828:	8a3a      	ldrh	r2, [r7, #16]
 801682a:	429a      	cmp	r2, r3
 801682c:	d118      	bne.n	8016860 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801682e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016830:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8016832:	2b00      	cmp	r3, #0
 8016834:	d005      	beq.n	8016842 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8016836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016838:	685a      	ldr	r2, [r3, #4]
 801683a:	4b43      	ldr	r3, [pc, #268]	; (8016948 <udp_input+0x218>)
 801683c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801683e:	429a      	cmp	r2, r3
 8016840:	d10e      	bne.n	8016860 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8016842:	6a3b      	ldr	r3, [r7, #32]
 8016844:	2b00      	cmp	r3, #0
 8016846:	d014      	beq.n	8016872 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8016848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801684a:	68da      	ldr	r2, [r3, #12]
 801684c:	6a3b      	ldr	r3, [r7, #32]
 801684e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8016850:	4b3e      	ldr	r3, [pc, #248]	; (801694c <udp_input+0x21c>)
 8016852:	681a      	ldr	r2, [r3, #0]
 8016854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016856:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8016858:	4a3c      	ldr	r2, [pc, #240]	; (801694c <udp_input+0x21c>)
 801685a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801685c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801685e:	e008      	b.n	8016872 <udp_input+0x142>
      }
    }

    prev = pcb;
 8016860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016862:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8016864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016866:	68db      	ldr	r3, [r3, #12]
 8016868:	627b      	str	r3, [r7, #36]	; 0x24
 801686a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801686c:	2b00      	cmp	r3, #0
 801686e:	d1a7      	bne.n	80167c0 <udp_input+0x90>
 8016870:	e000      	b.n	8016874 <udp_input+0x144>
        break;
 8016872:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8016874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016876:	2b00      	cmp	r3, #0
 8016878:	d101      	bne.n	801687e <udp_input+0x14e>
    pcb = uncon_pcb;
 801687a:	69fb      	ldr	r3, [r7, #28]
 801687c:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801687e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016880:	2b00      	cmp	r3, #0
 8016882:	d002      	beq.n	801688a <udp_input+0x15a>
    for_us = 1;
 8016884:	2301      	movs	r3, #1
 8016886:	76fb      	strb	r3, [r7, #27]
 8016888:	e00a      	b.n	80168a0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801688a:	683b      	ldr	r3, [r7, #0]
 801688c:	3304      	adds	r3, #4
 801688e:	681a      	ldr	r2, [r3, #0]
 8016890:	4b2d      	ldr	r3, [pc, #180]	; (8016948 <udp_input+0x218>)
 8016892:	695b      	ldr	r3, [r3, #20]
 8016894:	429a      	cmp	r2, r3
 8016896:	bf0c      	ite	eq
 8016898:	2301      	moveq	r3, #1
 801689a:	2300      	movne	r3, #0
 801689c:	b2db      	uxtb	r3, r3
 801689e:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80168a0:	7efb      	ldrb	r3, [r7, #27]
 80168a2:	2b00      	cmp	r3, #0
 80168a4:	d041      	beq.n	801692a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80168a6:	2108      	movs	r1, #8
 80168a8:	6878      	ldr	r0, [r7, #4]
 80168aa:	f7fa f94f 	bl	8010b4c <pbuf_remove_header>
 80168ae:	4603      	mov	r3, r0
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d00a      	beq.n	80168ca <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80168b4:	4b20      	ldr	r3, [pc, #128]	; (8016938 <udp_input+0x208>)
 80168b6:	f44f 72b8 	mov.w	r2, #368	; 0x170
 80168ba:	4925      	ldr	r1, [pc, #148]	; (8016950 <udp_input+0x220>)
 80168bc:	4820      	ldr	r0, [pc, #128]	; (8016940 <udp_input+0x210>)
 80168be:	f003 f8a3 	bl	8019a08 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80168c2:	6878      	ldr	r0, [r7, #4]
 80168c4:	f7fa f9c8 	bl	8010c58 <pbuf_free>
      goto end;
 80168c8:	e032      	b.n	8016930 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80168ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80168cc:	2b00      	cmp	r3, #0
 80168ce:	d012      	beq.n	80168f6 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80168d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80168d2:	699b      	ldr	r3, [r3, #24]
 80168d4:	2b00      	cmp	r3, #0
 80168d6:	d00a      	beq.n	80168ee <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80168d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80168da:	699c      	ldr	r4, [r3, #24]
 80168dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80168de:	69d8      	ldr	r0, [r3, #28]
 80168e0:	8a3b      	ldrh	r3, [r7, #16]
 80168e2:	9300      	str	r3, [sp, #0]
 80168e4:	4b1b      	ldr	r3, [pc, #108]	; (8016954 <udp_input+0x224>)
 80168e6:	687a      	ldr	r2, [r7, #4]
 80168e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80168ea:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80168ec:	e021      	b.n	8016932 <udp_input+0x202>
        pbuf_free(p);
 80168ee:	6878      	ldr	r0, [r7, #4]
 80168f0:	f7fa f9b2 	bl	8010c58 <pbuf_free>
        goto end;
 80168f4:	e01c      	b.n	8016930 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80168f6:	7cfb      	ldrb	r3, [r7, #19]
 80168f8:	2b00      	cmp	r3, #0
 80168fa:	d112      	bne.n	8016922 <udp_input+0x1f2>
 80168fc:	4b12      	ldr	r3, [pc, #72]	; (8016948 <udp_input+0x218>)
 80168fe:	695b      	ldr	r3, [r3, #20]
 8016900:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8016904:	2be0      	cmp	r3, #224	; 0xe0
 8016906:	d00c      	beq.n	8016922 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8016908:	4b0f      	ldr	r3, [pc, #60]	; (8016948 <udp_input+0x218>)
 801690a:	899b      	ldrh	r3, [r3, #12]
 801690c:	3308      	adds	r3, #8
 801690e:	b29b      	uxth	r3, r3
 8016910:	b21b      	sxth	r3, r3
 8016912:	4619      	mov	r1, r3
 8016914:	6878      	ldr	r0, [r7, #4]
 8016916:	f7fa f98c 	bl	8010c32 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801691a:	2103      	movs	r1, #3
 801691c:	6878      	ldr	r0, [r7, #4]
 801691e:	f001 f8b7 	bl	8017a90 <icmp_dest_unreach>
      pbuf_free(p);
 8016922:	6878      	ldr	r0, [r7, #4]
 8016924:	f7fa f998 	bl	8010c58 <pbuf_free>
  return;
 8016928:	e003      	b.n	8016932 <udp_input+0x202>
    pbuf_free(p);
 801692a:	6878      	ldr	r0, [r7, #4]
 801692c:	f7fa f994 	bl	8010c58 <pbuf_free>
  return;
 8016930:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8016932:	372c      	adds	r7, #44	; 0x2c
 8016934:	46bd      	mov	sp, r7
 8016936:	bd90      	pop	{r4, r7, pc}
 8016938:	0801e390 	.word	0x0801e390
 801693c:	0801e434 	.word	0x0801e434
 8016940:	0801e3e4 	.word	0x0801e3e4
 8016944:	0801e44c 	.word	0x0801e44c
 8016948:	200007d0 	.word	0x200007d0
 801694c:	20007108 	.word	0x20007108
 8016950:	0801e468 	.word	0x0801e468
 8016954:	200007e0 	.word	0x200007e0

08016958 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8016958:	b480      	push	{r7}
 801695a:	b085      	sub	sp, #20
 801695c:	af00      	add	r7, sp, #0
 801695e:	6078      	str	r0, [r7, #4]
 8016960:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	2b00      	cmp	r3, #0
 8016966:	d01e      	beq.n	80169a6 <udp_netif_ip_addr_changed+0x4e>
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	681b      	ldr	r3, [r3, #0]
 801696c:	2b00      	cmp	r3, #0
 801696e:	d01a      	beq.n	80169a6 <udp_netif_ip_addr_changed+0x4e>
 8016970:	683b      	ldr	r3, [r7, #0]
 8016972:	2b00      	cmp	r3, #0
 8016974:	d017      	beq.n	80169a6 <udp_netif_ip_addr_changed+0x4e>
 8016976:	683b      	ldr	r3, [r7, #0]
 8016978:	681b      	ldr	r3, [r3, #0]
 801697a:	2b00      	cmp	r3, #0
 801697c:	d013      	beq.n	80169a6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801697e:	4b0d      	ldr	r3, [pc, #52]	; (80169b4 <udp_netif_ip_addr_changed+0x5c>)
 8016980:	681b      	ldr	r3, [r3, #0]
 8016982:	60fb      	str	r3, [r7, #12]
 8016984:	e00c      	b.n	80169a0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8016986:	68fb      	ldr	r3, [r7, #12]
 8016988:	681a      	ldr	r2, [r3, #0]
 801698a:	687b      	ldr	r3, [r7, #4]
 801698c:	681b      	ldr	r3, [r3, #0]
 801698e:	429a      	cmp	r2, r3
 8016990:	d103      	bne.n	801699a <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8016992:	683b      	ldr	r3, [r7, #0]
 8016994:	681a      	ldr	r2, [r3, #0]
 8016996:	68fb      	ldr	r3, [r7, #12]
 8016998:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801699a:	68fb      	ldr	r3, [r7, #12]
 801699c:	68db      	ldr	r3, [r3, #12]
 801699e:	60fb      	str	r3, [r7, #12]
 80169a0:	68fb      	ldr	r3, [r7, #12]
 80169a2:	2b00      	cmp	r3, #0
 80169a4:	d1ef      	bne.n	8016986 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 80169a6:	bf00      	nop
 80169a8:	3714      	adds	r7, #20
 80169aa:	46bd      	mov	sp, r7
 80169ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169b0:	4770      	bx	lr
 80169b2:	bf00      	nop
 80169b4:	20007108 	.word	0x20007108

080169b8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 80169b8:	b580      	push	{r7, lr}
 80169ba:	b082      	sub	sp, #8
 80169bc:	af00      	add	r7, sp, #0
 80169be:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 80169c0:	4915      	ldr	r1, [pc, #84]	; (8016a18 <etharp_free_entry+0x60>)
 80169c2:	687a      	ldr	r2, [r7, #4]
 80169c4:	4613      	mov	r3, r2
 80169c6:	005b      	lsls	r3, r3, #1
 80169c8:	4413      	add	r3, r2
 80169ca:	00db      	lsls	r3, r3, #3
 80169cc:	440b      	add	r3, r1
 80169ce:	681b      	ldr	r3, [r3, #0]
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d013      	beq.n	80169fc <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80169d4:	4910      	ldr	r1, [pc, #64]	; (8016a18 <etharp_free_entry+0x60>)
 80169d6:	687a      	ldr	r2, [r7, #4]
 80169d8:	4613      	mov	r3, r2
 80169da:	005b      	lsls	r3, r3, #1
 80169dc:	4413      	add	r3, r2
 80169de:	00db      	lsls	r3, r3, #3
 80169e0:	440b      	add	r3, r1
 80169e2:	681b      	ldr	r3, [r3, #0]
 80169e4:	4618      	mov	r0, r3
 80169e6:	f7fa f937 	bl	8010c58 <pbuf_free>
    arp_table[i].q = NULL;
 80169ea:	490b      	ldr	r1, [pc, #44]	; (8016a18 <etharp_free_entry+0x60>)
 80169ec:	687a      	ldr	r2, [r7, #4]
 80169ee:	4613      	mov	r3, r2
 80169f0:	005b      	lsls	r3, r3, #1
 80169f2:	4413      	add	r3, r2
 80169f4:	00db      	lsls	r3, r3, #3
 80169f6:	440b      	add	r3, r1
 80169f8:	2200      	movs	r2, #0
 80169fa:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80169fc:	4906      	ldr	r1, [pc, #24]	; (8016a18 <etharp_free_entry+0x60>)
 80169fe:	687a      	ldr	r2, [r7, #4]
 8016a00:	4613      	mov	r3, r2
 8016a02:	005b      	lsls	r3, r3, #1
 8016a04:	4413      	add	r3, r2
 8016a06:	00db      	lsls	r3, r3, #3
 8016a08:	440b      	add	r3, r1
 8016a0a:	3314      	adds	r3, #20
 8016a0c:	2200      	movs	r2, #0
 8016a0e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8016a10:	bf00      	nop
 8016a12:	3708      	adds	r7, #8
 8016a14:	46bd      	mov	sp, r7
 8016a16:	bd80      	pop	{r7, pc}
 8016a18:	2000710c 	.word	0x2000710c

08016a1c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8016a1c:	b580      	push	{r7, lr}
 8016a1e:	b082      	sub	sp, #8
 8016a20:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016a22:	2300      	movs	r3, #0
 8016a24:	607b      	str	r3, [r7, #4]
 8016a26:	e096      	b.n	8016b56 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8016a28:	494f      	ldr	r1, [pc, #316]	; (8016b68 <etharp_tmr+0x14c>)
 8016a2a:	687a      	ldr	r2, [r7, #4]
 8016a2c:	4613      	mov	r3, r2
 8016a2e:	005b      	lsls	r3, r3, #1
 8016a30:	4413      	add	r3, r2
 8016a32:	00db      	lsls	r3, r3, #3
 8016a34:	440b      	add	r3, r1
 8016a36:	3314      	adds	r3, #20
 8016a38:	781b      	ldrb	r3, [r3, #0]
 8016a3a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8016a3c:	78fb      	ldrb	r3, [r7, #3]
 8016a3e:	2b00      	cmp	r3, #0
 8016a40:	f000 8086 	beq.w	8016b50 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8016a44:	4948      	ldr	r1, [pc, #288]	; (8016b68 <etharp_tmr+0x14c>)
 8016a46:	687a      	ldr	r2, [r7, #4]
 8016a48:	4613      	mov	r3, r2
 8016a4a:	005b      	lsls	r3, r3, #1
 8016a4c:	4413      	add	r3, r2
 8016a4e:	00db      	lsls	r3, r3, #3
 8016a50:	440b      	add	r3, r1
 8016a52:	3312      	adds	r3, #18
 8016a54:	881b      	ldrh	r3, [r3, #0]
 8016a56:	3301      	adds	r3, #1
 8016a58:	b298      	uxth	r0, r3
 8016a5a:	4943      	ldr	r1, [pc, #268]	; (8016b68 <etharp_tmr+0x14c>)
 8016a5c:	687a      	ldr	r2, [r7, #4]
 8016a5e:	4613      	mov	r3, r2
 8016a60:	005b      	lsls	r3, r3, #1
 8016a62:	4413      	add	r3, r2
 8016a64:	00db      	lsls	r3, r3, #3
 8016a66:	440b      	add	r3, r1
 8016a68:	3312      	adds	r3, #18
 8016a6a:	4602      	mov	r2, r0
 8016a6c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8016a6e:	493e      	ldr	r1, [pc, #248]	; (8016b68 <etharp_tmr+0x14c>)
 8016a70:	687a      	ldr	r2, [r7, #4]
 8016a72:	4613      	mov	r3, r2
 8016a74:	005b      	lsls	r3, r3, #1
 8016a76:	4413      	add	r3, r2
 8016a78:	00db      	lsls	r3, r3, #3
 8016a7a:	440b      	add	r3, r1
 8016a7c:	3312      	adds	r3, #18
 8016a7e:	881b      	ldrh	r3, [r3, #0]
 8016a80:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8016a84:	d215      	bcs.n	8016ab2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8016a86:	4938      	ldr	r1, [pc, #224]	; (8016b68 <etharp_tmr+0x14c>)
 8016a88:	687a      	ldr	r2, [r7, #4]
 8016a8a:	4613      	mov	r3, r2
 8016a8c:	005b      	lsls	r3, r3, #1
 8016a8e:	4413      	add	r3, r2
 8016a90:	00db      	lsls	r3, r3, #3
 8016a92:	440b      	add	r3, r1
 8016a94:	3314      	adds	r3, #20
 8016a96:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8016a98:	2b01      	cmp	r3, #1
 8016a9a:	d10e      	bne.n	8016aba <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8016a9c:	4932      	ldr	r1, [pc, #200]	; (8016b68 <etharp_tmr+0x14c>)
 8016a9e:	687a      	ldr	r2, [r7, #4]
 8016aa0:	4613      	mov	r3, r2
 8016aa2:	005b      	lsls	r3, r3, #1
 8016aa4:	4413      	add	r3, r2
 8016aa6:	00db      	lsls	r3, r3, #3
 8016aa8:	440b      	add	r3, r1
 8016aaa:	3312      	adds	r3, #18
 8016aac:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8016aae:	2b04      	cmp	r3, #4
 8016ab0:	d903      	bls.n	8016aba <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8016ab2:	6878      	ldr	r0, [r7, #4]
 8016ab4:	f7ff ff80 	bl	80169b8 <etharp_free_entry>
 8016ab8:	e04a      	b.n	8016b50 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8016aba:	492b      	ldr	r1, [pc, #172]	; (8016b68 <etharp_tmr+0x14c>)
 8016abc:	687a      	ldr	r2, [r7, #4]
 8016abe:	4613      	mov	r3, r2
 8016ac0:	005b      	lsls	r3, r3, #1
 8016ac2:	4413      	add	r3, r2
 8016ac4:	00db      	lsls	r3, r3, #3
 8016ac6:	440b      	add	r3, r1
 8016ac8:	3314      	adds	r3, #20
 8016aca:	781b      	ldrb	r3, [r3, #0]
 8016acc:	2b03      	cmp	r3, #3
 8016ace:	d10a      	bne.n	8016ae6 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8016ad0:	4925      	ldr	r1, [pc, #148]	; (8016b68 <etharp_tmr+0x14c>)
 8016ad2:	687a      	ldr	r2, [r7, #4]
 8016ad4:	4613      	mov	r3, r2
 8016ad6:	005b      	lsls	r3, r3, #1
 8016ad8:	4413      	add	r3, r2
 8016ada:	00db      	lsls	r3, r3, #3
 8016adc:	440b      	add	r3, r1
 8016ade:	3314      	adds	r3, #20
 8016ae0:	2204      	movs	r2, #4
 8016ae2:	701a      	strb	r2, [r3, #0]
 8016ae4:	e034      	b.n	8016b50 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8016ae6:	4920      	ldr	r1, [pc, #128]	; (8016b68 <etharp_tmr+0x14c>)
 8016ae8:	687a      	ldr	r2, [r7, #4]
 8016aea:	4613      	mov	r3, r2
 8016aec:	005b      	lsls	r3, r3, #1
 8016aee:	4413      	add	r3, r2
 8016af0:	00db      	lsls	r3, r3, #3
 8016af2:	440b      	add	r3, r1
 8016af4:	3314      	adds	r3, #20
 8016af6:	781b      	ldrb	r3, [r3, #0]
 8016af8:	2b04      	cmp	r3, #4
 8016afa:	d10a      	bne.n	8016b12 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8016afc:	491a      	ldr	r1, [pc, #104]	; (8016b68 <etharp_tmr+0x14c>)
 8016afe:	687a      	ldr	r2, [r7, #4]
 8016b00:	4613      	mov	r3, r2
 8016b02:	005b      	lsls	r3, r3, #1
 8016b04:	4413      	add	r3, r2
 8016b06:	00db      	lsls	r3, r3, #3
 8016b08:	440b      	add	r3, r1
 8016b0a:	3314      	adds	r3, #20
 8016b0c:	2202      	movs	r2, #2
 8016b0e:	701a      	strb	r2, [r3, #0]
 8016b10:	e01e      	b.n	8016b50 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8016b12:	4915      	ldr	r1, [pc, #84]	; (8016b68 <etharp_tmr+0x14c>)
 8016b14:	687a      	ldr	r2, [r7, #4]
 8016b16:	4613      	mov	r3, r2
 8016b18:	005b      	lsls	r3, r3, #1
 8016b1a:	4413      	add	r3, r2
 8016b1c:	00db      	lsls	r3, r3, #3
 8016b1e:	440b      	add	r3, r1
 8016b20:	3314      	adds	r3, #20
 8016b22:	781b      	ldrb	r3, [r3, #0]
 8016b24:	2b01      	cmp	r3, #1
 8016b26:	d113      	bne.n	8016b50 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8016b28:	490f      	ldr	r1, [pc, #60]	; (8016b68 <etharp_tmr+0x14c>)
 8016b2a:	687a      	ldr	r2, [r7, #4]
 8016b2c:	4613      	mov	r3, r2
 8016b2e:	005b      	lsls	r3, r3, #1
 8016b30:	4413      	add	r3, r2
 8016b32:	00db      	lsls	r3, r3, #3
 8016b34:	440b      	add	r3, r1
 8016b36:	3308      	adds	r3, #8
 8016b38:	6818      	ldr	r0, [r3, #0]
 8016b3a:	687a      	ldr	r2, [r7, #4]
 8016b3c:	4613      	mov	r3, r2
 8016b3e:	005b      	lsls	r3, r3, #1
 8016b40:	4413      	add	r3, r2
 8016b42:	00db      	lsls	r3, r3, #3
 8016b44:	4a08      	ldr	r2, [pc, #32]	; (8016b68 <etharp_tmr+0x14c>)
 8016b46:	4413      	add	r3, r2
 8016b48:	3304      	adds	r3, #4
 8016b4a:	4619      	mov	r1, r3
 8016b4c:	f000 fe6e 	bl	801782c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	3301      	adds	r3, #1
 8016b54:	607b      	str	r3, [r7, #4]
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	2b09      	cmp	r3, #9
 8016b5a:	f77f af65 	ble.w	8016a28 <etharp_tmr+0xc>
      }
    }
  }
}
 8016b5e:	bf00      	nop
 8016b60:	bf00      	nop
 8016b62:	3708      	adds	r7, #8
 8016b64:	46bd      	mov	sp, r7
 8016b66:	bd80      	pop	{r7, pc}
 8016b68:	2000710c 	.word	0x2000710c

08016b6c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8016b6c:	b580      	push	{r7, lr}
 8016b6e:	b08a      	sub	sp, #40	; 0x28
 8016b70:	af00      	add	r7, sp, #0
 8016b72:	60f8      	str	r0, [r7, #12]
 8016b74:	460b      	mov	r3, r1
 8016b76:	607a      	str	r2, [r7, #4]
 8016b78:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8016b7a:	230a      	movs	r3, #10
 8016b7c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8016b7e:	230a      	movs	r3, #10
 8016b80:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8016b82:	230a      	movs	r3, #10
 8016b84:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8016b86:	2300      	movs	r3, #0
 8016b88:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8016b8a:	230a      	movs	r3, #10
 8016b8c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8016b8e:	2300      	movs	r3, #0
 8016b90:	83bb      	strh	r3, [r7, #28]
 8016b92:	2300      	movs	r3, #0
 8016b94:	837b      	strh	r3, [r7, #26]
 8016b96:	2300      	movs	r3, #0
 8016b98:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016b9a:	2300      	movs	r3, #0
 8016b9c:	843b      	strh	r3, [r7, #32]
 8016b9e:	e0ae      	b.n	8016cfe <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8016ba0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016ba4:	49a6      	ldr	r1, [pc, #664]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016ba6:	4613      	mov	r3, r2
 8016ba8:	005b      	lsls	r3, r3, #1
 8016baa:	4413      	add	r3, r2
 8016bac:	00db      	lsls	r3, r3, #3
 8016bae:	440b      	add	r3, r1
 8016bb0:	3314      	adds	r3, #20
 8016bb2:	781b      	ldrb	r3, [r3, #0]
 8016bb4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8016bb6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016bba:	2b0a      	cmp	r3, #10
 8016bbc:	d105      	bne.n	8016bca <etharp_find_entry+0x5e>
 8016bbe:	7dfb      	ldrb	r3, [r7, #23]
 8016bc0:	2b00      	cmp	r3, #0
 8016bc2:	d102      	bne.n	8016bca <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8016bc4:	8c3b      	ldrh	r3, [r7, #32]
 8016bc6:	847b      	strh	r3, [r7, #34]	; 0x22
 8016bc8:	e095      	b.n	8016cf6 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8016bca:	7dfb      	ldrb	r3, [r7, #23]
 8016bcc:	2b00      	cmp	r3, #0
 8016bce:	f000 8092 	beq.w	8016cf6 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8016bd2:	7dfb      	ldrb	r3, [r7, #23]
 8016bd4:	2b01      	cmp	r3, #1
 8016bd6:	d009      	beq.n	8016bec <etharp_find_entry+0x80>
 8016bd8:	7dfb      	ldrb	r3, [r7, #23]
 8016bda:	2b01      	cmp	r3, #1
 8016bdc:	d806      	bhi.n	8016bec <etharp_find_entry+0x80>
 8016bde:	4b99      	ldr	r3, [pc, #612]	; (8016e44 <etharp_find_entry+0x2d8>)
 8016be0:	f240 1223 	movw	r2, #291	; 0x123
 8016be4:	4998      	ldr	r1, [pc, #608]	; (8016e48 <etharp_find_entry+0x2dc>)
 8016be6:	4899      	ldr	r0, [pc, #612]	; (8016e4c <etharp_find_entry+0x2e0>)
 8016be8:	f002 ff0e 	bl	8019a08 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8016bec:	68fb      	ldr	r3, [r7, #12]
 8016bee:	2b00      	cmp	r3, #0
 8016bf0:	d020      	beq.n	8016c34 <etharp_find_entry+0xc8>
 8016bf2:	68fb      	ldr	r3, [r7, #12]
 8016bf4:	6819      	ldr	r1, [r3, #0]
 8016bf6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016bfa:	4891      	ldr	r0, [pc, #580]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016bfc:	4613      	mov	r3, r2
 8016bfe:	005b      	lsls	r3, r3, #1
 8016c00:	4413      	add	r3, r2
 8016c02:	00db      	lsls	r3, r3, #3
 8016c04:	4403      	add	r3, r0
 8016c06:	3304      	adds	r3, #4
 8016c08:	681b      	ldr	r3, [r3, #0]
 8016c0a:	4299      	cmp	r1, r3
 8016c0c:	d112      	bne.n	8016c34 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	2b00      	cmp	r3, #0
 8016c12:	d00c      	beq.n	8016c2e <etharp_find_entry+0xc2>
 8016c14:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016c18:	4989      	ldr	r1, [pc, #548]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016c1a:	4613      	mov	r3, r2
 8016c1c:	005b      	lsls	r3, r3, #1
 8016c1e:	4413      	add	r3, r2
 8016c20:	00db      	lsls	r3, r3, #3
 8016c22:	440b      	add	r3, r1
 8016c24:	3308      	adds	r3, #8
 8016c26:	681b      	ldr	r3, [r3, #0]
 8016c28:	687a      	ldr	r2, [r7, #4]
 8016c2a:	429a      	cmp	r2, r3
 8016c2c:	d102      	bne.n	8016c34 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8016c2e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016c32:	e100      	b.n	8016e36 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8016c34:	7dfb      	ldrb	r3, [r7, #23]
 8016c36:	2b01      	cmp	r3, #1
 8016c38:	d140      	bne.n	8016cbc <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8016c3a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016c3e:	4980      	ldr	r1, [pc, #512]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016c40:	4613      	mov	r3, r2
 8016c42:	005b      	lsls	r3, r3, #1
 8016c44:	4413      	add	r3, r2
 8016c46:	00db      	lsls	r3, r3, #3
 8016c48:	440b      	add	r3, r1
 8016c4a:	681b      	ldr	r3, [r3, #0]
 8016c4c:	2b00      	cmp	r3, #0
 8016c4e:	d01a      	beq.n	8016c86 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8016c50:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016c54:	497a      	ldr	r1, [pc, #488]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016c56:	4613      	mov	r3, r2
 8016c58:	005b      	lsls	r3, r3, #1
 8016c5a:	4413      	add	r3, r2
 8016c5c:	00db      	lsls	r3, r3, #3
 8016c5e:	440b      	add	r3, r1
 8016c60:	3312      	adds	r3, #18
 8016c62:	881b      	ldrh	r3, [r3, #0]
 8016c64:	8bba      	ldrh	r2, [r7, #28]
 8016c66:	429a      	cmp	r2, r3
 8016c68:	d845      	bhi.n	8016cf6 <etharp_find_entry+0x18a>
            old_queue = i;
 8016c6a:	8c3b      	ldrh	r3, [r7, #32]
 8016c6c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8016c6e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016c72:	4973      	ldr	r1, [pc, #460]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016c74:	4613      	mov	r3, r2
 8016c76:	005b      	lsls	r3, r3, #1
 8016c78:	4413      	add	r3, r2
 8016c7a:	00db      	lsls	r3, r3, #3
 8016c7c:	440b      	add	r3, r1
 8016c7e:	3312      	adds	r3, #18
 8016c80:	881b      	ldrh	r3, [r3, #0]
 8016c82:	83bb      	strh	r3, [r7, #28]
 8016c84:	e037      	b.n	8016cf6 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8016c86:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016c8a:	496d      	ldr	r1, [pc, #436]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016c8c:	4613      	mov	r3, r2
 8016c8e:	005b      	lsls	r3, r3, #1
 8016c90:	4413      	add	r3, r2
 8016c92:	00db      	lsls	r3, r3, #3
 8016c94:	440b      	add	r3, r1
 8016c96:	3312      	adds	r3, #18
 8016c98:	881b      	ldrh	r3, [r3, #0]
 8016c9a:	8b7a      	ldrh	r2, [r7, #26]
 8016c9c:	429a      	cmp	r2, r3
 8016c9e:	d82a      	bhi.n	8016cf6 <etharp_find_entry+0x18a>
            old_pending = i;
 8016ca0:	8c3b      	ldrh	r3, [r7, #32]
 8016ca2:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8016ca4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016ca8:	4965      	ldr	r1, [pc, #404]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016caa:	4613      	mov	r3, r2
 8016cac:	005b      	lsls	r3, r3, #1
 8016cae:	4413      	add	r3, r2
 8016cb0:	00db      	lsls	r3, r3, #3
 8016cb2:	440b      	add	r3, r1
 8016cb4:	3312      	adds	r3, #18
 8016cb6:	881b      	ldrh	r3, [r3, #0]
 8016cb8:	837b      	strh	r3, [r7, #26]
 8016cba:	e01c      	b.n	8016cf6 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8016cbc:	7dfb      	ldrb	r3, [r7, #23]
 8016cbe:	2b01      	cmp	r3, #1
 8016cc0:	d919      	bls.n	8016cf6 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8016cc2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016cc6:	495e      	ldr	r1, [pc, #376]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016cc8:	4613      	mov	r3, r2
 8016cca:	005b      	lsls	r3, r3, #1
 8016ccc:	4413      	add	r3, r2
 8016cce:	00db      	lsls	r3, r3, #3
 8016cd0:	440b      	add	r3, r1
 8016cd2:	3312      	adds	r3, #18
 8016cd4:	881b      	ldrh	r3, [r3, #0]
 8016cd6:	8b3a      	ldrh	r2, [r7, #24]
 8016cd8:	429a      	cmp	r2, r3
 8016cda:	d80c      	bhi.n	8016cf6 <etharp_find_entry+0x18a>
            old_stable = i;
 8016cdc:	8c3b      	ldrh	r3, [r7, #32]
 8016cde:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8016ce0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016ce4:	4956      	ldr	r1, [pc, #344]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016ce6:	4613      	mov	r3, r2
 8016ce8:	005b      	lsls	r3, r3, #1
 8016cea:	4413      	add	r3, r2
 8016cec:	00db      	lsls	r3, r3, #3
 8016cee:	440b      	add	r3, r1
 8016cf0:	3312      	adds	r3, #18
 8016cf2:	881b      	ldrh	r3, [r3, #0]
 8016cf4:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016cf6:	8c3b      	ldrh	r3, [r7, #32]
 8016cf8:	3301      	adds	r3, #1
 8016cfa:	b29b      	uxth	r3, r3
 8016cfc:	843b      	strh	r3, [r7, #32]
 8016cfe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016d02:	2b09      	cmp	r3, #9
 8016d04:	f77f af4c 	ble.w	8016ba0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8016d08:	7afb      	ldrb	r3, [r7, #11]
 8016d0a:	f003 0302 	and.w	r3, r3, #2
 8016d0e:	2b00      	cmp	r3, #0
 8016d10:	d108      	bne.n	8016d24 <etharp_find_entry+0x1b8>
 8016d12:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016d16:	2b0a      	cmp	r3, #10
 8016d18:	d107      	bne.n	8016d2a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8016d1a:	7afb      	ldrb	r3, [r7, #11]
 8016d1c:	f003 0301 	and.w	r3, r3, #1
 8016d20:	2b00      	cmp	r3, #0
 8016d22:	d102      	bne.n	8016d2a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8016d24:	f04f 33ff 	mov.w	r3, #4294967295
 8016d28:	e085      	b.n	8016e36 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8016d2a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8016d2e:	2b09      	cmp	r3, #9
 8016d30:	dc02      	bgt.n	8016d38 <etharp_find_entry+0x1cc>
    i = empty;
 8016d32:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8016d34:	843b      	strh	r3, [r7, #32]
 8016d36:	e039      	b.n	8016dac <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8016d38:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8016d3c:	2b09      	cmp	r3, #9
 8016d3e:	dc14      	bgt.n	8016d6a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8016d40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8016d42:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8016d44:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016d48:	493d      	ldr	r1, [pc, #244]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016d4a:	4613      	mov	r3, r2
 8016d4c:	005b      	lsls	r3, r3, #1
 8016d4e:	4413      	add	r3, r2
 8016d50:	00db      	lsls	r3, r3, #3
 8016d52:	440b      	add	r3, r1
 8016d54:	681b      	ldr	r3, [r3, #0]
 8016d56:	2b00      	cmp	r3, #0
 8016d58:	d018      	beq.n	8016d8c <etharp_find_entry+0x220>
 8016d5a:	4b3a      	ldr	r3, [pc, #232]	; (8016e44 <etharp_find_entry+0x2d8>)
 8016d5c:	f240 126d 	movw	r2, #365	; 0x16d
 8016d60:	493b      	ldr	r1, [pc, #236]	; (8016e50 <etharp_find_entry+0x2e4>)
 8016d62:	483a      	ldr	r0, [pc, #232]	; (8016e4c <etharp_find_entry+0x2e0>)
 8016d64:	f002 fe50 	bl	8019a08 <iprintf>
 8016d68:	e010      	b.n	8016d8c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8016d6a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8016d6e:	2b09      	cmp	r3, #9
 8016d70:	dc02      	bgt.n	8016d78 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8016d72:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8016d74:	843b      	strh	r3, [r7, #32]
 8016d76:	e009      	b.n	8016d8c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8016d78:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8016d7c:	2b09      	cmp	r3, #9
 8016d7e:	dc02      	bgt.n	8016d86 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8016d80:	8bfb      	ldrh	r3, [r7, #30]
 8016d82:	843b      	strh	r3, [r7, #32]
 8016d84:	e002      	b.n	8016d8c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8016d86:	f04f 33ff 	mov.w	r3, #4294967295
 8016d8a:	e054      	b.n	8016e36 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016d8c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016d90:	2b09      	cmp	r3, #9
 8016d92:	dd06      	ble.n	8016da2 <etharp_find_entry+0x236>
 8016d94:	4b2b      	ldr	r3, [pc, #172]	; (8016e44 <etharp_find_entry+0x2d8>)
 8016d96:	f240 127f 	movw	r2, #383	; 0x17f
 8016d9a:	492e      	ldr	r1, [pc, #184]	; (8016e54 <etharp_find_entry+0x2e8>)
 8016d9c:	482b      	ldr	r0, [pc, #172]	; (8016e4c <etharp_find_entry+0x2e0>)
 8016d9e:	f002 fe33 	bl	8019a08 <iprintf>
    etharp_free_entry(i);
 8016da2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016da6:	4618      	mov	r0, r3
 8016da8:	f7ff fe06 	bl	80169b8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8016dac:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8016db0:	2b09      	cmp	r3, #9
 8016db2:	dd06      	ble.n	8016dc2 <etharp_find_entry+0x256>
 8016db4:	4b23      	ldr	r3, [pc, #140]	; (8016e44 <etharp_find_entry+0x2d8>)
 8016db6:	f240 1283 	movw	r2, #387	; 0x183
 8016dba:	4926      	ldr	r1, [pc, #152]	; (8016e54 <etharp_find_entry+0x2e8>)
 8016dbc:	4823      	ldr	r0, [pc, #140]	; (8016e4c <etharp_find_entry+0x2e0>)
 8016dbe:	f002 fe23 	bl	8019a08 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8016dc2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016dc6:	491e      	ldr	r1, [pc, #120]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016dc8:	4613      	mov	r3, r2
 8016dca:	005b      	lsls	r3, r3, #1
 8016dcc:	4413      	add	r3, r2
 8016dce:	00db      	lsls	r3, r3, #3
 8016dd0:	440b      	add	r3, r1
 8016dd2:	3314      	adds	r3, #20
 8016dd4:	781b      	ldrb	r3, [r3, #0]
 8016dd6:	2b00      	cmp	r3, #0
 8016dd8:	d006      	beq.n	8016de8 <etharp_find_entry+0x27c>
 8016dda:	4b1a      	ldr	r3, [pc, #104]	; (8016e44 <etharp_find_entry+0x2d8>)
 8016ddc:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8016de0:	491d      	ldr	r1, [pc, #116]	; (8016e58 <etharp_find_entry+0x2ec>)
 8016de2:	481a      	ldr	r0, [pc, #104]	; (8016e4c <etharp_find_entry+0x2e0>)
 8016de4:	f002 fe10 	bl	8019a08 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8016de8:	68fb      	ldr	r3, [r7, #12]
 8016dea:	2b00      	cmp	r3, #0
 8016dec:	d00b      	beq.n	8016e06 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8016dee:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016df2:	68fb      	ldr	r3, [r7, #12]
 8016df4:	6819      	ldr	r1, [r3, #0]
 8016df6:	4812      	ldr	r0, [pc, #72]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016df8:	4613      	mov	r3, r2
 8016dfa:	005b      	lsls	r3, r3, #1
 8016dfc:	4413      	add	r3, r2
 8016dfe:	00db      	lsls	r3, r3, #3
 8016e00:	4403      	add	r3, r0
 8016e02:	3304      	adds	r3, #4
 8016e04:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8016e06:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016e0a:	490d      	ldr	r1, [pc, #52]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016e0c:	4613      	mov	r3, r2
 8016e0e:	005b      	lsls	r3, r3, #1
 8016e10:	4413      	add	r3, r2
 8016e12:	00db      	lsls	r3, r3, #3
 8016e14:	440b      	add	r3, r1
 8016e16:	3312      	adds	r3, #18
 8016e18:	2200      	movs	r2, #0
 8016e1a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8016e1c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8016e20:	4907      	ldr	r1, [pc, #28]	; (8016e40 <etharp_find_entry+0x2d4>)
 8016e22:	4613      	mov	r3, r2
 8016e24:	005b      	lsls	r3, r3, #1
 8016e26:	4413      	add	r3, r2
 8016e28:	00db      	lsls	r3, r3, #3
 8016e2a:	440b      	add	r3, r1
 8016e2c:	3308      	adds	r3, #8
 8016e2e:	687a      	ldr	r2, [r7, #4]
 8016e30:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8016e32:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8016e36:	4618      	mov	r0, r3
 8016e38:	3728      	adds	r7, #40	; 0x28
 8016e3a:	46bd      	mov	sp, r7
 8016e3c:	bd80      	pop	{r7, pc}
 8016e3e:	bf00      	nop
 8016e40:	2000710c 	.word	0x2000710c
 8016e44:	0801e6f4 	.word	0x0801e6f4
 8016e48:	0801e72c 	.word	0x0801e72c
 8016e4c:	0801e76c 	.word	0x0801e76c
 8016e50:	0801e794 	.word	0x0801e794
 8016e54:	0801e7ac 	.word	0x0801e7ac
 8016e58:	0801e7c0 	.word	0x0801e7c0

08016e5c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8016e5c:	b580      	push	{r7, lr}
 8016e5e:	b088      	sub	sp, #32
 8016e60:	af02      	add	r7, sp, #8
 8016e62:	60f8      	str	r0, [r7, #12]
 8016e64:	60b9      	str	r1, [r7, #8]
 8016e66:	607a      	str	r2, [r7, #4]
 8016e68:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8016e6a:	68fb      	ldr	r3, [r7, #12]
 8016e6c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8016e70:	2b06      	cmp	r3, #6
 8016e72:	d006      	beq.n	8016e82 <etharp_update_arp_entry+0x26>
 8016e74:	4b48      	ldr	r3, [pc, #288]	; (8016f98 <etharp_update_arp_entry+0x13c>)
 8016e76:	f240 12a9 	movw	r2, #425	; 0x1a9
 8016e7a:	4948      	ldr	r1, [pc, #288]	; (8016f9c <etharp_update_arp_entry+0x140>)
 8016e7c:	4848      	ldr	r0, [pc, #288]	; (8016fa0 <etharp_update_arp_entry+0x144>)
 8016e7e:	f002 fdc3 	bl	8019a08 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8016e82:	68bb      	ldr	r3, [r7, #8]
 8016e84:	2b00      	cmp	r3, #0
 8016e86:	d012      	beq.n	8016eae <etharp_update_arp_entry+0x52>
 8016e88:	68bb      	ldr	r3, [r7, #8]
 8016e8a:	681b      	ldr	r3, [r3, #0]
 8016e8c:	2b00      	cmp	r3, #0
 8016e8e:	d00e      	beq.n	8016eae <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016e90:	68bb      	ldr	r3, [r7, #8]
 8016e92:	681b      	ldr	r3, [r3, #0]
 8016e94:	68f9      	ldr	r1, [r7, #12]
 8016e96:	4618      	mov	r0, r3
 8016e98:	f001 f924 	bl	80180e4 <ip4_addr_isbroadcast_u32>
 8016e9c:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8016e9e:	2b00      	cmp	r3, #0
 8016ea0:	d105      	bne.n	8016eae <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8016ea2:	68bb      	ldr	r3, [r7, #8]
 8016ea4:	681b      	ldr	r3, [r3, #0]
 8016ea6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8016eaa:	2be0      	cmp	r3, #224	; 0xe0
 8016eac:	d102      	bne.n	8016eb4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8016eae:	f06f 030f 	mvn.w	r3, #15
 8016eb2:	e06c      	b.n	8016f8e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8016eb4:	78fb      	ldrb	r3, [r7, #3]
 8016eb6:	68fa      	ldr	r2, [r7, #12]
 8016eb8:	4619      	mov	r1, r3
 8016eba:	68b8      	ldr	r0, [r7, #8]
 8016ebc:	f7ff fe56 	bl	8016b6c <etharp_find_entry>
 8016ec0:	4603      	mov	r3, r0
 8016ec2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8016ec4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8016ec8:	2b00      	cmp	r3, #0
 8016eca:	da02      	bge.n	8016ed2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8016ecc:	8afb      	ldrh	r3, [r7, #22]
 8016ece:	b25b      	sxtb	r3, r3
 8016ed0:	e05d      	b.n	8016f8e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8016ed2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016ed6:	4933      	ldr	r1, [pc, #204]	; (8016fa4 <etharp_update_arp_entry+0x148>)
 8016ed8:	4613      	mov	r3, r2
 8016eda:	005b      	lsls	r3, r3, #1
 8016edc:	4413      	add	r3, r2
 8016ede:	00db      	lsls	r3, r3, #3
 8016ee0:	440b      	add	r3, r1
 8016ee2:	3314      	adds	r3, #20
 8016ee4:	2202      	movs	r2, #2
 8016ee6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8016ee8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016eec:	492d      	ldr	r1, [pc, #180]	; (8016fa4 <etharp_update_arp_entry+0x148>)
 8016eee:	4613      	mov	r3, r2
 8016ef0:	005b      	lsls	r3, r3, #1
 8016ef2:	4413      	add	r3, r2
 8016ef4:	00db      	lsls	r3, r3, #3
 8016ef6:	440b      	add	r3, r1
 8016ef8:	3308      	adds	r3, #8
 8016efa:	68fa      	ldr	r2, [r7, #12]
 8016efc:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8016efe:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016f02:	4613      	mov	r3, r2
 8016f04:	005b      	lsls	r3, r3, #1
 8016f06:	4413      	add	r3, r2
 8016f08:	00db      	lsls	r3, r3, #3
 8016f0a:	3308      	adds	r3, #8
 8016f0c:	4a25      	ldr	r2, [pc, #148]	; (8016fa4 <etharp_update_arp_entry+0x148>)
 8016f0e:	4413      	add	r3, r2
 8016f10:	3304      	adds	r3, #4
 8016f12:	2206      	movs	r2, #6
 8016f14:	6879      	ldr	r1, [r7, #4]
 8016f16:	4618      	mov	r0, r3
 8016f18:	f002 ff45 	bl	8019da6 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8016f1c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016f20:	4920      	ldr	r1, [pc, #128]	; (8016fa4 <etharp_update_arp_entry+0x148>)
 8016f22:	4613      	mov	r3, r2
 8016f24:	005b      	lsls	r3, r3, #1
 8016f26:	4413      	add	r3, r2
 8016f28:	00db      	lsls	r3, r3, #3
 8016f2a:	440b      	add	r3, r1
 8016f2c:	3312      	adds	r3, #18
 8016f2e:	2200      	movs	r2, #0
 8016f30:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8016f32:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016f36:	491b      	ldr	r1, [pc, #108]	; (8016fa4 <etharp_update_arp_entry+0x148>)
 8016f38:	4613      	mov	r3, r2
 8016f3a:	005b      	lsls	r3, r3, #1
 8016f3c:	4413      	add	r3, r2
 8016f3e:	00db      	lsls	r3, r3, #3
 8016f40:	440b      	add	r3, r1
 8016f42:	681b      	ldr	r3, [r3, #0]
 8016f44:	2b00      	cmp	r3, #0
 8016f46:	d021      	beq.n	8016f8c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8016f48:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016f4c:	4915      	ldr	r1, [pc, #84]	; (8016fa4 <etharp_update_arp_entry+0x148>)
 8016f4e:	4613      	mov	r3, r2
 8016f50:	005b      	lsls	r3, r3, #1
 8016f52:	4413      	add	r3, r2
 8016f54:	00db      	lsls	r3, r3, #3
 8016f56:	440b      	add	r3, r1
 8016f58:	681b      	ldr	r3, [r3, #0]
 8016f5a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8016f5c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8016f60:	4910      	ldr	r1, [pc, #64]	; (8016fa4 <etharp_update_arp_entry+0x148>)
 8016f62:	4613      	mov	r3, r2
 8016f64:	005b      	lsls	r3, r3, #1
 8016f66:	4413      	add	r3, r2
 8016f68:	00db      	lsls	r3, r3, #3
 8016f6a:	440b      	add	r3, r1
 8016f6c:	2200      	movs	r2, #0
 8016f6e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8016f70:	68fb      	ldr	r3, [r7, #12]
 8016f72:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8016f76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8016f7a:	9300      	str	r3, [sp, #0]
 8016f7c:	687b      	ldr	r3, [r7, #4]
 8016f7e:	6939      	ldr	r1, [r7, #16]
 8016f80:	68f8      	ldr	r0, [r7, #12]
 8016f82:	f001 ffbd 	bl	8018f00 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8016f86:	6938      	ldr	r0, [r7, #16]
 8016f88:	f7f9 fe66 	bl	8010c58 <pbuf_free>
  }
  return ERR_OK;
 8016f8c:	2300      	movs	r3, #0
}
 8016f8e:	4618      	mov	r0, r3
 8016f90:	3718      	adds	r7, #24
 8016f92:	46bd      	mov	sp, r7
 8016f94:	bd80      	pop	{r7, pc}
 8016f96:	bf00      	nop
 8016f98:	0801e6f4 	.word	0x0801e6f4
 8016f9c:	0801e7ec 	.word	0x0801e7ec
 8016fa0:	0801e76c 	.word	0x0801e76c
 8016fa4:	2000710c 	.word	0x2000710c

08016fa8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8016fa8:	b580      	push	{r7, lr}
 8016faa:	b084      	sub	sp, #16
 8016fac:	af00      	add	r7, sp, #0
 8016fae:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016fb0:	2300      	movs	r3, #0
 8016fb2:	60fb      	str	r3, [r7, #12]
 8016fb4:	e01e      	b.n	8016ff4 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8016fb6:	4913      	ldr	r1, [pc, #76]	; (8017004 <etharp_cleanup_netif+0x5c>)
 8016fb8:	68fa      	ldr	r2, [r7, #12]
 8016fba:	4613      	mov	r3, r2
 8016fbc:	005b      	lsls	r3, r3, #1
 8016fbe:	4413      	add	r3, r2
 8016fc0:	00db      	lsls	r3, r3, #3
 8016fc2:	440b      	add	r3, r1
 8016fc4:	3314      	adds	r3, #20
 8016fc6:	781b      	ldrb	r3, [r3, #0]
 8016fc8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8016fca:	7afb      	ldrb	r3, [r7, #11]
 8016fcc:	2b00      	cmp	r3, #0
 8016fce:	d00e      	beq.n	8016fee <etharp_cleanup_netif+0x46>
 8016fd0:	490c      	ldr	r1, [pc, #48]	; (8017004 <etharp_cleanup_netif+0x5c>)
 8016fd2:	68fa      	ldr	r2, [r7, #12]
 8016fd4:	4613      	mov	r3, r2
 8016fd6:	005b      	lsls	r3, r3, #1
 8016fd8:	4413      	add	r3, r2
 8016fda:	00db      	lsls	r3, r3, #3
 8016fdc:	440b      	add	r3, r1
 8016fde:	3308      	adds	r3, #8
 8016fe0:	681b      	ldr	r3, [r3, #0]
 8016fe2:	687a      	ldr	r2, [r7, #4]
 8016fe4:	429a      	cmp	r2, r3
 8016fe6:	d102      	bne.n	8016fee <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8016fe8:	68f8      	ldr	r0, [r7, #12]
 8016fea:	f7ff fce5 	bl	80169b8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8016fee:	68fb      	ldr	r3, [r7, #12]
 8016ff0:	3301      	adds	r3, #1
 8016ff2:	60fb      	str	r3, [r7, #12]
 8016ff4:	68fb      	ldr	r3, [r7, #12]
 8016ff6:	2b09      	cmp	r3, #9
 8016ff8:	dddd      	ble.n	8016fb6 <etharp_cleanup_netif+0xe>
    }
  }
}
 8016ffa:	bf00      	nop
 8016ffc:	bf00      	nop
 8016ffe:	3710      	adds	r7, #16
 8017000:	46bd      	mov	sp, r7
 8017002:	bd80      	pop	{r7, pc}
 8017004:	2000710c 	.word	0x2000710c

08017008 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8017008:	b5b0      	push	{r4, r5, r7, lr}
 801700a:	b08a      	sub	sp, #40	; 0x28
 801700c:	af04      	add	r7, sp, #16
 801700e:	6078      	str	r0, [r7, #4]
 8017010:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8017012:	683b      	ldr	r3, [r7, #0]
 8017014:	2b00      	cmp	r3, #0
 8017016:	d107      	bne.n	8017028 <etharp_input+0x20>
 8017018:	4b3d      	ldr	r3, [pc, #244]	; (8017110 <etharp_input+0x108>)
 801701a:	f240 228a 	movw	r2, #650	; 0x28a
 801701e:	493d      	ldr	r1, [pc, #244]	; (8017114 <etharp_input+0x10c>)
 8017020:	483d      	ldr	r0, [pc, #244]	; (8017118 <etharp_input+0x110>)
 8017022:	f002 fcf1 	bl	8019a08 <iprintf>
 8017026:	e06f      	b.n	8017108 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8017028:	687b      	ldr	r3, [r7, #4]
 801702a:	685b      	ldr	r3, [r3, #4]
 801702c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801702e:	693b      	ldr	r3, [r7, #16]
 8017030:	881b      	ldrh	r3, [r3, #0]
 8017032:	b29b      	uxth	r3, r3
 8017034:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017038:	d10c      	bne.n	8017054 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801703a:	693b      	ldr	r3, [r7, #16]
 801703c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801703e:	2b06      	cmp	r3, #6
 8017040:	d108      	bne.n	8017054 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017042:	693b      	ldr	r3, [r7, #16]
 8017044:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8017046:	2b04      	cmp	r3, #4
 8017048:	d104      	bne.n	8017054 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801704a:	693b      	ldr	r3, [r7, #16]
 801704c:	885b      	ldrh	r3, [r3, #2]
 801704e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8017050:	2b08      	cmp	r3, #8
 8017052:	d003      	beq.n	801705c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8017054:	6878      	ldr	r0, [r7, #4]
 8017056:	f7f9 fdff 	bl	8010c58 <pbuf_free>
    return;
 801705a:	e055      	b.n	8017108 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801705c:	693b      	ldr	r3, [r7, #16]
 801705e:	330e      	adds	r3, #14
 8017060:	681b      	ldr	r3, [r3, #0]
 8017062:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8017064:	693b      	ldr	r3, [r7, #16]
 8017066:	3318      	adds	r3, #24
 8017068:	681b      	ldr	r3, [r3, #0]
 801706a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801706c:	683b      	ldr	r3, [r7, #0]
 801706e:	3304      	adds	r3, #4
 8017070:	681b      	ldr	r3, [r3, #0]
 8017072:	2b00      	cmp	r3, #0
 8017074:	d102      	bne.n	801707c <etharp_input+0x74>
    for_us = 0;
 8017076:	2300      	movs	r3, #0
 8017078:	75fb      	strb	r3, [r7, #23]
 801707a:	e009      	b.n	8017090 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801707c:	68ba      	ldr	r2, [r7, #8]
 801707e:	683b      	ldr	r3, [r7, #0]
 8017080:	3304      	adds	r3, #4
 8017082:	681b      	ldr	r3, [r3, #0]
 8017084:	429a      	cmp	r2, r3
 8017086:	bf0c      	ite	eq
 8017088:	2301      	moveq	r3, #1
 801708a:	2300      	movne	r3, #0
 801708c:	b2db      	uxtb	r3, r3
 801708e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8017090:	693b      	ldr	r3, [r7, #16]
 8017092:	f103 0208 	add.w	r2, r3, #8
 8017096:	7dfb      	ldrb	r3, [r7, #23]
 8017098:	2b00      	cmp	r3, #0
 801709a:	d001      	beq.n	80170a0 <etharp_input+0x98>
 801709c:	2301      	movs	r3, #1
 801709e:	e000      	b.n	80170a2 <etharp_input+0x9a>
 80170a0:	2302      	movs	r3, #2
 80170a2:	f107 010c 	add.w	r1, r7, #12
 80170a6:	6838      	ldr	r0, [r7, #0]
 80170a8:	f7ff fed8 	bl	8016e5c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80170ac:	693b      	ldr	r3, [r7, #16]
 80170ae:	88db      	ldrh	r3, [r3, #6]
 80170b0:	b29b      	uxth	r3, r3
 80170b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80170b6:	d003      	beq.n	80170c0 <etharp_input+0xb8>
 80170b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80170bc:	d01e      	beq.n	80170fc <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80170be:	e020      	b.n	8017102 <etharp_input+0xfa>
      if (for_us) {
 80170c0:	7dfb      	ldrb	r3, [r7, #23]
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d01c      	beq.n	8017100 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80170c6:	683b      	ldr	r3, [r7, #0]
 80170c8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80170cc:	693b      	ldr	r3, [r7, #16]
 80170ce:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80170d2:	683b      	ldr	r3, [r7, #0]
 80170d4:	f103 0526 	add.w	r5, r3, #38	; 0x26
 80170d8:	683b      	ldr	r3, [r7, #0]
 80170da:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80170dc:	693a      	ldr	r2, [r7, #16]
 80170de:	3208      	adds	r2, #8
        etharp_raw(netif,
 80170e0:	2102      	movs	r1, #2
 80170e2:	9103      	str	r1, [sp, #12]
 80170e4:	f107 010c 	add.w	r1, r7, #12
 80170e8:	9102      	str	r1, [sp, #8]
 80170ea:	9201      	str	r2, [sp, #4]
 80170ec:	9300      	str	r3, [sp, #0]
 80170ee:	462b      	mov	r3, r5
 80170f0:	4622      	mov	r2, r4
 80170f2:	4601      	mov	r1, r0
 80170f4:	6838      	ldr	r0, [r7, #0]
 80170f6:	f000 faeb 	bl	80176d0 <etharp_raw>
      break;
 80170fa:	e001      	b.n	8017100 <etharp_input+0xf8>
      break;
 80170fc:	bf00      	nop
 80170fe:	e000      	b.n	8017102 <etharp_input+0xfa>
      break;
 8017100:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8017102:	6878      	ldr	r0, [r7, #4]
 8017104:	f7f9 fda8 	bl	8010c58 <pbuf_free>
}
 8017108:	3718      	adds	r7, #24
 801710a:	46bd      	mov	sp, r7
 801710c:	bdb0      	pop	{r4, r5, r7, pc}
 801710e:	bf00      	nop
 8017110:	0801e6f4 	.word	0x0801e6f4
 8017114:	0801e844 	.word	0x0801e844
 8017118:	0801e76c 	.word	0x0801e76c

0801711c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801711c:	b580      	push	{r7, lr}
 801711e:	b086      	sub	sp, #24
 8017120:	af02      	add	r7, sp, #8
 8017122:	60f8      	str	r0, [r7, #12]
 8017124:	60b9      	str	r1, [r7, #8]
 8017126:	4613      	mov	r3, r2
 8017128:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801712a:	79fa      	ldrb	r2, [r7, #7]
 801712c:	4944      	ldr	r1, [pc, #272]	; (8017240 <etharp_output_to_arp_index+0x124>)
 801712e:	4613      	mov	r3, r2
 8017130:	005b      	lsls	r3, r3, #1
 8017132:	4413      	add	r3, r2
 8017134:	00db      	lsls	r3, r3, #3
 8017136:	440b      	add	r3, r1
 8017138:	3314      	adds	r3, #20
 801713a:	781b      	ldrb	r3, [r3, #0]
 801713c:	2b01      	cmp	r3, #1
 801713e:	d806      	bhi.n	801714e <etharp_output_to_arp_index+0x32>
 8017140:	4b40      	ldr	r3, [pc, #256]	; (8017244 <etharp_output_to_arp_index+0x128>)
 8017142:	f240 22ee 	movw	r2, #750	; 0x2ee
 8017146:	4940      	ldr	r1, [pc, #256]	; (8017248 <etharp_output_to_arp_index+0x12c>)
 8017148:	4840      	ldr	r0, [pc, #256]	; (801724c <etharp_output_to_arp_index+0x130>)
 801714a:	f002 fc5d 	bl	8019a08 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801714e:	79fa      	ldrb	r2, [r7, #7]
 8017150:	493b      	ldr	r1, [pc, #236]	; (8017240 <etharp_output_to_arp_index+0x124>)
 8017152:	4613      	mov	r3, r2
 8017154:	005b      	lsls	r3, r3, #1
 8017156:	4413      	add	r3, r2
 8017158:	00db      	lsls	r3, r3, #3
 801715a:	440b      	add	r3, r1
 801715c:	3314      	adds	r3, #20
 801715e:	781b      	ldrb	r3, [r3, #0]
 8017160:	2b02      	cmp	r3, #2
 8017162:	d153      	bne.n	801720c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8017164:	79fa      	ldrb	r2, [r7, #7]
 8017166:	4936      	ldr	r1, [pc, #216]	; (8017240 <etharp_output_to_arp_index+0x124>)
 8017168:	4613      	mov	r3, r2
 801716a:	005b      	lsls	r3, r3, #1
 801716c:	4413      	add	r3, r2
 801716e:	00db      	lsls	r3, r3, #3
 8017170:	440b      	add	r3, r1
 8017172:	3312      	adds	r3, #18
 8017174:	881b      	ldrh	r3, [r3, #0]
 8017176:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801717a:	d919      	bls.n	80171b0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801717c:	79fa      	ldrb	r2, [r7, #7]
 801717e:	4613      	mov	r3, r2
 8017180:	005b      	lsls	r3, r3, #1
 8017182:	4413      	add	r3, r2
 8017184:	00db      	lsls	r3, r3, #3
 8017186:	4a2e      	ldr	r2, [pc, #184]	; (8017240 <etharp_output_to_arp_index+0x124>)
 8017188:	4413      	add	r3, r2
 801718a:	3304      	adds	r3, #4
 801718c:	4619      	mov	r1, r3
 801718e:	68f8      	ldr	r0, [r7, #12]
 8017190:	f000 fb4c 	bl	801782c <etharp_request>
 8017194:	4603      	mov	r3, r0
 8017196:	2b00      	cmp	r3, #0
 8017198:	d138      	bne.n	801720c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801719a:	79fa      	ldrb	r2, [r7, #7]
 801719c:	4928      	ldr	r1, [pc, #160]	; (8017240 <etharp_output_to_arp_index+0x124>)
 801719e:	4613      	mov	r3, r2
 80171a0:	005b      	lsls	r3, r3, #1
 80171a2:	4413      	add	r3, r2
 80171a4:	00db      	lsls	r3, r3, #3
 80171a6:	440b      	add	r3, r1
 80171a8:	3314      	adds	r3, #20
 80171aa:	2203      	movs	r2, #3
 80171ac:	701a      	strb	r2, [r3, #0]
 80171ae:	e02d      	b.n	801720c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80171b0:	79fa      	ldrb	r2, [r7, #7]
 80171b2:	4923      	ldr	r1, [pc, #140]	; (8017240 <etharp_output_to_arp_index+0x124>)
 80171b4:	4613      	mov	r3, r2
 80171b6:	005b      	lsls	r3, r3, #1
 80171b8:	4413      	add	r3, r2
 80171ba:	00db      	lsls	r3, r3, #3
 80171bc:	440b      	add	r3, r1
 80171be:	3312      	adds	r3, #18
 80171c0:	881b      	ldrh	r3, [r3, #0]
 80171c2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80171c6:	d321      	bcc.n	801720c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80171c8:	79fa      	ldrb	r2, [r7, #7]
 80171ca:	4613      	mov	r3, r2
 80171cc:	005b      	lsls	r3, r3, #1
 80171ce:	4413      	add	r3, r2
 80171d0:	00db      	lsls	r3, r3, #3
 80171d2:	4a1b      	ldr	r2, [pc, #108]	; (8017240 <etharp_output_to_arp_index+0x124>)
 80171d4:	4413      	add	r3, r2
 80171d6:	1d19      	adds	r1, r3, #4
 80171d8:	79fa      	ldrb	r2, [r7, #7]
 80171da:	4613      	mov	r3, r2
 80171dc:	005b      	lsls	r3, r3, #1
 80171de:	4413      	add	r3, r2
 80171e0:	00db      	lsls	r3, r3, #3
 80171e2:	3308      	adds	r3, #8
 80171e4:	4a16      	ldr	r2, [pc, #88]	; (8017240 <etharp_output_to_arp_index+0x124>)
 80171e6:	4413      	add	r3, r2
 80171e8:	3304      	adds	r3, #4
 80171ea:	461a      	mov	r2, r3
 80171ec:	68f8      	ldr	r0, [r7, #12]
 80171ee:	f000 fafb 	bl	80177e8 <etharp_request_dst>
 80171f2:	4603      	mov	r3, r0
 80171f4:	2b00      	cmp	r3, #0
 80171f6:	d109      	bne.n	801720c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80171f8:	79fa      	ldrb	r2, [r7, #7]
 80171fa:	4911      	ldr	r1, [pc, #68]	; (8017240 <etharp_output_to_arp_index+0x124>)
 80171fc:	4613      	mov	r3, r2
 80171fe:	005b      	lsls	r3, r3, #1
 8017200:	4413      	add	r3, r2
 8017202:	00db      	lsls	r3, r3, #3
 8017204:	440b      	add	r3, r1
 8017206:	3314      	adds	r3, #20
 8017208:	2203      	movs	r2, #3
 801720a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801720c:	68fb      	ldr	r3, [r7, #12]
 801720e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8017212:	79fa      	ldrb	r2, [r7, #7]
 8017214:	4613      	mov	r3, r2
 8017216:	005b      	lsls	r3, r3, #1
 8017218:	4413      	add	r3, r2
 801721a:	00db      	lsls	r3, r3, #3
 801721c:	3308      	adds	r3, #8
 801721e:	4a08      	ldr	r2, [pc, #32]	; (8017240 <etharp_output_to_arp_index+0x124>)
 8017220:	4413      	add	r3, r2
 8017222:	3304      	adds	r3, #4
 8017224:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8017228:	9200      	str	r2, [sp, #0]
 801722a:	460a      	mov	r2, r1
 801722c:	68b9      	ldr	r1, [r7, #8]
 801722e:	68f8      	ldr	r0, [r7, #12]
 8017230:	f001 fe66 	bl	8018f00 <ethernet_output>
 8017234:	4603      	mov	r3, r0
}
 8017236:	4618      	mov	r0, r3
 8017238:	3710      	adds	r7, #16
 801723a:	46bd      	mov	sp, r7
 801723c:	bd80      	pop	{r7, pc}
 801723e:	bf00      	nop
 8017240:	2000710c 	.word	0x2000710c
 8017244:	0801e6f4 	.word	0x0801e6f4
 8017248:	0801e864 	.word	0x0801e864
 801724c:	0801e76c 	.word	0x0801e76c

08017250 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8017250:	b580      	push	{r7, lr}
 8017252:	b08a      	sub	sp, #40	; 0x28
 8017254:	af02      	add	r7, sp, #8
 8017256:	60f8      	str	r0, [r7, #12]
 8017258:	60b9      	str	r1, [r7, #8]
 801725a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8017260:	68fb      	ldr	r3, [r7, #12]
 8017262:	2b00      	cmp	r3, #0
 8017264:	d106      	bne.n	8017274 <etharp_output+0x24>
 8017266:	4b73      	ldr	r3, [pc, #460]	; (8017434 <etharp_output+0x1e4>)
 8017268:	f240 321e 	movw	r2, #798	; 0x31e
 801726c:	4972      	ldr	r1, [pc, #456]	; (8017438 <etharp_output+0x1e8>)
 801726e:	4873      	ldr	r0, [pc, #460]	; (801743c <etharp_output+0x1ec>)
 8017270:	f002 fbca 	bl	8019a08 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8017274:	68bb      	ldr	r3, [r7, #8]
 8017276:	2b00      	cmp	r3, #0
 8017278:	d106      	bne.n	8017288 <etharp_output+0x38>
 801727a:	4b6e      	ldr	r3, [pc, #440]	; (8017434 <etharp_output+0x1e4>)
 801727c:	f240 321f 	movw	r2, #799	; 0x31f
 8017280:	496f      	ldr	r1, [pc, #444]	; (8017440 <etharp_output+0x1f0>)
 8017282:	486e      	ldr	r0, [pc, #440]	; (801743c <etharp_output+0x1ec>)
 8017284:	f002 fbc0 	bl	8019a08 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	2b00      	cmp	r3, #0
 801728c:	d106      	bne.n	801729c <etharp_output+0x4c>
 801728e:	4b69      	ldr	r3, [pc, #420]	; (8017434 <etharp_output+0x1e4>)
 8017290:	f44f 7248 	mov.w	r2, #800	; 0x320
 8017294:	496b      	ldr	r1, [pc, #428]	; (8017444 <etharp_output+0x1f4>)
 8017296:	4869      	ldr	r0, [pc, #420]	; (801743c <etharp_output+0x1ec>)
 8017298:	f002 fbb6 	bl	8019a08 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	681b      	ldr	r3, [r3, #0]
 80172a0:	68f9      	ldr	r1, [r7, #12]
 80172a2:	4618      	mov	r0, r3
 80172a4:	f000 ff1e 	bl	80180e4 <ip4_addr_isbroadcast_u32>
 80172a8:	4603      	mov	r3, r0
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	d002      	beq.n	80172b4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80172ae:	4b66      	ldr	r3, [pc, #408]	; (8017448 <etharp_output+0x1f8>)
 80172b0:	61fb      	str	r3, [r7, #28]
 80172b2:	e0af      	b.n	8017414 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80172b4:	687b      	ldr	r3, [r7, #4]
 80172b6:	681b      	ldr	r3, [r3, #0]
 80172b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80172bc:	2be0      	cmp	r3, #224	; 0xe0
 80172be:	d118      	bne.n	80172f2 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80172c0:	2301      	movs	r3, #1
 80172c2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80172c4:	2300      	movs	r3, #0
 80172c6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80172c8:	235e      	movs	r3, #94	; 0x5e
 80172ca:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80172cc:	687b      	ldr	r3, [r7, #4]
 80172ce:	3301      	adds	r3, #1
 80172d0:	781b      	ldrb	r3, [r3, #0]
 80172d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80172d6:	b2db      	uxtb	r3, r3
 80172d8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	3302      	adds	r3, #2
 80172de:	781b      	ldrb	r3, [r3, #0]
 80172e0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	3303      	adds	r3, #3
 80172e6:	781b      	ldrb	r3, [r3, #0]
 80172e8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80172ea:	f107 0310 	add.w	r3, r7, #16
 80172ee:	61fb      	str	r3, [r7, #28]
 80172f0:	e090      	b.n	8017414 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	681a      	ldr	r2, [r3, #0]
 80172f6:	68fb      	ldr	r3, [r7, #12]
 80172f8:	3304      	adds	r3, #4
 80172fa:	681b      	ldr	r3, [r3, #0]
 80172fc:	405a      	eors	r2, r3
 80172fe:	68fb      	ldr	r3, [r7, #12]
 8017300:	3308      	adds	r3, #8
 8017302:	681b      	ldr	r3, [r3, #0]
 8017304:	4013      	ands	r3, r2
 8017306:	2b00      	cmp	r3, #0
 8017308:	d012      	beq.n	8017330 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801730a:	687b      	ldr	r3, [r7, #4]
 801730c:	681b      	ldr	r3, [r3, #0]
 801730e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8017310:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8017314:	4293      	cmp	r3, r2
 8017316:	d00b      	beq.n	8017330 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8017318:	68fb      	ldr	r3, [r7, #12]
 801731a:	330c      	adds	r3, #12
 801731c:	681b      	ldr	r3, [r3, #0]
 801731e:	2b00      	cmp	r3, #0
 8017320:	d003      	beq.n	801732a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8017322:	68fb      	ldr	r3, [r7, #12]
 8017324:	330c      	adds	r3, #12
 8017326:	61bb      	str	r3, [r7, #24]
 8017328:	e002      	b.n	8017330 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801732a:	f06f 0303 	mvn.w	r3, #3
 801732e:	e07d      	b.n	801742c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017330:	4b46      	ldr	r3, [pc, #280]	; (801744c <etharp_output+0x1fc>)
 8017332:	781b      	ldrb	r3, [r3, #0]
 8017334:	4619      	mov	r1, r3
 8017336:	4a46      	ldr	r2, [pc, #280]	; (8017450 <etharp_output+0x200>)
 8017338:	460b      	mov	r3, r1
 801733a:	005b      	lsls	r3, r3, #1
 801733c:	440b      	add	r3, r1
 801733e:	00db      	lsls	r3, r3, #3
 8017340:	4413      	add	r3, r2
 8017342:	3314      	adds	r3, #20
 8017344:	781b      	ldrb	r3, [r3, #0]
 8017346:	2b01      	cmp	r3, #1
 8017348:	d925      	bls.n	8017396 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801734a:	4b40      	ldr	r3, [pc, #256]	; (801744c <etharp_output+0x1fc>)
 801734c:	781b      	ldrb	r3, [r3, #0]
 801734e:	4619      	mov	r1, r3
 8017350:	4a3f      	ldr	r2, [pc, #252]	; (8017450 <etharp_output+0x200>)
 8017352:	460b      	mov	r3, r1
 8017354:	005b      	lsls	r3, r3, #1
 8017356:	440b      	add	r3, r1
 8017358:	00db      	lsls	r3, r3, #3
 801735a:	4413      	add	r3, r2
 801735c:	3308      	adds	r3, #8
 801735e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8017360:	68fa      	ldr	r2, [r7, #12]
 8017362:	429a      	cmp	r2, r3
 8017364:	d117      	bne.n	8017396 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8017366:	69bb      	ldr	r3, [r7, #24]
 8017368:	681a      	ldr	r2, [r3, #0]
 801736a:	4b38      	ldr	r3, [pc, #224]	; (801744c <etharp_output+0x1fc>)
 801736c:	781b      	ldrb	r3, [r3, #0]
 801736e:	4618      	mov	r0, r3
 8017370:	4937      	ldr	r1, [pc, #220]	; (8017450 <etharp_output+0x200>)
 8017372:	4603      	mov	r3, r0
 8017374:	005b      	lsls	r3, r3, #1
 8017376:	4403      	add	r3, r0
 8017378:	00db      	lsls	r3, r3, #3
 801737a:	440b      	add	r3, r1
 801737c:	3304      	adds	r3, #4
 801737e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8017380:	429a      	cmp	r2, r3
 8017382:	d108      	bne.n	8017396 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8017384:	4b31      	ldr	r3, [pc, #196]	; (801744c <etharp_output+0x1fc>)
 8017386:	781b      	ldrb	r3, [r3, #0]
 8017388:	461a      	mov	r2, r3
 801738a:	68b9      	ldr	r1, [r7, #8]
 801738c:	68f8      	ldr	r0, [r7, #12]
 801738e:	f7ff fec5 	bl	801711c <etharp_output_to_arp_index>
 8017392:	4603      	mov	r3, r0
 8017394:	e04a      	b.n	801742c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8017396:	2300      	movs	r3, #0
 8017398:	75fb      	strb	r3, [r7, #23]
 801739a:	e031      	b.n	8017400 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801739c:	7dfa      	ldrb	r2, [r7, #23]
 801739e:	492c      	ldr	r1, [pc, #176]	; (8017450 <etharp_output+0x200>)
 80173a0:	4613      	mov	r3, r2
 80173a2:	005b      	lsls	r3, r3, #1
 80173a4:	4413      	add	r3, r2
 80173a6:	00db      	lsls	r3, r3, #3
 80173a8:	440b      	add	r3, r1
 80173aa:	3314      	adds	r3, #20
 80173ac:	781b      	ldrb	r3, [r3, #0]
 80173ae:	2b01      	cmp	r3, #1
 80173b0:	d923      	bls.n	80173fa <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80173b2:	7dfa      	ldrb	r2, [r7, #23]
 80173b4:	4926      	ldr	r1, [pc, #152]	; (8017450 <etharp_output+0x200>)
 80173b6:	4613      	mov	r3, r2
 80173b8:	005b      	lsls	r3, r3, #1
 80173ba:	4413      	add	r3, r2
 80173bc:	00db      	lsls	r3, r3, #3
 80173be:	440b      	add	r3, r1
 80173c0:	3308      	adds	r3, #8
 80173c2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80173c4:	68fa      	ldr	r2, [r7, #12]
 80173c6:	429a      	cmp	r2, r3
 80173c8:	d117      	bne.n	80173fa <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80173ca:	69bb      	ldr	r3, [r7, #24]
 80173cc:	6819      	ldr	r1, [r3, #0]
 80173ce:	7dfa      	ldrb	r2, [r7, #23]
 80173d0:	481f      	ldr	r0, [pc, #124]	; (8017450 <etharp_output+0x200>)
 80173d2:	4613      	mov	r3, r2
 80173d4:	005b      	lsls	r3, r3, #1
 80173d6:	4413      	add	r3, r2
 80173d8:	00db      	lsls	r3, r3, #3
 80173da:	4403      	add	r3, r0
 80173dc:	3304      	adds	r3, #4
 80173de:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80173e0:	4299      	cmp	r1, r3
 80173e2:	d10a      	bne.n	80173fa <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80173e4:	4a19      	ldr	r2, [pc, #100]	; (801744c <etharp_output+0x1fc>)
 80173e6:	7dfb      	ldrb	r3, [r7, #23]
 80173e8:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80173ea:	7dfb      	ldrb	r3, [r7, #23]
 80173ec:	461a      	mov	r2, r3
 80173ee:	68b9      	ldr	r1, [r7, #8]
 80173f0:	68f8      	ldr	r0, [r7, #12]
 80173f2:	f7ff fe93 	bl	801711c <etharp_output_to_arp_index>
 80173f6:	4603      	mov	r3, r0
 80173f8:	e018      	b.n	801742c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80173fa:	7dfb      	ldrb	r3, [r7, #23]
 80173fc:	3301      	adds	r3, #1
 80173fe:	75fb      	strb	r3, [r7, #23]
 8017400:	7dfb      	ldrb	r3, [r7, #23]
 8017402:	2b09      	cmp	r3, #9
 8017404:	d9ca      	bls.n	801739c <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8017406:	68ba      	ldr	r2, [r7, #8]
 8017408:	69b9      	ldr	r1, [r7, #24]
 801740a:	68f8      	ldr	r0, [r7, #12]
 801740c:	f000 f822 	bl	8017454 <etharp_query>
 8017410:	4603      	mov	r3, r0
 8017412:	e00b      	b.n	801742c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8017414:	68fb      	ldr	r3, [r7, #12]
 8017416:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801741a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801741e:	9300      	str	r3, [sp, #0]
 8017420:	69fb      	ldr	r3, [r7, #28]
 8017422:	68b9      	ldr	r1, [r7, #8]
 8017424:	68f8      	ldr	r0, [r7, #12]
 8017426:	f001 fd6b 	bl	8018f00 <ethernet_output>
 801742a:	4603      	mov	r3, r0
}
 801742c:	4618      	mov	r0, r3
 801742e:	3720      	adds	r7, #32
 8017430:	46bd      	mov	sp, r7
 8017432:	bd80      	pop	{r7, pc}
 8017434:	0801e6f4 	.word	0x0801e6f4
 8017438:	0801e844 	.word	0x0801e844
 801743c:	0801e76c 	.word	0x0801e76c
 8017440:	0801e894 	.word	0x0801e894
 8017444:	0801e834 	.word	0x0801e834
 8017448:	0801eef0 	.word	0x0801eef0
 801744c:	200071fc 	.word	0x200071fc
 8017450:	2000710c 	.word	0x2000710c

08017454 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8017454:	b580      	push	{r7, lr}
 8017456:	b08c      	sub	sp, #48	; 0x30
 8017458:	af02      	add	r7, sp, #8
 801745a:	60f8      	str	r0, [r7, #12]
 801745c:	60b9      	str	r1, [r7, #8]
 801745e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8017460:	68fb      	ldr	r3, [r7, #12]
 8017462:	3326      	adds	r3, #38	; 0x26
 8017464:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8017466:	23ff      	movs	r3, #255	; 0xff
 8017468:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801746c:	2300      	movs	r3, #0
 801746e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8017470:	68bb      	ldr	r3, [r7, #8]
 8017472:	681b      	ldr	r3, [r3, #0]
 8017474:	68f9      	ldr	r1, [r7, #12]
 8017476:	4618      	mov	r0, r3
 8017478:	f000 fe34 	bl	80180e4 <ip4_addr_isbroadcast_u32>
 801747c:	4603      	mov	r3, r0
 801747e:	2b00      	cmp	r3, #0
 8017480:	d10c      	bne.n	801749c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8017482:	68bb      	ldr	r3, [r7, #8]
 8017484:	681b      	ldr	r3, [r3, #0]
 8017486:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801748a:	2be0      	cmp	r3, #224	; 0xe0
 801748c:	d006      	beq.n	801749c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801748e:	68bb      	ldr	r3, [r7, #8]
 8017490:	2b00      	cmp	r3, #0
 8017492:	d003      	beq.n	801749c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8017494:	68bb      	ldr	r3, [r7, #8]
 8017496:	681b      	ldr	r3, [r3, #0]
 8017498:	2b00      	cmp	r3, #0
 801749a:	d102      	bne.n	80174a2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801749c:	f06f 030f 	mvn.w	r3, #15
 80174a0:	e101      	b.n	80176a6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80174a2:	68fa      	ldr	r2, [r7, #12]
 80174a4:	2101      	movs	r1, #1
 80174a6:	68b8      	ldr	r0, [r7, #8]
 80174a8:	f7ff fb60 	bl	8016b6c <etharp_find_entry>
 80174ac:	4603      	mov	r3, r0
 80174ae:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80174b0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	da02      	bge.n	80174be <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80174b8:	8a7b      	ldrh	r3, [r7, #18]
 80174ba:	b25b      	sxtb	r3, r3
 80174bc:	e0f3      	b.n	80176a6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80174be:	8a7b      	ldrh	r3, [r7, #18]
 80174c0:	2b7e      	cmp	r3, #126	; 0x7e
 80174c2:	d906      	bls.n	80174d2 <etharp_query+0x7e>
 80174c4:	4b7a      	ldr	r3, [pc, #488]	; (80176b0 <etharp_query+0x25c>)
 80174c6:	f240 32c1 	movw	r2, #961	; 0x3c1
 80174ca:	497a      	ldr	r1, [pc, #488]	; (80176b4 <etharp_query+0x260>)
 80174cc:	487a      	ldr	r0, [pc, #488]	; (80176b8 <etharp_query+0x264>)
 80174ce:	f002 fa9b 	bl	8019a08 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80174d2:	8a7b      	ldrh	r3, [r7, #18]
 80174d4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80174d6:	7c7a      	ldrb	r2, [r7, #17]
 80174d8:	4978      	ldr	r1, [pc, #480]	; (80176bc <etharp_query+0x268>)
 80174da:	4613      	mov	r3, r2
 80174dc:	005b      	lsls	r3, r3, #1
 80174de:	4413      	add	r3, r2
 80174e0:	00db      	lsls	r3, r3, #3
 80174e2:	440b      	add	r3, r1
 80174e4:	3314      	adds	r3, #20
 80174e6:	781b      	ldrb	r3, [r3, #0]
 80174e8:	2b00      	cmp	r3, #0
 80174ea:	d115      	bne.n	8017518 <etharp_query+0xc4>
    is_new_entry = 1;
 80174ec:	2301      	movs	r3, #1
 80174ee:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80174f0:	7c7a      	ldrb	r2, [r7, #17]
 80174f2:	4972      	ldr	r1, [pc, #456]	; (80176bc <etharp_query+0x268>)
 80174f4:	4613      	mov	r3, r2
 80174f6:	005b      	lsls	r3, r3, #1
 80174f8:	4413      	add	r3, r2
 80174fa:	00db      	lsls	r3, r3, #3
 80174fc:	440b      	add	r3, r1
 80174fe:	3314      	adds	r3, #20
 8017500:	2201      	movs	r2, #1
 8017502:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8017504:	7c7a      	ldrb	r2, [r7, #17]
 8017506:	496d      	ldr	r1, [pc, #436]	; (80176bc <etharp_query+0x268>)
 8017508:	4613      	mov	r3, r2
 801750a:	005b      	lsls	r3, r3, #1
 801750c:	4413      	add	r3, r2
 801750e:	00db      	lsls	r3, r3, #3
 8017510:	440b      	add	r3, r1
 8017512:	3308      	adds	r3, #8
 8017514:	68fa      	ldr	r2, [r7, #12]
 8017516:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8017518:	7c7a      	ldrb	r2, [r7, #17]
 801751a:	4968      	ldr	r1, [pc, #416]	; (80176bc <etharp_query+0x268>)
 801751c:	4613      	mov	r3, r2
 801751e:	005b      	lsls	r3, r3, #1
 8017520:	4413      	add	r3, r2
 8017522:	00db      	lsls	r3, r3, #3
 8017524:	440b      	add	r3, r1
 8017526:	3314      	adds	r3, #20
 8017528:	781b      	ldrb	r3, [r3, #0]
 801752a:	2b01      	cmp	r3, #1
 801752c:	d011      	beq.n	8017552 <etharp_query+0xfe>
 801752e:	7c7a      	ldrb	r2, [r7, #17]
 8017530:	4962      	ldr	r1, [pc, #392]	; (80176bc <etharp_query+0x268>)
 8017532:	4613      	mov	r3, r2
 8017534:	005b      	lsls	r3, r3, #1
 8017536:	4413      	add	r3, r2
 8017538:	00db      	lsls	r3, r3, #3
 801753a:	440b      	add	r3, r1
 801753c:	3314      	adds	r3, #20
 801753e:	781b      	ldrb	r3, [r3, #0]
 8017540:	2b01      	cmp	r3, #1
 8017542:	d806      	bhi.n	8017552 <etharp_query+0xfe>
 8017544:	4b5a      	ldr	r3, [pc, #360]	; (80176b0 <etharp_query+0x25c>)
 8017546:	f240 32cd 	movw	r2, #973	; 0x3cd
 801754a:	495d      	ldr	r1, [pc, #372]	; (80176c0 <etharp_query+0x26c>)
 801754c:	485a      	ldr	r0, [pc, #360]	; (80176b8 <etharp_query+0x264>)
 801754e:	f002 fa5b 	bl	8019a08 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8017552:	6a3b      	ldr	r3, [r7, #32]
 8017554:	2b00      	cmp	r3, #0
 8017556:	d102      	bne.n	801755e <etharp_query+0x10a>
 8017558:	687b      	ldr	r3, [r7, #4]
 801755a:	2b00      	cmp	r3, #0
 801755c:	d10c      	bne.n	8017578 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801755e:	68b9      	ldr	r1, [r7, #8]
 8017560:	68f8      	ldr	r0, [r7, #12]
 8017562:	f000 f963 	bl	801782c <etharp_request>
 8017566:	4603      	mov	r3, r0
 8017568:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	2b00      	cmp	r3, #0
 8017570:	d102      	bne.n	8017578 <etharp_query+0x124>
      return result;
 8017572:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8017576:	e096      	b.n	80176a6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	2b00      	cmp	r3, #0
 801757c:	d106      	bne.n	801758c <etharp_query+0x138>
 801757e:	4b4c      	ldr	r3, [pc, #304]	; (80176b0 <etharp_query+0x25c>)
 8017580:	f240 32e1 	movw	r2, #993	; 0x3e1
 8017584:	494f      	ldr	r1, [pc, #316]	; (80176c4 <etharp_query+0x270>)
 8017586:	484c      	ldr	r0, [pc, #304]	; (80176b8 <etharp_query+0x264>)
 8017588:	f002 fa3e 	bl	8019a08 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801758c:	7c7a      	ldrb	r2, [r7, #17]
 801758e:	494b      	ldr	r1, [pc, #300]	; (80176bc <etharp_query+0x268>)
 8017590:	4613      	mov	r3, r2
 8017592:	005b      	lsls	r3, r3, #1
 8017594:	4413      	add	r3, r2
 8017596:	00db      	lsls	r3, r3, #3
 8017598:	440b      	add	r3, r1
 801759a:	3314      	adds	r3, #20
 801759c:	781b      	ldrb	r3, [r3, #0]
 801759e:	2b01      	cmp	r3, #1
 80175a0:	d917      	bls.n	80175d2 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80175a2:	4a49      	ldr	r2, [pc, #292]	; (80176c8 <etharp_query+0x274>)
 80175a4:	7c7b      	ldrb	r3, [r7, #17]
 80175a6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80175a8:	7c7a      	ldrb	r2, [r7, #17]
 80175aa:	4613      	mov	r3, r2
 80175ac:	005b      	lsls	r3, r3, #1
 80175ae:	4413      	add	r3, r2
 80175b0:	00db      	lsls	r3, r3, #3
 80175b2:	3308      	adds	r3, #8
 80175b4:	4a41      	ldr	r2, [pc, #260]	; (80176bc <etharp_query+0x268>)
 80175b6:	4413      	add	r3, r2
 80175b8:	3304      	adds	r3, #4
 80175ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80175be:	9200      	str	r2, [sp, #0]
 80175c0:	697a      	ldr	r2, [r7, #20]
 80175c2:	6879      	ldr	r1, [r7, #4]
 80175c4:	68f8      	ldr	r0, [r7, #12]
 80175c6:	f001 fc9b 	bl	8018f00 <ethernet_output>
 80175ca:	4603      	mov	r3, r0
 80175cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80175d0:	e067      	b.n	80176a2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80175d2:	7c7a      	ldrb	r2, [r7, #17]
 80175d4:	4939      	ldr	r1, [pc, #228]	; (80176bc <etharp_query+0x268>)
 80175d6:	4613      	mov	r3, r2
 80175d8:	005b      	lsls	r3, r3, #1
 80175da:	4413      	add	r3, r2
 80175dc:	00db      	lsls	r3, r3, #3
 80175de:	440b      	add	r3, r1
 80175e0:	3314      	adds	r3, #20
 80175e2:	781b      	ldrb	r3, [r3, #0]
 80175e4:	2b01      	cmp	r3, #1
 80175e6:	d15c      	bne.n	80176a2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80175e8:	2300      	movs	r3, #0
 80175ea:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80175ec:	687b      	ldr	r3, [r7, #4]
 80175ee:	61fb      	str	r3, [r7, #28]
    while (p) {
 80175f0:	e01c      	b.n	801762c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80175f2:	69fb      	ldr	r3, [r7, #28]
 80175f4:	895a      	ldrh	r2, [r3, #10]
 80175f6:	69fb      	ldr	r3, [r7, #28]
 80175f8:	891b      	ldrh	r3, [r3, #8]
 80175fa:	429a      	cmp	r2, r3
 80175fc:	d10a      	bne.n	8017614 <etharp_query+0x1c0>
 80175fe:	69fb      	ldr	r3, [r7, #28]
 8017600:	681b      	ldr	r3, [r3, #0]
 8017602:	2b00      	cmp	r3, #0
 8017604:	d006      	beq.n	8017614 <etharp_query+0x1c0>
 8017606:	4b2a      	ldr	r3, [pc, #168]	; (80176b0 <etharp_query+0x25c>)
 8017608:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801760c:	492f      	ldr	r1, [pc, #188]	; (80176cc <etharp_query+0x278>)
 801760e:	482a      	ldr	r0, [pc, #168]	; (80176b8 <etharp_query+0x264>)
 8017610:	f002 f9fa 	bl	8019a08 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8017614:	69fb      	ldr	r3, [r7, #28]
 8017616:	7b1b      	ldrb	r3, [r3, #12]
 8017618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801761c:	2b00      	cmp	r3, #0
 801761e:	d002      	beq.n	8017626 <etharp_query+0x1d2>
        copy_needed = 1;
 8017620:	2301      	movs	r3, #1
 8017622:	61bb      	str	r3, [r7, #24]
        break;
 8017624:	e005      	b.n	8017632 <etharp_query+0x1de>
      }
      p = p->next;
 8017626:	69fb      	ldr	r3, [r7, #28]
 8017628:	681b      	ldr	r3, [r3, #0]
 801762a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801762c:	69fb      	ldr	r3, [r7, #28]
 801762e:	2b00      	cmp	r3, #0
 8017630:	d1df      	bne.n	80175f2 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8017632:	69bb      	ldr	r3, [r7, #24]
 8017634:	2b00      	cmp	r3, #0
 8017636:	d007      	beq.n	8017648 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8017638:	687a      	ldr	r2, [r7, #4]
 801763a:	f44f 7120 	mov.w	r1, #640	; 0x280
 801763e:	200e      	movs	r0, #14
 8017640:	f7f9 fd66 	bl	8011110 <pbuf_clone>
 8017644:	61f8      	str	r0, [r7, #28]
 8017646:	e004      	b.n	8017652 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801764c:	69f8      	ldr	r0, [r7, #28]
 801764e:	f7f9 fba3 	bl	8010d98 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8017652:	69fb      	ldr	r3, [r7, #28]
 8017654:	2b00      	cmp	r3, #0
 8017656:	d021      	beq.n	801769c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8017658:	7c7a      	ldrb	r2, [r7, #17]
 801765a:	4918      	ldr	r1, [pc, #96]	; (80176bc <etharp_query+0x268>)
 801765c:	4613      	mov	r3, r2
 801765e:	005b      	lsls	r3, r3, #1
 8017660:	4413      	add	r3, r2
 8017662:	00db      	lsls	r3, r3, #3
 8017664:	440b      	add	r3, r1
 8017666:	681b      	ldr	r3, [r3, #0]
 8017668:	2b00      	cmp	r3, #0
 801766a:	d00a      	beq.n	8017682 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801766c:	7c7a      	ldrb	r2, [r7, #17]
 801766e:	4913      	ldr	r1, [pc, #76]	; (80176bc <etharp_query+0x268>)
 8017670:	4613      	mov	r3, r2
 8017672:	005b      	lsls	r3, r3, #1
 8017674:	4413      	add	r3, r2
 8017676:	00db      	lsls	r3, r3, #3
 8017678:	440b      	add	r3, r1
 801767a:	681b      	ldr	r3, [r3, #0]
 801767c:	4618      	mov	r0, r3
 801767e:	f7f9 faeb 	bl	8010c58 <pbuf_free>
      }
      arp_table[i].q = p;
 8017682:	7c7a      	ldrb	r2, [r7, #17]
 8017684:	490d      	ldr	r1, [pc, #52]	; (80176bc <etharp_query+0x268>)
 8017686:	4613      	mov	r3, r2
 8017688:	005b      	lsls	r3, r3, #1
 801768a:	4413      	add	r3, r2
 801768c:	00db      	lsls	r3, r3, #3
 801768e:	440b      	add	r3, r1
 8017690:	69fa      	ldr	r2, [r7, #28]
 8017692:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8017694:	2300      	movs	r3, #0
 8017696:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801769a:	e002      	b.n	80176a2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801769c:	23ff      	movs	r3, #255	; 0xff
 801769e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80176a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80176a6:	4618      	mov	r0, r3
 80176a8:	3728      	adds	r7, #40	; 0x28
 80176aa:	46bd      	mov	sp, r7
 80176ac:	bd80      	pop	{r7, pc}
 80176ae:	bf00      	nop
 80176b0:	0801e6f4 	.word	0x0801e6f4
 80176b4:	0801e8a0 	.word	0x0801e8a0
 80176b8:	0801e76c 	.word	0x0801e76c
 80176bc:	2000710c 	.word	0x2000710c
 80176c0:	0801e8b0 	.word	0x0801e8b0
 80176c4:	0801e894 	.word	0x0801e894
 80176c8:	200071fc 	.word	0x200071fc
 80176cc:	0801e8d8 	.word	0x0801e8d8

080176d0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80176d0:	b580      	push	{r7, lr}
 80176d2:	b08a      	sub	sp, #40	; 0x28
 80176d4:	af02      	add	r7, sp, #8
 80176d6:	60f8      	str	r0, [r7, #12]
 80176d8:	60b9      	str	r1, [r7, #8]
 80176da:	607a      	str	r2, [r7, #4]
 80176dc:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80176de:	2300      	movs	r3, #0
 80176e0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80176e2:	68fb      	ldr	r3, [r7, #12]
 80176e4:	2b00      	cmp	r3, #0
 80176e6:	d106      	bne.n	80176f6 <etharp_raw+0x26>
 80176e8:	4b3a      	ldr	r3, [pc, #232]	; (80177d4 <etharp_raw+0x104>)
 80176ea:	f240 4257 	movw	r2, #1111	; 0x457
 80176ee:	493a      	ldr	r1, [pc, #232]	; (80177d8 <etharp_raw+0x108>)
 80176f0:	483a      	ldr	r0, [pc, #232]	; (80177dc <etharp_raw+0x10c>)
 80176f2:	f002 f989 	bl	8019a08 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80176f6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80176fa:	211c      	movs	r1, #28
 80176fc:	200e      	movs	r0, #14
 80176fe:	f7f8 ffc7 	bl	8010690 <pbuf_alloc>
 8017702:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8017704:	69bb      	ldr	r3, [r7, #24]
 8017706:	2b00      	cmp	r3, #0
 8017708:	d102      	bne.n	8017710 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801770a:	f04f 33ff 	mov.w	r3, #4294967295
 801770e:	e05d      	b.n	80177cc <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8017710:	69bb      	ldr	r3, [r7, #24]
 8017712:	895b      	ldrh	r3, [r3, #10]
 8017714:	2b1b      	cmp	r3, #27
 8017716:	d806      	bhi.n	8017726 <etharp_raw+0x56>
 8017718:	4b2e      	ldr	r3, [pc, #184]	; (80177d4 <etharp_raw+0x104>)
 801771a:	f240 4262 	movw	r2, #1122	; 0x462
 801771e:	4930      	ldr	r1, [pc, #192]	; (80177e0 <etharp_raw+0x110>)
 8017720:	482e      	ldr	r0, [pc, #184]	; (80177dc <etharp_raw+0x10c>)
 8017722:	f002 f971 	bl	8019a08 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8017726:	69bb      	ldr	r3, [r7, #24]
 8017728:	685b      	ldr	r3, [r3, #4]
 801772a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801772c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801772e:	4618      	mov	r0, r3
 8017730:	f7f7 feae 	bl	800f490 <lwip_htons>
 8017734:	4603      	mov	r3, r0
 8017736:	461a      	mov	r2, r3
 8017738:	697b      	ldr	r3, [r7, #20]
 801773a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801773c:	68fb      	ldr	r3, [r7, #12]
 801773e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8017742:	2b06      	cmp	r3, #6
 8017744:	d006      	beq.n	8017754 <etharp_raw+0x84>
 8017746:	4b23      	ldr	r3, [pc, #140]	; (80177d4 <etharp_raw+0x104>)
 8017748:	f240 4269 	movw	r2, #1129	; 0x469
 801774c:	4925      	ldr	r1, [pc, #148]	; (80177e4 <etharp_raw+0x114>)
 801774e:	4823      	ldr	r0, [pc, #140]	; (80177dc <etharp_raw+0x10c>)
 8017750:	f002 f95a 	bl	8019a08 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8017754:	697b      	ldr	r3, [r7, #20]
 8017756:	3308      	adds	r3, #8
 8017758:	2206      	movs	r2, #6
 801775a:	6839      	ldr	r1, [r7, #0]
 801775c:	4618      	mov	r0, r3
 801775e:	f002 fb22 	bl	8019da6 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8017762:	697b      	ldr	r3, [r7, #20]
 8017764:	3312      	adds	r3, #18
 8017766:	2206      	movs	r2, #6
 8017768:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801776a:	4618      	mov	r0, r3
 801776c:	f002 fb1b 	bl	8019da6 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8017770:	697b      	ldr	r3, [r7, #20]
 8017772:	330e      	adds	r3, #14
 8017774:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017776:	6812      	ldr	r2, [r2, #0]
 8017778:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801777a:	697b      	ldr	r3, [r7, #20]
 801777c:	3318      	adds	r3, #24
 801777e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017780:	6812      	ldr	r2, [r2, #0]
 8017782:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8017784:	697b      	ldr	r3, [r7, #20]
 8017786:	2200      	movs	r2, #0
 8017788:	701a      	strb	r2, [r3, #0]
 801778a:	2200      	movs	r2, #0
 801778c:	f042 0201 	orr.w	r2, r2, #1
 8017790:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8017792:	697b      	ldr	r3, [r7, #20]
 8017794:	2200      	movs	r2, #0
 8017796:	f042 0208 	orr.w	r2, r2, #8
 801779a:	709a      	strb	r2, [r3, #2]
 801779c:	2200      	movs	r2, #0
 801779e:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80177a0:	697b      	ldr	r3, [r7, #20]
 80177a2:	2206      	movs	r2, #6
 80177a4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80177a6:	697b      	ldr	r3, [r7, #20]
 80177a8:	2204      	movs	r2, #4
 80177aa:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80177ac:	f640 0306 	movw	r3, #2054	; 0x806
 80177b0:	9300      	str	r3, [sp, #0]
 80177b2:	687b      	ldr	r3, [r7, #4]
 80177b4:	68ba      	ldr	r2, [r7, #8]
 80177b6:	69b9      	ldr	r1, [r7, #24]
 80177b8:	68f8      	ldr	r0, [r7, #12]
 80177ba:	f001 fba1 	bl	8018f00 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80177be:	69b8      	ldr	r0, [r7, #24]
 80177c0:	f7f9 fa4a 	bl	8010c58 <pbuf_free>
  p = NULL;
 80177c4:	2300      	movs	r3, #0
 80177c6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80177c8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80177cc:	4618      	mov	r0, r3
 80177ce:	3720      	adds	r7, #32
 80177d0:	46bd      	mov	sp, r7
 80177d2:	bd80      	pop	{r7, pc}
 80177d4:	0801e6f4 	.word	0x0801e6f4
 80177d8:	0801e844 	.word	0x0801e844
 80177dc:	0801e76c 	.word	0x0801e76c
 80177e0:	0801e8f4 	.word	0x0801e8f4
 80177e4:	0801e928 	.word	0x0801e928

080177e8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80177e8:	b580      	push	{r7, lr}
 80177ea:	b088      	sub	sp, #32
 80177ec:	af04      	add	r7, sp, #16
 80177ee:	60f8      	str	r0, [r7, #12]
 80177f0:	60b9      	str	r1, [r7, #8]
 80177f2:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80177f4:	68fb      	ldr	r3, [r7, #12]
 80177f6:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80177fa:	68fb      	ldr	r3, [r7, #12]
 80177fc:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8017800:	68fb      	ldr	r3, [r7, #12]
 8017802:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8017804:	2201      	movs	r2, #1
 8017806:	9203      	str	r2, [sp, #12]
 8017808:	68ba      	ldr	r2, [r7, #8]
 801780a:	9202      	str	r2, [sp, #8]
 801780c:	4a06      	ldr	r2, [pc, #24]	; (8017828 <etharp_request_dst+0x40>)
 801780e:	9201      	str	r2, [sp, #4]
 8017810:	9300      	str	r3, [sp, #0]
 8017812:	4603      	mov	r3, r0
 8017814:	687a      	ldr	r2, [r7, #4]
 8017816:	68f8      	ldr	r0, [r7, #12]
 8017818:	f7ff ff5a 	bl	80176d0 <etharp_raw>
 801781c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801781e:	4618      	mov	r0, r3
 8017820:	3710      	adds	r7, #16
 8017822:	46bd      	mov	sp, r7
 8017824:	bd80      	pop	{r7, pc}
 8017826:	bf00      	nop
 8017828:	0801eef8 	.word	0x0801eef8

0801782c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801782c:	b580      	push	{r7, lr}
 801782e:	b082      	sub	sp, #8
 8017830:	af00      	add	r7, sp, #0
 8017832:	6078      	str	r0, [r7, #4]
 8017834:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8017836:	4a05      	ldr	r2, [pc, #20]	; (801784c <etharp_request+0x20>)
 8017838:	6839      	ldr	r1, [r7, #0]
 801783a:	6878      	ldr	r0, [r7, #4]
 801783c:	f7ff ffd4 	bl	80177e8 <etharp_request_dst>
 8017840:	4603      	mov	r3, r0
}
 8017842:	4618      	mov	r0, r3
 8017844:	3708      	adds	r7, #8
 8017846:	46bd      	mov	sp, r7
 8017848:	bd80      	pop	{r7, pc}
 801784a:	bf00      	nop
 801784c:	0801eef0 	.word	0x0801eef0

08017850 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8017850:	b580      	push	{r7, lr}
 8017852:	b08e      	sub	sp, #56	; 0x38
 8017854:	af04      	add	r7, sp, #16
 8017856:	6078      	str	r0, [r7, #4]
 8017858:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801785a:	4b87      	ldr	r3, [pc, #540]	; (8017a78 <icmp_input+0x228>)
 801785c:	689b      	ldr	r3, [r3, #8]
 801785e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8017860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017862:	781b      	ldrb	r3, [r3, #0]
 8017864:	f003 030f 	and.w	r3, r3, #15
 8017868:	b2db      	uxtb	r3, r3
 801786a:	009b      	lsls	r3, r3, #2
 801786c:	b2db      	uxtb	r3, r3
 801786e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8017870:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017872:	2b13      	cmp	r3, #19
 8017874:	f240 80e8 	bls.w	8017a48 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8017878:	687b      	ldr	r3, [r7, #4]
 801787a:	895b      	ldrh	r3, [r3, #10]
 801787c:	2b03      	cmp	r3, #3
 801787e:	f240 80e5 	bls.w	8017a4c <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8017882:	687b      	ldr	r3, [r7, #4]
 8017884:	685b      	ldr	r3, [r3, #4]
 8017886:	781b      	ldrb	r3, [r3, #0]
 8017888:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801788c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8017890:	2b00      	cmp	r3, #0
 8017892:	f000 80d2 	beq.w	8017a3a <icmp_input+0x1ea>
 8017896:	2b08      	cmp	r3, #8
 8017898:	f040 80d2 	bne.w	8017a40 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801789c:	4b77      	ldr	r3, [pc, #476]	; (8017a7c <icmp_input+0x22c>)
 801789e:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80178a0:	4b75      	ldr	r3, [pc, #468]	; (8017a78 <icmp_input+0x228>)
 80178a2:	695b      	ldr	r3, [r3, #20]
 80178a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80178a8:	2be0      	cmp	r3, #224	; 0xe0
 80178aa:	f000 80d6 	beq.w	8017a5a <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80178ae:	4b72      	ldr	r3, [pc, #456]	; (8017a78 <icmp_input+0x228>)
 80178b0:	695b      	ldr	r3, [r3, #20]
 80178b2:	4a71      	ldr	r2, [pc, #452]	; (8017a78 <icmp_input+0x228>)
 80178b4:	6812      	ldr	r2, [r2, #0]
 80178b6:	4611      	mov	r1, r2
 80178b8:	4618      	mov	r0, r3
 80178ba:	f000 fc13 	bl	80180e4 <ip4_addr_isbroadcast_u32>
 80178be:	4603      	mov	r3, r0
 80178c0:	2b00      	cmp	r3, #0
 80178c2:	f040 80cc 	bne.w	8017a5e <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80178c6:	687b      	ldr	r3, [r7, #4]
 80178c8:	891b      	ldrh	r3, [r3, #8]
 80178ca:	2b07      	cmp	r3, #7
 80178cc:	f240 80c0 	bls.w	8017a50 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 80178d0:	6878      	ldr	r0, [r7, #4]
 80178d2:	f7f7 fe7a 	bl	800f5ca <inet_chksum_pbuf>
 80178d6:	4603      	mov	r3, r0
 80178d8:	2b00      	cmp	r3, #0
 80178da:	d003      	beq.n	80178e4 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 80178dc:	6878      	ldr	r0, [r7, #4]
 80178de:	f7f9 f9bb 	bl	8010c58 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 80178e2:	e0c5      	b.n	8017a70 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80178e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80178e6:	330e      	adds	r3, #14
 80178e8:	4619      	mov	r1, r3
 80178ea:	6878      	ldr	r0, [r7, #4]
 80178ec:	f7f9 f91e 	bl	8010b2c <pbuf_add_header>
 80178f0:	4603      	mov	r3, r0
 80178f2:	2b00      	cmp	r3, #0
 80178f4:	d04b      	beq.n	801798e <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80178f6:	687b      	ldr	r3, [r7, #4]
 80178f8:	891a      	ldrh	r2, [r3, #8]
 80178fa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80178fc:	4413      	add	r3, r2
 80178fe:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8017900:	687b      	ldr	r3, [r7, #4]
 8017902:	891b      	ldrh	r3, [r3, #8]
 8017904:	8b7a      	ldrh	r2, [r7, #26]
 8017906:	429a      	cmp	r2, r3
 8017908:	f0c0 80ab 	bcc.w	8017a62 <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801790c:	8b7b      	ldrh	r3, [r7, #26]
 801790e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017912:	4619      	mov	r1, r3
 8017914:	200e      	movs	r0, #14
 8017916:	f7f8 febb 	bl	8010690 <pbuf_alloc>
 801791a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801791c:	697b      	ldr	r3, [r7, #20]
 801791e:	2b00      	cmp	r3, #0
 8017920:	f000 80a1 	beq.w	8017a66 <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8017924:	697b      	ldr	r3, [r7, #20]
 8017926:	895b      	ldrh	r3, [r3, #10]
 8017928:	461a      	mov	r2, r3
 801792a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801792c:	3308      	adds	r3, #8
 801792e:	429a      	cmp	r2, r3
 8017930:	d203      	bcs.n	801793a <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8017932:	6978      	ldr	r0, [r7, #20]
 8017934:	f7f9 f990 	bl	8010c58 <pbuf_free>
          goto icmperr;
 8017938:	e096      	b.n	8017a68 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801793a:	697b      	ldr	r3, [r7, #20]
 801793c:	685b      	ldr	r3, [r3, #4]
 801793e:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8017940:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8017942:	4618      	mov	r0, r3
 8017944:	f002 fa2f 	bl	8019da6 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8017948:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801794a:	4619      	mov	r1, r3
 801794c:	6978      	ldr	r0, [r7, #20]
 801794e:	f7f9 f8fd 	bl	8010b4c <pbuf_remove_header>
 8017952:	4603      	mov	r3, r0
 8017954:	2b00      	cmp	r3, #0
 8017956:	d009      	beq.n	801796c <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8017958:	4b49      	ldr	r3, [pc, #292]	; (8017a80 <icmp_input+0x230>)
 801795a:	22b6      	movs	r2, #182	; 0xb6
 801795c:	4949      	ldr	r1, [pc, #292]	; (8017a84 <icmp_input+0x234>)
 801795e:	484a      	ldr	r0, [pc, #296]	; (8017a88 <icmp_input+0x238>)
 8017960:	f002 f852 	bl	8019a08 <iprintf>
          pbuf_free(r);
 8017964:	6978      	ldr	r0, [r7, #20]
 8017966:	f7f9 f977 	bl	8010c58 <pbuf_free>
          goto icmperr;
 801796a:	e07d      	b.n	8017a68 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801796c:	6879      	ldr	r1, [r7, #4]
 801796e:	6978      	ldr	r0, [r7, #20]
 8017970:	f7f9 fa8a 	bl	8010e88 <pbuf_copy>
 8017974:	4603      	mov	r3, r0
 8017976:	2b00      	cmp	r3, #0
 8017978:	d003      	beq.n	8017982 <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801797a:	6978      	ldr	r0, [r7, #20]
 801797c:	f7f9 f96c 	bl	8010c58 <pbuf_free>
          goto icmperr;
 8017980:	e072      	b.n	8017a68 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 8017982:	6878      	ldr	r0, [r7, #4]
 8017984:	f7f9 f968 	bl	8010c58 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8017988:	697b      	ldr	r3, [r7, #20]
 801798a:	607b      	str	r3, [r7, #4]
 801798c:	e00f      	b.n	80179ae <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801798e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8017990:	330e      	adds	r3, #14
 8017992:	4619      	mov	r1, r3
 8017994:	6878      	ldr	r0, [r7, #4]
 8017996:	f7f9 f8d9 	bl	8010b4c <pbuf_remove_header>
 801799a:	4603      	mov	r3, r0
 801799c:	2b00      	cmp	r3, #0
 801799e:	d006      	beq.n	80179ae <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 80179a0:	4b37      	ldr	r3, [pc, #220]	; (8017a80 <icmp_input+0x230>)
 80179a2:	22c7      	movs	r2, #199	; 0xc7
 80179a4:	4939      	ldr	r1, [pc, #228]	; (8017a8c <icmp_input+0x23c>)
 80179a6:	4838      	ldr	r0, [pc, #224]	; (8017a88 <icmp_input+0x238>)
 80179a8:	f002 f82e 	bl	8019a08 <iprintf>
          goto icmperr;
 80179ac:	e05c      	b.n	8017a68 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	685b      	ldr	r3, [r3, #4]
 80179b2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 80179b4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80179b6:	4619      	mov	r1, r3
 80179b8:	6878      	ldr	r0, [r7, #4]
 80179ba:	f7f9 f8b7 	bl	8010b2c <pbuf_add_header>
 80179be:	4603      	mov	r3, r0
 80179c0:	2b00      	cmp	r3, #0
 80179c2:	d13c      	bne.n	8017a3e <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80179c4:	687b      	ldr	r3, [r7, #4]
 80179c6:	685b      	ldr	r3, [r3, #4]
 80179c8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80179ca:	69fb      	ldr	r3, [r7, #28]
 80179cc:	681a      	ldr	r2, [r3, #0]
 80179ce:	68fb      	ldr	r3, [r7, #12]
 80179d0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80179d2:	4b29      	ldr	r3, [pc, #164]	; (8017a78 <icmp_input+0x228>)
 80179d4:	691a      	ldr	r2, [r3, #16]
 80179d6:	68fb      	ldr	r3, [r7, #12]
 80179d8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80179da:	693b      	ldr	r3, [r7, #16]
 80179dc:	2200      	movs	r2, #0
 80179de:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80179e0:	693b      	ldr	r3, [r7, #16]
 80179e2:	885b      	ldrh	r3, [r3, #2]
 80179e4:	b29b      	uxth	r3, r3
 80179e6:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 80179ea:	4293      	cmp	r3, r2
 80179ec:	d907      	bls.n	80179fe <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 80179ee:	693b      	ldr	r3, [r7, #16]
 80179f0:	885b      	ldrh	r3, [r3, #2]
 80179f2:	b29b      	uxth	r3, r3
 80179f4:	3309      	adds	r3, #9
 80179f6:	b29a      	uxth	r2, r3
 80179f8:	693b      	ldr	r3, [r7, #16]
 80179fa:	805a      	strh	r2, [r3, #2]
 80179fc:	e006      	b.n	8017a0c <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 80179fe:	693b      	ldr	r3, [r7, #16]
 8017a00:	885b      	ldrh	r3, [r3, #2]
 8017a02:	b29b      	uxth	r3, r3
 8017a04:	3308      	adds	r3, #8
 8017a06:	b29a      	uxth	r2, r3
 8017a08:	693b      	ldr	r3, [r7, #16]
 8017a0a:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8017a0c:	68fb      	ldr	r3, [r7, #12]
 8017a0e:	22ff      	movs	r2, #255	; 0xff
 8017a10:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8017a12:	68fb      	ldr	r3, [r7, #12]
 8017a14:	2200      	movs	r2, #0
 8017a16:	729a      	strb	r2, [r3, #10]
 8017a18:	2200      	movs	r2, #0
 8017a1a:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8017a1c:	683b      	ldr	r3, [r7, #0]
 8017a1e:	9302      	str	r3, [sp, #8]
 8017a20:	2301      	movs	r3, #1
 8017a22:	9301      	str	r3, [sp, #4]
 8017a24:	2300      	movs	r3, #0
 8017a26:	9300      	str	r3, [sp, #0]
 8017a28:	23ff      	movs	r3, #255	; 0xff
 8017a2a:	2200      	movs	r2, #0
 8017a2c:	69f9      	ldr	r1, [r7, #28]
 8017a2e:	6878      	ldr	r0, [r7, #4]
 8017a30:	f000 fa80 	bl	8017f34 <ip4_output_if>
 8017a34:	4603      	mov	r3, r0
 8017a36:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8017a38:	e001      	b.n	8017a3e <icmp_input+0x1ee>
      break;
 8017a3a:	bf00      	nop
 8017a3c:	e000      	b.n	8017a40 <icmp_input+0x1f0>
      break;
 8017a3e:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8017a40:	6878      	ldr	r0, [r7, #4]
 8017a42:	f7f9 f909 	bl	8010c58 <pbuf_free>
  return;
 8017a46:	e013      	b.n	8017a70 <icmp_input+0x220>
    goto lenerr;
 8017a48:	bf00      	nop
 8017a4a:	e002      	b.n	8017a52 <icmp_input+0x202>
    goto lenerr;
 8017a4c:	bf00      	nop
 8017a4e:	e000      	b.n	8017a52 <icmp_input+0x202>
        goto lenerr;
 8017a50:	bf00      	nop
lenerr:
  pbuf_free(p);
 8017a52:	6878      	ldr	r0, [r7, #4]
 8017a54:	f7f9 f900 	bl	8010c58 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8017a58:	e00a      	b.n	8017a70 <icmp_input+0x220>
        goto icmperr;
 8017a5a:	bf00      	nop
 8017a5c:	e004      	b.n	8017a68 <icmp_input+0x218>
        goto icmperr;
 8017a5e:	bf00      	nop
 8017a60:	e002      	b.n	8017a68 <icmp_input+0x218>
          goto icmperr;
 8017a62:	bf00      	nop
 8017a64:	e000      	b.n	8017a68 <icmp_input+0x218>
          goto icmperr;
 8017a66:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8017a68:	6878      	ldr	r0, [r7, #4]
 8017a6a:	f7f9 f8f5 	bl	8010c58 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8017a6e:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8017a70:	3728      	adds	r7, #40	; 0x28
 8017a72:	46bd      	mov	sp, r7
 8017a74:	bd80      	pop	{r7, pc}
 8017a76:	bf00      	nop
 8017a78:	200007d0 	.word	0x200007d0
 8017a7c:	200007e4 	.word	0x200007e4
 8017a80:	0801e96c 	.word	0x0801e96c
 8017a84:	0801e9a4 	.word	0x0801e9a4
 8017a88:	0801e9dc 	.word	0x0801e9dc
 8017a8c:	0801ea04 	.word	0x0801ea04

08017a90 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8017a90:	b580      	push	{r7, lr}
 8017a92:	b082      	sub	sp, #8
 8017a94:	af00      	add	r7, sp, #0
 8017a96:	6078      	str	r0, [r7, #4]
 8017a98:	460b      	mov	r3, r1
 8017a9a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8017a9c:	78fb      	ldrb	r3, [r7, #3]
 8017a9e:	461a      	mov	r2, r3
 8017aa0:	2103      	movs	r1, #3
 8017aa2:	6878      	ldr	r0, [r7, #4]
 8017aa4:	f000 f814 	bl	8017ad0 <icmp_send_response>
}
 8017aa8:	bf00      	nop
 8017aaa:	3708      	adds	r7, #8
 8017aac:	46bd      	mov	sp, r7
 8017aae:	bd80      	pop	{r7, pc}

08017ab0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8017ab0:	b580      	push	{r7, lr}
 8017ab2:	b082      	sub	sp, #8
 8017ab4:	af00      	add	r7, sp, #0
 8017ab6:	6078      	str	r0, [r7, #4]
 8017ab8:	460b      	mov	r3, r1
 8017aba:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8017abc:	78fb      	ldrb	r3, [r7, #3]
 8017abe:	461a      	mov	r2, r3
 8017ac0:	210b      	movs	r1, #11
 8017ac2:	6878      	ldr	r0, [r7, #4]
 8017ac4:	f000 f804 	bl	8017ad0 <icmp_send_response>
}
 8017ac8:	bf00      	nop
 8017aca:	3708      	adds	r7, #8
 8017acc:	46bd      	mov	sp, r7
 8017ace:	bd80      	pop	{r7, pc}

08017ad0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8017ad0:	b580      	push	{r7, lr}
 8017ad2:	b08c      	sub	sp, #48	; 0x30
 8017ad4:	af04      	add	r7, sp, #16
 8017ad6:	6078      	str	r0, [r7, #4]
 8017ad8:	460b      	mov	r3, r1
 8017ada:	70fb      	strb	r3, [r7, #3]
 8017adc:	4613      	mov	r3, r2
 8017ade:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8017ae0:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017ae4:	2124      	movs	r1, #36	; 0x24
 8017ae6:	2022      	movs	r0, #34	; 0x22
 8017ae8:	f7f8 fdd2 	bl	8010690 <pbuf_alloc>
 8017aec:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8017aee:	69fb      	ldr	r3, [r7, #28]
 8017af0:	2b00      	cmp	r3, #0
 8017af2:	d056      	beq.n	8017ba2 <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8017af4:	69fb      	ldr	r3, [r7, #28]
 8017af6:	895b      	ldrh	r3, [r3, #10]
 8017af8:	2b23      	cmp	r3, #35	; 0x23
 8017afa:	d806      	bhi.n	8017b0a <icmp_send_response+0x3a>
 8017afc:	4b2b      	ldr	r3, [pc, #172]	; (8017bac <icmp_send_response+0xdc>)
 8017afe:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8017b02:	492b      	ldr	r1, [pc, #172]	; (8017bb0 <icmp_send_response+0xe0>)
 8017b04:	482b      	ldr	r0, [pc, #172]	; (8017bb4 <icmp_send_response+0xe4>)
 8017b06:	f001 ff7f 	bl	8019a08 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8017b0a:	687b      	ldr	r3, [r7, #4]
 8017b0c:	685b      	ldr	r3, [r3, #4]
 8017b0e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8017b10:	69fb      	ldr	r3, [r7, #28]
 8017b12:	685b      	ldr	r3, [r3, #4]
 8017b14:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8017b16:	697b      	ldr	r3, [r7, #20]
 8017b18:	78fa      	ldrb	r2, [r7, #3]
 8017b1a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8017b1c:	697b      	ldr	r3, [r7, #20]
 8017b1e:	78ba      	ldrb	r2, [r7, #2]
 8017b20:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8017b22:	697b      	ldr	r3, [r7, #20]
 8017b24:	2200      	movs	r2, #0
 8017b26:	711a      	strb	r2, [r3, #4]
 8017b28:	2200      	movs	r2, #0
 8017b2a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8017b2c:	697b      	ldr	r3, [r7, #20]
 8017b2e:	2200      	movs	r2, #0
 8017b30:	719a      	strb	r2, [r3, #6]
 8017b32:	2200      	movs	r2, #0
 8017b34:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8017b36:	69fb      	ldr	r3, [r7, #28]
 8017b38:	685b      	ldr	r3, [r3, #4]
 8017b3a:	f103 0008 	add.w	r0, r3, #8
 8017b3e:	687b      	ldr	r3, [r7, #4]
 8017b40:	685b      	ldr	r3, [r3, #4]
 8017b42:	221c      	movs	r2, #28
 8017b44:	4619      	mov	r1, r3
 8017b46:	f002 f92e 	bl	8019da6 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8017b4a:	69bb      	ldr	r3, [r7, #24]
 8017b4c:	68db      	ldr	r3, [r3, #12]
 8017b4e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8017b50:	f107 030c 	add.w	r3, r7, #12
 8017b54:	4618      	mov	r0, r3
 8017b56:	f000 f82f 	bl	8017bb8 <ip4_route>
 8017b5a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8017b5c:	693b      	ldr	r3, [r7, #16]
 8017b5e:	2b00      	cmp	r3, #0
 8017b60:	d01b      	beq.n	8017b9a <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8017b62:	697b      	ldr	r3, [r7, #20]
 8017b64:	2200      	movs	r2, #0
 8017b66:	709a      	strb	r2, [r3, #2]
 8017b68:	2200      	movs	r2, #0
 8017b6a:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8017b6c:	69fb      	ldr	r3, [r7, #28]
 8017b6e:	895b      	ldrh	r3, [r3, #10]
 8017b70:	4619      	mov	r1, r3
 8017b72:	6978      	ldr	r0, [r7, #20]
 8017b74:	f7f7 fd17 	bl	800f5a6 <inet_chksum>
 8017b78:	4603      	mov	r3, r0
 8017b7a:	461a      	mov	r2, r3
 8017b7c:	697b      	ldr	r3, [r7, #20]
 8017b7e:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8017b80:	f107 020c 	add.w	r2, r7, #12
 8017b84:	693b      	ldr	r3, [r7, #16]
 8017b86:	9302      	str	r3, [sp, #8]
 8017b88:	2301      	movs	r3, #1
 8017b8a:	9301      	str	r3, [sp, #4]
 8017b8c:	2300      	movs	r3, #0
 8017b8e:	9300      	str	r3, [sp, #0]
 8017b90:	23ff      	movs	r3, #255	; 0xff
 8017b92:	2100      	movs	r1, #0
 8017b94:	69f8      	ldr	r0, [r7, #28]
 8017b96:	f000 f9cd 	bl	8017f34 <ip4_output_if>
  }
  pbuf_free(q);
 8017b9a:	69f8      	ldr	r0, [r7, #28]
 8017b9c:	f7f9 f85c 	bl	8010c58 <pbuf_free>
 8017ba0:	e000      	b.n	8017ba4 <icmp_send_response+0xd4>
    return;
 8017ba2:	bf00      	nop
}
 8017ba4:	3720      	adds	r7, #32
 8017ba6:	46bd      	mov	sp, r7
 8017ba8:	bd80      	pop	{r7, pc}
 8017baa:	bf00      	nop
 8017bac:	0801e96c 	.word	0x0801e96c
 8017bb0:	0801ea38 	.word	0x0801ea38
 8017bb4:	0801e9dc 	.word	0x0801e9dc

08017bb8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8017bb8:	b480      	push	{r7}
 8017bba:	b085      	sub	sp, #20
 8017bbc:	af00      	add	r7, sp, #0
 8017bbe:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8017bc0:	4b33      	ldr	r3, [pc, #204]	; (8017c90 <ip4_route+0xd8>)
 8017bc2:	681b      	ldr	r3, [r3, #0]
 8017bc4:	60fb      	str	r3, [r7, #12]
 8017bc6:	e036      	b.n	8017c36 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8017bc8:	68fb      	ldr	r3, [r7, #12]
 8017bca:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017bce:	f003 0301 	and.w	r3, r3, #1
 8017bd2:	b2db      	uxtb	r3, r3
 8017bd4:	2b00      	cmp	r3, #0
 8017bd6:	d02b      	beq.n	8017c30 <ip4_route+0x78>
 8017bd8:	68fb      	ldr	r3, [r7, #12]
 8017bda:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017bde:	089b      	lsrs	r3, r3, #2
 8017be0:	f003 0301 	and.w	r3, r3, #1
 8017be4:	b2db      	uxtb	r3, r3
 8017be6:	2b00      	cmp	r3, #0
 8017be8:	d022      	beq.n	8017c30 <ip4_route+0x78>
 8017bea:	68fb      	ldr	r3, [r7, #12]
 8017bec:	3304      	adds	r3, #4
 8017bee:	681b      	ldr	r3, [r3, #0]
 8017bf0:	2b00      	cmp	r3, #0
 8017bf2:	d01d      	beq.n	8017c30 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8017bf4:	687b      	ldr	r3, [r7, #4]
 8017bf6:	681a      	ldr	r2, [r3, #0]
 8017bf8:	68fb      	ldr	r3, [r7, #12]
 8017bfa:	3304      	adds	r3, #4
 8017bfc:	681b      	ldr	r3, [r3, #0]
 8017bfe:	405a      	eors	r2, r3
 8017c00:	68fb      	ldr	r3, [r7, #12]
 8017c02:	3308      	adds	r3, #8
 8017c04:	681b      	ldr	r3, [r3, #0]
 8017c06:	4013      	ands	r3, r2
 8017c08:	2b00      	cmp	r3, #0
 8017c0a:	d101      	bne.n	8017c10 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8017c0c:	68fb      	ldr	r3, [r7, #12]
 8017c0e:	e038      	b.n	8017c82 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8017c10:	68fb      	ldr	r3, [r7, #12]
 8017c12:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017c16:	f003 0302 	and.w	r3, r3, #2
 8017c1a:	2b00      	cmp	r3, #0
 8017c1c:	d108      	bne.n	8017c30 <ip4_route+0x78>
 8017c1e:	687b      	ldr	r3, [r7, #4]
 8017c20:	681a      	ldr	r2, [r3, #0]
 8017c22:	68fb      	ldr	r3, [r7, #12]
 8017c24:	330c      	adds	r3, #12
 8017c26:	681b      	ldr	r3, [r3, #0]
 8017c28:	429a      	cmp	r2, r3
 8017c2a:	d101      	bne.n	8017c30 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8017c2c:	68fb      	ldr	r3, [r7, #12]
 8017c2e:	e028      	b.n	8017c82 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8017c30:	68fb      	ldr	r3, [r7, #12]
 8017c32:	681b      	ldr	r3, [r3, #0]
 8017c34:	60fb      	str	r3, [r7, #12]
 8017c36:	68fb      	ldr	r3, [r7, #12]
 8017c38:	2b00      	cmp	r3, #0
 8017c3a:	d1c5      	bne.n	8017bc8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017c3c:	4b15      	ldr	r3, [pc, #84]	; (8017c94 <ip4_route+0xdc>)
 8017c3e:	681b      	ldr	r3, [r3, #0]
 8017c40:	2b00      	cmp	r3, #0
 8017c42:	d01a      	beq.n	8017c7a <ip4_route+0xc2>
 8017c44:	4b13      	ldr	r3, [pc, #76]	; (8017c94 <ip4_route+0xdc>)
 8017c46:	681b      	ldr	r3, [r3, #0]
 8017c48:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017c4c:	f003 0301 	and.w	r3, r3, #1
 8017c50:	2b00      	cmp	r3, #0
 8017c52:	d012      	beq.n	8017c7a <ip4_route+0xc2>
 8017c54:	4b0f      	ldr	r3, [pc, #60]	; (8017c94 <ip4_route+0xdc>)
 8017c56:	681b      	ldr	r3, [r3, #0]
 8017c58:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017c5c:	f003 0304 	and.w	r3, r3, #4
 8017c60:	2b00      	cmp	r3, #0
 8017c62:	d00a      	beq.n	8017c7a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8017c64:	4b0b      	ldr	r3, [pc, #44]	; (8017c94 <ip4_route+0xdc>)
 8017c66:	681b      	ldr	r3, [r3, #0]
 8017c68:	3304      	adds	r3, #4
 8017c6a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8017c6c:	2b00      	cmp	r3, #0
 8017c6e:	d004      	beq.n	8017c7a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8017c70:	687b      	ldr	r3, [r7, #4]
 8017c72:	681b      	ldr	r3, [r3, #0]
 8017c74:	b2db      	uxtb	r3, r3
 8017c76:	2b7f      	cmp	r3, #127	; 0x7f
 8017c78:	d101      	bne.n	8017c7e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8017c7a:	2300      	movs	r3, #0
 8017c7c:	e001      	b.n	8017c82 <ip4_route+0xca>
  }

  return netif_default;
 8017c7e:	4b05      	ldr	r3, [pc, #20]	; (8017c94 <ip4_route+0xdc>)
 8017c80:	681b      	ldr	r3, [r3, #0]
}
 8017c82:	4618      	mov	r0, r3
 8017c84:	3714      	adds	r7, #20
 8017c86:	46bd      	mov	sp, r7
 8017c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c8c:	4770      	bx	lr
 8017c8e:	bf00      	nop
 8017c90:	200070a0 	.word	0x200070a0
 8017c94:	200070a4 	.word	0x200070a4

08017c98 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8017c98:	b580      	push	{r7, lr}
 8017c9a:	b082      	sub	sp, #8
 8017c9c:	af00      	add	r7, sp, #0
 8017c9e:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8017ca0:	687b      	ldr	r3, [r7, #4]
 8017ca2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017ca6:	f003 0301 	and.w	r3, r3, #1
 8017caa:	b2db      	uxtb	r3, r3
 8017cac:	2b00      	cmp	r3, #0
 8017cae:	d016      	beq.n	8017cde <ip4_input_accept+0x46>
 8017cb0:	687b      	ldr	r3, [r7, #4]
 8017cb2:	3304      	adds	r3, #4
 8017cb4:	681b      	ldr	r3, [r3, #0]
 8017cb6:	2b00      	cmp	r3, #0
 8017cb8:	d011      	beq.n	8017cde <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017cba:	4b0b      	ldr	r3, [pc, #44]	; (8017ce8 <ip4_input_accept+0x50>)
 8017cbc:	695a      	ldr	r2, [r3, #20]
 8017cbe:	687b      	ldr	r3, [r7, #4]
 8017cc0:	3304      	adds	r3, #4
 8017cc2:	681b      	ldr	r3, [r3, #0]
 8017cc4:	429a      	cmp	r2, r3
 8017cc6:	d008      	beq.n	8017cda <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8017cc8:	4b07      	ldr	r3, [pc, #28]	; (8017ce8 <ip4_input_accept+0x50>)
 8017cca:	695b      	ldr	r3, [r3, #20]
 8017ccc:	6879      	ldr	r1, [r7, #4]
 8017cce:	4618      	mov	r0, r3
 8017cd0:	f000 fa08 	bl	80180e4 <ip4_addr_isbroadcast_u32>
 8017cd4:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8017cd6:	2b00      	cmp	r3, #0
 8017cd8:	d001      	beq.n	8017cde <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8017cda:	2301      	movs	r3, #1
 8017cdc:	e000      	b.n	8017ce0 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8017cde:	2300      	movs	r3, #0
}
 8017ce0:	4618      	mov	r0, r3
 8017ce2:	3708      	adds	r7, #8
 8017ce4:	46bd      	mov	sp, r7
 8017ce6:	bd80      	pop	{r7, pc}
 8017ce8:	200007d0 	.word	0x200007d0

08017cec <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8017cec:	b580      	push	{r7, lr}
 8017cee:	b086      	sub	sp, #24
 8017cf0:	af00      	add	r7, sp, #0
 8017cf2:	6078      	str	r0, [r7, #4]
 8017cf4:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8017cf6:	687b      	ldr	r3, [r7, #4]
 8017cf8:	685b      	ldr	r3, [r3, #4]
 8017cfa:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8017cfc:	697b      	ldr	r3, [r7, #20]
 8017cfe:	781b      	ldrb	r3, [r3, #0]
 8017d00:	091b      	lsrs	r3, r3, #4
 8017d02:	b2db      	uxtb	r3, r3
 8017d04:	2b04      	cmp	r3, #4
 8017d06:	d004      	beq.n	8017d12 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8017d08:	6878      	ldr	r0, [r7, #4]
 8017d0a:	f7f8 ffa5 	bl	8010c58 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8017d0e:	2300      	movs	r3, #0
 8017d10:	e107      	b.n	8017f22 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8017d12:	697b      	ldr	r3, [r7, #20]
 8017d14:	781b      	ldrb	r3, [r3, #0]
 8017d16:	f003 030f 	and.w	r3, r3, #15
 8017d1a:	b2db      	uxtb	r3, r3
 8017d1c:	009b      	lsls	r3, r3, #2
 8017d1e:	b2db      	uxtb	r3, r3
 8017d20:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8017d22:	697b      	ldr	r3, [r7, #20]
 8017d24:	885b      	ldrh	r3, [r3, #2]
 8017d26:	b29b      	uxth	r3, r3
 8017d28:	4618      	mov	r0, r3
 8017d2a:	f7f7 fbb1 	bl	800f490 <lwip_htons>
 8017d2e:	4603      	mov	r3, r0
 8017d30:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8017d32:	687b      	ldr	r3, [r7, #4]
 8017d34:	891b      	ldrh	r3, [r3, #8]
 8017d36:	89ba      	ldrh	r2, [r7, #12]
 8017d38:	429a      	cmp	r2, r3
 8017d3a:	d204      	bcs.n	8017d46 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8017d3c:	89bb      	ldrh	r3, [r7, #12]
 8017d3e:	4619      	mov	r1, r3
 8017d40:	6878      	ldr	r0, [r7, #4]
 8017d42:	f7f8 fe05 	bl	8010950 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8017d46:	687b      	ldr	r3, [r7, #4]
 8017d48:	895b      	ldrh	r3, [r3, #10]
 8017d4a:	89fa      	ldrh	r2, [r7, #14]
 8017d4c:	429a      	cmp	r2, r3
 8017d4e:	d807      	bhi.n	8017d60 <ip4_input+0x74>
 8017d50:	687b      	ldr	r3, [r7, #4]
 8017d52:	891b      	ldrh	r3, [r3, #8]
 8017d54:	89ba      	ldrh	r2, [r7, #12]
 8017d56:	429a      	cmp	r2, r3
 8017d58:	d802      	bhi.n	8017d60 <ip4_input+0x74>
 8017d5a:	89fb      	ldrh	r3, [r7, #14]
 8017d5c:	2b13      	cmp	r3, #19
 8017d5e:	d804      	bhi.n	8017d6a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8017d60:	6878      	ldr	r0, [r7, #4]
 8017d62:	f7f8 ff79 	bl	8010c58 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8017d66:	2300      	movs	r3, #0
 8017d68:	e0db      	b.n	8017f22 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8017d6a:	697b      	ldr	r3, [r7, #20]
 8017d6c:	691b      	ldr	r3, [r3, #16]
 8017d6e:	4a6f      	ldr	r2, [pc, #444]	; (8017f2c <ip4_input+0x240>)
 8017d70:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8017d72:	697b      	ldr	r3, [r7, #20]
 8017d74:	68db      	ldr	r3, [r3, #12]
 8017d76:	4a6d      	ldr	r2, [pc, #436]	; (8017f2c <ip4_input+0x240>)
 8017d78:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017d7a:	4b6c      	ldr	r3, [pc, #432]	; (8017f2c <ip4_input+0x240>)
 8017d7c:	695b      	ldr	r3, [r3, #20]
 8017d7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8017d82:	2be0      	cmp	r3, #224	; 0xe0
 8017d84:	d112      	bne.n	8017dac <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8017d86:	683b      	ldr	r3, [r7, #0]
 8017d88:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8017d8c:	f003 0301 	and.w	r3, r3, #1
 8017d90:	b2db      	uxtb	r3, r3
 8017d92:	2b00      	cmp	r3, #0
 8017d94:	d007      	beq.n	8017da6 <ip4_input+0xba>
 8017d96:	683b      	ldr	r3, [r7, #0]
 8017d98:	3304      	adds	r3, #4
 8017d9a:	681b      	ldr	r3, [r3, #0]
 8017d9c:	2b00      	cmp	r3, #0
 8017d9e:	d002      	beq.n	8017da6 <ip4_input+0xba>
      netif = inp;
 8017da0:	683b      	ldr	r3, [r7, #0]
 8017da2:	613b      	str	r3, [r7, #16]
 8017da4:	e02a      	b.n	8017dfc <ip4_input+0x110>
    } else {
      netif = NULL;
 8017da6:	2300      	movs	r3, #0
 8017da8:	613b      	str	r3, [r7, #16]
 8017daa:	e027      	b.n	8017dfc <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8017dac:	6838      	ldr	r0, [r7, #0]
 8017dae:	f7ff ff73 	bl	8017c98 <ip4_input_accept>
 8017db2:	4603      	mov	r3, r0
 8017db4:	2b00      	cmp	r3, #0
 8017db6:	d002      	beq.n	8017dbe <ip4_input+0xd2>
      netif = inp;
 8017db8:	683b      	ldr	r3, [r7, #0]
 8017dba:	613b      	str	r3, [r7, #16]
 8017dbc:	e01e      	b.n	8017dfc <ip4_input+0x110>
    } else {
      netif = NULL;
 8017dbe:	2300      	movs	r3, #0
 8017dc0:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8017dc2:	4b5a      	ldr	r3, [pc, #360]	; (8017f2c <ip4_input+0x240>)
 8017dc4:	695b      	ldr	r3, [r3, #20]
 8017dc6:	b2db      	uxtb	r3, r3
 8017dc8:	2b7f      	cmp	r3, #127	; 0x7f
 8017dca:	d017      	beq.n	8017dfc <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8017dcc:	4b58      	ldr	r3, [pc, #352]	; (8017f30 <ip4_input+0x244>)
 8017dce:	681b      	ldr	r3, [r3, #0]
 8017dd0:	613b      	str	r3, [r7, #16]
 8017dd2:	e00e      	b.n	8017df2 <ip4_input+0x106>
          if (netif == inp) {
 8017dd4:	693a      	ldr	r2, [r7, #16]
 8017dd6:	683b      	ldr	r3, [r7, #0]
 8017dd8:	429a      	cmp	r2, r3
 8017dda:	d006      	beq.n	8017dea <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8017ddc:	6938      	ldr	r0, [r7, #16]
 8017dde:	f7ff ff5b 	bl	8017c98 <ip4_input_accept>
 8017de2:	4603      	mov	r3, r0
 8017de4:	2b00      	cmp	r3, #0
 8017de6:	d108      	bne.n	8017dfa <ip4_input+0x10e>
 8017de8:	e000      	b.n	8017dec <ip4_input+0x100>
            continue;
 8017dea:	bf00      	nop
        NETIF_FOREACH(netif) {
 8017dec:	693b      	ldr	r3, [r7, #16]
 8017dee:	681b      	ldr	r3, [r3, #0]
 8017df0:	613b      	str	r3, [r7, #16]
 8017df2:	693b      	ldr	r3, [r7, #16]
 8017df4:	2b00      	cmp	r3, #0
 8017df6:	d1ed      	bne.n	8017dd4 <ip4_input+0xe8>
 8017df8:	e000      	b.n	8017dfc <ip4_input+0x110>
            break;
 8017dfa:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8017dfc:	4b4b      	ldr	r3, [pc, #300]	; (8017f2c <ip4_input+0x240>)
 8017dfe:	691b      	ldr	r3, [r3, #16]
 8017e00:	6839      	ldr	r1, [r7, #0]
 8017e02:	4618      	mov	r0, r3
 8017e04:	f000 f96e 	bl	80180e4 <ip4_addr_isbroadcast_u32>
 8017e08:	4603      	mov	r3, r0
 8017e0a:	2b00      	cmp	r3, #0
 8017e0c:	d105      	bne.n	8017e1a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8017e0e:	4b47      	ldr	r3, [pc, #284]	; (8017f2c <ip4_input+0x240>)
 8017e10:	691b      	ldr	r3, [r3, #16]
 8017e12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8017e16:	2be0      	cmp	r3, #224	; 0xe0
 8017e18:	d104      	bne.n	8017e24 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8017e1a:	6878      	ldr	r0, [r7, #4]
 8017e1c:	f7f8 ff1c 	bl	8010c58 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8017e20:	2300      	movs	r3, #0
 8017e22:	e07e      	b.n	8017f22 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8017e24:	693b      	ldr	r3, [r7, #16]
 8017e26:	2b00      	cmp	r3, #0
 8017e28:	d104      	bne.n	8017e34 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8017e2a:	6878      	ldr	r0, [r7, #4]
 8017e2c:	f7f8 ff14 	bl	8010c58 <pbuf_free>
    return ERR_OK;
 8017e30:	2300      	movs	r3, #0
 8017e32:	e076      	b.n	8017f22 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8017e34:	697b      	ldr	r3, [r7, #20]
 8017e36:	88db      	ldrh	r3, [r3, #6]
 8017e38:	b29b      	uxth	r3, r3
 8017e3a:	461a      	mov	r2, r3
 8017e3c:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8017e40:	4013      	ands	r3, r2
 8017e42:	2b00      	cmp	r3, #0
 8017e44:	d00b      	beq.n	8017e5e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8017e46:	6878      	ldr	r0, [r7, #4]
 8017e48:	f000 fc92 	bl	8018770 <ip4_reass>
 8017e4c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8017e4e:	687b      	ldr	r3, [r7, #4]
 8017e50:	2b00      	cmp	r3, #0
 8017e52:	d101      	bne.n	8017e58 <ip4_input+0x16c>
      return ERR_OK;
 8017e54:	2300      	movs	r3, #0
 8017e56:	e064      	b.n	8017f22 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8017e58:	687b      	ldr	r3, [r7, #4]
 8017e5a:	685b      	ldr	r3, [r3, #4]
 8017e5c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8017e5e:	4a33      	ldr	r2, [pc, #204]	; (8017f2c <ip4_input+0x240>)
 8017e60:	693b      	ldr	r3, [r7, #16]
 8017e62:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8017e64:	4a31      	ldr	r2, [pc, #196]	; (8017f2c <ip4_input+0x240>)
 8017e66:	683b      	ldr	r3, [r7, #0]
 8017e68:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8017e6a:	4a30      	ldr	r2, [pc, #192]	; (8017f2c <ip4_input+0x240>)
 8017e6c:	697b      	ldr	r3, [r7, #20]
 8017e6e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8017e70:	697b      	ldr	r3, [r7, #20]
 8017e72:	781b      	ldrb	r3, [r3, #0]
 8017e74:	f003 030f 	and.w	r3, r3, #15
 8017e78:	b2db      	uxtb	r3, r3
 8017e7a:	009b      	lsls	r3, r3, #2
 8017e7c:	b2db      	uxtb	r3, r3
 8017e7e:	b29a      	uxth	r2, r3
 8017e80:	4b2a      	ldr	r3, [pc, #168]	; (8017f2c <ip4_input+0x240>)
 8017e82:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8017e84:	89fb      	ldrh	r3, [r7, #14]
 8017e86:	4619      	mov	r1, r3
 8017e88:	6878      	ldr	r0, [r7, #4]
 8017e8a:	f7f8 fe5f 	bl	8010b4c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8017e8e:	697b      	ldr	r3, [r7, #20]
 8017e90:	7a5b      	ldrb	r3, [r3, #9]
 8017e92:	2b11      	cmp	r3, #17
 8017e94:	d006      	beq.n	8017ea4 <ip4_input+0x1b8>
 8017e96:	2b11      	cmp	r3, #17
 8017e98:	dc13      	bgt.n	8017ec2 <ip4_input+0x1d6>
 8017e9a:	2b01      	cmp	r3, #1
 8017e9c:	d00c      	beq.n	8017eb8 <ip4_input+0x1cc>
 8017e9e:	2b06      	cmp	r3, #6
 8017ea0:	d005      	beq.n	8017eae <ip4_input+0x1c2>
 8017ea2:	e00e      	b.n	8017ec2 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8017ea4:	6839      	ldr	r1, [r7, #0]
 8017ea6:	6878      	ldr	r0, [r7, #4]
 8017ea8:	f7fe fc42 	bl	8016730 <udp_input>
        break;
 8017eac:	e026      	b.n	8017efc <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8017eae:	6839      	ldr	r1, [r7, #0]
 8017eb0:	6878      	ldr	r0, [r7, #4]
 8017eb2:	f7fa fcfd 	bl	80128b0 <tcp_input>
        break;
 8017eb6:	e021      	b.n	8017efc <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8017eb8:	6839      	ldr	r1, [r7, #0]
 8017eba:	6878      	ldr	r0, [r7, #4]
 8017ebc:	f7ff fcc8 	bl	8017850 <icmp_input>
        break;
 8017ec0:	e01c      	b.n	8017efc <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017ec2:	4b1a      	ldr	r3, [pc, #104]	; (8017f2c <ip4_input+0x240>)
 8017ec4:	695b      	ldr	r3, [r3, #20]
 8017ec6:	6939      	ldr	r1, [r7, #16]
 8017ec8:	4618      	mov	r0, r3
 8017eca:	f000 f90b 	bl	80180e4 <ip4_addr_isbroadcast_u32>
 8017ece:	4603      	mov	r3, r0
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d10f      	bne.n	8017ef4 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8017ed4:	4b15      	ldr	r3, [pc, #84]	; (8017f2c <ip4_input+0x240>)
 8017ed6:	695b      	ldr	r3, [r3, #20]
 8017ed8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8017edc:	2be0      	cmp	r3, #224	; 0xe0
 8017ede:	d009      	beq.n	8017ef4 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8017ee0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8017ee4:	4619      	mov	r1, r3
 8017ee6:	6878      	ldr	r0, [r7, #4]
 8017ee8:	f7f8 fea3 	bl	8010c32 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8017eec:	2102      	movs	r1, #2
 8017eee:	6878      	ldr	r0, [r7, #4]
 8017ef0:	f7ff fdce 	bl	8017a90 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8017ef4:	6878      	ldr	r0, [r7, #4]
 8017ef6:	f7f8 feaf 	bl	8010c58 <pbuf_free>
        break;
 8017efa:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8017efc:	4b0b      	ldr	r3, [pc, #44]	; (8017f2c <ip4_input+0x240>)
 8017efe:	2200      	movs	r2, #0
 8017f00:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8017f02:	4b0a      	ldr	r3, [pc, #40]	; (8017f2c <ip4_input+0x240>)
 8017f04:	2200      	movs	r2, #0
 8017f06:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8017f08:	4b08      	ldr	r3, [pc, #32]	; (8017f2c <ip4_input+0x240>)
 8017f0a:	2200      	movs	r2, #0
 8017f0c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8017f0e:	4b07      	ldr	r3, [pc, #28]	; (8017f2c <ip4_input+0x240>)
 8017f10:	2200      	movs	r2, #0
 8017f12:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8017f14:	4b05      	ldr	r3, [pc, #20]	; (8017f2c <ip4_input+0x240>)
 8017f16:	2200      	movs	r2, #0
 8017f18:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8017f1a:	4b04      	ldr	r3, [pc, #16]	; (8017f2c <ip4_input+0x240>)
 8017f1c:	2200      	movs	r2, #0
 8017f1e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8017f20:	2300      	movs	r3, #0
}
 8017f22:	4618      	mov	r0, r3
 8017f24:	3718      	adds	r7, #24
 8017f26:	46bd      	mov	sp, r7
 8017f28:	bd80      	pop	{r7, pc}
 8017f2a:	bf00      	nop
 8017f2c:	200007d0 	.word	0x200007d0
 8017f30:	200070a0 	.word	0x200070a0

08017f34 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8017f34:	b580      	push	{r7, lr}
 8017f36:	b08a      	sub	sp, #40	; 0x28
 8017f38:	af04      	add	r7, sp, #16
 8017f3a:	60f8      	str	r0, [r7, #12]
 8017f3c:	60b9      	str	r1, [r7, #8]
 8017f3e:	607a      	str	r2, [r7, #4]
 8017f40:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8017f42:	68bb      	ldr	r3, [r7, #8]
 8017f44:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8017f46:	687b      	ldr	r3, [r7, #4]
 8017f48:	2b00      	cmp	r3, #0
 8017f4a:	d009      	beq.n	8017f60 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8017f4c:	68bb      	ldr	r3, [r7, #8]
 8017f4e:	2b00      	cmp	r3, #0
 8017f50:	d003      	beq.n	8017f5a <ip4_output_if+0x26>
 8017f52:	68bb      	ldr	r3, [r7, #8]
 8017f54:	681b      	ldr	r3, [r3, #0]
 8017f56:	2b00      	cmp	r3, #0
 8017f58:	d102      	bne.n	8017f60 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8017f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017f5c:	3304      	adds	r3, #4
 8017f5e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8017f60:	78fa      	ldrb	r2, [r7, #3]
 8017f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017f64:	9302      	str	r3, [sp, #8]
 8017f66:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017f6a:	9301      	str	r3, [sp, #4]
 8017f6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017f70:	9300      	str	r3, [sp, #0]
 8017f72:	4613      	mov	r3, r2
 8017f74:	687a      	ldr	r2, [r7, #4]
 8017f76:	6979      	ldr	r1, [r7, #20]
 8017f78:	68f8      	ldr	r0, [r7, #12]
 8017f7a:	f000 f805 	bl	8017f88 <ip4_output_if_src>
 8017f7e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8017f80:	4618      	mov	r0, r3
 8017f82:	3718      	adds	r7, #24
 8017f84:	46bd      	mov	sp, r7
 8017f86:	bd80      	pop	{r7, pc}

08017f88 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8017f88:	b580      	push	{r7, lr}
 8017f8a:	b088      	sub	sp, #32
 8017f8c:	af00      	add	r7, sp, #0
 8017f8e:	60f8      	str	r0, [r7, #12]
 8017f90:	60b9      	str	r1, [r7, #8]
 8017f92:	607a      	str	r2, [r7, #4]
 8017f94:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8017f96:	68fb      	ldr	r3, [r7, #12]
 8017f98:	7b9b      	ldrb	r3, [r3, #14]
 8017f9a:	2b01      	cmp	r3, #1
 8017f9c:	d006      	beq.n	8017fac <ip4_output_if_src+0x24>
 8017f9e:	4b4b      	ldr	r3, [pc, #300]	; (80180cc <ip4_output_if_src+0x144>)
 8017fa0:	f44f 7255 	mov.w	r2, #852	; 0x354
 8017fa4:	494a      	ldr	r1, [pc, #296]	; (80180d0 <ip4_output_if_src+0x148>)
 8017fa6:	484b      	ldr	r0, [pc, #300]	; (80180d4 <ip4_output_if_src+0x14c>)
 8017fa8:	f001 fd2e 	bl	8019a08 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8017fac:	687b      	ldr	r3, [r7, #4]
 8017fae:	2b00      	cmp	r3, #0
 8017fb0:	d060      	beq.n	8018074 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8017fb2:	2314      	movs	r3, #20
 8017fb4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8017fb6:	2114      	movs	r1, #20
 8017fb8:	68f8      	ldr	r0, [r7, #12]
 8017fba:	f7f8 fdb7 	bl	8010b2c <pbuf_add_header>
 8017fbe:	4603      	mov	r3, r0
 8017fc0:	2b00      	cmp	r3, #0
 8017fc2:	d002      	beq.n	8017fca <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8017fc4:	f06f 0301 	mvn.w	r3, #1
 8017fc8:	e07c      	b.n	80180c4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8017fca:	68fb      	ldr	r3, [r7, #12]
 8017fcc:	685b      	ldr	r3, [r3, #4]
 8017fce:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8017fd0:	68fb      	ldr	r3, [r7, #12]
 8017fd2:	895b      	ldrh	r3, [r3, #10]
 8017fd4:	2b13      	cmp	r3, #19
 8017fd6:	d806      	bhi.n	8017fe6 <ip4_output_if_src+0x5e>
 8017fd8:	4b3c      	ldr	r3, [pc, #240]	; (80180cc <ip4_output_if_src+0x144>)
 8017fda:	f44f 7262 	mov.w	r2, #904	; 0x388
 8017fde:	493e      	ldr	r1, [pc, #248]	; (80180d8 <ip4_output_if_src+0x150>)
 8017fe0:	483c      	ldr	r0, [pc, #240]	; (80180d4 <ip4_output_if_src+0x14c>)
 8017fe2:	f001 fd11 	bl	8019a08 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8017fe6:	69fb      	ldr	r3, [r7, #28]
 8017fe8:	78fa      	ldrb	r2, [r7, #3]
 8017fea:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8017fec:	69fb      	ldr	r3, [r7, #28]
 8017fee:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8017ff2:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8017ff4:	687b      	ldr	r3, [r7, #4]
 8017ff6:	681a      	ldr	r2, [r3, #0]
 8017ff8:	69fb      	ldr	r3, [r7, #28]
 8017ffa:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8017ffc:	8b7b      	ldrh	r3, [r7, #26]
 8017ffe:	089b      	lsrs	r3, r3, #2
 8018000:	b29b      	uxth	r3, r3
 8018002:	b2db      	uxtb	r3, r3
 8018004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018008:	b2da      	uxtb	r2, r3
 801800a:	69fb      	ldr	r3, [r7, #28]
 801800c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801800e:	69fb      	ldr	r3, [r7, #28]
 8018010:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8018014:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8018016:	68fb      	ldr	r3, [r7, #12]
 8018018:	891b      	ldrh	r3, [r3, #8]
 801801a:	4618      	mov	r0, r3
 801801c:	f7f7 fa38 	bl	800f490 <lwip_htons>
 8018020:	4603      	mov	r3, r0
 8018022:	461a      	mov	r2, r3
 8018024:	69fb      	ldr	r3, [r7, #28]
 8018026:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8018028:	69fb      	ldr	r3, [r7, #28]
 801802a:	2200      	movs	r2, #0
 801802c:	719a      	strb	r2, [r3, #6]
 801802e:	2200      	movs	r2, #0
 8018030:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8018032:	4b2a      	ldr	r3, [pc, #168]	; (80180dc <ip4_output_if_src+0x154>)
 8018034:	881b      	ldrh	r3, [r3, #0]
 8018036:	4618      	mov	r0, r3
 8018038:	f7f7 fa2a 	bl	800f490 <lwip_htons>
 801803c:	4603      	mov	r3, r0
 801803e:	461a      	mov	r2, r3
 8018040:	69fb      	ldr	r3, [r7, #28]
 8018042:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8018044:	4b25      	ldr	r3, [pc, #148]	; (80180dc <ip4_output_if_src+0x154>)
 8018046:	881b      	ldrh	r3, [r3, #0]
 8018048:	3301      	adds	r3, #1
 801804a:	b29a      	uxth	r2, r3
 801804c:	4b23      	ldr	r3, [pc, #140]	; (80180dc <ip4_output_if_src+0x154>)
 801804e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8018050:	68bb      	ldr	r3, [r7, #8]
 8018052:	2b00      	cmp	r3, #0
 8018054:	d104      	bne.n	8018060 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8018056:	4b22      	ldr	r3, [pc, #136]	; (80180e0 <ip4_output_if_src+0x158>)
 8018058:	681a      	ldr	r2, [r3, #0]
 801805a:	69fb      	ldr	r3, [r7, #28]
 801805c:	60da      	str	r2, [r3, #12]
 801805e:	e003      	b.n	8018068 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8018060:	68bb      	ldr	r3, [r7, #8]
 8018062:	681a      	ldr	r2, [r3, #0]
 8018064:	69fb      	ldr	r3, [r7, #28]
 8018066:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8018068:	69fb      	ldr	r3, [r7, #28]
 801806a:	2200      	movs	r2, #0
 801806c:	729a      	strb	r2, [r3, #10]
 801806e:	2200      	movs	r2, #0
 8018070:	72da      	strb	r2, [r3, #11]
 8018072:	e00f      	b.n	8018094 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8018074:	68fb      	ldr	r3, [r7, #12]
 8018076:	895b      	ldrh	r3, [r3, #10]
 8018078:	2b13      	cmp	r3, #19
 801807a:	d802      	bhi.n	8018082 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801807c:	f06f 0301 	mvn.w	r3, #1
 8018080:	e020      	b.n	80180c4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8018082:	68fb      	ldr	r3, [r7, #12]
 8018084:	685b      	ldr	r3, [r3, #4]
 8018086:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8018088:	69fb      	ldr	r3, [r7, #28]
 801808a:	691b      	ldr	r3, [r3, #16]
 801808c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801808e:	f107 0314 	add.w	r3, r7, #20
 8018092:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8018094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018096:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8018098:	2b00      	cmp	r3, #0
 801809a:	d00c      	beq.n	80180b6 <ip4_output_if_src+0x12e>
 801809c:	68fb      	ldr	r3, [r7, #12]
 801809e:	891a      	ldrh	r2, [r3, #8]
 80180a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80180a2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80180a4:	429a      	cmp	r2, r3
 80180a6:	d906      	bls.n	80180b6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 80180a8:	687a      	ldr	r2, [r7, #4]
 80180aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80180ac:	68f8      	ldr	r0, [r7, #12]
 80180ae:	f000 fd53 	bl	8018b58 <ip4_frag>
 80180b2:	4603      	mov	r3, r0
 80180b4:	e006      	b.n	80180c4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 80180b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80180b8:	695b      	ldr	r3, [r3, #20]
 80180ba:	687a      	ldr	r2, [r7, #4]
 80180bc:	68f9      	ldr	r1, [r7, #12]
 80180be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80180c0:	4798      	blx	r3
 80180c2:	4603      	mov	r3, r0
}
 80180c4:	4618      	mov	r0, r3
 80180c6:	3720      	adds	r7, #32
 80180c8:	46bd      	mov	sp, r7
 80180ca:	bd80      	pop	{r7, pc}
 80180cc:	0801ea64 	.word	0x0801ea64
 80180d0:	0801ea98 	.word	0x0801ea98
 80180d4:	0801eaa4 	.word	0x0801eaa4
 80180d8:	0801eacc 	.word	0x0801eacc
 80180dc:	200071fe 	.word	0x200071fe
 80180e0:	0801eeec 	.word	0x0801eeec

080180e4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80180e4:	b480      	push	{r7}
 80180e6:	b085      	sub	sp, #20
 80180e8:	af00      	add	r7, sp, #0
 80180ea:	6078      	str	r0, [r7, #4]
 80180ec:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80180ee:	687b      	ldr	r3, [r7, #4]
 80180f0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80180f8:	d002      	beq.n	8018100 <ip4_addr_isbroadcast_u32+0x1c>
 80180fa:	687b      	ldr	r3, [r7, #4]
 80180fc:	2b00      	cmp	r3, #0
 80180fe:	d101      	bne.n	8018104 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8018100:	2301      	movs	r3, #1
 8018102:	e02a      	b.n	801815a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8018104:	683b      	ldr	r3, [r7, #0]
 8018106:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801810a:	f003 0302 	and.w	r3, r3, #2
 801810e:	2b00      	cmp	r3, #0
 8018110:	d101      	bne.n	8018116 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8018112:	2300      	movs	r3, #0
 8018114:	e021      	b.n	801815a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8018116:	683b      	ldr	r3, [r7, #0]
 8018118:	3304      	adds	r3, #4
 801811a:	681b      	ldr	r3, [r3, #0]
 801811c:	687a      	ldr	r2, [r7, #4]
 801811e:	429a      	cmp	r2, r3
 8018120:	d101      	bne.n	8018126 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8018122:	2300      	movs	r3, #0
 8018124:	e019      	b.n	801815a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8018126:	68fa      	ldr	r2, [r7, #12]
 8018128:	683b      	ldr	r3, [r7, #0]
 801812a:	3304      	adds	r3, #4
 801812c:	681b      	ldr	r3, [r3, #0]
 801812e:	405a      	eors	r2, r3
 8018130:	683b      	ldr	r3, [r7, #0]
 8018132:	3308      	adds	r3, #8
 8018134:	681b      	ldr	r3, [r3, #0]
 8018136:	4013      	ands	r3, r2
 8018138:	2b00      	cmp	r3, #0
 801813a:	d10d      	bne.n	8018158 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801813c:	683b      	ldr	r3, [r7, #0]
 801813e:	3308      	adds	r3, #8
 8018140:	681b      	ldr	r3, [r3, #0]
 8018142:	43da      	mvns	r2, r3
 8018144:	687b      	ldr	r3, [r7, #4]
 8018146:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8018148:	683b      	ldr	r3, [r7, #0]
 801814a:	3308      	adds	r3, #8
 801814c:	681b      	ldr	r3, [r3, #0]
 801814e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8018150:	429a      	cmp	r2, r3
 8018152:	d101      	bne.n	8018158 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8018154:	2301      	movs	r3, #1
 8018156:	e000      	b.n	801815a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8018158:	2300      	movs	r3, #0
  }
}
 801815a:	4618      	mov	r0, r3
 801815c:	3714      	adds	r7, #20
 801815e:	46bd      	mov	sp, r7
 8018160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018164:	4770      	bx	lr
	...

08018168 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8018168:	b580      	push	{r7, lr}
 801816a:	b084      	sub	sp, #16
 801816c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801816e:	2300      	movs	r3, #0
 8018170:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8018172:	4b12      	ldr	r3, [pc, #72]	; (80181bc <ip_reass_tmr+0x54>)
 8018174:	681b      	ldr	r3, [r3, #0]
 8018176:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8018178:	e018      	b.n	80181ac <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801817a:	68fb      	ldr	r3, [r7, #12]
 801817c:	7fdb      	ldrb	r3, [r3, #31]
 801817e:	2b00      	cmp	r3, #0
 8018180:	d00b      	beq.n	801819a <ip_reass_tmr+0x32>
      r->timer--;
 8018182:	68fb      	ldr	r3, [r7, #12]
 8018184:	7fdb      	ldrb	r3, [r3, #31]
 8018186:	3b01      	subs	r3, #1
 8018188:	b2da      	uxtb	r2, r3
 801818a:	68fb      	ldr	r3, [r7, #12]
 801818c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801818e:	68fb      	ldr	r3, [r7, #12]
 8018190:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8018192:	68fb      	ldr	r3, [r7, #12]
 8018194:	681b      	ldr	r3, [r3, #0]
 8018196:	60fb      	str	r3, [r7, #12]
 8018198:	e008      	b.n	80181ac <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801819a:	68fb      	ldr	r3, [r7, #12]
 801819c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801819e:	68fb      	ldr	r3, [r7, #12]
 80181a0:	681b      	ldr	r3, [r3, #0]
 80181a2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 80181a4:	68b9      	ldr	r1, [r7, #8]
 80181a6:	6878      	ldr	r0, [r7, #4]
 80181a8:	f000 f80a 	bl	80181c0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 80181ac:	68fb      	ldr	r3, [r7, #12]
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	d1e3      	bne.n	801817a <ip_reass_tmr+0x12>
    }
  }
}
 80181b2:	bf00      	nop
 80181b4:	bf00      	nop
 80181b6:	3710      	adds	r7, #16
 80181b8:	46bd      	mov	sp, r7
 80181ba:	bd80      	pop	{r7, pc}
 80181bc:	20007200 	.word	0x20007200

080181c0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80181c0:	b580      	push	{r7, lr}
 80181c2:	b088      	sub	sp, #32
 80181c4:	af00      	add	r7, sp, #0
 80181c6:	6078      	str	r0, [r7, #4]
 80181c8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 80181ca:	2300      	movs	r3, #0
 80181cc:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 80181ce:	683a      	ldr	r2, [r7, #0]
 80181d0:	687b      	ldr	r3, [r7, #4]
 80181d2:	429a      	cmp	r2, r3
 80181d4:	d105      	bne.n	80181e2 <ip_reass_free_complete_datagram+0x22>
 80181d6:	4b45      	ldr	r3, [pc, #276]	; (80182ec <ip_reass_free_complete_datagram+0x12c>)
 80181d8:	22ab      	movs	r2, #171	; 0xab
 80181da:	4945      	ldr	r1, [pc, #276]	; (80182f0 <ip_reass_free_complete_datagram+0x130>)
 80181dc:	4845      	ldr	r0, [pc, #276]	; (80182f4 <ip_reass_free_complete_datagram+0x134>)
 80181de:	f001 fc13 	bl	8019a08 <iprintf>
  if (prev != NULL) {
 80181e2:	683b      	ldr	r3, [r7, #0]
 80181e4:	2b00      	cmp	r3, #0
 80181e6:	d00a      	beq.n	80181fe <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80181e8:	683b      	ldr	r3, [r7, #0]
 80181ea:	681b      	ldr	r3, [r3, #0]
 80181ec:	687a      	ldr	r2, [r7, #4]
 80181ee:	429a      	cmp	r2, r3
 80181f0:	d005      	beq.n	80181fe <ip_reass_free_complete_datagram+0x3e>
 80181f2:	4b3e      	ldr	r3, [pc, #248]	; (80182ec <ip_reass_free_complete_datagram+0x12c>)
 80181f4:	22ad      	movs	r2, #173	; 0xad
 80181f6:	4940      	ldr	r1, [pc, #256]	; (80182f8 <ip_reass_free_complete_datagram+0x138>)
 80181f8:	483e      	ldr	r0, [pc, #248]	; (80182f4 <ip_reass_free_complete_datagram+0x134>)
 80181fa:	f001 fc05 	bl	8019a08 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80181fe:	687b      	ldr	r3, [r7, #4]
 8018200:	685b      	ldr	r3, [r3, #4]
 8018202:	685b      	ldr	r3, [r3, #4]
 8018204:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8018206:	697b      	ldr	r3, [r7, #20]
 8018208:	889b      	ldrh	r3, [r3, #4]
 801820a:	b29b      	uxth	r3, r3
 801820c:	2b00      	cmp	r3, #0
 801820e:	d12a      	bne.n	8018266 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8018210:	687b      	ldr	r3, [r7, #4]
 8018212:	685b      	ldr	r3, [r3, #4]
 8018214:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8018216:	697b      	ldr	r3, [r7, #20]
 8018218:	681a      	ldr	r2, [r3, #0]
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801821e:	69bb      	ldr	r3, [r7, #24]
 8018220:	6858      	ldr	r0, [r3, #4]
 8018222:	687b      	ldr	r3, [r7, #4]
 8018224:	3308      	adds	r3, #8
 8018226:	2214      	movs	r2, #20
 8018228:	4619      	mov	r1, r3
 801822a:	f001 fdbc 	bl	8019da6 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801822e:	2101      	movs	r1, #1
 8018230:	69b8      	ldr	r0, [r7, #24]
 8018232:	f7ff fc3d 	bl	8017ab0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8018236:	69b8      	ldr	r0, [r7, #24]
 8018238:	f7f8 fd96 	bl	8010d68 <pbuf_clen>
 801823c:	4603      	mov	r3, r0
 801823e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018240:	8bfa      	ldrh	r2, [r7, #30]
 8018242:	8a7b      	ldrh	r3, [r7, #18]
 8018244:	4413      	add	r3, r2
 8018246:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801824a:	db05      	blt.n	8018258 <ip_reass_free_complete_datagram+0x98>
 801824c:	4b27      	ldr	r3, [pc, #156]	; (80182ec <ip_reass_free_complete_datagram+0x12c>)
 801824e:	22bc      	movs	r2, #188	; 0xbc
 8018250:	492a      	ldr	r1, [pc, #168]	; (80182fc <ip_reass_free_complete_datagram+0x13c>)
 8018252:	4828      	ldr	r0, [pc, #160]	; (80182f4 <ip_reass_free_complete_datagram+0x134>)
 8018254:	f001 fbd8 	bl	8019a08 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8018258:	8bfa      	ldrh	r2, [r7, #30]
 801825a:	8a7b      	ldrh	r3, [r7, #18]
 801825c:	4413      	add	r3, r2
 801825e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8018260:	69b8      	ldr	r0, [r7, #24]
 8018262:	f7f8 fcf9 	bl	8010c58 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8018266:	687b      	ldr	r3, [r7, #4]
 8018268:	685b      	ldr	r3, [r3, #4]
 801826a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801826c:	e01f      	b.n	80182ae <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801826e:	69bb      	ldr	r3, [r7, #24]
 8018270:	685b      	ldr	r3, [r3, #4]
 8018272:	617b      	str	r3, [r7, #20]
    pcur = p;
 8018274:	69bb      	ldr	r3, [r7, #24]
 8018276:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8018278:	697b      	ldr	r3, [r7, #20]
 801827a:	681b      	ldr	r3, [r3, #0]
 801827c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801827e:	68f8      	ldr	r0, [r7, #12]
 8018280:	f7f8 fd72 	bl	8010d68 <pbuf_clen>
 8018284:	4603      	mov	r3, r0
 8018286:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8018288:	8bfa      	ldrh	r2, [r7, #30]
 801828a:	8a7b      	ldrh	r3, [r7, #18]
 801828c:	4413      	add	r3, r2
 801828e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8018292:	db05      	blt.n	80182a0 <ip_reass_free_complete_datagram+0xe0>
 8018294:	4b15      	ldr	r3, [pc, #84]	; (80182ec <ip_reass_free_complete_datagram+0x12c>)
 8018296:	22cc      	movs	r2, #204	; 0xcc
 8018298:	4918      	ldr	r1, [pc, #96]	; (80182fc <ip_reass_free_complete_datagram+0x13c>)
 801829a:	4816      	ldr	r0, [pc, #88]	; (80182f4 <ip_reass_free_complete_datagram+0x134>)
 801829c:	f001 fbb4 	bl	8019a08 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 80182a0:	8bfa      	ldrh	r2, [r7, #30]
 80182a2:	8a7b      	ldrh	r3, [r7, #18]
 80182a4:	4413      	add	r3, r2
 80182a6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 80182a8:	68f8      	ldr	r0, [r7, #12]
 80182aa:	f7f8 fcd5 	bl	8010c58 <pbuf_free>
  while (p != NULL) {
 80182ae:	69bb      	ldr	r3, [r7, #24]
 80182b0:	2b00      	cmp	r3, #0
 80182b2:	d1dc      	bne.n	801826e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 80182b4:	6839      	ldr	r1, [r7, #0]
 80182b6:	6878      	ldr	r0, [r7, #4]
 80182b8:	f000 f8c2 	bl	8018440 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 80182bc:	4b10      	ldr	r3, [pc, #64]	; (8018300 <ip_reass_free_complete_datagram+0x140>)
 80182be:	881b      	ldrh	r3, [r3, #0]
 80182c0:	8bfa      	ldrh	r2, [r7, #30]
 80182c2:	429a      	cmp	r2, r3
 80182c4:	d905      	bls.n	80182d2 <ip_reass_free_complete_datagram+0x112>
 80182c6:	4b09      	ldr	r3, [pc, #36]	; (80182ec <ip_reass_free_complete_datagram+0x12c>)
 80182c8:	22d2      	movs	r2, #210	; 0xd2
 80182ca:	490e      	ldr	r1, [pc, #56]	; (8018304 <ip_reass_free_complete_datagram+0x144>)
 80182cc:	4809      	ldr	r0, [pc, #36]	; (80182f4 <ip_reass_free_complete_datagram+0x134>)
 80182ce:	f001 fb9b 	bl	8019a08 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 80182d2:	4b0b      	ldr	r3, [pc, #44]	; (8018300 <ip_reass_free_complete_datagram+0x140>)
 80182d4:	881a      	ldrh	r2, [r3, #0]
 80182d6:	8bfb      	ldrh	r3, [r7, #30]
 80182d8:	1ad3      	subs	r3, r2, r3
 80182da:	b29a      	uxth	r2, r3
 80182dc:	4b08      	ldr	r3, [pc, #32]	; (8018300 <ip_reass_free_complete_datagram+0x140>)
 80182de:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80182e0:	8bfb      	ldrh	r3, [r7, #30]
}
 80182e2:	4618      	mov	r0, r3
 80182e4:	3720      	adds	r7, #32
 80182e6:	46bd      	mov	sp, r7
 80182e8:	bd80      	pop	{r7, pc}
 80182ea:	bf00      	nop
 80182ec:	0801eafc 	.word	0x0801eafc
 80182f0:	0801eb38 	.word	0x0801eb38
 80182f4:	0801eb44 	.word	0x0801eb44
 80182f8:	0801eb6c 	.word	0x0801eb6c
 80182fc:	0801eb80 	.word	0x0801eb80
 8018300:	20007204 	.word	0x20007204
 8018304:	0801eba0 	.word	0x0801eba0

08018308 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8018308:	b580      	push	{r7, lr}
 801830a:	b08a      	sub	sp, #40	; 0x28
 801830c:	af00      	add	r7, sp, #0
 801830e:	6078      	str	r0, [r7, #4]
 8018310:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8018312:	2300      	movs	r3, #0
 8018314:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8018316:	2300      	movs	r3, #0
 8018318:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801831a:	2300      	movs	r3, #0
 801831c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801831e:	2300      	movs	r3, #0
 8018320:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8018322:	2300      	movs	r3, #0
 8018324:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8018326:	4b28      	ldr	r3, [pc, #160]	; (80183c8 <ip_reass_remove_oldest_datagram+0xc0>)
 8018328:	681b      	ldr	r3, [r3, #0]
 801832a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801832c:	e030      	b.n	8018390 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801832e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018330:	695a      	ldr	r2, [r3, #20]
 8018332:	687b      	ldr	r3, [r7, #4]
 8018334:	68db      	ldr	r3, [r3, #12]
 8018336:	429a      	cmp	r2, r3
 8018338:	d10c      	bne.n	8018354 <ip_reass_remove_oldest_datagram+0x4c>
 801833a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801833c:	699a      	ldr	r2, [r3, #24]
 801833e:	687b      	ldr	r3, [r7, #4]
 8018340:	691b      	ldr	r3, [r3, #16]
 8018342:	429a      	cmp	r2, r3
 8018344:	d106      	bne.n	8018354 <ip_reass_remove_oldest_datagram+0x4c>
 8018346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018348:	899a      	ldrh	r2, [r3, #12]
 801834a:	687b      	ldr	r3, [r7, #4]
 801834c:	889b      	ldrh	r3, [r3, #4]
 801834e:	b29b      	uxth	r3, r3
 8018350:	429a      	cmp	r2, r3
 8018352:	d014      	beq.n	801837e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8018354:	693b      	ldr	r3, [r7, #16]
 8018356:	3301      	adds	r3, #1
 8018358:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801835a:	6a3b      	ldr	r3, [r7, #32]
 801835c:	2b00      	cmp	r3, #0
 801835e:	d104      	bne.n	801836a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8018360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018362:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8018364:	69fb      	ldr	r3, [r7, #28]
 8018366:	61bb      	str	r3, [r7, #24]
 8018368:	e009      	b.n	801837e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801836a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801836c:	7fda      	ldrb	r2, [r3, #31]
 801836e:	6a3b      	ldr	r3, [r7, #32]
 8018370:	7fdb      	ldrb	r3, [r3, #31]
 8018372:	429a      	cmp	r2, r3
 8018374:	d803      	bhi.n	801837e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8018376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018378:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801837a:	69fb      	ldr	r3, [r7, #28]
 801837c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801837e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018380:	681b      	ldr	r3, [r3, #0]
 8018382:	2b00      	cmp	r3, #0
 8018384:	d001      	beq.n	801838a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8018386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018388:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801838a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801838c:	681b      	ldr	r3, [r3, #0]
 801838e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8018390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018392:	2b00      	cmp	r3, #0
 8018394:	d1cb      	bne.n	801832e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8018396:	6a3b      	ldr	r3, [r7, #32]
 8018398:	2b00      	cmp	r3, #0
 801839a:	d008      	beq.n	80183ae <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801839c:	69b9      	ldr	r1, [r7, #24]
 801839e:	6a38      	ldr	r0, [r7, #32]
 80183a0:	f7ff ff0e 	bl	80181c0 <ip_reass_free_complete_datagram>
 80183a4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 80183a6:	697a      	ldr	r2, [r7, #20]
 80183a8:	68fb      	ldr	r3, [r7, #12]
 80183aa:	4413      	add	r3, r2
 80183ac:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 80183ae:	697a      	ldr	r2, [r7, #20]
 80183b0:	683b      	ldr	r3, [r7, #0]
 80183b2:	429a      	cmp	r2, r3
 80183b4:	da02      	bge.n	80183bc <ip_reass_remove_oldest_datagram+0xb4>
 80183b6:	693b      	ldr	r3, [r7, #16]
 80183b8:	2b01      	cmp	r3, #1
 80183ba:	dcac      	bgt.n	8018316 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 80183bc:	697b      	ldr	r3, [r7, #20]
}
 80183be:	4618      	mov	r0, r3
 80183c0:	3728      	adds	r7, #40	; 0x28
 80183c2:	46bd      	mov	sp, r7
 80183c4:	bd80      	pop	{r7, pc}
 80183c6:	bf00      	nop
 80183c8:	20007200 	.word	0x20007200

080183cc <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 80183cc:	b580      	push	{r7, lr}
 80183ce:	b084      	sub	sp, #16
 80183d0:	af00      	add	r7, sp, #0
 80183d2:	6078      	str	r0, [r7, #4]
 80183d4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80183d6:	2004      	movs	r0, #4
 80183d8:	f7f7 fd78 	bl	800fecc <memp_malloc>
 80183dc:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80183de:	68fb      	ldr	r3, [r7, #12]
 80183e0:	2b00      	cmp	r3, #0
 80183e2:	d110      	bne.n	8018406 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80183e4:	6839      	ldr	r1, [r7, #0]
 80183e6:	6878      	ldr	r0, [r7, #4]
 80183e8:	f7ff ff8e 	bl	8018308 <ip_reass_remove_oldest_datagram>
 80183ec:	4602      	mov	r2, r0
 80183ee:	683b      	ldr	r3, [r7, #0]
 80183f0:	4293      	cmp	r3, r2
 80183f2:	dc03      	bgt.n	80183fc <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80183f4:	2004      	movs	r0, #4
 80183f6:	f7f7 fd69 	bl	800fecc <memp_malloc>
 80183fa:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80183fc:	68fb      	ldr	r3, [r7, #12]
 80183fe:	2b00      	cmp	r3, #0
 8018400:	d101      	bne.n	8018406 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8018402:	2300      	movs	r3, #0
 8018404:	e016      	b.n	8018434 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8018406:	2220      	movs	r2, #32
 8018408:	2100      	movs	r1, #0
 801840a:	68f8      	ldr	r0, [r7, #12]
 801840c:	f001 fc52 	bl	8019cb4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8018410:	68fb      	ldr	r3, [r7, #12]
 8018412:	220f      	movs	r2, #15
 8018414:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8018416:	4b09      	ldr	r3, [pc, #36]	; (801843c <ip_reass_enqueue_new_datagram+0x70>)
 8018418:	681a      	ldr	r2, [r3, #0]
 801841a:	68fb      	ldr	r3, [r7, #12]
 801841c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801841e:	4a07      	ldr	r2, [pc, #28]	; (801843c <ip_reass_enqueue_new_datagram+0x70>)
 8018420:	68fb      	ldr	r3, [r7, #12]
 8018422:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8018424:	68fb      	ldr	r3, [r7, #12]
 8018426:	3308      	adds	r3, #8
 8018428:	2214      	movs	r2, #20
 801842a:	6879      	ldr	r1, [r7, #4]
 801842c:	4618      	mov	r0, r3
 801842e:	f001 fcba 	bl	8019da6 <memcpy>
  return ipr;
 8018432:	68fb      	ldr	r3, [r7, #12]
}
 8018434:	4618      	mov	r0, r3
 8018436:	3710      	adds	r7, #16
 8018438:	46bd      	mov	sp, r7
 801843a:	bd80      	pop	{r7, pc}
 801843c:	20007200 	.word	0x20007200

08018440 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8018440:	b580      	push	{r7, lr}
 8018442:	b082      	sub	sp, #8
 8018444:	af00      	add	r7, sp, #0
 8018446:	6078      	str	r0, [r7, #4]
 8018448:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801844a:	4b10      	ldr	r3, [pc, #64]	; (801848c <ip_reass_dequeue_datagram+0x4c>)
 801844c:	681b      	ldr	r3, [r3, #0]
 801844e:	687a      	ldr	r2, [r7, #4]
 8018450:	429a      	cmp	r2, r3
 8018452:	d104      	bne.n	801845e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8018454:	687b      	ldr	r3, [r7, #4]
 8018456:	681b      	ldr	r3, [r3, #0]
 8018458:	4a0c      	ldr	r2, [pc, #48]	; (801848c <ip_reass_dequeue_datagram+0x4c>)
 801845a:	6013      	str	r3, [r2, #0]
 801845c:	e00d      	b.n	801847a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801845e:	683b      	ldr	r3, [r7, #0]
 8018460:	2b00      	cmp	r3, #0
 8018462:	d106      	bne.n	8018472 <ip_reass_dequeue_datagram+0x32>
 8018464:	4b0a      	ldr	r3, [pc, #40]	; (8018490 <ip_reass_dequeue_datagram+0x50>)
 8018466:	f240 1245 	movw	r2, #325	; 0x145
 801846a:	490a      	ldr	r1, [pc, #40]	; (8018494 <ip_reass_dequeue_datagram+0x54>)
 801846c:	480a      	ldr	r0, [pc, #40]	; (8018498 <ip_reass_dequeue_datagram+0x58>)
 801846e:	f001 facb 	bl	8019a08 <iprintf>
    prev->next = ipr->next;
 8018472:	687b      	ldr	r3, [r7, #4]
 8018474:	681a      	ldr	r2, [r3, #0]
 8018476:	683b      	ldr	r3, [r7, #0]
 8018478:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801847a:	6879      	ldr	r1, [r7, #4]
 801847c:	2004      	movs	r0, #4
 801847e:	f7f7 fd95 	bl	800ffac <memp_free>
}
 8018482:	bf00      	nop
 8018484:	3708      	adds	r7, #8
 8018486:	46bd      	mov	sp, r7
 8018488:	bd80      	pop	{r7, pc}
 801848a:	bf00      	nop
 801848c:	20007200 	.word	0x20007200
 8018490:	0801eafc 	.word	0x0801eafc
 8018494:	0801ebc4 	.word	0x0801ebc4
 8018498:	0801eb44 	.word	0x0801eb44

0801849c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801849c:	b580      	push	{r7, lr}
 801849e:	b08c      	sub	sp, #48	; 0x30
 80184a0:	af00      	add	r7, sp, #0
 80184a2:	60f8      	str	r0, [r7, #12]
 80184a4:	60b9      	str	r1, [r7, #8]
 80184a6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 80184a8:	2300      	movs	r3, #0
 80184aa:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 80184ac:	2301      	movs	r3, #1
 80184ae:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 80184b0:	68bb      	ldr	r3, [r7, #8]
 80184b2:	685b      	ldr	r3, [r3, #4]
 80184b4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80184b6:	69fb      	ldr	r3, [r7, #28]
 80184b8:	885b      	ldrh	r3, [r3, #2]
 80184ba:	b29b      	uxth	r3, r3
 80184bc:	4618      	mov	r0, r3
 80184be:	f7f6 ffe7 	bl	800f490 <lwip_htons>
 80184c2:	4603      	mov	r3, r0
 80184c4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 80184c6:	69fb      	ldr	r3, [r7, #28]
 80184c8:	781b      	ldrb	r3, [r3, #0]
 80184ca:	f003 030f 	and.w	r3, r3, #15
 80184ce:	b2db      	uxtb	r3, r3
 80184d0:	009b      	lsls	r3, r3, #2
 80184d2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 80184d4:	7e7b      	ldrb	r3, [r7, #25]
 80184d6:	b29b      	uxth	r3, r3
 80184d8:	8b7a      	ldrh	r2, [r7, #26]
 80184da:	429a      	cmp	r2, r3
 80184dc:	d202      	bcs.n	80184e4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80184de:	f04f 33ff 	mov.w	r3, #4294967295
 80184e2:	e135      	b.n	8018750 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80184e4:	7e7b      	ldrb	r3, [r7, #25]
 80184e6:	b29b      	uxth	r3, r3
 80184e8:	8b7a      	ldrh	r2, [r7, #26]
 80184ea:	1ad3      	subs	r3, r2, r3
 80184ec:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80184ee:	69fb      	ldr	r3, [r7, #28]
 80184f0:	88db      	ldrh	r3, [r3, #6]
 80184f2:	b29b      	uxth	r3, r3
 80184f4:	4618      	mov	r0, r3
 80184f6:	f7f6 ffcb 	bl	800f490 <lwip_htons>
 80184fa:	4603      	mov	r3, r0
 80184fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018500:	b29b      	uxth	r3, r3
 8018502:	00db      	lsls	r3, r3, #3
 8018504:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8018506:	68bb      	ldr	r3, [r7, #8]
 8018508:	685b      	ldr	r3, [r3, #4]
 801850a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801850c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801850e:	2200      	movs	r2, #0
 8018510:	701a      	strb	r2, [r3, #0]
 8018512:	2200      	movs	r2, #0
 8018514:	705a      	strb	r2, [r3, #1]
 8018516:	2200      	movs	r2, #0
 8018518:	709a      	strb	r2, [r3, #2]
 801851a:	2200      	movs	r2, #0
 801851c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801851e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018520:	8afa      	ldrh	r2, [r7, #22]
 8018522:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8018524:	8afa      	ldrh	r2, [r7, #22]
 8018526:	8b7b      	ldrh	r3, [r7, #26]
 8018528:	4413      	add	r3, r2
 801852a:	b29a      	uxth	r2, r3
 801852c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801852e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8018530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018532:	88db      	ldrh	r3, [r3, #6]
 8018534:	b29b      	uxth	r3, r3
 8018536:	8afa      	ldrh	r2, [r7, #22]
 8018538:	429a      	cmp	r2, r3
 801853a:	d902      	bls.n	8018542 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801853c:	f04f 33ff 	mov.w	r3, #4294967295
 8018540:	e106      	b.n	8018750 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8018542:	68fb      	ldr	r3, [r7, #12]
 8018544:	685b      	ldr	r3, [r3, #4]
 8018546:	627b      	str	r3, [r7, #36]	; 0x24
 8018548:	e068      	b.n	801861c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801854a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801854c:	685b      	ldr	r3, [r3, #4]
 801854e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8018550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018552:	889b      	ldrh	r3, [r3, #4]
 8018554:	b29a      	uxth	r2, r3
 8018556:	693b      	ldr	r3, [r7, #16]
 8018558:	889b      	ldrh	r3, [r3, #4]
 801855a:	b29b      	uxth	r3, r3
 801855c:	429a      	cmp	r2, r3
 801855e:	d235      	bcs.n	80185cc <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8018560:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018564:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8018566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018568:	2b00      	cmp	r3, #0
 801856a:	d020      	beq.n	80185ae <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801856c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801856e:	889b      	ldrh	r3, [r3, #4]
 8018570:	b29a      	uxth	r2, r3
 8018572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018574:	88db      	ldrh	r3, [r3, #6]
 8018576:	b29b      	uxth	r3, r3
 8018578:	429a      	cmp	r2, r3
 801857a:	d307      	bcc.n	801858c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801857c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801857e:	88db      	ldrh	r3, [r3, #6]
 8018580:	b29a      	uxth	r2, r3
 8018582:	693b      	ldr	r3, [r7, #16]
 8018584:	889b      	ldrh	r3, [r3, #4]
 8018586:	b29b      	uxth	r3, r3
 8018588:	429a      	cmp	r2, r3
 801858a:	d902      	bls.n	8018592 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801858c:	f04f 33ff 	mov.w	r3, #4294967295
 8018590:	e0de      	b.n	8018750 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8018592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018594:	68ba      	ldr	r2, [r7, #8]
 8018596:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8018598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801859a:	88db      	ldrh	r3, [r3, #6]
 801859c:	b29a      	uxth	r2, r3
 801859e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185a0:	889b      	ldrh	r3, [r3, #4]
 80185a2:	b29b      	uxth	r3, r3
 80185a4:	429a      	cmp	r2, r3
 80185a6:	d03d      	beq.n	8018624 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80185a8:	2300      	movs	r3, #0
 80185aa:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80185ac:	e03a      	b.n	8018624 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 80185ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185b0:	88db      	ldrh	r3, [r3, #6]
 80185b2:	b29a      	uxth	r2, r3
 80185b4:	693b      	ldr	r3, [r7, #16]
 80185b6:	889b      	ldrh	r3, [r3, #4]
 80185b8:	b29b      	uxth	r3, r3
 80185ba:	429a      	cmp	r2, r3
 80185bc:	d902      	bls.n	80185c4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 80185be:	f04f 33ff 	mov.w	r3, #4294967295
 80185c2:	e0c5      	b.n	8018750 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80185c4:	68fb      	ldr	r3, [r7, #12]
 80185c6:	68ba      	ldr	r2, [r7, #8]
 80185c8:	605a      	str	r2, [r3, #4]
      break;
 80185ca:	e02b      	b.n	8018624 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80185cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185ce:	889b      	ldrh	r3, [r3, #4]
 80185d0:	b29a      	uxth	r2, r3
 80185d2:	693b      	ldr	r3, [r7, #16]
 80185d4:	889b      	ldrh	r3, [r3, #4]
 80185d6:	b29b      	uxth	r3, r3
 80185d8:	429a      	cmp	r2, r3
 80185da:	d102      	bne.n	80185e2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80185dc:	f04f 33ff 	mov.w	r3, #4294967295
 80185e0:	e0b6      	b.n	8018750 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80185e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80185e4:	889b      	ldrh	r3, [r3, #4]
 80185e6:	b29a      	uxth	r2, r3
 80185e8:	693b      	ldr	r3, [r7, #16]
 80185ea:	88db      	ldrh	r3, [r3, #6]
 80185ec:	b29b      	uxth	r3, r3
 80185ee:	429a      	cmp	r2, r3
 80185f0:	d202      	bcs.n	80185f8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80185f2:	f04f 33ff 	mov.w	r3, #4294967295
 80185f6:	e0ab      	b.n	8018750 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80185f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80185fa:	2b00      	cmp	r3, #0
 80185fc:	d009      	beq.n	8018612 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80185fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018600:	88db      	ldrh	r3, [r3, #6]
 8018602:	b29a      	uxth	r2, r3
 8018604:	693b      	ldr	r3, [r7, #16]
 8018606:	889b      	ldrh	r3, [r3, #4]
 8018608:	b29b      	uxth	r3, r3
 801860a:	429a      	cmp	r2, r3
 801860c:	d001      	beq.n	8018612 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801860e:	2300      	movs	r3, #0
 8018610:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8018612:	693b      	ldr	r3, [r7, #16]
 8018614:	681b      	ldr	r3, [r3, #0]
 8018616:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8018618:	693b      	ldr	r3, [r7, #16]
 801861a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801861c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801861e:	2b00      	cmp	r3, #0
 8018620:	d193      	bne.n	801854a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8018622:	e000      	b.n	8018626 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8018624:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8018626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018628:	2b00      	cmp	r3, #0
 801862a:	d12d      	bne.n	8018688 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801862c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801862e:	2b00      	cmp	r3, #0
 8018630:	d01c      	beq.n	801866c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8018632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018634:	88db      	ldrh	r3, [r3, #6]
 8018636:	b29a      	uxth	r2, r3
 8018638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801863a:	889b      	ldrh	r3, [r3, #4]
 801863c:	b29b      	uxth	r3, r3
 801863e:	429a      	cmp	r2, r3
 8018640:	d906      	bls.n	8018650 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8018642:	4b45      	ldr	r3, [pc, #276]	; (8018758 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018644:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 8018648:	4944      	ldr	r1, [pc, #272]	; (801875c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801864a:	4845      	ldr	r0, [pc, #276]	; (8018760 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801864c:	f001 f9dc 	bl	8019a08 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8018650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018652:	68ba      	ldr	r2, [r7, #8]
 8018654:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8018656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018658:	88db      	ldrh	r3, [r3, #6]
 801865a:	b29a      	uxth	r2, r3
 801865c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801865e:	889b      	ldrh	r3, [r3, #4]
 8018660:	b29b      	uxth	r3, r3
 8018662:	429a      	cmp	r2, r3
 8018664:	d010      	beq.n	8018688 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8018666:	2300      	movs	r3, #0
 8018668:	623b      	str	r3, [r7, #32]
 801866a:	e00d      	b.n	8018688 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801866c:	68fb      	ldr	r3, [r7, #12]
 801866e:	685b      	ldr	r3, [r3, #4]
 8018670:	2b00      	cmp	r3, #0
 8018672:	d006      	beq.n	8018682 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8018674:	4b38      	ldr	r3, [pc, #224]	; (8018758 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018676:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801867a:	493a      	ldr	r1, [pc, #232]	; (8018764 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801867c:	4838      	ldr	r0, [pc, #224]	; (8018760 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801867e:	f001 f9c3 	bl	8019a08 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8018682:	68fb      	ldr	r3, [r7, #12]
 8018684:	68ba      	ldr	r2, [r7, #8]
 8018686:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8018688:	687b      	ldr	r3, [r7, #4]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d105      	bne.n	801869a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801868e:	68fb      	ldr	r3, [r7, #12]
 8018690:	7f9b      	ldrb	r3, [r3, #30]
 8018692:	f003 0301 	and.w	r3, r3, #1
 8018696:	2b00      	cmp	r3, #0
 8018698:	d059      	beq.n	801874e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801869a:	6a3b      	ldr	r3, [r7, #32]
 801869c:	2b00      	cmp	r3, #0
 801869e:	d04f      	beq.n	8018740 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 80186a0:	68fb      	ldr	r3, [r7, #12]
 80186a2:	685b      	ldr	r3, [r3, #4]
 80186a4:	2b00      	cmp	r3, #0
 80186a6:	d006      	beq.n	80186b6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 80186a8:	68fb      	ldr	r3, [r7, #12]
 80186aa:	685b      	ldr	r3, [r3, #4]
 80186ac:	685b      	ldr	r3, [r3, #4]
 80186ae:	889b      	ldrh	r3, [r3, #4]
 80186b0:	b29b      	uxth	r3, r3
 80186b2:	2b00      	cmp	r3, #0
 80186b4:	d002      	beq.n	80186bc <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 80186b6:	2300      	movs	r3, #0
 80186b8:	623b      	str	r3, [r7, #32]
 80186ba:	e041      	b.n	8018740 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80186bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186be:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80186c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186c2:	681b      	ldr	r3, [r3, #0]
 80186c4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80186c6:	e012      	b.n	80186ee <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80186c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80186ca:	685b      	ldr	r3, [r3, #4]
 80186cc:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 80186ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80186d0:	88db      	ldrh	r3, [r3, #6]
 80186d2:	b29a      	uxth	r2, r3
 80186d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186d6:	889b      	ldrh	r3, [r3, #4]
 80186d8:	b29b      	uxth	r3, r3
 80186da:	429a      	cmp	r2, r3
 80186dc:	d002      	beq.n	80186e4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80186de:	2300      	movs	r3, #0
 80186e0:	623b      	str	r3, [r7, #32]
            break;
 80186e2:	e007      	b.n	80186f4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80186e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186e6:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 80186e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80186ea:	681b      	ldr	r3, [r3, #0]
 80186ec:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 80186ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80186f0:	2b00      	cmp	r3, #0
 80186f2:	d1e9      	bne.n	80186c8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80186f4:	6a3b      	ldr	r3, [r7, #32]
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	d022      	beq.n	8018740 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80186fa:	68fb      	ldr	r3, [r7, #12]
 80186fc:	685b      	ldr	r3, [r3, #4]
 80186fe:	2b00      	cmp	r3, #0
 8018700:	d106      	bne.n	8018710 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8018702:	4b15      	ldr	r3, [pc, #84]	; (8018758 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018704:	f240 12df 	movw	r2, #479	; 0x1df
 8018708:	4917      	ldr	r1, [pc, #92]	; (8018768 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801870a:	4815      	ldr	r0, [pc, #84]	; (8018760 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801870c:	f001 f97c 	bl	8019a08 <iprintf>
          LWIP_ASSERT("sanity check",
 8018710:	68fb      	ldr	r3, [r7, #12]
 8018712:	685b      	ldr	r3, [r3, #4]
 8018714:	685b      	ldr	r3, [r3, #4]
 8018716:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018718:	429a      	cmp	r2, r3
 801871a:	d106      	bne.n	801872a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801871c:	4b0e      	ldr	r3, [pc, #56]	; (8018758 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801871e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8018722:	4911      	ldr	r1, [pc, #68]	; (8018768 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8018724:	480e      	ldr	r0, [pc, #56]	; (8018760 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8018726:	f001 f96f 	bl	8019a08 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801872a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801872c:	681b      	ldr	r3, [r3, #0]
 801872e:	2b00      	cmp	r3, #0
 8018730:	d006      	beq.n	8018740 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8018732:	4b09      	ldr	r3, [pc, #36]	; (8018758 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8018734:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8018738:	490c      	ldr	r1, [pc, #48]	; (801876c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801873a:	4809      	ldr	r0, [pc, #36]	; (8018760 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801873c:	f001 f964 	bl	8019a08 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8018740:	6a3b      	ldr	r3, [r7, #32]
 8018742:	2b00      	cmp	r3, #0
 8018744:	bf14      	ite	ne
 8018746:	2301      	movne	r3, #1
 8018748:	2300      	moveq	r3, #0
 801874a:	b2db      	uxtb	r3, r3
 801874c:	e000      	b.n	8018750 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801874e:	2300      	movs	r3, #0
}
 8018750:	4618      	mov	r0, r3
 8018752:	3730      	adds	r7, #48	; 0x30
 8018754:	46bd      	mov	sp, r7
 8018756:	bd80      	pop	{r7, pc}
 8018758:	0801eafc 	.word	0x0801eafc
 801875c:	0801ebe0 	.word	0x0801ebe0
 8018760:	0801eb44 	.word	0x0801eb44
 8018764:	0801ec00 	.word	0x0801ec00
 8018768:	0801ec38 	.word	0x0801ec38
 801876c:	0801ec48 	.word	0x0801ec48

08018770 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8018770:	b580      	push	{r7, lr}
 8018772:	b08e      	sub	sp, #56	; 0x38
 8018774:	af00      	add	r7, sp, #0
 8018776:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8018778:	687b      	ldr	r3, [r7, #4]
 801877a:	685b      	ldr	r3, [r3, #4]
 801877c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801877e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018780:	781b      	ldrb	r3, [r3, #0]
 8018782:	f003 030f 	and.w	r3, r3, #15
 8018786:	b2db      	uxtb	r3, r3
 8018788:	009b      	lsls	r3, r3, #2
 801878a:	b2db      	uxtb	r3, r3
 801878c:	2b14      	cmp	r3, #20
 801878e:	f040 8171 	bne.w	8018a74 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8018792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018794:	88db      	ldrh	r3, [r3, #6]
 8018796:	b29b      	uxth	r3, r3
 8018798:	4618      	mov	r0, r3
 801879a:	f7f6 fe79 	bl	800f490 <lwip_htons>
 801879e:	4603      	mov	r3, r0
 80187a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80187a4:	b29b      	uxth	r3, r3
 80187a6:	00db      	lsls	r3, r3, #3
 80187a8:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 80187aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187ac:	885b      	ldrh	r3, [r3, #2]
 80187ae:	b29b      	uxth	r3, r3
 80187b0:	4618      	mov	r0, r3
 80187b2:	f7f6 fe6d 	bl	800f490 <lwip_htons>
 80187b6:	4603      	mov	r3, r0
 80187b8:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 80187ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80187bc:	781b      	ldrb	r3, [r3, #0]
 80187be:	f003 030f 	and.w	r3, r3, #15
 80187c2:	b2db      	uxtb	r3, r3
 80187c4:	009b      	lsls	r3, r3, #2
 80187c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 80187ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80187ce:	b29b      	uxth	r3, r3
 80187d0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80187d2:	429a      	cmp	r2, r3
 80187d4:	f0c0 8150 	bcc.w	8018a78 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80187d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80187dc:	b29b      	uxth	r3, r3
 80187de:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80187e0:	1ad3      	subs	r3, r2, r3
 80187e2:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80187e4:	6878      	ldr	r0, [r7, #4]
 80187e6:	f7f8 fabf 	bl	8010d68 <pbuf_clen>
 80187ea:	4603      	mov	r3, r0
 80187ec:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80187ee:	4b8c      	ldr	r3, [pc, #560]	; (8018a20 <ip4_reass+0x2b0>)
 80187f0:	881b      	ldrh	r3, [r3, #0]
 80187f2:	461a      	mov	r2, r3
 80187f4:	8c3b      	ldrh	r3, [r7, #32]
 80187f6:	4413      	add	r3, r2
 80187f8:	2b0a      	cmp	r3, #10
 80187fa:	dd10      	ble.n	801881e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80187fc:	8c3b      	ldrh	r3, [r7, #32]
 80187fe:	4619      	mov	r1, r3
 8018800:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018802:	f7ff fd81 	bl	8018308 <ip_reass_remove_oldest_datagram>
 8018806:	4603      	mov	r3, r0
 8018808:	2b00      	cmp	r3, #0
 801880a:	f000 8137 	beq.w	8018a7c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801880e:	4b84      	ldr	r3, [pc, #528]	; (8018a20 <ip4_reass+0x2b0>)
 8018810:	881b      	ldrh	r3, [r3, #0]
 8018812:	461a      	mov	r2, r3
 8018814:	8c3b      	ldrh	r3, [r7, #32]
 8018816:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8018818:	2b0a      	cmp	r3, #10
 801881a:	f300 812f 	bgt.w	8018a7c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801881e:	4b81      	ldr	r3, [pc, #516]	; (8018a24 <ip4_reass+0x2b4>)
 8018820:	681b      	ldr	r3, [r3, #0]
 8018822:	633b      	str	r3, [r7, #48]	; 0x30
 8018824:	e015      	b.n	8018852 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8018826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018828:	695a      	ldr	r2, [r3, #20]
 801882a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801882c:	68db      	ldr	r3, [r3, #12]
 801882e:	429a      	cmp	r2, r3
 8018830:	d10c      	bne.n	801884c <ip4_reass+0xdc>
 8018832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018834:	699a      	ldr	r2, [r3, #24]
 8018836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018838:	691b      	ldr	r3, [r3, #16]
 801883a:	429a      	cmp	r2, r3
 801883c:	d106      	bne.n	801884c <ip4_reass+0xdc>
 801883e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018840:	899a      	ldrh	r2, [r3, #12]
 8018842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018844:	889b      	ldrh	r3, [r3, #4]
 8018846:	b29b      	uxth	r3, r3
 8018848:	429a      	cmp	r2, r3
 801884a:	d006      	beq.n	801885a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801884c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801884e:	681b      	ldr	r3, [r3, #0]
 8018850:	633b      	str	r3, [r7, #48]	; 0x30
 8018852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018854:	2b00      	cmp	r3, #0
 8018856:	d1e6      	bne.n	8018826 <ip4_reass+0xb6>
 8018858:	e000      	b.n	801885c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801885a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801885c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801885e:	2b00      	cmp	r3, #0
 8018860:	d109      	bne.n	8018876 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8018862:	8c3b      	ldrh	r3, [r7, #32]
 8018864:	4619      	mov	r1, r3
 8018866:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018868:	f7ff fdb0 	bl	80183cc <ip_reass_enqueue_new_datagram>
 801886c:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801886e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018870:	2b00      	cmp	r3, #0
 8018872:	d11c      	bne.n	80188ae <ip4_reass+0x13e>
      goto nullreturn;
 8018874:	e105      	b.n	8018a82 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8018876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018878:	88db      	ldrh	r3, [r3, #6]
 801887a:	b29b      	uxth	r3, r3
 801887c:	4618      	mov	r0, r3
 801887e:	f7f6 fe07 	bl	800f490 <lwip_htons>
 8018882:	4603      	mov	r3, r0
 8018884:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018888:	2b00      	cmp	r3, #0
 801888a:	d110      	bne.n	80188ae <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801888c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801888e:	89db      	ldrh	r3, [r3, #14]
 8018890:	4618      	mov	r0, r3
 8018892:	f7f6 fdfd 	bl	800f490 <lwip_htons>
 8018896:	4603      	mov	r3, r0
 8018898:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801889c:	2b00      	cmp	r3, #0
 801889e:	d006      	beq.n	80188ae <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80188a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80188a2:	3308      	adds	r3, #8
 80188a4:	2214      	movs	r2, #20
 80188a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80188a8:	4618      	mov	r0, r3
 80188aa:	f001 fa7c 	bl	8019da6 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 80188ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80188b0:	88db      	ldrh	r3, [r3, #6]
 80188b2:	b29b      	uxth	r3, r3
 80188b4:	f003 0320 	and.w	r3, r3, #32
 80188b8:	2b00      	cmp	r3, #0
 80188ba:	bf0c      	ite	eq
 80188bc:	2301      	moveq	r3, #1
 80188be:	2300      	movne	r3, #0
 80188c0:	b2db      	uxtb	r3, r3
 80188c2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80188c4:	69fb      	ldr	r3, [r7, #28]
 80188c6:	2b00      	cmp	r3, #0
 80188c8:	d00e      	beq.n	80188e8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80188ca:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80188cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80188ce:	4413      	add	r3, r2
 80188d0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80188d2:	8b7a      	ldrh	r2, [r7, #26]
 80188d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80188d6:	429a      	cmp	r2, r3
 80188d8:	f0c0 80a0 	bcc.w	8018a1c <ip4_reass+0x2ac>
 80188dc:	8b7b      	ldrh	r3, [r7, #26]
 80188de:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 80188e2:	4293      	cmp	r3, r2
 80188e4:	f200 809a 	bhi.w	8018a1c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80188e8:	69fa      	ldr	r2, [r7, #28]
 80188ea:	6879      	ldr	r1, [r7, #4]
 80188ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80188ee:	f7ff fdd5 	bl	801849c <ip_reass_chain_frag_into_datagram_and_validate>
 80188f2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80188f4:	697b      	ldr	r3, [r7, #20]
 80188f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80188fa:	f000 809b 	beq.w	8018a34 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80188fe:	4b48      	ldr	r3, [pc, #288]	; (8018a20 <ip4_reass+0x2b0>)
 8018900:	881a      	ldrh	r2, [r3, #0]
 8018902:	8c3b      	ldrh	r3, [r7, #32]
 8018904:	4413      	add	r3, r2
 8018906:	b29a      	uxth	r2, r3
 8018908:	4b45      	ldr	r3, [pc, #276]	; (8018a20 <ip4_reass+0x2b0>)
 801890a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801890c:	69fb      	ldr	r3, [r7, #28]
 801890e:	2b00      	cmp	r3, #0
 8018910:	d00d      	beq.n	801892e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8018912:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8018914:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018916:	4413      	add	r3, r2
 8018918:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801891a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801891c:	8a7a      	ldrh	r2, [r7, #18]
 801891e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8018920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018922:	7f9b      	ldrb	r3, [r3, #30]
 8018924:	f043 0301 	orr.w	r3, r3, #1
 8018928:	b2da      	uxtb	r2, r3
 801892a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801892c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801892e:	697b      	ldr	r3, [r7, #20]
 8018930:	2b01      	cmp	r3, #1
 8018932:	d171      	bne.n	8018a18 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8018934:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018936:	8b9b      	ldrh	r3, [r3, #28]
 8018938:	3314      	adds	r3, #20
 801893a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801893c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801893e:	685b      	ldr	r3, [r3, #4]
 8018940:	685b      	ldr	r3, [r3, #4]
 8018942:	681b      	ldr	r3, [r3, #0]
 8018944:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8018946:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018948:	685b      	ldr	r3, [r3, #4]
 801894a:	685b      	ldr	r3, [r3, #4]
 801894c:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801894e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018950:	3308      	adds	r3, #8
 8018952:	2214      	movs	r2, #20
 8018954:	4619      	mov	r1, r3
 8018956:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018958:	f001 fa25 	bl	8019da6 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801895c:	8a3b      	ldrh	r3, [r7, #16]
 801895e:	4618      	mov	r0, r3
 8018960:	f7f6 fd96 	bl	800f490 <lwip_htons>
 8018964:	4603      	mov	r3, r0
 8018966:	461a      	mov	r2, r3
 8018968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801896a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801896c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801896e:	2200      	movs	r2, #0
 8018970:	719a      	strb	r2, [r3, #6]
 8018972:	2200      	movs	r2, #0
 8018974:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8018976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018978:	2200      	movs	r2, #0
 801897a:	729a      	strb	r2, [r3, #10]
 801897c:	2200      	movs	r2, #0
 801897e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8018980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018982:	685b      	ldr	r3, [r3, #4]
 8018984:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8018986:	e00d      	b.n	80189a4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8018988:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801898a:	685b      	ldr	r3, [r3, #4]
 801898c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801898e:	2114      	movs	r1, #20
 8018990:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8018992:	f7f8 f8db 	bl	8010b4c <pbuf_remove_header>
      pbuf_cat(p, r);
 8018996:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8018998:	6878      	ldr	r0, [r7, #4]
 801899a:	f7f8 fa1f 	bl	8010ddc <pbuf_cat>
      r = iprh->next_pbuf;
 801899e:	68fb      	ldr	r3, [r7, #12]
 80189a0:	681b      	ldr	r3, [r3, #0]
 80189a2:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 80189a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	d1ee      	bne.n	8018988 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 80189aa:	4b1e      	ldr	r3, [pc, #120]	; (8018a24 <ip4_reass+0x2b4>)
 80189ac:	681b      	ldr	r3, [r3, #0]
 80189ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80189b0:	429a      	cmp	r2, r3
 80189b2:	d102      	bne.n	80189ba <ip4_reass+0x24a>
      ipr_prev = NULL;
 80189b4:	2300      	movs	r3, #0
 80189b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80189b8:	e010      	b.n	80189dc <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80189ba:	4b1a      	ldr	r3, [pc, #104]	; (8018a24 <ip4_reass+0x2b4>)
 80189bc:	681b      	ldr	r3, [r3, #0]
 80189be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80189c0:	e007      	b.n	80189d2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 80189c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189c4:	681b      	ldr	r3, [r3, #0]
 80189c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80189c8:	429a      	cmp	r2, r3
 80189ca:	d006      	beq.n	80189da <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80189cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189ce:	681b      	ldr	r3, [r3, #0]
 80189d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80189d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189d4:	2b00      	cmp	r3, #0
 80189d6:	d1f4      	bne.n	80189c2 <ip4_reass+0x252>
 80189d8:	e000      	b.n	80189dc <ip4_reass+0x26c>
          break;
 80189da:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80189dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80189de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80189e0:	f7ff fd2e 	bl	8018440 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80189e4:	6878      	ldr	r0, [r7, #4]
 80189e6:	f7f8 f9bf 	bl	8010d68 <pbuf_clen>
 80189ea:	4603      	mov	r3, r0
 80189ec:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80189ee:	4b0c      	ldr	r3, [pc, #48]	; (8018a20 <ip4_reass+0x2b0>)
 80189f0:	881b      	ldrh	r3, [r3, #0]
 80189f2:	8c3a      	ldrh	r2, [r7, #32]
 80189f4:	429a      	cmp	r2, r3
 80189f6:	d906      	bls.n	8018a06 <ip4_reass+0x296>
 80189f8:	4b0b      	ldr	r3, [pc, #44]	; (8018a28 <ip4_reass+0x2b8>)
 80189fa:	f240 229b 	movw	r2, #667	; 0x29b
 80189fe:	490b      	ldr	r1, [pc, #44]	; (8018a2c <ip4_reass+0x2bc>)
 8018a00:	480b      	ldr	r0, [pc, #44]	; (8018a30 <ip4_reass+0x2c0>)
 8018a02:	f001 f801 	bl	8019a08 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8018a06:	4b06      	ldr	r3, [pc, #24]	; (8018a20 <ip4_reass+0x2b0>)
 8018a08:	881a      	ldrh	r2, [r3, #0]
 8018a0a:	8c3b      	ldrh	r3, [r7, #32]
 8018a0c:	1ad3      	subs	r3, r2, r3
 8018a0e:	b29a      	uxth	r2, r3
 8018a10:	4b03      	ldr	r3, [pc, #12]	; (8018a20 <ip4_reass+0x2b0>)
 8018a12:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8018a14:	687b      	ldr	r3, [r7, #4]
 8018a16:	e038      	b.n	8018a8a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8018a18:	2300      	movs	r3, #0
 8018a1a:	e036      	b.n	8018a8a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8018a1c:	bf00      	nop
 8018a1e:	e00a      	b.n	8018a36 <ip4_reass+0x2c6>
 8018a20:	20007204 	.word	0x20007204
 8018a24:	20007200 	.word	0x20007200
 8018a28:	0801eafc 	.word	0x0801eafc
 8018a2c:	0801ec6c 	.word	0x0801ec6c
 8018a30:	0801eb44 	.word	0x0801eb44
    goto nullreturn_ipr;
 8018a34:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8018a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	d106      	bne.n	8018a4a <ip4_reass+0x2da>
 8018a3c:	4b15      	ldr	r3, [pc, #84]	; (8018a94 <ip4_reass+0x324>)
 8018a3e:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8018a42:	4915      	ldr	r1, [pc, #84]	; (8018a98 <ip4_reass+0x328>)
 8018a44:	4815      	ldr	r0, [pc, #84]	; (8018a9c <ip4_reass+0x32c>)
 8018a46:	f000 ffdf 	bl	8019a08 <iprintf>
  if (ipr->p == NULL) {
 8018a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a4c:	685b      	ldr	r3, [r3, #4]
 8018a4e:	2b00      	cmp	r3, #0
 8018a50:	d116      	bne.n	8018a80 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8018a52:	4b13      	ldr	r3, [pc, #76]	; (8018aa0 <ip4_reass+0x330>)
 8018a54:	681b      	ldr	r3, [r3, #0]
 8018a56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018a58:	429a      	cmp	r2, r3
 8018a5a:	d006      	beq.n	8018a6a <ip4_reass+0x2fa>
 8018a5c:	4b0d      	ldr	r3, [pc, #52]	; (8018a94 <ip4_reass+0x324>)
 8018a5e:	f240 22ab 	movw	r2, #683	; 0x2ab
 8018a62:	4910      	ldr	r1, [pc, #64]	; (8018aa4 <ip4_reass+0x334>)
 8018a64:	480d      	ldr	r0, [pc, #52]	; (8018a9c <ip4_reass+0x32c>)
 8018a66:	f000 ffcf 	bl	8019a08 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8018a6a:	2100      	movs	r1, #0
 8018a6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018a6e:	f7ff fce7 	bl	8018440 <ip_reass_dequeue_datagram>
 8018a72:	e006      	b.n	8018a82 <ip4_reass+0x312>
    goto nullreturn;
 8018a74:	bf00      	nop
 8018a76:	e004      	b.n	8018a82 <ip4_reass+0x312>
    goto nullreturn;
 8018a78:	bf00      	nop
 8018a7a:	e002      	b.n	8018a82 <ip4_reass+0x312>
      goto nullreturn;
 8018a7c:	bf00      	nop
 8018a7e:	e000      	b.n	8018a82 <ip4_reass+0x312>
  }

nullreturn:
 8018a80:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8018a82:	6878      	ldr	r0, [r7, #4]
 8018a84:	f7f8 f8e8 	bl	8010c58 <pbuf_free>
  return NULL;
 8018a88:	2300      	movs	r3, #0
}
 8018a8a:	4618      	mov	r0, r3
 8018a8c:	3738      	adds	r7, #56	; 0x38
 8018a8e:	46bd      	mov	sp, r7
 8018a90:	bd80      	pop	{r7, pc}
 8018a92:	bf00      	nop
 8018a94:	0801eafc 	.word	0x0801eafc
 8018a98:	0801ec88 	.word	0x0801ec88
 8018a9c:	0801eb44 	.word	0x0801eb44
 8018aa0:	20007200 	.word	0x20007200
 8018aa4:	0801ec94 	.word	0x0801ec94

08018aa8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8018aa8:	b580      	push	{r7, lr}
 8018aaa:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8018aac:	2005      	movs	r0, #5
 8018aae:	f7f7 fa0d 	bl	800fecc <memp_malloc>
 8018ab2:	4603      	mov	r3, r0
}
 8018ab4:	4618      	mov	r0, r3
 8018ab6:	bd80      	pop	{r7, pc}

08018ab8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8018ab8:	b580      	push	{r7, lr}
 8018aba:	b082      	sub	sp, #8
 8018abc:	af00      	add	r7, sp, #0
 8018abe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8018ac0:	687b      	ldr	r3, [r7, #4]
 8018ac2:	2b00      	cmp	r3, #0
 8018ac4:	d106      	bne.n	8018ad4 <ip_frag_free_pbuf_custom_ref+0x1c>
 8018ac6:	4b07      	ldr	r3, [pc, #28]	; (8018ae4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8018ac8:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8018acc:	4906      	ldr	r1, [pc, #24]	; (8018ae8 <ip_frag_free_pbuf_custom_ref+0x30>)
 8018ace:	4807      	ldr	r0, [pc, #28]	; (8018aec <ip_frag_free_pbuf_custom_ref+0x34>)
 8018ad0:	f000 ff9a 	bl	8019a08 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8018ad4:	6879      	ldr	r1, [r7, #4]
 8018ad6:	2005      	movs	r0, #5
 8018ad8:	f7f7 fa68 	bl	800ffac <memp_free>
}
 8018adc:	bf00      	nop
 8018ade:	3708      	adds	r7, #8
 8018ae0:	46bd      	mov	sp, r7
 8018ae2:	bd80      	pop	{r7, pc}
 8018ae4:	0801eafc 	.word	0x0801eafc
 8018ae8:	0801ecb4 	.word	0x0801ecb4
 8018aec:	0801eb44 	.word	0x0801eb44

08018af0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8018af0:	b580      	push	{r7, lr}
 8018af2:	b084      	sub	sp, #16
 8018af4:	af00      	add	r7, sp, #0
 8018af6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8018af8:	687b      	ldr	r3, [r7, #4]
 8018afa:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8018afc:	68fb      	ldr	r3, [r7, #12]
 8018afe:	2b00      	cmp	r3, #0
 8018b00:	d106      	bne.n	8018b10 <ipfrag_free_pbuf_custom+0x20>
 8018b02:	4b11      	ldr	r3, [pc, #68]	; (8018b48 <ipfrag_free_pbuf_custom+0x58>)
 8018b04:	f240 22ce 	movw	r2, #718	; 0x2ce
 8018b08:	4910      	ldr	r1, [pc, #64]	; (8018b4c <ipfrag_free_pbuf_custom+0x5c>)
 8018b0a:	4811      	ldr	r0, [pc, #68]	; (8018b50 <ipfrag_free_pbuf_custom+0x60>)
 8018b0c:	f000 ff7c 	bl	8019a08 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8018b10:	68fa      	ldr	r2, [r7, #12]
 8018b12:	687b      	ldr	r3, [r7, #4]
 8018b14:	429a      	cmp	r2, r3
 8018b16:	d006      	beq.n	8018b26 <ipfrag_free_pbuf_custom+0x36>
 8018b18:	4b0b      	ldr	r3, [pc, #44]	; (8018b48 <ipfrag_free_pbuf_custom+0x58>)
 8018b1a:	f240 22cf 	movw	r2, #719	; 0x2cf
 8018b1e:	490d      	ldr	r1, [pc, #52]	; (8018b54 <ipfrag_free_pbuf_custom+0x64>)
 8018b20:	480b      	ldr	r0, [pc, #44]	; (8018b50 <ipfrag_free_pbuf_custom+0x60>)
 8018b22:	f000 ff71 	bl	8019a08 <iprintf>
  if (pcr->original != NULL) {
 8018b26:	68fb      	ldr	r3, [r7, #12]
 8018b28:	695b      	ldr	r3, [r3, #20]
 8018b2a:	2b00      	cmp	r3, #0
 8018b2c:	d004      	beq.n	8018b38 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8018b2e:	68fb      	ldr	r3, [r7, #12]
 8018b30:	695b      	ldr	r3, [r3, #20]
 8018b32:	4618      	mov	r0, r3
 8018b34:	f7f8 f890 	bl	8010c58 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8018b38:	68f8      	ldr	r0, [r7, #12]
 8018b3a:	f7ff ffbd 	bl	8018ab8 <ip_frag_free_pbuf_custom_ref>
}
 8018b3e:	bf00      	nop
 8018b40:	3710      	adds	r7, #16
 8018b42:	46bd      	mov	sp, r7
 8018b44:	bd80      	pop	{r7, pc}
 8018b46:	bf00      	nop
 8018b48:	0801eafc 	.word	0x0801eafc
 8018b4c:	0801ecc0 	.word	0x0801ecc0
 8018b50:	0801eb44 	.word	0x0801eb44
 8018b54:	0801eccc 	.word	0x0801eccc

08018b58 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8018b58:	b580      	push	{r7, lr}
 8018b5a:	b094      	sub	sp, #80	; 0x50
 8018b5c:	af02      	add	r7, sp, #8
 8018b5e:	60f8      	str	r0, [r7, #12]
 8018b60:	60b9      	str	r1, [r7, #8]
 8018b62:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8018b64:	2300      	movs	r3, #0
 8018b66:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8018b6a:	68bb      	ldr	r3, [r7, #8]
 8018b6c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8018b6e:	3b14      	subs	r3, #20
 8018b70:	2b00      	cmp	r3, #0
 8018b72:	da00      	bge.n	8018b76 <ip4_frag+0x1e>
 8018b74:	3307      	adds	r3, #7
 8018b76:	10db      	asrs	r3, r3, #3
 8018b78:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8018b7a:	2314      	movs	r3, #20
 8018b7c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8018b7e:	68fb      	ldr	r3, [r7, #12]
 8018b80:	685b      	ldr	r3, [r3, #4]
 8018b82:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 8018b84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018b86:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8018b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018b8a:	781b      	ldrb	r3, [r3, #0]
 8018b8c:	f003 030f 	and.w	r3, r3, #15
 8018b90:	b2db      	uxtb	r3, r3
 8018b92:	009b      	lsls	r3, r3, #2
 8018b94:	b2db      	uxtb	r3, r3
 8018b96:	2b14      	cmp	r3, #20
 8018b98:	d002      	beq.n	8018ba0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8018b9a:	f06f 0305 	mvn.w	r3, #5
 8018b9e:	e110      	b.n	8018dc2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8018ba0:	68fb      	ldr	r3, [r7, #12]
 8018ba2:	895b      	ldrh	r3, [r3, #10]
 8018ba4:	2b13      	cmp	r3, #19
 8018ba6:	d809      	bhi.n	8018bbc <ip4_frag+0x64>
 8018ba8:	4b88      	ldr	r3, [pc, #544]	; (8018dcc <ip4_frag+0x274>)
 8018baa:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8018bae:	4988      	ldr	r1, [pc, #544]	; (8018dd0 <ip4_frag+0x278>)
 8018bb0:	4888      	ldr	r0, [pc, #544]	; (8018dd4 <ip4_frag+0x27c>)
 8018bb2:	f000 ff29 	bl	8019a08 <iprintf>
 8018bb6:	f06f 0305 	mvn.w	r3, #5
 8018bba:	e102      	b.n	8018dc2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8018bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018bbe:	88db      	ldrh	r3, [r3, #6]
 8018bc0:	b29b      	uxth	r3, r3
 8018bc2:	4618      	mov	r0, r3
 8018bc4:	f7f6 fc64 	bl	800f490 <lwip_htons>
 8018bc8:	4603      	mov	r3, r0
 8018bca:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 8018bcc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018bce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018bd2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8018bd6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018bd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8018bdc:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8018bde:	68fb      	ldr	r3, [r7, #12]
 8018be0:	891b      	ldrh	r3, [r3, #8]
 8018be2:	3b14      	subs	r3, #20
 8018be4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 8018be8:	e0e1      	b.n	8018dae <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8018bea:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018bec:	00db      	lsls	r3, r3, #3
 8018bee:	b29b      	uxth	r3, r3
 8018bf0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018bf4:	4293      	cmp	r3, r2
 8018bf6:	bf28      	it	cs
 8018bf8:	4613      	movcs	r3, r2
 8018bfa:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8018bfc:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018c00:	2114      	movs	r1, #20
 8018c02:	200e      	movs	r0, #14
 8018c04:	f7f7 fd44 	bl	8010690 <pbuf_alloc>
 8018c08:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 8018c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c0c:	2b00      	cmp	r3, #0
 8018c0e:	f000 80d5 	beq.w	8018dbc <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8018c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c14:	895b      	ldrh	r3, [r3, #10]
 8018c16:	2b13      	cmp	r3, #19
 8018c18:	d806      	bhi.n	8018c28 <ip4_frag+0xd0>
 8018c1a:	4b6c      	ldr	r3, [pc, #432]	; (8018dcc <ip4_frag+0x274>)
 8018c1c:	f44f 7249 	mov.w	r2, #804	; 0x324
 8018c20:	496d      	ldr	r1, [pc, #436]	; (8018dd8 <ip4_frag+0x280>)
 8018c22:	486c      	ldr	r0, [pc, #432]	; (8018dd4 <ip4_frag+0x27c>)
 8018c24:	f000 fef0 	bl	8019a08 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8018c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c2a:	685b      	ldr	r3, [r3, #4]
 8018c2c:	2214      	movs	r2, #20
 8018c2e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8018c30:	4618      	mov	r0, r3
 8018c32:	f001 f8b8 	bl	8019da6 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8018c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018c38:	685b      	ldr	r3, [r3, #4]
 8018c3a:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 8018c3c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018c3e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 8018c42:	e064      	b.n	8018d0e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8018c44:	68fb      	ldr	r3, [r7, #12]
 8018c46:	895a      	ldrh	r2, [r3, #10]
 8018c48:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018c4a:	1ad3      	subs	r3, r2, r3
 8018c4c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8018c4e:	68fb      	ldr	r3, [r7, #12]
 8018c50:	895b      	ldrh	r3, [r3, #10]
 8018c52:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018c54:	429a      	cmp	r2, r3
 8018c56:	d906      	bls.n	8018c66 <ip4_frag+0x10e>
 8018c58:	4b5c      	ldr	r3, [pc, #368]	; (8018dcc <ip4_frag+0x274>)
 8018c5a:	f240 322d 	movw	r2, #813	; 0x32d
 8018c5e:	495f      	ldr	r1, [pc, #380]	; (8018ddc <ip4_frag+0x284>)
 8018c60:	485c      	ldr	r0, [pc, #368]	; (8018dd4 <ip4_frag+0x27c>)
 8018c62:	f000 fed1 	bl	8019a08 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8018c66:	8bfa      	ldrh	r2, [r7, #30]
 8018c68:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018c6c:	4293      	cmp	r3, r2
 8018c6e:	bf28      	it	cs
 8018c70:	4613      	movcs	r3, r2
 8018c72:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8018c76:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018c7a:	2b00      	cmp	r3, #0
 8018c7c:	d105      	bne.n	8018c8a <ip4_frag+0x132>
        poff = 0;
 8018c7e:	2300      	movs	r3, #0
 8018c80:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8018c82:	68fb      	ldr	r3, [r7, #12]
 8018c84:	681b      	ldr	r3, [r3, #0]
 8018c86:	60fb      	str	r3, [r7, #12]
        continue;
 8018c88:	e041      	b.n	8018d0e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8018c8a:	f7ff ff0d 	bl	8018aa8 <ip_frag_alloc_pbuf_custom_ref>
 8018c8e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8018c90:	69bb      	ldr	r3, [r7, #24]
 8018c92:	2b00      	cmp	r3, #0
 8018c94:	d103      	bne.n	8018c9e <ip4_frag+0x146>
        pbuf_free(rambuf);
 8018c96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018c98:	f7f7 ffde 	bl	8010c58 <pbuf_free>
        goto memerr;
 8018c9c:	e08f      	b.n	8018dbe <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018c9e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8018ca0:	68fb      	ldr	r3, [r7, #12]
 8018ca2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8018ca4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018ca6:	4413      	add	r3, r2
 8018ca8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 8018cac:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8018cb0:	9201      	str	r2, [sp, #4]
 8018cb2:	9300      	str	r3, [sp, #0]
 8018cb4:	4603      	mov	r3, r0
 8018cb6:	2241      	movs	r2, #65	; 0x41
 8018cb8:	2000      	movs	r0, #0
 8018cba:	f7f7 fe15 	bl	80108e8 <pbuf_alloced_custom>
 8018cbe:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8018cc0:	697b      	ldr	r3, [r7, #20]
 8018cc2:	2b00      	cmp	r3, #0
 8018cc4:	d106      	bne.n	8018cd4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8018cc6:	69b8      	ldr	r0, [r7, #24]
 8018cc8:	f7ff fef6 	bl	8018ab8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8018ccc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018cce:	f7f7 ffc3 	bl	8010c58 <pbuf_free>
        goto memerr;
 8018cd2:	e074      	b.n	8018dbe <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8018cd4:	68f8      	ldr	r0, [r7, #12]
 8018cd6:	f7f8 f85f 	bl	8010d98 <pbuf_ref>
      pcr->original = p;
 8018cda:	69bb      	ldr	r3, [r7, #24]
 8018cdc:	68fa      	ldr	r2, [r7, #12]
 8018cde:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8018ce0:	69bb      	ldr	r3, [r7, #24]
 8018ce2:	4a3f      	ldr	r2, [pc, #252]	; (8018de0 <ip4_frag+0x288>)
 8018ce4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8018ce6:	6979      	ldr	r1, [r7, #20]
 8018ce8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018cea:	f7f8 f877 	bl	8010ddc <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8018cee:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8018cf2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018cf6:	1ad3      	subs	r3, r2, r3
 8018cf8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 8018cfc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018d00:	2b00      	cmp	r3, #0
 8018d02:	d004      	beq.n	8018d0e <ip4_frag+0x1b6>
        poff = 0;
 8018d04:	2300      	movs	r3, #0
 8018d06:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 8018d08:	68fb      	ldr	r3, [r7, #12]
 8018d0a:	681b      	ldr	r3, [r3, #0]
 8018d0c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8018d0e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8018d12:	2b00      	cmp	r3, #0
 8018d14:	d196      	bne.n	8018c44 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8018d16:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018d18:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8018d1c:	4413      	add	r3, r2
 8018d1e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8018d20:	68bb      	ldr	r3, [r7, #8]
 8018d22:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8018d24:	f1a3 0213 	sub.w	r2, r3, #19
 8018d28:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018d2c:	429a      	cmp	r2, r3
 8018d2e:	bfcc      	ite	gt
 8018d30:	2301      	movgt	r3, #1
 8018d32:	2300      	movle	r3, #0
 8018d34:	b2db      	uxtb	r3, r3
 8018d36:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8018d38:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8018d3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8018d40:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 8018d42:	6a3b      	ldr	r3, [r7, #32]
 8018d44:	2b00      	cmp	r3, #0
 8018d46:	d002      	beq.n	8018d4e <ip4_frag+0x1f6>
 8018d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018d4a:	2b00      	cmp	r3, #0
 8018d4c:	d003      	beq.n	8018d56 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8018d4e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018d50:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8018d54:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8018d56:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018d58:	4618      	mov	r0, r3
 8018d5a:	f7f6 fb99 	bl	800f490 <lwip_htons>
 8018d5e:	4603      	mov	r3, r0
 8018d60:	461a      	mov	r2, r3
 8018d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d64:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8018d66:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018d68:	3314      	adds	r3, #20
 8018d6a:	b29b      	uxth	r3, r3
 8018d6c:	4618      	mov	r0, r3
 8018d6e:	f7f6 fb8f 	bl	800f490 <lwip_htons>
 8018d72:	4603      	mov	r3, r0
 8018d74:	461a      	mov	r2, r3
 8018d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d78:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8018d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018d7c:	2200      	movs	r2, #0
 8018d7e:	729a      	strb	r2, [r3, #10]
 8018d80:	2200      	movs	r2, #0
 8018d82:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8018d84:	68bb      	ldr	r3, [r7, #8]
 8018d86:	695b      	ldr	r3, [r3, #20]
 8018d88:	687a      	ldr	r2, [r7, #4]
 8018d8a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018d8c:	68b8      	ldr	r0, [r7, #8]
 8018d8e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8018d90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018d92:	f7f7 ff61 	bl	8010c58 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8018d96:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018d9a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018d9c:	1ad3      	subs	r3, r2, r3
 8018d9e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 8018da2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018da6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018da8:	4413      	add	r3, r2
 8018daa:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 8018dae:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018db2:	2b00      	cmp	r3, #0
 8018db4:	f47f af19 	bne.w	8018bea <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8018db8:	2300      	movs	r3, #0
 8018dba:	e002      	b.n	8018dc2 <ip4_frag+0x26a>
      goto memerr;
 8018dbc:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8018dbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018dc2:	4618      	mov	r0, r3
 8018dc4:	3748      	adds	r7, #72	; 0x48
 8018dc6:	46bd      	mov	sp, r7
 8018dc8:	bd80      	pop	{r7, pc}
 8018dca:	bf00      	nop
 8018dcc:	0801eafc 	.word	0x0801eafc
 8018dd0:	0801ecd8 	.word	0x0801ecd8
 8018dd4:	0801eb44 	.word	0x0801eb44
 8018dd8:	0801ecf4 	.word	0x0801ecf4
 8018ddc:	0801ed14 	.word	0x0801ed14
 8018de0:	08018af1 	.word	0x08018af1

08018de4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8018de4:	b580      	push	{r7, lr}
 8018de6:	b086      	sub	sp, #24
 8018de8:	af00      	add	r7, sp, #0
 8018dea:	6078      	str	r0, [r7, #4]
 8018dec:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8018dee:	230e      	movs	r3, #14
 8018df0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8018df2:	687b      	ldr	r3, [r7, #4]
 8018df4:	895b      	ldrh	r3, [r3, #10]
 8018df6:	2b0e      	cmp	r3, #14
 8018df8:	d96e      	bls.n	8018ed8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8018dfa:	687b      	ldr	r3, [r7, #4]
 8018dfc:	7bdb      	ldrb	r3, [r3, #15]
 8018dfe:	2b00      	cmp	r3, #0
 8018e00:	d106      	bne.n	8018e10 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8018e02:	683b      	ldr	r3, [r7, #0]
 8018e04:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8018e08:	3301      	adds	r3, #1
 8018e0a:	b2da      	uxtb	r2, r3
 8018e0c:	687b      	ldr	r3, [r7, #4]
 8018e0e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8018e10:	687b      	ldr	r3, [r7, #4]
 8018e12:	685b      	ldr	r3, [r3, #4]
 8018e14:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8018e16:	693b      	ldr	r3, [r7, #16]
 8018e18:	7b1a      	ldrb	r2, [r3, #12]
 8018e1a:	7b5b      	ldrb	r3, [r3, #13]
 8018e1c:	021b      	lsls	r3, r3, #8
 8018e1e:	4313      	orrs	r3, r2
 8018e20:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8018e22:	693b      	ldr	r3, [r7, #16]
 8018e24:	781b      	ldrb	r3, [r3, #0]
 8018e26:	f003 0301 	and.w	r3, r3, #1
 8018e2a:	2b00      	cmp	r3, #0
 8018e2c:	d023      	beq.n	8018e76 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8018e2e:	693b      	ldr	r3, [r7, #16]
 8018e30:	781b      	ldrb	r3, [r3, #0]
 8018e32:	2b01      	cmp	r3, #1
 8018e34:	d10f      	bne.n	8018e56 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018e36:	693b      	ldr	r3, [r7, #16]
 8018e38:	785b      	ldrb	r3, [r3, #1]
 8018e3a:	2b00      	cmp	r3, #0
 8018e3c:	d11b      	bne.n	8018e76 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8018e3e:	693b      	ldr	r3, [r7, #16]
 8018e40:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8018e42:	2b5e      	cmp	r3, #94	; 0x5e
 8018e44:	d117      	bne.n	8018e76 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8018e46:	687b      	ldr	r3, [r7, #4]
 8018e48:	7b5b      	ldrb	r3, [r3, #13]
 8018e4a:	f043 0310 	orr.w	r3, r3, #16
 8018e4e:	b2da      	uxtb	r2, r3
 8018e50:	687b      	ldr	r3, [r7, #4]
 8018e52:	735a      	strb	r2, [r3, #13]
 8018e54:	e00f      	b.n	8018e76 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8018e56:	693b      	ldr	r3, [r7, #16]
 8018e58:	2206      	movs	r2, #6
 8018e5a:	4928      	ldr	r1, [pc, #160]	; (8018efc <ethernet_input+0x118>)
 8018e5c:	4618      	mov	r0, r3
 8018e5e:	f000 ff19 	bl	8019c94 <memcmp>
 8018e62:	4603      	mov	r3, r0
 8018e64:	2b00      	cmp	r3, #0
 8018e66:	d106      	bne.n	8018e76 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8018e68:	687b      	ldr	r3, [r7, #4]
 8018e6a:	7b5b      	ldrb	r3, [r3, #13]
 8018e6c:	f043 0308 	orr.w	r3, r3, #8
 8018e70:	b2da      	uxtb	r2, r3
 8018e72:	687b      	ldr	r3, [r7, #4]
 8018e74:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8018e76:	89fb      	ldrh	r3, [r7, #14]
 8018e78:	2b08      	cmp	r3, #8
 8018e7a:	d003      	beq.n	8018e84 <ethernet_input+0xa0>
 8018e7c:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8018e80:	d014      	beq.n	8018eac <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8018e82:	e032      	b.n	8018eea <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018e84:	683b      	ldr	r3, [r7, #0]
 8018e86:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018e8a:	f003 0308 	and.w	r3, r3, #8
 8018e8e:	2b00      	cmp	r3, #0
 8018e90:	d024      	beq.n	8018edc <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8018e92:	8afb      	ldrh	r3, [r7, #22]
 8018e94:	4619      	mov	r1, r3
 8018e96:	6878      	ldr	r0, [r7, #4]
 8018e98:	f7f7 fe58 	bl	8010b4c <pbuf_remove_header>
 8018e9c:	4603      	mov	r3, r0
 8018e9e:	2b00      	cmp	r3, #0
 8018ea0:	d11e      	bne.n	8018ee0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8018ea2:	6839      	ldr	r1, [r7, #0]
 8018ea4:	6878      	ldr	r0, [r7, #4]
 8018ea6:	f7fe ff21 	bl	8017cec <ip4_input>
      break;
 8018eaa:	e013      	b.n	8018ed4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8018eac:	683b      	ldr	r3, [r7, #0]
 8018eae:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8018eb2:	f003 0308 	and.w	r3, r3, #8
 8018eb6:	2b00      	cmp	r3, #0
 8018eb8:	d014      	beq.n	8018ee4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8018eba:	8afb      	ldrh	r3, [r7, #22]
 8018ebc:	4619      	mov	r1, r3
 8018ebe:	6878      	ldr	r0, [r7, #4]
 8018ec0:	f7f7 fe44 	bl	8010b4c <pbuf_remove_header>
 8018ec4:	4603      	mov	r3, r0
 8018ec6:	2b00      	cmp	r3, #0
 8018ec8:	d10e      	bne.n	8018ee8 <ethernet_input+0x104>
        etharp_input(p, netif);
 8018eca:	6839      	ldr	r1, [r7, #0]
 8018ecc:	6878      	ldr	r0, [r7, #4]
 8018ece:	f7fe f89b 	bl	8017008 <etharp_input>
      break;
 8018ed2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8018ed4:	2300      	movs	r3, #0
 8018ed6:	e00c      	b.n	8018ef2 <ethernet_input+0x10e>
    goto free_and_return;
 8018ed8:	bf00      	nop
 8018eda:	e006      	b.n	8018eea <ethernet_input+0x106>
        goto free_and_return;
 8018edc:	bf00      	nop
 8018ede:	e004      	b.n	8018eea <ethernet_input+0x106>
        goto free_and_return;
 8018ee0:	bf00      	nop
 8018ee2:	e002      	b.n	8018eea <ethernet_input+0x106>
        goto free_and_return;
 8018ee4:	bf00      	nop
 8018ee6:	e000      	b.n	8018eea <ethernet_input+0x106>
        goto free_and_return;
 8018ee8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8018eea:	6878      	ldr	r0, [r7, #4]
 8018eec:	f7f7 feb4 	bl	8010c58 <pbuf_free>
  return ERR_OK;
 8018ef0:	2300      	movs	r3, #0
}
 8018ef2:	4618      	mov	r0, r3
 8018ef4:	3718      	adds	r7, #24
 8018ef6:	46bd      	mov	sp, r7
 8018ef8:	bd80      	pop	{r7, pc}
 8018efa:	bf00      	nop
 8018efc:	0801eef0 	.word	0x0801eef0

08018f00 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8018f00:	b580      	push	{r7, lr}
 8018f02:	b086      	sub	sp, #24
 8018f04:	af00      	add	r7, sp, #0
 8018f06:	60f8      	str	r0, [r7, #12]
 8018f08:	60b9      	str	r1, [r7, #8]
 8018f0a:	607a      	str	r2, [r7, #4]
 8018f0c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8018f0e:	8c3b      	ldrh	r3, [r7, #32]
 8018f10:	4618      	mov	r0, r3
 8018f12:	f7f6 fabd 	bl	800f490 <lwip_htons>
 8018f16:	4603      	mov	r3, r0
 8018f18:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8018f1a:	210e      	movs	r1, #14
 8018f1c:	68b8      	ldr	r0, [r7, #8]
 8018f1e:	f7f7 fe05 	bl	8010b2c <pbuf_add_header>
 8018f22:	4603      	mov	r3, r0
 8018f24:	2b00      	cmp	r3, #0
 8018f26:	d125      	bne.n	8018f74 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8018f28:	68bb      	ldr	r3, [r7, #8]
 8018f2a:	685b      	ldr	r3, [r3, #4]
 8018f2c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8018f2e:	693b      	ldr	r3, [r7, #16]
 8018f30:	8afa      	ldrh	r2, [r7, #22]
 8018f32:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8018f34:	693b      	ldr	r3, [r7, #16]
 8018f36:	2206      	movs	r2, #6
 8018f38:	6839      	ldr	r1, [r7, #0]
 8018f3a:	4618      	mov	r0, r3
 8018f3c:	f000 ff33 	bl	8019da6 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8018f40:	693b      	ldr	r3, [r7, #16]
 8018f42:	3306      	adds	r3, #6
 8018f44:	2206      	movs	r2, #6
 8018f46:	6879      	ldr	r1, [r7, #4]
 8018f48:	4618      	mov	r0, r3
 8018f4a:	f000 ff2c 	bl	8019da6 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8018f4e:	68fb      	ldr	r3, [r7, #12]
 8018f50:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8018f54:	2b06      	cmp	r3, #6
 8018f56:	d006      	beq.n	8018f66 <ethernet_output+0x66>
 8018f58:	4b0a      	ldr	r3, [pc, #40]	; (8018f84 <ethernet_output+0x84>)
 8018f5a:	f44f 7299 	mov.w	r2, #306	; 0x132
 8018f5e:	490a      	ldr	r1, [pc, #40]	; (8018f88 <ethernet_output+0x88>)
 8018f60:	480a      	ldr	r0, [pc, #40]	; (8018f8c <ethernet_output+0x8c>)
 8018f62:	f000 fd51 	bl	8019a08 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8018f66:	68fb      	ldr	r3, [r7, #12]
 8018f68:	699b      	ldr	r3, [r3, #24]
 8018f6a:	68b9      	ldr	r1, [r7, #8]
 8018f6c:	68f8      	ldr	r0, [r7, #12]
 8018f6e:	4798      	blx	r3
 8018f70:	4603      	mov	r3, r0
 8018f72:	e002      	b.n	8018f7a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8018f74:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8018f76:	f06f 0301 	mvn.w	r3, #1
}
 8018f7a:	4618      	mov	r0, r3
 8018f7c:	3718      	adds	r7, #24
 8018f7e:	46bd      	mov	sp, r7
 8018f80:	bd80      	pop	{r7, pc}
 8018f82:	bf00      	nop
 8018f84:	0801ed24 	.word	0x0801ed24
 8018f88:	0801ed5c 	.word	0x0801ed5c
 8018f8c:	0801ed90 	.word	0x0801ed90

08018f90 <rand>:
 8018f90:	4b16      	ldr	r3, [pc, #88]	; (8018fec <rand+0x5c>)
 8018f92:	b510      	push	{r4, lr}
 8018f94:	681c      	ldr	r4, [r3, #0]
 8018f96:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8018f98:	b9b3      	cbnz	r3, 8018fc8 <rand+0x38>
 8018f9a:	2018      	movs	r0, #24
 8018f9c:	f001 fd70 	bl	801aa80 <malloc>
 8018fa0:	4602      	mov	r2, r0
 8018fa2:	6320      	str	r0, [r4, #48]	; 0x30
 8018fa4:	b920      	cbnz	r0, 8018fb0 <rand+0x20>
 8018fa6:	4b12      	ldr	r3, [pc, #72]	; (8018ff0 <rand+0x60>)
 8018fa8:	4812      	ldr	r0, [pc, #72]	; (8018ff4 <rand+0x64>)
 8018faa:	2152      	movs	r1, #82	; 0x52
 8018fac:	f000 ff0a 	bl	8019dc4 <__assert_func>
 8018fb0:	4911      	ldr	r1, [pc, #68]	; (8018ff8 <rand+0x68>)
 8018fb2:	4b12      	ldr	r3, [pc, #72]	; (8018ffc <rand+0x6c>)
 8018fb4:	e9c0 1300 	strd	r1, r3, [r0]
 8018fb8:	4b11      	ldr	r3, [pc, #68]	; (8019000 <rand+0x70>)
 8018fba:	6083      	str	r3, [r0, #8]
 8018fbc:	230b      	movs	r3, #11
 8018fbe:	8183      	strh	r3, [r0, #12]
 8018fc0:	2100      	movs	r1, #0
 8018fc2:	2001      	movs	r0, #1
 8018fc4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8018fc8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8018fca:	480e      	ldr	r0, [pc, #56]	; (8019004 <rand+0x74>)
 8018fcc:	690b      	ldr	r3, [r1, #16]
 8018fce:	694c      	ldr	r4, [r1, #20]
 8018fd0:	4a0d      	ldr	r2, [pc, #52]	; (8019008 <rand+0x78>)
 8018fd2:	4358      	muls	r0, r3
 8018fd4:	fb02 0004 	mla	r0, r2, r4, r0
 8018fd8:	fba3 3202 	umull	r3, r2, r3, r2
 8018fdc:	3301      	adds	r3, #1
 8018fde:	eb40 0002 	adc.w	r0, r0, r2
 8018fe2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8018fe6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8018fea:	bd10      	pop	{r4, pc}
 8018fec:	200000bc 	.word	0x200000bc
 8018ff0:	0801eefe 	.word	0x0801eefe
 8018ff4:	0801ef15 	.word	0x0801ef15
 8018ff8:	abcd330e 	.word	0xabcd330e
 8018ffc:	e66d1234 	.word	0xe66d1234
 8019000:	0005deec 	.word	0x0005deec
 8019004:	5851f42d 	.word	0x5851f42d
 8019008:	4c957f2d 	.word	0x4c957f2d

0801900c <__cvt>:
 801900c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801900e:	ed2d 8b02 	vpush	{d8}
 8019012:	eeb0 8b40 	vmov.f64	d8, d0
 8019016:	b085      	sub	sp, #20
 8019018:	4617      	mov	r7, r2
 801901a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801901c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801901e:	ee18 2a90 	vmov	r2, s17
 8019022:	f025 0520 	bic.w	r5, r5, #32
 8019026:	2a00      	cmp	r2, #0
 8019028:	bfb6      	itet	lt
 801902a:	222d      	movlt	r2, #45	; 0x2d
 801902c:	2200      	movge	r2, #0
 801902e:	eeb1 8b40 	vneglt.f64	d8, d0
 8019032:	2d46      	cmp	r5, #70	; 0x46
 8019034:	460c      	mov	r4, r1
 8019036:	701a      	strb	r2, [r3, #0]
 8019038:	d004      	beq.n	8019044 <__cvt+0x38>
 801903a:	2d45      	cmp	r5, #69	; 0x45
 801903c:	d100      	bne.n	8019040 <__cvt+0x34>
 801903e:	3401      	adds	r4, #1
 8019040:	2102      	movs	r1, #2
 8019042:	e000      	b.n	8019046 <__cvt+0x3a>
 8019044:	2103      	movs	r1, #3
 8019046:	ab03      	add	r3, sp, #12
 8019048:	9301      	str	r3, [sp, #4]
 801904a:	ab02      	add	r3, sp, #8
 801904c:	9300      	str	r3, [sp, #0]
 801904e:	4622      	mov	r2, r4
 8019050:	4633      	mov	r3, r6
 8019052:	eeb0 0b48 	vmov.f64	d0, d8
 8019056:	f000 ff5b 	bl	8019f10 <_dtoa_r>
 801905a:	2d47      	cmp	r5, #71	; 0x47
 801905c:	d101      	bne.n	8019062 <__cvt+0x56>
 801905e:	07fb      	lsls	r3, r7, #31
 8019060:	d51a      	bpl.n	8019098 <__cvt+0x8c>
 8019062:	2d46      	cmp	r5, #70	; 0x46
 8019064:	eb00 0204 	add.w	r2, r0, r4
 8019068:	d10c      	bne.n	8019084 <__cvt+0x78>
 801906a:	7803      	ldrb	r3, [r0, #0]
 801906c:	2b30      	cmp	r3, #48	; 0x30
 801906e:	d107      	bne.n	8019080 <__cvt+0x74>
 8019070:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019078:	bf1c      	itt	ne
 801907a:	f1c4 0401 	rsbne	r4, r4, #1
 801907e:	6034      	strne	r4, [r6, #0]
 8019080:	6833      	ldr	r3, [r6, #0]
 8019082:	441a      	add	r2, r3
 8019084:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801908c:	bf08      	it	eq
 801908e:	9203      	streq	r2, [sp, #12]
 8019090:	2130      	movs	r1, #48	; 0x30
 8019092:	9b03      	ldr	r3, [sp, #12]
 8019094:	4293      	cmp	r3, r2
 8019096:	d307      	bcc.n	80190a8 <__cvt+0x9c>
 8019098:	9b03      	ldr	r3, [sp, #12]
 801909a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801909c:	1a1b      	subs	r3, r3, r0
 801909e:	6013      	str	r3, [r2, #0]
 80190a0:	b005      	add	sp, #20
 80190a2:	ecbd 8b02 	vpop	{d8}
 80190a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80190a8:	1c5c      	adds	r4, r3, #1
 80190aa:	9403      	str	r4, [sp, #12]
 80190ac:	7019      	strb	r1, [r3, #0]
 80190ae:	e7f0      	b.n	8019092 <__cvt+0x86>

080190b0 <__exponent>:
 80190b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80190b2:	4603      	mov	r3, r0
 80190b4:	2900      	cmp	r1, #0
 80190b6:	bfb8      	it	lt
 80190b8:	4249      	neglt	r1, r1
 80190ba:	f803 2b02 	strb.w	r2, [r3], #2
 80190be:	bfb4      	ite	lt
 80190c0:	222d      	movlt	r2, #45	; 0x2d
 80190c2:	222b      	movge	r2, #43	; 0x2b
 80190c4:	2909      	cmp	r1, #9
 80190c6:	7042      	strb	r2, [r0, #1]
 80190c8:	dd2a      	ble.n	8019120 <__exponent+0x70>
 80190ca:	f10d 0207 	add.w	r2, sp, #7
 80190ce:	4617      	mov	r7, r2
 80190d0:	260a      	movs	r6, #10
 80190d2:	4694      	mov	ip, r2
 80190d4:	fb91 f5f6 	sdiv	r5, r1, r6
 80190d8:	fb06 1415 	mls	r4, r6, r5, r1
 80190dc:	3430      	adds	r4, #48	; 0x30
 80190de:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80190e2:	460c      	mov	r4, r1
 80190e4:	2c63      	cmp	r4, #99	; 0x63
 80190e6:	f102 32ff 	add.w	r2, r2, #4294967295
 80190ea:	4629      	mov	r1, r5
 80190ec:	dcf1      	bgt.n	80190d2 <__exponent+0x22>
 80190ee:	3130      	adds	r1, #48	; 0x30
 80190f0:	f1ac 0402 	sub.w	r4, ip, #2
 80190f4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80190f8:	1c41      	adds	r1, r0, #1
 80190fa:	4622      	mov	r2, r4
 80190fc:	42ba      	cmp	r2, r7
 80190fe:	d30a      	bcc.n	8019116 <__exponent+0x66>
 8019100:	f10d 0209 	add.w	r2, sp, #9
 8019104:	eba2 020c 	sub.w	r2, r2, ip
 8019108:	42bc      	cmp	r4, r7
 801910a:	bf88      	it	hi
 801910c:	2200      	movhi	r2, #0
 801910e:	4413      	add	r3, r2
 8019110:	1a18      	subs	r0, r3, r0
 8019112:	b003      	add	sp, #12
 8019114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019116:	f812 5b01 	ldrb.w	r5, [r2], #1
 801911a:	f801 5f01 	strb.w	r5, [r1, #1]!
 801911e:	e7ed      	b.n	80190fc <__exponent+0x4c>
 8019120:	2330      	movs	r3, #48	; 0x30
 8019122:	3130      	adds	r1, #48	; 0x30
 8019124:	7083      	strb	r3, [r0, #2]
 8019126:	70c1      	strb	r1, [r0, #3]
 8019128:	1d03      	adds	r3, r0, #4
 801912a:	e7f1      	b.n	8019110 <__exponent+0x60>
 801912c:	0000      	movs	r0, r0
	...

08019130 <_printf_float>:
 8019130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019134:	b08b      	sub	sp, #44	; 0x2c
 8019136:	460c      	mov	r4, r1
 8019138:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801913c:	4616      	mov	r6, r2
 801913e:	461f      	mov	r7, r3
 8019140:	4605      	mov	r5, r0
 8019142:	f000 fdbf 	bl	8019cc4 <_localeconv_r>
 8019146:	f8d0 b000 	ldr.w	fp, [r0]
 801914a:	4658      	mov	r0, fp
 801914c:	f7e8 fbf8 	bl	8001940 <strlen>
 8019150:	2300      	movs	r3, #0
 8019152:	9308      	str	r3, [sp, #32]
 8019154:	f8d8 3000 	ldr.w	r3, [r8]
 8019158:	f894 9018 	ldrb.w	r9, [r4, #24]
 801915c:	6822      	ldr	r2, [r4, #0]
 801915e:	3307      	adds	r3, #7
 8019160:	f023 0307 	bic.w	r3, r3, #7
 8019164:	f103 0108 	add.w	r1, r3, #8
 8019168:	f8c8 1000 	str.w	r1, [r8]
 801916c:	ed93 0b00 	vldr	d0, [r3]
 8019170:	ed9f 6b97 	vldr	d6, [pc, #604]	; 80193d0 <_printf_float+0x2a0>
 8019174:	eeb0 7bc0 	vabs.f64	d7, d0
 8019178:	eeb4 7b46 	vcmp.f64	d7, d6
 801917c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019180:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8019184:	4682      	mov	sl, r0
 8019186:	dd24      	ble.n	80191d2 <_printf_float+0xa2>
 8019188:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801918c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019190:	d502      	bpl.n	8019198 <_printf_float+0x68>
 8019192:	232d      	movs	r3, #45	; 0x2d
 8019194:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019198:	498f      	ldr	r1, [pc, #572]	; (80193d8 <_printf_float+0x2a8>)
 801919a:	4b90      	ldr	r3, [pc, #576]	; (80193dc <_printf_float+0x2ac>)
 801919c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80191a0:	bf94      	ite	ls
 80191a2:	4688      	movls	r8, r1
 80191a4:	4698      	movhi	r8, r3
 80191a6:	2303      	movs	r3, #3
 80191a8:	6123      	str	r3, [r4, #16]
 80191aa:	f022 0204 	bic.w	r2, r2, #4
 80191ae:	2300      	movs	r3, #0
 80191b0:	6022      	str	r2, [r4, #0]
 80191b2:	9304      	str	r3, [sp, #16]
 80191b4:	9700      	str	r7, [sp, #0]
 80191b6:	4633      	mov	r3, r6
 80191b8:	aa09      	add	r2, sp, #36	; 0x24
 80191ba:	4621      	mov	r1, r4
 80191bc:	4628      	mov	r0, r5
 80191be:	f000 f9d1 	bl	8019564 <_printf_common>
 80191c2:	3001      	adds	r0, #1
 80191c4:	f040 808a 	bne.w	80192dc <_printf_float+0x1ac>
 80191c8:	f04f 30ff 	mov.w	r0, #4294967295
 80191cc:	b00b      	add	sp, #44	; 0x2c
 80191ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80191d2:	eeb4 0b40 	vcmp.f64	d0, d0
 80191d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191da:	d709      	bvc.n	80191f0 <_printf_float+0xc0>
 80191dc:	ee10 3a90 	vmov	r3, s1
 80191e0:	2b00      	cmp	r3, #0
 80191e2:	bfbc      	itt	lt
 80191e4:	232d      	movlt	r3, #45	; 0x2d
 80191e6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80191ea:	497d      	ldr	r1, [pc, #500]	; (80193e0 <_printf_float+0x2b0>)
 80191ec:	4b7d      	ldr	r3, [pc, #500]	; (80193e4 <_printf_float+0x2b4>)
 80191ee:	e7d5      	b.n	801919c <_printf_float+0x6c>
 80191f0:	6863      	ldr	r3, [r4, #4]
 80191f2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80191f6:	9104      	str	r1, [sp, #16]
 80191f8:	1c59      	adds	r1, r3, #1
 80191fa:	d13c      	bne.n	8019276 <_printf_float+0x146>
 80191fc:	2306      	movs	r3, #6
 80191fe:	6063      	str	r3, [r4, #4]
 8019200:	2300      	movs	r3, #0
 8019202:	9303      	str	r3, [sp, #12]
 8019204:	ab08      	add	r3, sp, #32
 8019206:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801920a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801920e:	ab07      	add	r3, sp, #28
 8019210:	6861      	ldr	r1, [r4, #4]
 8019212:	9300      	str	r3, [sp, #0]
 8019214:	6022      	str	r2, [r4, #0]
 8019216:	f10d 031b 	add.w	r3, sp, #27
 801921a:	4628      	mov	r0, r5
 801921c:	f7ff fef6 	bl	801900c <__cvt>
 8019220:	9b04      	ldr	r3, [sp, #16]
 8019222:	9907      	ldr	r1, [sp, #28]
 8019224:	2b47      	cmp	r3, #71	; 0x47
 8019226:	4680      	mov	r8, r0
 8019228:	d108      	bne.n	801923c <_printf_float+0x10c>
 801922a:	1cc8      	adds	r0, r1, #3
 801922c:	db02      	blt.n	8019234 <_printf_float+0x104>
 801922e:	6863      	ldr	r3, [r4, #4]
 8019230:	4299      	cmp	r1, r3
 8019232:	dd41      	ble.n	80192b8 <_printf_float+0x188>
 8019234:	f1a9 0902 	sub.w	r9, r9, #2
 8019238:	fa5f f989 	uxtb.w	r9, r9
 801923c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8019240:	d820      	bhi.n	8019284 <_printf_float+0x154>
 8019242:	3901      	subs	r1, #1
 8019244:	464a      	mov	r2, r9
 8019246:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801924a:	9107      	str	r1, [sp, #28]
 801924c:	f7ff ff30 	bl	80190b0 <__exponent>
 8019250:	9a08      	ldr	r2, [sp, #32]
 8019252:	9004      	str	r0, [sp, #16]
 8019254:	1813      	adds	r3, r2, r0
 8019256:	2a01      	cmp	r2, #1
 8019258:	6123      	str	r3, [r4, #16]
 801925a:	dc02      	bgt.n	8019262 <_printf_float+0x132>
 801925c:	6822      	ldr	r2, [r4, #0]
 801925e:	07d2      	lsls	r2, r2, #31
 8019260:	d501      	bpl.n	8019266 <_printf_float+0x136>
 8019262:	3301      	adds	r3, #1
 8019264:	6123      	str	r3, [r4, #16]
 8019266:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801926a:	2b00      	cmp	r3, #0
 801926c:	d0a2      	beq.n	80191b4 <_printf_float+0x84>
 801926e:	232d      	movs	r3, #45	; 0x2d
 8019270:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019274:	e79e      	b.n	80191b4 <_printf_float+0x84>
 8019276:	9904      	ldr	r1, [sp, #16]
 8019278:	2947      	cmp	r1, #71	; 0x47
 801927a:	d1c1      	bne.n	8019200 <_printf_float+0xd0>
 801927c:	2b00      	cmp	r3, #0
 801927e:	d1bf      	bne.n	8019200 <_printf_float+0xd0>
 8019280:	2301      	movs	r3, #1
 8019282:	e7bc      	b.n	80191fe <_printf_float+0xce>
 8019284:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8019288:	d118      	bne.n	80192bc <_printf_float+0x18c>
 801928a:	2900      	cmp	r1, #0
 801928c:	6863      	ldr	r3, [r4, #4]
 801928e:	dd0b      	ble.n	80192a8 <_printf_float+0x178>
 8019290:	6121      	str	r1, [r4, #16]
 8019292:	b913      	cbnz	r3, 801929a <_printf_float+0x16a>
 8019294:	6822      	ldr	r2, [r4, #0]
 8019296:	07d0      	lsls	r0, r2, #31
 8019298:	d502      	bpl.n	80192a0 <_printf_float+0x170>
 801929a:	3301      	adds	r3, #1
 801929c:	440b      	add	r3, r1
 801929e:	6123      	str	r3, [r4, #16]
 80192a0:	2300      	movs	r3, #0
 80192a2:	65a1      	str	r1, [r4, #88]	; 0x58
 80192a4:	9304      	str	r3, [sp, #16]
 80192a6:	e7de      	b.n	8019266 <_printf_float+0x136>
 80192a8:	b913      	cbnz	r3, 80192b0 <_printf_float+0x180>
 80192aa:	6822      	ldr	r2, [r4, #0]
 80192ac:	07d2      	lsls	r2, r2, #31
 80192ae:	d501      	bpl.n	80192b4 <_printf_float+0x184>
 80192b0:	3302      	adds	r3, #2
 80192b2:	e7f4      	b.n	801929e <_printf_float+0x16e>
 80192b4:	2301      	movs	r3, #1
 80192b6:	e7f2      	b.n	801929e <_printf_float+0x16e>
 80192b8:	f04f 0967 	mov.w	r9, #103	; 0x67
 80192bc:	9b08      	ldr	r3, [sp, #32]
 80192be:	4299      	cmp	r1, r3
 80192c0:	db05      	blt.n	80192ce <_printf_float+0x19e>
 80192c2:	6823      	ldr	r3, [r4, #0]
 80192c4:	6121      	str	r1, [r4, #16]
 80192c6:	07d8      	lsls	r0, r3, #31
 80192c8:	d5ea      	bpl.n	80192a0 <_printf_float+0x170>
 80192ca:	1c4b      	adds	r3, r1, #1
 80192cc:	e7e7      	b.n	801929e <_printf_float+0x16e>
 80192ce:	2900      	cmp	r1, #0
 80192d0:	bfd4      	ite	le
 80192d2:	f1c1 0202 	rsble	r2, r1, #2
 80192d6:	2201      	movgt	r2, #1
 80192d8:	4413      	add	r3, r2
 80192da:	e7e0      	b.n	801929e <_printf_float+0x16e>
 80192dc:	6823      	ldr	r3, [r4, #0]
 80192de:	055a      	lsls	r2, r3, #21
 80192e0:	d407      	bmi.n	80192f2 <_printf_float+0x1c2>
 80192e2:	6923      	ldr	r3, [r4, #16]
 80192e4:	4642      	mov	r2, r8
 80192e6:	4631      	mov	r1, r6
 80192e8:	4628      	mov	r0, r5
 80192ea:	47b8      	blx	r7
 80192ec:	3001      	adds	r0, #1
 80192ee:	d12a      	bne.n	8019346 <_printf_float+0x216>
 80192f0:	e76a      	b.n	80191c8 <_printf_float+0x98>
 80192f2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80192f6:	f240 80e0 	bls.w	80194ba <_printf_float+0x38a>
 80192fa:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80192fe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019306:	d133      	bne.n	8019370 <_printf_float+0x240>
 8019308:	4a37      	ldr	r2, [pc, #220]	; (80193e8 <_printf_float+0x2b8>)
 801930a:	2301      	movs	r3, #1
 801930c:	4631      	mov	r1, r6
 801930e:	4628      	mov	r0, r5
 8019310:	47b8      	blx	r7
 8019312:	3001      	adds	r0, #1
 8019314:	f43f af58 	beq.w	80191c8 <_printf_float+0x98>
 8019318:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801931c:	429a      	cmp	r2, r3
 801931e:	db02      	blt.n	8019326 <_printf_float+0x1f6>
 8019320:	6823      	ldr	r3, [r4, #0]
 8019322:	07d8      	lsls	r0, r3, #31
 8019324:	d50f      	bpl.n	8019346 <_printf_float+0x216>
 8019326:	4653      	mov	r3, sl
 8019328:	465a      	mov	r2, fp
 801932a:	4631      	mov	r1, r6
 801932c:	4628      	mov	r0, r5
 801932e:	47b8      	blx	r7
 8019330:	3001      	adds	r0, #1
 8019332:	f43f af49 	beq.w	80191c8 <_printf_float+0x98>
 8019336:	f04f 0800 	mov.w	r8, #0
 801933a:	f104 091a 	add.w	r9, r4, #26
 801933e:	9b08      	ldr	r3, [sp, #32]
 8019340:	3b01      	subs	r3, #1
 8019342:	4543      	cmp	r3, r8
 8019344:	dc09      	bgt.n	801935a <_printf_float+0x22a>
 8019346:	6823      	ldr	r3, [r4, #0]
 8019348:	079b      	lsls	r3, r3, #30
 801934a:	f100 8106 	bmi.w	801955a <_printf_float+0x42a>
 801934e:	68e0      	ldr	r0, [r4, #12]
 8019350:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019352:	4298      	cmp	r0, r3
 8019354:	bfb8      	it	lt
 8019356:	4618      	movlt	r0, r3
 8019358:	e738      	b.n	80191cc <_printf_float+0x9c>
 801935a:	2301      	movs	r3, #1
 801935c:	464a      	mov	r2, r9
 801935e:	4631      	mov	r1, r6
 8019360:	4628      	mov	r0, r5
 8019362:	47b8      	blx	r7
 8019364:	3001      	adds	r0, #1
 8019366:	f43f af2f 	beq.w	80191c8 <_printf_float+0x98>
 801936a:	f108 0801 	add.w	r8, r8, #1
 801936e:	e7e6      	b.n	801933e <_printf_float+0x20e>
 8019370:	9b07      	ldr	r3, [sp, #28]
 8019372:	2b00      	cmp	r3, #0
 8019374:	dc3a      	bgt.n	80193ec <_printf_float+0x2bc>
 8019376:	4a1c      	ldr	r2, [pc, #112]	; (80193e8 <_printf_float+0x2b8>)
 8019378:	2301      	movs	r3, #1
 801937a:	4631      	mov	r1, r6
 801937c:	4628      	mov	r0, r5
 801937e:	47b8      	blx	r7
 8019380:	3001      	adds	r0, #1
 8019382:	f43f af21 	beq.w	80191c8 <_printf_float+0x98>
 8019386:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801938a:	4313      	orrs	r3, r2
 801938c:	d102      	bne.n	8019394 <_printf_float+0x264>
 801938e:	6823      	ldr	r3, [r4, #0]
 8019390:	07d9      	lsls	r1, r3, #31
 8019392:	d5d8      	bpl.n	8019346 <_printf_float+0x216>
 8019394:	4653      	mov	r3, sl
 8019396:	465a      	mov	r2, fp
 8019398:	4631      	mov	r1, r6
 801939a:	4628      	mov	r0, r5
 801939c:	47b8      	blx	r7
 801939e:	3001      	adds	r0, #1
 80193a0:	f43f af12 	beq.w	80191c8 <_printf_float+0x98>
 80193a4:	f04f 0900 	mov.w	r9, #0
 80193a8:	f104 0a1a 	add.w	sl, r4, #26
 80193ac:	9b07      	ldr	r3, [sp, #28]
 80193ae:	425b      	negs	r3, r3
 80193b0:	454b      	cmp	r3, r9
 80193b2:	dc01      	bgt.n	80193b8 <_printf_float+0x288>
 80193b4:	9b08      	ldr	r3, [sp, #32]
 80193b6:	e795      	b.n	80192e4 <_printf_float+0x1b4>
 80193b8:	2301      	movs	r3, #1
 80193ba:	4652      	mov	r2, sl
 80193bc:	4631      	mov	r1, r6
 80193be:	4628      	mov	r0, r5
 80193c0:	47b8      	blx	r7
 80193c2:	3001      	adds	r0, #1
 80193c4:	f43f af00 	beq.w	80191c8 <_printf_float+0x98>
 80193c8:	f109 0901 	add.w	r9, r9, #1
 80193cc:	e7ee      	b.n	80193ac <_printf_float+0x27c>
 80193ce:	bf00      	nop
 80193d0:	ffffffff 	.word	0xffffffff
 80193d4:	7fefffff 	.word	0x7fefffff
 80193d8:	0801f06e 	.word	0x0801f06e
 80193dc:	0801f072 	.word	0x0801f072
 80193e0:	0801f076 	.word	0x0801f076
 80193e4:	0801f07a 	.word	0x0801f07a
 80193e8:	0801f07e 	.word	0x0801f07e
 80193ec:	9a08      	ldr	r2, [sp, #32]
 80193ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80193f0:	429a      	cmp	r2, r3
 80193f2:	bfa8      	it	ge
 80193f4:	461a      	movge	r2, r3
 80193f6:	2a00      	cmp	r2, #0
 80193f8:	4691      	mov	r9, r2
 80193fa:	dc38      	bgt.n	801946e <_printf_float+0x33e>
 80193fc:	2300      	movs	r3, #0
 80193fe:	9305      	str	r3, [sp, #20]
 8019400:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019404:	f104 021a 	add.w	r2, r4, #26
 8019408:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801940a:	9905      	ldr	r1, [sp, #20]
 801940c:	9304      	str	r3, [sp, #16]
 801940e:	eba3 0309 	sub.w	r3, r3, r9
 8019412:	428b      	cmp	r3, r1
 8019414:	dc33      	bgt.n	801947e <_printf_float+0x34e>
 8019416:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801941a:	429a      	cmp	r2, r3
 801941c:	db3c      	blt.n	8019498 <_printf_float+0x368>
 801941e:	6823      	ldr	r3, [r4, #0]
 8019420:	07da      	lsls	r2, r3, #31
 8019422:	d439      	bmi.n	8019498 <_printf_float+0x368>
 8019424:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8019428:	eba2 0903 	sub.w	r9, r2, r3
 801942c:	9b04      	ldr	r3, [sp, #16]
 801942e:	1ad2      	subs	r2, r2, r3
 8019430:	4591      	cmp	r9, r2
 8019432:	bfa8      	it	ge
 8019434:	4691      	movge	r9, r2
 8019436:	f1b9 0f00 	cmp.w	r9, #0
 801943a:	dc35      	bgt.n	80194a8 <_printf_float+0x378>
 801943c:	f04f 0800 	mov.w	r8, #0
 8019440:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019444:	f104 0a1a 	add.w	sl, r4, #26
 8019448:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801944c:	1a9b      	subs	r3, r3, r2
 801944e:	eba3 0309 	sub.w	r3, r3, r9
 8019452:	4543      	cmp	r3, r8
 8019454:	f77f af77 	ble.w	8019346 <_printf_float+0x216>
 8019458:	2301      	movs	r3, #1
 801945a:	4652      	mov	r2, sl
 801945c:	4631      	mov	r1, r6
 801945e:	4628      	mov	r0, r5
 8019460:	47b8      	blx	r7
 8019462:	3001      	adds	r0, #1
 8019464:	f43f aeb0 	beq.w	80191c8 <_printf_float+0x98>
 8019468:	f108 0801 	add.w	r8, r8, #1
 801946c:	e7ec      	b.n	8019448 <_printf_float+0x318>
 801946e:	4613      	mov	r3, r2
 8019470:	4631      	mov	r1, r6
 8019472:	4642      	mov	r2, r8
 8019474:	4628      	mov	r0, r5
 8019476:	47b8      	blx	r7
 8019478:	3001      	adds	r0, #1
 801947a:	d1bf      	bne.n	80193fc <_printf_float+0x2cc>
 801947c:	e6a4      	b.n	80191c8 <_printf_float+0x98>
 801947e:	2301      	movs	r3, #1
 8019480:	4631      	mov	r1, r6
 8019482:	4628      	mov	r0, r5
 8019484:	9204      	str	r2, [sp, #16]
 8019486:	47b8      	blx	r7
 8019488:	3001      	adds	r0, #1
 801948a:	f43f ae9d 	beq.w	80191c8 <_printf_float+0x98>
 801948e:	9b05      	ldr	r3, [sp, #20]
 8019490:	9a04      	ldr	r2, [sp, #16]
 8019492:	3301      	adds	r3, #1
 8019494:	9305      	str	r3, [sp, #20]
 8019496:	e7b7      	b.n	8019408 <_printf_float+0x2d8>
 8019498:	4653      	mov	r3, sl
 801949a:	465a      	mov	r2, fp
 801949c:	4631      	mov	r1, r6
 801949e:	4628      	mov	r0, r5
 80194a0:	47b8      	blx	r7
 80194a2:	3001      	adds	r0, #1
 80194a4:	d1be      	bne.n	8019424 <_printf_float+0x2f4>
 80194a6:	e68f      	b.n	80191c8 <_printf_float+0x98>
 80194a8:	9a04      	ldr	r2, [sp, #16]
 80194aa:	464b      	mov	r3, r9
 80194ac:	4442      	add	r2, r8
 80194ae:	4631      	mov	r1, r6
 80194b0:	4628      	mov	r0, r5
 80194b2:	47b8      	blx	r7
 80194b4:	3001      	adds	r0, #1
 80194b6:	d1c1      	bne.n	801943c <_printf_float+0x30c>
 80194b8:	e686      	b.n	80191c8 <_printf_float+0x98>
 80194ba:	9a08      	ldr	r2, [sp, #32]
 80194bc:	2a01      	cmp	r2, #1
 80194be:	dc01      	bgt.n	80194c4 <_printf_float+0x394>
 80194c0:	07db      	lsls	r3, r3, #31
 80194c2:	d537      	bpl.n	8019534 <_printf_float+0x404>
 80194c4:	2301      	movs	r3, #1
 80194c6:	4642      	mov	r2, r8
 80194c8:	4631      	mov	r1, r6
 80194ca:	4628      	mov	r0, r5
 80194cc:	47b8      	blx	r7
 80194ce:	3001      	adds	r0, #1
 80194d0:	f43f ae7a 	beq.w	80191c8 <_printf_float+0x98>
 80194d4:	4653      	mov	r3, sl
 80194d6:	465a      	mov	r2, fp
 80194d8:	4631      	mov	r1, r6
 80194da:	4628      	mov	r0, r5
 80194dc:	47b8      	blx	r7
 80194de:	3001      	adds	r0, #1
 80194e0:	f43f ae72 	beq.w	80191c8 <_printf_float+0x98>
 80194e4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80194e8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80194ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80194f0:	9b08      	ldr	r3, [sp, #32]
 80194f2:	d01a      	beq.n	801952a <_printf_float+0x3fa>
 80194f4:	3b01      	subs	r3, #1
 80194f6:	f108 0201 	add.w	r2, r8, #1
 80194fa:	4631      	mov	r1, r6
 80194fc:	4628      	mov	r0, r5
 80194fe:	47b8      	blx	r7
 8019500:	3001      	adds	r0, #1
 8019502:	d10e      	bne.n	8019522 <_printf_float+0x3f2>
 8019504:	e660      	b.n	80191c8 <_printf_float+0x98>
 8019506:	2301      	movs	r3, #1
 8019508:	464a      	mov	r2, r9
 801950a:	4631      	mov	r1, r6
 801950c:	4628      	mov	r0, r5
 801950e:	47b8      	blx	r7
 8019510:	3001      	adds	r0, #1
 8019512:	f43f ae59 	beq.w	80191c8 <_printf_float+0x98>
 8019516:	f108 0801 	add.w	r8, r8, #1
 801951a:	9b08      	ldr	r3, [sp, #32]
 801951c:	3b01      	subs	r3, #1
 801951e:	4543      	cmp	r3, r8
 8019520:	dcf1      	bgt.n	8019506 <_printf_float+0x3d6>
 8019522:	9b04      	ldr	r3, [sp, #16]
 8019524:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8019528:	e6dd      	b.n	80192e6 <_printf_float+0x1b6>
 801952a:	f04f 0800 	mov.w	r8, #0
 801952e:	f104 091a 	add.w	r9, r4, #26
 8019532:	e7f2      	b.n	801951a <_printf_float+0x3ea>
 8019534:	2301      	movs	r3, #1
 8019536:	4642      	mov	r2, r8
 8019538:	e7df      	b.n	80194fa <_printf_float+0x3ca>
 801953a:	2301      	movs	r3, #1
 801953c:	464a      	mov	r2, r9
 801953e:	4631      	mov	r1, r6
 8019540:	4628      	mov	r0, r5
 8019542:	47b8      	blx	r7
 8019544:	3001      	adds	r0, #1
 8019546:	f43f ae3f 	beq.w	80191c8 <_printf_float+0x98>
 801954a:	f108 0801 	add.w	r8, r8, #1
 801954e:	68e3      	ldr	r3, [r4, #12]
 8019550:	9909      	ldr	r1, [sp, #36]	; 0x24
 8019552:	1a5b      	subs	r3, r3, r1
 8019554:	4543      	cmp	r3, r8
 8019556:	dcf0      	bgt.n	801953a <_printf_float+0x40a>
 8019558:	e6f9      	b.n	801934e <_printf_float+0x21e>
 801955a:	f04f 0800 	mov.w	r8, #0
 801955e:	f104 0919 	add.w	r9, r4, #25
 8019562:	e7f4      	b.n	801954e <_printf_float+0x41e>

08019564 <_printf_common>:
 8019564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019568:	4616      	mov	r6, r2
 801956a:	4699      	mov	r9, r3
 801956c:	688a      	ldr	r2, [r1, #8]
 801956e:	690b      	ldr	r3, [r1, #16]
 8019570:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8019574:	4293      	cmp	r3, r2
 8019576:	bfb8      	it	lt
 8019578:	4613      	movlt	r3, r2
 801957a:	6033      	str	r3, [r6, #0]
 801957c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019580:	4607      	mov	r7, r0
 8019582:	460c      	mov	r4, r1
 8019584:	b10a      	cbz	r2, 801958a <_printf_common+0x26>
 8019586:	3301      	adds	r3, #1
 8019588:	6033      	str	r3, [r6, #0]
 801958a:	6823      	ldr	r3, [r4, #0]
 801958c:	0699      	lsls	r1, r3, #26
 801958e:	bf42      	ittt	mi
 8019590:	6833      	ldrmi	r3, [r6, #0]
 8019592:	3302      	addmi	r3, #2
 8019594:	6033      	strmi	r3, [r6, #0]
 8019596:	6825      	ldr	r5, [r4, #0]
 8019598:	f015 0506 	ands.w	r5, r5, #6
 801959c:	d106      	bne.n	80195ac <_printf_common+0x48>
 801959e:	f104 0a19 	add.w	sl, r4, #25
 80195a2:	68e3      	ldr	r3, [r4, #12]
 80195a4:	6832      	ldr	r2, [r6, #0]
 80195a6:	1a9b      	subs	r3, r3, r2
 80195a8:	42ab      	cmp	r3, r5
 80195aa:	dc26      	bgt.n	80195fa <_printf_common+0x96>
 80195ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80195b0:	1e13      	subs	r3, r2, #0
 80195b2:	6822      	ldr	r2, [r4, #0]
 80195b4:	bf18      	it	ne
 80195b6:	2301      	movne	r3, #1
 80195b8:	0692      	lsls	r2, r2, #26
 80195ba:	d42b      	bmi.n	8019614 <_printf_common+0xb0>
 80195bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80195c0:	4649      	mov	r1, r9
 80195c2:	4638      	mov	r0, r7
 80195c4:	47c0      	blx	r8
 80195c6:	3001      	adds	r0, #1
 80195c8:	d01e      	beq.n	8019608 <_printf_common+0xa4>
 80195ca:	6823      	ldr	r3, [r4, #0]
 80195cc:	6922      	ldr	r2, [r4, #16]
 80195ce:	f003 0306 	and.w	r3, r3, #6
 80195d2:	2b04      	cmp	r3, #4
 80195d4:	bf02      	ittt	eq
 80195d6:	68e5      	ldreq	r5, [r4, #12]
 80195d8:	6833      	ldreq	r3, [r6, #0]
 80195da:	1aed      	subeq	r5, r5, r3
 80195dc:	68a3      	ldr	r3, [r4, #8]
 80195de:	bf0c      	ite	eq
 80195e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80195e4:	2500      	movne	r5, #0
 80195e6:	4293      	cmp	r3, r2
 80195e8:	bfc4      	itt	gt
 80195ea:	1a9b      	subgt	r3, r3, r2
 80195ec:	18ed      	addgt	r5, r5, r3
 80195ee:	2600      	movs	r6, #0
 80195f0:	341a      	adds	r4, #26
 80195f2:	42b5      	cmp	r5, r6
 80195f4:	d11a      	bne.n	801962c <_printf_common+0xc8>
 80195f6:	2000      	movs	r0, #0
 80195f8:	e008      	b.n	801960c <_printf_common+0xa8>
 80195fa:	2301      	movs	r3, #1
 80195fc:	4652      	mov	r2, sl
 80195fe:	4649      	mov	r1, r9
 8019600:	4638      	mov	r0, r7
 8019602:	47c0      	blx	r8
 8019604:	3001      	adds	r0, #1
 8019606:	d103      	bne.n	8019610 <_printf_common+0xac>
 8019608:	f04f 30ff 	mov.w	r0, #4294967295
 801960c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019610:	3501      	adds	r5, #1
 8019612:	e7c6      	b.n	80195a2 <_printf_common+0x3e>
 8019614:	18e1      	adds	r1, r4, r3
 8019616:	1c5a      	adds	r2, r3, #1
 8019618:	2030      	movs	r0, #48	; 0x30
 801961a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801961e:	4422      	add	r2, r4
 8019620:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8019624:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8019628:	3302      	adds	r3, #2
 801962a:	e7c7      	b.n	80195bc <_printf_common+0x58>
 801962c:	2301      	movs	r3, #1
 801962e:	4622      	mov	r2, r4
 8019630:	4649      	mov	r1, r9
 8019632:	4638      	mov	r0, r7
 8019634:	47c0      	blx	r8
 8019636:	3001      	adds	r0, #1
 8019638:	d0e6      	beq.n	8019608 <_printf_common+0xa4>
 801963a:	3601      	adds	r6, #1
 801963c:	e7d9      	b.n	80195f2 <_printf_common+0x8e>
	...

08019640 <_printf_i>:
 8019640:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019644:	7e0f      	ldrb	r7, [r1, #24]
 8019646:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019648:	2f78      	cmp	r7, #120	; 0x78
 801964a:	4691      	mov	r9, r2
 801964c:	4680      	mov	r8, r0
 801964e:	460c      	mov	r4, r1
 8019650:	469a      	mov	sl, r3
 8019652:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8019656:	d807      	bhi.n	8019668 <_printf_i+0x28>
 8019658:	2f62      	cmp	r7, #98	; 0x62
 801965a:	d80a      	bhi.n	8019672 <_printf_i+0x32>
 801965c:	2f00      	cmp	r7, #0
 801965e:	f000 80d4 	beq.w	801980a <_printf_i+0x1ca>
 8019662:	2f58      	cmp	r7, #88	; 0x58
 8019664:	f000 80c0 	beq.w	80197e8 <_printf_i+0x1a8>
 8019668:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801966c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8019670:	e03a      	b.n	80196e8 <_printf_i+0xa8>
 8019672:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8019676:	2b15      	cmp	r3, #21
 8019678:	d8f6      	bhi.n	8019668 <_printf_i+0x28>
 801967a:	a101      	add	r1, pc, #4	; (adr r1, 8019680 <_printf_i+0x40>)
 801967c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019680:	080196d9 	.word	0x080196d9
 8019684:	080196ed 	.word	0x080196ed
 8019688:	08019669 	.word	0x08019669
 801968c:	08019669 	.word	0x08019669
 8019690:	08019669 	.word	0x08019669
 8019694:	08019669 	.word	0x08019669
 8019698:	080196ed 	.word	0x080196ed
 801969c:	08019669 	.word	0x08019669
 80196a0:	08019669 	.word	0x08019669
 80196a4:	08019669 	.word	0x08019669
 80196a8:	08019669 	.word	0x08019669
 80196ac:	080197f1 	.word	0x080197f1
 80196b0:	08019719 	.word	0x08019719
 80196b4:	080197ab 	.word	0x080197ab
 80196b8:	08019669 	.word	0x08019669
 80196bc:	08019669 	.word	0x08019669
 80196c0:	08019813 	.word	0x08019813
 80196c4:	08019669 	.word	0x08019669
 80196c8:	08019719 	.word	0x08019719
 80196cc:	08019669 	.word	0x08019669
 80196d0:	08019669 	.word	0x08019669
 80196d4:	080197b3 	.word	0x080197b3
 80196d8:	682b      	ldr	r3, [r5, #0]
 80196da:	1d1a      	adds	r2, r3, #4
 80196dc:	681b      	ldr	r3, [r3, #0]
 80196de:	602a      	str	r2, [r5, #0]
 80196e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80196e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80196e8:	2301      	movs	r3, #1
 80196ea:	e09f      	b.n	801982c <_printf_i+0x1ec>
 80196ec:	6820      	ldr	r0, [r4, #0]
 80196ee:	682b      	ldr	r3, [r5, #0]
 80196f0:	0607      	lsls	r7, r0, #24
 80196f2:	f103 0104 	add.w	r1, r3, #4
 80196f6:	6029      	str	r1, [r5, #0]
 80196f8:	d501      	bpl.n	80196fe <_printf_i+0xbe>
 80196fa:	681e      	ldr	r6, [r3, #0]
 80196fc:	e003      	b.n	8019706 <_printf_i+0xc6>
 80196fe:	0646      	lsls	r6, r0, #25
 8019700:	d5fb      	bpl.n	80196fa <_printf_i+0xba>
 8019702:	f9b3 6000 	ldrsh.w	r6, [r3]
 8019706:	2e00      	cmp	r6, #0
 8019708:	da03      	bge.n	8019712 <_printf_i+0xd2>
 801970a:	232d      	movs	r3, #45	; 0x2d
 801970c:	4276      	negs	r6, r6
 801970e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019712:	485a      	ldr	r0, [pc, #360]	; (801987c <_printf_i+0x23c>)
 8019714:	230a      	movs	r3, #10
 8019716:	e012      	b.n	801973e <_printf_i+0xfe>
 8019718:	682b      	ldr	r3, [r5, #0]
 801971a:	6820      	ldr	r0, [r4, #0]
 801971c:	1d19      	adds	r1, r3, #4
 801971e:	6029      	str	r1, [r5, #0]
 8019720:	0605      	lsls	r5, r0, #24
 8019722:	d501      	bpl.n	8019728 <_printf_i+0xe8>
 8019724:	681e      	ldr	r6, [r3, #0]
 8019726:	e002      	b.n	801972e <_printf_i+0xee>
 8019728:	0641      	lsls	r1, r0, #25
 801972a:	d5fb      	bpl.n	8019724 <_printf_i+0xe4>
 801972c:	881e      	ldrh	r6, [r3, #0]
 801972e:	4853      	ldr	r0, [pc, #332]	; (801987c <_printf_i+0x23c>)
 8019730:	2f6f      	cmp	r7, #111	; 0x6f
 8019732:	bf0c      	ite	eq
 8019734:	2308      	moveq	r3, #8
 8019736:	230a      	movne	r3, #10
 8019738:	2100      	movs	r1, #0
 801973a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801973e:	6865      	ldr	r5, [r4, #4]
 8019740:	60a5      	str	r5, [r4, #8]
 8019742:	2d00      	cmp	r5, #0
 8019744:	bfa2      	ittt	ge
 8019746:	6821      	ldrge	r1, [r4, #0]
 8019748:	f021 0104 	bicge.w	r1, r1, #4
 801974c:	6021      	strge	r1, [r4, #0]
 801974e:	b90e      	cbnz	r6, 8019754 <_printf_i+0x114>
 8019750:	2d00      	cmp	r5, #0
 8019752:	d04b      	beq.n	80197ec <_printf_i+0x1ac>
 8019754:	4615      	mov	r5, r2
 8019756:	fbb6 f1f3 	udiv	r1, r6, r3
 801975a:	fb03 6711 	mls	r7, r3, r1, r6
 801975e:	5dc7      	ldrb	r7, [r0, r7]
 8019760:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8019764:	4637      	mov	r7, r6
 8019766:	42bb      	cmp	r3, r7
 8019768:	460e      	mov	r6, r1
 801976a:	d9f4      	bls.n	8019756 <_printf_i+0x116>
 801976c:	2b08      	cmp	r3, #8
 801976e:	d10b      	bne.n	8019788 <_printf_i+0x148>
 8019770:	6823      	ldr	r3, [r4, #0]
 8019772:	07de      	lsls	r6, r3, #31
 8019774:	d508      	bpl.n	8019788 <_printf_i+0x148>
 8019776:	6923      	ldr	r3, [r4, #16]
 8019778:	6861      	ldr	r1, [r4, #4]
 801977a:	4299      	cmp	r1, r3
 801977c:	bfde      	ittt	le
 801977e:	2330      	movle	r3, #48	; 0x30
 8019780:	f805 3c01 	strble.w	r3, [r5, #-1]
 8019784:	f105 35ff 	addle.w	r5, r5, #4294967295
 8019788:	1b52      	subs	r2, r2, r5
 801978a:	6122      	str	r2, [r4, #16]
 801978c:	f8cd a000 	str.w	sl, [sp]
 8019790:	464b      	mov	r3, r9
 8019792:	aa03      	add	r2, sp, #12
 8019794:	4621      	mov	r1, r4
 8019796:	4640      	mov	r0, r8
 8019798:	f7ff fee4 	bl	8019564 <_printf_common>
 801979c:	3001      	adds	r0, #1
 801979e:	d14a      	bne.n	8019836 <_printf_i+0x1f6>
 80197a0:	f04f 30ff 	mov.w	r0, #4294967295
 80197a4:	b004      	add	sp, #16
 80197a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80197aa:	6823      	ldr	r3, [r4, #0]
 80197ac:	f043 0320 	orr.w	r3, r3, #32
 80197b0:	6023      	str	r3, [r4, #0]
 80197b2:	4833      	ldr	r0, [pc, #204]	; (8019880 <_printf_i+0x240>)
 80197b4:	2778      	movs	r7, #120	; 0x78
 80197b6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80197ba:	6823      	ldr	r3, [r4, #0]
 80197bc:	6829      	ldr	r1, [r5, #0]
 80197be:	061f      	lsls	r7, r3, #24
 80197c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80197c4:	d402      	bmi.n	80197cc <_printf_i+0x18c>
 80197c6:	065f      	lsls	r7, r3, #25
 80197c8:	bf48      	it	mi
 80197ca:	b2b6      	uxthmi	r6, r6
 80197cc:	07df      	lsls	r7, r3, #31
 80197ce:	bf48      	it	mi
 80197d0:	f043 0320 	orrmi.w	r3, r3, #32
 80197d4:	6029      	str	r1, [r5, #0]
 80197d6:	bf48      	it	mi
 80197d8:	6023      	strmi	r3, [r4, #0]
 80197da:	b91e      	cbnz	r6, 80197e4 <_printf_i+0x1a4>
 80197dc:	6823      	ldr	r3, [r4, #0]
 80197de:	f023 0320 	bic.w	r3, r3, #32
 80197e2:	6023      	str	r3, [r4, #0]
 80197e4:	2310      	movs	r3, #16
 80197e6:	e7a7      	b.n	8019738 <_printf_i+0xf8>
 80197e8:	4824      	ldr	r0, [pc, #144]	; (801987c <_printf_i+0x23c>)
 80197ea:	e7e4      	b.n	80197b6 <_printf_i+0x176>
 80197ec:	4615      	mov	r5, r2
 80197ee:	e7bd      	b.n	801976c <_printf_i+0x12c>
 80197f0:	682b      	ldr	r3, [r5, #0]
 80197f2:	6826      	ldr	r6, [r4, #0]
 80197f4:	6961      	ldr	r1, [r4, #20]
 80197f6:	1d18      	adds	r0, r3, #4
 80197f8:	6028      	str	r0, [r5, #0]
 80197fa:	0635      	lsls	r5, r6, #24
 80197fc:	681b      	ldr	r3, [r3, #0]
 80197fe:	d501      	bpl.n	8019804 <_printf_i+0x1c4>
 8019800:	6019      	str	r1, [r3, #0]
 8019802:	e002      	b.n	801980a <_printf_i+0x1ca>
 8019804:	0670      	lsls	r0, r6, #25
 8019806:	d5fb      	bpl.n	8019800 <_printf_i+0x1c0>
 8019808:	8019      	strh	r1, [r3, #0]
 801980a:	2300      	movs	r3, #0
 801980c:	6123      	str	r3, [r4, #16]
 801980e:	4615      	mov	r5, r2
 8019810:	e7bc      	b.n	801978c <_printf_i+0x14c>
 8019812:	682b      	ldr	r3, [r5, #0]
 8019814:	1d1a      	adds	r2, r3, #4
 8019816:	602a      	str	r2, [r5, #0]
 8019818:	681d      	ldr	r5, [r3, #0]
 801981a:	6862      	ldr	r2, [r4, #4]
 801981c:	2100      	movs	r1, #0
 801981e:	4628      	mov	r0, r5
 8019820:	f7e8 f83e 	bl	80018a0 <memchr>
 8019824:	b108      	cbz	r0, 801982a <_printf_i+0x1ea>
 8019826:	1b40      	subs	r0, r0, r5
 8019828:	6060      	str	r0, [r4, #4]
 801982a:	6863      	ldr	r3, [r4, #4]
 801982c:	6123      	str	r3, [r4, #16]
 801982e:	2300      	movs	r3, #0
 8019830:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019834:	e7aa      	b.n	801978c <_printf_i+0x14c>
 8019836:	6923      	ldr	r3, [r4, #16]
 8019838:	462a      	mov	r2, r5
 801983a:	4649      	mov	r1, r9
 801983c:	4640      	mov	r0, r8
 801983e:	47d0      	blx	sl
 8019840:	3001      	adds	r0, #1
 8019842:	d0ad      	beq.n	80197a0 <_printf_i+0x160>
 8019844:	6823      	ldr	r3, [r4, #0]
 8019846:	079b      	lsls	r3, r3, #30
 8019848:	d413      	bmi.n	8019872 <_printf_i+0x232>
 801984a:	68e0      	ldr	r0, [r4, #12]
 801984c:	9b03      	ldr	r3, [sp, #12]
 801984e:	4298      	cmp	r0, r3
 8019850:	bfb8      	it	lt
 8019852:	4618      	movlt	r0, r3
 8019854:	e7a6      	b.n	80197a4 <_printf_i+0x164>
 8019856:	2301      	movs	r3, #1
 8019858:	4632      	mov	r2, r6
 801985a:	4649      	mov	r1, r9
 801985c:	4640      	mov	r0, r8
 801985e:	47d0      	blx	sl
 8019860:	3001      	adds	r0, #1
 8019862:	d09d      	beq.n	80197a0 <_printf_i+0x160>
 8019864:	3501      	adds	r5, #1
 8019866:	68e3      	ldr	r3, [r4, #12]
 8019868:	9903      	ldr	r1, [sp, #12]
 801986a:	1a5b      	subs	r3, r3, r1
 801986c:	42ab      	cmp	r3, r5
 801986e:	dcf2      	bgt.n	8019856 <_printf_i+0x216>
 8019870:	e7eb      	b.n	801984a <_printf_i+0x20a>
 8019872:	2500      	movs	r5, #0
 8019874:	f104 0619 	add.w	r6, r4, #25
 8019878:	e7f5      	b.n	8019866 <_printf_i+0x226>
 801987a:	bf00      	nop
 801987c:	0801f080 	.word	0x0801f080
 8019880:	0801f091 	.word	0x0801f091

08019884 <std>:
 8019884:	2300      	movs	r3, #0
 8019886:	b510      	push	{r4, lr}
 8019888:	4604      	mov	r4, r0
 801988a:	e9c0 3300 	strd	r3, r3, [r0]
 801988e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019892:	6083      	str	r3, [r0, #8]
 8019894:	8181      	strh	r1, [r0, #12]
 8019896:	6643      	str	r3, [r0, #100]	; 0x64
 8019898:	81c2      	strh	r2, [r0, #14]
 801989a:	6183      	str	r3, [r0, #24]
 801989c:	4619      	mov	r1, r3
 801989e:	2208      	movs	r2, #8
 80198a0:	305c      	adds	r0, #92	; 0x5c
 80198a2:	f000 fa07 	bl	8019cb4 <memset>
 80198a6:	4b0d      	ldr	r3, [pc, #52]	; (80198dc <std+0x58>)
 80198a8:	6263      	str	r3, [r4, #36]	; 0x24
 80198aa:	4b0d      	ldr	r3, [pc, #52]	; (80198e0 <std+0x5c>)
 80198ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80198ae:	4b0d      	ldr	r3, [pc, #52]	; (80198e4 <std+0x60>)
 80198b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80198b2:	4b0d      	ldr	r3, [pc, #52]	; (80198e8 <std+0x64>)
 80198b4:	6323      	str	r3, [r4, #48]	; 0x30
 80198b6:	4b0d      	ldr	r3, [pc, #52]	; (80198ec <std+0x68>)
 80198b8:	6224      	str	r4, [r4, #32]
 80198ba:	429c      	cmp	r4, r3
 80198bc:	d006      	beq.n	80198cc <std+0x48>
 80198be:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80198c2:	4294      	cmp	r4, r2
 80198c4:	d002      	beq.n	80198cc <std+0x48>
 80198c6:	33d0      	adds	r3, #208	; 0xd0
 80198c8:	429c      	cmp	r4, r3
 80198ca:	d105      	bne.n	80198d8 <std+0x54>
 80198cc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80198d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80198d4:	f000 ba64 	b.w	8019da0 <__retarget_lock_init_recursive>
 80198d8:	bd10      	pop	{r4, pc}
 80198da:	bf00      	nop
 80198dc:	08019ae5 	.word	0x08019ae5
 80198e0:	08019b07 	.word	0x08019b07
 80198e4:	08019b3f 	.word	0x08019b3f
 80198e8:	08019b63 	.word	0x08019b63
 80198ec:	20007208 	.word	0x20007208

080198f0 <stdio_exit_handler>:
 80198f0:	4a02      	ldr	r2, [pc, #8]	; (80198fc <stdio_exit_handler+0xc>)
 80198f2:	4903      	ldr	r1, [pc, #12]	; (8019900 <stdio_exit_handler+0x10>)
 80198f4:	4803      	ldr	r0, [pc, #12]	; (8019904 <stdio_exit_handler+0x14>)
 80198f6:	f000 b869 	b.w	80199cc <_fwalk_sglue>
 80198fa:	bf00      	nop
 80198fc:	20000064 	.word	0x20000064
 8019900:	0801b675 	.word	0x0801b675
 8019904:	20000070 	.word	0x20000070

08019908 <cleanup_stdio>:
 8019908:	6841      	ldr	r1, [r0, #4]
 801990a:	4b0c      	ldr	r3, [pc, #48]	; (801993c <cleanup_stdio+0x34>)
 801990c:	4299      	cmp	r1, r3
 801990e:	b510      	push	{r4, lr}
 8019910:	4604      	mov	r4, r0
 8019912:	d001      	beq.n	8019918 <cleanup_stdio+0x10>
 8019914:	f001 feae 	bl	801b674 <_fflush_r>
 8019918:	68a1      	ldr	r1, [r4, #8]
 801991a:	4b09      	ldr	r3, [pc, #36]	; (8019940 <cleanup_stdio+0x38>)
 801991c:	4299      	cmp	r1, r3
 801991e:	d002      	beq.n	8019926 <cleanup_stdio+0x1e>
 8019920:	4620      	mov	r0, r4
 8019922:	f001 fea7 	bl	801b674 <_fflush_r>
 8019926:	68e1      	ldr	r1, [r4, #12]
 8019928:	4b06      	ldr	r3, [pc, #24]	; (8019944 <cleanup_stdio+0x3c>)
 801992a:	4299      	cmp	r1, r3
 801992c:	d004      	beq.n	8019938 <cleanup_stdio+0x30>
 801992e:	4620      	mov	r0, r4
 8019930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019934:	f001 be9e 	b.w	801b674 <_fflush_r>
 8019938:	bd10      	pop	{r4, pc}
 801993a:	bf00      	nop
 801993c:	20007208 	.word	0x20007208
 8019940:	20007270 	.word	0x20007270
 8019944:	200072d8 	.word	0x200072d8

08019948 <global_stdio_init.part.0>:
 8019948:	b510      	push	{r4, lr}
 801994a:	4b0b      	ldr	r3, [pc, #44]	; (8019978 <global_stdio_init.part.0+0x30>)
 801994c:	4c0b      	ldr	r4, [pc, #44]	; (801997c <global_stdio_init.part.0+0x34>)
 801994e:	4a0c      	ldr	r2, [pc, #48]	; (8019980 <global_stdio_init.part.0+0x38>)
 8019950:	601a      	str	r2, [r3, #0]
 8019952:	4620      	mov	r0, r4
 8019954:	2200      	movs	r2, #0
 8019956:	2104      	movs	r1, #4
 8019958:	f7ff ff94 	bl	8019884 <std>
 801995c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8019960:	2201      	movs	r2, #1
 8019962:	2109      	movs	r1, #9
 8019964:	f7ff ff8e 	bl	8019884 <std>
 8019968:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 801996c:	2202      	movs	r2, #2
 801996e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019972:	2112      	movs	r1, #18
 8019974:	f7ff bf86 	b.w	8019884 <std>
 8019978:	20007340 	.word	0x20007340
 801997c:	20007208 	.word	0x20007208
 8019980:	080198f1 	.word	0x080198f1

08019984 <__sfp_lock_acquire>:
 8019984:	4801      	ldr	r0, [pc, #4]	; (801998c <__sfp_lock_acquire+0x8>)
 8019986:	f000 ba0c 	b.w	8019da2 <__retarget_lock_acquire_recursive>
 801998a:	bf00      	nop
 801998c:	20007349 	.word	0x20007349

08019990 <__sfp_lock_release>:
 8019990:	4801      	ldr	r0, [pc, #4]	; (8019998 <__sfp_lock_release+0x8>)
 8019992:	f000 ba07 	b.w	8019da4 <__retarget_lock_release_recursive>
 8019996:	bf00      	nop
 8019998:	20007349 	.word	0x20007349

0801999c <__sinit>:
 801999c:	b510      	push	{r4, lr}
 801999e:	4604      	mov	r4, r0
 80199a0:	f7ff fff0 	bl	8019984 <__sfp_lock_acquire>
 80199a4:	6a23      	ldr	r3, [r4, #32]
 80199a6:	b11b      	cbz	r3, 80199b0 <__sinit+0x14>
 80199a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80199ac:	f7ff bff0 	b.w	8019990 <__sfp_lock_release>
 80199b0:	4b04      	ldr	r3, [pc, #16]	; (80199c4 <__sinit+0x28>)
 80199b2:	6223      	str	r3, [r4, #32]
 80199b4:	4b04      	ldr	r3, [pc, #16]	; (80199c8 <__sinit+0x2c>)
 80199b6:	681b      	ldr	r3, [r3, #0]
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	d1f5      	bne.n	80199a8 <__sinit+0xc>
 80199bc:	f7ff ffc4 	bl	8019948 <global_stdio_init.part.0>
 80199c0:	e7f2      	b.n	80199a8 <__sinit+0xc>
 80199c2:	bf00      	nop
 80199c4:	08019909 	.word	0x08019909
 80199c8:	20007340 	.word	0x20007340

080199cc <_fwalk_sglue>:
 80199cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80199d0:	4607      	mov	r7, r0
 80199d2:	4688      	mov	r8, r1
 80199d4:	4614      	mov	r4, r2
 80199d6:	2600      	movs	r6, #0
 80199d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80199dc:	f1b9 0901 	subs.w	r9, r9, #1
 80199e0:	d505      	bpl.n	80199ee <_fwalk_sglue+0x22>
 80199e2:	6824      	ldr	r4, [r4, #0]
 80199e4:	2c00      	cmp	r4, #0
 80199e6:	d1f7      	bne.n	80199d8 <_fwalk_sglue+0xc>
 80199e8:	4630      	mov	r0, r6
 80199ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80199ee:	89ab      	ldrh	r3, [r5, #12]
 80199f0:	2b01      	cmp	r3, #1
 80199f2:	d907      	bls.n	8019a04 <_fwalk_sglue+0x38>
 80199f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80199f8:	3301      	adds	r3, #1
 80199fa:	d003      	beq.n	8019a04 <_fwalk_sglue+0x38>
 80199fc:	4629      	mov	r1, r5
 80199fe:	4638      	mov	r0, r7
 8019a00:	47c0      	blx	r8
 8019a02:	4306      	orrs	r6, r0
 8019a04:	3568      	adds	r5, #104	; 0x68
 8019a06:	e7e9      	b.n	80199dc <_fwalk_sglue+0x10>

08019a08 <iprintf>:
 8019a08:	b40f      	push	{r0, r1, r2, r3}
 8019a0a:	b507      	push	{r0, r1, r2, lr}
 8019a0c:	4906      	ldr	r1, [pc, #24]	; (8019a28 <iprintf+0x20>)
 8019a0e:	ab04      	add	r3, sp, #16
 8019a10:	6808      	ldr	r0, [r1, #0]
 8019a12:	f853 2b04 	ldr.w	r2, [r3], #4
 8019a16:	6881      	ldr	r1, [r0, #8]
 8019a18:	9301      	str	r3, [sp, #4]
 8019a1a:	f001 fc8b 	bl	801b334 <_vfiprintf_r>
 8019a1e:	b003      	add	sp, #12
 8019a20:	f85d eb04 	ldr.w	lr, [sp], #4
 8019a24:	b004      	add	sp, #16
 8019a26:	4770      	bx	lr
 8019a28:	200000bc 	.word	0x200000bc

08019a2c <_puts_r>:
 8019a2c:	6a03      	ldr	r3, [r0, #32]
 8019a2e:	b570      	push	{r4, r5, r6, lr}
 8019a30:	6884      	ldr	r4, [r0, #8]
 8019a32:	4605      	mov	r5, r0
 8019a34:	460e      	mov	r6, r1
 8019a36:	b90b      	cbnz	r3, 8019a3c <_puts_r+0x10>
 8019a38:	f7ff ffb0 	bl	801999c <__sinit>
 8019a3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019a3e:	07db      	lsls	r3, r3, #31
 8019a40:	d405      	bmi.n	8019a4e <_puts_r+0x22>
 8019a42:	89a3      	ldrh	r3, [r4, #12]
 8019a44:	0598      	lsls	r0, r3, #22
 8019a46:	d402      	bmi.n	8019a4e <_puts_r+0x22>
 8019a48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019a4a:	f000 f9aa 	bl	8019da2 <__retarget_lock_acquire_recursive>
 8019a4e:	89a3      	ldrh	r3, [r4, #12]
 8019a50:	0719      	lsls	r1, r3, #28
 8019a52:	d513      	bpl.n	8019a7c <_puts_r+0x50>
 8019a54:	6923      	ldr	r3, [r4, #16]
 8019a56:	b18b      	cbz	r3, 8019a7c <_puts_r+0x50>
 8019a58:	3e01      	subs	r6, #1
 8019a5a:	68a3      	ldr	r3, [r4, #8]
 8019a5c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8019a60:	3b01      	subs	r3, #1
 8019a62:	60a3      	str	r3, [r4, #8]
 8019a64:	b9e9      	cbnz	r1, 8019aa2 <_puts_r+0x76>
 8019a66:	2b00      	cmp	r3, #0
 8019a68:	da2e      	bge.n	8019ac8 <_puts_r+0x9c>
 8019a6a:	4622      	mov	r2, r4
 8019a6c:	210a      	movs	r1, #10
 8019a6e:	4628      	mov	r0, r5
 8019a70:	f000 f87b 	bl	8019b6a <__swbuf_r>
 8019a74:	3001      	adds	r0, #1
 8019a76:	d007      	beq.n	8019a88 <_puts_r+0x5c>
 8019a78:	250a      	movs	r5, #10
 8019a7a:	e007      	b.n	8019a8c <_puts_r+0x60>
 8019a7c:	4621      	mov	r1, r4
 8019a7e:	4628      	mov	r0, r5
 8019a80:	f000 f8b0 	bl	8019be4 <__swsetup_r>
 8019a84:	2800      	cmp	r0, #0
 8019a86:	d0e7      	beq.n	8019a58 <_puts_r+0x2c>
 8019a88:	f04f 35ff 	mov.w	r5, #4294967295
 8019a8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019a8e:	07da      	lsls	r2, r3, #31
 8019a90:	d405      	bmi.n	8019a9e <_puts_r+0x72>
 8019a92:	89a3      	ldrh	r3, [r4, #12]
 8019a94:	059b      	lsls	r3, r3, #22
 8019a96:	d402      	bmi.n	8019a9e <_puts_r+0x72>
 8019a98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019a9a:	f000 f983 	bl	8019da4 <__retarget_lock_release_recursive>
 8019a9e:	4628      	mov	r0, r5
 8019aa0:	bd70      	pop	{r4, r5, r6, pc}
 8019aa2:	2b00      	cmp	r3, #0
 8019aa4:	da04      	bge.n	8019ab0 <_puts_r+0x84>
 8019aa6:	69a2      	ldr	r2, [r4, #24]
 8019aa8:	429a      	cmp	r2, r3
 8019aaa:	dc06      	bgt.n	8019aba <_puts_r+0x8e>
 8019aac:	290a      	cmp	r1, #10
 8019aae:	d004      	beq.n	8019aba <_puts_r+0x8e>
 8019ab0:	6823      	ldr	r3, [r4, #0]
 8019ab2:	1c5a      	adds	r2, r3, #1
 8019ab4:	6022      	str	r2, [r4, #0]
 8019ab6:	7019      	strb	r1, [r3, #0]
 8019ab8:	e7cf      	b.n	8019a5a <_puts_r+0x2e>
 8019aba:	4622      	mov	r2, r4
 8019abc:	4628      	mov	r0, r5
 8019abe:	f000 f854 	bl	8019b6a <__swbuf_r>
 8019ac2:	3001      	adds	r0, #1
 8019ac4:	d1c9      	bne.n	8019a5a <_puts_r+0x2e>
 8019ac6:	e7df      	b.n	8019a88 <_puts_r+0x5c>
 8019ac8:	6823      	ldr	r3, [r4, #0]
 8019aca:	250a      	movs	r5, #10
 8019acc:	1c5a      	adds	r2, r3, #1
 8019ace:	6022      	str	r2, [r4, #0]
 8019ad0:	701d      	strb	r5, [r3, #0]
 8019ad2:	e7db      	b.n	8019a8c <_puts_r+0x60>

08019ad4 <puts>:
 8019ad4:	4b02      	ldr	r3, [pc, #8]	; (8019ae0 <puts+0xc>)
 8019ad6:	4601      	mov	r1, r0
 8019ad8:	6818      	ldr	r0, [r3, #0]
 8019ada:	f7ff bfa7 	b.w	8019a2c <_puts_r>
 8019ade:	bf00      	nop
 8019ae0:	200000bc 	.word	0x200000bc

08019ae4 <__sread>:
 8019ae4:	b510      	push	{r4, lr}
 8019ae6:	460c      	mov	r4, r1
 8019ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019aec:	f000 f910 	bl	8019d10 <_read_r>
 8019af0:	2800      	cmp	r0, #0
 8019af2:	bfab      	itete	ge
 8019af4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019af6:	89a3      	ldrhlt	r3, [r4, #12]
 8019af8:	181b      	addge	r3, r3, r0
 8019afa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8019afe:	bfac      	ite	ge
 8019b00:	6563      	strge	r3, [r4, #84]	; 0x54
 8019b02:	81a3      	strhlt	r3, [r4, #12]
 8019b04:	bd10      	pop	{r4, pc}

08019b06 <__swrite>:
 8019b06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019b0a:	461f      	mov	r7, r3
 8019b0c:	898b      	ldrh	r3, [r1, #12]
 8019b0e:	05db      	lsls	r3, r3, #23
 8019b10:	4605      	mov	r5, r0
 8019b12:	460c      	mov	r4, r1
 8019b14:	4616      	mov	r6, r2
 8019b16:	d505      	bpl.n	8019b24 <__swrite+0x1e>
 8019b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019b1c:	2302      	movs	r3, #2
 8019b1e:	2200      	movs	r2, #0
 8019b20:	f000 f8e4 	bl	8019cec <_lseek_r>
 8019b24:	89a3      	ldrh	r3, [r4, #12]
 8019b26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019b2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019b2e:	81a3      	strh	r3, [r4, #12]
 8019b30:	4632      	mov	r2, r6
 8019b32:	463b      	mov	r3, r7
 8019b34:	4628      	mov	r0, r5
 8019b36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019b3a:	f000 b8fb 	b.w	8019d34 <_write_r>

08019b3e <__sseek>:
 8019b3e:	b510      	push	{r4, lr}
 8019b40:	460c      	mov	r4, r1
 8019b42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019b46:	f000 f8d1 	bl	8019cec <_lseek_r>
 8019b4a:	1c43      	adds	r3, r0, #1
 8019b4c:	89a3      	ldrh	r3, [r4, #12]
 8019b4e:	bf15      	itete	ne
 8019b50:	6560      	strne	r0, [r4, #84]	; 0x54
 8019b52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019b56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019b5a:	81a3      	strheq	r3, [r4, #12]
 8019b5c:	bf18      	it	ne
 8019b5e:	81a3      	strhne	r3, [r4, #12]
 8019b60:	bd10      	pop	{r4, pc}

08019b62 <__sclose>:
 8019b62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019b66:	f000 b8b1 	b.w	8019ccc <_close_r>

08019b6a <__swbuf_r>:
 8019b6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019b6c:	460e      	mov	r6, r1
 8019b6e:	4614      	mov	r4, r2
 8019b70:	4605      	mov	r5, r0
 8019b72:	b118      	cbz	r0, 8019b7c <__swbuf_r+0x12>
 8019b74:	6a03      	ldr	r3, [r0, #32]
 8019b76:	b90b      	cbnz	r3, 8019b7c <__swbuf_r+0x12>
 8019b78:	f7ff ff10 	bl	801999c <__sinit>
 8019b7c:	69a3      	ldr	r3, [r4, #24]
 8019b7e:	60a3      	str	r3, [r4, #8]
 8019b80:	89a3      	ldrh	r3, [r4, #12]
 8019b82:	071a      	lsls	r2, r3, #28
 8019b84:	d525      	bpl.n	8019bd2 <__swbuf_r+0x68>
 8019b86:	6923      	ldr	r3, [r4, #16]
 8019b88:	b31b      	cbz	r3, 8019bd2 <__swbuf_r+0x68>
 8019b8a:	6823      	ldr	r3, [r4, #0]
 8019b8c:	6922      	ldr	r2, [r4, #16]
 8019b8e:	1a98      	subs	r0, r3, r2
 8019b90:	6963      	ldr	r3, [r4, #20]
 8019b92:	b2f6      	uxtb	r6, r6
 8019b94:	4283      	cmp	r3, r0
 8019b96:	4637      	mov	r7, r6
 8019b98:	dc04      	bgt.n	8019ba4 <__swbuf_r+0x3a>
 8019b9a:	4621      	mov	r1, r4
 8019b9c:	4628      	mov	r0, r5
 8019b9e:	f001 fd69 	bl	801b674 <_fflush_r>
 8019ba2:	b9e0      	cbnz	r0, 8019bde <__swbuf_r+0x74>
 8019ba4:	68a3      	ldr	r3, [r4, #8]
 8019ba6:	3b01      	subs	r3, #1
 8019ba8:	60a3      	str	r3, [r4, #8]
 8019baa:	6823      	ldr	r3, [r4, #0]
 8019bac:	1c5a      	adds	r2, r3, #1
 8019bae:	6022      	str	r2, [r4, #0]
 8019bb0:	701e      	strb	r6, [r3, #0]
 8019bb2:	6962      	ldr	r2, [r4, #20]
 8019bb4:	1c43      	adds	r3, r0, #1
 8019bb6:	429a      	cmp	r2, r3
 8019bb8:	d004      	beq.n	8019bc4 <__swbuf_r+0x5a>
 8019bba:	89a3      	ldrh	r3, [r4, #12]
 8019bbc:	07db      	lsls	r3, r3, #31
 8019bbe:	d506      	bpl.n	8019bce <__swbuf_r+0x64>
 8019bc0:	2e0a      	cmp	r6, #10
 8019bc2:	d104      	bne.n	8019bce <__swbuf_r+0x64>
 8019bc4:	4621      	mov	r1, r4
 8019bc6:	4628      	mov	r0, r5
 8019bc8:	f001 fd54 	bl	801b674 <_fflush_r>
 8019bcc:	b938      	cbnz	r0, 8019bde <__swbuf_r+0x74>
 8019bce:	4638      	mov	r0, r7
 8019bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019bd2:	4621      	mov	r1, r4
 8019bd4:	4628      	mov	r0, r5
 8019bd6:	f000 f805 	bl	8019be4 <__swsetup_r>
 8019bda:	2800      	cmp	r0, #0
 8019bdc:	d0d5      	beq.n	8019b8a <__swbuf_r+0x20>
 8019bde:	f04f 37ff 	mov.w	r7, #4294967295
 8019be2:	e7f4      	b.n	8019bce <__swbuf_r+0x64>

08019be4 <__swsetup_r>:
 8019be4:	b538      	push	{r3, r4, r5, lr}
 8019be6:	4b2a      	ldr	r3, [pc, #168]	; (8019c90 <__swsetup_r+0xac>)
 8019be8:	4605      	mov	r5, r0
 8019bea:	6818      	ldr	r0, [r3, #0]
 8019bec:	460c      	mov	r4, r1
 8019bee:	b118      	cbz	r0, 8019bf8 <__swsetup_r+0x14>
 8019bf0:	6a03      	ldr	r3, [r0, #32]
 8019bf2:	b90b      	cbnz	r3, 8019bf8 <__swsetup_r+0x14>
 8019bf4:	f7ff fed2 	bl	801999c <__sinit>
 8019bf8:	89a3      	ldrh	r3, [r4, #12]
 8019bfa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019bfe:	0718      	lsls	r0, r3, #28
 8019c00:	d422      	bmi.n	8019c48 <__swsetup_r+0x64>
 8019c02:	06d9      	lsls	r1, r3, #27
 8019c04:	d407      	bmi.n	8019c16 <__swsetup_r+0x32>
 8019c06:	2309      	movs	r3, #9
 8019c08:	602b      	str	r3, [r5, #0]
 8019c0a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8019c0e:	81a3      	strh	r3, [r4, #12]
 8019c10:	f04f 30ff 	mov.w	r0, #4294967295
 8019c14:	e034      	b.n	8019c80 <__swsetup_r+0x9c>
 8019c16:	0758      	lsls	r0, r3, #29
 8019c18:	d512      	bpl.n	8019c40 <__swsetup_r+0x5c>
 8019c1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019c1c:	b141      	cbz	r1, 8019c30 <__swsetup_r+0x4c>
 8019c1e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019c22:	4299      	cmp	r1, r3
 8019c24:	d002      	beq.n	8019c2c <__swsetup_r+0x48>
 8019c26:	4628      	mov	r0, r5
 8019c28:	f000 fede 	bl	801a9e8 <_free_r>
 8019c2c:	2300      	movs	r3, #0
 8019c2e:	6363      	str	r3, [r4, #52]	; 0x34
 8019c30:	89a3      	ldrh	r3, [r4, #12]
 8019c32:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019c36:	81a3      	strh	r3, [r4, #12]
 8019c38:	2300      	movs	r3, #0
 8019c3a:	6063      	str	r3, [r4, #4]
 8019c3c:	6923      	ldr	r3, [r4, #16]
 8019c3e:	6023      	str	r3, [r4, #0]
 8019c40:	89a3      	ldrh	r3, [r4, #12]
 8019c42:	f043 0308 	orr.w	r3, r3, #8
 8019c46:	81a3      	strh	r3, [r4, #12]
 8019c48:	6923      	ldr	r3, [r4, #16]
 8019c4a:	b94b      	cbnz	r3, 8019c60 <__swsetup_r+0x7c>
 8019c4c:	89a3      	ldrh	r3, [r4, #12]
 8019c4e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8019c52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019c56:	d003      	beq.n	8019c60 <__swsetup_r+0x7c>
 8019c58:	4621      	mov	r1, r4
 8019c5a:	4628      	mov	r0, r5
 8019c5c:	f001 fd6a 	bl	801b734 <__smakebuf_r>
 8019c60:	89a0      	ldrh	r0, [r4, #12]
 8019c62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019c66:	f010 0301 	ands.w	r3, r0, #1
 8019c6a:	d00a      	beq.n	8019c82 <__swsetup_r+0x9e>
 8019c6c:	2300      	movs	r3, #0
 8019c6e:	60a3      	str	r3, [r4, #8]
 8019c70:	6963      	ldr	r3, [r4, #20]
 8019c72:	425b      	negs	r3, r3
 8019c74:	61a3      	str	r3, [r4, #24]
 8019c76:	6923      	ldr	r3, [r4, #16]
 8019c78:	b943      	cbnz	r3, 8019c8c <__swsetup_r+0xa8>
 8019c7a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8019c7e:	d1c4      	bne.n	8019c0a <__swsetup_r+0x26>
 8019c80:	bd38      	pop	{r3, r4, r5, pc}
 8019c82:	0781      	lsls	r1, r0, #30
 8019c84:	bf58      	it	pl
 8019c86:	6963      	ldrpl	r3, [r4, #20]
 8019c88:	60a3      	str	r3, [r4, #8]
 8019c8a:	e7f4      	b.n	8019c76 <__swsetup_r+0x92>
 8019c8c:	2000      	movs	r0, #0
 8019c8e:	e7f7      	b.n	8019c80 <__swsetup_r+0x9c>
 8019c90:	200000bc 	.word	0x200000bc

08019c94 <memcmp>:
 8019c94:	b510      	push	{r4, lr}
 8019c96:	3901      	subs	r1, #1
 8019c98:	4402      	add	r2, r0
 8019c9a:	4290      	cmp	r0, r2
 8019c9c:	d101      	bne.n	8019ca2 <memcmp+0xe>
 8019c9e:	2000      	movs	r0, #0
 8019ca0:	e005      	b.n	8019cae <memcmp+0x1a>
 8019ca2:	7803      	ldrb	r3, [r0, #0]
 8019ca4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019ca8:	42a3      	cmp	r3, r4
 8019caa:	d001      	beq.n	8019cb0 <memcmp+0x1c>
 8019cac:	1b18      	subs	r0, r3, r4
 8019cae:	bd10      	pop	{r4, pc}
 8019cb0:	3001      	adds	r0, #1
 8019cb2:	e7f2      	b.n	8019c9a <memcmp+0x6>

08019cb4 <memset>:
 8019cb4:	4402      	add	r2, r0
 8019cb6:	4603      	mov	r3, r0
 8019cb8:	4293      	cmp	r3, r2
 8019cba:	d100      	bne.n	8019cbe <memset+0xa>
 8019cbc:	4770      	bx	lr
 8019cbe:	f803 1b01 	strb.w	r1, [r3], #1
 8019cc2:	e7f9      	b.n	8019cb8 <memset+0x4>

08019cc4 <_localeconv_r>:
 8019cc4:	4800      	ldr	r0, [pc, #0]	; (8019cc8 <_localeconv_r+0x4>)
 8019cc6:	4770      	bx	lr
 8019cc8:	200001b0 	.word	0x200001b0

08019ccc <_close_r>:
 8019ccc:	b538      	push	{r3, r4, r5, lr}
 8019cce:	4d06      	ldr	r5, [pc, #24]	; (8019ce8 <_close_r+0x1c>)
 8019cd0:	2300      	movs	r3, #0
 8019cd2:	4604      	mov	r4, r0
 8019cd4:	4608      	mov	r0, r1
 8019cd6:	602b      	str	r3, [r5, #0]
 8019cd8:	f7e9 fc3f 	bl	800355a <_close>
 8019cdc:	1c43      	adds	r3, r0, #1
 8019cde:	d102      	bne.n	8019ce6 <_close_r+0x1a>
 8019ce0:	682b      	ldr	r3, [r5, #0]
 8019ce2:	b103      	cbz	r3, 8019ce6 <_close_r+0x1a>
 8019ce4:	6023      	str	r3, [r4, #0]
 8019ce6:	bd38      	pop	{r3, r4, r5, pc}
 8019ce8:	20007344 	.word	0x20007344

08019cec <_lseek_r>:
 8019cec:	b538      	push	{r3, r4, r5, lr}
 8019cee:	4d07      	ldr	r5, [pc, #28]	; (8019d0c <_lseek_r+0x20>)
 8019cf0:	4604      	mov	r4, r0
 8019cf2:	4608      	mov	r0, r1
 8019cf4:	4611      	mov	r1, r2
 8019cf6:	2200      	movs	r2, #0
 8019cf8:	602a      	str	r2, [r5, #0]
 8019cfa:	461a      	mov	r2, r3
 8019cfc:	f7e9 fc54 	bl	80035a8 <_lseek>
 8019d00:	1c43      	adds	r3, r0, #1
 8019d02:	d102      	bne.n	8019d0a <_lseek_r+0x1e>
 8019d04:	682b      	ldr	r3, [r5, #0]
 8019d06:	b103      	cbz	r3, 8019d0a <_lseek_r+0x1e>
 8019d08:	6023      	str	r3, [r4, #0]
 8019d0a:	bd38      	pop	{r3, r4, r5, pc}
 8019d0c:	20007344 	.word	0x20007344

08019d10 <_read_r>:
 8019d10:	b538      	push	{r3, r4, r5, lr}
 8019d12:	4d07      	ldr	r5, [pc, #28]	; (8019d30 <_read_r+0x20>)
 8019d14:	4604      	mov	r4, r0
 8019d16:	4608      	mov	r0, r1
 8019d18:	4611      	mov	r1, r2
 8019d1a:	2200      	movs	r2, #0
 8019d1c:	602a      	str	r2, [r5, #0]
 8019d1e:	461a      	mov	r2, r3
 8019d20:	f7e9 fbe2 	bl	80034e8 <_read>
 8019d24:	1c43      	adds	r3, r0, #1
 8019d26:	d102      	bne.n	8019d2e <_read_r+0x1e>
 8019d28:	682b      	ldr	r3, [r5, #0]
 8019d2a:	b103      	cbz	r3, 8019d2e <_read_r+0x1e>
 8019d2c:	6023      	str	r3, [r4, #0]
 8019d2e:	bd38      	pop	{r3, r4, r5, pc}
 8019d30:	20007344 	.word	0x20007344

08019d34 <_write_r>:
 8019d34:	b538      	push	{r3, r4, r5, lr}
 8019d36:	4d07      	ldr	r5, [pc, #28]	; (8019d54 <_write_r+0x20>)
 8019d38:	4604      	mov	r4, r0
 8019d3a:	4608      	mov	r0, r1
 8019d3c:	4611      	mov	r1, r2
 8019d3e:	2200      	movs	r2, #0
 8019d40:	602a      	str	r2, [r5, #0]
 8019d42:	461a      	mov	r2, r3
 8019d44:	f7e9 fbed 	bl	8003522 <_write>
 8019d48:	1c43      	adds	r3, r0, #1
 8019d4a:	d102      	bne.n	8019d52 <_write_r+0x1e>
 8019d4c:	682b      	ldr	r3, [r5, #0]
 8019d4e:	b103      	cbz	r3, 8019d52 <_write_r+0x1e>
 8019d50:	6023      	str	r3, [r4, #0]
 8019d52:	bd38      	pop	{r3, r4, r5, pc}
 8019d54:	20007344 	.word	0x20007344

08019d58 <__libc_init_array>:
 8019d58:	b570      	push	{r4, r5, r6, lr}
 8019d5a:	4d0d      	ldr	r5, [pc, #52]	; (8019d90 <__libc_init_array+0x38>)
 8019d5c:	4c0d      	ldr	r4, [pc, #52]	; (8019d94 <__libc_init_array+0x3c>)
 8019d5e:	1b64      	subs	r4, r4, r5
 8019d60:	10a4      	asrs	r4, r4, #2
 8019d62:	2600      	movs	r6, #0
 8019d64:	42a6      	cmp	r6, r4
 8019d66:	d109      	bne.n	8019d7c <__libc_init_array+0x24>
 8019d68:	4d0b      	ldr	r5, [pc, #44]	; (8019d98 <__libc_init_array+0x40>)
 8019d6a:	4c0c      	ldr	r4, [pc, #48]	; (8019d9c <__libc_init_array+0x44>)
 8019d6c:	f001 fdd0 	bl	801b910 <_init>
 8019d70:	1b64      	subs	r4, r4, r5
 8019d72:	10a4      	asrs	r4, r4, #2
 8019d74:	2600      	movs	r6, #0
 8019d76:	42a6      	cmp	r6, r4
 8019d78:	d105      	bne.n	8019d86 <__libc_init_array+0x2e>
 8019d7a:	bd70      	pop	{r4, r5, r6, pc}
 8019d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8019d80:	4798      	blx	r3
 8019d82:	3601      	adds	r6, #1
 8019d84:	e7ee      	b.n	8019d64 <__libc_init_array+0xc>
 8019d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8019d8a:	4798      	blx	r3
 8019d8c:	3601      	adds	r6, #1
 8019d8e:	e7f2      	b.n	8019d76 <__libc_init_array+0x1e>
 8019d90:	0801f2d0 	.word	0x0801f2d0
 8019d94:	0801f2d0 	.word	0x0801f2d0
 8019d98:	0801f2d0 	.word	0x0801f2d0
 8019d9c:	0801f2d4 	.word	0x0801f2d4

08019da0 <__retarget_lock_init_recursive>:
 8019da0:	4770      	bx	lr

08019da2 <__retarget_lock_acquire_recursive>:
 8019da2:	4770      	bx	lr

08019da4 <__retarget_lock_release_recursive>:
 8019da4:	4770      	bx	lr

08019da6 <memcpy>:
 8019da6:	440a      	add	r2, r1
 8019da8:	4291      	cmp	r1, r2
 8019daa:	f100 33ff 	add.w	r3, r0, #4294967295
 8019dae:	d100      	bne.n	8019db2 <memcpy+0xc>
 8019db0:	4770      	bx	lr
 8019db2:	b510      	push	{r4, lr}
 8019db4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019db8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019dbc:	4291      	cmp	r1, r2
 8019dbe:	d1f9      	bne.n	8019db4 <memcpy+0xe>
 8019dc0:	bd10      	pop	{r4, pc}
	...

08019dc4 <__assert_func>:
 8019dc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019dc6:	4614      	mov	r4, r2
 8019dc8:	461a      	mov	r2, r3
 8019dca:	4b09      	ldr	r3, [pc, #36]	; (8019df0 <__assert_func+0x2c>)
 8019dcc:	681b      	ldr	r3, [r3, #0]
 8019dce:	4605      	mov	r5, r0
 8019dd0:	68d8      	ldr	r0, [r3, #12]
 8019dd2:	b14c      	cbz	r4, 8019de8 <__assert_func+0x24>
 8019dd4:	4b07      	ldr	r3, [pc, #28]	; (8019df4 <__assert_func+0x30>)
 8019dd6:	9100      	str	r1, [sp, #0]
 8019dd8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019ddc:	4906      	ldr	r1, [pc, #24]	; (8019df8 <__assert_func+0x34>)
 8019dde:	462b      	mov	r3, r5
 8019de0:	f001 fc70 	bl	801b6c4 <fiprintf>
 8019de4:	f001 fd14 	bl	801b810 <abort>
 8019de8:	4b04      	ldr	r3, [pc, #16]	; (8019dfc <__assert_func+0x38>)
 8019dea:	461c      	mov	r4, r3
 8019dec:	e7f3      	b.n	8019dd6 <__assert_func+0x12>
 8019dee:	bf00      	nop
 8019df0:	200000bc 	.word	0x200000bc
 8019df4:	0801f0a2 	.word	0x0801f0a2
 8019df8:	0801f0af 	.word	0x0801f0af
 8019dfc:	0801f0dd 	.word	0x0801f0dd

08019e00 <quorem>:
 8019e00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e04:	6903      	ldr	r3, [r0, #16]
 8019e06:	690c      	ldr	r4, [r1, #16]
 8019e08:	42a3      	cmp	r3, r4
 8019e0a:	4607      	mov	r7, r0
 8019e0c:	db7e      	blt.n	8019f0c <quorem+0x10c>
 8019e0e:	3c01      	subs	r4, #1
 8019e10:	f101 0814 	add.w	r8, r1, #20
 8019e14:	f100 0514 	add.w	r5, r0, #20
 8019e18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019e1c:	9301      	str	r3, [sp, #4]
 8019e1e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019e22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019e26:	3301      	adds	r3, #1
 8019e28:	429a      	cmp	r2, r3
 8019e2a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8019e2e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019e32:	fbb2 f6f3 	udiv	r6, r2, r3
 8019e36:	d331      	bcc.n	8019e9c <quorem+0x9c>
 8019e38:	f04f 0e00 	mov.w	lr, #0
 8019e3c:	4640      	mov	r0, r8
 8019e3e:	46ac      	mov	ip, r5
 8019e40:	46f2      	mov	sl, lr
 8019e42:	f850 2b04 	ldr.w	r2, [r0], #4
 8019e46:	b293      	uxth	r3, r2
 8019e48:	fb06 e303 	mla	r3, r6, r3, lr
 8019e4c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8019e50:	0c1a      	lsrs	r2, r3, #16
 8019e52:	b29b      	uxth	r3, r3
 8019e54:	ebaa 0303 	sub.w	r3, sl, r3
 8019e58:	f8dc a000 	ldr.w	sl, [ip]
 8019e5c:	fa13 f38a 	uxtah	r3, r3, sl
 8019e60:	fb06 220e 	mla	r2, r6, lr, r2
 8019e64:	9300      	str	r3, [sp, #0]
 8019e66:	9b00      	ldr	r3, [sp, #0]
 8019e68:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8019e6c:	b292      	uxth	r2, r2
 8019e6e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8019e72:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019e76:	f8bd 3000 	ldrh.w	r3, [sp]
 8019e7a:	4581      	cmp	r9, r0
 8019e7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019e80:	f84c 3b04 	str.w	r3, [ip], #4
 8019e84:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8019e88:	d2db      	bcs.n	8019e42 <quorem+0x42>
 8019e8a:	f855 300b 	ldr.w	r3, [r5, fp]
 8019e8e:	b92b      	cbnz	r3, 8019e9c <quorem+0x9c>
 8019e90:	9b01      	ldr	r3, [sp, #4]
 8019e92:	3b04      	subs	r3, #4
 8019e94:	429d      	cmp	r5, r3
 8019e96:	461a      	mov	r2, r3
 8019e98:	d32c      	bcc.n	8019ef4 <quorem+0xf4>
 8019e9a:	613c      	str	r4, [r7, #16]
 8019e9c:	4638      	mov	r0, r7
 8019e9e:	f001 f91f 	bl	801b0e0 <__mcmp>
 8019ea2:	2800      	cmp	r0, #0
 8019ea4:	db22      	blt.n	8019eec <quorem+0xec>
 8019ea6:	3601      	adds	r6, #1
 8019ea8:	4629      	mov	r1, r5
 8019eaa:	2000      	movs	r0, #0
 8019eac:	f858 2b04 	ldr.w	r2, [r8], #4
 8019eb0:	f8d1 c000 	ldr.w	ip, [r1]
 8019eb4:	b293      	uxth	r3, r2
 8019eb6:	1ac3      	subs	r3, r0, r3
 8019eb8:	0c12      	lsrs	r2, r2, #16
 8019eba:	fa13 f38c 	uxtah	r3, r3, ip
 8019ebe:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8019ec2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019ec6:	b29b      	uxth	r3, r3
 8019ec8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019ecc:	45c1      	cmp	r9, r8
 8019ece:	f841 3b04 	str.w	r3, [r1], #4
 8019ed2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019ed6:	d2e9      	bcs.n	8019eac <quorem+0xac>
 8019ed8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019edc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019ee0:	b922      	cbnz	r2, 8019eec <quorem+0xec>
 8019ee2:	3b04      	subs	r3, #4
 8019ee4:	429d      	cmp	r5, r3
 8019ee6:	461a      	mov	r2, r3
 8019ee8:	d30a      	bcc.n	8019f00 <quorem+0x100>
 8019eea:	613c      	str	r4, [r7, #16]
 8019eec:	4630      	mov	r0, r6
 8019eee:	b003      	add	sp, #12
 8019ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019ef4:	6812      	ldr	r2, [r2, #0]
 8019ef6:	3b04      	subs	r3, #4
 8019ef8:	2a00      	cmp	r2, #0
 8019efa:	d1ce      	bne.n	8019e9a <quorem+0x9a>
 8019efc:	3c01      	subs	r4, #1
 8019efe:	e7c9      	b.n	8019e94 <quorem+0x94>
 8019f00:	6812      	ldr	r2, [r2, #0]
 8019f02:	3b04      	subs	r3, #4
 8019f04:	2a00      	cmp	r2, #0
 8019f06:	d1f0      	bne.n	8019eea <quorem+0xea>
 8019f08:	3c01      	subs	r4, #1
 8019f0a:	e7eb      	b.n	8019ee4 <quorem+0xe4>
 8019f0c:	2000      	movs	r0, #0
 8019f0e:	e7ee      	b.n	8019eee <quorem+0xee>

08019f10 <_dtoa_r>:
 8019f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019f14:	ed2d 8b02 	vpush	{d8}
 8019f18:	69c5      	ldr	r5, [r0, #28]
 8019f1a:	b091      	sub	sp, #68	; 0x44
 8019f1c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8019f20:	ec59 8b10 	vmov	r8, r9, d0
 8019f24:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8019f26:	9106      	str	r1, [sp, #24]
 8019f28:	4606      	mov	r6, r0
 8019f2a:	9208      	str	r2, [sp, #32]
 8019f2c:	930c      	str	r3, [sp, #48]	; 0x30
 8019f2e:	b975      	cbnz	r5, 8019f4e <_dtoa_r+0x3e>
 8019f30:	2010      	movs	r0, #16
 8019f32:	f000 fda5 	bl	801aa80 <malloc>
 8019f36:	4602      	mov	r2, r0
 8019f38:	61f0      	str	r0, [r6, #28]
 8019f3a:	b920      	cbnz	r0, 8019f46 <_dtoa_r+0x36>
 8019f3c:	4ba6      	ldr	r3, [pc, #664]	; (801a1d8 <_dtoa_r+0x2c8>)
 8019f3e:	21ef      	movs	r1, #239	; 0xef
 8019f40:	48a6      	ldr	r0, [pc, #664]	; (801a1dc <_dtoa_r+0x2cc>)
 8019f42:	f7ff ff3f 	bl	8019dc4 <__assert_func>
 8019f46:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8019f4a:	6005      	str	r5, [r0, #0]
 8019f4c:	60c5      	str	r5, [r0, #12]
 8019f4e:	69f3      	ldr	r3, [r6, #28]
 8019f50:	6819      	ldr	r1, [r3, #0]
 8019f52:	b151      	cbz	r1, 8019f6a <_dtoa_r+0x5a>
 8019f54:	685a      	ldr	r2, [r3, #4]
 8019f56:	604a      	str	r2, [r1, #4]
 8019f58:	2301      	movs	r3, #1
 8019f5a:	4093      	lsls	r3, r2
 8019f5c:	608b      	str	r3, [r1, #8]
 8019f5e:	4630      	mov	r0, r6
 8019f60:	f000 fe82 	bl	801ac68 <_Bfree>
 8019f64:	69f3      	ldr	r3, [r6, #28]
 8019f66:	2200      	movs	r2, #0
 8019f68:	601a      	str	r2, [r3, #0]
 8019f6a:	f1b9 0300 	subs.w	r3, r9, #0
 8019f6e:	bfbb      	ittet	lt
 8019f70:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8019f74:	9303      	strlt	r3, [sp, #12]
 8019f76:	2300      	movge	r3, #0
 8019f78:	2201      	movlt	r2, #1
 8019f7a:	bfac      	ite	ge
 8019f7c:	6023      	strge	r3, [r4, #0]
 8019f7e:	6022      	strlt	r2, [r4, #0]
 8019f80:	4b97      	ldr	r3, [pc, #604]	; (801a1e0 <_dtoa_r+0x2d0>)
 8019f82:	9c03      	ldr	r4, [sp, #12]
 8019f84:	43a3      	bics	r3, r4
 8019f86:	d11c      	bne.n	8019fc2 <_dtoa_r+0xb2>
 8019f88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019f8a:	f242 730f 	movw	r3, #9999	; 0x270f
 8019f8e:	6013      	str	r3, [r2, #0]
 8019f90:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8019f94:	ea53 0308 	orrs.w	r3, r3, r8
 8019f98:	f000 84fb 	beq.w	801a992 <_dtoa_r+0xa82>
 8019f9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8019f9e:	b963      	cbnz	r3, 8019fba <_dtoa_r+0xaa>
 8019fa0:	4b90      	ldr	r3, [pc, #576]	; (801a1e4 <_dtoa_r+0x2d4>)
 8019fa2:	e020      	b.n	8019fe6 <_dtoa_r+0xd6>
 8019fa4:	4b90      	ldr	r3, [pc, #576]	; (801a1e8 <_dtoa_r+0x2d8>)
 8019fa6:	9301      	str	r3, [sp, #4]
 8019fa8:	3308      	adds	r3, #8
 8019faa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8019fac:	6013      	str	r3, [r2, #0]
 8019fae:	9801      	ldr	r0, [sp, #4]
 8019fb0:	b011      	add	sp, #68	; 0x44
 8019fb2:	ecbd 8b02 	vpop	{d8}
 8019fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019fba:	4b8a      	ldr	r3, [pc, #552]	; (801a1e4 <_dtoa_r+0x2d4>)
 8019fbc:	9301      	str	r3, [sp, #4]
 8019fbe:	3303      	adds	r3, #3
 8019fc0:	e7f3      	b.n	8019faa <_dtoa_r+0x9a>
 8019fc2:	ed9d 8b02 	vldr	d8, [sp, #8]
 8019fc6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fce:	d10c      	bne.n	8019fea <_dtoa_r+0xda>
 8019fd0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019fd2:	2301      	movs	r3, #1
 8019fd4:	6013      	str	r3, [r2, #0]
 8019fd6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8019fd8:	2b00      	cmp	r3, #0
 8019fda:	f000 84d7 	beq.w	801a98c <_dtoa_r+0xa7c>
 8019fde:	4b83      	ldr	r3, [pc, #524]	; (801a1ec <_dtoa_r+0x2dc>)
 8019fe0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8019fe2:	6013      	str	r3, [r2, #0]
 8019fe4:	3b01      	subs	r3, #1
 8019fe6:	9301      	str	r3, [sp, #4]
 8019fe8:	e7e1      	b.n	8019fae <_dtoa_r+0x9e>
 8019fea:	aa0e      	add	r2, sp, #56	; 0x38
 8019fec:	a90f      	add	r1, sp, #60	; 0x3c
 8019fee:	4630      	mov	r0, r6
 8019ff0:	eeb0 0b48 	vmov.f64	d0, d8
 8019ff4:	f001 f91a 	bl	801b22c <__d2b>
 8019ff8:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8019ffc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019ffe:	4605      	mov	r5, r0
 801a000:	2b00      	cmp	r3, #0
 801a002:	d046      	beq.n	801a092 <_dtoa_r+0x182>
 801a004:	eeb0 7b48 	vmov.f64	d7, d8
 801a008:	ee18 1a90 	vmov	r1, s17
 801a00c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801a010:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 801a014:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801a018:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801a01c:	2000      	movs	r0, #0
 801a01e:	ee07 1a90 	vmov	s15, r1
 801a022:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 801a026:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801a1c0 <_dtoa_r+0x2b0>
 801a02a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801a02e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 801a1c8 <_dtoa_r+0x2b8>
 801a032:	eea7 6b05 	vfma.f64	d6, d7, d5
 801a036:	ed9f 5b66 	vldr	d5, [pc, #408]	; 801a1d0 <_dtoa_r+0x2c0>
 801a03a:	ee07 3a90 	vmov	s15, r3
 801a03e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801a042:	eeb0 7b46 	vmov.f64	d7, d6
 801a046:	eea4 7b05 	vfma.f64	d7, d4, d5
 801a04a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801a04e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801a052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a056:	ee16 ba90 	vmov	fp, s13
 801a05a:	9009      	str	r0, [sp, #36]	; 0x24
 801a05c:	d508      	bpl.n	801a070 <_dtoa_r+0x160>
 801a05e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801a062:	eeb4 6b47 	vcmp.f64	d6, d7
 801a066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a06a:	bf18      	it	ne
 801a06c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 801a070:	f1bb 0f16 	cmp.w	fp, #22
 801a074:	d82b      	bhi.n	801a0ce <_dtoa_r+0x1be>
 801a076:	495e      	ldr	r1, [pc, #376]	; (801a1f0 <_dtoa_r+0x2e0>)
 801a078:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801a07c:	ed91 7b00 	vldr	d7, [r1]
 801a080:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801a084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a088:	d501      	bpl.n	801a08e <_dtoa_r+0x17e>
 801a08a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a08e:	2100      	movs	r1, #0
 801a090:	e01e      	b.n	801a0d0 <_dtoa_r+0x1c0>
 801a092:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a094:	4413      	add	r3, r2
 801a096:	f203 4132 	addw	r1, r3, #1074	; 0x432
 801a09a:	2920      	cmp	r1, #32
 801a09c:	bfc1      	itttt	gt
 801a09e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 801a0a2:	408c      	lslgt	r4, r1
 801a0a4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 801a0a8:	fa28 f101 	lsrgt.w	r1, r8, r1
 801a0ac:	bfd6      	itet	le
 801a0ae:	f1c1 0120 	rsble	r1, r1, #32
 801a0b2:	4321      	orrgt	r1, r4
 801a0b4:	fa08 f101 	lslle.w	r1, r8, r1
 801a0b8:	ee07 1a90 	vmov	s15, r1
 801a0bc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801a0c0:	3b01      	subs	r3, #1
 801a0c2:	ee17 1a90 	vmov	r1, s15
 801a0c6:	2001      	movs	r0, #1
 801a0c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801a0cc:	e7a7      	b.n	801a01e <_dtoa_r+0x10e>
 801a0ce:	2101      	movs	r1, #1
 801a0d0:	1ad2      	subs	r2, r2, r3
 801a0d2:	1e53      	subs	r3, r2, #1
 801a0d4:	9305      	str	r3, [sp, #20]
 801a0d6:	bf45      	ittet	mi
 801a0d8:	f1c2 0301 	rsbmi	r3, r2, #1
 801a0dc:	9304      	strmi	r3, [sp, #16]
 801a0de:	2300      	movpl	r3, #0
 801a0e0:	2300      	movmi	r3, #0
 801a0e2:	bf4c      	ite	mi
 801a0e4:	9305      	strmi	r3, [sp, #20]
 801a0e6:	9304      	strpl	r3, [sp, #16]
 801a0e8:	f1bb 0f00 	cmp.w	fp, #0
 801a0ec:	910b      	str	r1, [sp, #44]	; 0x2c
 801a0ee:	db18      	blt.n	801a122 <_dtoa_r+0x212>
 801a0f0:	9b05      	ldr	r3, [sp, #20]
 801a0f2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 801a0f6:	445b      	add	r3, fp
 801a0f8:	9305      	str	r3, [sp, #20]
 801a0fa:	2300      	movs	r3, #0
 801a0fc:	9a06      	ldr	r2, [sp, #24]
 801a0fe:	2a09      	cmp	r2, #9
 801a100:	d848      	bhi.n	801a194 <_dtoa_r+0x284>
 801a102:	2a05      	cmp	r2, #5
 801a104:	bfc4      	itt	gt
 801a106:	3a04      	subgt	r2, #4
 801a108:	9206      	strgt	r2, [sp, #24]
 801a10a:	9a06      	ldr	r2, [sp, #24]
 801a10c:	f1a2 0202 	sub.w	r2, r2, #2
 801a110:	bfcc      	ite	gt
 801a112:	2400      	movgt	r4, #0
 801a114:	2401      	movle	r4, #1
 801a116:	2a03      	cmp	r2, #3
 801a118:	d847      	bhi.n	801a1aa <_dtoa_r+0x29a>
 801a11a:	e8df f002 	tbb	[pc, r2]
 801a11e:	2d0b      	.short	0x2d0b
 801a120:	392b      	.short	0x392b
 801a122:	9b04      	ldr	r3, [sp, #16]
 801a124:	2200      	movs	r2, #0
 801a126:	eba3 030b 	sub.w	r3, r3, fp
 801a12a:	9304      	str	r3, [sp, #16]
 801a12c:	920a      	str	r2, [sp, #40]	; 0x28
 801a12e:	f1cb 0300 	rsb	r3, fp, #0
 801a132:	e7e3      	b.n	801a0fc <_dtoa_r+0x1ec>
 801a134:	2200      	movs	r2, #0
 801a136:	9207      	str	r2, [sp, #28]
 801a138:	9a08      	ldr	r2, [sp, #32]
 801a13a:	2a00      	cmp	r2, #0
 801a13c:	dc38      	bgt.n	801a1b0 <_dtoa_r+0x2a0>
 801a13e:	f04f 0a01 	mov.w	sl, #1
 801a142:	46d1      	mov	r9, sl
 801a144:	4652      	mov	r2, sl
 801a146:	f8cd a020 	str.w	sl, [sp, #32]
 801a14a:	69f7      	ldr	r7, [r6, #28]
 801a14c:	2100      	movs	r1, #0
 801a14e:	2004      	movs	r0, #4
 801a150:	f100 0c14 	add.w	ip, r0, #20
 801a154:	4594      	cmp	ip, r2
 801a156:	d930      	bls.n	801a1ba <_dtoa_r+0x2aa>
 801a158:	6079      	str	r1, [r7, #4]
 801a15a:	4630      	mov	r0, r6
 801a15c:	930d      	str	r3, [sp, #52]	; 0x34
 801a15e:	f000 fd43 	bl	801abe8 <_Balloc>
 801a162:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a164:	9001      	str	r0, [sp, #4]
 801a166:	4602      	mov	r2, r0
 801a168:	2800      	cmp	r0, #0
 801a16a:	d145      	bne.n	801a1f8 <_dtoa_r+0x2e8>
 801a16c:	4b21      	ldr	r3, [pc, #132]	; (801a1f4 <_dtoa_r+0x2e4>)
 801a16e:	f240 11af 	movw	r1, #431	; 0x1af
 801a172:	e6e5      	b.n	8019f40 <_dtoa_r+0x30>
 801a174:	2201      	movs	r2, #1
 801a176:	e7de      	b.n	801a136 <_dtoa_r+0x226>
 801a178:	2200      	movs	r2, #0
 801a17a:	9207      	str	r2, [sp, #28]
 801a17c:	9a08      	ldr	r2, [sp, #32]
 801a17e:	eb0b 0a02 	add.w	sl, fp, r2
 801a182:	f10a 0901 	add.w	r9, sl, #1
 801a186:	464a      	mov	r2, r9
 801a188:	2a01      	cmp	r2, #1
 801a18a:	bfb8      	it	lt
 801a18c:	2201      	movlt	r2, #1
 801a18e:	e7dc      	b.n	801a14a <_dtoa_r+0x23a>
 801a190:	2201      	movs	r2, #1
 801a192:	e7f2      	b.n	801a17a <_dtoa_r+0x26a>
 801a194:	2401      	movs	r4, #1
 801a196:	2200      	movs	r2, #0
 801a198:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801a19c:	f04f 3aff 	mov.w	sl, #4294967295
 801a1a0:	2100      	movs	r1, #0
 801a1a2:	46d1      	mov	r9, sl
 801a1a4:	2212      	movs	r2, #18
 801a1a6:	9108      	str	r1, [sp, #32]
 801a1a8:	e7cf      	b.n	801a14a <_dtoa_r+0x23a>
 801a1aa:	2201      	movs	r2, #1
 801a1ac:	9207      	str	r2, [sp, #28]
 801a1ae:	e7f5      	b.n	801a19c <_dtoa_r+0x28c>
 801a1b0:	f8dd a020 	ldr.w	sl, [sp, #32]
 801a1b4:	46d1      	mov	r9, sl
 801a1b6:	4652      	mov	r2, sl
 801a1b8:	e7c7      	b.n	801a14a <_dtoa_r+0x23a>
 801a1ba:	3101      	adds	r1, #1
 801a1bc:	0040      	lsls	r0, r0, #1
 801a1be:	e7c7      	b.n	801a150 <_dtoa_r+0x240>
 801a1c0:	636f4361 	.word	0x636f4361
 801a1c4:	3fd287a7 	.word	0x3fd287a7
 801a1c8:	8b60c8b3 	.word	0x8b60c8b3
 801a1cc:	3fc68a28 	.word	0x3fc68a28
 801a1d0:	509f79fb 	.word	0x509f79fb
 801a1d4:	3fd34413 	.word	0x3fd34413
 801a1d8:	0801eefe 	.word	0x0801eefe
 801a1dc:	0801f0eb 	.word	0x0801f0eb
 801a1e0:	7ff00000 	.word	0x7ff00000
 801a1e4:	0801f0e7 	.word	0x0801f0e7
 801a1e8:	0801f0de 	.word	0x0801f0de
 801a1ec:	0801f07f 	.word	0x0801f07f
 801a1f0:	0801f1d8 	.word	0x0801f1d8
 801a1f4:	0801f143 	.word	0x0801f143
 801a1f8:	69f2      	ldr	r2, [r6, #28]
 801a1fa:	9901      	ldr	r1, [sp, #4]
 801a1fc:	6011      	str	r1, [r2, #0]
 801a1fe:	f1b9 0f0e 	cmp.w	r9, #14
 801a202:	d86c      	bhi.n	801a2de <_dtoa_r+0x3ce>
 801a204:	2c00      	cmp	r4, #0
 801a206:	d06a      	beq.n	801a2de <_dtoa_r+0x3ce>
 801a208:	f1bb 0f00 	cmp.w	fp, #0
 801a20c:	f340 80a0 	ble.w	801a350 <_dtoa_r+0x440>
 801a210:	4ac1      	ldr	r2, [pc, #772]	; (801a518 <_dtoa_r+0x608>)
 801a212:	f00b 010f 	and.w	r1, fp, #15
 801a216:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801a21a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 801a21e:	ed92 7b00 	vldr	d7, [r2]
 801a222:	ea4f 122b 	mov.w	r2, fp, asr #4
 801a226:	f000 8087 	beq.w	801a338 <_dtoa_r+0x428>
 801a22a:	49bc      	ldr	r1, [pc, #752]	; (801a51c <_dtoa_r+0x60c>)
 801a22c:	ed91 6b08 	vldr	d6, [r1, #32]
 801a230:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801a234:	ed8d 6b02 	vstr	d6, [sp, #8]
 801a238:	f002 020f 	and.w	r2, r2, #15
 801a23c:	2103      	movs	r1, #3
 801a23e:	48b7      	ldr	r0, [pc, #732]	; (801a51c <_dtoa_r+0x60c>)
 801a240:	2a00      	cmp	r2, #0
 801a242:	d17b      	bne.n	801a33c <_dtoa_r+0x42c>
 801a244:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a248:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801a24c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a250:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a252:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a256:	2a00      	cmp	r2, #0
 801a258:	f000 80a0 	beq.w	801a39c <_dtoa_r+0x48c>
 801a25c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801a260:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a264:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a268:	f140 8098 	bpl.w	801a39c <_dtoa_r+0x48c>
 801a26c:	f1b9 0f00 	cmp.w	r9, #0
 801a270:	f000 8094 	beq.w	801a39c <_dtoa_r+0x48c>
 801a274:	f1ba 0f00 	cmp.w	sl, #0
 801a278:	dd2f      	ble.n	801a2da <_dtoa_r+0x3ca>
 801a27a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801a27e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a282:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a286:	f10b 32ff 	add.w	r2, fp, #4294967295
 801a28a:	3101      	adds	r1, #1
 801a28c:	4654      	mov	r4, sl
 801a28e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a292:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801a296:	ee07 1a90 	vmov	s15, r1
 801a29a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a29e:	eea7 5b06 	vfma.f64	d5, d7, d6
 801a2a2:	ee15 7a90 	vmov	r7, s11
 801a2a6:	ec51 0b15 	vmov	r0, r1, d5
 801a2aa:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801a2ae:	2c00      	cmp	r4, #0
 801a2b0:	d177      	bne.n	801a3a2 <_dtoa_r+0x492>
 801a2b2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801a2b6:	ee36 6b47 	vsub.f64	d6, d6, d7
 801a2ba:	ec41 0b17 	vmov	d7, r0, r1
 801a2be:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a2c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2c6:	f300 826a 	bgt.w	801a79e <_dtoa_r+0x88e>
 801a2ca:	eeb1 7b47 	vneg.f64	d7, d7
 801a2ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a2d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2d6:	f100 8260 	bmi.w	801a79a <_dtoa_r+0x88a>
 801a2da:	ed8d 8b02 	vstr	d8, [sp, #8]
 801a2de:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a2e0:	2a00      	cmp	r2, #0
 801a2e2:	f2c0 811d 	blt.w	801a520 <_dtoa_r+0x610>
 801a2e6:	f1bb 0f0e 	cmp.w	fp, #14
 801a2ea:	f300 8119 	bgt.w	801a520 <_dtoa_r+0x610>
 801a2ee:	4b8a      	ldr	r3, [pc, #552]	; (801a518 <_dtoa_r+0x608>)
 801a2f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801a2f4:	ed93 6b00 	vldr	d6, [r3]
 801a2f8:	9b08      	ldr	r3, [sp, #32]
 801a2fa:	2b00      	cmp	r3, #0
 801a2fc:	f280 80b7 	bge.w	801a46e <_dtoa_r+0x55e>
 801a300:	f1b9 0f00 	cmp.w	r9, #0
 801a304:	f300 80b3 	bgt.w	801a46e <_dtoa_r+0x55e>
 801a308:	f040 8246 	bne.w	801a798 <_dtoa_r+0x888>
 801a30c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801a310:	ee26 6b07 	vmul.f64	d6, d6, d7
 801a314:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a318:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a31c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a320:	464c      	mov	r4, r9
 801a322:	464f      	mov	r7, r9
 801a324:	f280 821c 	bge.w	801a760 <_dtoa_r+0x850>
 801a328:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a32c:	2331      	movs	r3, #49	; 0x31
 801a32e:	f808 3b01 	strb.w	r3, [r8], #1
 801a332:	f10b 0b01 	add.w	fp, fp, #1
 801a336:	e218      	b.n	801a76a <_dtoa_r+0x85a>
 801a338:	2102      	movs	r1, #2
 801a33a:	e780      	b.n	801a23e <_dtoa_r+0x32e>
 801a33c:	07d4      	lsls	r4, r2, #31
 801a33e:	d504      	bpl.n	801a34a <_dtoa_r+0x43a>
 801a340:	ed90 6b00 	vldr	d6, [r0]
 801a344:	3101      	adds	r1, #1
 801a346:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a34a:	1052      	asrs	r2, r2, #1
 801a34c:	3008      	adds	r0, #8
 801a34e:	e777      	b.n	801a240 <_dtoa_r+0x330>
 801a350:	d022      	beq.n	801a398 <_dtoa_r+0x488>
 801a352:	f1cb 0200 	rsb	r2, fp, #0
 801a356:	4970      	ldr	r1, [pc, #448]	; (801a518 <_dtoa_r+0x608>)
 801a358:	f002 000f 	and.w	r0, r2, #15
 801a35c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801a360:	ed91 7b00 	vldr	d7, [r1]
 801a364:	ee28 7b07 	vmul.f64	d7, d8, d7
 801a368:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a36c:	486b      	ldr	r0, [pc, #428]	; (801a51c <_dtoa_r+0x60c>)
 801a36e:	1112      	asrs	r2, r2, #4
 801a370:	2400      	movs	r4, #0
 801a372:	2102      	movs	r1, #2
 801a374:	b92a      	cbnz	r2, 801a382 <_dtoa_r+0x472>
 801a376:	2c00      	cmp	r4, #0
 801a378:	f43f af6a 	beq.w	801a250 <_dtoa_r+0x340>
 801a37c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a380:	e766      	b.n	801a250 <_dtoa_r+0x340>
 801a382:	07d7      	lsls	r7, r2, #31
 801a384:	d505      	bpl.n	801a392 <_dtoa_r+0x482>
 801a386:	ed90 6b00 	vldr	d6, [r0]
 801a38a:	3101      	adds	r1, #1
 801a38c:	2401      	movs	r4, #1
 801a38e:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a392:	1052      	asrs	r2, r2, #1
 801a394:	3008      	adds	r0, #8
 801a396:	e7ed      	b.n	801a374 <_dtoa_r+0x464>
 801a398:	2102      	movs	r1, #2
 801a39a:	e759      	b.n	801a250 <_dtoa_r+0x340>
 801a39c:	465a      	mov	r2, fp
 801a39e:	464c      	mov	r4, r9
 801a3a0:	e775      	b.n	801a28e <_dtoa_r+0x37e>
 801a3a2:	ec41 0b17 	vmov	d7, r0, r1
 801a3a6:	495c      	ldr	r1, [pc, #368]	; (801a518 <_dtoa_r+0x608>)
 801a3a8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801a3ac:	ed11 4b02 	vldr	d4, [r1, #-8]
 801a3b0:	9901      	ldr	r1, [sp, #4]
 801a3b2:	440c      	add	r4, r1
 801a3b4:	9907      	ldr	r1, [sp, #28]
 801a3b6:	b351      	cbz	r1, 801a40e <_dtoa_r+0x4fe>
 801a3b8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801a3bc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 801a3c0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a3c4:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801a3c8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801a3cc:	ee35 7b47 	vsub.f64	d7, d5, d7
 801a3d0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a3d4:	ee14 1a90 	vmov	r1, s9
 801a3d8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a3dc:	3130      	adds	r1, #48	; 0x30
 801a3de:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a3e2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a3e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3ea:	f808 1b01 	strb.w	r1, [r8], #1
 801a3ee:	d439      	bmi.n	801a464 <_dtoa_r+0x554>
 801a3f0:	ee32 5b46 	vsub.f64	d5, d2, d6
 801a3f4:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801a3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3fc:	d472      	bmi.n	801a4e4 <_dtoa_r+0x5d4>
 801a3fe:	45a0      	cmp	r8, r4
 801a400:	f43f af6b 	beq.w	801a2da <_dtoa_r+0x3ca>
 801a404:	ee27 7b03 	vmul.f64	d7, d7, d3
 801a408:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a40c:	e7e0      	b.n	801a3d0 <_dtoa_r+0x4c0>
 801a40e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a412:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a416:	4620      	mov	r0, r4
 801a418:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801a41c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a420:	ee14 1a90 	vmov	r1, s9
 801a424:	3130      	adds	r1, #48	; 0x30
 801a426:	f808 1b01 	strb.w	r1, [r8], #1
 801a42a:	45a0      	cmp	r8, r4
 801a42c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a430:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a434:	d118      	bne.n	801a468 <_dtoa_r+0x558>
 801a436:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 801a43a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801a43e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801a442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a446:	dc4d      	bgt.n	801a4e4 <_dtoa_r+0x5d4>
 801a448:	ee35 5b47 	vsub.f64	d5, d5, d7
 801a44c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801a450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a454:	f57f af41 	bpl.w	801a2da <_dtoa_r+0x3ca>
 801a458:	4680      	mov	r8, r0
 801a45a:	3801      	subs	r0, #1
 801a45c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 801a460:	2b30      	cmp	r3, #48	; 0x30
 801a462:	d0f9      	beq.n	801a458 <_dtoa_r+0x548>
 801a464:	4693      	mov	fp, r2
 801a466:	e02a      	b.n	801a4be <_dtoa_r+0x5ae>
 801a468:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a46c:	e7d6      	b.n	801a41c <_dtoa_r+0x50c>
 801a46e:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a472:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801a476:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a47a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801a47e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801a482:	ee15 3a10 	vmov	r3, s10
 801a486:	3330      	adds	r3, #48	; 0x30
 801a488:	f808 3b01 	strb.w	r3, [r8], #1
 801a48c:	9b01      	ldr	r3, [sp, #4]
 801a48e:	eba8 0303 	sub.w	r3, r8, r3
 801a492:	4599      	cmp	r9, r3
 801a494:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801a498:	eea3 7b46 	vfms.f64	d7, d3, d6
 801a49c:	d133      	bne.n	801a506 <_dtoa_r+0x5f6>
 801a49e:	ee37 7b07 	vadd.f64	d7, d7, d7
 801a4a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a4a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a4aa:	dc1a      	bgt.n	801a4e2 <_dtoa_r+0x5d2>
 801a4ac:	eeb4 7b46 	vcmp.f64	d7, d6
 801a4b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a4b4:	d103      	bne.n	801a4be <_dtoa_r+0x5ae>
 801a4b6:	ee15 3a10 	vmov	r3, s10
 801a4ba:	07d9      	lsls	r1, r3, #31
 801a4bc:	d411      	bmi.n	801a4e2 <_dtoa_r+0x5d2>
 801a4be:	4629      	mov	r1, r5
 801a4c0:	4630      	mov	r0, r6
 801a4c2:	f000 fbd1 	bl	801ac68 <_Bfree>
 801a4c6:	2300      	movs	r3, #0
 801a4c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801a4ca:	f888 3000 	strb.w	r3, [r8]
 801a4ce:	f10b 0301 	add.w	r3, fp, #1
 801a4d2:	6013      	str	r3, [r2, #0]
 801a4d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a4d6:	2b00      	cmp	r3, #0
 801a4d8:	f43f ad69 	beq.w	8019fae <_dtoa_r+0x9e>
 801a4dc:	f8c3 8000 	str.w	r8, [r3]
 801a4e0:	e565      	b.n	8019fae <_dtoa_r+0x9e>
 801a4e2:	465a      	mov	r2, fp
 801a4e4:	4643      	mov	r3, r8
 801a4e6:	4698      	mov	r8, r3
 801a4e8:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801a4ec:	2939      	cmp	r1, #57	; 0x39
 801a4ee:	d106      	bne.n	801a4fe <_dtoa_r+0x5ee>
 801a4f0:	9901      	ldr	r1, [sp, #4]
 801a4f2:	4299      	cmp	r1, r3
 801a4f4:	d1f7      	bne.n	801a4e6 <_dtoa_r+0x5d6>
 801a4f6:	9801      	ldr	r0, [sp, #4]
 801a4f8:	2130      	movs	r1, #48	; 0x30
 801a4fa:	3201      	adds	r2, #1
 801a4fc:	7001      	strb	r1, [r0, #0]
 801a4fe:	7819      	ldrb	r1, [r3, #0]
 801a500:	3101      	adds	r1, #1
 801a502:	7019      	strb	r1, [r3, #0]
 801a504:	e7ae      	b.n	801a464 <_dtoa_r+0x554>
 801a506:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a50a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a50e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a512:	d1b2      	bne.n	801a47a <_dtoa_r+0x56a>
 801a514:	e7d3      	b.n	801a4be <_dtoa_r+0x5ae>
 801a516:	bf00      	nop
 801a518:	0801f1d8 	.word	0x0801f1d8
 801a51c:	0801f1b0 	.word	0x0801f1b0
 801a520:	9907      	ldr	r1, [sp, #28]
 801a522:	2900      	cmp	r1, #0
 801a524:	f000 80d0 	beq.w	801a6c8 <_dtoa_r+0x7b8>
 801a528:	9906      	ldr	r1, [sp, #24]
 801a52a:	2901      	cmp	r1, #1
 801a52c:	f300 80b4 	bgt.w	801a698 <_dtoa_r+0x788>
 801a530:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a532:	2900      	cmp	r1, #0
 801a534:	f000 80ac 	beq.w	801a690 <_dtoa_r+0x780>
 801a538:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801a53c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a540:	461c      	mov	r4, r3
 801a542:	9309      	str	r3, [sp, #36]	; 0x24
 801a544:	9b04      	ldr	r3, [sp, #16]
 801a546:	4413      	add	r3, r2
 801a548:	9304      	str	r3, [sp, #16]
 801a54a:	9b05      	ldr	r3, [sp, #20]
 801a54c:	2101      	movs	r1, #1
 801a54e:	4413      	add	r3, r2
 801a550:	4630      	mov	r0, r6
 801a552:	9305      	str	r3, [sp, #20]
 801a554:	f000 fc3e 	bl	801add4 <__i2b>
 801a558:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a55a:	4607      	mov	r7, r0
 801a55c:	f1b8 0f00 	cmp.w	r8, #0
 801a560:	d00d      	beq.n	801a57e <_dtoa_r+0x66e>
 801a562:	9a05      	ldr	r2, [sp, #20]
 801a564:	2a00      	cmp	r2, #0
 801a566:	dd0a      	ble.n	801a57e <_dtoa_r+0x66e>
 801a568:	4542      	cmp	r2, r8
 801a56a:	9904      	ldr	r1, [sp, #16]
 801a56c:	bfa8      	it	ge
 801a56e:	4642      	movge	r2, r8
 801a570:	1a89      	subs	r1, r1, r2
 801a572:	9104      	str	r1, [sp, #16]
 801a574:	9905      	ldr	r1, [sp, #20]
 801a576:	eba8 0802 	sub.w	r8, r8, r2
 801a57a:	1a8a      	subs	r2, r1, r2
 801a57c:	9205      	str	r2, [sp, #20]
 801a57e:	b303      	cbz	r3, 801a5c2 <_dtoa_r+0x6b2>
 801a580:	9a07      	ldr	r2, [sp, #28]
 801a582:	2a00      	cmp	r2, #0
 801a584:	f000 80a5 	beq.w	801a6d2 <_dtoa_r+0x7c2>
 801a588:	2c00      	cmp	r4, #0
 801a58a:	dd13      	ble.n	801a5b4 <_dtoa_r+0x6a4>
 801a58c:	4639      	mov	r1, r7
 801a58e:	4622      	mov	r2, r4
 801a590:	4630      	mov	r0, r6
 801a592:	930d      	str	r3, [sp, #52]	; 0x34
 801a594:	f000 fcde 	bl	801af54 <__pow5mult>
 801a598:	462a      	mov	r2, r5
 801a59a:	4601      	mov	r1, r0
 801a59c:	4607      	mov	r7, r0
 801a59e:	4630      	mov	r0, r6
 801a5a0:	f000 fc2e 	bl	801ae00 <__multiply>
 801a5a4:	4629      	mov	r1, r5
 801a5a6:	9009      	str	r0, [sp, #36]	; 0x24
 801a5a8:	4630      	mov	r0, r6
 801a5aa:	f000 fb5d 	bl	801ac68 <_Bfree>
 801a5ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a5b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a5b2:	4615      	mov	r5, r2
 801a5b4:	1b1a      	subs	r2, r3, r4
 801a5b6:	d004      	beq.n	801a5c2 <_dtoa_r+0x6b2>
 801a5b8:	4629      	mov	r1, r5
 801a5ba:	4630      	mov	r0, r6
 801a5bc:	f000 fcca 	bl	801af54 <__pow5mult>
 801a5c0:	4605      	mov	r5, r0
 801a5c2:	2101      	movs	r1, #1
 801a5c4:	4630      	mov	r0, r6
 801a5c6:	f000 fc05 	bl	801add4 <__i2b>
 801a5ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a5cc:	2b00      	cmp	r3, #0
 801a5ce:	4604      	mov	r4, r0
 801a5d0:	f340 8081 	ble.w	801a6d6 <_dtoa_r+0x7c6>
 801a5d4:	461a      	mov	r2, r3
 801a5d6:	4601      	mov	r1, r0
 801a5d8:	4630      	mov	r0, r6
 801a5da:	f000 fcbb 	bl	801af54 <__pow5mult>
 801a5de:	9b06      	ldr	r3, [sp, #24]
 801a5e0:	2b01      	cmp	r3, #1
 801a5e2:	4604      	mov	r4, r0
 801a5e4:	dd7a      	ble.n	801a6dc <_dtoa_r+0x7cc>
 801a5e6:	2300      	movs	r3, #0
 801a5e8:	9309      	str	r3, [sp, #36]	; 0x24
 801a5ea:	6922      	ldr	r2, [r4, #16]
 801a5ec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801a5f0:	6910      	ldr	r0, [r2, #16]
 801a5f2:	f000 fba1 	bl	801ad38 <__hi0bits>
 801a5f6:	f1c0 0020 	rsb	r0, r0, #32
 801a5fa:	9b05      	ldr	r3, [sp, #20]
 801a5fc:	4418      	add	r0, r3
 801a5fe:	f010 001f 	ands.w	r0, r0, #31
 801a602:	f000 8093 	beq.w	801a72c <_dtoa_r+0x81c>
 801a606:	f1c0 0220 	rsb	r2, r0, #32
 801a60a:	2a04      	cmp	r2, #4
 801a60c:	f340 8085 	ble.w	801a71a <_dtoa_r+0x80a>
 801a610:	9b04      	ldr	r3, [sp, #16]
 801a612:	f1c0 001c 	rsb	r0, r0, #28
 801a616:	4403      	add	r3, r0
 801a618:	9304      	str	r3, [sp, #16]
 801a61a:	9b05      	ldr	r3, [sp, #20]
 801a61c:	4480      	add	r8, r0
 801a61e:	4403      	add	r3, r0
 801a620:	9305      	str	r3, [sp, #20]
 801a622:	9b04      	ldr	r3, [sp, #16]
 801a624:	2b00      	cmp	r3, #0
 801a626:	dd05      	ble.n	801a634 <_dtoa_r+0x724>
 801a628:	4629      	mov	r1, r5
 801a62a:	461a      	mov	r2, r3
 801a62c:	4630      	mov	r0, r6
 801a62e:	f000 fceb 	bl	801b008 <__lshift>
 801a632:	4605      	mov	r5, r0
 801a634:	9b05      	ldr	r3, [sp, #20]
 801a636:	2b00      	cmp	r3, #0
 801a638:	dd05      	ble.n	801a646 <_dtoa_r+0x736>
 801a63a:	4621      	mov	r1, r4
 801a63c:	461a      	mov	r2, r3
 801a63e:	4630      	mov	r0, r6
 801a640:	f000 fce2 	bl	801b008 <__lshift>
 801a644:	4604      	mov	r4, r0
 801a646:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a648:	2b00      	cmp	r3, #0
 801a64a:	d071      	beq.n	801a730 <_dtoa_r+0x820>
 801a64c:	4621      	mov	r1, r4
 801a64e:	4628      	mov	r0, r5
 801a650:	f000 fd46 	bl	801b0e0 <__mcmp>
 801a654:	2800      	cmp	r0, #0
 801a656:	da6b      	bge.n	801a730 <_dtoa_r+0x820>
 801a658:	2300      	movs	r3, #0
 801a65a:	4629      	mov	r1, r5
 801a65c:	220a      	movs	r2, #10
 801a65e:	4630      	mov	r0, r6
 801a660:	f000 fb24 	bl	801acac <__multadd>
 801a664:	9b07      	ldr	r3, [sp, #28]
 801a666:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a66a:	4605      	mov	r5, r0
 801a66c:	2b00      	cmp	r3, #0
 801a66e:	f000 8197 	beq.w	801a9a0 <_dtoa_r+0xa90>
 801a672:	4639      	mov	r1, r7
 801a674:	2300      	movs	r3, #0
 801a676:	220a      	movs	r2, #10
 801a678:	4630      	mov	r0, r6
 801a67a:	f000 fb17 	bl	801acac <__multadd>
 801a67e:	f1ba 0f00 	cmp.w	sl, #0
 801a682:	4607      	mov	r7, r0
 801a684:	f300 8093 	bgt.w	801a7ae <_dtoa_r+0x89e>
 801a688:	9b06      	ldr	r3, [sp, #24]
 801a68a:	2b02      	cmp	r3, #2
 801a68c:	dc57      	bgt.n	801a73e <_dtoa_r+0x82e>
 801a68e:	e08e      	b.n	801a7ae <_dtoa_r+0x89e>
 801a690:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a692:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801a696:	e751      	b.n	801a53c <_dtoa_r+0x62c>
 801a698:	f109 34ff 	add.w	r4, r9, #4294967295
 801a69c:	42a3      	cmp	r3, r4
 801a69e:	bfbf      	itttt	lt
 801a6a0:	1ae2      	sublt	r2, r4, r3
 801a6a2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801a6a4:	189b      	addlt	r3, r3, r2
 801a6a6:	930a      	strlt	r3, [sp, #40]	; 0x28
 801a6a8:	bfae      	itee	ge
 801a6aa:	1b1c      	subge	r4, r3, r4
 801a6ac:	4623      	movlt	r3, r4
 801a6ae:	2400      	movlt	r4, #0
 801a6b0:	f1b9 0f00 	cmp.w	r9, #0
 801a6b4:	bfb5      	itete	lt
 801a6b6:	9a04      	ldrlt	r2, [sp, #16]
 801a6b8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801a6bc:	eba2 0809 	sublt.w	r8, r2, r9
 801a6c0:	464a      	movge	r2, r9
 801a6c2:	bfb8      	it	lt
 801a6c4:	2200      	movlt	r2, #0
 801a6c6:	e73c      	b.n	801a542 <_dtoa_r+0x632>
 801a6c8:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a6cc:	9f07      	ldr	r7, [sp, #28]
 801a6ce:	461c      	mov	r4, r3
 801a6d0:	e744      	b.n	801a55c <_dtoa_r+0x64c>
 801a6d2:	461a      	mov	r2, r3
 801a6d4:	e770      	b.n	801a5b8 <_dtoa_r+0x6a8>
 801a6d6:	9b06      	ldr	r3, [sp, #24]
 801a6d8:	2b01      	cmp	r3, #1
 801a6da:	dc18      	bgt.n	801a70e <_dtoa_r+0x7fe>
 801a6dc:	9b02      	ldr	r3, [sp, #8]
 801a6de:	b9b3      	cbnz	r3, 801a70e <_dtoa_r+0x7fe>
 801a6e0:	9b03      	ldr	r3, [sp, #12]
 801a6e2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801a6e6:	b9a2      	cbnz	r2, 801a712 <_dtoa_r+0x802>
 801a6e8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801a6ec:	0d12      	lsrs	r2, r2, #20
 801a6ee:	0512      	lsls	r2, r2, #20
 801a6f0:	b18a      	cbz	r2, 801a716 <_dtoa_r+0x806>
 801a6f2:	9b04      	ldr	r3, [sp, #16]
 801a6f4:	3301      	adds	r3, #1
 801a6f6:	9304      	str	r3, [sp, #16]
 801a6f8:	9b05      	ldr	r3, [sp, #20]
 801a6fa:	3301      	adds	r3, #1
 801a6fc:	9305      	str	r3, [sp, #20]
 801a6fe:	2301      	movs	r3, #1
 801a700:	9309      	str	r3, [sp, #36]	; 0x24
 801a702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a704:	2b00      	cmp	r3, #0
 801a706:	f47f af70 	bne.w	801a5ea <_dtoa_r+0x6da>
 801a70a:	2001      	movs	r0, #1
 801a70c:	e775      	b.n	801a5fa <_dtoa_r+0x6ea>
 801a70e:	2300      	movs	r3, #0
 801a710:	e7f6      	b.n	801a700 <_dtoa_r+0x7f0>
 801a712:	9b02      	ldr	r3, [sp, #8]
 801a714:	e7f4      	b.n	801a700 <_dtoa_r+0x7f0>
 801a716:	9209      	str	r2, [sp, #36]	; 0x24
 801a718:	e7f3      	b.n	801a702 <_dtoa_r+0x7f2>
 801a71a:	d082      	beq.n	801a622 <_dtoa_r+0x712>
 801a71c:	9b04      	ldr	r3, [sp, #16]
 801a71e:	321c      	adds	r2, #28
 801a720:	4413      	add	r3, r2
 801a722:	9304      	str	r3, [sp, #16]
 801a724:	9b05      	ldr	r3, [sp, #20]
 801a726:	4490      	add	r8, r2
 801a728:	4413      	add	r3, r2
 801a72a:	e779      	b.n	801a620 <_dtoa_r+0x710>
 801a72c:	4602      	mov	r2, r0
 801a72e:	e7f5      	b.n	801a71c <_dtoa_r+0x80c>
 801a730:	f1b9 0f00 	cmp.w	r9, #0
 801a734:	dc36      	bgt.n	801a7a4 <_dtoa_r+0x894>
 801a736:	9b06      	ldr	r3, [sp, #24]
 801a738:	2b02      	cmp	r3, #2
 801a73a:	dd33      	ble.n	801a7a4 <_dtoa_r+0x894>
 801a73c:	46ca      	mov	sl, r9
 801a73e:	f1ba 0f00 	cmp.w	sl, #0
 801a742:	d10d      	bne.n	801a760 <_dtoa_r+0x850>
 801a744:	4621      	mov	r1, r4
 801a746:	4653      	mov	r3, sl
 801a748:	2205      	movs	r2, #5
 801a74a:	4630      	mov	r0, r6
 801a74c:	f000 faae 	bl	801acac <__multadd>
 801a750:	4601      	mov	r1, r0
 801a752:	4604      	mov	r4, r0
 801a754:	4628      	mov	r0, r5
 801a756:	f000 fcc3 	bl	801b0e0 <__mcmp>
 801a75a:	2800      	cmp	r0, #0
 801a75c:	f73f ade4 	bgt.w	801a328 <_dtoa_r+0x418>
 801a760:	9b08      	ldr	r3, [sp, #32]
 801a762:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a766:	ea6f 0b03 	mvn.w	fp, r3
 801a76a:	f04f 0900 	mov.w	r9, #0
 801a76e:	4621      	mov	r1, r4
 801a770:	4630      	mov	r0, r6
 801a772:	f000 fa79 	bl	801ac68 <_Bfree>
 801a776:	2f00      	cmp	r7, #0
 801a778:	f43f aea1 	beq.w	801a4be <_dtoa_r+0x5ae>
 801a77c:	f1b9 0f00 	cmp.w	r9, #0
 801a780:	d005      	beq.n	801a78e <_dtoa_r+0x87e>
 801a782:	45b9      	cmp	r9, r7
 801a784:	d003      	beq.n	801a78e <_dtoa_r+0x87e>
 801a786:	4649      	mov	r1, r9
 801a788:	4630      	mov	r0, r6
 801a78a:	f000 fa6d 	bl	801ac68 <_Bfree>
 801a78e:	4639      	mov	r1, r7
 801a790:	4630      	mov	r0, r6
 801a792:	f000 fa69 	bl	801ac68 <_Bfree>
 801a796:	e692      	b.n	801a4be <_dtoa_r+0x5ae>
 801a798:	2400      	movs	r4, #0
 801a79a:	4627      	mov	r7, r4
 801a79c:	e7e0      	b.n	801a760 <_dtoa_r+0x850>
 801a79e:	4693      	mov	fp, r2
 801a7a0:	4627      	mov	r7, r4
 801a7a2:	e5c1      	b.n	801a328 <_dtoa_r+0x418>
 801a7a4:	9b07      	ldr	r3, [sp, #28]
 801a7a6:	46ca      	mov	sl, r9
 801a7a8:	2b00      	cmp	r3, #0
 801a7aa:	f000 8100 	beq.w	801a9ae <_dtoa_r+0xa9e>
 801a7ae:	f1b8 0f00 	cmp.w	r8, #0
 801a7b2:	dd05      	ble.n	801a7c0 <_dtoa_r+0x8b0>
 801a7b4:	4639      	mov	r1, r7
 801a7b6:	4642      	mov	r2, r8
 801a7b8:	4630      	mov	r0, r6
 801a7ba:	f000 fc25 	bl	801b008 <__lshift>
 801a7be:	4607      	mov	r7, r0
 801a7c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a7c2:	2b00      	cmp	r3, #0
 801a7c4:	d05d      	beq.n	801a882 <_dtoa_r+0x972>
 801a7c6:	6879      	ldr	r1, [r7, #4]
 801a7c8:	4630      	mov	r0, r6
 801a7ca:	f000 fa0d 	bl	801abe8 <_Balloc>
 801a7ce:	4680      	mov	r8, r0
 801a7d0:	b928      	cbnz	r0, 801a7de <_dtoa_r+0x8ce>
 801a7d2:	4b82      	ldr	r3, [pc, #520]	; (801a9dc <_dtoa_r+0xacc>)
 801a7d4:	4602      	mov	r2, r0
 801a7d6:	f240 21ef 	movw	r1, #751	; 0x2ef
 801a7da:	f7ff bbb1 	b.w	8019f40 <_dtoa_r+0x30>
 801a7de:	693a      	ldr	r2, [r7, #16]
 801a7e0:	3202      	adds	r2, #2
 801a7e2:	0092      	lsls	r2, r2, #2
 801a7e4:	f107 010c 	add.w	r1, r7, #12
 801a7e8:	300c      	adds	r0, #12
 801a7ea:	f7ff fadc 	bl	8019da6 <memcpy>
 801a7ee:	2201      	movs	r2, #1
 801a7f0:	4641      	mov	r1, r8
 801a7f2:	4630      	mov	r0, r6
 801a7f4:	f000 fc08 	bl	801b008 <__lshift>
 801a7f8:	9b01      	ldr	r3, [sp, #4]
 801a7fa:	3301      	adds	r3, #1
 801a7fc:	9304      	str	r3, [sp, #16]
 801a7fe:	9b01      	ldr	r3, [sp, #4]
 801a800:	4453      	add	r3, sl
 801a802:	9308      	str	r3, [sp, #32]
 801a804:	9b02      	ldr	r3, [sp, #8]
 801a806:	f003 0301 	and.w	r3, r3, #1
 801a80a:	46b9      	mov	r9, r7
 801a80c:	9307      	str	r3, [sp, #28]
 801a80e:	4607      	mov	r7, r0
 801a810:	9b04      	ldr	r3, [sp, #16]
 801a812:	4621      	mov	r1, r4
 801a814:	3b01      	subs	r3, #1
 801a816:	4628      	mov	r0, r5
 801a818:	9302      	str	r3, [sp, #8]
 801a81a:	f7ff faf1 	bl	8019e00 <quorem>
 801a81e:	4603      	mov	r3, r0
 801a820:	3330      	adds	r3, #48	; 0x30
 801a822:	9005      	str	r0, [sp, #20]
 801a824:	4649      	mov	r1, r9
 801a826:	4628      	mov	r0, r5
 801a828:	9309      	str	r3, [sp, #36]	; 0x24
 801a82a:	f000 fc59 	bl	801b0e0 <__mcmp>
 801a82e:	463a      	mov	r2, r7
 801a830:	4682      	mov	sl, r0
 801a832:	4621      	mov	r1, r4
 801a834:	4630      	mov	r0, r6
 801a836:	f000 fc6f 	bl	801b118 <__mdiff>
 801a83a:	68c2      	ldr	r2, [r0, #12]
 801a83c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a83e:	4680      	mov	r8, r0
 801a840:	bb0a      	cbnz	r2, 801a886 <_dtoa_r+0x976>
 801a842:	4601      	mov	r1, r0
 801a844:	4628      	mov	r0, r5
 801a846:	f000 fc4b 	bl	801b0e0 <__mcmp>
 801a84a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a84c:	4602      	mov	r2, r0
 801a84e:	4641      	mov	r1, r8
 801a850:	4630      	mov	r0, r6
 801a852:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 801a856:	f000 fa07 	bl	801ac68 <_Bfree>
 801a85a:	9b06      	ldr	r3, [sp, #24]
 801a85c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a85e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a862:	ea43 0102 	orr.w	r1, r3, r2
 801a866:	9b07      	ldr	r3, [sp, #28]
 801a868:	4319      	orrs	r1, r3
 801a86a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a86c:	d10d      	bne.n	801a88a <_dtoa_r+0x97a>
 801a86e:	2b39      	cmp	r3, #57	; 0x39
 801a870:	d029      	beq.n	801a8c6 <_dtoa_r+0x9b6>
 801a872:	f1ba 0f00 	cmp.w	sl, #0
 801a876:	dd01      	ble.n	801a87c <_dtoa_r+0x96c>
 801a878:	9b05      	ldr	r3, [sp, #20]
 801a87a:	3331      	adds	r3, #49	; 0x31
 801a87c:	9a02      	ldr	r2, [sp, #8]
 801a87e:	7013      	strb	r3, [r2, #0]
 801a880:	e775      	b.n	801a76e <_dtoa_r+0x85e>
 801a882:	4638      	mov	r0, r7
 801a884:	e7b8      	b.n	801a7f8 <_dtoa_r+0x8e8>
 801a886:	2201      	movs	r2, #1
 801a888:	e7e1      	b.n	801a84e <_dtoa_r+0x93e>
 801a88a:	f1ba 0f00 	cmp.w	sl, #0
 801a88e:	db06      	blt.n	801a89e <_dtoa_r+0x98e>
 801a890:	9906      	ldr	r1, [sp, #24]
 801a892:	ea41 0a0a 	orr.w	sl, r1, sl
 801a896:	9907      	ldr	r1, [sp, #28]
 801a898:	ea5a 0a01 	orrs.w	sl, sl, r1
 801a89c:	d120      	bne.n	801a8e0 <_dtoa_r+0x9d0>
 801a89e:	2a00      	cmp	r2, #0
 801a8a0:	ddec      	ble.n	801a87c <_dtoa_r+0x96c>
 801a8a2:	4629      	mov	r1, r5
 801a8a4:	2201      	movs	r2, #1
 801a8a6:	4630      	mov	r0, r6
 801a8a8:	9304      	str	r3, [sp, #16]
 801a8aa:	f000 fbad 	bl	801b008 <__lshift>
 801a8ae:	4621      	mov	r1, r4
 801a8b0:	4605      	mov	r5, r0
 801a8b2:	f000 fc15 	bl	801b0e0 <__mcmp>
 801a8b6:	2800      	cmp	r0, #0
 801a8b8:	9b04      	ldr	r3, [sp, #16]
 801a8ba:	dc02      	bgt.n	801a8c2 <_dtoa_r+0x9b2>
 801a8bc:	d1de      	bne.n	801a87c <_dtoa_r+0x96c>
 801a8be:	07da      	lsls	r2, r3, #31
 801a8c0:	d5dc      	bpl.n	801a87c <_dtoa_r+0x96c>
 801a8c2:	2b39      	cmp	r3, #57	; 0x39
 801a8c4:	d1d8      	bne.n	801a878 <_dtoa_r+0x968>
 801a8c6:	9a02      	ldr	r2, [sp, #8]
 801a8c8:	2339      	movs	r3, #57	; 0x39
 801a8ca:	7013      	strb	r3, [r2, #0]
 801a8cc:	4643      	mov	r3, r8
 801a8ce:	4698      	mov	r8, r3
 801a8d0:	3b01      	subs	r3, #1
 801a8d2:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 801a8d6:	2a39      	cmp	r2, #57	; 0x39
 801a8d8:	d051      	beq.n	801a97e <_dtoa_r+0xa6e>
 801a8da:	3201      	adds	r2, #1
 801a8dc:	701a      	strb	r2, [r3, #0]
 801a8de:	e746      	b.n	801a76e <_dtoa_r+0x85e>
 801a8e0:	2a00      	cmp	r2, #0
 801a8e2:	dd03      	ble.n	801a8ec <_dtoa_r+0x9dc>
 801a8e4:	2b39      	cmp	r3, #57	; 0x39
 801a8e6:	d0ee      	beq.n	801a8c6 <_dtoa_r+0x9b6>
 801a8e8:	3301      	adds	r3, #1
 801a8ea:	e7c7      	b.n	801a87c <_dtoa_r+0x96c>
 801a8ec:	9a04      	ldr	r2, [sp, #16]
 801a8ee:	9908      	ldr	r1, [sp, #32]
 801a8f0:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a8f4:	428a      	cmp	r2, r1
 801a8f6:	d02b      	beq.n	801a950 <_dtoa_r+0xa40>
 801a8f8:	4629      	mov	r1, r5
 801a8fa:	2300      	movs	r3, #0
 801a8fc:	220a      	movs	r2, #10
 801a8fe:	4630      	mov	r0, r6
 801a900:	f000 f9d4 	bl	801acac <__multadd>
 801a904:	45b9      	cmp	r9, r7
 801a906:	4605      	mov	r5, r0
 801a908:	f04f 0300 	mov.w	r3, #0
 801a90c:	f04f 020a 	mov.w	r2, #10
 801a910:	4649      	mov	r1, r9
 801a912:	4630      	mov	r0, r6
 801a914:	d107      	bne.n	801a926 <_dtoa_r+0xa16>
 801a916:	f000 f9c9 	bl	801acac <__multadd>
 801a91a:	4681      	mov	r9, r0
 801a91c:	4607      	mov	r7, r0
 801a91e:	9b04      	ldr	r3, [sp, #16]
 801a920:	3301      	adds	r3, #1
 801a922:	9304      	str	r3, [sp, #16]
 801a924:	e774      	b.n	801a810 <_dtoa_r+0x900>
 801a926:	f000 f9c1 	bl	801acac <__multadd>
 801a92a:	4639      	mov	r1, r7
 801a92c:	4681      	mov	r9, r0
 801a92e:	2300      	movs	r3, #0
 801a930:	220a      	movs	r2, #10
 801a932:	4630      	mov	r0, r6
 801a934:	f000 f9ba 	bl	801acac <__multadd>
 801a938:	4607      	mov	r7, r0
 801a93a:	e7f0      	b.n	801a91e <_dtoa_r+0xa0e>
 801a93c:	f1ba 0f00 	cmp.w	sl, #0
 801a940:	9a01      	ldr	r2, [sp, #4]
 801a942:	bfcc      	ite	gt
 801a944:	46d0      	movgt	r8, sl
 801a946:	f04f 0801 	movle.w	r8, #1
 801a94a:	4490      	add	r8, r2
 801a94c:	f04f 0900 	mov.w	r9, #0
 801a950:	4629      	mov	r1, r5
 801a952:	2201      	movs	r2, #1
 801a954:	4630      	mov	r0, r6
 801a956:	9302      	str	r3, [sp, #8]
 801a958:	f000 fb56 	bl	801b008 <__lshift>
 801a95c:	4621      	mov	r1, r4
 801a95e:	4605      	mov	r5, r0
 801a960:	f000 fbbe 	bl	801b0e0 <__mcmp>
 801a964:	2800      	cmp	r0, #0
 801a966:	dcb1      	bgt.n	801a8cc <_dtoa_r+0x9bc>
 801a968:	d102      	bne.n	801a970 <_dtoa_r+0xa60>
 801a96a:	9b02      	ldr	r3, [sp, #8]
 801a96c:	07db      	lsls	r3, r3, #31
 801a96e:	d4ad      	bmi.n	801a8cc <_dtoa_r+0x9bc>
 801a970:	4643      	mov	r3, r8
 801a972:	4698      	mov	r8, r3
 801a974:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a978:	2a30      	cmp	r2, #48	; 0x30
 801a97a:	d0fa      	beq.n	801a972 <_dtoa_r+0xa62>
 801a97c:	e6f7      	b.n	801a76e <_dtoa_r+0x85e>
 801a97e:	9a01      	ldr	r2, [sp, #4]
 801a980:	429a      	cmp	r2, r3
 801a982:	d1a4      	bne.n	801a8ce <_dtoa_r+0x9be>
 801a984:	f10b 0b01 	add.w	fp, fp, #1
 801a988:	2331      	movs	r3, #49	; 0x31
 801a98a:	e778      	b.n	801a87e <_dtoa_r+0x96e>
 801a98c:	4b14      	ldr	r3, [pc, #80]	; (801a9e0 <_dtoa_r+0xad0>)
 801a98e:	f7ff bb2a 	b.w	8019fe6 <_dtoa_r+0xd6>
 801a992:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a994:	2b00      	cmp	r3, #0
 801a996:	f47f ab05 	bne.w	8019fa4 <_dtoa_r+0x94>
 801a99a:	4b12      	ldr	r3, [pc, #72]	; (801a9e4 <_dtoa_r+0xad4>)
 801a99c:	f7ff bb23 	b.w	8019fe6 <_dtoa_r+0xd6>
 801a9a0:	f1ba 0f00 	cmp.w	sl, #0
 801a9a4:	dc03      	bgt.n	801a9ae <_dtoa_r+0xa9e>
 801a9a6:	9b06      	ldr	r3, [sp, #24]
 801a9a8:	2b02      	cmp	r3, #2
 801a9aa:	f73f aec8 	bgt.w	801a73e <_dtoa_r+0x82e>
 801a9ae:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a9b2:	4621      	mov	r1, r4
 801a9b4:	4628      	mov	r0, r5
 801a9b6:	f7ff fa23 	bl	8019e00 <quorem>
 801a9ba:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801a9be:	f808 3b01 	strb.w	r3, [r8], #1
 801a9c2:	9a01      	ldr	r2, [sp, #4]
 801a9c4:	eba8 0202 	sub.w	r2, r8, r2
 801a9c8:	4592      	cmp	sl, r2
 801a9ca:	ddb7      	ble.n	801a93c <_dtoa_r+0xa2c>
 801a9cc:	4629      	mov	r1, r5
 801a9ce:	2300      	movs	r3, #0
 801a9d0:	220a      	movs	r2, #10
 801a9d2:	4630      	mov	r0, r6
 801a9d4:	f000 f96a 	bl	801acac <__multadd>
 801a9d8:	4605      	mov	r5, r0
 801a9da:	e7ea      	b.n	801a9b2 <_dtoa_r+0xaa2>
 801a9dc:	0801f143 	.word	0x0801f143
 801a9e0:	0801f07e 	.word	0x0801f07e
 801a9e4:	0801f0de 	.word	0x0801f0de

0801a9e8 <_free_r>:
 801a9e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a9ea:	2900      	cmp	r1, #0
 801a9ec:	d044      	beq.n	801aa78 <_free_r+0x90>
 801a9ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a9f2:	9001      	str	r0, [sp, #4]
 801a9f4:	2b00      	cmp	r3, #0
 801a9f6:	f1a1 0404 	sub.w	r4, r1, #4
 801a9fa:	bfb8      	it	lt
 801a9fc:	18e4      	addlt	r4, r4, r3
 801a9fe:	f000 f8e7 	bl	801abd0 <__malloc_lock>
 801aa02:	4a1e      	ldr	r2, [pc, #120]	; (801aa7c <_free_r+0x94>)
 801aa04:	9801      	ldr	r0, [sp, #4]
 801aa06:	6813      	ldr	r3, [r2, #0]
 801aa08:	b933      	cbnz	r3, 801aa18 <_free_r+0x30>
 801aa0a:	6063      	str	r3, [r4, #4]
 801aa0c:	6014      	str	r4, [r2, #0]
 801aa0e:	b003      	add	sp, #12
 801aa10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801aa14:	f000 b8e2 	b.w	801abdc <__malloc_unlock>
 801aa18:	42a3      	cmp	r3, r4
 801aa1a:	d908      	bls.n	801aa2e <_free_r+0x46>
 801aa1c:	6825      	ldr	r5, [r4, #0]
 801aa1e:	1961      	adds	r1, r4, r5
 801aa20:	428b      	cmp	r3, r1
 801aa22:	bf01      	itttt	eq
 801aa24:	6819      	ldreq	r1, [r3, #0]
 801aa26:	685b      	ldreq	r3, [r3, #4]
 801aa28:	1949      	addeq	r1, r1, r5
 801aa2a:	6021      	streq	r1, [r4, #0]
 801aa2c:	e7ed      	b.n	801aa0a <_free_r+0x22>
 801aa2e:	461a      	mov	r2, r3
 801aa30:	685b      	ldr	r3, [r3, #4]
 801aa32:	b10b      	cbz	r3, 801aa38 <_free_r+0x50>
 801aa34:	42a3      	cmp	r3, r4
 801aa36:	d9fa      	bls.n	801aa2e <_free_r+0x46>
 801aa38:	6811      	ldr	r1, [r2, #0]
 801aa3a:	1855      	adds	r5, r2, r1
 801aa3c:	42a5      	cmp	r5, r4
 801aa3e:	d10b      	bne.n	801aa58 <_free_r+0x70>
 801aa40:	6824      	ldr	r4, [r4, #0]
 801aa42:	4421      	add	r1, r4
 801aa44:	1854      	adds	r4, r2, r1
 801aa46:	42a3      	cmp	r3, r4
 801aa48:	6011      	str	r1, [r2, #0]
 801aa4a:	d1e0      	bne.n	801aa0e <_free_r+0x26>
 801aa4c:	681c      	ldr	r4, [r3, #0]
 801aa4e:	685b      	ldr	r3, [r3, #4]
 801aa50:	6053      	str	r3, [r2, #4]
 801aa52:	440c      	add	r4, r1
 801aa54:	6014      	str	r4, [r2, #0]
 801aa56:	e7da      	b.n	801aa0e <_free_r+0x26>
 801aa58:	d902      	bls.n	801aa60 <_free_r+0x78>
 801aa5a:	230c      	movs	r3, #12
 801aa5c:	6003      	str	r3, [r0, #0]
 801aa5e:	e7d6      	b.n	801aa0e <_free_r+0x26>
 801aa60:	6825      	ldr	r5, [r4, #0]
 801aa62:	1961      	adds	r1, r4, r5
 801aa64:	428b      	cmp	r3, r1
 801aa66:	bf04      	itt	eq
 801aa68:	6819      	ldreq	r1, [r3, #0]
 801aa6a:	685b      	ldreq	r3, [r3, #4]
 801aa6c:	6063      	str	r3, [r4, #4]
 801aa6e:	bf04      	itt	eq
 801aa70:	1949      	addeq	r1, r1, r5
 801aa72:	6021      	streq	r1, [r4, #0]
 801aa74:	6054      	str	r4, [r2, #4]
 801aa76:	e7ca      	b.n	801aa0e <_free_r+0x26>
 801aa78:	b003      	add	sp, #12
 801aa7a:	bd30      	pop	{r4, r5, pc}
 801aa7c:	2000734c 	.word	0x2000734c

0801aa80 <malloc>:
 801aa80:	4b02      	ldr	r3, [pc, #8]	; (801aa8c <malloc+0xc>)
 801aa82:	4601      	mov	r1, r0
 801aa84:	6818      	ldr	r0, [r3, #0]
 801aa86:	f000 b823 	b.w	801aad0 <_malloc_r>
 801aa8a:	bf00      	nop
 801aa8c:	200000bc 	.word	0x200000bc

0801aa90 <sbrk_aligned>:
 801aa90:	b570      	push	{r4, r5, r6, lr}
 801aa92:	4e0e      	ldr	r6, [pc, #56]	; (801aacc <sbrk_aligned+0x3c>)
 801aa94:	460c      	mov	r4, r1
 801aa96:	6831      	ldr	r1, [r6, #0]
 801aa98:	4605      	mov	r5, r0
 801aa9a:	b911      	cbnz	r1, 801aaa2 <sbrk_aligned+0x12>
 801aa9c:	f000 fea8 	bl	801b7f0 <_sbrk_r>
 801aaa0:	6030      	str	r0, [r6, #0]
 801aaa2:	4621      	mov	r1, r4
 801aaa4:	4628      	mov	r0, r5
 801aaa6:	f000 fea3 	bl	801b7f0 <_sbrk_r>
 801aaaa:	1c43      	adds	r3, r0, #1
 801aaac:	d00a      	beq.n	801aac4 <sbrk_aligned+0x34>
 801aaae:	1cc4      	adds	r4, r0, #3
 801aab0:	f024 0403 	bic.w	r4, r4, #3
 801aab4:	42a0      	cmp	r0, r4
 801aab6:	d007      	beq.n	801aac8 <sbrk_aligned+0x38>
 801aab8:	1a21      	subs	r1, r4, r0
 801aaba:	4628      	mov	r0, r5
 801aabc:	f000 fe98 	bl	801b7f0 <_sbrk_r>
 801aac0:	3001      	adds	r0, #1
 801aac2:	d101      	bne.n	801aac8 <sbrk_aligned+0x38>
 801aac4:	f04f 34ff 	mov.w	r4, #4294967295
 801aac8:	4620      	mov	r0, r4
 801aaca:	bd70      	pop	{r4, r5, r6, pc}
 801aacc:	20007350 	.word	0x20007350

0801aad0 <_malloc_r>:
 801aad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aad4:	1ccd      	adds	r5, r1, #3
 801aad6:	f025 0503 	bic.w	r5, r5, #3
 801aada:	3508      	adds	r5, #8
 801aadc:	2d0c      	cmp	r5, #12
 801aade:	bf38      	it	cc
 801aae0:	250c      	movcc	r5, #12
 801aae2:	2d00      	cmp	r5, #0
 801aae4:	4607      	mov	r7, r0
 801aae6:	db01      	blt.n	801aaec <_malloc_r+0x1c>
 801aae8:	42a9      	cmp	r1, r5
 801aaea:	d905      	bls.n	801aaf8 <_malloc_r+0x28>
 801aaec:	230c      	movs	r3, #12
 801aaee:	603b      	str	r3, [r7, #0]
 801aaf0:	2600      	movs	r6, #0
 801aaf2:	4630      	mov	r0, r6
 801aaf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aaf8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801abcc <_malloc_r+0xfc>
 801aafc:	f000 f868 	bl	801abd0 <__malloc_lock>
 801ab00:	f8d8 3000 	ldr.w	r3, [r8]
 801ab04:	461c      	mov	r4, r3
 801ab06:	bb5c      	cbnz	r4, 801ab60 <_malloc_r+0x90>
 801ab08:	4629      	mov	r1, r5
 801ab0a:	4638      	mov	r0, r7
 801ab0c:	f7ff ffc0 	bl	801aa90 <sbrk_aligned>
 801ab10:	1c43      	adds	r3, r0, #1
 801ab12:	4604      	mov	r4, r0
 801ab14:	d155      	bne.n	801abc2 <_malloc_r+0xf2>
 801ab16:	f8d8 4000 	ldr.w	r4, [r8]
 801ab1a:	4626      	mov	r6, r4
 801ab1c:	2e00      	cmp	r6, #0
 801ab1e:	d145      	bne.n	801abac <_malloc_r+0xdc>
 801ab20:	2c00      	cmp	r4, #0
 801ab22:	d048      	beq.n	801abb6 <_malloc_r+0xe6>
 801ab24:	6823      	ldr	r3, [r4, #0]
 801ab26:	4631      	mov	r1, r6
 801ab28:	4638      	mov	r0, r7
 801ab2a:	eb04 0903 	add.w	r9, r4, r3
 801ab2e:	f000 fe5f 	bl	801b7f0 <_sbrk_r>
 801ab32:	4581      	cmp	r9, r0
 801ab34:	d13f      	bne.n	801abb6 <_malloc_r+0xe6>
 801ab36:	6821      	ldr	r1, [r4, #0]
 801ab38:	1a6d      	subs	r5, r5, r1
 801ab3a:	4629      	mov	r1, r5
 801ab3c:	4638      	mov	r0, r7
 801ab3e:	f7ff ffa7 	bl	801aa90 <sbrk_aligned>
 801ab42:	3001      	adds	r0, #1
 801ab44:	d037      	beq.n	801abb6 <_malloc_r+0xe6>
 801ab46:	6823      	ldr	r3, [r4, #0]
 801ab48:	442b      	add	r3, r5
 801ab4a:	6023      	str	r3, [r4, #0]
 801ab4c:	f8d8 3000 	ldr.w	r3, [r8]
 801ab50:	2b00      	cmp	r3, #0
 801ab52:	d038      	beq.n	801abc6 <_malloc_r+0xf6>
 801ab54:	685a      	ldr	r2, [r3, #4]
 801ab56:	42a2      	cmp	r2, r4
 801ab58:	d12b      	bne.n	801abb2 <_malloc_r+0xe2>
 801ab5a:	2200      	movs	r2, #0
 801ab5c:	605a      	str	r2, [r3, #4]
 801ab5e:	e00f      	b.n	801ab80 <_malloc_r+0xb0>
 801ab60:	6822      	ldr	r2, [r4, #0]
 801ab62:	1b52      	subs	r2, r2, r5
 801ab64:	d41f      	bmi.n	801aba6 <_malloc_r+0xd6>
 801ab66:	2a0b      	cmp	r2, #11
 801ab68:	d917      	bls.n	801ab9a <_malloc_r+0xca>
 801ab6a:	1961      	adds	r1, r4, r5
 801ab6c:	42a3      	cmp	r3, r4
 801ab6e:	6025      	str	r5, [r4, #0]
 801ab70:	bf18      	it	ne
 801ab72:	6059      	strne	r1, [r3, #4]
 801ab74:	6863      	ldr	r3, [r4, #4]
 801ab76:	bf08      	it	eq
 801ab78:	f8c8 1000 	streq.w	r1, [r8]
 801ab7c:	5162      	str	r2, [r4, r5]
 801ab7e:	604b      	str	r3, [r1, #4]
 801ab80:	4638      	mov	r0, r7
 801ab82:	f104 060b 	add.w	r6, r4, #11
 801ab86:	f000 f829 	bl	801abdc <__malloc_unlock>
 801ab8a:	f026 0607 	bic.w	r6, r6, #7
 801ab8e:	1d23      	adds	r3, r4, #4
 801ab90:	1af2      	subs	r2, r6, r3
 801ab92:	d0ae      	beq.n	801aaf2 <_malloc_r+0x22>
 801ab94:	1b9b      	subs	r3, r3, r6
 801ab96:	50a3      	str	r3, [r4, r2]
 801ab98:	e7ab      	b.n	801aaf2 <_malloc_r+0x22>
 801ab9a:	42a3      	cmp	r3, r4
 801ab9c:	6862      	ldr	r2, [r4, #4]
 801ab9e:	d1dd      	bne.n	801ab5c <_malloc_r+0x8c>
 801aba0:	f8c8 2000 	str.w	r2, [r8]
 801aba4:	e7ec      	b.n	801ab80 <_malloc_r+0xb0>
 801aba6:	4623      	mov	r3, r4
 801aba8:	6864      	ldr	r4, [r4, #4]
 801abaa:	e7ac      	b.n	801ab06 <_malloc_r+0x36>
 801abac:	4634      	mov	r4, r6
 801abae:	6876      	ldr	r6, [r6, #4]
 801abb0:	e7b4      	b.n	801ab1c <_malloc_r+0x4c>
 801abb2:	4613      	mov	r3, r2
 801abb4:	e7cc      	b.n	801ab50 <_malloc_r+0x80>
 801abb6:	230c      	movs	r3, #12
 801abb8:	603b      	str	r3, [r7, #0]
 801abba:	4638      	mov	r0, r7
 801abbc:	f000 f80e 	bl	801abdc <__malloc_unlock>
 801abc0:	e797      	b.n	801aaf2 <_malloc_r+0x22>
 801abc2:	6025      	str	r5, [r4, #0]
 801abc4:	e7dc      	b.n	801ab80 <_malloc_r+0xb0>
 801abc6:	605b      	str	r3, [r3, #4]
 801abc8:	deff      	udf	#255	; 0xff
 801abca:	bf00      	nop
 801abcc:	2000734c 	.word	0x2000734c

0801abd0 <__malloc_lock>:
 801abd0:	4801      	ldr	r0, [pc, #4]	; (801abd8 <__malloc_lock+0x8>)
 801abd2:	f7ff b8e6 	b.w	8019da2 <__retarget_lock_acquire_recursive>
 801abd6:	bf00      	nop
 801abd8:	20007348 	.word	0x20007348

0801abdc <__malloc_unlock>:
 801abdc:	4801      	ldr	r0, [pc, #4]	; (801abe4 <__malloc_unlock+0x8>)
 801abde:	f7ff b8e1 	b.w	8019da4 <__retarget_lock_release_recursive>
 801abe2:	bf00      	nop
 801abe4:	20007348 	.word	0x20007348

0801abe8 <_Balloc>:
 801abe8:	b570      	push	{r4, r5, r6, lr}
 801abea:	69c6      	ldr	r6, [r0, #28]
 801abec:	4604      	mov	r4, r0
 801abee:	460d      	mov	r5, r1
 801abf0:	b976      	cbnz	r6, 801ac10 <_Balloc+0x28>
 801abf2:	2010      	movs	r0, #16
 801abf4:	f7ff ff44 	bl	801aa80 <malloc>
 801abf8:	4602      	mov	r2, r0
 801abfa:	61e0      	str	r0, [r4, #28]
 801abfc:	b920      	cbnz	r0, 801ac08 <_Balloc+0x20>
 801abfe:	4b18      	ldr	r3, [pc, #96]	; (801ac60 <_Balloc+0x78>)
 801ac00:	4818      	ldr	r0, [pc, #96]	; (801ac64 <_Balloc+0x7c>)
 801ac02:	216b      	movs	r1, #107	; 0x6b
 801ac04:	f7ff f8de 	bl	8019dc4 <__assert_func>
 801ac08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ac0c:	6006      	str	r6, [r0, #0]
 801ac0e:	60c6      	str	r6, [r0, #12]
 801ac10:	69e6      	ldr	r6, [r4, #28]
 801ac12:	68f3      	ldr	r3, [r6, #12]
 801ac14:	b183      	cbz	r3, 801ac38 <_Balloc+0x50>
 801ac16:	69e3      	ldr	r3, [r4, #28]
 801ac18:	68db      	ldr	r3, [r3, #12]
 801ac1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ac1e:	b9b8      	cbnz	r0, 801ac50 <_Balloc+0x68>
 801ac20:	2101      	movs	r1, #1
 801ac22:	fa01 f605 	lsl.w	r6, r1, r5
 801ac26:	1d72      	adds	r2, r6, #5
 801ac28:	0092      	lsls	r2, r2, #2
 801ac2a:	4620      	mov	r0, r4
 801ac2c:	f000 fdf7 	bl	801b81e <_calloc_r>
 801ac30:	b160      	cbz	r0, 801ac4c <_Balloc+0x64>
 801ac32:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ac36:	e00e      	b.n	801ac56 <_Balloc+0x6e>
 801ac38:	2221      	movs	r2, #33	; 0x21
 801ac3a:	2104      	movs	r1, #4
 801ac3c:	4620      	mov	r0, r4
 801ac3e:	f000 fdee 	bl	801b81e <_calloc_r>
 801ac42:	69e3      	ldr	r3, [r4, #28]
 801ac44:	60f0      	str	r0, [r6, #12]
 801ac46:	68db      	ldr	r3, [r3, #12]
 801ac48:	2b00      	cmp	r3, #0
 801ac4a:	d1e4      	bne.n	801ac16 <_Balloc+0x2e>
 801ac4c:	2000      	movs	r0, #0
 801ac4e:	bd70      	pop	{r4, r5, r6, pc}
 801ac50:	6802      	ldr	r2, [r0, #0]
 801ac52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ac56:	2300      	movs	r3, #0
 801ac58:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ac5c:	e7f7      	b.n	801ac4e <_Balloc+0x66>
 801ac5e:	bf00      	nop
 801ac60:	0801eefe 	.word	0x0801eefe
 801ac64:	0801f154 	.word	0x0801f154

0801ac68 <_Bfree>:
 801ac68:	b570      	push	{r4, r5, r6, lr}
 801ac6a:	69c6      	ldr	r6, [r0, #28]
 801ac6c:	4605      	mov	r5, r0
 801ac6e:	460c      	mov	r4, r1
 801ac70:	b976      	cbnz	r6, 801ac90 <_Bfree+0x28>
 801ac72:	2010      	movs	r0, #16
 801ac74:	f7ff ff04 	bl	801aa80 <malloc>
 801ac78:	4602      	mov	r2, r0
 801ac7a:	61e8      	str	r0, [r5, #28]
 801ac7c:	b920      	cbnz	r0, 801ac88 <_Bfree+0x20>
 801ac7e:	4b09      	ldr	r3, [pc, #36]	; (801aca4 <_Bfree+0x3c>)
 801ac80:	4809      	ldr	r0, [pc, #36]	; (801aca8 <_Bfree+0x40>)
 801ac82:	218f      	movs	r1, #143	; 0x8f
 801ac84:	f7ff f89e 	bl	8019dc4 <__assert_func>
 801ac88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ac8c:	6006      	str	r6, [r0, #0]
 801ac8e:	60c6      	str	r6, [r0, #12]
 801ac90:	b13c      	cbz	r4, 801aca2 <_Bfree+0x3a>
 801ac92:	69eb      	ldr	r3, [r5, #28]
 801ac94:	6862      	ldr	r2, [r4, #4]
 801ac96:	68db      	ldr	r3, [r3, #12]
 801ac98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ac9c:	6021      	str	r1, [r4, #0]
 801ac9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801aca2:	bd70      	pop	{r4, r5, r6, pc}
 801aca4:	0801eefe 	.word	0x0801eefe
 801aca8:	0801f154 	.word	0x0801f154

0801acac <__multadd>:
 801acac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801acb0:	690d      	ldr	r5, [r1, #16]
 801acb2:	4607      	mov	r7, r0
 801acb4:	460c      	mov	r4, r1
 801acb6:	461e      	mov	r6, r3
 801acb8:	f101 0c14 	add.w	ip, r1, #20
 801acbc:	2000      	movs	r0, #0
 801acbe:	f8dc 3000 	ldr.w	r3, [ip]
 801acc2:	b299      	uxth	r1, r3
 801acc4:	fb02 6101 	mla	r1, r2, r1, r6
 801acc8:	0c1e      	lsrs	r6, r3, #16
 801acca:	0c0b      	lsrs	r3, r1, #16
 801accc:	fb02 3306 	mla	r3, r2, r6, r3
 801acd0:	b289      	uxth	r1, r1
 801acd2:	3001      	adds	r0, #1
 801acd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801acd8:	4285      	cmp	r5, r0
 801acda:	f84c 1b04 	str.w	r1, [ip], #4
 801acde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ace2:	dcec      	bgt.n	801acbe <__multadd+0x12>
 801ace4:	b30e      	cbz	r6, 801ad2a <__multadd+0x7e>
 801ace6:	68a3      	ldr	r3, [r4, #8]
 801ace8:	42ab      	cmp	r3, r5
 801acea:	dc19      	bgt.n	801ad20 <__multadd+0x74>
 801acec:	6861      	ldr	r1, [r4, #4]
 801acee:	4638      	mov	r0, r7
 801acf0:	3101      	adds	r1, #1
 801acf2:	f7ff ff79 	bl	801abe8 <_Balloc>
 801acf6:	4680      	mov	r8, r0
 801acf8:	b928      	cbnz	r0, 801ad06 <__multadd+0x5a>
 801acfa:	4602      	mov	r2, r0
 801acfc:	4b0c      	ldr	r3, [pc, #48]	; (801ad30 <__multadd+0x84>)
 801acfe:	480d      	ldr	r0, [pc, #52]	; (801ad34 <__multadd+0x88>)
 801ad00:	21ba      	movs	r1, #186	; 0xba
 801ad02:	f7ff f85f 	bl	8019dc4 <__assert_func>
 801ad06:	6922      	ldr	r2, [r4, #16]
 801ad08:	3202      	adds	r2, #2
 801ad0a:	f104 010c 	add.w	r1, r4, #12
 801ad0e:	0092      	lsls	r2, r2, #2
 801ad10:	300c      	adds	r0, #12
 801ad12:	f7ff f848 	bl	8019da6 <memcpy>
 801ad16:	4621      	mov	r1, r4
 801ad18:	4638      	mov	r0, r7
 801ad1a:	f7ff ffa5 	bl	801ac68 <_Bfree>
 801ad1e:	4644      	mov	r4, r8
 801ad20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ad24:	3501      	adds	r5, #1
 801ad26:	615e      	str	r6, [r3, #20]
 801ad28:	6125      	str	r5, [r4, #16]
 801ad2a:	4620      	mov	r0, r4
 801ad2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ad30:	0801f143 	.word	0x0801f143
 801ad34:	0801f154 	.word	0x0801f154

0801ad38 <__hi0bits>:
 801ad38:	0c03      	lsrs	r3, r0, #16
 801ad3a:	041b      	lsls	r3, r3, #16
 801ad3c:	b9d3      	cbnz	r3, 801ad74 <__hi0bits+0x3c>
 801ad3e:	0400      	lsls	r0, r0, #16
 801ad40:	2310      	movs	r3, #16
 801ad42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801ad46:	bf04      	itt	eq
 801ad48:	0200      	lsleq	r0, r0, #8
 801ad4a:	3308      	addeq	r3, #8
 801ad4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801ad50:	bf04      	itt	eq
 801ad52:	0100      	lsleq	r0, r0, #4
 801ad54:	3304      	addeq	r3, #4
 801ad56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801ad5a:	bf04      	itt	eq
 801ad5c:	0080      	lsleq	r0, r0, #2
 801ad5e:	3302      	addeq	r3, #2
 801ad60:	2800      	cmp	r0, #0
 801ad62:	db05      	blt.n	801ad70 <__hi0bits+0x38>
 801ad64:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801ad68:	f103 0301 	add.w	r3, r3, #1
 801ad6c:	bf08      	it	eq
 801ad6e:	2320      	moveq	r3, #32
 801ad70:	4618      	mov	r0, r3
 801ad72:	4770      	bx	lr
 801ad74:	2300      	movs	r3, #0
 801ad76:	e7e4      	b.n	801ad42 <__hi0bits+0xa>

0801ad78 <__lo0bits>:
 801ad78:	6803      	ldr	r3, [r0, #0]
 801ad7a:	f013 0207 	ands.w	r2, r3, #7
 801ad7e:	d00c      	beq.n	801ad9a <__lo0bits+0x22>
 801ad80:	07d9      	lsls	r1, r3, #31
 801ad82:	d422      	bmi.n	801adca <__lo0bits+0x52>
 801ad84:	079a      	lsls	r2, r3, #30
 801ad86:	bf49      	itett	mi
 801ad88:	085b      	lsrmi	r3, r3, #1
 801ad8a:	089b      	lsrpl	r3, r3, #2
 801ad8c:	6003      	strmi	r3, [r0, #0]
 801ad8e:	2201      	movmi	r2, #1
 801ad90:	bf5c      	itt	pl
 801ad92:	6003      	strpl	r3, [r0, #0]
 801ad94:	2202      	movpl	r2, #2
 801ad96:	4610      	mov	r0, r2
 801ad98:	4770      	bx	lr
 801ad9a:	b299      	uxth	r1, r3
 801ad9c:	b909      	cbnz	r1, 801ada2 <__lo0bits+0x2a>
 801ad9e:	0c1b      	lsrs	r3, r3, #16
 801ada0:	2210      	movs	r2, #16
 801ada2:	b2d9      	uxtb	r1, r3
 801ada4:	b909      	cbnz	r1, 801adaa <__lo0bits+0x32>
 801ada6:	3208      	adds	r2, #8
 801ada8:	0a1b      	lsrs	r3, r3, #8
 801adaa:	0719      	lsls	r1, r3, #28
 801adac:	bf04      	itt	eq
 801adae:	091b      	lsreq	r3, r3, #4
 801adb0:	3204      	addeq	r2, #4
 801adb2:	0799      	lsls	r1, r3, #30
 801adb4:	bf04      	itt	eq
 801adb6:	089b      	lsreq	r3, r3, #2
 801adb8:	3202      	addeq	r2, #2
 801adba:	07d9      	lsls	r1, r3, #31
 801adbc:	d403      	bmi.n	801adc6 <__lo0bits+0x4e>
 801adbe:	085b      	lsrs	r3, r3, #1
 801adc0:	f102 0201 	add.w	r2, r2, #1
 801adc4:	d003      	beq.n	801adce <__lo0bits+0x56>
 801adc6:	6003      	str	r3, [r0, #0]
 801adc8:	e7e5      	b.n	801ad96 <__lo0bits+0x1e>
 801adca:	2200      	movs	r2, #0
 801adcc:	e7e3      	b.n	801ad96 <__lo0bits+0x1e>
 801adce:	2220      	movs	r2, #32
 801add0:	e7e1      	b.n	801ad96 <__lo0bits+0x1e>
	...

0801add4 <__i2b>:
 801add4:	b510      	push	{r4, lr}
 801add6:	460c      	mov	r4, r1
 801add8:	2101      	movs	r1, #1
 801adda:	f7ff ff05 	bl	801abe8 <_Balloc>
 801adde:	4602      	mov	r2, r0
 801ade0:	b928      	cbnz	r0, 801adee <__i2b+0x1a>
 801ade2:	4b05      	ldr	r3, [pc, #20]	; (801adf8 <__i2b+0x24>)
 801ade4:	4805      	ldr	r0, [pc, #20]	; (801adfc <__i2b+0x28>)
 801ade6:	f240 1145 	movw	r1, #325	; 0x145
 801adea:	f7fe ffeb 	bl	8019dc4 <__assert_func>
 801adee:	2301      	movs	r3, #1
 801adf0:	6144      	str	r4, [r0, #20]
 801adf2:	6103      	str	r3, [r0, #16]
 801adf4:	bd10      	pop	{r4, pc}
 801adf6:	bf00      	nop
 801adf8:	0801f143 	.word	0x0801f143
 801adfc:	0801f154 	.word	0x0801f154

0801ae00 <__multiply>:
 801ae00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae04:	4691      	mov	r9, r2
 801ae06:	690a      	ldr	r2, [r1, #16]
 801ae08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801ae0c:	429a      	cmp	r2, r3
 801ae0e:	bfb8      	it	lt
 801ae10:	460b      	movlt	r3, r1
 801ae12:	460c      	mov	r4, r1
 801ae14:	bfbc      	itt	lt
 801ae16:	464c      	movlt	r4, r9
 801ae18:	4699      	movlt	r9, r3
 801ae1a:	6927      	ldr	r7, [r4, #16]
 801ae1c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801ae20:	68a3      	ldr	r3, [r4, #8]
 801ae22:	6861      	ldr	r1, [r4, #4]
 801ae24:	eb07 060a 	add.w	r6, r7, sl
 801ae28:	42b3      	cmp	r3, r6
 801ae2a:	b085      	sub	sp, #20
 801ae2c:	bfb8      	it	lt
 801ae2e:	3101      	addlt	r1, #1
 801ae30:	f7ff feda 	bl	801abe8 <_Balloc>
 801ae34:	b930      	cbnz	r0, 801ae44 <__multiply+0x44>
 801ae36:	4602      	mov	r2, r0
 801ae38:	4b44      	ldr	r3, [pc, #272]	; (801af4c <__multiply+0x14c>)
 801ae3a:	4845      	ldr	r0, [pc, #276]	; (801af50 <__multiply+0x150>)
 801ae3c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801ae40:	f7fe ffc0 	bl	8019dc4 <__assert_func>
 801ae44:	f100 0514 	add.w	r5, r0, #20
 801ae48:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801ae4c:	462b      	mov	r3, r5
 801ae4e:	2200      	movs	r2, #0
 801ae50:	4543      	cmp	r3, r8
 801ae52:	d321      	bcc.n	801ae98 <__multiply+0x98>
 801ae54:	f104 0314 	add.w	r3, r4, #20
 801ae58:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801ae5c:	f109 0314 	add.w	r3, r9, #20
 801ae60:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801ae64:	9202      	str	r2, [sp, #8]
 801ae66:	1b3a      	subs	r2, r7, r4
 801ae68:	3a15      	subs	r2, #21
 801ae6a:	f022 0203 	bic.w	r2, r2, #3
 801ae6e:	3204      	adds	r2, #4
 801ae70:	f104 0115 	add.w	r1, r4, #21
 801ae74:	428f      	cmp	r7, r1
 801ae76:	bf38      	it	cc
 801ae78:	2204      	movcc	r2, #4
 801ae7a:	9201      	str	r2, [sp, #4]
 801ae7c:	9a02      	ldr	r2, [sp, #8]
 801ae7e:	9303      	str	r3, [sp, #12]
 801ae80:	429a      	cmp	r2, r3
 801ae82:	d80c      	bhi.n	801ae9e <__multiply+0x9e>
 801ae84:	2e00      	cmp	r6, #0
 801ae86:	dd03      	ble.n	801ae90 <__multiply+0x90>
 801ae88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ae8c:	2b00      	cmp	r3, #0
 801ae8e:	d05b      	beq.n	801af48 <__multiply+0x148>
 801ae90:	6106      	str	r6, [r0, #16]
 801ae92:	b005      	add	sp, #20
 801ae94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ae98:	f843 2b04 	str.w	r2, [r3], #4
 801ae9c:	e7d8      	b.n	801ae50 <__multiply+0x50>
 801ae9e:	f8b3 a000 	ldrh.w	sl, [r3]
 801aea2:	f1ba 0f00 	cmp.w	sl, #0
 801aea6:	d024      	beq.n	801aef2 <__multiply+0xf2>
 801aea8:	f104 0e14 	add.w	lr, r4, #20
 801aeac:	46a9      	mov	r9, r5
 801aeae:	f04f 0c00 	mov.w	ip, #0
 801aeb2:	f85e 2b04 	ldr.w	r2, [lr], #4
 801aeb6:	f8d9 1000 	ldr.w	r1, [r9]
 801aeba:	fa1f fb82 	uxth.w	fp, r2
 801aebe:	b289      	uxth	r1, r1
 801aec0:	fb0a 110b 	mla	r1, sl, fp, r1
 801aec4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801aec8:	f8d9 2000 	ldr.w	r2, [r9]
 801aecc:	4461      	add	r1, ip
 801aece:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801aed2:	fb0a c20b 	mla	r2, sl, fp, ip
 801aed6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801aeda:	b289      	uxth	r1, r1
 801aedc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801aee0:	4577      	cmp	r7, lr
 801aee2:	f849 1b04 	str.w	r1, [r9], #4
 801aee6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801aeea:	d8e2      	bhi.n	801aeb2 <__multiply+0xb2>
 801aeec:	9a01      	ldr	r2, [sp, #4]
 801aeee:	f845 c002 	str.w	ip, [r5, r2]
 801aef2:	9a03      	ldr	r2, [sp, #12]
 801aef4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801aef8:	3304      	adds	r3, #4
 801aefa:	f1b9 0f00 	cmp.w	r9, #0
 801aefe:	d021      	beq.n	801af44 <__multiply+0x144>
 801af00:	6829      	ldr	r1, [r5, #0]
 801af02:	f104 0c14 	add.w	ip, r4, #20
 801af06:	46ae      	mov	lr, r5
 801af08:	f04f 0a00 	mov.w	sl, #0
 801af0c:	f8bc b000 	ldrh.w	fp, [ip]
 801af10:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801af14:	fb09 220b 	mla	r2, r9, fp, r2
 801af18:	4452      	add	r2, sl
 801af1a:	b289      	uxth	r1, r1
 801af1c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801af20:	f84e 1b04 	str.w	r1, [lr], #4
 801af24:	f85c 1b04 	ldr.w	r1, [ip], #4
 801af28:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801af2c:	f8be 1000 	ldrh.w	r1, [lr]
 801af30:	fb09 110a 	mla	r1, r9, sl, r1
 801af34:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801af38:	4567      	cmp	r7, ip
 801af3a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801af3e:	d8e5      	bhi.n	801af0c <__multiply+0x10c>
 801af40:	9a01      	ldr	r2, [sp, #4]
 801af42:	50a9      	str	r1, [r5, r2]
 801af44:	3504      	adds	r5, #4
 801af46:	e799      	b.n	801ae7c <__multiply+0x7c>
 801af48:	3e01      	subs	r6, #1
 801af4a:	e79b      	b.n	801ae84 <__multiply+0x84>
 801af4c:	0801f143 	.word	0x0801f143
 801af50:	0801f154 	.word	0x0801f154

0801af54 <__pow5mult>:
 801af54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801af58:	4615      	mov	r5, r2
 801af5a:	f012 0203 	ands.w	r2, r2, #3
 801af5e:	4606      	mov	r6, r0
 801af60:	460f      	mov	r7, r1
 801af62:	d007      	beq.n	801af74 <__pow5mult+0x20>
 801af64:	4c25      	ldr	r4, [pc, #148]	; (801affc <__pow5mult+0xa8>)
 801af66:	3a01      	subs	r2, #1
 801af68:	2300      	movs	r3, #0
 801af6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801af6e:	f7ff fe9d 	bl	801acac <__multadd>
 801af72:	4607      	mov	r7, r0
 801af74:	10ad      	asrs	r5, r5, #2
 801af76:	d03d      	beq.n	801aff4 <__pow5mult+0xa0>
 801af78:	69f4      	ldr	r4, [r6, #28]
 801af7a:	b97c      	cbnz	r4, 801af9c <__pow5mult+0x48>
 801af7c:	2010      	movs	r0, #16
 801af7e:	f7ff fd7f 	bl	801aa80 <malloc>
 801af82:	4602      	mov	r2, r0
 801af84:	61f0      	str	r0, [r6, #28]
 801af86:	b928      	cbnz	r0, 801af94 <__pow5mult+0x40>
 801af88:	4b1d      	ldr	r3, [pc, #116]	; (801b000 <__pow5mult+0xac>)
 801af8a:	481e      	ldr	r0, [pc, #120]	; (801b004 <__pow5mult+0xb0>)
 801af8c:	f240 11b3 	movw	r1, #435	; 0x1b3
 801af90:	f7fe ff18 	bl	8019dc4 <__assert_func>
 801af94:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801af98:	6004      	str	r4, [r0, #0]
 801af9a:	60c4      	str	r4, [r0, #12]
 801af9c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801afa0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801afa4:	b94c      	cbnz	r4, 801afba <__pow5mult+0x66>
 801afa6:	f240 2171 	movw	r1, #625	; 0x271
 801afaa:	4630      	mov	r0, r6
 801afac:	f7ff ff12 	bl	801add4 <__i2b>
 801afb0:	2300      	movs	r3, #0
 801afb2:	f8c8 0008 	str.w	r0, [r8, #8]
 801afb6:	4604      	mov	r4, r0
 801afb8:	6003      	str	r3, [r0, #0]
 801afba:	f04f 0900 	mov.w	r9, #0
 801afbe:	07eb      	lsls	r3, r5, #31
 801afc0:	d50a      	bpl.n	801afd8 <__pow5mult+0x84>
 801afc2:	4639      	mov	r1, r7
 801afc4:	4622      	mov	r2, r4
 801afc6:	4630      	mov	r0, r6
 801afc8:	f7ff ff1a 	bl	801ae00 <__multiply>
 801afcc:	4639      	mov	r1, r7
 801afce:	4680      	mov	r8, r0
 801afd0:	4630      	mov	r0, r6
 801afd2:	f7ff fe49 	bl	801ac68 <_Bfree>
 801afd6:	4647      	mov	r7, r8
 801afd8:	106d      	asrs	r5, r5, #1
 801afda:	d00b      	beq.n	801aff4 <__pow5mult+0xa0>
 801afdc:	6820      	ldr	r0, [r4, #0]
 801afde:	b938      	cbnz	r0, 801aff0 <__pow5mult+0x9c>
 801afe0:	4622      	mov	r2, r4
 801afe2:	4621      	mov	r1, r4
 801afe4:	4630      	mov	r0, r6
 801afe6:	f7ff ff0b 	bl	801ae00 <__multiply>
 801afea:	6020      	str	r0, [r4, #0]
 801afec:	f8c0 9000 	str.w	r9, [r0]
 801aff0:	4604      	mov	r4, r0
 801aff2:	e7e4      	b.n	801afbe <__pow5mult+0x6a>
 801aff4:	4638      	mov	r0, r7
 801aff6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801affa:	bf00      	nop
 801affc:	0801f2a0 	.word	0x0801f2a0
 801b000:	0801eefe 	.word	0x0801eefe
 801b004:	0801f154 	.word	0x0801f154

0801b008 <__lshift>:
 801b008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b00c:	460c      	mov	r4, r1
 801b00e:	6849      	ldr	r1, [r1, #4]
 801b010:	6923      	ldr	r3, [r4, #16]
 801b012:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b016:	68a3      	ldr	r3, [r4, #8]
 801b018:	4607      	mov	r7, r0
 801b01a:	4691      	mov	r9, r2
 801b01c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b020:	f108 0601 	add.w	r6, r8, #1
 801b024:	42b3      	cmp	r3, r6
 801b026:	db0b      	blt.n	801b040 <__lshift+0x38>
 801b028:	4638      	mov	r0, r7
 801b02a:	f7ff fddd 	bl	801abe8 <_Balloc>
 801b02e:	4605      	mov	r5, r0
 801b030:	b948      	cbnz	r0, 801b046 <__lshift+0x3e>
 801b032:	4602      	mov	r2, r0
 801b034:	4b28      	ldr	r3, [pc, #160]	; (801b0d8 <__lshift+0xd0>)
 801b036:	4829      	ldr	r0, [pc, #164]	; (801b0dc <__lshift+0xd4>)
 801b038:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 801b03c:	f7fe fec2 	bl	8019dc4 <__assert_func>
 801b040:	3101      	adds	r1, #1
 801b042:	005b      	lsls	r3, r3, #1
 801b044:	e7ee      	b.n	801b024 <__lshift+0x1c>
 801b046:	2300      	movs	r3, #0
 801b048:	f100 0114 	add.w	r1, r0, #20
 801b04c:	f100 0210 	add.w	r2, r0, #16
 801b050:	4618      	mov	r0, r3
 801b052:	4553      	cmp	r3, sl
 801b054:	db33      	blt.n	801b0be <__lshift+0xb6>
 801b056:	6920      	ldr	r0, [r4, #16]
 801b058:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b05c:	f104 0314 	add.w	r3, r4, #20
 801b060:	f019 091f 	ands.w	r9, r9, #31
 801b064:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b068:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b06c:	d02b      	beq.n	801b0c6 <__lshift+0xbe>
 801b06e:	f1c9 0e20 	rsb	lr, r9, #32
 801b072:	468a      	mov	sl, r1
 801b074:	2200      	movs	r2, #0
 801b076:	6818      	ldr	r0, [r3, #0]
 801b078:	fa00 f009 	lsl.w	r0, r0, r9
 801b07c:	4310      	orrs	r0, r2
 801b07e:	f84a 0b04 	str.w	r0, [sl], #4
 801b082:	f853 2b04 	ldr.w	r2, [r3], #4
 801b086:	459c      	cmp	ip, r3
 801b088:	fa22 f20e 	lsr.w	r2, r2, lr
 801b08c:	d8f3      	bhi.n	801b076 <__lshift+0x6e>
 801b08e:	ebac 0304 	sub.w	r3, ip, r4
 801b092:	3b15      	subs	r3, #21
 801b094:	f023 0303 	bic.w	r3, r3, #3
 801b098:	3304      	adds	r3, #4
 801b09a:	f104 0015 	add.w	r0, r4, #21
 801b09e:	4584      	cmp	ip, r0
 801b0a0:	bf38      	it	cc
 801b0a2:	2304      	movcc	r3, #4
 801b0a4:	50ca      	str	r2, [r1, r3]
 801b0a6:	b10a      	cbz	r2, 801b0ac <__lshift+0xa4>
 801b0a8:	f108 0602 	add.w	r6, r8, #2
 801b0ac:	3e01      	subs	r6, #1
 801b0ae:	4638      	mov	r0, r7
 801b0b0:	612e      	str	r6, [r5, #16]
 801b0b2:	4621      	mov	r1, r4
 801b0b4:	f7ff fdd8 	bl	801ac68 <_Bfree>
 801b0b8:	4628      	mov	r0, r5
 801b0ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b0be:	f842 0f04 	str.w	r0, [r2, #4]!
 801b0c2:	3301      	adds	r3, #1
 801b0c4:	e7c5      	b.n	801b052 <__lshift+0x4a>
 801b0c6:	3904      	subs	r1, #4
 801b0c8:	f853 2b04 	ldr.w	r2, [r3], #4
 801b0cc:	f841 2f04 	str.w	r2, [r1, #4]!
 801b0d0:	459c      	cmp	ip, r3
 801b0d2:	d8f9      	bhi.n	801b0c8 <__lshift+0xc0>
 801b0d4:	e7ea      	b.n	801b0ac <__lshift+0xa4>
 801b0d6:	bf00      	nop
 801b0d8:	0801f143 	.word	0x0801f143
 801b0dc:	0801f154 	.word	0x0801f154

0801b0e0 <__mcmp>:
 801b0e0:	b530      	push	{r4, r5, lr}
 801b0e2:	6902      	ldr	r2, [r0, #16]
 801b0e4:	690c      	ldr	r4, [r1, #16]
 801b0e6:	1b12      	subs	r2, r2, r4
 801b0e8:	d10e      	bne.n	801b108 <__mcmp+0x28>
 801b0ea:	f100 0314 	add.w	r3, r0, #20
 801b0ee:	3114      	adds	r1, #20
 801b0f0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801b0f4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801b0f8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801b0fc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801b100:	42a5      	cmp	r5, r4
 801b102:	d003      	beq.n	801b10c <__mcmp+0x2c>
 801b104:	d305      	bcc.n	801b112 <__mcmp+0x32>
 801b106:	2201      	movs	r2, #1
 801b108:	4610      	mov	r0, r2
 801b10a:	bd30      	pop	{r4, r5, pc}
 801b10c:	4283      	cmp	r3, r0
 801b10e:	d3f3      	bcc.n	801b0f8 <__mcmp+0x18>
 801b110:	e7fa      	b.n	801b108 <__mcmp+0x28>
 801b112:	f04f 32ff 	mov.w	r2, #4294967295
 801b116:	e7f7      	b.n	801b108 <__mcmp+0x28>

0801b118 <__mdiff>:
 801b118:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b11c:	460c      	mov	r4, r1
 801b11e:	4606      	mov	r6, r0
 801b120:	4611      	mov	r1, r2
 801b122:	4620      	mov	r0, r4
 801b124:	4690      	mov	r8, r2
 801b126:	f7ff ffdb 	bl	801b0e0 <__mcmp>
 801b12a:	1e05      	subs	r5, r0, #0
 801b12c:	d110      	bne.n	801b150 <__mdiff+0x38>
 801b12e:	4629      	mov	r1, r5
 801b130:	4630      	mov	r0, r6
 801b132:	f7ff fd59 	bl	801abe8 <_Balloc>
 801b136:	b930      	cbnz	r0, 801b146 <__mdiff+0x2e>
 801b138:	4b3a      	ldr	r3, [pc, #232]	; (801b224 <__mdiff+0x10c>)
 801b13a:	4602      	mov	r2, r0
 801b13c:	f240 2137 	movw	r1, #567	; 0x237
 801b140:	4839      	ldr	r0, [pc, #228]	; (801b228 <__mdiff+0x110>)
 801b142:	f7fe fe3f 	bl	8019dc4 <__assert_func>
 801b146:	2301      	movs	r3, #1
 801b148:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b14c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b150:	bfa4      	itt	ge
 801b152:	4643      	movge	r3, r8
 801b154:	46a0      	movge	r8, r4
 801b156:	4630      	mov	r0, r6
 801b158:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801b15c:	bfa6      	itte	ge
 801b15e:	461c      	movge	r4, r3
 801b160:	2500      	movge	r5, #0
 801b162:	2501      	movlt	r5, #1
 801b164:	f7ff fd40 	bl	801abe8 <_Balloc>
 801b168:	b920      	cbnz	r0, 801b174 <__mdiff+0x5c>
 801b16a:	4b2e      	ldr	r3, [pc, #184]	; (801b224 <__mdiff+0x10c>)
 801b16c:	4602      	mov	r2, r0
 801b16e:	f240 2145 	movw	r1, #581	; 0x245
 801b172:	e7e5      	b.n	801b140 <__mdiff+0x28>
 801b174:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801b178:	6926      	ldr	r6, [r4, #16]
 801b17a:	60c5      	str	r5, [r0, #12]
 801b17c:	f104 0914 	add.w	r9, r4, #20
 801b180:	f108 0514 	add.w	r5, r8, #20
 801b184:	f100 0e14 	add.w	lr, r0, #20
 801b188:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801b18c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801b190:	f108 0210 	add.w	r2, r8, #16
 801b194:	46f2      	mov	sl, lr
 801b196:	2100      	movs	r1, #0
 801b198:	f859 3b04 	ldr.w	r3, [r9], #4
 801b19c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b1a0:	fa11 f88b 	uxtah	r8, r1, fp
 801b1a4:	b299      	uxth	r1, r3
 801b1a6:	0c1b      	lsrs	r3, r3, #16
 801b1a8:	eba8 0801 	sub.w	r8, r8, r1
 801b1ac:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b1b0:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b1b4:	fa1f f888 	uxth.w	r8, r8
 801b1b8:	1419      	asrs	r1, r3, #16
 801b1ba:	454e      	cmp	r6, r9
 801b1bc:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b1c0:	f84a 3b04 	str.w	r3, [sl], #4
 801b1c4:	d8e8      	bhi.n	801b198 <__mdiff+0x80>
 801b1c6:	1b33      	subs	r3, r6, r4
 801b1c8:	3b15      	subs	r3, #21
 801b1ca:	f023 0303 	bic.w	r3, r3, #3
 801b1ce:	3304      	adds	r3, #4
 801b1d0:	3415      	adds	r4, #21
 801b1d2:	42a6      	cmp	r6, r4
 801b1d4:	bf38      	it	cc
 801b1d6:	2304      	movcc	r3, #4
 801b1d8:	441d      	add	r5, r3
 801b1da:	4473      	add	r3, lr
 801b1dc:	469e      	mov	lr, r3
 801b1de:	462e      	mov	r6, r5
 801b1e0:	4566      	cmp	r6, ip
 801b1e2:	d30e      	bcc.n	801b202 <__mdiff+0xea>
 801b1e4:	f10c 0203 	add.w	r2, ip, #3
 801b1e8:	1b52      	subs	r2, r2, r5
 801b1ea:	f022 0203 	bic.w	r2, r2, #3
 801b1ee:	3d03      	subs	r5, #3
 801b1f0:	45ac      	cmp	ip, r5
 801b1f2:	bf38      	it	cc
 801b1f4:	2200      	movcc	r2, #0
 801b1f6:	4413      	add	r3, r2
 801b1f8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801b1fc:	b17a      	cbz	r2, 801b21e <__mdiff+0x106>
 801b1fe:	6107      	str	r7, [r0, #16]
 801b200:	e7a4      	b.n	801b14c <__mdiff+0x34>
 801b202:	f856 8b04 	ldr.w	r8, [r6], #4
 801b206:	fa11 f288 	uxtah	r2, r1, r8
 801b20a:	1414      	asrs	r4, r2, #16
 801b20c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801b210:	b292      	uxth	r2, r2
 801b212:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801b216:	f84e 2b04 	str.w	r2, [lr], #4
 801b21a:	1421      	asrs	r1, r4, #16
 801b21c:	e7e0      	b.n	801b1e0 <__mdiff+0xc8>
 801b21e:	3f01      	subs	r7, #1
 801b220:	e7ea      	b.n	801b1f8 <__mdiff+0xe0>
 801b222:	bf00      	nop
 801b224:	0801f143 	.word	0x0801f143
 801b228:	0801f154 	.word	0x0801f154

0801b22c <__d2b>:
 801b22c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b230:	460f      	mov	r7, r1
 801b232:	2101      	movs	r1, #1
 801b234:	ec59 8b10 	vmov	r8, r9, d0
 801b238:	4616      	mov	r6, r2
 801b23a:	f7ff fcd5 	bl	801abe8 <_Balloc>
 801b23e:	4604      	mov	r4, r0
 801b240:	b930      	cbnz	r0, 801b250 <__d2b+0x24>
 801b242:	4602      	mov	r2, r0
 801b244:	4b24      	ldr	r3, [pc, #144]	; (801b2d8 <__d2b+0xac>)
 801b246:	4825      	ldr	r0, [pc, #148]	; (801b2dc <__d2b+0xb0>)
 801b248:	f240 310f 	movw	r1, #783	; 0x30f
 801b24c:	f7fe fdba 	bl	8019dc4 <__assert_func>
 801b250:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b254:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b258:	bb2d      	cbnz	r5, 801b2a6 <__d2b+0x7a>
 801b25a:	9301      	str	r3, [sp, #4]
 801b25c:	f1b8 0300 	subs.w	r3, r8, #0
 801b260:	d026      	beq.n	801b2b0 <__d2b+0x84>
 801b262:	4668      	mov	r0, sp
 801b264:	9300      	str	r3, [sp, #0]
 801b266:	f7ff fd87 	bl	801ad78 <__lo0bits>
 801b26a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b26e:	b1e8      	cbz	r0, 801b2ac <__d2b+0x80>
 801b270:	f1c0 0320 	rsb	r3, r0, #32
 801b274:	fa02 f303 	lsl.w	r3, r2, r3
 801b278:	430b      	orrs	r3, r1
 801b27a:	40c2      	lsrs	r2, r0
 801b27c:	6163      	str	r3, [r4, #20]
 801b27e:	9201      	str	r2, [sp, #4]
 801b280:	9b01      	ldr	r3, [sp, #4]
 801b282:	61a3      	str	r3, [r4, #24]
 801b284:	2b00      	cmp	r3, #0
 801b286:	bf14      	ite	ne
 801b288:	2202      	movne	r2, #2
 801b28a:	2201      	moveq	r2, #1
 801b28c:	6122      	str	r2, [r4, #16]
 801b28e:	b1bd      	cbz	r5, 801b2c0 <__d2b+0x94>
 801b290:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b294:	4405      	add	r5, r0
 801b296:	603d      	str	r5, [r7, #0]
 801b298:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b29c:	6030      	str	r0, [r6, #0]
 801b29e:	4620      	mov	r0, r4
 801b2a0:	b003      	add	sp, #12
 801b2a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b2a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b2aa:	e7d6      	b.n	801b25a <__d2b+0x2e>
 801b2ac:	6161      	str	r1, [r4, #20]
 801b2ae:	e7e7      	b.n	801b280 <__d2b+0x54>
 801b2b0:	a801      	add	r0, sp, #4
 801b2b2:	f7ff fd61 	bl	801ad78 <__lo0bits>
 801b2b6:	9b01      	ldr	r3, [sp, #4]
 801b2b8:	6163      	str	r3, [r4, #20]
 801b2ba:	3020      	adds	r0, #32
 801b2bc:	2201      	movs	r2, #1
 801b2be:	e7e5      	b.n	801b28c <__d2b+0x60>
 801b2c0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b2c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b2c8:	6038      	str	r0, [r7, #0]
 801b2ca:	6918      	ldr	r0, [r3, #16]
 801b2cc:	f7ff fd34 	bl	801ad38 <__hi0bits>
 801b2d0:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b2d4:	e7e2      	b.n	801b29c <__d2b+0x70>
 801b2d6:	bf00      	nop
 801b2d8:	0801f143 	.word	0x0801f143
 801b2dc:	0801f154 	.word	0x0801f154

0801b2e0 <__sfputc_r>:
 801b2e0:	6893      	ldr	r3, [r2, #8]
 801b2e2:	3b01      	subs	r3, #1
 801b2e4:	2b00      	cmp	r3, #0
 801b2e6:	b410      	push	{r4}
 801b2e8:	6093      	str	r3, [r2, #8]
 801b2ea:	da08      	bge.n	801b2fe <__sfputc_r+0x1e>
 801b2ec:	6994      	ldr	r4, [r2, #24]
 801b2ee:	42a3      	cmp	r3, r4
 801b2f0:	db01      	blt.n	801b2f6 <__sfputc_r+0x16>
 801b2f2:	290a      	cmp	r1, #10
 801b2f4:	d103      	bne.n	801b2fe <__sfputc_r+0x1e>
 801b2f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b2fa:	f7fe bc36 	b.w	8019b6a <__swbuf_r>
 801b2fe:	6813      	ldr	r3, [r2, #0]
 801b300:	1c58      	adds	r0, r3, #1
 801b302:	6010      	str	r0, [r2, #0]
 801b304:	7019      	strb	r1, [r3, #0]
 801b306:	4608      	mov	r0, r1
 801b308:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b30c:	4770      	bx	lr

0801b30e <__sfputs_r>:
 801b30e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b310:	4606      	mov	r6, r0
 801b312:	460f      	mov	r7, r1
 801b314:	4614      	mov	r4, r2
 801b316:	18d5      	adds	r5, r2, r3
 801b318:	42ac      	cmp	r4, r5
 801b31a:	d101      	bne.n	801b320 <__sfputs_r+0x12>
 801b31c:	2000      	movs	r0, #0
 801b31e:	e007      	b.n	801b330 <__sfputs_r+0x22>
 801b320:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b324:	463a      	mov	r2, r7
 801b326:	4630      	mov	r0, r6
 801b328:	f7ff ffda 	bl	801b2e0 <__sfputc_r>
 801b32c:	1c43      	adds	r3, r0, #1
 801b32e:	d1f3      	bne.n	801b318 <__sfputs_r+0xa>
 801b330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b334 <_vfiprintf_r>:
 801b334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b338:	460d      	mov	r5, r1
 801b33a:	b09d      	sub	sp, #116	; 0x74
 801b33c:	4614      	mov	r4, r2
 801b33e:	4698      	mov	r8, r3
 801b340:	4606      	mov	r6, r0
 801b342:	b118      	cbz	r0, 801b34c <_vfiprintf_r+0x18>
 801b344:	6a03      	ldr	r3, [r0, #32]
 801b346:	b90b      	cbnz	r3, 801b34c <_vfiprintf_r+0x18>
 801b348:	f7fe fb28 	bl	801999c <__sinit>
 801b34c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b34e:	07d9      	lsls	r1, r3, #31
 801b350:	d405      	bmi.n	801b35e <_vfiprintf_r+0x2a>
 801b352:	89ab      	ldrh	r3, [r5, #12]
 801b354:	059a      	lsls	r2, r3, #22
 801b356:	d402      	bmi.n	801b35e <_vfiprintf_r+0x2a>
 801b358:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b35a:	f7fe fd22 	bl	8019da2 <__retarget_lock_acquire_recursive>
 801b35e:	89ab      	ldrh	r3, [r5, #12]
 801b360:	071b      	lsls	r3, r3, #28
 801b362:	d501      	bpl.n	801b368 <_vfiprintf_r+0x34>
 801b364:	692b      	ldr	r3, [r5, #16]
 801b366:	b99b      	cbnz	r3, 801b390 <_vfiprintf_r+0x5c>
 801b368:	4629      	mov	r1, r5
 801b36a:	4630      	mov	r0, r6
 801b36c:	f7fe fc3a 	bl	8019be4 <__swsetup_r>
 801b370:	b170      	cbz	r0, 801b390 <_vfiprintf_r+0x5c>
 801b372:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b374:	07dc      	lsls	r4, r3, #31
 801b376:	d504      	bpl.n	801b382 <_vfiprintf_r+0x4e>
 801b378:	f04f 30ff 	mov.w	r0, #4294967295
 801b37c:	b01d      	add	sp, #116	; 0x74
 801b37e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b382:	89ab      	ldrh	r3, [r5, #12]
 801b384:	0598      	lsls	r0, r3, #22
 801b386:	d4f7      	bmi.n	801b378 <_vfiprintf_r+0x44>
 801b388:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b38a:	f7fe fd0b 	bl	8019da4 <__retarget_lock_release_recursive>
 801b38e:	e7f3      	b.n	801b378 <_vfiprintf_r+0x44>
 801b390:	2300      	movs	r3, #0
 801b392:	9309      	str	r3, [sp, #36]	; 0x24
 801b394:	2320      	movs	r3, #32
 801b396:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b39a:	f8cd 800c 	str.w	r8, [sp, #12]
 801b39e:	2330      	movs	r3, #48	; 0x30
 801b3a0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 801b554 <_vfiprintf_r+0x220>
 801b3a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b3a8:	f04f 0901 	mov.w	r9, #1
 801b3ac:	4623      	mov	r3, r4
 801b3ae:	469a      	mov	sl, r3
 801b3b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b3b4:	b10a      	cbz	r2, 801b3ba <_vfiprintf_r+0x86>
 801b3b6:	2a25      	cmp	r2, #37	; 0x25
 801b3b8:	d1f9      	bne.n	801b3ae <_vfiprintf_r+0x7a>
 801b3ba:	ebba 0b04 	subs.w	fp, sl, r4
 801b3be:	d00b      	beq.n	801b3d8 <_vfiprintf_r+0xa4>
 801b3c0:	465b      	mov	r3, fp
 801b3c2:	4622      	mov	r2, r4
 801b3c4:	4629      	mov	r1, r5
 801b3c6:	4630      	mov	r0, r6
 801b3c8:	f7ff ffa1 	bl	801b30e <__sfputs_r>
 801b3cc:	3001      	adds	r0, #1
 801b3ce:	f000 80a9 	beq.w	801b524 <_vfiprintf_r+0x1f0>
 801b3d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b3d4:	445a      	add	r2, fp
 801b3d6:	9209      	str	r2, [sp, #36]	; 0x24
 801b3d8:	f89a 3000 	ldrb.w	r3, [sl]
 801b3dc:	2b00      	cmp	r3, #0
 801b3de:	f000 80a1 	beq.w	801b524 <_vfiprintf_r+0x1f0>
 801b3e2:	2300      	movs	r3, #0
 801b3e4:	f04f 32ff 	mov.w	r2, #4294967295
 801b3e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b3ec:	f10a 0a01 	add.w	sl, sl, #1
 801b3f0:	9304      	str	r3, [sp, #16]
 801b3f2:	9307      	str	r3, [sp, #28]
 801b3f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b3f8:	931a      	str	r3, [sp, #104]	; 0x68
 801b3fa:	4654      	mov	r4, sl
 801b3fc:	2205      	movs	r2, #5
 801b3fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b402:	4854      	ldr	r0, [pc, #336]	; (801b554 <_vfiprintf_r+0x220>)
 801b404:	f7e6 fa4c 	bl	80018a0 <memchr>
 801b408:	9a04      	ldr	r2, [sp, #16]
 801b40a:	b9d8      	cbnz	r0, 801b444 <_vfiprintf_r+0x110>
 801b40c:	06d1      	lsls	r1, r2, #27
 801b40e:	bf44      	itt	mi
 801b410:	2320      	movmi	r3, #32
 801b412:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b416:	0713      	lsls	r3, r2, #28
 801b418:	bf44      	itt	mi
 801b41a:	232b      	movmi	r3, #43	; 0x2b
 801b41c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b420:	f89a 3000 	ldrb.w	r3, [sl]
 801b424:	2b2a      	cmp	r3, #42	; 0x2a
 801b426:	d015      	beq.n	801b454 <_vfiprintf_r+0x120>
 801b428:	9a07      	ldr	r2, [sp, #28]
 801b42a:	4654      	mov	r4, sl
 801b42c:	2000      	movs	r0, #0
 801b42e:	f04f 0c0a 	mov.w	ip, #10
 801b432:	4621      	mov	r1, r4
 801b434:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b438:	3b30      	subs	r3, #48	; 0x30
 801b43a:	2b09      	cmp	r3, #9
 801b43c:	d94d      	bls.n	801b4da <_vfiprintf_r+0x1a6>
 801b43e:	b1b0      	cbz	r0, 801b46e <_vfiprintf_r+0x13a>
 801b440:	9207      	str	r2, [sp, #28]
 801b442:	e014      	b.n	801b46e <_vfiprintf_r+0x13a>
 801b444:	eba0 0308 	sub.w	r3, r0, r8
 801b448:	fa09 f303 	lsl.w	r3, r9, r3
 801b44c:	4313      	orrs	r3, r2
 801b44e:	9304      	str	r3, [sp, #16]
 801b450:	46a2      	mov	sl, r4
 801b452:	e7d2      	b.n	801b3fa <_vfiprintf_r+0xc6>
 801b454:	9b03      	ldr	r3, [sp, #12]
 801b456:	1d19      	adds	r1, r3, #4
 801b458:	681b      	ldr	r3, [r3, #0]
 801b45a:	9103      	str	r1, [sp, #12]
 801b45c:	2b00      	cmp	r3, #0
 801b45e:	bfbb      	ittet	lt
 801b460:	425b      	neglt	r3, r3
 801b462:	f042 0202 	orrlt.w	r2, r2, #2
 801b466:	9307      	strge	r3, [sp, #28]
 801b468:	9307      	strlt	r3, [sp, #28]
 801b46a:	bfb8      	it	lt
 801b46c:	9204      	strlt	r2, [sp, #16]
 801b46e:	7823      	ldrb	r3, [r4, #0]
 801b470:	2b2e      	cmp	r3, #46	; 0x2e
 801b472:	d10c      	bne.n	801b48e <_vfiprintf_r+0x15a>
 801b474:	7863      	ldrb	r3, [r4, #1]
 801b476:	2b2a      	cmp	r3, #42	; 0x2a
 801b478:	d134      	bne.n	801b4e4 <_vfiprintf_r+0x1b0>
 801b47a:	9b03      	ldr	r3, [sp, #12]
 801b47c:	1d1a      	adds	r2, r3, #4
 801b47e:	681b      	ldr	r3, [r3, #0]
 801b480:	9203      	str	r2, [sp, #12]
 801b482:	2b00      	cmp	r3, #0
 801b484:	bfb8      	it	lt
 801b486:	f04f 33ff 	movlt.w	r3, #4294967295
 801b48a:	3402      	adds	r4, #2
 801b48c:	9305      	str	r3, [sp, #20]
 801b48e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801b564 <_vfiprintf_r+0x230>
 801b492:	7821      	ldrb	r1, [r4, #0]
 801b494:	2203      	movs	r2, #3
 801b496:	4650      	mov	r0, sl
 801b498:	f7e6 fa02 	bl	80018a0 <memchr>
 801b49c:	b138      	cbz	r0, 801b4ae <_vfiprintf_r+0x17a>
 801b49e:	9b04      	ldr	r3, [sp, #16]
 801b4a0:	eba0 000a 	sub.w	r0, r0, sl
 801b4a4:	2240      	movs	r2, #64	; 0x40
 801b4a6:	4082      	lsls	r2, r0
 801b4a8:	4313      	orrs	r3, r2
 801b4aa:	3401      	adds	r4, #1
 801b4ac:	9304      	str	r3, [sp, #16]
 801b4ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b4b2:	4829      	ldr	r0, [pc, #164]	; (801b558 <_vfiprintf_r+0x224>)
 801b4b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b4b8:	2206      	movs	r2, #6
 801b4ba:	f7e6 f9f1 	bl	80018a0 <memchr>
 801b4be:	2800      	cmp	r0, #0
 801b4c0:	d03f      	beq.n	801b542 <_vfiprintf_r+0x20e>
 801b4c2:	4b26      	ldr	r3, [pc, #152]	; (801b55c <_vfiprintf_r+0x228>)
 801b4c4:	bb1b      	cbnz	r3, 801b50e <_vfiprintf_r+0x1da>
 801b4c6:	9b03      	ldr	r3, [sp, #12]
 801b4c8:	3307      	adds	r3, #7
 801b4ca:	f023 0307 	bic.w	r3, r3, #7
 801b4ce:	3308      	adds	r3, #8
 801b4d0:	9303      	str	r3, [sp, #12]
 801b4d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b4d4:	443b      	add	r3, r7
 801b4d6:	9309      	str	r3, [sp, #36]	; 0x24
 801b4d8:	e768      	b.n	801b3ac <_vfiprintf_r+0x78>
 801b4da:	fb0c 3202 	mla	r2, ip, r2, r3
 801b4de:	460c      	mov	r4, r1
 801b4e0:	2001      	movs	r0, #1
 801b4e2:	e7a6      	b.n	801b432 <_vfiprintf_r+0xfe>
 801b4e4:	2300      	movs	r3, #0
 801b4e6:	3401      	adds	r4, #1
 801b4e8:	9305      	str	r3, [sp, #20]
 801b4ea:	4619      	mov	r1, r3
 801b4ec:	f04f 0c0a 	mov.w	ip, #10
 801b4f0:	4620      	mov	r0, r4
 801b4f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b4f6:	3a30      	subs	r2, #48	; 0x30
 801b4f8:	2a09      	cmp	r2, #9
 801b4fa:	d903      	bls.n	801b504 <_vfiprintf_r+0x1d0>
 801b4fc:	2b00      	cmp	r3, #0
 801b4fe:	d0c6      	beq.n	801b48e <_vfiprintf_r+0x15a>
 801b500:	9105      	str	r1, [sp, #20]
 801b502:	e7c4      	b.n	801b48e <_vfiprintf_r+0x15a>
 801b504:	fb0c 2101 	mla	r1, ip, r1, r2
 801b508:	4604      	mov	r4, r0
 801b50a:	2301      	movs	r3, #1
 801b50c:	e7f0      	b.n	801b4f0 <_vfiprintf_r+0x1bc>
 801b50e:	ab03      	add	r3, sp, #12
 801b510:	9300      	str	r3, [sp, #0]
 801b512:	462a      	mov	r2, r5
 801b514:	4b12      	ldr	r3, [pc, #72]	; (801b560 <_vfiprintf_r+0x22c>)
 801b516:	a904      	add	r1, sp, #16
 801b518:	4630      	mov	r0, r6
 801b51a:	f7fd fe09 	bl	8019130 <_printf_float>
 801b51e:	4607      	mov	r7, r0
 801b520:	1c78      	adds	r0, r7, #1
 801b522:	d1d6      	bne.n	801b4d2 <_vfiprintf_r+0x19e>
 801b524:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801b526:	07d9      	lsls	r1, r3, #31
 801b528:	d405      	bmi.n	801b536 <_vfiprintf_r+0x202>
 801b52a:	89ab      	ldrh	r3, [r5, #12]
 801b52c:	059a      	lsls	r2, r3, #22
 801b52e:	d402      	bmi.n	801b536 <_vfiprintf_r+0x202>
 801b530:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801b532:	f7fe fc37 	bl	8019da4 <__retarget_lock_release_recursive>
 801b536:	89ab      	ldrh	r3, [r5, #12]
 801b538:	065b      	lsls	r3, r3, #25
 801b53a:	f53f af1d 	bmi.w	801b378 <_vfiprintf_r+0x44>
 801b53e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b540:	e71c      	b.n	801b37c <_vfiprintf_r+0x48>
 801b542:	ab03      	add	r3, sp, #12
 801b544:	9300      	str	r3, [sp, #0]
 801b546:	462a      	mov	r2, r5
 801b548:	4b05      	ldr	r3, [pc, #20]	; (801b560 <_vfiprintf_r+0x22c>)
 801b54a:	a904      	add	r1, sp, #16
 801b54c:	4630      	mov	r0, r6
 801b54e:	f7fe f877 	bl	8019640 <_printf_i>
 801b552:	e7e4      	b.n	801b51e <_vfiprintf_r+0x1ea>
 801b554:	0801f2ac 	.word	0x0801f2ac
 801b558:	0801f2b6 	.word	0x0801f2b6
 801b55c:	08019131 	.word	0x08019131
 801b560:	0801b30f 	.word	0x0801b30f
 801b564:	0801f2b2 	.word	0x0801f2b2

0801b568 <__sflush_r>:
 801b568:	898a      	ldrh	r2, [r1, #12]
 801b56a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b56e:	4605      	mov	r5, r0
 801b570:	0710      	lsls	r0, r2, #28
 801b572:	460c      	mov	r4, r1
 801b574:	d458      	bmi.n	801b628 <__sflush_r+0xc0>
 801b576:	684b      	ldr	r3, [r1, #4]
 801b578:	2b00      	cmp	r3, #0
 801b57a:	dc05      	bgt.n	801b588 <__sflush_r+0x20>
 801b57c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b57e:	2b00      	cmp	r3, #0
 801b580:	dc02      	bgt.n	801b588 <__sflush_r+0x20>
 801b582:	2000      	movs	r0, #0
 801b584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b588:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b58a:	2e00      	cmp	r6, #0
 801b58c:	d0f9      	beq.n	801b582 <__sflush_r+0x1a>
 801b58e:	2300      	movs	r3, #0
 801b590:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b594:	682f      	ldr	r7, [r5, #0]
 801b596:	6a21      	ldr	r1, [r4, #32]
 801b598:	602b      	str	r3, [r5, #0]
 801b59a:	d032      	beq.n	801b602 <__sflush_r+0x9a>
 801b59c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b59e:	89a3      	ldrh	r3, [r4, #12]
 801b5a0:	075a      	lsls	r2, r3, #29
 801b5a2:	d505      	bpl.n	801b5b0 <__sflush_r+0x48>
 801b5a4:	6863      	ldr	r3, [r4, #4]
 801b5a6:	1ac0      	subs	r0, r0, r3
 801b5a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b5aa:	b10b      	cbz	r3, 801b5b0 <__sflush_r+0x48>
 801b5ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b5ae:	1ac0      	subs	r0, r0, r3
 801b5b0:	2300      	movs	r3, #0
 801b5b2:	4602      	mov	r2, r0
 801b5b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b5b6:	6a21      	ldr	r1, [r4, #32]
 801b5b8:	4628      	mov	r0, r5
 801b5ba:	47b0      	blx	r6
 801b5bc:	1c43      	adds	r3, r0, #1
 801b5be:	89a3      	ldrh	r3, [r4, #12]
 801b5c0:	d106      	bne.n	801b5d0 <__sflush_r+0x68>
 801b5c2:	6829      	ldr	r1, [r5, #0]
 801b5c4:	291d      	cmp	r1, #29
 801b5c6:	d82b      	bhi.n	801b620 <__sflush_r+0xb8>
 801b5c8:	4a29      	ldr	r2, [pc, #164]	; (801b670 <__sflush_r+0x108>)
 801b5ca:	410a      	asrs	r2, r1
 801b5cc:	07d6      	lsls	r6, r2, #31
 801b5ce:	d427      	bmi.n	801b620 <__sflush_r+0xb8>
 801b5d0:	2200      	movs	r2, #0
 801b5d2:	6062      	str	r2, [r4, #4]
 801b5d4:	04d9      	lsls	r1, r3, #19
 801b5d6:	6922      	ldr	r2, [r4, #16]
 801b5d8:	6022      	str	r2, [r4, #0]
 801b5da:	d504      	bpl.n	801b5e6 <__sflush_r+0x7e>
 801b5dc:	1c42      	adds	r2, r0, #1
 801b5de:	d101      	bne.n	801b5e4 <__sflush_r+0x7c>
 801b5e0:	682b      	ldr	r3, [r5, #0]
 801b5e2:	b903      	cbnz	r3, 801b5e6 <__sflush_r+0x7e>
 801b5e4:	6560      	str	r0, [r4, #84]	; 0x54
 801b5e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b5e8:	602f      	str	r7, [r5, #0]
 801b5ea:	2900      	cmp	r1, #0
 801b5ec:	d0c9      	beq.n	801b582 <__sflush_r+0x1a>
 801b5ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b5f2:	4299      	cmp	r1, r3
 801b5f4:	d002      	beq.n	801b5fc <__sflush_r+0x94>
 801b5f6:	4628      	mov	r0, r5
 801b5f8:	f7ff f9f6 	bl	801a9e8 <_free_r>
 801b5fc:	2000      	movs	r0, #0
 801b5fe:	6360      	str	r0, [r4, #52]	; 0x34
 801b600:	e7c0      	b.n	801b584 <__sflush_r+0x1c>
 801b602:	2301      	movs	r3, #1
 801b604:	4628      	mov	r0, r5
 801b606:	47b0      	blx	r6
 801b608:	1c41      	adds	r1, r0, #1
 801b60a:	d1c8      	bne.n	801b59e <__sflush_r+0x36>
 801b60c:	682b      	ldr	r3, [r5, #0]
 801b60e:	2b00      	cmp	r3, #0
 801b610:	d0c5      	beq.n	801b59e <__sflush_r+0x36>
 801b612:	2b1d      	cmp	r3, #29
 801b614:	d001      	beq.n	801b61a <__sflush_r+0xb2>
 801b616:	2b16      	cmp	r3, #22
 801b618:	d101      	bne.n	801b61e <__sflush_r+0xb6>
 801b61a:	602f      	str	r7, [r5, #0]
 801b61c:	e7b1      	b.n	801b582 <__sflush_r+0x1a>
 801b61e:	89a3      	ldrh	r3, [r4, #12]
 801b620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b624:	81a3      	strh	r3, [r4, #12]
 801b626:	e7ad      	b.n	801b584 <__sflush_r+0x1c>
 801b628:	690f      	ldr	r7, [r1, #16]
 801b62a:	2f00      	cmp	r7, #0
 801b62c:	d0a9      	beq.n	801b582 <__sflush_r+0x1a>
 801b62e:	0793      	lsls	r3, r2, #30
 801b630:	680e      	ldr	r6, [r1, #0]
 801b632:	bf08      	it	eq
 801b634:	694b      	ldreq	r3, [r1, #20]
 801b636:	600f      	str	r7, [r1, #0]
 801b638:	bf18      	it	ne
 801b63a:	2300      	movne	r3, #0
 801b63c:	eba6 0807 	sub.w	r8, r6, r7
 801b640:	608b      	str	r3, [r1, #8]
 801b642:	f1b8 0f00 	cmp.w	r8, #0
 801b646:	dd9c      	ble.n	801b582 <__sflush_r+0x1a>
 801b648:	6a21      	ldr	r1, [r4, #32]
 801b64a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b64c:	4643      	mov	r3, r8
 801b64e:	463a      	mov	r2, r7
 801b650:	4628      	mov	r0, r5
 801b652:	47b0      	blx	r6
 801b654:	2800      	cmp	r0, #0
 801b656:	dc06      	bgt.n	801b666 <__sflush_r+0xfe>
 801b658:	89a3      	ldrh	r3, [r4, #12]
 801b65a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b65e:	81a3      	strh	r3, [r4, #12]
 801b660:	f04f 30ff 	mov.w	r0, #4294967295
 801b664:	e78e      	b.n	801b584 <__sflush_r+0x1c>
 801b666:	4407      	add	r7, r0
 801b668:	eba8 0800 	sub.w	r8, r8, r0
 801b66c:	e7e9      	b.n	801b642 <__sflush_r+0xda>
 801b66e:	bf00      	nop
 801b670:	dfbffffe 	.word	0xdfbffffe

0801b674 <_fflush_r>:
 801b674:	b538      	push	{r3, r4, r5, lr}
 801b676:	690b      	ldr	r3, [r1, #16]
 801b678:	4605      	mov	r5, r0
 801b67a:	460c      	mov	r4, r1
 801b67c:	b913      	cbnz	r3, 801b684 <_fflush_r+0x10>
 801b67e:	2500      	movs	r5, #0
 801b680:	4628      	mov	r0, r5
 801b682:	bd38      	pop	{r3, r4, r5, pc}
 801b684:	b118      	cbz	r0, 801b68e <_fflush_r+0x1a>
 801b686:	6a03      	ldr	r3, [r0, #32]
 801b688:	b90b      	cbnz	r3, 801b68e <_fflush_r+0x1a>
 801b68a:	f7fe f987 	bl	801999c <__sinit>
 801b68e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b692:	2b00      	cmp	r3, #0
 801b694:	d0f3      	beq.n	801b67e <_fflush_r+0xa>
 801b696:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b698:	07d0      	lsls	r0, r2, #31
 801b69a:	d404      	bmi.n	801b6a6 <_fflush_r+0x32>
 801b69c:	0599      	lsls	r1, r3, #22
 801b69e:	d402      	bmi.n	801b6a6 <_fflush_r+0x32>
 801b6a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b6a2:	f7fe fb7e 	bl	8019da2 <__retarget_lock_acquire_recursive>
 801b6a6:	4628      	mov	r0, r5
 801b6a8:	4621      	mov	r1, r4
 801b6aa:	f7ff ff5d 	bl	801b568 <__sflush_r>
 801b6ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b6b0:	07da      	lsls	r2, r3, #31
 801b6b2:	4605      	mov	r5, r0
 801b6b4:	d4e4      	bmi.n	801b680 <_fflush_r+0xc>
 801b6b6:	89a3      	ldrh	r3, [r4, #12]
 801b6b8:	059b      	lsls	r3, r3, #22
 801b6ba:	d4e1      	bmi.n	801b680 <_fflush_r+0xc>
 801b6bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b6be:	f7fe fb71 	bl	8019da4 <__retarget_lock_release_recursive>
 801b6c2:	e7dd      	b.n	801b680 <_fflush_r+0xc>

0801b6c4 <fiprintf>:
 801b6c4:	b40e      	push	{r1, r2, r3}
 801b6c6:	b503      	push	{r0, r1, lr}
 801b6c8:	4601      	mov	r1, r0
 801b6ca:	ab03      	add	r3, sp, #12
 801b6cc:	4805      	ldr	r0, [pc, #20]	; (801b6e4 <fiprintf+0x20>)
 801b6ce:	f853 2b04 	ldr.w	r2, [r3], #4
 801b6d2:	6800      	ldr	r0, [r0, #0]
 801b6d4:	9301      	str	r3, [sp, #4]
 801b6d6:	f7ff fe2d 	bl	801b334 <_vfiprintf_r>
 801b6da:	b002      	add	sp, #8
 801b6dc:	f85d eb04 	ldr.w	lr, [sp], #4
 801b6e0:	b003      	add	sp, #12
 801b6e2:	4770      	bx	lr
 801b6e4:	200000bc 	.word	0x200000bc

0801b6e8 <__swhatbuf_r>:
 801b6e8:	b570      	push	{r4, r5, r6, lr}
 801b6ea:	460c      	mov	r4, r1
 801b6ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b6f0:	2900      	cmp	r1, #0
 801b6f2:	b096      	sub	sp, #88	; 0x58
 801b6f4:	4615      	mov	r5, r2
 801b6f6:	461e      	mov	r6, r3
 801b6f8:	da0d      	bge.n	801b716 <__swhatbuf_r+0x2e>
 801b6fa:	89a3      	ldrh	r3, [r4, #12]
 801b6fc:	f013 0f80 	tst.w	r3, #128	; 0x80
 801b700:	f04f 0100 	mov.w	r1, #0
 801b704:	bf0c      	ite	eq
 801b706:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 801b70a:	2340      	movne	r3, #64	; 0x40
 801b70c:	2000      	movs	r0, #0
 801b70e:	6031      	str	r1, [r6, #0]
 801b710:	602b      	str	r3, [r5, #0]
 801b712:	b016      	add	sp, #88	; 0x58
 801b714:	bd70      	pop	{r4, r5, r6, pc}
 801b716:	466a      	mov	r2, sp
 801b718:	f000 f848 	bl	801b7ac <_fstat_r>
 801b71c:	2800      	cmp	r0, #0
 801b71e:	dbec      	blt.n	801b6fa <__swhatbuf_r+0x12>
 801b720:	9901      	ldr	r1, [sp, #4]
 801b722:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801b726:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 801b72a:	4259      	negs	r1, r3
 801b72c:	4159      	adcs	r1, r3
 801b72e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b732:	e7eb      	b.n	801b70c <__swhatbuf_r+0x24>

0801b734 <__smakebuf_r>:
 801b734:	898b      	ldrh	r3, [r1, #12]
 801b736:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801b738:	079d      	lsls	r5, r3, #30
 801b73a:	4606      	mov	r6, r0
 801b73c:	460c      	mov	r4, r1
 801b73e:	d507      	bpl.n	801b750 <__smakebuf_r+0x1c>
 801b740:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801b744:	6023      	str	r3, [r4, #0]
 801b746:	6123      	str	r3, [r4, #16]
 801b748:	2301      	movs	r3, #1
 801b74a:	6163      	str	r3, [r4, #20]
 801b74c:	b002      	add	sp, #8
 801b74e:	bd70      	pop	{r4, r5, r6, pc}
 801b750:	ab01      	add	r3, sp, #4
 801b752:	466a      	mov	r2, sp
 801b754:	f7ff ffc8 	bl	801b6e8 <__swhatbuf_r>
 801b758:	9900      	ldr	r1, [sp, #0]
 801b75a:	4605      	mov	r5, r0
 801b75c:	4630      	mov	r0, r6
 801b75e:	f7ff f9b7 	bl	801aad0 <_malloc_r>
 801b762:	b948      	cbnz	r0, 801b778 <__smakebuf_r+0x44>
 801b764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b768:	059a      	lsls	r2, r3, #22
 801b76a:	d4ef      	bmi.n	801b74c <__smakebuf_r+0x18>
 801b76c:	f023 0303 	bic.w	r3, r3, #3
 801b770:	f043 0302 	orr.w	r3, r3, #2
 801b774:	81a3      	strh	r3, [r4, #12]
 801b776:	e7e3      	b.n	801b740 <__smakebuf_r+0xc>
 801b778:	89a3      	ldrh	r3, [r4, #12]
 801b77a:	6020      	str	r0, [r4, #0]
 801b77c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b780:	81a3      	strh	r3, [r4, #12]
 801b782:	9b00      	ldr	r3, [sp, #0]
 801b784:	6163      	str	r3, [r4, #20]
 801b786:	9b01      	ldr	r3, [sp, #4]
 801b788:	6120      	str	r0, [r4, #16]
 801b78a:	b15b      	cbz	r3, 801b7a4 <__smakebuf_r+0x70>
 801b78c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b790:	4630      	mov	r0, r6
 801b792:	f000 f81d 	bl	801b7d0 <_isatty_r>
 801b796:	b128      	cbz	r0, 801b7a4 <__smakebuf_r+0x70>
 801b798:	89a3      	ldrh	r3, [r4, #12]
 801b79a:	f023 0303 	bic.w	r3, r3, #3
 801b79e:	f043 0301 	orr.w	r3, r3, #1
 801b7a2:	81a3      	strh	r3, [r4, #12]
 801b7a4:	89a3      	ldrh	r3, [r4, #12]
 801b7a6:	431d      	orrs	r5, r3
 801b7a8:	81a5      	strh	r5, [r4, #12]
 801b7aa:	e7cf      	b.n	801b74c <__smakebuf_r+0x18>

0801b7ac <_fstat_r>:
 801b7ac:	b538      	push	{r3, r4, r5, lr}
 801b7ae:	4d07      	ldr	r5, [pc, #28]	; (801b7cc <_fstat_r+0x20>)
 801b7b0:	2300      	movs	r3, #0
 801b7b2:	4604      	mov	r4, r0
 801b7b4:	4608      	mov	r0, r1
 801b7b6:	4611      	mov	r1, r2
 801b7b8:	602b      	str	r3, [r5, #0]
 801b7ba:	f7e7 feda 	bl	8003572 <_fstat>
 801b7be:	1c43      	adds	r3, r0, #1
 801b7c0:	d102      	bne.n	801b7c8 <_fstat_r+0x1c>
 801b7c2:	682b      	ldr	r3, [r5, #0]
 801b7c4:	b103      	cbz	r3, 801b7c8 <_fstat_r+0x1c>
 801b7c6:	6023      	str	r3, [r4, #0]
 801b7c8:	bd38      	pop	{r3, r4, r5, pc}
 801b7ca:	bf00      	nop
 801b7cc:	20007344 	.word	0x20007344

0801b7d0 <_isatty_r>:
 801b7d0:	b538      	push	{r3, r4, r5, lr}
 801b7d2:	4d06      	ldr	r5, [pc, #24]	; (801b7ec <_isatty_r+0x1c>)
 801b7d4:	2300      	movs	r3, #0
 801b7d6:	4604      	mov	r4, r0
 801b7d8:	4608      	mov	r0, r1
 801b7da:	602b      	str	r3, [r5, #0]
 801b7dc:	f7e7 fed9 	bl	8003592 <_isatty>
 801b7e0:	1c43      	adds	r3, r0, #1
 801b7e2:	d102      	bne.n	801b7ea <_isatty_r+0x1a>
 801b7e4:	682b      	ldr	r3, [r5, #0]
 801b7e6:	b103      	cbz	r3, 801b7ea <_isatty_r+0x1a>
 801b7e8:	6023      	str	r3, [r4, #0]
 801b7ea:	bd38      	pop	{r3, r4, r5, pc}
 801b7ec:	20007344 	.word	0x20007344

0801b7f0 <_sbrk_r>:
 801b7f0:	b538      	push	{r3, r4, r5, lr}
 801b7f2:	4d06      	ldr	r5, [pc, #24]	; (801b80c <_sbrk_r+0x1c>)
 801b7f4:	2300      	movs	r3, #0
 801b7f6:	4604      	mov	r4, r0
 801b7f8:	4608      	mov	r0, r1
 801b7fa:	602b      	str	r3, [r5, #0]
 801b7fc:	f7e7 fee2 	bl	80035c4 <_sbrk>
 801b800:	1c43      	adds	r3, r0, #1
 801b802:	d102      	bne.n	801b80a <_sbrk_r+0x1a>
 801b804:	682b      	ldr	r3, [r5, #0]
 801b806:	b103      	cbz	r3, 801b80a <_sbrk_r+0x1a>
 801b808:	6023      	str	r3, [r4, #0]
 801b80a:	bd38      	pop	{r3, r4, r5, pc}
 801b80c:	20007344 	.word	0x20007344

0801b810 <abort>:
 801b810:	b508      	push	{r3, lr}
 801b812:	2006      	movs	r0, #6
 801b814:	f000 f860 	bl	801b8d8 <raise>
 801b818:	2001      	movs	r0, #1
 801b81a:	f7e7 fe5b 	bl	80034d4 <_exit>

0801b81e <_calloc_r>:
 801b81e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b820:	fba1 2402 	umull	r2, r4, r1, r2
 801b824:	b94c      	cbnz	r4, 801b83a <_calloc_r+0x1c>
 801b826:	4611      	mov	r1, r2
 801b828:	9201      	str	r2, [sp, #4]
 801b82a:	f7ff f951 	bl	801aad0 <_malloc_r>
 801b82e:	9a01      	ldr	r2, [sp, #4]
 801b830:	4605      	mov	r5, r0
 801b832:	b930      	cbnz	r0, 801b842 <_calloc_r+0x24>
 801b834:	4628      	mov	r0, r5
 801b836:	b003      	add	sp, #12
 801b838:	bd30      	pop	{r4, r5, pc}
 801b83a:	220c      	movs	r2, #12
 801b83c:	6002      	str	r2, [r0, #0]
 801b83e:	2500      	movs	r5, #0
 801b840:	e7f8      	b.n	801b834 <_calloc_r+0x16>
 801b842:	4621      	mov	r1, r4
 801b844:	f7fe fa36 	bl	8019cb4 <memset>
 801b848:	e7f4      	b.n	801b834 <_calloc_r+0x16>

0801b84a <__ascii_mbtowc>:
 801b84a:	b082      	sub	sp, #8
 801b84c:	b901      	cbnz	r1, 801b850 <__ascii_mbtowc+0x6>
 801b84e:	a901      	add	r1, sp, #4
 801b850:	b142      	cbz	r2, 801b864 <__ascii_mbtowc+0x1a>
 801b852:	b14b      	cbz	r3, 801b868 <__ascii_mbtowc+0x1e>
 801b854:	7813      	ldrb	r3, [r2, #0]
 801b856:	600b      	str	r3, [r1, #0]
 801b858:	7812      	ldrb	r2, [r2, #0]
 801b85a:	1e10      	subs	r0, r2, #0
 801b85c:	bf18      	it	ne
 801b85e:	2001      	movne	r0, #1
 801b860:	b002      	add	sp, #8
 801b862:	4770      	bx	lr
 801b864:	4610      	mov	r0, r2
 801b866:	e7fb      	b.n	801b860 <__ascii_mbtowc+0x16>
 801b868:	f06f 0001 	mvn.w	r0, #1
 801b86c:	e7f8      	b.n	801b860 <__ascii_mbtowc+0x16>

0801b86e <__ascii_wctomb>:
 801b86e:	b149      	cbz	r1, 801b884 <__ascii_wctomb+0x16>
 801b870:	2aff      	cmp	r2, #255	; 0xff
 801b872:	bf85      	ittet	hi
 801b874:	238a      	movhi	r3, #138	; 0x8a
 801b876:	6003      	strhi	r3, [r0, #0]
 801b878:	700a      	strbls	r2, [r1, #0]
 801b87a:	f04f 30ff 	movhi.w	r0, #4294967295
 801b87e:	bf98      	it	ls
 801b880:	2001      	movls	r0, #1
 801b882:	4770      	bx	lr
 801b884:	4608      	mov	r0, r1
 801b886:	4770      	bx	lr

0801b888 <_raise_r>:
 801b888:	291f      	cmp	r1, #31
 801b88a:	b538      	push	{r3, r4, r5, lr}
 801b88c:	4604      	mov	r4, r0
 801b88e:	460d      	mov	r5, r1
 801b890:	d904      	bls.n	801b89c <_raise_r+0x14>
 801b892:	2316      	movs	r3, #22
 801b894:	6003      	str	r3, [r0, #0]
 801b896:	f04f 30ff 	mov.w	r0, #4294967295
 801b89a:	bd38      	pop	{r3, r4, r5, pc}
 801b89c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801b89e:	b112      	cbz	r2, 801b8a6 <_raise_r+0x1e>
 801b8a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b8a4:	b94b      	cbnz	r3, 801b8ba <_raise_r+0x32>
 801b8a6:	4620      	mov	r0, r4
 801b8a8:	f000 f830 	bl	801b90c <_getpid_r>
 801b8ac:	462a      	mov	r2, r5
 801b8ae:	4601      	mov	r1, r0
 801b8b0:	4620      	mov	r0, r4
 801b8b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b8b6:	f000 b817 	b.w	801b8e8 <_kill_r>
 801b8ba:	2b01      	cmp	r3, #1
 801b8bc:	d00a      	beq.n	801b8d4 <_raise_r+0x4c>
 801b8be:	1c59      	adds	r1, r3, #1
 801b8c0:	d103      	bne.n	801b8ca <_raise_r+0x42>
 801b8c2:	2316      	movs	r3, #22
 801b8c4:	6003      	str	r3, [r0, #0]
 801b8c6:	2001      	movs	r0, #1
 801b8c8:	e7e7      	b.n	801b89a <_raise_r+0x12>
 801b8ca:	2400      	movs	r4, #0
 801b8cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801b8d0:	4628      	mov	r0, r5
 801b8d2:	4798      	blx	r3
 801b8d4:	2000      	movs	r0, #0
 801b8d6:	e7e0      	b.n	801b89a <_raise_r+0x12>

0801b8d8 <raise>:
 801b8d8:	4b02      	ldr	r3, [pc, #8]	; (801b8e4 <raise+0xc>)
 801b8da:	4601      	mov	r1, r0
 801b8dc:	6818      	ldr	r0, [r3, #0]
 801b8de:	f7ff bfd3 	b.w	801b888 <_raise_r>
 801b8e2:	bf00      	nop
 801b8e4:	200000bc 	.word	0x200000bc

0801b8e8 <_kill_r>:
 801b8e8:	b538      	push	{r3, r4, r5, lr}
 801b8ea:	4d07      	ldr	r5, [pc, #28]	; (801b908 <_kill_r+0x20>)
 801b8ec:	2300      	movs	r3, #0
 801b8ee:	4604      	mov	r4, r0
 801b8f0:	4608      	mov	r0, r1
 801b8f2:	4611      	mov	r1, r2
 801b8f4:	602b      	str	r3, [r5, #0]
 801b8f6:	f7e7 fddb 	bl	80034b0 <_kill>
 801b8fa:	1c43      	adds	r3, r0, #1
 801b8fc:	d102      	bne.n	801b904 <_kill_r+0x1c>
 801b8fe:	682b      	ldr	r3, [r5, #0]
 801b900:	b103      	cbz	r3, 801b904 <_kill_r+0x1c>
 801b902:	6023      	str	r3, [r4, #0]
 801b904:	bd38      	pop	{r3, r4, r5, pc}
 801b906:	bf00      	nop
 801b908:	20007344 	.word	0x20007344

0801b90c <_getpid_r>:
 801b90c:	f7e7 bdc8 	b.w	80034a0 <_getpid>

0801b910 <_init>:
 801b910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b912:	bf00      	nop
 801b914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b916:	bc08      	pop	{r3}
 801b918:	469e      	mov	lr, r3
 801b91a:	4770      	bx	lr

0801b91c <_fini>:
 801b91c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b91e:	bf00      	nop
 801b920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801b922:	bc08      	pop	{r3}
 801b924:	469e      	mov	lr, r3
 801b926:	4770      	bx	lr

0801b928 <__init_synthesiser_veneer>:
 801b928:	f85f f000 	ldr.w	pc, [pc]	; 801b92c <__init_synthesiser_veneer+0x4>
 801b92c:	000001b9 	.word	0x000001b9

0801b930 <__check_timer_veneer>:
 801b930:	f85f f000 	ldr.w	pc, [pc]	; 801b934 <__check_timer_veneer+0x4>
 801b934:	0000139d 	.word	0x0000139d

0801b938 <__stop_timer_veneer>:
 801b938:	f85f f000 	ldr.w	pc, [pc]	; 801b93c <__stop_timer_veneer+0x4>
 801b93c:	00001379 	.word	0x00001379

0801b940 <__start_continuous_MW_sweep_veneer>:
 801b940:	f85f f000 	ldr.w	pc, [pc]	; 801b944 <__start_continuous_MW_sweep_veneer+0x4>
 801b944:	00000e41 	.word	0x00000e41

0801b948 <__start_pop_veneer>:
 801b948:	f85f f000 	ldr.w	pc, [pc]	; 801b94c <__start_pop_veneer+0x4>
 801b94c:	00001499 	.word	0x00001499

0801b950 <__set_MW_power_veneer>:
 801b950:	f85f f000 	ldr.w	pc, [pc]	; 801b954 <__set_MW_power_veneer+0x4>
 801b954:	0000015b 	.word	0x0000015b

0801b958 <__MW_update_veneer>:
 801b958:	f85f f000 	ldr.w	pc, [pc]	; 801b95c <__MW_update_veneer+0x4>
 801b95c:	00000e8d 	.word	0x00000e8d

0801b960 <__stop_pop_veneer>:
 801b960:	f85f f000 	ldr.w	pc, [pc]	; 801b964 <__stop_pop_veneer+0x4>
 801b964:	000014f5 	.word	0x000014f5

0801b968 <__timer_delay_veneer>:
 801b968:	f85f f000 	ldr.w	pc, [pc]	; 801b96c <__timer_delay_veneer+0x4>
 801b96c:	000013b5 	.word	0x000013b5

0801b970 <__start_POP_calibration_veneer>:
 801b970:	f85f f000 	ldr.w	pc, [pc]	; 801b974 <__start_POP_calibration_veneer+0x4>
 801b974:	00000d41 	.word	0x00000d41

0801b978 <__calc_fixed_time_MW_sweep_veneer>:
 801b978:	f85f f000 	ldr.w	pc, [pc]	; 801b97c <__calc_fixed_time_MW_sweep_veneer+0x4>
 801b97c:	000008c9 	.word	0x000008c9

0801b980 <__start_timer_veneer>:
 801b980:	f85f f000 	ldr.w	pc, [pc]	; 801b984 <__start_timer_veneer+0x4>
 801b984:	0000133d 	.word	0x0000133d
