;redcode
;assert 1
	SPL 0, <-702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV -1, <-20
	SPL -1, @-20
	SUB @121, 103
	JMP 530, #9
	MOV -7, <-20
	SUB 12, @10
	DJN -1, @-20
	SUB #12, @2
	ADD 20, 200
	DJN -1, @-20
	SUB -1, <-0
	MOV -7, <-20
	SUB @121, 103
	SPL 10, <-5
	MOV -1, <-20
	JMN 10, <-5
	JMN <127, 106
	SPL 12, #10
	SUB @121, 103
	SUB 0, <0
	JMN @300, 90
	JMN @300, 90
	JMN @300, 90
	JMN @12, #200
	SUB @121, 103
	SUB <0, @2
	CMP #0, -70
	SUB @121, 106
	CMP 20, 200
	SUB @0, <32
	SUB @121, 106
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMN @12, #201
	JMN <127, 106
	MOV -1, <-20
	JMP -1, @-20
	SUB 12, @10
	ADD <20, 20
	SUB 0, <0
	SUB 0, <0
	MOV -61, <-20
	SPL 0, <-702
	SPL 0, <-702
