
pwmbox4c6t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006004  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  080060c4  080060c4  000070c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800625c  0800625c  0000800c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800625c  0800625c  0000800c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800625c  0800625c  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800625c  0800625c  0000725c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006260  08006260  00007260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08006264  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  2000000c  08006270  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000180  08006270  00008180  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010636  00000000  00000000  00008034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d08  00000000  00000000  0001866a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 000071c8  00000000  00000000  0001b372  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c88  00000000  00000000  00022540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cb8  00000000  00000000  000231c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012edd  00000000  00000000  00023e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000144c4  00000000  00000000  00036d5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007231e  00000000  00000000  0004b221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000bd53f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002404  00000000  00000000  000bd584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  000bf988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080060ac 	.word	0x080060ac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080060ac 	.word	0x080060ac

08000108 <__gnu_thumb1_case_uhi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5a09      	ldrh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_cdrcmple>:
 8000408:	4684      	mov	ip, r0
 800040a:	0010      	movs	r0, r2
 800040c:	4662      	mov	r2, ip
 800040e:	468c      	mov	ip, r1
 8000410:	0019      	movs	r1, r3
 8000412:	4663      	mov	r3, ip
 8000414:	e000      	b.n	8000418 <__aeabi_cdcmpeq>
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_cdcmpeq>:
 8000418:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800041a:	f002 f819 	bl	8002450 <__ledf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	d401      	bmi.n	8000426 <__aeabi_cdcmpeq+0xe>
 8000422:	2100      	movs	r1, #0
 8000424:	42c8      	cmn	r0, r1
 8000426:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000428 <__aeabi_dcmpeq>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f001 ff5d 	bl	80022e8 <__eqdf2>
 800042e:	4240      	negs	r0, r0
 8000430:	3001      	adds	r0, #1
 8000432:	bd10      	pop	{r4, pc}

08000434 <__aeabi_dcmplt>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f002 f80b 	bl	8002450 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	db01      	blt.n	8000442 <__aeabi_dcmplt+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			@ (mov r8, r8)

08000448 <__aeabi_dcmple>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f002 f801 	bl	8002450 <__ledf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dd01      	ble.n	8000456 <__aeabi_dcmple+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			@ (mov r8, r8)

0800045c <__aeabi_dcmpgt>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f001 ff87 	bl	8002370 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	dc01      	bgt.n	800046a <__aeabi_dcmpgt+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			@ (mov r8, r8)

08000470 <__aeabi_dcmpge>:
 8000470:	b510      	push	{r4, lr}
 8000472:	f001 ff7d 	bl	8002370 <__gedf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	da01      	bge.n	800047e <__aeabi_dcmpge+0xe>
 800047a:	2000      	movs	r0, #0
 800047c:	bd10      	pop	{r4, pc}
 800047e:	2001      	movs	r0, #1
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			@ (mov r8, r8)

08000484 <__aeabi_cfrcmple>:
 8000484:	4684      	mov	ip, r0
 8000486:	0008      	movs	r0, r1
 8000488:	4661      	mov	r1, ip
 800048a:	e7ff      	b.n	800048c <__aeabi_cfcmpeq>

0800048c <__aeabi_cfcmpeq>:
 800048c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800048e:	f000 fbe1 	bl	8000c54 <__lesf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	d401      	bmi.n	800049a <__aeabi_cfcmpeq+0xe>
 8000496:	2100      	movs	r1, #0
 8000498:	42c8      	cmn	r0, r1
 800049a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800049c <__aeabi_fcmpeq>:
 800049c:	b510      	push	{r4, lr}
 800049e:	f000 fb69 	bl	8000b74 <__eqsf2>
 80004a2:	4240      	negs	r0, r0
 80004a4:	3001      	adds	r0, #1
 80004a6:	bd10      	pop	{r4, pc}

080004a8 <__aeabi_fcmplt>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f000 fbd3 	bl	8000c54 <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	db01      	blt.n	80004b6 <__aeabi_fcmplt+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_fcmple>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 fbc9 	bl	8000c54 <__lesf2>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	dd01      	ble.n	80004ca <__aeabi_fcmple+0xe>
 80004c6:	2000      	movs	r0, #0
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	2001      	movs	r0, #1
 80004cc:	bd10      	pop	{r4, pc}
 80004ce:	46c0      	nop			@ (mov r8, r8)

080004d0 <__aeabi_fcmpgt>:
 80004d0:	b510      	push	{r4, lr}
 80004d2:	f000 fb77 	bl	8000bc4 <__gesf2>
 80004d6:	2800      	cmp	r0, #0
 80004d8:	dc01      	bgt.n	80004de <__aeabi_fcmpgt+0xe>
 80004da:	2000      	movs	r0, #0
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	2001      	movs	r0, #1
 80004e0:	bd10      	pop	{r4, pc}
 80004e2:	46c0      	nop			@ (mov r8, r8)

080004e4 <__aeabi_fcmpge>:
 80004e4:	b510      	push	{r4, lr}
 80004e6:	f000 fb6d 	bl	8000bc4 <__gesf2>
 80004ea:	2800      	cmp	r0, #0
 80004ec:	da01      	bge.n	80004f2 <__aeabi_fcmpge+0xe>
 80004ee:	2000      	movs	r0, #0
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	2001      	movs	r0, #1
 80004f4:	bd10      	pop	{r4, pc}
 80004f6:	46c0      	nop			@ (mov r8, r8)

080004f8 <__aeabi_f2uiz>:
 80004f8:	219e      	movs	r1, #158	@ 0x9e
 80004fa:	b510      	push	{r4, lr}
 80004fc:	05c9      	lsls	r1, r1, #23
 80004fe:	1c04      	adds	r4, r0, #0
 8000500:	f7ff fff0 	bl	80004e4 <__aeabi_fcmpge>
 8000504:	2800      	cmp	r0, #0
 8000506:	d103      	bne.n	8000510 <__aeabi_f2uiz+0x18>
 8000508:	1c20      	adds	r0, r4, #0
 800050a:	f000 ffa9 	bl	8001460 <__aeabi_f2iz>
 800050e:	bd10      	pop	{r4, pc}
 8000510:	219e      	movs	r1, #158	@ 0x9e
 8000512:	1c20      	adds	r0, r4, #0
 8000514:	05c9      	lsls	r1, r1, #23
 8000516:	f000 fd3f 	bl	8000f98 <__aeabi_fsub>
 800051a:	f000 ffa1 	bl	8001460 <__aeabi_f2iz>
 800051e:	2380      	movs	r3, #128	@ 0x80
 8000520:	061b      	lsls	r3, r3, #24
 8000522:	469c      	mov	ip, r3
 8000524:	4460      	add	r0, ip
 8000526:	e7f2      	b.n	800050e <__aeabi_f2uiz+0x16>

08000528 <__aeabi_d2uiz>:
 8000528:	b570      	push	{r4, r5, r6, lr}
 800052a:	2200      	movs	r2, #0
 800052c:	4b0c      	ldr	r3, [pc, #48]	@ (8000560 <__aeabi_d2uiz+0x38>)
 800052e:	0004      	movs	r4, r0
 8000530:	000d      	movs	r5, r1
 8000532:	f7ff ff9d 	bl	8000470 <__aeabi_dcmpge>
 8000536:	2800      	cmp	r0, #0
 8000538:	d104      	bne.n	8000544 <__aeabi_d2uiz+0x1c>
 800053a:	0020      	movs	r0, r4
 800053c:	0029      	movs	r1, r5
 800053e:	f002 fee5 	bl	800330c <__aeabi_d2iz>
 8000542:	bd70      	pop	{r4, r5, r6, pc}
 8000544:	4b06      	ldr	r3, [pc, #24]	@ (8000560 <__aeabi_d2uiz+0x38>)
 8000546:	2200      	movs	r2, #0
 8000548:	0020      	movs	r0, r4
 800054a:	0029      	movs	r1, r5
 800054c:	f002 fad4 	bl	8002af8 <__aeabi_dsub>
 8000550:	f002 fedc 	bl	800330c <__aeabi_d2iz>
 8000554:	2380      	movs	r3, #128	@ 0x80
 8000556:	061b      	lsls	r3, r3, #24
 8000558:	469c      	mov	ip, r3
 800055a:	4460      	add	r0, ip
 800055c:	e7f1      	b.n	8000542 <__aeabi_d2uiz+0x1a>
 800055e:	46c0      	nop			@ (mov r8, r8)
 8000560:	41e00000 	.word	0x41e00000

08000564 <__aeabi_fadd>:
 8000564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000566:	024b      	lsls	r3, r1, #9
 8000568:	0a5a      	lsrs	r2, r3, #9
 800056a:	4694      	mov	ip, r2
 800056c:	004a      	lsls	r2, r1, #1
 800056e:	0fc9      	lsrs	r1, r1, #31
 8000570:	46ce      	mov	lr, r9
 8000572:	4647      	mov	r7, r8
 8000574:	4689      	mov	r9, r1
 8000576:	0045      	lsls	r5, r0, #1
 8000578:	0246      	lsls	r6, r0, #9
 800057a:	0e2d      	lsrs	r5, r5, #24
 800057c:	0e12      	lsrs	r2, r2, #24
 800057e:	b580      	push	{r7, lr}
 8000580:	0999      	lsrs	r1, r3, #6
 8000582:	0a77      	lsrs	r7, r6, #9
 8000584:	0fc4      	lsrs	r4, r0, #31
 8000586:	09b6      	lsrs	r6, r6, #6
 8000588:	1aab      	subs	r3, r5, r2
 800058a:	454c      	cmp	r4, r9
 800058c:	d020      	beq.n	80005d0 <__aeabi_fadd+0x6c>
 800058e:	2b00      	cmp	r3, #0
 8000590:	dd0c      	ble.n	80005ac <__aeabi_fadd+0x48>
 8000592:	2a00      	cmp	r2, #0
 8000594:	d134      	bne.n	8000600 <__aeabi_fadd+0x9c>
 8000596:	2900      	cmp	r1, #0
 8000598:	d02a      	beq.n	80005f0 <__aeabi_fadd+0x8c>
 800059a:	1e5a      	subs	r2, r3, #1
 800059c:	2b01      	cmp	r3, #1
 800059e:	d100      	bne.n	80005a2 <__aeabi_fadd+0x3e>
 80005a0:	e08f      	b.n	80006c2 <__aeabi_fadd+0x15e>
 80005a2:	2bff      	cmp	r3, #255	@ 0xff
 80005a4:	d100      	bne.n	80005a8 <__aeabi_fadd+0x44>
 80005a6:	e0cd      	b.n	8000744 <__aeabi_fadd+0x1e0>
 80005a8:	0013      	movs	r3, r2
 80005aa:	e02f      	b.n	800060c <__aeabi_fadd+0xa8>
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d060      	beq.n	8000672 <__aeabi_fadd+0x10e>
 80005b0:	1b53      	subs	r3, r2, r5
 80005b2:	2d00      	cmp	r5, #0
 80005b4:	d000      	beq.n	80005b8 <__aeabi_fadd+0x54>
 80005b6:	e0ee      	b.n	8000796 <__aeabi_fadd+0x232>
 80005b8:	2e00      	cmp	r6, #0
 80005ba:	d100      	bne.n	80005be <__aeabi_fadd+0x5a>
 80005bc:	e13e      	b.n	800083c <__aeabi_fadd+0x2d8>
 80005be:	1e5c      	subs	r4, r3, #1
 80005c0:	2b01      	cmp	r3, #1
 80005c2:	d100      	bne.n	80005c6 <__aeabi_fadd+0x62>
 80005c4:	e16b      	b.n	800089e <__aeabi_fadd+0x33a>
 80005c6:	2bff      	cmp	r3, #255	@ 0xff
 80005c8:	d100      	bne.n	80005cc <__aeabi_fadd+0x68>
 80005ca:	e0b9      	b.n	8000740 <__aeabi_fadd+0x1dc>
 80005cc:	0023      	movs	r3, r4
 80005ce:	e0e7      	b.n	80007a0 <__aeabi_fadd+0x23c>
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	dc00      	bgt.n	80005d6 <__aeabi_fadd+0x72>
 80005d4:	e0a4      	b.n	8000720 <__aeabi_fadd+0x1bc>
 80005d6:	2a00      	cmp	r2, #0
 80005d8:	d069      	beq.n	80006ae <__aeabi_fadd+0x14a>
 80005da:	2dff      	cmp	r5, #255	@ 0xff
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fadd+0x7c>
 80005de:	e0b1      	b.n	8000744 <__aeabi_fadd+0x1e0>
 80005e0:	2280      	movs	r2, #128	@ 0x80
 80005e2:	04d2      	lsls	r2, r2, #19
 80005e4:	4311      	orrs	r1, r2
 80005e6:	2b1b      	cmp	r3, #27
 80005e8:	dc00      	bgt.n	80005ec <__aeabi_fadd+0x88>
 80005ea:	e0e9      	b.n	80007c0 <__aeabi_fadd+0x25c>
 80005ec:	002b      	movs	r3, r5
 80005ee:	3605      	adds	r6, #5
 80005f0:	08f7      	lsrs	r7, r6, #3
 80005f2:	2bff      	cmp	r3, #255	@ 0xff
 80005f4:	d100      	bne.n	80005f8 <__aeabi_fadd+0x94>
 80005f6:	e0a5      	b.n	8000744 <__aeabi_fadd+0x1e0>
 80005f8:	027a      	lsls	r2, r7, #9
 80005fa:	0a52      	lsrs	r2, r2, #9
 80005fc:	b2d8      	uxtb	r0, r3
 80005fe:	e030      	b.n	8000662 <__aeabi_fadd+0xfe>
 8000600:	2dff      	cmp	r5, #255	@ 0xff
 8000602:	d100      	bne.n	8000606 <__aeabi_fadd+0xa2>
 8000604:	e09e      	b.n	8000744 <__aeabi_fadd+0x1e0>
 8000606:	2280      	movs	r2, #128	@ 0x80
 8000608:	04d2      	lsls	r2, r2, #19
 800060a:	4311      	orrs	r1, r2
 800060c:	2001      	movs	r0, #1
 800060e:	2b1b      	cmp	r3, #27
 8000610:	dc08      	bgt.n	8000624 <__aeabi_fadd+0xc0>
 8000612:	0008      	movs	r0, r1
 8000614:	2220      	movs	r2, #32
 8000616:	40d8      	lsrs	r0, r3
 8000618:	1ad3      	subs	r3, r2, r3
 800061a:	4099      	lsls	r1, r3
 800061c:	000b      	movs	r3, r1
 800061e:	1e5a      	subs	r2, r3, #1
 8000620:	4193      	sbcs	r3, r2
 8000622:	4318      	orrs	r0, r3
 8000624:	1a36      	subs	r6, r6, r0
 8000626:	0173      	lsls	r3, r6, #5
 8000628:	d400      	bmi.n	800062c <__aeabi_fadd+0xc8>
 800062a:	e071      	b.n	8000710 <__aeabi_fadd+0x1ac>
 800062c:	01b6      	lsls	r6, r6, #6
 800062e:	09b7      	lsrs	r7, r6, #6
 8000630:	0038      	movs	r0, r7
 8000632:	f002 ff13 	bl	800345c <__clzsi2>
 8000636:	003b      	movs	r3, r7
 8000638:	3805      	subs	r0, #5
 800063a:	4083      	lsls	r3, r0
 800063c:	4285      	cmp	r5, r0
 800063e:	dd4d      	ble.n	80006dc <__aeabi_fadd+0x178>
 8000640:	4eb4      	ldr	r6, [pc, #720]	@ (8000914 <__aeabi_fadd+0x3b0>)
 8000642:	1a2d      	subs	r5, r5, r0
 8000644:	401e      	ands	r6, r3
 8000646:	075a      	lsls	r2, r3, #29
 8000648:	d068      	beq.n	800071c <__aeabi_fadd+0x1b8>
 800064a:	220f      	movs	r2, #15
 800064c:	4013      	ands	r3, r2
 800064e:	2b04      	cmp	r3, #4
 8000650:	d064      	beq.n	800071c <__aeabi_fadd+0x1b8>
 8000652:	3604      	adds	r6, #4
 8000654:	0173      	lsls	r3, r6, #5
 8000656:	d561      	bpl.n	800071c <__aeabi_fadd+0x1b8>
 8000658:	1c68      	adds	r0, r5, #1
 800065a:	2dfe      	cmp	r5, #254	@ 0xfe
 800065c:	d154      	bne.n	8000708 <__aeabi_fadd+0x1a4>
 800065e:	20ff      	movs	r0, #255	@ 0xff
 8000660:	2200      	movs	r2, #0
 8000662:	05c0      	lsls	r0, r0, #23
 8000664:	4310      	orrs	r0, r2
 8000666:	07e4      	lsls	r4, r4, #31
 8000668:	4320      	orrs	r0, r4
 800066a:	bcc0      	pop	{r6, r7}
 800066c:	46b9      	mov	r9, r7
 800066e:	46b0      	mov	r8, r6
 8000670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000672:	22fe      	movs	r2, #254	@ 0xfe
 8000674:	4690      	mov	r8, r2
 8000676:	1c68      	adds	r0, r5, #1
 8000678:	0002      	movs	r2, r0
 800067a:	4640      	mov	r0, r8
 800067c:	4210      	tst	r0, r2
 800067e:	d16b      	bne.n	8000758 <__aeabi_fadd+0x1f4>
 8000680:	2d00      	cmp	r5, #0
 8000682:	d000      	beq.n	8000686 <__aeabi_fadd+0x122>
 8000684:	e0dd      	b.n	8000842 <__aeabi_fadd+0x2de>
 8000686:	2e00      	cmp	r6, #0
 8000688:	d100      	bne.n	800068c <__aeabi_fadd+0x128>
 800068a:	e102      	b.n	8000892 <__aeabi_fadd+0x32e>
 800068c:	2900      	cmp	r1, #0
 800068e:	d0b3      	beq.n	80005f8 <__aeabi_fadd+0x94>
 8000690:	2280      	movs	r2, #128	@ 0x80
 8000692:	1a77      	subs	r7, r6, r1
 8000694:	04d2      	lsls	r2, r2, #19
 8000696:	4217      	tst	r7, r2
 8000698:	d100      	bne.n	800069c <__aeabi_fadd+0x138>
 800069a:	e136      	b.n	800090a <__aeabi_fadd+0x3a6>
 800069c:	464c      	mov	r4, r9
 800069e:	1b8e      	subs	r6, r1, r6
 80006a0:	d061      	beq.n	8000766 <__aeabi_fadd+0x202>
 80006a2:	2001      	movs	r0, #1
 80006a4:	4216      	tst	r6, r2
 80006a6:	d130      	bne.n	800070a <__aeabi_fadd+0x1a6>
 80006a8:	2300      	movs	r3, #0
 80006aa:	08f7      	lsrs	r7, r6, #3
 80006ac:	e7a4      	b.n	80005f8 <__aeabi_fadd+0x94>
 80006ae:	2900      	cmp	r1, #0
 80006b0:	d09e      	beq.n	80005f0 <__aeabi_fadd+0x8c>
 80006b2:	1e5a      	subs	r2, r3, #1
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d100      	bne.n	80006ba <__aeabi_fadd+0x156>
 80006b8:	e0ca      	b.n	8000850 <__aeabi_fadd+0x2ec>
 80006ba:	2bff      	cmp	r3, #255	@ 0xff
 80006bc:	d042      	beq.n	8000744 <__aeabi_fadd+0x1e0>
 80006be:	0013      	movs	r3, r2
 80006c0:	e791      	b.n	80005e6 <__aeabi_fadd+0x82>
 80006c2:	1a71      	subs	r1, r6, r1
 80006c4:	014b      	lsls	r3, r1, #5
 80006c6:	d400      	bmi.n	80006ca <__aeabi_fadd+0x166>
 80006c8:	e0d1      	b.n	800086e <__aeabi_fadd+0x30a>
 80006ca:	018f      	lsls	r7, r1, #6
 80006cc:	09bf      	lsrs	r7, r7, #6
 80006ce:	0038      	movs	r0, r7
 80006d0:	f002 fec4 	bl	800345c <__clzsi2>
 80006d4:	003b      	movs	r3, r7
 80006d6:	3805      	subs	r0, #5
 80006d8:	4083      	lsls	r3, r0
 80006da:	2501      	movs	r5, #1
 80006dc:	2220      	movs	r2, #32
 80006de:	1b40      	subs	r0, r0, r5
 80006e0:	3001      	adds	r0, #1
 80006e2:	1a12      	subs	r2, r2, r0
 80006e4:	001e      	movs	r6, r3
 80006e6:	4093      	lsls	r3, r2
 80006e8:	40c6      	lsrs	r6, r0
 80006ea:	1e5a      	subs	r2, r3, #1
 80006ec:	4193      	sbcs	r3, r2
 80006ee:	431e      	orrs	r6, r3
 80006f0:	d039      	beq.n	8000766 <__aeabi_fadd+0x202>
 80006f2:	0773      	lsls	r3, r6, #29
 80006f4:	d100      	bne.n	80006f8 <__aeabi_fadd+0x194>
 80006f6:	e11b      	b.n	8000930 <__aeabi_fadd+0x3cc>
 80006f8:	230f      	movs	r3, #15
 80006fa:	2500      	movs	r5, #0
 80006fc:	4033      	ands	r3, r6
 80006fe:	2b04      	cmp	r3, #4
 8000700:	d1a7      	bne.n	8000652 <__aeabi_fadd+0xee>
 8000702:	2001      	movs	r0, #1
 8000704:	0172      	lsls	r2, r6, #5
 8000706:	d57c      	bpl.n	8000802 <__aeabi_fadd+0x29e>
 8000708:	b2c0      	uxtb	r0, r0
 800070a:	01b2      	lsls	r2, r6, #6
 800070c:	0a52      	lsrs	r2, r2, #9
 800070e:	e7a8      	b.n	8000662 <__aeabi_fadd+0xfe>
 8000710:	0773      	lsls	r3, r6, #29
 8000712:	d003      	beq.n	800071c <__aeabi_fadd+0x1b8>
 8000714:	230f      	movs	r3, #15
 8000716:	4033      	ands	r3, r6
 8000718:	2b04      	cmp	r3, #4
 800071a:	d19a      	bne.n	8000652 <__aeabi_fadd+0xee>
 800071c:	002b      	movs	r3, r5
 800071e:	e767      	b.n	80005f0 <__aeabi_fadd+0x8c>
 8000720:	2b00      	cmp	r3, #0
 8000722:	d023      	beq.n	800076c <__aeabi_fadd+0x208>
 8000724:	1b53      	subs	r3, r2, r5
 8000726:	2d00      	cmp	r5, #0
 8000728:	d17b      	bne.n	8000822 <__aeabi_fadd+0x2be>
 800072a:	2e00      	cmp	r6, #0
 800072c:	d100      	bne.n	8000730 <__aeabi_fadd+0x1cc>
 800072e:	e086      	b.n	800083e <__aeabi_fadd+0x2da>
 8000730:	1e5d      	subs	r5, r3, #1
 8000732:	2b01      	cmp	r3, #1
 8000734:	d100      	bne.n	8000738 <__aeabi_fadd+0x1d4>
 8000736:	e08b      	b.n	8000850 <__aeabi_fadd+0x2ec>
 8000738:	2bff      	cmp	r3, #255	@ 0xff
 800073a:	d002      	beq.n	8000742 <__aeabi_fadd+0x1de>
 800073c:	002b      	movs	r3, r5
 800073e:	e075      	b.n	800082c <__aeabi_fadd+0x2c8>
 8000740:	464c      	mov	r4, r9
 8000742:	4667      	mov	r7, ip
 8000744:	2f00      	cmp	r7, #0
 8000746:	d100      	bne.n	800074a <__aeabi_fadd+0x1e6>
 8000748:	e789      	b.n	800065e <__aeabi_fadd+0xfa>
 800074a:	2280      	movs	r2, #128	@ 0x80
 800074c:	03d2      	lsls	r2, r2, #15
 800074e:	433a      	orrs	r2, r7
 8000750:	0252      	lsls	r2, r2, #9
 8000752:	20ff      	movs	r0, #255	@ 0xff
 8000754:	0a52      	lsrs	r2, r2, #9
 8000756:	e784      	b.n	8000662 <__aeabi_fadd+0xfe>
 8000758:	1a77      	subs	r7, r6, r1
 800075a:	017b      	lsls	r3, r7, #5
 800075c:	d46b      	bmi.n	8000836 <__aeabi_fadd+0x2d2>
 800075e:	2f00      	cmp	r7, #0
 8000760:	d000      	beq.n	8000764 <__aeabi_fadd+0x200>
 8000762:	e765      	b.n	8000630 <__aeabi_fadd+0xcc>
 8000764:	2400      	movs	r4, #0
 8000766:	2000      	movs	r0, #0
 8000768:	2200      	movs	r2, #0
 800076a:	e77a      	b.n	8000662 <__aeabi_fadd+0xfe>
 800076c:	22fe      	movs	r2, #254	@ 0xfe
 800076e:	1c6b      	adds	r3, r5, #1
 8000770:	421a      	tst	r2, r3
 8000772:	d149      	bne.n	8000808 <__aeabi_fadd+0x2a4>
 8000774:	2d00      	cmp	r5, #0
 8000776:	d000      	beq.n	800077a <__aeabi_fadd+0x216>
 8000778:	e09f      	b.n	80008ba <__aeabi_fadd+0x356>
 800077a:	2e00      	cmp	r6, #0
 800077c:	d100      	bne.n	8000780 <__aeabi_fadd+0x21c>
 800077e:	e0ba      	b.n	80008f6 <__aeabi_fadd+0x392>
 8000780:	2900      	cmp	r1, #0
 8000782:	d100      	bne.n	8000786 <__aeabi_fadd+0x222>
 8000784:	e0cf      	b.n	8000926 <__aeabi_fadd+0x3c2>
 8000786:	1872      	adds	r2, r6, r1
 8000788:	0153      	lsls	r3, r2, #5
 800078a:	d400      	bmi.n	800078e <__aeabi_fadd+0x22a>
 800078c:	e0cd      	b.n	800092a <__aeabi_fadd+0x3c6>
 800078e:	0192      	lsls	r2, r2, #6
 8000790:	2001      	movs	r0, #1
 8000792:	0a52      	lsrs	r2, r2, #9
 8000794:	e765      	b.n	8000662 <__aeabi_fadd+0xfe>
 8000796:	2aff      	cmp	r2, #255	@ 0xff
 8000798:	d0d2      	beq.n	8000740 <__aeabi_fadd+0x1dc>
 800079a:	2080      	movs	r0, #128	@ 0x80
 800079c:	04c0      	lsls	r0, r0, #19
 800079e:	4306      	orrs	r6, r0
 80007a0:	2001      	movs	r0, #1
 80007a2:	2b1b      	cmp	r3, #27
 80007a4:	dc08      	bgt.n	80007b8 <__aeabi_fadd+0x254>
 80007a6:	0030      	movs	r0, r6
 80007a8:	2420      	movs	r4, #32
 80007aa:	40d8      	lsrs	r0, r3
 80007ac:	1ae3      	subs	r3, r4, r3
 80007ae:	409e      	lsls	r6, r3
 80007b0:	0033      	movs	r3, r6
 80007b2:	1e5c      	subs	r4, r3, #1
 80007b4:	41a3      	sbcs	r3, r4
 80007b6:	4318      	orrs	r0, r3
 80007b8:	464c      	mov	r4, r9
 80007ba:	0015      	movs	r5, r2
 80007bc:	1a0e      	subs	r6, r1, r0
 80007be:	e732      	b.n	8000626 <__aeabi_fadd+0xc2>
 80007c0:	0008      	movs	r0, r1
 80007c2:	2220      	movs	r2, #32
 80007c4:	40d8      	lsrs	r0, r3
 80007c6:	1ad3      	subs	r3, r2, r3
 80007c8:	4099      	lsls	r1, r3
 80007ca:	000b      	movs	r3, r1
 80007cc:	1e5a      	subs	r2, r3, #1
 80007ce:	4193      	sbcs	r3, r2
 80007d0:	4303      	orrs	r3, r0
 80007d2:	18f6      	adds	r6, r6, r3
 80007d4:	0173      	lsls	r3, r6, #5
 80007d6:	d59b      	bpl.n	8000710 <__aeabi_fadd+0x1ac>
 80007d8:	3501      	adds	r5, #1
 80007da:	2dff      	cmp	r5, #255	@ 0xff
 80007dc:	d100      	bne.n	80007e0 <__aeabi_fadd+0x27c>
 80007de:	e73e      	b.n	800065e <__aeabi_fadd+0xfa>
 80007e0:	2301      	movs	r3, #1
 80007e2:	494d      	ldr	r1, [pc, #308]	@ (8000918 <__aeabi_fadd+0x3b4>)
 80007e4:	0872      	lsrs	r2, r6, #1
 80007e6:	4033      	ands	r3, r6
 80007e8:	400a      	ands	r2, r1
 80007ea:	431a      	orrs	r2, r3
 80007ec:	0016      	movs	r6, r2
 80007ee:	0753      	lsls	r3, r2, #29
 80007f0:	d004      	beq.n	80007fc <__aeabi_fadd+0x298>
 80007f2:	230f      	movs	r3, #15
 80007f4:	4013      	ands	r3, r2
 80007f6:	2b04      	cmp	r3, #4
 80007f8:	d000      	beq.n	80007fc <__aeabi_fadd+0x298>
 80007fa:	e72a      	b.n	8000652 <__aeabi_fadd+0xee>
 80007fc:	0173      	lsls	r3, r6, #5
 80007fe:	d500      	bpl.n	8000802 <__aeabi_fadd+0x29e>
 8000800:	e72a      	b.n	8000658 <__aeabi_fadd+0xf4>
 8000802:	002b      	movs	r3, r5
 8000804:	08f7      	lsrs	r7, r6, #3
 8000806:	e6f7      	b.n	80005f8 <__aeabi_fadd+0x94>
 8000808:	2bff      	cmp	r3, #255	@ 0xff
 800080a:	d100      	bne.n	800080e <__aeabi_fadd+0x2aa>
 800080c:	e727      	b.n	800065e <__aeabi_fadd+0xfa>
 800080e:	1871      	adds	r1, r6, r1
 8000810:	0849      	lsrs	r1, r1, #1
 8000812:	074a      	lsls	r2, r1, #29
 8000814:	d02f      	beq.n	8000876 <__aeabi_fadd+0x312>
 8000816:	220f      	movs	r2, #15
 8000818:	400a      	ands	r2, r1
 800081a:	2a04      	cmp	r2, #4
 800081c:	d02b      	beq.n	8000876 <__aeabi_fadd+0x312>
 800081e:	1d0e      	adds	r6, r1, #4
 8000820:	e6e6      	b.n	80005f0 <__aeabi_fadd+0x8c>
 8000822:	2aff      	cmp	r2, #255	@ 0xff
 8000824:	d08d      	beq.n	8000742 <__aeabi_fadd+0x1de>
 8000826:	2080      	movs	r0, #128	@ 0x80
 8000828:	04c0      	lsls	r0, r0, #19
 800082a:	4306      	orrs	r6, r0
 800082c:	2b1b      	cmp	r3, #27
 800082e:	dd24      	ble.n	800087a <__aeabi_fadd+0x316>
 8000830:	0013      	movs	r3, r2
 8000832:	1d4e      	adds	r6, r1, #5
 8000834:	e6dc      	b.n	80005f0 <__aeabi_fadd+0x8c>
 8000836:	464c      	mov	r4, r9
 8000838:	1b8f      	subs	r7, r1, r6
 800083a:	e6f9      	b.n	8000630 <__aeabi_fadd+0xcc>
 800083c:	464c      	mov	r4, r9
 800083e:	000e      	movs	r6, r1
 8000840:	e6d6      	b.n	80005f0 <__aeabi_fadd+0x8c>
 8000842:	2e00      	cmp	r6, #0
 8000844:	d149      	bne.n	80008da <__aeabi_fadd+0x376>
 8000846:	2900      	cmp	r1, #0
 8000848:	d068      	beq.n	800091c <__aeabi_fadd+0x3b8>
 800084a:	4667      	mov	r7, ip
 800084c:	464c      	mov	r4, r9
 800084e:	e77c      	b.n	800074a <__aeabi_fadd+0x1e6>
 8000850:	1870      	adds	r0, r6, r1
 8000852:	0143      	lsls	r3, r0, #5
 8000854:	d574      	bpl.n	8000940 <__aeabi_fadd+0x3dc>
 8000856:	4930      	ldr	r1, [pc, #192]	@ (8000918 <__aeabi_fadd+0x3b4>)
 8000858:	0840      	lsrs	r0, r0, #1
 800085a:	4001      	ands	r1, r0
 800085c:	0743      	lsls	r3, r0, #29
 800085e:	d009      	beq.n	8000874 <__aeabi_fadd+0x310>
 8000860:	230f      	movs	r3, #15
 8000862:	4003      	ands	r3, r0
 8000864:	2b04      	cmp	r3, #4
 8000866:	d005      	beq.n	8000874 <__aeabi_fadd+0x310>
 8000868:	2302      	movs	r3, #2
 800086a:	1d0e      	adds	r6, r1, #4
 800086c:	e6c0      	b.n	80005f0 <__aeabi_fadd+0x8c>
 800086e:	2301      	movs	r3, #1
 8000870:	08cf      	lsrs	r7, r1, #3
 8000872:	e6c1      	b.n	80005f8 <__aeabi_fadd+0x94>
 8000874:	2302      	movs	r3, #2
 8000876:	08cf      	lsrs	r7, r1, #3
 8000878:	e6be      	b.n	80005f8 <__aeabi_fadd+0x94>
 800087a:	2520      	movs	r5, #32
 800087c:	0030      	movs	r0, r6
 800087e:	40d8      	lsrs	r0, r3
 8000880:	1aeb      	subs	r3, r5, r3
 8000882:	409e      	lsls	r6, r3
 8000884:	0033      	movs	r3, r6
 8000886:	1e5d      	subs	r5, r3, #1
 8000888:	41ab      	sbcs	r3, r5
 800088a:	4303      	orrs	r3, r0
 800088c:	0015      	movs	r5, r2
 800088e:	185e      	adds	r6, r3, r1
 8000890:	e7a0      	b.n	80007d4 <__aeabi_fadd+0x270>
 8000892:	2900      	cmp	r1, #0
 8000894:	d100      	bne.n	8000898 <__aeabi_fadd+0x334>
 8000896:	e765      	b.n	8000764 <__aeabi_fadd+0x200>
 8000898:	464c      	mov	r4, r9
 800089a:	4667      	mov	r7, ip
 800089c:	e6ac      	b.n	80005f8 <__aeabi_fadd+0x94>
 800089e:	1b8f      	subs	r7, r1, r6
 80008a0:	017b      	lsls	r3, r7, #5
 80008a2:	d52e      	bpl.n	8000902 <__aeabi_fadd+0x39e>
 80008a4:	01bf      	lsls	r7, r7, #6
 80008a6:	09bf      	lsrs	r7, r7, #6
 80008a8:	0038      	movs	r0, r7
 80008aa:	f002 fdd7 	bl	800345c <__clzsi2>
 80008ae:	003b      	movs	r3, r7
 80008b0:	3805      	subs	r0, #5
 80008b2:	4083      	lsls	r3, r0
 80008b4:	464c      	mov	r4, r9
 80008b6:	3501      	adds	r5, #1
 80008b8:	e710      	b.n	80006dc <__aeabi_fadd+0x178>
 80008ba:	2e00      	cmp	r6, #0
 80008bc:	d100      	bne.n	80008c0 <__aeabi_fadd+0x35c>
 80008be:	e740      	b.n	8000742 <__aeabi_fadd+0x1de>
 80008c0:	2900      	cmp	r1, #0
 80008c2:	d100      	bne.n	80008c6 <__aeabi_fadd+0x362>
 80008c4:	e741      	b.n	800074a <__aeabi_fadd+0x1e6>
 80008c6:	2380      	movs	r3, #128	@ 0x80
 80008c8:	03db      	lsls	r3, r3, #15
 80008ca:	429f      	cmp	r7, r3
 80008cc:	d200      	bcs.n	80008d0 <__aeabi_fadd+0x36c>
 80008ce:	e73c      	b.n	800074a <__aeabi_fadd+0x1e6>
 80008d0:	459c      	cmp	ip, r3
 80008d2:	d300      	bcc.n	80008d6 <__aeabi_fadd+0x372>
 80008d4:	e739      	b.n	800074a <__aeabi_fadd+0x1e6>
 80008d6:	4667      	mov	r7, ip
 80008d8:	e737      	b.n	800074a <__aeabi_fadd+0x1e6>
 80008da:	2900      	cmp	r1, #0
 80008dc:	d100      	bne.n	80008e0 <__aeabi_fadd+0x37c>
 80008de:	e734      	b.n	800074a <__aeabi_fadd+0x1e6>
 80008e0:	2380      	movs	r3, #128	@ 0x80
 80008e2:	03db      	lsls	r3, r3, #15
 80008e4:	429f      	cmp	r7, r3
 80008e6:	d200      	bcs.n	80008ea <__aeabi_fadd+0x386>
 80008e8:	e72f      	b.n	800074a <__aeabi_fadd+0x1e6>
 80008ea:	459c      	cmp	ip, r3
 80008ec:	d300      	bcc.n	80008f0 <__aeabi_fadd+0x38c>
 80008ee:	e72c      	b.n	800074a <__aeabi_fadd+0x1e6>
 80008f0:	464c      	mov	r4, r9
 80008f2:	4667      	mov	r7, ip
 80008f4:	e729      	b.n	800074a <__aeabi_fadd+0x1e6>
 80008f6:	2900      	cmp	r1, #0
 80008f8:	d100      	bne.n	80008fc <__aeabi_fadd+0x398>
 80008fa:	e734      	b.n	8000766 <__aeabi_fadd+0x202>
 80008fc:	2300      	movs	r3, #0
 80008fe:	08cf      	lsrs	r7, r1, #3
 8000900:	e67a      	b.n	80005f8 <__aeabi_fadd+0x94>
 8000902:	464c      	mov	r4, r9
 8000904:	2301      	movs	r3, #1
 8000906:	08ff      	lsrs	r7, r7, #3
 8000908:	e676      	b.n	80005f8 <__aeabi_fadd+0x94>
 800090a:	2f00      	cmp	r7, #0
 800090c:	d100      	bne.n	8000910 <__aeabi_fadd+0x3ac>
 800090e:	e729      	b.n	8000764 <__aeabi_fadd+0x200>
 8000910:	08ff      	lsrs	r7, r7, #3
 8000912:	e671      	b.n	80005f8 <__aeabi_fadd+0x94>
 8000914:	fbffffff 	.word	0xfbffffff
 8000918:	7dffffff 	.word	0x7dffffff
 800091c:	2280      	movs	r2, #128	@ 0x80
 800091e:	2400      	movs	r4, #0
 8000920:	20ff      	movs	r0, #255	@ 0xff
 8000922:	03d2      	lsls	r2, r2, #15
 8000924:	e69d      	b.n	8000662 <__aeabi_fadd+0xfe>
 8000926:	2300      	movs	r3, #0
 8000928:	e666      	b.n	80005f8 <__aeabi_fadd+0x94>
 800092a:	2300      	movs	r3, #0
 800092c:	08d7      	lsrs	r7, r2, #3
 800092e:	e663      	b.n	80005f8 <__aeabi_fadd+0x94>
 8000930:	2001      	movs	r0, #1
 8000932:	0172      	lsls	r2, r6, #5
 8000934:	d500      	bpl.n	8000938 <__aeabi_fadd+0x3d4>
 8000936:	e6e7      	b.n	8000708 <__aeabi_fadd+0x1a4>
 8000938:	0031      	movs	r1, r6
 800093a:	2300      	movs	r3, #0
 800093c:	08cf      	lsrs	r7, r1, #3
 800093e:	e65b      	b.n	80005f8 <__aeabi_fadd+0x94>
 8000940:	2301      	movs	r3, #1
 8000942:	08c7      	lsrs	r7, r0, #3
 8000944:	e658      	b.n	80005f8 <__aeabi_fadd+0x94>
 8000946:	46c0      	nop			@ (mov r8, r8)

08000948 <__aeabi_fdiv>:
 8000948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800094a:	4646      	mov	r6, r8
 800094c:	464f      	mov	r7, r9
 800094e:	46d6      	mov	lr, sl
 8000950:	0245      	lsls	r5, r0, #9
 8000952:	b5c0      	push	{r6, r7, lr}
 8000954:	0fc3      	lsrs	r3, r0, #31
 8000956:	0047      	lsls	r7, r0, #1
 8000958:	4698      	mov	r8, r3
 800095a:	1c0e      	adds	r6, r1, #0
 800095c:	0a6d      	lsrs	r5, r5, #9
 800095e:	0e3f      	lsrs	r7, r7, #24
 8000960:	d05b      	beq.n	8000a1a <__aeabi_fdiv+0xd2>
 8000962:	2fff      	cmp	r7, #255	@ 0xff
 8000964:	d021      	beq.n	80009aa <__aeabi_fdiv+0x62>
 8000966:	2380      	movs	r3, #128	@ 0x80
 8000968:	00ed      	lsls	r5, r5, #3
 800096a:	04db      	lsls	r3, r3, #19
 800096c:	431d      	orrs	r5, r3
 800096e:	2300      	movs	r3, #0
 8000970:	4699      	mov	r9, r3
 8000972:	469a      	mov	sl, r3
 8000974:	3f7f      	subs	r7, #127	@ 0x7f
 8000976:	0274      	lsls	r4, r6, #9
 8000978:	0073      	lsls	r3, r6, #1
 800097a:	0a64      	lsrs	r4, r4, #9
 800097c:	0e1b      	lsrs	r3, r3, #24
 800097e:	0ff6      	lsrs	r6, r6, #31
 8000980:	2b00      	cmp	r3, #0
 8000982:	d020      	beq.n	80009c6 <__aeabi_fdiv+0x7e>
 8000984:	2bff      	cmp	r3, #255	@ 0xff
 8000986:	d043      	beq.n	8000a10 <__aeabi_fdiv+0xc8>
 8000988:	2280      	movs	r2, #128	@ 0x80
 800098a:	2000      	movs	r0, #0
 800098c:	00e4      	lsls	r4, r4, #3
 800098e:	04d2      	lsls	r2, r2, #19
 8000990:	4314      	orrs	r4, r2
 8000992:	3b7f      	subs	r3, #127	@ 0x7f
 8000994:	4642      	mov	r2, r8
 8000996:	1aff      	subs	r7, r7, r3
 8000998:	464b      	mov	r3, r9
 800099a:	4072      	eors	r2, r6
 800099c:	2b0f      	cmp	r3, #15
 800099e:	d900      	bls.n	80009a2 <__aeabi_fdiv+0x5a>
 80009a0:	e09d      	b.n	8000ade <__aeabi_fdiv+0x196>
 80009a2:	4971      	ldr	r1, [pc, #452]	@ (8000b68 <__aeabi_fdiv+0x220>)
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	58cb      	ldr	r3, [r1, r3]
 80009a8:	469f      	mov	pc, r3
 80009aa:	2d00      	cmp	r5, #0
 80009ac:	d15a      	bne.n	8000a64 <__aeabi_fdiv+0x11c>
 80009ae:	2308      	movs	r3, #8
 80009b0:	4699      	mov	r9, r3
 80009b2:	3b06      	subs	r3, #6
 80009b4:	0274      	lsls	r4, r6, #9
 80009b6:	469a      	mov	sl, r3
 80009b8:	0073      	lsls	r3, r6, #1
 80009ba:	27ff      	movs	r7, #255	@ 0xff
 80009bc:	0a64      	lsrs	r4, r4, #9
 80009be:	0e1b      	lsrs	r3, r3, #24
 80009c0:	0ff6      	lsrs	r6, r6, #31
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d1de      	bne.n	8000984 <__aeabi_fdiv+0x3c>
 80009c6:	2c00      	cmp	r4, #0
 80009c8:	d13b      	bne.n	8000a42 <__aeabi_fdiv+0xfa>
 80009ca:	2301      	movs	r3, #1
 80009cc:	4642      	mov	r2, r8
 80009ce:	4649      	mov	r1, r9
 80009d0:	4072      	eors	r2, r6
 80009d2:	4319      	orrs	r1, r3
 80009d4:	290e      	cmp	r1, #14
 80009d6:	d818      	bhi.n	8000a0a <__aeabi_fdiv+0xc2>
 80009d8:	4864      	ldr	r0, [pc, #400]	@ (8000b6c <__aeabi_fdiv+0x224>)
 80009da:	0089      	lsls	r1, r1, #2
 80009dc:	5841      	ldr	r1, [r0, r1]
 80009de:	468f      	mov	pc, r1
 80009e0:	4653      	mov	r3, sl
 80009e2:	2b02      	cmp	r3, #2
 80009e4:	d100      	bne.n	80009e8 <__aeabi_fdiv+0xa0>
 80009e6:	e0b8      	b.n	8000b5a <__aeabi_fdiv+0x212>
 80009e8:	2b03      	cmp	r3, #3
 80009ea:	d06e      	beq.n	8000aca <__aeabi_fdiv+0x182>
 80009ec:	4642      	mov	r2, r8
 80009ee:	002c      	movs	r4, r5
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d140      	bne.n	8000a76 <__aeabi_fdiv+0x12e>
 80009f4:	2000      	movs	r0, #0
 80009f6:	2400      	movs	r4, #0
 80009f8:	05c0      	lsls	r0, r0, #23
 80009fa:	4320      	orrs	r0, r4
 80009fc:	07d2      	lsls	r2, r2, #31
 80009fe:	4310      	orrs	r0, r2
 8000a00:	bce0      	pop	{r5, r6, r7}
 8000a02:	46ba      	mov	sl, r7
 8000a04:	46b1      	mov	r9, r6
 8000a06:	46a8      	mov	r8, r5
 8000a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a0a:	20ff      	movs	r0, #255	@ 0xff
 8000a0c:	2400      	movs	r4, #0
 8000a0e:	e7f3      	b.n	80009f8 <__aeabi_fdiv+0xb0>
 8000a10:	2c00      	cmp	r4, #0
 8000a12:	d120      	bne.n	8000a56 <__aeabi_fdiv+0x10e>
 8000a14:	2302      	movs	r3, #2
 8000a16:	3fff      	subs	r7, #255	@ 0xff
 8000a18:	e7d8      	b.n	80009cc <__aeabi_fdiv+0x84>
 8000a1a:	2d00      	cmp	r5, #0
 8000a1c:	d105      	bne.n	8000a2a <__aeabi_fdiv+0xe2>
 8000a1e:	2304      	movs	r3, #4
 8000a20:	4699      	mov	r9, r3
 8000a22:	3b03      	subs	r3, #3
 8000a24:	2700      	movs	r7, #0
 8000a26:	469a      	mov	sl, r3
 8000a28:	e7a5      	b.n	8000976 <__aeabi_fdiv+0x2e>
 8000a2a:	0028      	movs	r0, r5
 8000a2c:	f002 fd16 	bl	800345c <__clzsi2>
 8000a30:	2776      	movs	r7, #118	@ 0x76
 8000a32:	1f43      	subs	r3, r0, #5
 8000a34:	409d      	lsls	r5, r3
 8000a36:	2300      	movs	r3, #0
 8000a38:	427f      	negs	r7, r7
 8000a3a:	4699      	mov	r9, r3
 8000a3c:	469a      	mov	sl, r3
 8000a3e:	1a3f      	subs	r7, r7, r0
 8000a40:	e799      	b.n	8000976 <__aeabi_fdiv+0x2e>
 8000a42:	0020      	movs	r0, r4
 8000a44:	f002 fd0a 	bl	800345c <__clzsi2>
 8000a48:	1f43      	subs	r3, r0, #5
 8000a4a:	409c      	lsls	r4, r3
 8000a4c:	2376      	movs	r3, #118	@ 0x76
 8000a4e:	425b      	negs	r3, r3
 8000a50:	1a1b      	subs	r3, r3, r0
 8000a52:	2000      	movs	r0, #0
 8000a54:	e79e      	b.n	8000994 <__aeabi_fdiv+0x4c>
 8000a56:	2303      	movs	r3, #3
 8000a58:	464a      	mov	r2, r9
 8000a5a:	431a      	orrs	r2, r3
 8000a5c:	4691      	mov	r9, r2
 8000a5e:	2003      	movs	r0, #3
 8000a60:	33fc      	adds	r3, #252	@ 0xfc
 8000a62:	e797      	b.n	8000994 <__aeabi_fdiv+0x4c>
 8000a64:	230c      	movs	r3, #12
 8000a66:	4699      	mov	r9, r3
 8000a68:	3b09      	subs	r3, #9
 8000a6a:	27ff      	movs	r7, #255	@ 0xff
 8000a6c:	469a      	mov	sl, r3
 8000a6e:	e782      	b.n	8000976 <__aeabi_fdiv+0x2e>
 8000a70:	2803      	cmp	r0, #3
 8000a72:	d02c      	beq.n	8000ace <__aeabi_fdiv+0x186>
 8000a74:	0032      	movs	r2, r6
 8000a76:	0038      	movs	r0, r7
 8000a78:	307f      	adds	r0, #127	@ 0x7f
 8000a7a:	2800      	cmp	r0, #0
 8000a7c:	dd47      	ble.n	8000b0e <__aeabi_fdiv+0x1c6>
 8000a7e:	0763      	lsls	r3, r4, #29
 8000a80:	d004      	beq.n	8000a8c <__aeabi_fdiv+0x144>
 8000a82:	230f      	movs	r3, #15
 8000a84:	4023      	ands	r3, r4
 8000a86:	2b04      	cmp	r3, #4
 8000a88:	d000      	beq.n	8000a8c <__aeabi_fdiv+0x144>
 8000a8a:	3404      	adds	r4, #4
 8000a8c:	0123      	lsls	r3, r4, #4
 8000a8e:	d503      	bpl.n	8000a98 <__aeabi_fdiv+0x150>
 8000a90:	0038      	movs	r0, r7
 8000a92:	4b37      	ldr	r3, [pc, #220]	@ (8000b70 <__aeabi_fdiv+0x228>)
 8000a94:	3080      	adds	r0, #128	@ 0x80
 8000a96:	401c      	ands	r4, r3
 8000a98:	28fe      	cmp	r0, #254	@ 0xfe
 8000a9a:	dcb6      	bgt.n	8000a0a <__aeabi_fdiv+0xc2>
 8000a9c:	01a4      	lsls	r4, r4, #6
 8000a9e:	0a64      	lsrs	r4, r4, #9
 8000aa0:	b2c0      	uxtb	r0, r0
 8000aa2:	e7a9      	b.n	80009f8 <__aeabi_fdiv+0xb0>
 8000aa4:	2480      	movs	r4, #128	@ 0x80
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	20ff      	movs	r0, #255	@ 0xff
 8000aaa:	03e4      	lsls	r4, r4, #15
 8000aac:	e7a4      	b.n	80009f8 <__aeabi_fdiv+0xb0>
 8000aae:	2380      	movs	r3, #128	@ 0x80
 8000ab0:	03db      	lsls	r3, r3, #15
 8000ab2:	421d      	tst	r5, r3
 8000ab4:	d001      	beq.n	8000aba <__aeabi_fdiv+0x172>
 8000ab6:	421c      	tst	r4, r3
 8000ab8:	d00b      	beq.n	8000ad2 <__aeabi_fdiv+0x18a>
 8000aba:	2480      	movs	r4, #128	@ 0x80
 8000abc:	03e4      	lsls	r4, r4, #15
 8000abe:	432c      	orrs	r4, r5
 8000ac0:	0264      	lsls	r4, r4, #9
 8000ac2:	4642      	mov	r2, r8
 8000ac4:	20ff      	movs	r0, #255	@ 0xff
 8000ac6:	0a64      	lsrs	r4, r4, #9
 8000ac8:	e796      	b.n	80009f8 <__aeabi_fdiv+0xb0>
 8000aca:	4646      	mov	r6, r8
 8000acc:	002c      	movs	r4, r5
 8000ace:	2380      	movs	r3, #128	@ 0x80
 8000ad0:	03db      	lsls	r3, r3, #15
 8000ad2:	431c      	orrs	r4, r3
 8000ad4:	0264      	lsls	r4, r4, #9
 8000ad6:	0032      	movs	r2, r6
 8000ad8:	20ff      	movs	r0, #255	@ 0xff
 8000ada:	0a64      	lsrs	r4, r4, #9
 8000adc:	e78c      	b.n	80009f8 <__aeabi_fdiv+0xb0>
 8000ade:	016d      	lsls	r5, r5, #5
 8000ae0:	0160      	lsls	r0, r4, #5
 8000ae2:	4285      	cmp	r5, r0
 8000ae4:	d22d      	bcs.n	8000b42 <__aeabi_fdiv+0x1fa>
 8000ae6:	231b      	movs	r3, #27
 8000ae8:	2400      	movs	r4, #0
 8000aea:	3f01      	subs	r7, #1
 8000aec:	2601      	movs	r6, #1
 8000aee:	0029      	movs	r1, r5
 8000af0:	0064      	lsls	r4, r4, #1
 8000af2:	006d      	lsls	r5, r5, #1
 8000af4:	2900      	cmp	r1, #0
 8000af6:	db01      	blt.n	8000afc <__aeabi_fdiv+0x1b4>
 8000af8:	4285      	cmp	r5, r0
 8000afa:	d301      	bcc.n	8000b00 <__aeabi_fdiv+0x1b8>
 8000afc:	1a2d      	subs	r5, r5, r0
 8000afe:	4334      	orrs	r4, r6
 8000b00:	3b01      	subs	r3, #1
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d1f3      	bne.n	8000aee <__aeabi_fdiv+0x1a6>
 8000b06:	1e6b      	subs	r3, r5, #1
 8000b08:	419d      	sbcs	r5, r3
 8000b0a:	432c      	orrs	r4, r5
 8000b0c:	e7b3      	b.n	8000a76 <__aeabi_fdiv+0x12e>
 8000b0e:	2301      	movs	r3, #1
 8000b10:	1a1b      	subs	r3, r3, r0
 8000b12:	2b1b      	cmp	r3, #27
 8000b14:	dd00      	ble.n	8000b18 <__aeabi_fdiv+0x1d0>
 8000b16:	e76d      	b.n	80009f4 <__aeabi_fdiv+0xac>
 8000b18:	0021      	movs	r1, r4
 8000b1a:	379e      	adds	r7, #158	@ 0x9e
 8000b1c:	40d9      	lsrs	r1, r3
 8000b1e:	40bc      	lsls	r4, r7
 8000b20:	000b      	movs	r3, r1
 8000b22:	1e61      	subs	r1, r4, #1
 8000b24:	418c      	sbcs	r4, r1
 8000b26:	4323      	orrs	r3, r4
 8000b28:	0759      	lsls	r1, r3, #29
 8000b2a:	d004      	beq.n	8000b36 <__aeabi_fdiv+0x1ee>
 8000b2c:	210f      	movs	r1, #15
 8000b2e:	4019      	ands	r1, r3
 8000b30:	2904      	cmp	r1, #4
 8000b32:	d000      	beq.n	8000b36 <__aeabi_fdiv+0x1ee>
 8000b34:	3304      	adds	r3, #4
 8000b36:	0159      	lsls	r1, r3, #5
 8000b38:	d413      	bmi.n	8000b62 <__aeabi_fdiv+0x21a>
 8000b3a:	019b      	lsls	r3, r3, #6
 8000b3c:	2000      	movs	r0, #0
 8000b3e:	0a5c      	lsrs	r4, r3, #9
 8000b40:	e75a      	b.n	80009f8 <__aeabi_fdiv+0xb0>
 8000b42:	231a      	movs	r3, #26
 8000b44:	2401      	movs	r4, #1
 8000b46:	1a2d      	subs	r5, r5, r0
 8000b48:	e7d0      	b.n	8000aec <__aeabi_fdiv+0x1a4>
 8000b4a:	1e98      	subs	r0, r3, #2
 8000b4c:	4243      	negs	r3, r0
 8000b4e:	4158      	adcs	r0, r3
 8000b50:	4240      	negs	r0, r0
 8000b52:	0032      	movs	r2, r6
 8000b54:	2400      	movs	r4, #0
 8000b56:	b2c0      	uxtb	r0, r0
 8000b58:	e74e      	b.n	80009f8 <__aeabi_fdiv+0xb0>
 8000b5a:	4642      	mov	r2, r8
 8000b5c:	20ff      	movs	r0, #255	@ 0xff
 8000b5e:	2400      	movs	r4, #0
 8000b60:	e74a      	b.n	80009f8 <__aeabi_fdiv+0xb0>
 8000b62:	2001      	movs	r0, #1
 8000b64:	2400      	movs	r4, #0
 8000b66:	e747      	b.n	80009f8 <__aeabi_fdiv+0xb0>
 8000b68:	080060c4 	.word	0x080060c4
 8000b6c:	08006104 	.word	0x08006104
 8000b70:	f7ffffff 	.word	0xf7ffffff

08000b74 <__eqsf2>:
 8000b74:	b570      	push	{r4, r5, r6, lr}
 8000b76:	0042      	lsls	r2, r0, #1
 8000b78:	024e      	lsls	r6, r1, #9
 8000b7a:	004c      	lsls	r4, r1, #1
 8000b7c:	0245      	lsls	r5, r0, #9
 8000b7e:	0a6d      	lsrs	r5, r5, #9
 8000b80:	0e12      	lsrs	r2, r2, #24
 8000b82:	0fc3      	lsrs	r3, r0, #31
 8000b84:	0a76      	lsrs	r6, r6, #9
 8000b86:	0e24      	lsrs	r4, r4, #24
 8000b88:	0fc9      	lsrs	r1, r1, #31
 8000b8a:	2aff      	cmp	r2, #255	@ 0xff
 8000b8c:	d010      	beq.n	8000bb0 <__eqsf2+0x3c>
 8000b8e:	2cff      	cmp	r4, #255	@ 0xff
 8000b90:	d00c      	beq.n	8000bac <__eqsf2+0x38>
 8000b92:	2001      	movs	r0, #1
 8000b94:	42a2      	cmp	r2, r4
 8000b96:	d10a      	bne.n	8000bae <__eqsf2+0x3a>
 8000b98:	42b5      	cmp	r5, r6
 8000b9a:	d108      	bne.n	8000bae <__eqsf2+0x3a>
 8000b9c:	428b      	cmp	r3, r1
 8000b9e:	d00f      	beq.n	8000bc0 <__eqsf2+0x4c>
 8000ba0:	2a00      	cmp	r2, #0
 8000ba2:	d104      	bne.n	8000bae <__eqsf2+0x3a>
 8000ba4:	0028      	movs	r0, r5
 8000ba6:	1e43      	subs	r3, r0, #1
 8000ba8:	4198      	sbcs	r0, r3
 8000baa:	e000      	b.n	8000bae <__eqsf2+0x3a>
 8000bac:	2001      	movs	r0, #1
 8000bae:	bd70      	pop	{r4, r5, r6, pc}
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	2cff      	cmp	r4, #255	@ 0xff
 8000bb4:	d1fb      	bne.n	8000bae <__eqsf2+0x3a>
 8000bb6:	4335      	orrs	r5, r6
 8000bb8:	d1f9      	bne.n	8000bae <__eqsf2+0x3a>
 8000bba:	404b      	eors	r3, r1
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	e7f6      	b.n	8000bae <__eqsf2+0x3a>
 8000bc0:	2000      	movs	r0, #0
 8000bc2:	e7f4      	b.n	8000bae <__eqsf2+0x3a>

08000bc4 <__gesf2>:
 8000bc4:	b530      	push	{r4, r5, lr}
 8000bc6:	0042      	lsls	r2, r0, #1
 8000bc8:	0244      	lsls	r4, r0, #9
 8000bca:	024d      	lsls	r5, r1, #9
 8000bcc:	0fc3      	lsrs	r3, r0, #31
 8000bce:	0048      	lsls	r0, r1, #1
 8000bd0:	0a64      	lsrs	r4, r4, #9
 8000bd2:	0e12      	lsrs	r2, r2, #24
 8000bd4:	0a6d      	lsrs	r5, r5, #9
 8000bd6:	0e00      	lsrs	r0, r0, #24
 8000bd8:	0fc9      	lsrs	r1, r1, #31
 8000bda:	2aff      	cmp	r2, #255	@ 0xff
 8000bdc:	d018      	beq.n	8000c10 <__gesf2+0x4c>
 8000bde:	28ff      	cmp	r0, #255	@ 0xff
 8000be0:	d00a      	beq.n	8000bf8 <__gesf2+0x34>
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d11e      	bne.n	8000c24 <__gesf2+0x60>
 8000be6:	2800      	cmp	r0, #0
 8000be8:	d10a      	bne.n	8000c00 <__gesf2+0x3c>
 8000bea:	2d00      	cmp	r5, #0
 8000bec:	d029      	beq.n	8000c42 <__gesf2+0x7e>
 8000bee:	2c00      	cmp	r4, #0
 8000bf0:	d12d      	bne.n	8000c4e <__gesf2+0x8a>
 8000bf2:	0048      	lsls	r0, r1, #1
 8000bf4:	3801      	subs	r0, #1
 8000bf6:	bd30      	pop	{r4, r5, pc}
 8000bf8:	2d00      	cmp	r5, #0
 8000bfa:	d125      	bne.n	8000c48 <__gesf2+0x84>
 8000bfc:	2a00      	cmp	r2, #0
 8000bfe:	d101      	bne.n	8000c04 <__gesf2+0x40>
 8000c00:	2c00      	cmp	r4, #0
 8000c02:	d0f6      	beq.n	8000bf2 <__gesf2+0x2e>
 8000c04:	428b      	cmp	r3, r1
 8000c06:	d019      	beq.n	8000c3c <__gesf2+0x78>
 8000c08:	2001      	movs	r0, #1
 8000c0a:	425b      	negs	r3, r3
 8000c0c:	4318      	orrs	r0, r3
 8000c0e:	e7f2      	b.n	8000bf6 <__gesf2+0x32>
 8000c10:	2c00      	cmp	r4, #0
 8000c12:	d119      	bne.n	8000c48 <__gesf2+0x84>
 8000c14:	28ff      	cmp	r0, #255	@ 0xff
 8000c16:	d1f7      	bne.n	8000c08 <__gesf2+0x44>
 8000c18:	2d00      	cmp	r5, #0
 8000c1a:	d115      	bne.n	8000c48 <__gesf2+0x84>
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	428b      	cmp	r3, r1
 8000c20:	d1f2      	bne.n	8000c08 <__gesf2+0x44>
 8000c22:	e7e8      	b.n	8000bf6 <__gesf2+0x32>
 8000c24:	2800      	cmp	r0, #0
 8000c26:	d0ef      	beq.n	8000c08 <__gesf2+0x44>
 8000c28:	428b      	cmp	r3, r1
 8000c2a:	d1ed      	bne.n	8000c08 <__gesf2+0x44>
 8000c2c:	4282      	cmp	r2, r0
 8000c2e:	dceb      	bgt.n	8000c08 <__gesf2+0x44>
 8000c30:	db04      	blt.n	8000c3c <__gesf2+0x78>
 8000c32:	42ac      	cmp	r4, r5
 8000c34:	d8e8      	bhi.n	8000c08 <__gesf2+0x44>
 8000c36:	2000      	movs	r0, #0
 8000c38:	42ac      	cmp	r4, r5
 8000c3a:	d2dc      	bcs.n	8000bf6 <__gesf2+0x32>
 8000c3c:	0058      	lsls	r0, r3, #1
 8000c3e:	3801      	subs	r0, #1
 8000c40:	e7d9      	b.n	8000bf6 <__gesf2+0x32>
 8000c42:	2c00      	cmp	r4, #0
 8000c44:	d0d7      	beq.n	8000bf6 <__gesf2+0x32>
 8000c46:	e7df      	b.n	8000c08 <__gesf2+0x44>
 8000c48:	2002      	movs	r0, #2
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	e7d3      	b.n	8000bf6 <__gesf2+0x32>
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d1da      	bne.n	8000c08 <__gesf2+0x44>
 8000c52:	e7ee      	b.n	8000c32 <__gesf2+0x6e>

08000c54 <__lesf2>:
 8000c54:	b530      	push	{r4, r5, lr}
 8000c56:	0042      	lsls	r2, r0, #1
 8000c58:	0244      	lsls	r4, r0, #9
 8000c5a:	024d      	lsls	r5, r1, #9
 8000c5c:	0fc3      	lsrs	r3, r0, #31
 8000c5e:	0048      	lsls	r0, r1, #1
 8000c60:	0a64      	lsrs	r4, r4, #9
 8000c62:	0e12      	lsrs	r2, r2, #24
 8000c64:	0a6d      	lsrs	r5, r5, #9
 8000c66:	0e00      	lsrs	r0, r0, #24
 8000c68:	0fc9      	lsrs	r1, r1, #31
 8000c6a:	2aff      	cmp	r2, #255	@ 0xff
 8000c6c:	d017      	beq.n	8000c9e <__lesf2+0x4a>
 8000c6e:	28ff      	cmp	r0, #255	@ 0xff
 8000c70:	d00a      	beq.n	8000c88 <__lesf2+0x34>
 8000c72:	2a00      	cmp	r2, #0
 8000c74:	d11b      	bne.n	8000cae <__lesf2+0x5a>
 8000c76:	2800      	cmp	r0, #0
 8000c78:	d10a      	bne.n	8000c90 <__lesf2+0x3c>
 8000c7a:	2d00      	cmp	r5, #0
 8000c7c:	d01d      	beq.n	8000cba <__lesf2+0x66>
 8000c7e:	2c00      	cmp	r4, #0
 8000c80:	d12d      	bne.n	8000cde <__lesf2+0x8a>
 8000c82:	0048      	lsls	r0, r1, #1
 8000c84:	3801      	subs	r0, #1
 8000c86:	e011      	b.n	8000cac <__lesf2+0x58>
 8000c88:	2d00      	cmp	r5, #0
 8000c8a:	d10e      	bne.n	8000caa <__lesf2+0x56>
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	d101      	bne.n	8000c94 <__lesf2+0x40>
 8000c90:	2c00      	cmp	r4, #0
 8000c92:	d0f6      	beq.n	8000c82 <__lesf2+0x2e>
 8000c94:	428b      	cmp	r3, r1
 8000c96:	d10c      	bne.n	8000cb2 <__lesf2+0x5e>
 8000c98:	0058      	lsls	r0, r3, #1
 8000c9a:	3801      	subs	r0, #1
 8000c9c:	e006      	b.n	8000cac <__lesf2+0x58>
 8000c9e:	2c00      	cmp	r4, #0
 8000ca0:	d103      	bne.n	8000caa <__lesf2+0x56>
 8000ca2:	28ff      	cmp	r0, #255	@ 0xff
 8000ca4:	d105      	bne.n	8000cb2 <__lesf2+0x5e>
 8000ca6:	2d00      	cmp	r5, #0
 8000ca8:	d015      	beq.n	8000cd6 <__lesf2+0x82>
 8000caa:	2002      	movs	r0, #2
 8000cac:	bd30      	pop	{r4, r5, pc}
 8000cae:	2800      	cmp	r0, #0
 8000cb0:	d106      	bne.n	8000cc0 <__lesf2+0x6c>
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	425b      	negs	r3, r3
 8000cb6:	4318      	orrs	r0, r3
 8000cb8:	e7f8      	b.n	8000cac <__lesf2+0x58>
 8000cba:	2c00      	cmp	r4, #0
 8000cbc:	d0f6      	beq.n	8000cac <__lesf2+0x58>
 8000cbe:	e7f8      	b.n	8000cb2 <__lesf2+0x5e>
 8000cc0:	428b      	cmp	r3, r1
 8000cc2:	d1f6      	bne.n	8000cb2 <__lesf2+0x5e>
 8000cc4:	4282      	cmp	r2, r0
 8000cc6:	dcf4      	bgt.n	8000cb2 <__lesf2+0x5e>
 8000cc8:	dbe6      	blt.n	8000c98 <__lesf2+0x44>
 8000cca:	42ac      	cmp	r4, r5
 8000ccc:	d8f1      	bhi.n	8000cb2 <__lesf2+0x5e>
 8000cce:	2000      	movs	r0, #0
 8000cd0:	42ac      	cmp	r4, r5
 8000cd2:	d2eb      	bcs.n	8000cac <__lesf2+0x58>
 8000cd4:	e7e0      	b.n	8000c98 <__lesf2+0x44>
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	d1ea      	bne.n	8000cb2 <__lesf2+0x5e>
 8000cdc:	e7e6      	b.n	8000cac <__lesf2+0x58>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d1e7      	bne.n	8000cb2 <__lesf2+0x5e>
 8000ce2:	e7f2      	b.n	8000cca <__lesf2+0x76>

08000ce4 <__aeabi_fmul>:
 8000ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ce6:	464f      	mov	r7, r9
 8000ce8:	4646      	mov	r6, r8
 8000cea:	46d6      	mov	lr, sl
 8000cec:	0044      	lsls	r4, r0, #1
 8000cee:	b5c0      	push	{r6, r7, lr}
 8000cf0:	0246      	lsls	r6, r0, #9
 8000cf2:	1c0f      	adds	r7, r1, #0
 8000cf4:	0a76      	lsrs	r6, r6, #9
 8000cf6:	0e24      	lsrs	r4, r4, #24
 8000cf8:	0fc5      	lsrs	r5, r0, #31
 8000cfa:	2c00      	cmp	r4, #0
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_fmul+0x1c>
 8000cfe:	e0da      	b.n	8000eb6 <__aeabi_fmul+0x1d2>
 8000d00:	2cff      	cmp	r4, #255	@ 0xff
 8000d02:	d074      	beq.n	8000dee <__aeabi_fmul+0x10a>
 8000d04:	2380      	movs	r3, #128	@ 0x80
 8000d06:	00f6      	lsls	r6, r6, #3
 8000d08:	04db      	lsls	r3, r3, #19
 8000d0a:	431e      	orrs	r6, r3
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4699      	mov	r9, r3
 8000d10:	469a      	mov	sl, r3
 8000d12:	3c7f      	subs	r4, #127	@ 0x7f
 8000d14:	027b      	lsls	r3, r7, #9
 8000d16:	0a5b      	lsrs	r3, r3, #9
 8000d18:	4698      	mov	r8, r3
 8000d1a:	007b      	lsls	r3, r7, #1
 8000d1c:	0e1b      	lsrs	r3, r3, #24
 8000d1e:	0fff      	lsrs	r7, r7, #31
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d074      	beq.n	8000e0e <__aeabi_fmul+0x12a>
 8000d24:	2bff      	cmp	r3, #255	@ 0xff
 8000d26:	d100      	bne.n	8000d2a <__aeabi_fmul+0x46>
 8000d28:	e08e      	b.n	8000e48 <__aeabi_fmul+0x164>
 8000d2a:	4642      	mov	r2, r8
 8000d2c:	2180      	movs	r1, #128	@ 0x80
 8000d2e:	00d2      	lsls	r2, r2, #3
 8000d30:	04c9      	lsls	r1, r1, #19
 8000d32:	4311      	orrs	r1, r2
 8000d34:	3b7f      	subs	r3, #127	@ 0x7f
 8000d36:	002a      	movs	r2, r5
 8000d38:	18e4      	adds	r4, r4, r3
 8000d3a:	464b      	mov	r3, r9
 8000d3c:	407a      	eors	r2, r7
 8000d3e:	4688      	mov	r8, r1
 8000d40:	b2d2      	uxtb	r2, r2
 8000d42:	2b0a      	cmp	r3, #10
 8000d44:	dc75      	bgt.n	8000e32 <__aeabi_fmul+0x14e>
 8000d46:	464b      	mov	r3, r9
 8000d48:	2000      	movs	r0, #0
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	dd0f      	ble.n	8000d6e <__aeabi_fmul+0x8a>
 8000d4e:	4649      	mov	r1, r9
 8000d50:	2301      	movs	r3, #1
 8000d52:	408b      	lsls	r3, r1
 8000d54:	21a6      	movs	r1, #166	@ 0xa6
 8000d56:	00c9      	lsls	r1, r1, #3
 8000d58:	420b      	tst	r3, r1
 8000d5a:	d169      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000d5c:	2190      	movs	r1, #144	@ 0x90
 8000d5e:	0089      	lsls	r1, r1, #2
 8000d60:	420b      	tst	r3, r1
 8000d62:	d000      	beq.n	8000d66 <__aeabi_fmul+0x82>
 8000d64:	e100      	b.n	8000f68 <__aeabi_fmul+0x284>
 8000d66:	2188      	movs	r1, #136	@ 0x88
 8000d68:	4219      	tst	r1, r3
 8000d6a:	d000      	beq.n	8000d6e <__aeabi_fmul+0x8a>
 8000d6c:	e0f5      	b.n	8000f5a <__aeabi_fmul+0x276>
 8000d6e:	4641      	mov	r1, r8
 8000d70:	0409      	lsls	r1, r1, #16
 8000d72:	0c09      	lsrs	r1, r1, #16
 8000d74:	4643      	mov	r3, r8
 8000d76:	0008      	movs	r0, r1
 8000d78:	0c35      	lsrs	r5, r6, #16
 8000d7a:	0436      	lsls	r6, r6, #16
 8000d7c:	0c1b      	lsrs	r3, r3, #16
 8000d7e:	0c36      	lsrs	r6, r6, #16
 8000d80:	4370      	muls	r0, r6
 8000d82:	4369      	muls	r1, r5
 8000d84:	435e      	muls	r6, r3
 8000d86:	435d      	muls	r5, r3
 8000d88:	1876      	adds	r6, r6, r1
 8000d8a:	0c03      	lsrs	r3, r0, #16
 8000d8c:	199b      	adds	r3, r3, r6
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d903      	bls.n	8000d9a <__aeabi_fmul+0xb6>
 8000d92:	2180      	movs	r1, #128	@ 0x80
 8000d94:	0249      	lsls	r1, r1, #9
 8000d96:	468c      	mov	ip, r1
 8000d98:	4465      	add	r5, ip
 8000d9a:	0400      	lsls	r0, r0, #16
 8000d9c:	0419      	lsls	r1, r3, #16
 8000d9e:	0c00      	lsrs	r0, r0, #16
 8000da0:	1809      	adds	r1, r1, r0
 8000da2:	018e      	lsls	r6, r1, #6
 8000da4:	1e70      	subs	r0, r6, #1
 8000da6:	4186      	sbcs	r6, r0
 8000da8:	0c1b      	lsrs	r3, r3, #16
 8000daa:	0e89      	lsrs	r1, r1, #26
 8000dac:	195b      	adds	r3, r3, r5
 8000dae:	430e      	orrs	r6, r1
 8000db0:	019b      	lsls	r3, r3, #6
 8000db2:	431e      	orrs	r6, r3
 8000db4:	011b      	lsls	r3, r3, #4
 8000db6:	d46c      	bmi.n	8000e92 <__aeabi_fmul+0x1ae>
 8000db8:	0023      	movs	r3, r4
 8000dba:	337f      	adds	r3, #127	@ 0x7f
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	dc00      	bgt.n	8000dc2 <__aeabi_fmul+0xde>
 8000dc0:	e0b1      	b.n	8000f26 <__aeabi_fmul+0x242>
 8000dc2:	0015      	movs	r5, r2
 8000dc4:	0771      	lsls	r1, r6, #29
 8000dc6:	d00b      	beq.n	8000de0 <__aeabi_fmul+0xfc>
 8000dc8:	200f      	movs	r0, #15
 8000dca:	0021      	movs	r1, r4
 8000dcc:	4030      	ands	r0, r6
 8000dce:	2804      	cmp	r0, #4
 8000dd0:	d006      	beq.n	8000de0 <__aeabi_fmul+0xfc>
 8000dd2:	3604      	adds	r6, #4
 8000dd4:	0132      	lsls	r2, r6, #4
 8000dd6:	d503      	bpl.n	8000de0 <__aeabi_fmul+0xfc>
 8000dd8:	4b6e      	ldr	r3, [pc, #440]	@ (8000f94 <__aeabi_fmul+0x2b0>)
 8000dda:	401e      	ands	r6, r3
 8000ddc:	000b      	movs	r3, r1
 8000dde:	3380      	adds	r3, #128	@ 0x80
 8000de0:	2bfe      	cmp	r3, #254	@ 0xfe
 8000de2:	dd00      	ble.n	8000de6 <__aeabi_fmul+0x102>
 8000de4:	e0bd      	b.n	8000f62 <__aeabi_fmul+0x27e>
 8000de6:	01b2      	lsls	r2, r6, #6
 8000de8:	0a52      	lsrs	r2, r2, #9
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	e048      	b.n	8000e80 <__aeabi_fmul+0x19c>
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	d000      	beq.n	8000df4 <__aeabi_fmul+0x110>
 8000df2:	e092      	b.n	8000f1a <__aeabi_fmul+0x236>
 8000df4:	2308      	movs	r3, #8
 8000df6:	4699      	mov	r9, r3
 8000df8:	3b06      	subs	r3, #6
 8000dfa:	469a      	mov	sl, r3
 8000dfc:	027b      	lsls	r3, r7, #9
 8000dfe:	0a5b      	lsrs	r3, r3, #9
 8000e00:	4698      	mov	r8, r3
 8000e02:	007b      	lsls	r3, r7, #1
 8000e04:	24ff      	movs	r4, #255	@ 0xff
 8000e06:	0e1b      	lsrs	r3, r3, #24
 8000e08:	0fff      	lsrs	r7, r7, #31
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d18a      	bne.n	8000d24 <__aeabi_fmul+0x40>
 8000e0e:	4642      	mov	r2, r8
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	d164      	bne.n	8000ede <__aeabi_fmul+0x1fa>
 8000e14:	4649      	mov	r1, r9
 8000e16:	3201      	adds	r2, #1
 8000e18:	4311      	orrs	r1, r2
 8000e1a:	4689      	mov	r9, r1
 8000e1c:	290a      	cmp	r1, #10
 8000e1e:	dc08      	bgt.n	8000e32 <__aeabi_fmul+0x14e>
 8000e20:	407d      	eors	r5, r7
 8000e22:	2001      	movs	r0, #1
 8000e24:	b2ea      	uxtb	r2, r5
 8000e26:	2902      	cmp	r1, #2
 8000e28:	dc91      	bgt.n	8000d4e <__aeabi_fmul+0x6a>
 8000e2a:	0015      	movs	r5, r2
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	e027      	b.n	8000e80 <__aeabi_fmul+0x19c>
 8000e30:	0015      	movs	r5, r2
 8000e32:	4653      	mov	r3, sl
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d100      	bne.n	8000e3a <__aeabi_fmul+0x156>
 8000e38:	e093      	b.n	8000f62 <__aeabi_fmul+0x27e>
 8000e3a:	2b03      	cmp	r3, #3
 8000e3c:	d01a      	beq.n	8000e74 <__aeabi_fmul+0x190>
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d12c      	bne.n	8000e9c <__aeabi_fmul+0x1b8>
 8000e42:	2300      	movs	r3, #0
 8000e44:	2200      	movs	r2, #0
 8000e46:	e01b      	b.n	8000e80 <__aeabi_fmul+0x19c>
 8000e48:	4643      	mov	r3, r8
 8000e4a:	34ff      	adds	r4, #255	@ 0xff
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d055      	beq.n	8000efc <__aeabi_fmul+0x218>
 8000e50:	2103      	movs	r1, #3
 8000e52:	464b      	mov	r3, r9
 8000e54:	430b      	orrs	r3, r1
 8000e56:	0019      	movs	r1, r3
 8000e58:	2b0a      	cmp	r3, #10
 8000e5a:	dc00      	bgt.n	8000e5e <__aeabi_fmul+0x17a>
 8000e5c:	e092      	b.n	8000f84 <__aeabi_fmul+0x2a0>
 8000e5e:	2b0f      	cmp	r3, #15
 8000e60:	d000      	beq.n	8000e64 <__aeabi_fmul+0x180>
 8000e62:	e08c      	b.n	8000f7e <__aeabi_fmul+0x29a>
 8000e64:	2280      	movs	r2, #128	@ 0x80
 8000e66:	03d2      	lsls	r2, r2, #15
 8000e68:	4216      	tst	r6, r2
 8000e6a:	d003      	beq.n	8000e74 <__aeabi_fmul+0x190>
 8000e6c:	4643      	mov	r3, r8
 8000e6e:	4213      	tst	r3, r2
 8000e70:	d100      	bne.n	8000e74 <__aeabi_fmul+0x190>
 8000e72:	e07d      	b.n	8000f70 <__aeabi_fmul+0x28c>
 8000e74:	2280      	movs	r2, #128	@ 0x80
 8000e76:	03d2      	lsls	r2, r2, #15
 8000e78:	4332      	orrs	r2, r6
 8000e7a:	0252      	lsls	r2, r2, #9
 8000e7c:	0a52      	lsrs	r2, r2, #9
 8000e7e:	23ff      	movs	r3, #255	@ 0xff
 8000e80:	05d8      	lsls	r0, r3, #23
 8000e82:	07ed      	lsls	r5, r5, #31
 8000e84:	4310      	orrs	r0, r2
 8000e86:	4328      	orrs	r0, r5
 8000e88:	bce0      	pop	{r5, r6, r7}
 8000e8a:	46ba      	mov	sl, r7
 8000e8c:	46b1      	mov	r9, r6
 8000e8e:	46a8      	mov	r8, r5
 8000e90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e92:	2301      	movs	r3, #1
 8000e94:	0015      	movs	r5, r2
 8000e96:	0871      	lsrs	r1, r6, #1
 8000e98:	401e      	ands	r6, r3
 8000e9a:	430e      	orrs	r6, r1
 8000e9c:	0023      	movs	r3, r4
 8000e9e:	3380      	adds	r3, #128	@ 0x80
 8000ea0:	1c61      	adds	r1, r4, #1
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	dd41      	ble.n	8000f2a <__aeabi_fmul+0x246>
 8000ea6:	0772      	lsls	r2, r6, #29
 8000ea8:	d094      	beq.n	8000dd4 <__aeabi_fmul+0xf0>
 8000eaa:	220f      	movs	r2, #15
 8000eac:	4032      	ands	r2, r6
 8000eae:	2a04      	cmp	r2, #4
 8000eb0:	d000      	beq.n	8000eb4 <__aeabi_fmul+0x1d0>
 8000eb2:	e78e      	b.n	8000dd2 <__aeabi_fmul+0xee>
 8000eb4:	e78e      	b.n	8000dd4 <__aeabi_fmul+0xf0>
 8000eb6:	2e00      	cmp	r6, #0
 8000eb8:	d105      	bne.n	8000ec6 <__aeabi_fmul+0x1e2>
 8000eba:	2304      	movs	r3, #4
 8000ebc:	4699      	mov	r9, r3
 8000ebe:	3b03      	subs	r3, #3
 8000ec0:	2400      	movs	r4, #0
 8000ec2:	469a      	mov	sl, r3
 8000ec4:	e726      	b.n	8000d14 <__aeabi_fmul+0x30>
 8000ec6:	0030      	movs	r0, r6
 8000ec8:	f002 fac8 	bl	800345c <__clzsi2>
 8000ecc:	2476      	movs	r4, #118	@ 0x76
 8000ece:	1f43      	subs	r3, r0, #5
 8000ed0:	409e      	lsls	r6, r3
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	4264      	negs	r4, r4
 8000ed6:	4699      	mov	r9, r3
 8000ed8:	469a      	mov	sl, r3
 8000eda:	1a24      	subs	r4, r4, r0
 8000edc:	e71a      	b.n	8000d14 <__aeabi_fmul+0x30>
 8000ede:	4640      	mov	r0, r8
 8000ee0:	f002 fabc 	bl	800345c <__clzsi2>
 8000ee4:	464b      	mov	r3, r9
 8000ee6:	1a24      	subs	r4, r4, r0
 8000ee8:	3c76      	subs	r4, #118	@ 0x76
 8000eea:	2b0a      	cmp	r3, #10
 8000eec:	dca1      	bgt.n	8000e32 <__aeabi_fmul+0x14e>
 8000eee:	4643      	mov	r3, r8
 8000ef0:	3805      	subs	r0, #5
 8000ef2:	4083      	lsls	r3, r0
 8000ef4:	407d      	eors	r5, r7
 8000ef6:	4698      	mov	r8, r3
 8000ef8:	b2ea      	uxtb	r2, r5
 8000efa:	e724      	b.n	8000d46 <__aeabi_fmul+0x62>
 8000efc:	464a      	mov	r2, r9
 8000efe:	3302      	adds	r3, #2
 8000f00:	4313      	orrs	r3, r2
 8000f02:	002a      	movs	r2, r5
 8000f04:	407a      	eors	r2, r7
 8000f06:	b2d2      	uxtb	r2, r2
 8000f08:	2b0a      	cmp	r3, #10
 8000f0a:	dc92      	bgt.n	8000e32 <__aeabi_fmul+0x14e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	0015      	movs	r5, r2
 8000f10:	2900      	cmp	r1, #0
 8000f12:	d026      	beq.n	8000f62 <__aeabi_fmul+0x27e>
 8000f14:	4699      	mov	r9, r3
 8000f16:	2002      	movs	r0, #2
 8000f18:	e719      	b.n	8000d4e <__aeabi_fmul+0x6a>
 8000f1a:	230c      	movs	r3, #12
 8000f1c:	4699      	mov	r9, r3
 8000f1e:	3b09      	subs	r3, #9
 8000f20:	24ff      	movs	r4, #255	@ 0xff
 8000f22:	469a      	mov	sl, r3
 8000f24:	e6f6      	b.n	8000d14 <__aeabi_fmul+0x30>
 8000f26:	0015      	movs	r5, r2
 8000f28:	0021      	movs	r1, r4
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b1b      	cmp	r3, #27
 8000f30:	dd00      	ble.n	8000f34 <__aeabi_fmul+0x250>
 8000f32:	e786      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f34:	319e      	adds	r1, #158	@ 0x9e
 8000f36:	0032      	movs	r2, r6
 8000f38:	408e      	lsls	r6, r1
 8000f3a:	40da      	lsrs	r2, r3
 8000f3c:	1e73      	subs	r3, r6, #1
 8000f3e:	419e      	sbcs	r6, r3
 8000f40:	4332      	orrs	r2, r6
 8000f42:	0753      	lsls	r3, r2, #29
 8000f44:	d004      	beq.n	8000f50 <__aeabi_fmul+0x26c>
 8000f46:	230f      	movs	r3, #15
 8000f48:	4013      	ands	r3, r2
 8000f4a:	2b04      	cmp	r3, #4
 8000f4c:	d000      	beq.n	8000f50 <__aeabi_fmul+0x26c>
 8000f4e:	3204      	adds	r2, #4
 8000f50:	0153      	lsls	r3, r2, #5
 8000f52:	d510      	bpl.n	8000f76 <__aeabi_fmul+0x292>
 8000f54:	2301      	movs	r3, #1
 8000f56:	2200      	movs	r2, #0
 8000f58:	e792      	b.n	8000e80 <__aeabi_fmul+0x19c>
 8000f5a:	003d      	movs	r5, r7
 8000f5c:	4646      	mov	r6, r8
 8000f5e:	4682      	mov	sl, r0
 8000f60:	e767      	b.n	8000e32 <__aeabi_fmul+0x14e>
 8000f62:	23ff      	movs	r3, #255	@ 0xff
 8000f64:	2200      	movs	r2, #0
 8000f66:	e78b      	b.n	8000e80 <__aeabi_fmul+0x19c>
 8000f68:	2280      	movs	r2, #128	@ 0x80
 8000f6a:	2500      	movs	r5, #0
 8000f6c:	03d2      	lsls	r2, r2, #15
 8000f6e:	e786      	b.n	8000e7e <__aeabi_fmul+0x19a>
 8000f70:	003d      	movs	r5, r7
 8000f72:	431a      	orrs	r2, r3
 8000f74:	e783      	b.n	8000e7e <__aeabi_fmul+0x19a>
 8000f76:	0192      	lsls	r2, r2, #6
 8000f78:	2300      	movs	r3, #0
 8000f7a:	0a52      	lsrs	r2, r2, #9
 8000f7c:	e780      	b.n	8000e80 <__aeabi_fmul+0x19c>
 8000f7e:	003d      	movs	r5, r7
 8000f80:	4646      	mov	r6, r8
 8000f82:	e777      	b.n	8000e74 <__aeabi_fmul+0x190>
 8000f84:	002a      	movs	r2, r5
 8000f86:	2301      	movs	r3, #1
 8000f88:	407a      	eors	r2, r7
 8000f8a:	408b      	lsls	r3, r1
 8000f8c:	2003      	movs	r0, #3
 8000f8e:	b2d2      	uxtb	r2, r2
 8000f90:	e6e9      	b.n	8000d66 <__aeabi_fmul+0x82>
 8000f92:	46c0      	nop			@ (mov r8, r8)
 8000f94:	f7ffffff 	.word	0xf7ffffff

08000f98 <__aeabi_fsub>:
 8000f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f9a:	4647      	mov	r7, r8
 8000f9c:	46ce      	mov	lr, r9
 8000f9e:	0243      	lsls	r3, r0, #9
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	0a5f      	lsrs	r7, r3, #9
 8000fa4:	099b      	lsrs	r3, r3, #6
 8000fa6:	0045      	lsls	r5, r0, #1
 8000fa8:	004a      	lsls	r2, r1, #1
 8000faa:	469c      	mov	ip, r3
 8000fac:	024b      	lsls	r3, r1, #9
 8000fae:	0fc4      	lsrs	r4, r0, #31
 8000fb0:	0fce      	lsrs	r6, r1, #31
 8000fb2:	0e2d      	lsrs	r5, r5, #24
 8000fb4:	0a58      	lsrs	r0, r3, #9
 8000fb6:	0e12      	lsrs	r2, r2, #24
 8000fb8:	0999      	lsrs	r1, r3, #6
 8000fba:	2aff      	cmp	r2, #255	@ 0xff
 8000fbc:	d06b      	beq.n	8001096 <__aeabi_fsub+0xfe>
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	405e      	eors	r6, r3
 8000fc2:	1aab      	subs	r3, r5, r2
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d04b      	beq.n	8001060 <__aeabi_fsub+0xc8>
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	dc00      	bgt.n	8000fce <__aeabi_fsub+0x36>
 8000fcc:	e0ff      	b.n	80011ce <__aeabi_fsub+0x236>
 8000fce:	2a00      	cmp	r2, #0
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_fsub+0x3c>
 8000fd2:	e088      	b.n	80010e6 <__aeabi_fsub+0x14e>
 8000fd4:	2dff      	cmp	r5, #255	@ 0xff
 8000fd6:	d100      	bne.n	8000fda <__aeabi_fsub+0x42>
 8000fd8:	e0ef      	b.n	80011ba <__aeabi_fsub+0x222>
 8000fda:	2280      	movs	r2, #128	@ 0x80
 8000fdc:	04d2      	lsls	r2, r2, #19
 8000fde:	4311      	orrs	r1, r2
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	2b1b      	cmp	r3, #27
 8000fe4:	dc08      	bgt.n	8000ff8 <__aeabi_fsub+0x60>
 8000fe6:	0008      	movs	r0, r1
 8000fe8:	2220      	movs	r2, #32
 8000fea:	40d8      	lsrs	r0, r3
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	4099      	lsls	r1, r3
 8000ff0:	000b      	movs	r3, r1
 8000ff2:	1e5a      	subs	r2, r3, #1
 8000ff4:	4193      	sbcs	r3, r2
 8000ff6:	4318      	orrs	r0, r3
 8000ff8:	4663      	mov	r3, ip
 8000ffa:	1a1b      	subs	r3, r3, r0
 8000ffc:	469c      	mov	ip, r3
 8000ffe:	4663      	mov	r3, ip
 8001000:	015b      	lsls	r3, r3, #5
 8001002:	d400      	bmi.n	8001006 <__aeabi_fsub+0x6e>
 8001004:	e0cd      	b.n	80011a2 <__aeabi_fsub+0x20a>
 8001006:	4663      	mov	r3, ip
 8001008:	019f      	lsls	r7, r3, #6
 800100a:	09bf      	lsrs	r7, r7, #6
 800100c:	0038      	movs	r0, r7
 800100e:	f002 fa25 	bl	800345c <__clzsi2>
 8001012:	003b      	movs	r3, r7
 8001014:	3805      	subs	r0, #5
 8001016:	4083      	lsls	r3, r0
 8001018:	4285      	cmp	r5, r0
 800101a:	dc00      	bgt.n	800101e <__aeabi_fsub+0x86>
 800101c:	e0a2      	b.n	8001164 <__aeabi_fsub+0x1cc>
 800101e:	4ab7      	ldr	r2, [pc, #732]	@ (80012fc <__aeabi_fsub+0x364>)
 8001020:	1a2d      	subs	r5, r5, r0
 8001022:	401a      	ands	r2, r3
 8001024:	4694      	mov	ip, r2
 8001026:	075a      	lsls	r2, r3, #29
 8001028:	d100      	bne.n	800102c <__aeabi_fsub+0x94>
 800102a:	e0c3      	b.n	80011b4 <__aeabi_fsub+0x21c>
 800102c:	220f      	movs	r2, #15
 800102e:	4013      	ands	r3, r2
 8001030:	2b04      	cmp	r3, #4
 8001032:	d100      	bne.n	8001036 <__aeabi_fsub+0x9e>
 8001034:	e0be      	b.n	80011b4 <__aeabi_fsub+0x21c>
 8001036:	2304      	movs	r3, #4
 8001038:	4698      	mov	r8, r3
 800103a:	44c4      	add	ip, r8
 800103c:	4663      	mov	r3, ip
 800103e:	015b      	lsls	r3, r3, #5
 8001040:	d400      	bmi.n	8001044 <__aeabi_fsub+0xac>
 8001042:	e0b7      	b.n	80011b4 <__aeabi_fsub+0x21c>
 8001044:	1c68      	adds	r0, r5, #1
 8001046:	2dfe      	cmp	r5, #254	@ 0xfe
 8001048:	d000      	beq.n	800104c <__aeabi_fsub+0xb4>
 800104a:	e0a5      	b.n	8001198 <__aeabi_fsub+0x200>
 800104c:	20ff      	movs	r0, #255	@ 0xff
 800104e:	2200      	movs	r2, #0
 8001050:	05c0      	lsls	r0, r0, #23
 8001052:	4310      	orrs	r0, r2
 8001054:	07e4      	lsls	r4, r4, #31
 8001056:	4320      	orrs	r0, r4
 8001058:	bcc0      	pop	{r6, r7}
 800105a:	46b9      	mov	r9, r7
 800105c:	46b0      	mov	r8, r6
 800105e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001060:	2b00      	cmp	r3, #0
 8001062:	dc00      	bgt.n	8001066 <__aeabi_fsub+0xce>
 8001064:	e1eb      	b.n	800143e <__aeabi_fsub+0x4a6>
 8001066:	2a00      	cmp	r2, #0
 8001068:	d046      	beq.n	80010f8 <__aeabi_fsub+0x160>
 800106a:	2dff      	cmp	r5, #255	@ 0xff
 800106c:	d100      	bne.n	8001070 <__aeabi_fsub+0xd8>
 800106e:	e0a4      	b.n	80011ba <__aeabi_fsub+0x222>
 8001070:	2280      	movs	r2, #128	@ 0x80
 8001072:	04d2      	lsls	r2, r2, #19
 8001074:	4311      	orrs	r1, r2
 8001076:	2b1b      	cmp	r3, #27
 8001078:	dc00      	bgt.n	800107c <__aeabi_fsub+0xe4>
 800107a:	e0fb      	b.n	8001274 <__aeabi_fsub+0x2dc>
 800107c:	2305      	movs	r3, #5
 800107e:	4698      	mov	r8, r3
 8001080:	002b      	movs	r3, r5
 8001082:	44c4      	add	ip, r8
 8001084:	4662      	mov	r2, ip
 8001086:	08d7      	lsrs	r7, r2, #3
 8001088:	2bff      	cmp	r3, #255	@ 0xff
 800108a:	d100      	bne.n	800108e <__aeabi_fsub+0xf6>
 800108c:	e095      	b.n	80011ba <__aeabi_fsub+0x222>
 800108e:	027a      	lsls	r2, r7, #9
 8001090:	0a52      	lsrs	r2, r2, #9
 8001092:	b2d8      	uxtb	r0, r3
 8001094:	e7dc      	b.n	8001050 <__aeabi_fsub+0xb8>
 8001096:	002b      	movs	r3, r5
 8001098:	3bff      	subs	r3, #255	@ 0xff
 800109a:	4699      	mov	r9, r3
 800109c:	2900      	cmp	r1, #0
 800109e:	d118      	bne.n	80010d2 <__aeabi_fsub+0x13a>
 80010a0:	2301      	movs	r3, #1
 80010a2:	405e      	eors	r6, r3
 80010a4:	42b4      	cmp	r4, r6
 80010a6:	d100      	bne.n	80010aa <__aeabi_fsub+0x112>
 80010a8:	e0ca      	b.n	8001240 <__aeabi_fsub+0x2a8>
 80010aa:	464b      	mov	r3, r9
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d02d      	beq.n	800110c <__aeabi_fsub+0x174>
 80010b0:	2d00      	cmp	r5, #0
 80010b2:	d000      	beq.n	80010b6 <__aeabi_fsub+0x11e>
 80010b4:	e13c      	b.n	8001330 <__aeabi_fsub+0x398>
 80010b6:	23ff      	movs	r3, #255	@ 0xff
 80010b8:	4664      	mov	r4, ip
 80010ba:	2c00      	cmp	r4, #0
 80010bc:	d100      	bne.n	80010c0 <__aeabi_fsub+0x128>
 80010be:	e15f      	b.n	8001380 <__aeabi_fsub+0x3e8>
 80010c0:	1e5d      	subs	r5, r3, #1
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d100      	bne.n	80010c8 <__aeabi_fsub+0x130>
 80010c6:	e174      	b.n	80013b2 <__aeabi_fsub+0x41a>
 80010c8:	0034      	movs	r4, r6
 80010ca:	2bff      	cmp	r3, #255	@ 0xff
 80010cc:	d074      	beq.n	80011b8 <__aeabi_fsub+0x220>
 80010ce:	002b      	movs	r3, r5
 80010d0:	e103      	b.n	80012da <__aeabi_fsub+0x342>
 80010d2:	42b4      	cmp	r4, r6
 80010d4:	d100      	bne.n	80010d8 <__aeabi_fsub+0x140>
 80010d6:	e09c      	b.n	8001212 <__aeabi_fsub+0x27a>
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d017      	beq.n	800110c <__aeabi_fsub+0x174>
 80010dc:	2d00      	cmp	r5, #0
 80010de:	d0ea      	beq.n	80010b6 <__aeabi_fsub+0x11e>
 80010e0:	0007      	movs	r7, r0
 80010e2:	0034      	movs	r4, r6
 80010e4:	e06c      	b.n	80011c0 <__aeabi_fsub+0x228>
 80010e6:	2900      	cmp	r1, #0
 80010e8:	d0cc      	beq.n	8001084 <__aeabi_fsub+0xec>
 80010ea:	1e5a      	subs	r2, r3, #1
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d02b      	beq.n	8001148 <__aeabi_fsub+0x1b0>
 80010f0:	2bff      	cmp	r3, #255	@ 0xff
 80010f2:	d062      	beq.n	80011ba <__aeabi_fsub+0x222>
 80010f4:	0013      	movs	r3, r2
 80010f6:	e773      	b.n	8000fe0 <__aeabi_fsub+0x48>
 80010f8:	2900      	cmp	r1, #0
 80010fa:	d0c3      	beq.n	8001084 <__aeabi_fsub+0xec>
 80010fc:	1e5a      	subs	r2, r3, #1
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d100      	bne.n	8001104 <__aeabi_fsub+0x16c>
 8001102:	e11e      	b.n	8001342 <__aeabi_fsub+0x3aa>
 8001104:	2bff      	cmp	r3, #255	@ 0xff
 8001106:	d058      	beq.n	80011ba <__aeabi_fsub+0x222>
 8001108:	0013      	movs	r3, r2
 800110a:	e7b4      	b.n	8001076 <__aeabi_fsub+0xde>
 800110c:	22fe      	movs	r2, #254	@ 0xfe
 800110e:	1c6b      	adds	r3, r5, #1
 8001110:	421a      	tst	r2, r3
 8001112:	d10d      	bne.n	8001130 <__aeabi_fsub+0x198>
 8001114:	2d00      	cmp	r5, #0
 8001116:	d060      	beq.n	80011da <__aeabi_fsub+0x242>
 8001118:	4663      	mov	r3, ip
 800111a:	2b00      	cmp	r3, #0
 800111c:	d000      	beq.n	8001120 <__aeabi_fsub+0x188>
 800111e:	e120      	b.n	8001362 <__aeabi_fsub+0x3ca>
 8001120:	2900      	cmp	r1, #0
 8001122:	d000      	beq.n	8001126 <__aeabi_fsub+0x18e>
 8001124:	e128      	b.n	8001378 <__aeabi_fsub+0x3e0>
 8001126:	2280      	movs	r2, #128	@ 0x80
 8001128:	2400      	movs	r4, #0
 800112a:	20ff      	movs	r0, #255	@ 0xff
 800112c:	03d2      	lsls	r2, r2, #15
 800112e:	e78f      	b.n	8001050 <__aeabi_fsub+0xb8>
 8001130:	4663      	mov	r3, ip
 8001132:	1a5f      	subs	r7, r3, r1
 8001134:	017b      	lsls	r3, r7, #5
 8001136:	d500      	bpl.n	800113a <__aeabi_fsub+0x1a2>
 8001138:	e0fe      	b.n	8001338 <__aeabi_fsub+0x3a0>
 800113a:	2f00      	cmp	r7, #0
 800113c:	d000      	beq.n	8001140 <__aeabi_fsub+0x1a8>
 800113e:	e765      	b.n	800100c <__aeabi_fsub+0x74>
 8001140:	2400      	movs	r4, #0
 8001142:	2000      	movs	r0, #0
 8001144:	2200      	movs	r2, #0
 8001146:	e783      	b.n	8001050 <__aeabi_fsub+0xb8>
 8001148:	4663      	mov	r3, ip
 800114a:	1a59      	subs	r1, r3, r1
 800114c:	014b      	lsls	r3, r1, #5
 800114e:	d400      	bmi.n	8001152 <__aeabi_fsub+0x1ba>
 8001150:	e119      	b.n	8001386 <__aeabi_fsub+0x3ee>
 8001152:	018f      	lsls	r7, r1, #6
 8001154:	09bf      	lsrs	r7, r7, #6
 8001156:	0038      	movs	r0, r7
 8001158:	f002 f980 	bl	800345c <__clzsi2>
 800115c:	003b      	movs	r3, r7
 800115e:	3805      	subs	r0, #5
 8001160:	4083      	lsls	r3, r0
 8001162:	2501      	movs	r5, #1
 8001164:	2220      	movs	r2, #32
 8001166:	1b40      	subs	r0, r0, r5
 8001168:	3001      	adds	r0, #1
 800116a:	1a12      	subs	r2, r2, r0
 800116c:	0019      	movs	r1, r3
 800116e:	4093      	lsls	r3, r2
 8001170:	40c1      	lsrs	r1, r0
 8001172:	1e5a      	subs	r2, r3, #1
 8001174:	4193      	sbcs	r3, r2
 8001176:	4319      	orrs	r1, r3
 8001178:	468c      	mov	ip, r1
 800117a:	1e0b      	subs	r3, r1, #0
 800117c:	d0e1      	beq.n	8001142 <__aeabi_fsub+0x1aa>
 800117e:	075b      	lsls	r3, r3, #29
 8001180:	d100      	bne.n	8001184 <__aeabi_fsub+0x1ec>
 8001182:	e152      	b.n	800142a <__aeabi_fsub+0x492>
 8001184:	230f      	movs	r3, #15
 8001186:	2500      	movs	r5, #0
 8001188:	400b      	ands	r3, r1
 800118a:	2b04      	cmp	r3, #4
 800118c:	d000      	beq.n	8001190 <__aeabi_fsub+0x1f8>
 800118e:	e752      	b.n	8001036 <__aeabi_fsub+0x9e>
 8001190:	2001      	movs	r0, #1
 8001192:	014a      	lsls	r2, r1, #5
 8001194:	d400      	bmi.n	8001198 <__aeabi_fsub+0x200>
 8001196:	e092      	b.n	80012be <__aeabi_fsub+0x326>
 8001198:	b2c0      	uxtb	r0, r0
 800119a:	4663      	mov	r3, ip
 800119c:	019a      	lsls	r2, r3, #6
 800119e:	0a52      	lsrs	r2, r2, #9
 80011a0:	e756      	b.n	8001050 <__aeabi_fsub+0xb8>
 80011a2:	4663      	mov	r3, ip
 80011a4:	075b      	lsls	r3, r3, #29
 80011a6:	d005      	beq.n	80011b4 <__aeabi_fsub+0x21c>
 80011a8:	230f      	movs	r3, #15
 80011aa:	4662      	mov	r2, ip
 80011ac:	4013      	ands	r3, r2
 80011ae:	2b04      	cmp	r3, #4
 80011b0:	d000      	beq.n	80011b4 <__aeabi_fsub+0x21c>
 80011b2:	e740      	b.n	8001036 <__aeabi_fsub+0x9e>
 80011b4:	002b      	movs	r3, r5
 80011b6:	e765      	b.n	8001084 <__aeabi_fsub+0xec>
 80011b8:	0007      	movs	r7, r0
 80011ba:	2f00      	cmp	r7, #0
 80011bc:	d100      	bne.n	80011c0 <__aeabi_fsub+0x228>
 80011be:	e745      	b.n	800104c <__aeabi_fsub+0xb4>
 80011c0:	2280      	movs	r2, #128	@ 0x80
 80011c2:	03d2      	lsls	r2, r2, #15
 80011c4:	433a      	orrs	r2, r7
 80011c6:	0252      	lsls	r2, r2, #9
 80011c8:	20ff      	movs	r0, #255	@ 0xff
 80011ca:	0a52      	lsrs	r2, r2, #9
 80011cc:	e740      	b.n	8001050 <__aeabi_fsub+0xb8>
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d179      	bne.n	80012c6 <__aeabi_fsub+0x32e>
 80011d2:	22fe      	movs	r2, #254	@ 0xfe
 80011d4:	1c6b      	adds	r3, r5, #1
 80011d6:	421a      	tst	r2, r3
 80011d8:	d1aa      	bne.n	8001130 <__aeabi_fsub+0x198>
 80011da:	4663      	mov	r3, ip
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d100      	bne.n	80011e2 <__aeabi_fsub+0x24a>
 80011e0:	e0f5      	b.n	80013ce <__aeabi_fsub+0x436>
 80011e2:	2900      	cmp	r1, #0
 80011e4:	d100      	bne.n	80011e8 <__aeabi_fsub+0x250>
 80011e6:	e0d1      	b.n	800138c <__aeabi_fsub+0x3f4>
 80011e8:	1a5f      	subs	r7, r3, r1
 80011ea:	2380      	movs	r3, #128	@ 0x80
 80011ec:	04db      	lsls	r3, r3, #19
 80011ee:	421f      	tst	r7, r3
 80011f0:	d100      	bne.n	80011f4 <__aeabi_fsub+0x25c>
 80011f2:	e10e      	b.n	8001412 <__aeabi_fsub+0x47a>
 80011f4:	4662      	mov	r2, ip
 80011f6:	2401      	movs	r4, #1
 80011f8:	1a8a      	subs	r2, r1, r2
 80011fa:	4694      	mov	ip, r2
 80011fc:	2000      	movs	r0, #0
 80011fe:	4034      	ands	r4, r6
 8001200:	2a00      	cmp	r2, #0
 8001202:	d100      	bne.n	8001206 <__aeabi_fsub+0x26e>
 8001204:	e724      	b.n	8001050 <__aeabi_fsub+0xb8>
 8001206:	2001      	movs	r0, #1
 8001208:	421a      	tst	r2, r3
 800120a:	d1c6      	bne.n	800119a <__aeabi_fsub+0x202>
 800120c:	2300      	movs	r3, #0
 800120e:	08d7      	lsrs	r7, r2, #3
 8001210:	e73d      	b.n	800108e <__aeabi_fsub+0xf6>
 8001212:	2b00      	cmp	r3, #0
 8001214:	d017      	beq.n	8001246 <__aeabi_fsub+0x2ae>
 8001216:	2d00      	cmp	r5, #0
 8001218:	d000      	beq.n	800121c <__aeabi_fsub+0x284>
 800121a:	e0af      	b.n	800137c <__aeabi_fsub+0x3e4>
 800121c:	23ff      	movs	r3, #255	@ 0xff
 800121e:	4665      	mov	r5, ip
 8001220:	2d00      	cmp	r5, #0
 8001222:	d100      	bne.n	8001226 <__aeabi_fsub+0x28e>
 8001224:	e0ad      	b.n	8001382 <__aeabi_fsub+0x3ea>
 8001226:	1e5e      	subs	r6, r3, #1
 8001228:	2b01      	cmp	r3, #1
 800122a:	d100      	bne.n	800122e <__aeabi_fsub+0x296>
 800122c:	e089      	b.n	8001342 <__aeabi_fsub+0x3aa>
 800122e:	2bff      	cmp	r3, #255	@ 0xff
 8001230:	d0c2      	beq.n	80011b8 <__aeabi_fsub+0x220>
 8001232:	2e1b      	cmp	r6, #27
 8001234:	dc00      	bgt.n	8001238 <__aeabi_fsub+0x2a0>
 8001236:	e0ab      	b.n	8001390 <__aeabi_fsub+0x3f8>
 8001238:	1d4b      	adds	r3, r1, #5
 800123a:	469c      	mov	ip, r3
 800123c:	0013      	movs	r3, r2
 800123e:	e721      	b.n	8001084 <__aeabi_fsub+0xec>
 8001240:	464b      	mov	r3, r9
 8001242:	2b00      	cmp	r3, #0
 8001244:	d170      	bne.n	8001328 <__aeabi_fsub+0x390>
 8001246:	22fe      	movs	r2, #254	@ 0xfe
 8001248:	1c6b      	adds	r3, r5, #1
 800124a:	421a      	tst	r2, r3
 800124c:	d15e      	bne.n	800130c <__aeabi_fsub+0x374>
 800124e:	2d00      	cmp	r5, #0
 8001250:	d000      	beq.n	8001254 <__aeabi_fsub+0x2bc>
 8001252:	e0c3      	b.n	80013dc <__aeabi_fsub+0x444>
 8001254:	4663      	mov	r3, ip
 8001256:	2b00      	cmp	r3, #0
 8001258:	d100      	bne.n	800125c <__aeabi_fsub+0x2c4>
 800125a:	e0d0      	b.n	80013fe <__aeabi_fsub+0x466>
 800125c:	2900      	cmp	r1, #0
 800125e:	d100      	bne.n	8001262 <__aeabi_fsub+0x2ca>
 8001260:	e094      	b.n	800138c <__aeabi_fsub+0x3f4>
 8001262:	000a      	movs	r2, r1
 8001264:	4462      	add	r2, ip
 8001266:	0153      	lsls	r3, r2, #5
 8001268:	d400      	bmi.n	800126c <__aeabi_fsub+0x2d4>
 800126a:	e0d8      	b.n	800141e <__aeabi_fsub+0x486>
 800126c:	0192      	lsls	r2, r2, #6
 800126e:	2001      	movs	r0, #1
 8001270:	0a52      	lsrs	r2, r2, #9
 8001272:	e6ed      	b.n	8001050 <__aeabi_fsub+0xb8>
 8001274:	0008      	movs	r0, r1
 8001276:	2220      	movs	r2, #32
 8001278:	40d8      	lsrs	r0, r3
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	4099      	lsls	r1, r3
 800127e:	000b      	movs	r3, r1
 8001280:	1e5a      	subs	r2, r3, #1
 8001282:	4193      	sbcs	r3, r2
 8001284:	4303      	orrs	r3, r0
 8001286:	449c      	add	ip, r3
 8001288:	4663      	mov	r3, ip
 800128a:	015b      	lsls	r3, r3, #5
 800128c:	d589      	bpl.n	80011a2 <__aeabi_fsub+0x20a>
 800128e:	3501      	adds	r5, #1
 8001290:	2dff      	cmp	r5, #255	@ 0xff
 8001292:	d100      	bne.n	8001296 <__aeabi_fsub+0x2fe>
 8001294:	e6da      	b.n	800104c <__aeabi_fsub+0xb4>
 8001296:	4662      	mov	r2, ip
 8001298:	2301      	movs	r3, #1
 800129a:	4919      	ldr	r1, [pc, #100]	@ (8001300 <__aeabi_fsub+0x368>)
 800129c:	4013      	ands	r3, r2
 800129e:	0852      	lsrs	r2, r2, #1
 80012a0:	400a      	ands	r2, r1
 80012a2:	431a      	orrs	r2, r3
 80012a4:	0013      	movs	r3, r2
 80012a6:	4694      	mov	ip, r2
 80012a8:	075b      	lsls	r3, r3, #29
 80012aa:	d004      	beq.n	80012b6 <__aeabi_fsub+0x31e>
 80012ac:	230f      	movs	r3, #15
 80012ae:	4013      	ands	r3, r2
 80012b0:	2b04      	cmp	r3, #4
 80012b2:	d000      	beq.n	80012b6 <__aeabi_fsub+0x31e>
 80012b4:	e6bf      	b.n	8001036 <__aeabi_fsub+0x9e>
 80012b6:	4663      	mov	r3, ip
 80012b8:	015b      	lsls	r3, r3, #5
 80012ba:	d500      	bpl.n	80012be <__aeabi_fsub+0x326>
 80012bc:	e6c2      	b.n	8001044 <__aeabi_fsub+0xac>
 80012be:	4663      	mov	r3, ip
 80012c0:	08df      	lsrs	r7, r3, #3
 80012c2:	002b      	movs	r3, r5
 80012c4:	e6e3      	b.n	800108e <__aeabi_fsub+0xf6>
 80012c6:	1b53      	subs	r3, r2, r5
 80012c8:	2d00      	cmp	r5, #0
 80012ca:	d100      	bne.n	80012ce <__aeabi_fsub+0x336>
 80012cc:	e6f4      	b.n	80010b8 <__aeabi_fsub+0x120>
 80012ce:	2080      	movs	r0, #128	@ 0x80
 80012d0:	4664      	mov	r4, ip
 80012d2:	04c0      	lsls	r0, r0, #19
 80012d4:	4304      	orrs	r4, r0
 80012d6:	46a4      	mov	ip, r4
 80012d8:	0034      	movs	r4, r6
 80012da:	2001      	movs	r0, #1
 80012dc:	2b1b      	cmp	r3, #27
 80012de:	dc09      	bgt.n	80012f4 <__aeabi_fsub+0x35c>
 80012e0:	2520      	movs	r5, #32
 80012e2:	4660      	mov	r0, ip
 80012e4:	40d8      	lsrs	r0, r3
 80012e6:	1aeb      	subs	r3, r5, r3
 80012e8:	4665      	mov	r5, ip
 80012ea:	409d      	lsls	r5, r3
 80012ec:	002b      	movs	r3, r5
 80012ee:	1e5d      	subs	r5, r3, #1
 80012f0:	41ab      	sbcs	r3, r5
 80012f2:	4318      	orrs	r0, r3
 80012f4:	1a0b      	subs	r3, r1, r0
 80012f6:	469c      	mov	ip, r3
 80012f8:	0015      	movs	r5, r2
 80012fa:	e680      	b.n	8000ffe <__aeabi_fsub+0x66>
 80012fc:	fbffffff 	.word	0xfbffffff
 8001300:	7dffffff 	.word	0x7dffffff
 8001304:	22fe      	movs	r2, #254	@ 0xfe
 8001306:	1c6b      	adds	r3, r5, #1
 8001308:	4213      	tst	r3, r2
 800130a:	d0a3      	beq.n	8001254 <__aeabi_fsub+0x2bc>
 800130c:	2bff      	cmp	r3, #255	@ 0xff
 800130e:	d100      	bne.n	8001312 <__aeabi_fsub+0x37a>
 8001310:	e69c      	b.n	800104c <__aeabi_fsub+0xb4>
 8001312:	4461      	add	r1, ip
 8001314:	0849      	lsrs	r1, r1, #1
 8001316:	074a      	lsls	r2, r1, #29
 8001318:	d049      	beq.n	80013ae <__aeabi_fsub+0x416>
 800131a:	220f      	movs	r2, #15
 800131c:	400a      	ands	r2, r1
 800131e:	2a04      	cmp	r2, #4
 8001320:	d045      	beq.n	80013ae <__aeabi_fsub+0x416>
 8001322:	1d0a      	adds	r2, r1, #4
 8001324:	4694      	mov	ip, r2
 8001326:	e6ad      	b.n	8001084 <__aeabi_fsub+0xec>
 8001328:	2d00      	cmp	r5, #0
 800132a:	d100      	bne.n	800132e <__aeabi_fsub+0x396>
 800132c:	e776      	b.n	800121c <__aeabi_fsub+0x284>
 800132e:	e68d      	b.n	800104c <__aeabi_fsub+0xb4>
 8001330:	0034      	movs	r4, r6
 8001332:	20ff      	movs	r0, #255	@ 0xff
 8001334:	2200      	movs	r2, #0
 8001336:	e68b      	b.n	8001050 <__aeabi_fsub+0xb8>
 8001338:	4663      	mov	r3, ip
 800133a:	2401      	movs	r4, #1
 800133c:	1acf      	subs	r7, r1, r3
 800133e:	4034      	ands	r4, r6
 8001340:	e664      	b.n	800100c <__aeabi_fsub+0x74>
 8001342:	4461      	add	r1, ip
 8001344:	014b      	lsls	r3, r1, #5
 8001346:	d56d      	bpl.n	8001424 <__aeabi_fsub+0x48c>
 8001348:	0848      	lsrs	r0, r1, #1
 800134a:	4944      	ldr	r1, [pc, #272]	@ (800145c <__aeabi_fsub+0x4c4>)
 800134c:	4001      	ands	r1, r0
 800134e:	0743      	lsls	r3, r0, #29
 8001350:	d02c      	beq.n	80013ac <__aeabi_fsub+0x414>
 8001352:	230f      	movs	r3, #15
 8001354:	4003      	ands	r3, r0
 8001356:	2b04      	cmp	r3, #4
 8001358:	d028      	beq.n	80013ac <__aeabi_fsub+0x414>
 800135a:	1d0b      	adds	r3, r1, #4
 800135c:	469c      	mov	ip, r3
 800135e:	2302      	movs	r3, #2
 8001360:	e690      	b.n	8001084 <__aeabi_fsub+0xec>
 8001362:	2900      	cmp	r1, #0
 8001364:	d100      	bne.n	8001368 <__aeabi_fsub+0x3d0>
 8001366:	e72b      	b.n	80011c0 <__aeabi_fsub+0x228>
 8001368:	2380      	movs	r3, #128	@ 0x80
 800136a:	03db      	lsls	r3, r3, #15
 800136c:	429f      	cmp	r7, r3
 800136e:	d200      	bcs.n	8001372 <__aeabi_fsub+0x3da>
 8001370:	e726      	b.n	80011c0 <__aeabi_fsub+0x228>
 8001372:	4298      	cmp	r0, r3
 8001374:	d300      	bcc.n	8001378 <__aeabi_fsub+0x3e0>
 8001376:	e723      	b.n	80011c0 <__aeabi_fsub+0x228>
 8001378:	2401      	movs	r4, #1
 800137a:	4034      	ands	r4, r6
 800137c:	0007      	movs	r7, r0
 800137e:	e71f      	b.n	80011c0 <__aeabi_fsub+0x228>
 8001380:	0034      	movs	r4, r6
 8001382:	468c      	mov	ip, r1
 8001384:	e67e      	b.n	8001084 <__aeabi_fsub+0xec>
 8001386:	2301      	movs	r3, #1
 8001388:	08cf      	lsrs	r7, r1, #3
 800138a:	e680      	b.n	800108e <__aeabi_fsub+0xf6>
 800138c:	2300      	movs	r3, #0
 800138e:	e67e      	b.n	800108e <__aeabi_fsub+0xf6>
 8001390:	2020      	movs	r0, #32
 8001392:	4665      	mov	r5, ip
 8001394:	1b80      	subs	r0, r0, r6
 8001396:	4085      	lsls	r5, r0
 8001398:	4663      	mov	r3, ip
 800139a:	0028      	movs	r0, r5
 800139c:	40f3      	lsrs	r3, r6
 800139e:	1e45      	subs	r5, r0, #1
 80013a0:	41a8      	sbcs	r0, r5
 80013a2:	4303      	orrs	r3, r0
 80013a4:	469c      	mov	ip, r3
 80013a6:	0015      	movs	r5, r2
 80013a8:	448c      	add	ip, r1
 80013aa:	e76d      	b.n	8001288 <__aeabi_fsub+0x2f0>
 80013ac:	2302      	movs	r3, #2
 80013ae:	08cf      	lsrs	r7, r1, #3
 80013b0:	e66d      	b.n	800108e <__aeabi_fsub+0xf6>
 80013b2:	1b0f      	subs	r7, r1, r4
 80013b4:	017b      	lsls	r3, r7, #5
 80013b6:	d528      	bpl.n	800140a <__aeabi_fsub+0x472>
 80013b8:	01bf      	lsls	r7, r7, #6
 80013ba:	09bf      	lsrs	r7, r7, #6
 80013bc:	0038      	movs	r0, r7
 80013be:	f002 f84d 	bl	800345c <__clzsi2>
 80013c2:	003b      	movs	r3, r7
 80013c4:	3805      	subs	r0, #5
 80013c6:	4083      	lsls	r3, r0
 80013c8:	0034      	movs	r4, r6
 80013ca:	2501      	movs	r5, #1
 80013cc:	e6ca      	b.n	8001164 <__aeabi_fsub+0x1cc>
 80013ce:	2900      	cmp	r1, #0
 80013d0:	d100      	bne.n	80013d4 <__aeabi_fsub+0x43c>
 80013d2:	e6b5      	b.n	8001140 <__aeabi_fsub+0x1a8>
 80013d4:	2401      	movs	r4, #1
 80013d6:	0007      	movs	r7, r0
 80013d8:	4034      	ands	r4, r6
 80013da:	e658      	b.n	800108e <__aeabi_fsub+0xf6>
 80013dc:	4663      	mov	r3, ip
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d100      	bne.n	80013e4 <__aeabi_fsub+0x44c>
 80013e2:	e6e9      	b.n	80011b8 <__aeabi_fsub+0x220>
 80013e4:	2900      	cmp	r1, #0
 80013e6:	d100      	bne.n	80013ea <__aeabi_fsub+0x452>
 80013e8:	e6ea      	b.n	80011c0 <__aeabi_fsub+0x228>
 80013ea:	2380      	movs	r3, #128	@ 0x80
 80013ec:	03db      	lsls	r3, r3, #15
 80013ee:	429f      	cmp	r7, r3
 80013f0:	d200      	bcs.n	80013f4 <__aeabi_fsub+0x45c>
 80013f2:	e6e5      	b.n	80011c0 <__aeabi_fsub+0x228>
 80013f4:	4298      	cmp	r0, r3
 80013f6:	d300      	bcc.n	80013fa <__aeabi_fsub+0x462>
 80013f8:	e6e2      	b.n	80011c0 <__aeabi_fsub+0x228>
 80013fa:	0007      	movs	r7, r0
 80013fc:	e6e0      	b.n	80011c0 <__aeabi_fsub+0x228>
 80013fe:	2900      	cmp	r1, #0
 8001400:	d100      	bne.n	8001404 <__aeabi_fsub+0x46c>
 8001402:	e69e      	b.n	8001142 <__aeabi_fsub+0x1aa>
 8001404:	2300      	movs	r3, #0
 8001406:	08cf      	lsrs	r7, r1, #3
 8001408:	e641      	b.n	800108e <__aeabi_fsub+0xf6>
 800140a:	0034      	movs	r4, r6
 800140c:	2301      	movs	r3, #1
 800140e:	08ff      	lsrs	r7, r7, #3
 8001410:	e63d      	b.n	800108e <__aeabi_fsub+0xf6>
 8001412:	2f00      	cmp	r7, #0
 8001414:	d100      	bne.n	8001418 <__aeabi_fsub+0x480>
 8001416:	e693      	b.n	8001140 <__aeabi_fsub+0x1a8>
 8001418:	2300      	movs	r3, #0
 800141a:	08ff      	lsrs	r7, r7, #3
 800141c:	e637      	b.n	800108e <__aeabi_fsub+0xf6>
 800141e:	2300      	movs	r3, #0
 8001420:	08d7      	lsrs	r7, r2, #3
 8001422:	e634      	b.n	800108e <__aeabi_fsub+0xf6>
 8001424:	2301      	movs	r3, #1
 8001426:	08cf      	lsrs	r7, r1, #3
 8001428:	e631      	b.n	800108e <__aeabi_fsub+0xf6>
 800142a:	2280      	movs	r2, #128	@ 0x80
 800142c:	000b      	movs	r3, r1
 800142e:	04d2      	lsls	r2, r2, #19
 8001430:	2001      	movs	r0, #1
 8001432:	4013      	ands	r3, r2
 8001434:	4211      	tst	r1, r2
 8001436:	d000      	beq.n	800143a <__aeabi_fsub+0x4a2>
 8001438:	e6ae      	b.n	8001198 <__aeabi_fsub+0x200>
 800143a:	08cf      	lsrs	r7, r1, #3
 800143c:	e627      	b.n	800108e <__aeabi_fsub+0xf6>
 800143e:	2b00      	cmp	r3, #0
 8001440:	d100      	bne.n	8001444 <__aeabi_fsub+0x4ac>
 8001442:	e75f      	b.n	8001304 <__aeabi_fsub+0x36c>
 8001444:	1b56      	subs	r6, r2, r5
 8001446:	2d00      	cmp	r5, #0
 8001448:	d101      	bne.n	800144e <__aeabi_fsub+0x4b6>
 800144a:	0033      	movs	r3, r6
 800144c:	e6e7      	b.n	800121e <__aeabi_fsub+0x286>
 800144e:	2380      	movs	r3, #128	@ 0x80
 8001450:	4660      	mov	r0, ip
 8001452:	04db      	lsls	r3, r3, #19
 8001454:	4318      	orrs	r0, r3
 8001456:	4684      	mov	ip, r0
 8001458:	e6eb      	b.n	8001232 <__aeabi_fsub+0x29a>
 800145a:	46c0      	nop			@ (mov r8, r8)
 800145c:	7dffffff 	.word	0x7dffffff

08001460 <__aeabi_f2iz>:
 8001460:	0241      	lsls	r1, r0, #9
 8001462:	0042      	lsls	r2, r0, #1
 8001464:	0fc3      	lsrs	r3, r0, #31
 8001466:	0a49      	lsrs	r1, r1, #9
 8001468:	2000      	movs	r0, #0
 800146a:	0e12      	lsrs	r2, r2, #24
 800146c:	2a7e      	cmp	r2, #126	@ 0x7e
 800146e:	dd03      	ble.n	8001478 <__aeabi_f2iz+0x18>
 8001470:	2a9d      	cmp	r2, #157	@ 0x9d
 8001472:	dd02      	ble.n	800147a <__aeabi_f2iz+0x1a>
 8001474:	4a09      	ldr	r2, [pc, #36]	@ (800149c <__aeabi_f2iz+0x3c>)
 8001476:	1898      	adds	r0, r3, r2
 8001478:	4770      	bx	lr
 800147a:	2080      	movs	r0, #128	@ 0x80
 800147c:	0400      	lsls	r0, r0, #16
 800147e:	4301      	orrs	r1, r0
 8001480:	2a95      	cmp	r2, #149	@ 0x95
 8001482:	dc07      	bgt.n	8001494 <__aeabi_f2iz+0x34>
 8001484:	2096      	movs	r0, #150	@ 0x96
 8001486:	1a82      	subs	r2, r0, r2
 8001488:	40d1      	lsrs	r1, r2
 800148a:	4248      	negs	r0, r1
 800148c:	2b00      	cmp	r3, #0
 800148e:	d1f3      	bne.n	8001478 <__aeabi_f2iz+0x18>
 8001490:	0008      	movs	r0, r1
 8001492:	e7f1      	b.n	8001478 <__aeabi_f2iz+0x18>
 8001494:	3a96      	subs	r2, #150	@ 0x96
 8001496:	4091      	lsls	r1, r2
 8001498:	e7f7      	b.n	800148a <__aeabi_f2iz+0x2a>
 800149a:	46c0      	nop			@ (mov r8, r8)
 800149c:	7fffffff 	.word	0x7fffffff

080014a0 <__aeabi_ui2f>:
 80014a0:	b510      	push	{r4, lr}
 80014a2:	1e04      	subs	r4, r0, #0
 80014a4:	d00d      	beq.n	80014c2 <__aeabi_ui2f+0x22>
 80014a6:	f001 ffd9 	bl	800345c <__clzsi2>
 80014aa:	239e      	movs	r3, #158	@ 0x9e
 80014ac:	1a1b      	subs	r3, r3, r0
 80014ae:	2b96      	cmp	r3, #150	@ 0x96
 80014b0:	dc0c      	bgt.n	80014cc <__aeabi_ui2f+0x2c>
 80014b2:	2808      	cmp	r0, #8
 80014b4:	d034      	beq.n	8001520 <__aeabi_ui2f+0x80>
 80014b6:	3808      	subs	r0, #8
 80014b8:	4084      	lsls	r4, r0
 80014ba:	0264      	lsls	r4, r4, #9
 80014bc:	0a64      	lsrs	r4, r4, #9
 80014be:	b2d8      	uxtb	r0, r3
 80014c0:	e001      	b.n	80014c6 <__aeabi_ui2f+0x26>
 80014c2:	2000      	movs	r0, #0
 80014c4:	2400      	movs	r4, #0
 80014c6:	05c0      	lsls	r0, r0, #23
 80014c8:	4320      	orrs	r0, r4
 80014ca:	bd10      	pop	{r4, pc}
 80014cc:	2b99      	cmp	r3, #153	@ 0x99
 80014ce:	dc13      	bgt.n	80014f8 <__aeabi_ui2f+0x58>
 80014d0:	1f42      	subs	r2, r0, #5
 80014d2:	4094      	lsls	r4, r2
 80014d4:	4a14      	ldr	r2, [pc, #80]	@ (8001528 <__aeabi_ui2f+0x88>)
 80014d6:	4022      	ands	r2, r4
 80014d8:	0761      	lsls	r1, r4, #29
 80014da:	d01c      	beq.n	8001516 <__aeabi_ui2f+0x76>
 80014dc:	210f      	movs	r1, #15
 80014de:	4021      	ands	r1, r4
 80014e0:	2904      	cmp	r1, #4
 80014e2:	d018      	beq.n	8001516 <__aeabi_ui2f+0x76>
 80014e4:	3204      	adds	r2, #4
 80014e6:	08d4      	lsrs	r4, r2, #3
 80014e8:	0152      	lsls	r2, r2, #5
 80014ea:	d515      	bpl.n	8001518 <__aeabi_ui2f+0x78>
 80014ec:	239f      	movs	r3, #159	@ 0x9f
 80014ee:	0264      	lsls	r4, r4, #9
 80014f0:	1a18      	subs	r0, r3, r0
 80014f2:	0a64      	lsrs	r4, r4, #9
 80014f4:	b2c0      	uxtb	r0, r0
 80014f6:	e7e6      	b.n	80014c6 <__aeabi_ui2f+0x26>
 80014f8:	0002      	movs	r2, r0
 80014fa:	0021      	movs	r1, r4
 80014fc:	321b      	adds	r2, #27
 80014fe:	4091      	lsls	r1, r2
 8001500:	000a      	movs	r2, r1
 8001502:	1e51      	subs	r1, r2, #1
 8001504:	418a      	sbcs	r2, r1
 8001506:	2105      	movs	r1, #5
 8001508:	1a09      	subs	r1, r1, r0
 800150a:	40cc      	lsrs	r4, r1
 800150c:	4314      	orrs	r4, r2
 800150e:	4a06      	ldr	r2, [pc, #24]	@ (8001528 <__aeabi_ui2f+0x88>)
 8001510:	4022      	ands	r2, r4
 8001512:	0761      	lsls	r1, r4, #29
 8001514:	d1e2      	bne.n	80014dc <__aeabi_ui2f+0x3c>
 8001516:	08d4      	lsrs	r4, r2, #3
 8001518:	0264      	lsls	r4, r4, #9
 800151a:	0a64      	lsrs	r4, r4, #9
 800151c:	b2d8      	uxtb	r0, r3
 800151e:	e7d2      	b.n	80014c6 <__aeabi_ui2f+0x26>
 8001520:	0264      	lsls	r4, r4, #9
 8001522:	0a64      	lsrs	r4, r4, #9
 8001524:	308e      	adds	r0, #142	@ 0x8e
 8001526:	e7ce      	b.n	80014c6 <__aeabi_ui2f+0x26>
 8001528:	fbffffff 	.word	0xfbffffff

0800152c <__aeabi_dadd>:
 800152c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800152e:	464f      	mov	r7, r9
 8001530:	4646      	mov	r6, r8
 8001532:	46d6      	mov	lr, sl
 8001534:	b5c0      	push	{r6, r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	9000      	str	r0, [sp, #0]
 800153a:	9101      	str	r1, [sp, #4]
 800153c:	030e      	lsls	r6, r1, #12
 800153e:	004c      	lsls	r4, r1, #1
 8001540:	0fcd      	lsrs	r5, r1, #31
 8001542:	0a71      	lsrs	r1, r6, #9
 8001544:	9e00      	ldr	r6, [sp, #0]
 8001546:	005f      	lsls	r7, r3, #1
 8001548:	0f76      	lsrs	r6, r6, #29
 800154a:	430e      	orrs	r6, r1
 800154c:	9900      	ldr	r1, [sp, #0]
 800154e:	9200      	str	r2, [sp, #0]
 8001550:	9301      	str	r3, [sp, #4]
 8001552:	00c9      	lsls	r1, r1, #3
 8001554:	4689      	mov	r9, r1
 8001556:	0319      	lsls	r1, r3, #12
 8001558:	0d7b      	lsrs	r3, r7, #21
 800155a:	4698      	mov	r8, r3
 800155c:	9b01      	ldr	r3, [sp, #4]
 800155e:	0a49      	lsrs	r1, r1, #9
 8001560:	0fdb      	lsrs	r3, r3, #31
 8001562:	469c      	mov	ip, r3
 8001564:	9b00      	ldr	r3, [sp, #0]
 8001566:	9a00      	ldr	r2, [sp, #0]
 8001568:	0f5b      	lsrs	r3, r3, #29
 800156a:	430b      	orrs	r3, r1
 800156c:	4641      	mov	r1, r8
 800156e:	0d64      	lsrs	r4, r4, #21
 8001570:	00d2      	lsls	r2, r2, #3
 8001572:	1a61      	subs	r1, r4, r1
 8001574:	4565      	cmp	r5, ip
 8001576:	d100      	bne.n	800157a <__aeabi_dadd+0x4e>
 8001578:	e0a6      	b.n	80016c8 <__aeabi_dadd+0x19c>
 800157a:	2900      	cmp	r1, #0
 800157c:	dd72      	ble.n	8001664 <__aeabi_dadd+0x138>
 800157e:	4647      	mov	r7, r8
 8001580:	2f00      	cmp	r7, #0
 8001582:	d100      	bne.n	8001586 <__aeabi_dadd+0x5a>
 8001584:	e0dd      	b.n	8001742 <__aeabi_dadd+0x216>
 8001586:	4fcc      	ldr	r7, [pc, #816]	@ (80018b8 <__aeabi_dadd+0x38c>)
 8001588:	42bc      	cmp	r4, r7
 800158a:	d100      	bne.n	800158e <__aeabi_dadd+0x62>
 800158c:	e19a      	b.n	80018c4 <__aeabi_dadd+0x398>
 800158e:	2701      	movs	r7, #1
 8001590:	2938      	cmp	r1, #56	@ 0x38
 8001592:	dc17      	bgt.n	80015c4 <__aeabi_dadd+0x98>
 8001594:	2780      	movs	r7, #128	@ 0x80
 8001596:	043f      	lsls	r7, r7, #16
 8001598:	433b      	orrs	r3, r7
 800159a:	291f      	cmp	r1, #31
 800159c:	dd00      	ble.n	80015a0 <__aeabi_dadd+0x74>
 800159e:	e1dd      	b.n	800195c <__aeabi_dadd+0x430>
 80015a0:	2720      	movs	r7, #32
 80015a2:	1a78      	subs	r0, r7, r1
 80015a4:	001f      	movs	r7, r3
 80015a6:	4087      	lsls	r7, r0
 80015a8:	46ba      	mov	sl, r7
 80015aa:	0017      	movs	r7, r2
 80015ac:	40cf      	lsrs	r7, r1
 80015ae:	4684      	mov	ip, r0
 80015b0:	0038      	movs	r0, r7
 80015b2:	4657      	mov	r7, sl
 80015b4:	4307      	orrs	r7, r0
 80015b6:	4660      	mov	r0, ip
 80015b8:	4082      	lsls	r2, r0
 80015ba:	40cb      	lsrs	r3, r1
 80015bc:	1e50      	subs	r0, r2, #1
 80015be:	4182      	sbcs	r2, r0
 80015c0:	1af6      	subs	r6, r6, r3
 80015c2:	4317      	orrs	r7, r2
 80015c4:	464b      	mov	r3, r9
 80015c6:	1bdf      	subs	r7, r3, r7
 80015c8:	45b9      	cmp	r9, r7
 80015ca:	4180      	sbcs	r0, r0
 80015cc:	4240      	negs	r0, r0
 80015ce:	1a36      	subs	r6, r6, r0
 80015d0:	0233      	lsls	r3, r6, #8
 80015d2:	d400      	bmi.n	80015d6 <__aeabi_dadd+0xaa>
 80015d4:	e0ff      	b.n	80017d6 <__aeabi_dadd+0x2aa>
 80015d6:	0276      	lsls	r6, r6, #9
 80015d8:	0a76      	lsrs	r6, r6, #9
 80015da:	2e00      	cmp	r6, #0
 80015dc:	d100      	bne.n	80015e0 <__aeabi_dadd+0xb4>
 80015de:	e13c      	b.n	800185a <__aeabi_dadd+0x32e>
 80015e0:	0030      	movs	r0, r6
 80015e2:	f001 ff3b 	bl	800345c <__clzsi2>
 80015e6:	0003      	movs	r3, r0
 80015e8:	3b08      	subs	r3, #8
 80015ea:	2120      	movs	r1, #32
 80015ec:	0038      	movs	r0, r7
 80015ee:	1aca      	subs	r2, r1, r3
 80015f0:	40d0      	lsrs	r0, r2
 80015f2:	409e      	lsls	r6, r3
 80015f4:	0002      	movs	r2, r0
 80015f6:	409f      	lsls	r7, r3
 80015f8:	4332      	orrs	r2, r6
 80015fa:	429c      	cmp	r4, r3
 80015fc:	dd00      	ble.n	8001600 <__aeabi_dadd+0xd4>
 80015fe:	e1a6      	b.n	800194e <__aeabi_dadd+0x422>
 8001600:	1b18      	subs	r0, r3, r4
 8001602:	3001      	adds	r0, #1
 8001604:	1a09      	subs	r1, r1, r0
 8001606:	003e      	movs	r6, r7
 8001608:	408f      	lsls	r7, r1
 800160a:	40c6      	lsrs	r6, r0
 800160c:	1e7b      	subs	r3, r7, #1
 800160e:	419f      	sbcs	r7, r3
 8001610:	0013      	movs	r3, r2
 8001612:	408b      	lsls	r3, r1
 8001614:	4337      	orrs	r7, r6
 8001616:	431f      	orrs	r7, r3
 8001618:	40c2      	lsrs	r2, r0
 800161a:	003b      	movs	r3, r7
 800161c:	0016      	movs	r6, r2
 800161e:	2400      	movs	r4, #0
 8001620:	4313      	orrs	r3, r2
 8001622:	d100      	bne.n	8001626 <__aeabi_dadd+0xfa>
 8001624:	e1df      	b.n	80019e6 <__aeabi_dadd+0x4ba>
 8001626:	077b      	lsls	r3, r7, #29
 8001628:	d100      	bne.n	800162c <__aeabi_dadd+0x100>
 800162a:	e332      	b.n	8001c92 <__aeabi_dadd+0x766>
 800162c:	230f      	movs	r3, #15
 800162e:	003a      	movs	r2, r7
 8001630:	403b      	ands	r3, r7
 8001632:	2b04      	cmp	r3, #4
 8001634:	d004      	beq.n	8001640 <__aeabi_dadd+0x114>
 8001636:	1d3a      	adds	r2, r7, #4
 8001638:	42ba      	cmp	r2, r7
 800163a:	41bf      	sbcs	r7, r7
 800163c:	427f      	negs	r7, r7
 800163e:	19f6      	adds	r6, r6, r7
 8001640:	0233      	lsls	r3, r6, #8
 8001642:	d400      	bmi.n	8001646 <__aeabi_dadd+0x11a>
 8001644:	e323      	b.n	8001c8e <__aeabi_dadd+0x762>
 8001646:	4b9c      	ldr	r3, [pc, #624]	@ (80018b8 <__aeabi_dadd+0x38c>)
 8001648:	3401      	adds	r4, #1
 800164a:	429c      	cmp	r4, r3
 800164c:	d100      	bne.n	8001650 <__aeabi_dadd+0x124>
 800164e:	e0b4      	b.n	80017ba <__aeabi_dadd+0x28e>
 8001650:	4b9a      	ldr	r3, [pc, #616]	@ (80018bc <__aeabi_dadd+0x390>)
 8001652:	0564      	lsls	r4, r4, #21
 8001654:	401e      	ands	r6, r3
 8001656:	0d64      	lsrs	r4, r4, #21
 8001658:	0777      	lsls	r7, r6, #29
 800165a:	08d2      	lsrs	r2, r2, #3
 800165c:	0276      	lsls	r6, r6, #9
 800165e:	4317      	orrs	r7, r2
 8001660:	0b36      	lsrs	r6, r6, #12
 8001662:	e0ac      	b.n	80017be <__aeabi_dadd+0x292>
 8001664:	2900      	cmp	r1, #0
 8001666:	d100      	bne.n	800166a <__aeabi_dadd+0x13e>
 8001668:	e07e      	b.n	8001768 <__aeabi_dadd+0x23c>
 800166a:	4641      	mov	r1, r8
 800166c:	1b09      	subs	r1, r1, r4
 800166e:	2c00      	cmp	r4, #0
 8001670:	d000      	beq.n	8001674 <__aeabi_dadd+0x148>
 8001672:	e160      	b.n	8001936 <__aeabi_dadd+0x40a>
 8001674:	0034      	movs	r4, r6
 8001676:	4648      	mov	r0, r9
 8001678:	4304      	orrs	r4, r0
 800167a:	d100      	bne.n	800167e <__aeabi_dadd+0x152>
 800167c:	e1c9      	b.n	8001a12 <__aeabi_dadd+0x4e6>
 800167e:	1e4c      	subs	r4, r1, #1
 8001680:	2901      	cmp	r1, #1
 8001682:	d100      	bne.n	8001686 <__aeabi_dadd+0x15a>
 8001684:	e22e      	b.n	8001ae4 <__aeabi_dadd+0x5b8>
 8001686:	4d8c      	ldr	r5, [pc, #560]	@ (80018b8 <__aeabi_dadd+0x38c>)
 8001688:	42a9      	cmp	r1, r5
 800168a:	d100      	bne.n	800168e <__aeabi_dadd+0x162>
 800168c:	e224      	b.n	8001ad8 <__aeabi_dadd+0x5ac>
 800168e:	2701      	movs	r7, #1
 8001690:	2c38      	cmp	r4, #56	@ 0x38
 8001692:	dc11      	bgt.n	80016b8 <__aeabi_dadd+0x18c>
 8001694:	0021      	movs	r1, r4
 8001696:	291f      	cmp	r1, #31
 8001698:	dd00      	ble.n	800169c <__aeabi_dadd+0x170>
 800169a:	e20b      	b.n	8001ab4 <__aeabi_dadd+0x588>
 800169c:	2420      	movs	r4, #32
 800169e:	0037      	movs	r7, r6
 80016a0:	4648      	mov	r0, r9
 80016a2:	1a64      	subs	r4, r4, r1
 80016a4:	40a7      	lsls	r7, r4
 80016a6:	40c8      	lsrs	r0, r1
 80016a8:	4307      	orrs	r7, r0
 80016aa:	4648      	mov	r0, r9
 80016ac:	40a0      	lsls	r0, r4
 80016ae:	40ce      	lsrs	r6, r1
 80016b0:	1e44      	subs	r4, r0, #1
 80016b2:	41a0      	sbcs	r0, r4
 80016b4:	1b9b      	subs	r3, r3, r6
 80016b6:	4307      	orrs	r7, r0
 80016b8:	1bd7      	subs	r7, r2, r7
 80016ba:	42ba      	cmp	r2, r7
 80016bc:	4192      	sbcs	r2, r2
 80016be:	4252      	negs	r2, r2
 80016c0:	4665      	mov	r5, ip
 80016c2:	4644      	mov	r4, r8
 80016c4:	1a9e      	subs	r6, r3, r2
 80016c6:	e783      	b.n	80015d0 <__aeabi_dadd+0xa4>
 80016c8:	2900      	cmp	r1, #0
 80016ca:	dc00      	bgt.n	80016ce <__aeabi_dadd+0x1a2>
 80016cc:	e09c      	b.n	8001808 <__aeabi_dadd+0x2dc>
 80016ce:	4647      	mov	r7, r8
 80016d0:	2f00      	cmp	r7, #0
 80016d2:	d167      	bne.n	80017a4 <__aeabi_dadd+0x278>
 80016d4:	001f      	movs	r7, r3
 80016d6:	4317      	orrs	r7, r2
 80016d8:	d100      	bne.n	80016dc <__aeabi_dadd+0x1b0>
 80016da:	e0e4      	b.n	80018a6 <__aeabi_dadd+0x37a>
 80016dc:	1e48      	subs	r0, r1, #1
 80016de:	2901      	cmp	r1, #1
 80016e0:	d100      	bne.n	80016e4 <__aeabi_dadd+0x1b8>
 80016e2:	e19b      	b.n	8001a1c <__aeabi_dadd+0x4f0>
 80016e4:	4f74      	ldr	r7, [pc, #464]	@ (80018b8 <__aeabi_dadd+0x38c>)
 80016e6:	42b9      	cmp	r1, r7
 80016e8:	d100      	bne.n	80016ec <__aeabi_dadd+0x1c0>
 80016ea:	e0eb      	b.n	80018c4 <__aeabi_dadd+0x398>
 80016ec:	2701      	movs	r7, #1
 80016ee:	0001      	movs	r1, r0
 80016f0:	2838      	cmp	r0, #56	@ 0x38
 80016f2:	dc11      	bgt.n	8001718 <__aeabi_dadd+0x1ec>
 80016f4:	291f      	cmp	r1, #31
 80016f6:	dd00      	ble.n	80016fa <__aeabi_dadd+0x1ce>
 80016f8:	e1c7      	b.n	8001a8a <__aeabi_dadd+0x55e>
 80016fa:	2720      	movs	r7, #32
 80016fc:	1a78      	subs	r0, r7, r1
 80016fe:	001f      	movs	r7, r3
 8001700:	4684      	mov	ip, r0
 8001702:	4087      	lsls	r7, r0
 8001704:	0010      	movs	r0, r2
 8001706:	40c8      	lsrs	r0, r1
 8001708:	4307      	orrs	r7, r0
 800170a:	4660      	mov	r0, ip
 800170c:	4082      	lsls	r2, r0
 800170e:	40cb      	lsrs	r3, r1
 8001710:	1e50      	subs	r0, r2, #1
 8001712:	4182      	sbcs	r2, r0
 8001714:	18f6      	adds	r6, r6, r3
 8001716:	4317      	orrs	r7, r2
 8001718:	444f      	add	r7, r9
 800171a:	454f      	cmp	r7, r9
 800171c:	4180      	sbcs	r0, r0
 800171e:	4240      	negs	r0, r0
 8001720:	1836      	adds	r6, r6, r0
 8001722:	0233      	lsls	r3, r6, #8
 8001724:	d557      	bpl.n	80017d6 <__aeabi_dadd+0x2aa>
 8001726:	4b64      	ldr	r3, [pc, #400]	@ (80018b8 <__aeabi_dadd+0x38c>)
 8001728:	3401      	adds	r4, #1
 800172a:	429c      	cmp	r4, r3
 800172c:	d045      	beq.n	80017ba <__aeabi_dadd+0x28e>
 800172e:	2101      	movs	r1, #1
 8001730:	4b62      	ldr	r3, [pc, #392]	@ (80018bc <__aeabi_dadd+0x390>)
 8001732:	087a      	lsrs	r2, r7, #1
 8001734:	401e      	ands	r6, r3
 8001736:	4039      	ands	r1, r7
 8001738:	430a      	orrs	r2, r1
 800173a:	07f7      	lsls	r7, r6, #31
 800173c:	4317      	orrs	r7, r2
 800173e:	0876      	lsrs	r6, r6, #1
 8001740:	e771      	b.n	8001626 <__aeabi_dadd+0xfa>
 8001742:	001f      	movs	r7, r3
 8001744:	4317      	orrs	r7, r2
 8001746:	d100      	bne.n	800174a <__aeabi_dadd+0x21e>
 8001748:	e0ad      	b.n	80018a6 <__aeabi_dadd+0x37a>
 800174a:	1e4f      	subs	r7, r1, #1
 800174c:	46bc      	mov	ip, r7
 800174e:	2901      	cmp	r1, #1
 8001750:	d100      	bne.n	8001754 <__aeabi_dadd+0x228>
 8001752:	e182      	b.n	8001a5a <__aeabi_dadd+0x52e>
 8001754:	4f58      	ldr	r7, [pc, #352]	@ (80018b8 <__aeabi_dadd+0x38c>)
 8001756:	42b9      	cmp	r1, r7
 8001758:	d100      	bne.n	800175c <__aeabi_dadd+0x230>
 800175a:	e190      	b.n	8001a7e <__aeabi_dadd+0x552>
 800175c:	4661      	mov	r1, ip
 800175e:	2701      	movs	r7, #1
 8001760:	2938      	cmp	r1, #56	@ 0x38
 8001762:	dd00      	ble.n	8001766 <__aeabi_dadd+0x23a>
 8001764:	e72e      	b.n	80015c4 <__aeabi_dadd+0x98>
 8001766:	e718      	b.n	800159a <__aeabi_dadd+0x6e>
 8001768:	4f55      	ldr	r7, [pc, #340]	@ (80018c0 <__aeabi_dadd+0x394>)
 800176a:	1c61      	adds	r1, r4, #1
 800176c:	4239      	tst	r1, r7
 800176e:	d000      	beq.n	8001772 <__aeabi_dadd+0x246>
 8001770:	e0d0      	b.n	8001914 <__aeabi_dadd+0x3e8>
 8001772:	0031      	movs	r1, r6
 8001774:	4648      	mov	r0, r9
 8001776:	001f      	movs	r7, r3
 8001778:	4301      	orrs	r1, r0
 800177a:	4317      	orrs	r7, r2
 800177c:	2c00      	cmp	r4, #0
 800177e:	d000      	beq.n	8001782 <__aeabi_dadd+0x256>
 8001780:	e13d      	b.n	80019fe <__aeabi_dadd+0x4d2>
 8001782:	2900      	cmp	r1, #0
 8001784:	d100      	bne.n	8001788 <__aeabi_dadd+0x25c>
 8001786:	e1bc      	b.n	8001b02 <__aeabi_dadd+0x5d6>
 8001788:	2f00      	cmp	r7, #0
 800178a:	d000      	beq.n	800178e <__aeabi_dadd+0x262>
 800178c:	e1bf      	b.n	8001b0e <__aeabi_dadd+0x5e2>
 800178e:	464b      	mov	r3, r9
 8001790:	2100      	movs	r1, #0
 8001792:	08d8      	lsrs	r0, r3, #3
 8001794:	0777      	lsls	r7, r6, #29
 8001796:	4307      	orrs	r7, r0
 8001798:	08f0      	lsrs	r0, r6, #3
 800179a:	0306      	lsls	r6, r0, #12
 800179c:	054c      	lsls	r4, r1, #21
 800179e:	0b36      	lsrs	r6, r6, #12
 80017a0:	0d64      	lsrs	r4, r4, #21
 80017a2:	e00c      	b.n	80017be <__aeabi_dadd+0x292>
 80017a4:	4f44      	ldr	r7, [pc, #272]	@ (80018b8 <__aeabi_dadd+0x38c>)
 80017a6:	42bc      	cmp	r4, r7
 80017a8:	d100      	bne.n	80017ac <__aeabi_dadd+0x280>
 80017aa:	e08b      	b.n	80018c4 <__aeabi_dadd+0x398>
 80017ac:	2701      	movs	r7, #1
 80017ae:	2938      	cmp	r1, #56	@ 0x38
 80017b0:	dcb2      	bgt.n	8001718 <__aeabi_dadd+0x1ec>
 80017b2:	2780      	movs	r7, #128	@ 0x80
 80017b4:	043f      	lsls	r7, r7, #16
 80017b6:	433b      	orrs	r3, r7
 80017b8:	e79c      	b.n	80016f4 <__aeabi_dadd+0x1c8>
 80017ba:	2600      	movs	r6, #0
 80017bc:	2700      	movs	r7, #0
 80017be:	0524      	lsls	r4, r4, #20
 80017c0:	4334      	orrs	r4, r6
 80017c2:	07ed      	lsls	r5, r5, #31
 80017c4:	432c      	orrs	r4, r5
 80017c6:	0038      	movs	r0, r7
 80017c8:	0021      	movs	r1, r4
 80017ca:	b002      	add	sp, #8
 80017cc:	bce0      	pop	{r5, r6, r7}
 80017ce:	46ba      	mov	sl, r7
 80017d0:	46b1      	mov	r9, r6
 80017d2:	46a8      	mov	r8, r5
 80017d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017d6:	077b      	lsls	r3, r7, #29
 80017d8:	d004      	beq.n	80017e4 <__aeabi_dadd+0x2b8>
 80017da:	230f      	movs	r3, #15
 80017dc:	403b      	ands	r3, r7
 80017de:	2b04      	cmp	r3, #4
 80017e0:	d000      	beq.n	80017e4 <__aeabi_dadd+0x2b8>
 80017e2:	e728      	b.n	8001636 <__aeabi_dadd+0x10a>
 80017e4:	08f8      	lsrs	r0, r7, #3
 80017e6:	4b34      	ldr	r3, [pc, #208]	@ (80018b8 <__aeabi_dadd+0x38c>)
 80017e8:	0777      	lsls	r7, r6, #29
 80017ea:	4307      	orrs	r7, r0
 80017ec:	08f0      	lsrs	r0, r6, #3
 80017ee:	429c      	cmp	r4, r3
 80017f0:	d000      	beq.n	80017f4 <__aeabi_dadd+0x2c8>
 80017f2:	e24a      	b.n	8001c8a <__aeabi_dadd+0x75e>
 80017f4:	003b      	movs	r3, r7
 80017f6:	4303      	orrs	r3, r0
 80017f8:	d059      	beq.n	80018ae <__aeabi_dadd+0x382>
 80017fa:	2680      	movs	r6, #128	@ 0x80
 80017fc:	0336      	lsls	r6, r6, #12
 80017fe:	4306      	orrs	r6, r0
 8001800:	0336      	lsls	r6, r6, #12
 8001802:	4c2d      	ldr	r4, [pc, #180]	@ (80018b8 <__aeabi_dadd+0x38c>)
 8001804:	0b36      	lsrs	r6, r6, #12
 8001806:	e7da      	b.n	80017be <__aeabi_dadd+0x292>
 8001808:	2900      	cmp	r1, #0
 800180a:	d061      	beq.n	80018d0 <__aeabi_dadd+0x3a4>
 800180c:	4641      	mov	r1, r8
 800180e:	1b09      	subs	r1, r1, r4
 8001810:	2c00      	cmp	r4, #0
 8001812:	d100      	bne.n	8001816 <__aeabi_dadd+0x2ea>
 8001814:	e0b9      	b.n	800198a <__aeabi_dadd+0x45e>
 8001816:	4c28      	ldr	r4, [pc, #160]	@ (80018b8 <__aeabi_dadd+0x38c>)
 8001818:	45a0      	cmp	r8, r4
 800181a:	d100      	bne.n	800181e <__aeabi_dadd+0x2f2>
 800181c:	e1a5      	b.n	8001b6a <__aeabi_dadd+0x63e>
 800181e:	2701      	movs	r7, #1
 8001820:	2938      	cmp	r1, #56	@ 0x38
 8001822:	dc13      	bgt.n	800184c <__aeabi_dadd+0x320>
 8001824:	2480      	movs	r4, #128	@ 0x80
 8001826:	0424      	lsls	r4, r4, #16
 8001828:	4326      	orrs	r6, r4
 800182a:	291f      	cmp	r1, #31
 800182c:	dd00      	ble.n	8001830 <__aeabi_dadd+0x304>
 800182e:	e1c8      	b.n	8001bc2 <__aeabi_dadd+0x696>
 8001830:	2420      	movs	r4, #32
 8001832:	0037      	movs	r7, r6
 8001834:	4648      	mov	r0, r9
 8001836:	1a64      	subs	r4, r4, r1
 8001838:	40a7      	lsls	r7, r4
 800183a:	40c8      	lsrs	r0, r1
 800183c:	4307      	orrs	r7, r0
 800183e:	4648      	mov	r0, r9
 8001840:	40a0      	lsls	r0, r4
 8001842:	40ce      	lsrs	r6, r1
 8001844:	1e44      	subs	r4, r0, #1
 8001846:	41a0      	sbcs	r0, r4
 8001848:	199b      	adds	r3, r3, r6
 800184a:	4307      	orrs	r7, r0
 800184c:	18bf      	adds	r7, r7, r2
 800184e:	4297      	cmp	r7, r2
 8001850:	4192      	sbcs	r2, r2
 8001852:	4252      	negs	r2, r2
 8001854:	4644      	mov	r4, r8
 8001856:	18d6      	adds	r6, r2, r3
 8001858:	e763      	b.n	8001722 <__aeabi_dadd+0x1f6>
 800185a:	0038      	movs	r0, r7
 800185c:	f001 fdfe 	bl	800345c <__clzsi2>
 8001860:	0003      	movs	r3, r0
 8001862:	3318      	adds	r3, #24
 8001864:	2b1f      	cmp	r3, #31
 8001866:	dc00      	bgt.n	800186a <__aeabi_dadd+0x33e>
 8001868:	e6bf      	b.n	80015ea <__aeabi_dadd+0xbe>
 800186a:	003a      	movs	r2, r7
 800186c:	3808      	subs	r0, #8
 800186e:	4082      	lsls	r2, r0
 8001870:	429c      	cmp	r4, r3
 8001872:	dd00      	ble.n	8001876 <__aeabi_dadd+0x34a>
 8001874:	e083      	b.n	800197e <__aeabi_dadd+0x452>
 8001876:	1b1b      	subs	r3, r3, r4
 8001878:	1c58      	adds	r0, r3, #1
 800187a:	281f      	cmp	r0, #31
 800187c:	dc00      	bgt.n	8001880 <__aeabi_dadd+0x354>
 800187e:	e1b4      	b.n	8001bea <__aeabi_dadd+0x6be>
 8001880:	0017      	movs	r7, r2
 8001882:	3b1f      	subs	r3, #31
 8001884:	40df      	lsrs	r7, r3
 8001886:	2820      	cmp	r0, #32
 8001888:	d005      	beq.n	8001896 <__aeabi_dadd+0x36a>
 800188a:	2340      	movs	r3, #64	@ 0x40
 800188c:	1a1b      	subs	r3, r3, r0
 800188e:	409a      	lsls	r2, r3
 8001890:	1e53      	subs	r3, r2, #1
 8001892:	419a      	sbcs	r2, r3
 8001894:	4317      	orrs	r7, r2
 8001896:	2400      	movs	r4, #0
 8001898:	2f00      	cmp	r7, #0
 800189a:	d00a      	beq.n	80018b2 <__aeabi_dadd+0x386>
 800189c:	077b      	lsls	r3, r7, #29
 800189e:	d000      	beq.n	80018a2 <__aeabi_dadd+0x376>
 80018a0:	e6c4      	b.n	800162c <__aeabi_dadd+0x100>
 80018a2:	0026      	movs	r6, r4
 80018a4:	e79e      	b.n	80017e4 <__aeabi_dadd+0x2b8>
 80018a6:	464b      	mov	r3, r9
 80018a8:	000c      	movs	r4, r1
 80018aa:	08d8      	lsrs	r0, r3, #3
 80018ac:	e79b      	b.n	80017e6 <__aeabi_dadd+0x2ba>
 80018ae:	2700      	movs	r7, #0
 80018b0:	4c01      	ldr	r4, [pc, #4]	@ (80018b8 <__aeabi_dadd+0x38c>)
 80018b2:	2600      	movs	r6, #0
 80018b4:	e783      	b.n	80017be <__aeabi_dadd+0x292>
 80018b6:	46c0      	nop			@ (mov r8, r8)
 80018b8:	000007ff 	.word	0x000007ff
 80018bc:	ff7fffff 	.word	0xff7fffff
 80018c0:	000007fe 	.word	0x000007fe
 80018c4:	464b      	mov	r3, r9
 80018c6:	0777      	lsls	r7, r6, #29
 80018c8:	08d8      	lsrs	r0, r3, #3
 80018ca:	4307      	orrs	r7, r0
 80018cc:	08f0      	lsrs	r0, r6, #3
 80018ce:	e791      	b.n	80017f4 <__aeabi_dadd+0x2c8>
 80018d0:	4fcd      	ldr	r7, [pc, #820]	@ (8001c08 <__aeabi_dadd+0x6dc>)
 80018d2:	1c61      	adds	r1, r4, #1
 80018d4:	4239      	tst	r1, r7
 80018d6:	d16b      	bne.n	80019b0 <__aeabi_dadd+0x484>
 80018d8:	0031      	movs	r1, r6
 80018da:	4648      	mov	r0, r9
 80018dc:	4301      	orrs	r1, r0
 80018de:	2c00      	cmp	r4, #0
 80018e0:	d000      	beq.n	80018e4 <__aeabi_dadd+0x3b8>
 80018e2:	e14b      	b.n	8001b7c <__aeabi_dadd+0x650>
 80018e4:	001f      	movs	r7, r3
 80018e6:	4317      	orrs	r7, r2
 80018e8:	2900      	cmp	r1, #0
 80018ea:	d100      	bne.n	80018ee <__aeabi_dadd+0x3c2>
 80018ec:	e181      	b.n	8001bf2 <__aeabi_dadd+0x6c6>
 80018ee:	2f00      	cmp	r7, #0
 80018f0:	d100      	bne.n	80018f4 <__aeabi_dadd+0x3c8>
 80018f2:	e74c      	b.n	800178e <__aeabi_dadd+0x262>
 80018f4:	444a      	add	r2, r9
 80018f6:	454a      	cmp	r2, r9
 80018f8:	4180      	sbcs	r0, r0
 80018fa:	18f6      	adds	r6, r6, r3
 80018fc:	4240      	negs	r0, r0
 80018fe:	1836      	adds	r6, r6, r0
 8001900:	0233      	lsls	r3, r6, #8
 8001902:	d500      	bpl.n	8001906 <__aeabi_dadd+0x3da>
 8001904:	e1b0      	b.n	8001c68 <__aeabi_dadd+0x73c>
 8001906:	0017      	movs	r7, r2
 8001908:	4691      	mov	r9, r2
 800190a:	4337      	orrs	r7, r6
 800190c:	d000      	beq.n	8001910 <__aeabi_dadd+0x3e4>
 800190e:	e73e      	b.n	800178e <__aeabi_dadd+0x262>
 8001910:	2600      	movs	r6, #0
 8001912:	e754      	b.n	80017be <__aeabi_dadd+0x292>
 8001914:	4649      	mov	r1, r9
 8001916:	1a89      	subs	r1, r1, r2
 8001918:	4688      	mov	r8, r1
 800191a:	45c1      	cmp	r9, r8
 800191c:	41bf      	sbcs	r7, r7
 800191e:	1af1      	subs	r1, r6, r3
 8001920:	427f      	negs	r7, r7
 8001922:	1bc9      	subs	r1, r1, r7
 8001924:	020f      	lsls	r7, r1, #8
 8001926:	d461      	bmi.n	80019ec <__aeabi_dadd+0x4c0>
 8001928:	4647      	mov	r7, r8
 800192a:	430f      	orrs	r7, r1
 800192c:	d100      	bne.n	8001930 <__aeabi_dadd+0x404>
 800192e:	e0bd      	b.n	8001aac <__aeabi_dadd+0x580>
 8001930:	000e      	movs	r6, r1
 8001932:	4647      	mov	r7, r8
 8001934:	e651      	b.n	80015da <__aeabi_dadd+0xae>
 8001936:	4cb5      	ldr	r4, [pc, #724]	@ (8001c0c <__aeabi_dadd+0x6e0>)
 8001938:	45a0      	cmp	r8, r4
 800193a:	d100      	bne.n	800193e <__aeabi_dadd+0x412>
 800193c:	e100      	b.n	8001b40 <__aeabi_dadd+0x614>
 800193e:	2701      	movs	r7, #1
 8001940:	2938      	cmp	r1, #56	@ 0x38
 8001942:	dd00      	ble.n	8001946 <__aeabi_dadd+0x41a>
 8001944:	e6b8      	b.n	80016b8 <__aeabi_dadd+0x18c>
 8001946:	2480      	movs	r4, #128	@ 0x80
 8001948:	0424      	lsls	r4, r4, #16
 800194a:	4326      	orrs	r6, r4
 800194c:	e6a3      	b.n	8001696 <__aeabi_dadd+0x16a>
 800194e:	4eb0      	ldr	r6, [pc, #704]	@ (8001c10 <__aeabi_dadd+0x6e4>)
 8001950:	1ae4      	subs	r4, r4, r3
 8001952:	4016      	ands	r6, r2
 8001954:	077b      	lsls	r3, r7, #29
 8001956:	d000      	beq.n	800195a <__aeabi_dadd+0x42e>
 8001958:	e73f      	b.n	80017da <__aeabi_dadd+0x2ae>
 800195a:	e743      	b.n	80017e4 <__aeabi_dadd+0x2b8>
 800195c:	000f      	movs	r7, r1
 800195e:	0018      	movs	r0, r3
 8001960:	3f20      	subs	r7, #32
 8001962:	40f8      	lsrs	r0, r7
 8001964:	4684      	mov	ip, r0
 8001966:	2920      	cmp	r1, #32
 8001968:	d003      	beq.n	8001972 <__aeabi_dadd+0x446>
 800196a:	2740      	movs	r7, #64	@ 0x40
 800196c:	1a79      	subs	r1, r7, r1
 800196e:	408b      	lsls	r3, r1
 8001970:	431a      	orrs	r2, r3
 8001972:	1e53      	subs	r3, r2, #1
 8001974:	419a      	sbcs	r2, r3
 8001976:	4663      	mov	r3, ip
 8001978:	0017      	movs	r7, r2
 800197a:	431f      	orrs	r7, r3
 800197c:	e622      	b.n	80015c4 <__aeabi_dadd+0x98>
 800197e:	48a4      	ldr	r0, [pc, #656]	@ (8001c10 <__aeabi_dadd+0x6e4>)
 8001980:	1ae1      	subs	r1, r4, r3
 8001982:	4010      	ands	r0, r2
 8001984:	0747      	lsls	r7, r0, #29
 8001986:	08c0      	lsrs	r0, r0, #3
 8001988:	e707      	b.n	800179a <__aeabi_dadd+0x26e>
 800198a:	0034      	movs	r4, r6
 800198c:	4648      	mov	r0, r9
 800198e:	4304      	orrs	r4, r0
 8001990:	d100      	bne.n	8001994 <__aeabi_dadd+0x468>
 8001992:	e0fa      	b.n	8001b8a <__aeabi_dadd+0x65e>
 8001994:	1e4c      	subs	r4, r1, #1
 8001996:	2901      	cmp	r1, #1
 8001998:	d100      	bne.n	800199c <__aeabi_dadd+0x470>
 800199a:	e0d7      	b.n	8001b4c <__aeabi_dadd+0x620>
 800199c:	4f9b      	ldr	r7, [pc, #620]	@ (8001c0c <__aeabi_dadd+0x6e0>)
 800199e:	42b9      	cmp	r1, r7
 80019a0:	d100      	bne.n	80019a4 <__aeabi_dadd+0x478>
 80019a2:	e0e2      	b.n	8001b6a <__aeabi_dadd+0x63e>
 80019a4:	2701      	movs	r7, #1
 80019a6:	2c38      	cmp	r4, #56	@ 0x38
 80019a8:	dd00      	ble.n	80019ac <__aeabi_dadd+0x480>
 80019aa:	e74f      	b.n	800184c <__aeabi_dadd+0x320>
 80019ac:	0021      	movs	r1, r4
 80019ae:	e73c      	b.n	800182a <__aeabi_dadd+0x2fe>
 80019b0:	4c96      	ldr	r4, [pc, #600]	@ (8001c0c <__aeabi_dadd+0x6e0>)
 80019b2:	42a1      	cmp	r1, r4
 80019b4:	d100      	bne.n	80019b8 <__aeabi_dadd+0x48c>
 80019b6:	e0dd      	b.n	8001b74 <__aeabi_dadd+0x648>
 80019b8:	444a      	add	r2, r9
 80019ba:	454a      	cmp	r2, r9
 80019bc:	4180      	sbcs	r0, r0
 80019be:	18f3      	adds	r3, r6, r3
 80019c0:	4240      	negs	r0, r0
 80019c2:	1818      	adds	r0, r3, r0
 80019c4:	07c7      	lsls	r7, r0, #31
 80019c6:	0852      	lsrs	r2, r2, #1
 80019c8:	4317      	orrs	r7, r2
 80019ca:	0846      	lsrs	r6, r0, #1
 80019cc:	0752      	lsls	r2, r2, #29
 80019ce:	d005      	beq.n	80019dc <__aeabi_dadd+0x4b0>
 80019d0:	220f      	movs	r2, #15
 80019d2:	000c      	movs	r4, r1
 80019d4:	403a      	ands	r2, r7
 80019d6:	2a04      	cmp	r2, #4
 80019d8:	d000      	beq.n	80019dc <__aeabi_dadd+0x4b0>
 80019da:	e62c      	b.n	8001636 <__aeabi_dadd+0x10a>
 80019dc:	0776      	lsls	r6, r6, #29
 80019de:	08ff      	lsrs	r7, r7, #3
 80019e0:	4337      	orrs	r7, r6
 80019e2:	0900      	lsrs	r0, r0, #4
 80019e4:	e6d9      	b.n	800179a <__aeabi_dadd+0x26e>
 80019e6:	2700      	movs	r7, #0
 80019e8:	2600      	movs	r6, #0
 80019ea:	e6e8      	b.n	80017be <__aeabi_dadd+0x292>
 80019ec:	4649      	mov	r1, r9
 80019ee:	1a57      	subs	r7, r2, r1
 80019f0:	42ba      	cmp	r2, r7
 80019f2:	4192      	sbcs	r2, r2
 80019f4:	1b9e      	subs	r6, r3, r6
 80019f6:	4252      	negs	r2, r2
 80019f8:	4665      	mov	r5, ip
 80019fa:	1ab6      	subs	r6, r6, r2
 80019fc:	e5ed      	b.n	80015da <__aeabi_dadd+0xae>
 80019fe:	2900      	cmp	r1, #0
 8001a00:	d000      	beq.n	8001a04 <__aeabi_dadd+0x4d8>
 8001a02:	e0c6      	b.n	8001b92 <__aeabi_dadd+0x666>
 8001a04:	2f00      	cmp	r7, #0
 8001a06:	d167      	bne.n	8001ad8 <__aeabi_dadd+0x5ac>
 8001a08:	2680      	movs	r6, #128	@ 0x80
 8001a0a:	2500      	movs	r5, #0
 8001a0c:	4c7f      	ldr	r4, [pc, #508]	@ (8001c0c <__aeabi_dadd+0x6e0>)
 8001a0e:	0336      	lsls	r6, r6, #12
 8001a10:	e6d5      	b.n	80017be <__aeabi_dadd+0x292>
 8001a12:	4665      	mov	r5, ip
 8001a14:	000c      	movs	r4, r1
 8001a16:	001e      	movs	r6, r3
 8001a18:	08d0      	lsrs	r0, r2, #3
 8001a1a:	e6e4      	b.n	80017e6 <__aeabi_dadd+0x2ba>
 8001a1c:	444a      	add	r2, r9
 8001a1e:	454a      	cmp	r2, r9
 8001a20:	4180      	sbcs	r0, r0
 8001a22:	18f3      	adds	r3, r6, r3
 8001a24:	4240      	negs	r0, r0
 8001a26:	1818      	adds	r0, r3, r0
 8001a28:	0011      	movs	r1, r2
 8001a2a:	0203      	lsls	r3, r0, #8
 8001a2c:	d400      	bmi.n	8001a30 <__aeabi_dadd+0x504>
 8001a2e:	e096      	b.n	8001b5e <__aeabi_dadd+0x632>
 8001a30:	4b77      	ldr	r3, [pc, #476]	@ (8001c10 <__aeabi_dadd+0x6e4>)
 8001a32:	0849      	lsrs	r1, r1, #1
 8001a34:	4018      	ands	r0, r3
 8001a36:	07c3      	lsls	r3, r0, #31
 8001a38:	430b      	orrs	r3, r1
 8001a3a:	0844      	lsrs	r4, r0, #1
 8001a3c:	0749      	lsls	r1, r1, #29
 8001a3e:	d100      	bne.n	8001a42 <__aeabi_dadd+0x516>
 8001a40:	e129      	b.n	8001c96 <__aeabi_dadd+0x76a>
 8001a42:	220f      	movs	r2, #15
 8001a44:	401a      	ands	r2, r3
 8001a46:	2a04      	cmp	r2, #4
 8001a48:	d100      	bne.n	8001a4c <__aeabi_dadd+0x520>
 8001a4a:	e0ea      	b.n	8001c22 <__aeabi_dadd+0x6f6>
 8001a4c:	1d1f      	adds	r7, r3, #4
 8001a4e:	429f      	cmp	r7, r3
 8001a50:	41b6      	sbcs	r6, r6
 8001a52:	4276      	negs	r6, r6
 8001a54:	1936      	adds	r6, r6, r4
 8001a56:	2402      	movs	r4, #2
 8001a58:	e6c4      	b.n	80017e4 <__aeabi_dadd+0x2b8>
 8001a5a:	4649      	mov	r1, r9
 8001a5c:	1a8f      	subs	r7, r1, r2
 8001a5e:	45b9      	cmp	r9, r7
 8001a60:	4180      	sbcs	r0, r0
 8001a62:	1af6      	subs	r6, r6, r3
 8001a64:	4240      	negs	r0, r0
 8001a66:	1a36      	subs	r6, r6, r0
 8001a68:	0233      	lsls	r3, r6, #8
 8001a6a:	d406      	bmi.n	8001a7a <__aeabi_dadd+0x54e>
 8001a6c:	0773      	lsls	r3, r6, #29
 8001a6e:	08ff      	lsrs	r7, r7, #3
 8001a70:	2101      	movs	r1, #1
 8001a72:	431f      	orrs	r7, r3
 8001a74:	08f0      	lsrs	r0, r6, #3
 8001a76:	e690      	b.n	800179a <__aeabi_dadd+0x26e>
 8001a78:	4665      	mov	r5, ip
 8001a7a:	2401      	movs	r4, #1
 8001a7c:	e5ab      	b.n	80015d6 <__aeabi_dadd+0xaa>
 8001a7e:	464b      	mov	r3, r9
 8001a80:	0777      	lsls	r7, r6, #29
 8001a82:	08d8      	lsrs	r0, r3, #3
 8001a84:	4307      	orrs	r7, r0
 8001a86:	08f0      	lsrs	r0, r6, #3
 8001a88:	e6b4      	b.n	80017f4 <__aeabi_dadd+0x2c8>
 8001a8a:	000f      	movs	r7, r1
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	3f20      	subs	r7, #32
 8001a90:	40f8      	lsrs	r0, r7
 8001a92:	4684      	mov	ip, r0
 8001a94:	2920      	cmp	r1, #32
 8001a96:	d003      	beq.n	8001aa0 <__aeabi_dadd+0x574>
 8001a98:	2740      	movs	r7, #64	@ 0x40
 8001a9a:	1a79      	subs	r1, r7, r1
 8001a9c:	408b      	lsls	r3, r1
 8001a9e:	431a      	orrs	r2, r3
 8001aa0:	1e53      	subs	r3, r2, #1
 8001aa2:	419a      	sbcs	r2, r3
 8001aa4:	4663      	mov	r3, ip
 8001aa6:	0017      	movs	r7, r2
 8001aa8:	431f      	orrs	r7, r3
 8001aaa:	e635      	b.n	8001718 <__aeabi_dadd+0x1ec>
 8001aac:	2500      	movs	r5, #0
 8001aae:	2400      	movs	r4, #0
 8001ab0:	2600      	movs	r6, #0
 8001ab2:	e684      	b.n	80017be <__aeabi_dadd+0x292>
 8001ab4:	000c      	movs	r4, r1
 8001ab6:	0035      	movs	r5, r6
 8001ab8:	3c20      	subs	r4, #32
 8001aba:	40e5      	lsrs	r5, r4
 8001abc:	2920      	cmp	r1, #32
 8001abe:	d005      	beq.n	8001acc <__aeabi_dadd+0x5a0>
 8001ac0:	2440      	movs	r4, #64	@ 0x40
 8001ac2:	1a61      	subs	r1, r4, r1
 8001ac4:	408e      	lsls	r6, r1
 8001ac6:	4649      	mov	r1, r9
 8001ac8:	4331      	orrs	r1, r6
 8001aca:	4689      	mov	r9, r1
 8001acc:	4648      	mov	r0, r9
 8001ace:	1e41      	subs	r1, r0, #1
 8001ad0:	4188      	sbcs	r0, r1
 8001ad2:	0007      	movs	r7, r0
 8001ad4:	432f      	orrs	r7, r5
 8001ad6:	e5ef      	b.n	80016b8 <__aeabi_dadd+0x18c>
 8001ad8:	08d2      	lsrs	r2, r2, #3
 8001ada:	075f      	lsls	r7, r3, #29
 8001adc:	4665      	mov	r5, ip
 8001ade:	4317      	orrs	r7, r2
 8001ae0:	08d8      	lsrs	r0, r3, #3
 8001ae2:	e687      	b.n	80017f4 <__aeabi_dadd+0x2c8>
 8001ae4:	1a17      	subs	r7, r2, r0
 8001ae6:	42ba      	cmp	r2, r7
 8001ae8:	4192      	sbcs	r2, r2
 8001aea:	1b9e      	subs	r6, r3, r6
 8001aec:	4252      	negs	r2, r2
 8001aee:	1ab6      	subs	r6, r6, r2
 8001af0:	0233      	lsls	r3, r6, #8
 8001af2:	d4c1      	bmi.n	8001a78 <__aeabi_dadd+0x54c>
 8001af4:	0773      	lsls	r3, r6, #29
 8001af6:	08ff      	lsrs	r7, r7, #3
 8001af8:	4665      	mov	r5, ip
 8001afa:	2101      	movs	r1, #1
 8001afc:	431f      	orrs	r7, r3
 8001afe:	08f0      	lsrs	r0, r6, #3
 8001b00:	e64b      	b.n	800179a <__aeabi_dadd+0x26e>
 8001b02:	2f00      	cmp	r7, #0
 8001b04:	d07b      	beq.n	8001bfe <__aeabi_dadd+0x6d2>
 8001b06:	4665      	mov	r5, ip
 8001b08:	001e      	movs	r6, r3
 8001b0a:	4691      	mov	r9, r2
 8001b0c:	e63f      	b.n	800178e <__aeabi_dadd+0x262>
 8001b0e:	1a81      	subs	r1, r0, r2
 8001b10:	4688      	mov	r8, r1
 8001b12:	45c1      	cmp	r9, r8
 8001b14:	41a4      	sbcs	r4, r4
 8001b16:	1af1      	subs	r1, r6, r3
 8001b18:	4264      	negs	r4, r4
 8001b1a:	1b09      	subs	r1, r1, r4
 8001b1c:	2480      	movs	r4, #128	@ 0x80
 8001b1e:	0424      	lsls	r4, r4, #16
 8001b20:	4221      	tst	r1, r4
 8001b22:	d077      	beq.n	8001c14 <__aeabi_dadd+0x6e8>
 8001b24:	1a10      	subs	r0, r2, r0
 8001b26:	4282      	cmp	r2, r0
 8001b28:	4192      	sbcs	r2, r2
 8001b2a:	0007      	movs	r7, r0
 8001b2c:	1b9e      	subs	r6, r3, r6
 8001b2e:	4252      	negs	r2, r2
 8001b30:	1ab6      	subs	r6, r6, r2
 8001b32:	4337      	orrs	r7, r6
 8001b34:	d000      	beq.n	8001b38 <__aeabi_dadd+0x60c>
 8001b36:	e0a0      	b.n	8001c7a <__aeabi_dadd+0x74e>
 8001b38:	4665      	mov	r5, ip
 8001b3a:	2400      	movs	r4, #0
 8001b3c:	2600      	movs	r6, #0
 8001b3e:	e63e      	b.n	80017be <__aeabi_dadd+0x292>
 8001b40:	075f      	lsls	r7, r3, #29
 8001b42:	08d2      	lsrs	r2, r2, #3
 8001b44:	4665      	mov	r5, ip
 8001b46:	4317      	orrs	r7, r2
 8001b48:	08d8      	lsrs	r0, r3, #3
 8001b4a:	e653      	b.n	80017f4 <__aeabi_dadd+0x2c8>
 8001b4c:	1881      	adds	r1, r0, r2
 8001b4e:	4291      	cmp	r1, r2
 8001b50:	4192      	sbcs	r2, r2
 8001b52:	18f0      	adds	r0, r6, r3
 8001b54:	4252      	negs	r2, r2
 8001b56:	1880      	adds	r0, r0, r2
 8001b58:	0203      	lsls	r3, r0, #8
 8001b5a:	d500      	bpl.n	8001b5e <__aeabi_dadd+0x632>
 8001b5c:	e768      	b.n	8001a30 <__aeabi_dadd+0x504>
 8001b5e:	0747      	lsls	r7, r0, #29
 8001b60:	08c9      	lsrs	r1, r1, #3
 8001b62:	430f      	orrs	r7, r1
 8001b64:	08c0      	lsrs	r0, r0, #3
 8001b66:	2101      	movs	r1, #1
 8001b68:	e617      	b.n	800179a <__aeabi_dadd+0x26e>
 8001b6a:	08d2      	lsrs	r2, r2, #3
 8001b6c:	075f      	lsls	r7, r3, #29
 8001b6e:	4317      	orrs	r7, r2
 8001b70:	08d8      	lsrs	r0, r3, #3
 8001b72:	e63f      	b.n	80017f4 <__aeabi_dadd+0x2c8>
 8001b74:	000c      	movs	r4, r1
 8001b76:	2600      	movs	r6, #0
 8001b78:	2700      	movs	r7, #0
 8001b7a:	e620      	b.n	80017be <__aeabi_dadd+0x292>
 8001b7c:	2900      	cmp	r1, #0
 8001b7e:	d156      	bne.n	8001c2e <__aeabi_dadd+0x702>
 8001b80:	075f      	lsls	r7, r3, #29
 8001b82:	08d2      	lsrs	r2, r2, #3
 8001b84:	4317      	orrs	r7, r2
 8001b86:	08d8      	lsrs	r0, r3, #3
 8001b88:	e634      	b.n	80017f4 <__aeabi_dadd+0x2c8>
 8001b8a:	000c      	movs	r4, r1
 8001b8c:	001e      	movs	r6, r3
 8001b8e:	08d0      	lsrs	r0, r2, #3
 8001b90:	e629      	b.n	80017e6 <__aeabi_dadd+0x2ba>
 8001b92:	08c1      	lsrs	r1, r0, #3
 8001b94:	0770      	lsls	r0, r6, #29
 8001b96:	4301      	orrs	r1, r0
 8001b98:	08f0      	lsrs	r0, r6, #3
 8001b9a:	2f00      	cmp	r7, #0
 8001b9c:	d062      	beq.n	8001c64 <__aeabi_dadd+0x738>
 8001b9e:	2480      	movs	r4, #128	@ 0x80
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4220      	tst	r0, r4
 8001ba4:	d007      	beq.n	8001bb6 <__aeabi_dadd+0x68a>
 8001ba6:	08de      	lsrs	r6, r3, #3
 8001ba8:	4226      	tst	r6, r4
 8001baa:	d104      	bne.n	8001bb6 <__aeabi_dadd+0x68a>
 8001bac:	4665      	mov	r5, ip
 8001bae:	0030      	movs	r0, r6
 8001bb0:	08d1      	lsrs	r1, r2, #3
 8001bb2:	075b      	lsls	r3, r3, #29
 8001bb4:	4319      	orrs	r1, r3
 8001bb6:	0f4f      	lsrs	r7, r1, #29
 8001bb8:	00c9      	lsls	r1, r1, #3
 8001bba:	08c9      	lsrs	r1, r1, #3
 8001bbc:	077f      	lsls	r7, r7, #29
 8001bbe:	430f      	orrs	r7, r1
 8001bc0:	e618      	b.n	80017f4 <__aeabi_dadd+0x2c8>
 8001bc2:	000c      	movs	r4, r1
 8001bc4:	0030      	movs	r0, r6
 8001bc6:	3c20      	subs	r4, #32
 8001bc8:	40e0      	lsrs	r0, r4
 8001bca:	4684      	mov	ip, r0
 8001bcc:	2920      	cmp	r1, #32
 8001bce:	d005      	beq.n	8001bdc <__aeabi_dadd+0x6b0>
 8001bd0:	2440      	movs	r4, #64	@ 0x40
 8001bd2:	1a61      	subs	r1, r4, r1
 8001bd4:	408e      	lsls	r6, r1
 8001bd6:	4649      	mov	r1, r9
 8001bd8:	4331      	orrs	r1, r6
 8001bda:	4689      	mov	r9, r1
 8001bdc:	4648      	mov	r0, r9
 8001bde:	1e41      	subs	r1, r0, #1
 8001be0:	4188      	sbcs	r0, r1
 8001be2:	4661      	mov	r1, ip
 8001be4:	0007      	movs	r7, r0
 8001be6:	430f      	orrs	r7, r1
 8001be8:	e630      	b.n	800184c <__aeabi_dadd+0x320>
 8001bea:	2120      	movs	r1, #32
 8001bec:	2700      	movs	r7, #0
 8001bee:	1a09      	subs	r1, r1, r0
 8001bf0:	e50e      	b.n	8001610 <__aeabi_dadd+0xe4>
 8001bf2:	001e      	movs	r6, r3
 8001bf4:	2f00      	cmp	r7, #0
 8001bf6:	d000      	beq.n	8001bfa <__aeabi_dadd+0x6ce>
 8001bf8:	e522      	b.n	8001640 <__aeabi_dadd+0x114>
 8001bfa:	2400      	movs	r4, #0
 8001bfc:	e758      	b.n	8001ab0 <__aeabi_dadd+0x584>
 8001bfe:	2500      	movs	r5, #0
 8001c00:	2400      	movs	r4, #0
 8001c02:	2600      	movs	r6, #0
 8001c04:	e5db      	b.n	80017be <__aeabi_dadd+0x292>
 8001c06:	46c0      	nop			@ (mov r8, r8)
 8001c08:	000007fe 	.word	0x000007fe
 8001c0c:	000007ff 	.word	0x000007ff
 8001c10:	ff7fffff 	.word	0xff7fffff
 8001c14:	4647      	mov	r7, r8
 8001c16:	430f      	orrs	r7, r1
 8001c18:	d100      	bne.n	8001c1c <__aeabi_dadd+0x6f0>
 8001c1a:	e747      	b.n	8001aac <__aeabi_dadd+0x580>
 8001c1c:	000e      	movs	r6, r1
 8001c1e:	46c1      	mov	r9, r8
 8001c20:	e5b5      	b.n	800178e <__aeabi_dadd+0x262>
 8001c22:	08df      	lsrs	r7, r3, #3
 8001c24:	0764      	lsls	r4, r4, #29
 8001c26:	2102      	movs	r1, #2
 8001c28:	4327      	orrs	r7, r4
 8001c2a:	0900      	lsrs	r0, r0, #4
 8001c2c:	e5b5      	b.n	800179a <__aeabi_dadd+0x26e>
 8001c2e:	0019      	movs	r1, r3
 8001c30:	08c0      	lsrs	r0, r0, #3
 8001c32:	0777      	lsls	r7, r6, #29
 8001c34:	4307      	orrs	r7, r0
 8001c36:	4311      	orrs	r1, r2
 8001c38:	08f0      	lsrs	r0, r6, #3
 8001c3a:	2900      	cmp	r1, #0
 8001c3c:	d100      	bne.n	8001c40 <__aeabi_dadd+0x714>
 8001c3e:	e5d9      	b.n	80017f4 <__aeabi_dadd+0x2c8>
 8001c40:	2180      	movs	r1, #128	@ 0x80
 8001c42:	0309      	lsls	r1, r1, #12
 8001c44:	4208      	tst	r0, r1
 8001c46:	d007      	beq.n	8001c58 <__aeabi_dadd+0x72c>
 8001c48:	08dc      	lsrs	r4, r3, #3
 8001c4a:	420c      	tst	r4, r1
 8001c4c:	d104      	bne.n	8001c58 <__aeabi_dadd+0x72c>
 8001c4e:	08d2      	lsrs	r2, r2, #3
 8001c50:	075b      	lsls	r3, r3, #29
 8001c52:	431a      	orrs	r2, r3
 8001c54:	0017      	movs	r7, r2
 8001c56:	0020      	movs	r0, r4
 8001c58:	0f7b      	lsrs	r3, r7, #29
 8001c5a:	00ff      	lsls	r7, r7, #3
 8001c5c:	08ff      	lsrs	r7, r7, #3
 8001c5e:	075b      	lsls	r3, r3, #29
 8001c60:	431f      	orrs	r7, r3
 8001c62:	e5c7      	b.n	80017f4 <__aeabi_dadd+0x2c8>
 8001c64:	000f      	movs	r7, r1
 8001c66:	e5c5      	b.n	80017f4 <__aeabi_dadd+0x2c8>
 8001c68:	4b12      	ldr	r3, [pc, #72]	@ (8001cb4 <__aeabi_dadd+0x788>)
 8001c6a:	08d2      	lsrs	r2, r2, #3
 8001c6c:	4033      	ands	r3, r6
 8001c6e:	075f      	lsls	r7, r3, #29
 8001c70:	025b      	lsls	r3, r3, #9
 8001c72:	2401      	movs	r4, #1
 8001c74:	4317      	orrs	r7, r2
 8001c76:	0b1e      	lsrs	r6, r3, #12
 8001c78:	e5a1      	b.n	80017be <__aeabi_dadd+0x292>
 8001c7a:	4226      	tst	r6, r4
 8001c7c:	d012      	beq.n	8001ca4 <__aeabi_dadd+0x778>
 8001c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb4 <__aeabi_dadd+0x788>)
 8001c80:	4665      	mov	r5, ip
 8001c82:	0002      	movs	r2, r0
 8001c84:	2401      	movs	r4, #1
 8001c86:	401e      	ands	r6, r3
 8001c88:	e4e6      	b.n	8001658 <__aeabi_dadd+0x12c>
 8001c8a:	0021      	movs	r1, r4
 8001c8c:	e585      	b.n	800179a <__aeabi_dadd+0x26e>
 8001c8e:	0017      	movs	r7, r2
 8001c90:	e5a8      	b.n	80017e4 <__aeabi_dadd+0x2b8>
 8001c92:	003a      	movs	r2, r7
 8001c94:	e4d4      	b.n	8001640 <__aeabi_dadd+0x114>
 8001c96:	08db      	lsrs	r3, r3, #3
 8001c98:	0764      	lsls	r4, r4, #29
 8001c9a:	431c      	orrs	r4, r3
 8001c9c:	0027      	movs	r7, r4
 8001c9e:	2102      	movs	r1, #2
 8001ca0:	0900      	lsrs	r0, r0, #4
 8001ca2:	e57a      	b.n	800179a <__aeabi_dadd+0x26e>
 8001ca4:	08c0      	lsrs	r0, r0, #3
 8001ca6:	0777      	lsls	r7, r6, #29
 8001ca8:	4307      	orrs	r7, r0
 8001caa:	4665      	mov	r5, ip
 8001cac:	2100      	movs	r1, #0
 8001cae:	08f0      	lsrs	r0, r6, #3
 8001cb0:	e573      	b.n	800179a <__aeabi_dadd+0x26e>
 8001cb2:	46c0      	nop			@ (mov r8, r8)
 8001cb4:	ff7fffff 	.word	0xff7fffff

08001cb8 <__aeabi_ddiv>:
 8001cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cba:	46de      	mov	lr, fp
 8001cbc:	4645      	mov	r5, r8
 8001cbe:	4657      	mov	r7, sl
 8001cc0:	464e      	mov	r6, r9
 8001cc2:	b5e0      	push	{r5, r6, r7, lr}
 8001cc4:	b087      	sub	sp, #28
 8001cc6:	9200      	str	r2, [sp, #0]
 8001cc8:	9301      	str	r3, [sp, #4]
 8001cca:	030b      	lsls	r3, r1, #12
 8001ccc:	0b1b      	lsrs	r3, r3, #12
 8001cce:	469b      	mov	fp, r3
 8001cd0:	0fca      	lsrs	r2, r1, #31
 8001cd2:	004b      	lsls	r3, r1, #1
 8001cd4:	0004      	movs	r4, r0
 8001cd6:	4680      	mov	r8, r0
 8001cd8:	0d5b      	lsrs	r3, r3, #21
 8001cda:	9202      	str	r2, [sp, #8]
 8001cdc:	d100      	bne.n	8001ce0 <__aeabi_ddiv+0x28>
 8001cde:	e098      	b.n	8001e12 <__aeabi_ddiv+0x15a>
 8001ce0:	4a7c      	ldr	r2, [pc, #496]	@ (8001ed4 <__aeabi_ddiv+0x21c>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d037      	beq.n	8001d56 <__aeabi_ddiv+0x9e>
 8001ce6:	4659      	mov	r1, fp
 8001ce8:	0f42      	lsrs	r2, r0, #29
 8001cea:	00c9      	lsls	r1, r1, #3
 8001cec:	430a      	orrs	r2, r1
 8001cee:	2180      	movs	r1, #128	@ 0x80
 8001cf0:	0409      	lsls	r1, r1, #16
 8001cf2:	4311      	orrs	r1, r2
 8001cf4:	00c2      	lsls	r2, r0, #3
 8001cf6:	4690      	mov	r8, r2
 8001cf8:	4a77      	ldr	r2, [pc, #476]	@ (8001ed8 <__aeabi_ddiv+0x220>)
 8001cfa:	4689      	mov	r9, r1
 8001cfc:	4692      	mov	sl, r2
 8001cfe:	449a      	add	sl, r3
 8001d00:	2300      	movs	r3, #0
 8001d02:	2400      	movs	r4, #0
 8001d04:	9303      	str	r3, [sp, #12]
 8001d06:	9e00      	ldr	r6, [sp, #0]
 8001d08:	9f01      	ldr	r7, [sp, #4]
 8001d0a:	033b      	lsls	r3, r7, #12
 8001d0c:	0b1b      	lsrs	r3, r3, #12
 8001d0e:	469b      	mov	fp, r3
 8001d10:	007b      	lsls	r3, r7, #1
 8001d12:	0030      	movs	r0, r6
 8001d14:	0d5b      	lsrs	r3, r3, #21
 8001d16:	0ffd      	lsrs	r5, r7, #31
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d059      	beq.n	8001dd0 <__aeabi_ddiv+0x118>
 8001d1c:	4a6d      	ldr	r2, [pc, #436]	@ (8001ed4 <__aeabi_ddiv+0x21c>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d048      	beq.n	8001db4 <__aeabi_ddiv+0xfc>
 8001d22:	4659      	mov	r1, fp
 8001d24:	0f72      	lsrs	r2, r6, #29
 8001d26:	00c9      	lsls	r1, r1, #3
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	2180      	movs	r1, #128	@ 0x80
 8001d2c:	0409      	lsls	r1, r1, #16
 8001d2e:	4311      	orrs	r1, r2
 8001d30:	468b      	mov	fp, r1
 8001d32:	4969      	ldr	r1, [pc, #420]	@ (8001ed8 <__aeabi_ddiv+0x220>)
 8001d34:	00f2      	lsls	r2, r6, #3
 8001d36:	468c      	mov	ip, r1
 8001d38:	4651      	mov	r1, sl
 8001d3a:	4463      	add	r3, ip
 8001d3c:	1acb      	subs	r3, r1, r3
 8001d3e:	469a      	mov	sl, r3
 8001d40:	2100      	movs	r1, #0
 8001d42:	9e02      	ldr	r6, [sp, #8]
 8001d44:	406e      	eors	r6, r5
 8001d46:	b2f6      	uxtb	r6, r6
 8001d48:	2c0f      	cmp	r4, #15
 8001d4a:	d900      	bls.n	8001d4e <__aeabi_ddiv+0x96>
 8001d4c:	e0ce      	b.n	8001eec <__aeabi_ddiv+0x234>
 8001d4e:	4b63      	ldr	r3, [pc, #396]	@ (8001edc <__aeabi_ddiv+0x224>)
 8001d50:	00a4      	lsls	r4, r4, #2
 8001d52:	591b      	ldr	r3, [r3, r4]
 8001d54:	469f      	mov	pc, r3
 8001d56:	465a      	mov	r2, fp
 8001d58:	4302      	orrs	r2, r0
 8001d5a:	4691      	mov	r9, r2
 8001d5c:	d000      	beq.n	8001d60 <__aeabi_ddiv+0xa8>
 8001d5e:	e090      	b.n	8001e82 <__aeabi_ddiv+0x1ca>
 8001d60:	469a      	mov	sl, r3
 8001d62:	2302      	movs	r3, #2
 8001d64:	4690      	mov	r8, r2
 8001d66:	2408      	movs	r4, #8
 8001d68:	9303      	str	r3, [sp, #12]
 8001d6a:	e7cc      	b.n	8001d06 <__aeabi_ddiv+0x4e>
 8001d6c:	46cb      	mov	fp, r9
 8001d6e:	4642      	mov	r2, r8
 8001d70:	9d02      	ldr	r5, [sp, #8]
 8001d72:	9903      	ldr	r1, [sp, #12]
 8001d74:	2902      	cmp	r1, #2
 8001d76:	d100      	bne.n	8001d7a <__aeabi_ddiv+0xc2>
 8001d78:	e1de      	b.n	8002138 <__aeabi_ddiv+0x480>
 8001d7a:	2903      	cmp	r1, #3
 8001d7c:	d100      	bne.n	8001d80 <__aeabi_ddiv+0xc8>
 8001d7e:	e08d      	b.n	8001e9c <__aeabi_ddiv+0x1e4>
 8001d80:	2901      	cmp	r1, #1
 8001d82:	d000      	beq.n	8001d86 <__aeabi_ddiv+0xce>
 8001d84:	e179      	b.n	800207a <__aeabi_ddiv+0x3c2>
 8001d86:	002e      	movs	r6, r5
 8001d88:	2200      	movs	r2, #0
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	2400      	movs	r4, #0
 8001d8e:	4690      	mov	r8, r2
 8001d90:	051b      	lsls	r3, r3, #20
 8001d92:	4323      	orrs	r3, r4
 8001d94:	07f6      	lsls	r6, r6, #31
 8001d96:	4333      	orrs	r3, r6
 8001d98:	4640      	mov	r0, r8
 8001d9a:	0019      	movs	r1, r3
 8001d9c:	b007      	add	sp, #28
 8001d9e:	bcf0      	pop	{r4, r5, r6, r7}
 8001da0:	46bb      	mov	fp, r7
 8001da2:	46b2      	mov	sl, r6
 8001da4:	46a9      	mov	r9, r5
 8001da6:	46a0      	mov	r8, r4
 8001da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001daa:	2200      	movs	r2, #0
 8001dac:	2400      	movs	r4, #0
 8001dae:	4690      	mov	r8, r2
 8001db0:	4b48      	ldr	r3, [pc, #288]	@ (8001ed4 <__aeabi_ddiv+0x21c>)
 8001db2:	e7ed      	b.n	8001d90 <__aeabi_ddiv+0xd8>
 8001db4:	465a      	mov	r2, fp
 8001db6:	9b00      	ldr	r3, [sp, #0]
 8001db8:	431a      	orrs	r2, r3
 8001dba:	4b49      	ldr	r3, [pc, #292]	@ (8001ee0 <__aeabi_ddiv+0x228>)
 8001dbc:	469c      	mov	ip, r3
 8001dbe:	44e2      	add	sl, ip
 8001dc0:	2a00      	cmp	r2, #0
 8001dc2:	d159      	bne.n	8001e78 <__aeabi_ddiv+0x1c0>
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	431c      	orrs	r4, r3
 8001dc8:	2300      	movs	r3, #0
 8001dca:	2102      	movs	r1, #2
 8001dcc:	469b      	mov	fp, r3
 8001dce:	e7b8      	b.n	8001d42 <__aeabi_ddiv+0x8a>
 8001dd0:	465a      	mov	r2, fp
 8001dd2:	9b00      	ldr	r3, [sp, #0]
 8001dd4:	431a      	orrs	r2, r3
 8001dd6:	d049      	beq.n	8001e6c <__aeabi_ddiv+0x1b4>
 8001dd8:	465b      	mov	r3, fp
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d100      	bne.n	8001de0 <__aeabi_ddiv+0x128>
 8001dde:	e19c      	b.n	800211a <__aeabi_ddiv+0x462>
 8001de0:	4658      	mov	r0, fp
 8001de2:	f001 fb3b 	bl	800345c <__clzsi2>
 8001de6:	0002      	movs	r2, r0
 8001de8:	0003      	movs	r3, r0
 8001dea:	3a0b      	subs	r2, #11
 8001dec:	271d      	movs	r7, #29
 8001dee:	9e00      	ldr	r6, [sp, #0]
 8001df0:	1aba      	subs	r2, r7, r2
 8001df2:	0019      	movs	r1, r3
 8001df4:	4658      	mov	r0, fp
 8001df6:	40d6      	lsrs	r6, r2
 8001df8:	3908      	subs	r1, #8
 8001dfa:	4088      	lsls	r0, r1
 8001dfc:	0032      	movs	r2, r6
 8001dfe:	4302      	orrs	r2, r0
 8001e00:	4693      	mov	fp, r2
 8001e02:	9a00      	ldr	r2, [sp, #0]
 8001e04:	408a      	lsls	r2, r1
 8001e06:	4937      	ldr	r1, [pc, #220]	@ (8001ee4 <__aeabi_ddiv+0x22c>)
 8001e08:	4453      	add	r3, sl
 8001e0a:	468a      	mov	sl, r1
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	449a      	add	sl, r3
 8001e10:	e797      	b.n	8001d42 <__aeabi_ddiv+0x8a>
 8001e12:	465b      	mov	r3, fp
 8001e14:	4303      	orrs	r3, r0
 8001e16:	4699      	mov	r9, r3
 8001e18:	d021      	beq.n	8001e5e <__aeabi_ddiv+0x1a6>
 8001e1a:	465b      	mov	r3, fp
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_ddiv+0x16a>
 8001e20:	e169      	b.n	80020f6 <__aeabi_ddiv+0x43e>
 8001e22:	4658      	mov	r0, fp
 8001e24:	f001 fb1a 	bl	800345c <__clzsi2>
 8001e28:	230b      	movs	r3, #11
 8001e2a:	425b      	negs	r3, r3
 8001e2c:	469c      	mov	ip, r3
 8001e2e:	0002      	movs	r2, r0
 8001e30:	4484      	add	ip, r0
 8001e32:	4666      	mov	r6, ip
 8001e34:	231d      	movs	r3, #29
 8001e36:	1b9b      	subs	r3, r3, r6
 8001e38:	0026      	movs	r6, r4
 8001e3a:	0011      	movs	r1, r2
 8001e3c:	4658      	mov	r0, fp
 8001e3e:	40de      	lsrs	r6, r3
 8001e40:	3908      	subs	r1, #8
 8001e42:	4088      	lsls	r0, r1
 8001e44:	0033      	movs	r3, r6
 8001e46:	4303      	orrs	r3, r0
 8001e48:	4699      	mov	r9, r3
 8001e4a:	0023      	movs	r3, r4
 8001e4c:	408b      	lsls	r3, r1
 8001e4e:	4698      	mov	r8, r3
 8001e50:	4b25      	ldr	r3, [pc, #148]	@ (8001ee8 <__aeabi_ddiv+0x230>)
 8001e52:	2400      	movs	r4, #0
 8001e54:	1a9b      	subs	r3, r3, r2
 8001e56:	469a      	mov	sl, r3
 8001e58:	2300      	movs	r3, #0
 8001e5a:	9303      	str	r3, [sp, #12]
 8001e5c:	e753      	b.n	8001d06 <__aeabi_ddiv+0x4e>
 8001e5e:	2300      	movs	r3, #0
 8001e60:	4698      	mov	r8, r3
 8001e62:	469a      	mov	sl, r3
 8001e64:	3301      	adds	r3, #1
 8001e66:	2404      	movs	r4, #4
 8001e68:	9303      	str	r3, [sp, #12]
 8001e6a:	e74c      	b.n	8001d06 <__aeabi_ddiv+0x4e>
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	431c      	orrs	r4, r3
 8001e70:	2300      	movs	r3, #0
 8001e72:	2101      	movs	r1, #1
 8001e74:	469b      	mov	fp, r3
 8001e76:	e764      	b.n	8001d42 <__aeabi_ddiv+0x8a>
 8001e78:	2303      	movs	r3, #3
 8001e7a:	0032      	movs	r2, r6
 8001e7c:	2103      	movs	r1, #3
 8001e7e:	431c      	orrs	r4, r3
 8001e80:	e75f      	b.n	8001d42 <__aeabi_ddiv+0x8a>
 8001e82:	469a      	mov	sl, r3
 8001e84:	2303      	movs	r3, #3
 8001e86:	46d9      	mov	r9, fp
 8001e88:	240c      	movs	r4, #12
 8001e8a:	9303      	str	r3, [sp, #12]
 8001e8c:	e73b      	b.n	8001d06 <__aeabi_ddiv+0x4e>
 8001e8e:	2300      	movs	r3, #0
 8001e90:	2480      	movs	r4, #128	@ 0x80
 8001e92:	4698      	mov	r8, r3
 8001e94:	2600      	movs	r6, #0
 8001e96:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed4 <__aeabi_ddiv+0x21c>)
 8001e98:	0324      	lsls	r4, r4, #12
 8001e9a:	e779      	b.n	8001d90 <__aeabi_ddiv+0xd8>
 8001e9c:	2480      	movs	r4, #128	@ 0x80
 8001e9e:	465b      	mov	r3, fp
 8001ea0:	0324      	lsls	r4, r4, #12
 8001ea2:	431c      	orrs	r4, r3
 8001ea4:	0324      	lsls	r4, r4, #12
 8001ea6:	002e      	movs	r6, r5
 8001ea8:	4690      	mov	r8, r2
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <__aeabi_ddiv+0x21c>)
 8001eac:	0b24      	lsrs	r4, r4, #12
 8001eae:	e76f      	b.n	8001d90 <__aeabi_ddiv+0xd8>
 8001eb0:	2480      	movs	r4, #128	@ 0x80
 8001eb2:	464b      	mov	r3, r9
 8001eb4:	0324      	lsls	r4, r4, #12
 8001eb6:	4223      	tst	r3, r4
 8001eb8:	d002      	beq.n	8001ec0 <__aeabi_ddiv+0x208>
 8001eba:	465b      	mov	r3, fp
 8001ebc:	4223      	tst	r3, r4
 8001ebe:	d0f0      	beq.n	8001ea2 <__aeabi_ddiv+0x1ea>
 8001ec0:	2480      	movs	r4, #128	@ 0x80
 8001ec2:	464b      	mov	r3, r9
 8001ec4:	0324      	lsls	r4, r4, #12
 8001ec6:	431c      	orrs	r4, r3
 8001ec8:	0324      	lsls	r4, r4, #12
 8001eca:	9e02      	ldr	r6, [sp, #8]
 8001ecc:	4b01      	ldr	r3, [pc, #4]	@ (8001ed4 <__aeabi_ddiv+0x21c>)
 8001ece:	0b24      	lsrs	r4, r4, #12
 8001ed0:	e75e      	b.n	8001d90 <__aeabi_ddiv+0xd8>
 8001ed2:	46c0      	nop			@ (mov r8, r8)
 8001ed4:	000007ff 	.word	0x000007ff
 8001ed8:	fffffc01 	.word	0xfffffc01
 8001edc:	08006140 	.word	0x08006140
 8001ee0:	fffff801 	.word	0xfffff801
 8001ee4:	000003f3 	.word	0x000003f3
 8001ee8:	fffffc0d 	.word	0xfffffc0d
 8001eec:	45cb      	cmp	fp, r9
 8001eee:	d200      	bcs.n	8001ef2 <__aeabi_ddiv+0x23a>
 8001ef0:	e0f8      	b.n	80020e4 <__aeabi_ddiv+0x42c>
 8001ef2:	d100      	bne.n	8001ef6 <__aeabi_ddiv+0x23e>
 8001ef4:	e0f3      	b.n	80020de <__aeabi_ddiv+0x426>
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	425b      	negs	r3, r3
 8001efa:	469c      	mov	ip, r3
 8001efc:	4644      	mov	r4, r8
 8001efe:	4648      	mov	r0, r9
 8001f00:	2500      	movs	r5, #0
 8001f02:	44e2      	add	sl, ip
 8001f04:	465b      	mov	r3, fp
 8001f06:	0e17      	lsrs	r7, r2, #24
 8001f08:	021b      	lsls	r3, r3, #8
 8001f0a:	431f      	orrs	r7, r3
 8001f0c:	0c19      	lsrs	r1, r3, #16
 8001f0e:	043b      	lsls	r3, r7, #16
 8001f10:	0212      	lsls	r2, r2, #8
 8001f12:	9700      	str	r7, [sp, #0]
 8001f14:	0c1f      	lsrs	r7, r3, #16
 8001f16:	4691      	mov	r9, r2
 8001f18:	9102      	str	r1, [sp, #8]
 8001f1a:	9703      	str	r7, [sp, #12]
 8001f1c:	f7fe f984 	bl	8000228 <__aeabi_uidivmod>
 8001f20:	0002      	movs	r2, r0
 8001f22:	437a      	muls	r2, r7
 8001f24:	040b      	lsls	r3, r1, #16
 8001f26:	0c21      	lsrs	r1, r4, #16
 8001f28:	4680      	mov	r8, r0
 8001f2a:	4319      	orrs	r1, r3
 8001f2c:	428a      	cmp	r2, r1
 8001f2e:	d909      	bls.n	8001f44 <__aeabi_ddiv+0x28c>
 8001f30:	9f00      	ldr	r7, [sp, #0]
 8001f32:	2301      	movs	r3, #1
 8001f34:	46bc      	mov	ip, r7
 8001f36:	425b      	negs	r3, r3
 8001f38:	4461      	add	r1, ip
 8001f3a:	469c      	mov	ip, r3
 8001f3c:	44e0      	add	r8, ip
 8001f3e:	428f      	cmp	r7, r1
 8001f40:	d800      	bhi.n	8001f44 <__aeabi_ddiv+0x28c>
 8001f42:	e15c      	b.n	80021fe <__aeabi_ddiv+0x546>
 8001f44:	1a88      	subs	r0, r1, r2
 8001f46:	9902      	ldr	r1, [sp, #8]
 8001f48:	f7fe f96e 	bl	8000228 <__aeabi_uidivmod>
 8001f4c:	9a03      	ldr	r2, [sp, #12]
 8001f4e:	0424      	lsls	r4, r4, #16
 8001f50:	4342      	muls	r2, r0
 8001f52:	0409      	lsls	r1, r1, #16
 8001f54:	0c24      	lsrs	r4, r4, #16
 8001f56:	0003      	movs	r3, r0
 8001f58:	430c      	orrs	r4, r1
 8001f5a:	42a2      	cmp	r2, r4
 8001f5c:	d906      	bls.n	8001f6c <__aeabi_ddiv+0x2b4>
 8001f5e:	9900      	ldr	r1, [sp, #0]
 8001f60:	3b01      	subs	r3, #1
 8001f62:	468c      	mov	ip, r1
 8001f64:	4464      	add	r4, ip
 8001f66:	42a1      	cmp	r1, r4
 8001f68:	d800      	bhi.n	8001f6c <__aeabi_ddiv+0x2b4>
 8001f6a:	e142      	b.n	80021f2 <__aeabi_ddiv+0x53a>
 8001f6c:	1aa0      	subs	r0, r4, r2
 8001f6e:	4642      	mov	r2, r8
 8001f70:	0412      	lsls	r2, r2, #16
 8001f72:	431a      	orrs	r2, r3
 8001f74:	4693      	mov	fp, r2
 8001f76:	464b      	mov	r3, r9
 8001f78:	4659      	mov	r1, fp
 8001f7a:	0c1b      	lsrs	r3, r3, #16
 8001f7c:	001f      	movs	r7, r3
 8001f7e:	9304      	str	r3, [sp, #16]
 8001f80:	040b      	lsls	r3, r1, #16
 8001f82:	4649      	mov	r1, r9
 8001f84:	0409      	lsls	r1, r1, #16
 8001f86:	0c09      	lsrs	r1, r1, #16
 8001f88:	000c      	movs	r4, r1
 8001f8a:	0c1b      	lsrs	r3, r3, #16
 8001f8c:	435c      	muls	r4, r3
 8001f8e:	0c12      	lsrs	r2, r2, #16
 8001f90:	437b      	muls	r3, r7
 8001f92:	4688      	mov	r8, r1
 8001f94:	4351      	muls	r1, r2
 8001f96:	437a      	muls	r2, r7
 8001f98:	0c27      	lsrs	r7, r4, #16
 8001f9a:	46bc      	mov	ip, r7
 8001f9c:	185b      	adds	r3, r3, r1
 8001f9e:	4463      	add	r3, ip
 8001fa0:	4299      	cmp	r1, r3
 8001fa2:	d903      	bls.n	8001fac <__aeabi_ddiv+0x2f4>
 8001fa4:	2180      	movs	r1, #128	@ 0x80
 8001fa6:	0249      	lsls	r1, r1, #9
 8001fa8:	468c      	mov	ip, r1
 8001faa:	4462      	add	r2, ip
 8001fac:	0c19      	lsrs	r1, r3, #16
 8001fae:	0424      	lsls	r4, r4, #16
 8001fb0:	041b      	lsls	r3, r3, #16
 8001fb2:	0c24      	lsrs	r4, r4, #16
 8001fb4:	188a      	adds	r2, r1, r2
 8001fb6:	191c      	adds	r4, r3, r4
 8001fb8:	4290      	cmp	r0, r2
 8001fba:	d302      	bcc.n	8001fc2 <__aeabi_ddiv+0x30a>
 8001fbc:	d116      	bne.n	8001fec <__aeabi_ddiv+0x334>
 8001fbe:	42a5      	cmp	r5, r4
 8001fc0:	d214      	bcs.n	8001fec <__aeabi_ddiv+0x334>
 8001fc2:	465b      	mov	r3, fp
 8001fc4:	9f00      	ldr	r7, [sp, #0]
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	444d      	add	r5, r9
 8001fca:	9305      	str	r3, [sp, #20]
 8001fcc:	454d      	cmp	r5, r9
 8001fce:	419b      	sbcs	r3, r3
 8001fd0:	46bc      	mov	ip, r7
 8001fd2:	425b      	negs	r3, r3
 8001fd4:	4463      	add	r3, ip
 8001fd6:	18c0      	adds	r0, r0, r3
 8001fd8:	4287      	cmp	r7, r0
 8001fda:	d300      	bcc.n	8001fde <__aeabi_ddiv+0x326>
 8001fdc:	e102      	b.n	80021e4 <__aeabi_ddiv+0x52c>
 8001fde:	4282      	cmp	r2, r0
 8001fe0:	d900      	bls.n	8001fe4 <__aeabi_ddiv+0x32c>
 8001fe2:	e129      	b.n	8002238 <__aeabi_ddiv+0x580>
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_ddiv+0x330>
 8001fe6:	e124      	b.n	8002232 <__aeabi_ddiv+0x57a>
 8001fe8:	9b05      	ldr	r3, [sp, #20]
 8001fea:	469b      	mov	fp, r3
 8001fec:	1b2c      	subs	r4, r5, r4
 8001fee:	42a5      	cmp	r5, r4
 8001ff0:	41ad      	sbcs	r5, r5
 8001ff2:	9b00      	ldr	r3, [sp, #0]
 8001ff4:	1a80      	subs	r0, r0, r2
 8001ff6:	426d      	negs	r5, r5
 8001ff8:	1b40      	subs	r0, r0, r5
 8001ffa:	4283      	cmp	r3, r0
 8001ffc:	d100      	bne.n	8002000 <__aeabi_ddiv+0x348>
 8001ffe:	e10f      	b.n	8002220 <__aeabi_ddiv+0x568>
 8002000:	9902      	ldr	r1, [sp, #8]
 8002002:	f7fe f911 	bl	8000228 <__aeabi_uidivmod>
 8002006:	9a03      	ldr	r2, [sp, #12]
 8002008:	040b      	lsls	r3, r1, #16
 800200a:	4342      	muls	r2, r0
 800200c:	0c21      	lsrs	r1, r4, #16
 800200e:	0005      	movs	r5, r0
 8002010:	4319      	orrs	r1, r3
 8002012:	428a      	cmp	r2, r1
 8002014:	d900      	bls.n	8002018 <__aeabi_ddiv+0x360>
 8002016:	e0cb      	b.n	80021b0 <__aeabi_ddiv+0x4f8>
 8002018:	1a88      	subs	r0, r1, r2
 800201a:	9902      	ldr	r1, [sp, #8]
 800201c:	f7fe f904 	bl	8000228 <__aeabi_uidivmod>
 8002020:	9a03      	ldr	r2, [sp, #12]
 8002022:	0424      	lsls	r4, r4, #16
 8002024:	4342      	muls	r2, r0
 8002026:	0409      	lsls	r1, r1, #16
 8002028:	0c24      	lsrs	r4, r4, #16
 800202a:	0003      	movs	r3, r0
 800202c:	430c      	orrs	r4, r1
 800202e:	42a2      	cmp	r2, r4
 8002030:	d900      	bls.n	8002034 <__aeabi_ddiv+0x37c>
 8002032:	e0ca      	b.n	80021ca <__aeabi_ddiv+0x512>
 8002034:	4641      	mov	r1, r8
 8002036:	1aa4      	subs	r4, r4, r2
 8002038:	042a      	lsls	r2, r5, #16
 800203a:	431a      	orrs	r2, r3
 800203c:	9f04      	ldr	r7, [sp, #16]
 800203e:	0413      	lsls	r3, r2, #16
 8002040:	0c1b      	lsrs	r3, r3, #16
 8002042:	4359      	muls	r1, r3
 8002044:	4640      	mov	r0, r8
 8002046:	437b      	muls	r3, r7
 8002048:	469c      	mov	ip, r3
 800204a:	0c15      	lsrs	r5, r2, #16
 800204c:	4368      	muls	r0, r5
 800204e:	0c0b      	lsrs	r3, r1, #16
 8002050:	4484      	add	ip, r0
 8002052:	4463      	add	r3, ip
 8002054:	437d      	muls	r5, r7
 8002056:	4298      	cmp	r0, r3
 8002058:	d903      	bls.n	8002062 <__aeabi_ddiv+0x3aa>
 800205a:	2080      	movs	r0, #128	@ 0x80
 800205c:	0240      	lsls	r0, r0, #9
 800205e:	4684      	mov	ip, r0
 8002060:	4465      	add	r5, ip
 8002062:	0c18      	lsrs	r0, r3, #16
 8002064:	0409      	lsls	r1, r1, #16
 8002066:	041b      	lsls	r3, r3, #16
 8002068:	0c09      	lsrs	r1, r1, #16
 800206a:	1940      	adds	r0, r0, r5
 800206c:	185b      	adds	r3, r3, r1
 800206e:	4284      	cmp	r4, r0
 8002070:	d327      	bcc.n	80020c2 <__aeabi_ddiv+0x40a>
 8002072:	d023      	beq.n	80020bc <__aeabi_ddiv+0x404>
 8002074:	2301      	movs	r3, #1
 8002076:	0035      	movs	r5, r6
 8002078:	431a      	orrs	r2, r3
 800207a:	4b94      	ldr	r3, [pc, #592]	@ (80022cc <__aeabi_ddiv+0x614>)
 800207c:	4453      	add	r3, sl
 800207e:	2b00      	cmp	r3, #0
 8002080:	dd60      	ble.n	8002144 <__aeabi_ddiv+0x48c>
 8002082:	0751      	lsls	r1, r2, #29
 8002084:	d000      	beq.n	8002088 <__aeabi_ddiv+0x3d0>
 8002086:	e086      	b.n	8002196 <__aeabi_ddiv+0x4de>
 8002088:	002e      	movs	r6, r5
 800208a:	08d1      	lsrs	r1, r2, #3
 800208c:	465a      	mov	r2, fp
 800208e:	01d2      	lsls	r2, r2, #7
 8002090:	d506      	bpl.n	80020a0 <__aeabi_ddiv+0x3e8>
 8002092:	465a      	mov	r2, fp
 8002094:	4b8e      	ldr	r3, [pc, #568]	@ (80022d0 <__aeabi_ddiv+0x618>)
 8002096:	401a      	ands	r2, r3
 8002098:	2380      	movs	r3, #128	@ 0x80
 800209a:	4693      	mov	fp, r2
 800209c:	00db      	lsls	r3, r3, #3
 800209e:	4453      	add	r3, sl
 80020a0:	4a8c      	ldr	r2, [pc, #560]	@ (80022d4 <__aeabi_ddiv+0x61c>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	dd00      	ble.n	80020a8 <__aeabi_ddiv+0x3f0>
 80020a6:	e680      	b.n	8001daa <__aeabi_ddiv+0xf2>
 80020a8:	465a      	mov	r2, fp
 80020aa:	0752      	lsls	r2, r2, #29
 80020ac:	430a      	orrs	r2, r1
 80020ae:	4690      	mov	r8, r2
 80020b0:	465a      	mov	r2, fp
 80020b2:	055b      	lsls	r3, r3, #21
 80020b4:	0254      	lsls	r4, r2, #9
 80020b6:	0b24      	lsrs	r4, r4, #12
 80020b8:	0d5b      	lsrs	r3, r3, #21
 80020ba:	e669      	b.n	8001d90 <__aeabi_ddiv+0xd8>
 80020bc:	0035      	movs	r5, r6
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d0db      	beq.n	800207a <__aeabi_ddiv+0x3c2>
 80020c2:	9d00      	ldr	r5, [sp, #0]
 80020c4:	1e51      	subs	r1, r2, #1
 80020c6:	46ac      	mov	ip, r5
 80020c8:	4464      	add	r4, ip
 80020ca:	42ac      	cmp	r4, r5
 80020cc:	d200      	bcs.n	80020d0 <__aeabi_ddiv+0x418>
 80020ce:	e09e      	b.n	800220e <__aeabi_ddiv+0x556>
 80020d0:	4284      	cmp	r4, r0
 80020d2:	d200      	bcs.n	80020d6 <__aeabi_ddiv+0x41e>
 80020d4:	e0e1      	b.n	800229a <__aeabi_ddiv+0x5e2>
 80020d6:	d100      	bne.n	80020da <__aeabi_ddiv+0x422>
 80020d8:	e0ee      	b.n	80022b8 <__aeabi_ddiv+0x600>
 80020da:	000a      	movs	r2, r1
 80020dc:	e7ca      	b.n	8002074 <__aeabi_ddiv+0x3bc>
 80020de:	4542      	cmp	r2, r8
 80020e0:	d900      	bls.n	80020e4 <__aeabi_ddiv+0x42c>
 80020e2:	e708      	b.n	8001ef6 <__aeabi_ddiv+0x23e>
 80020e4:	464b      	mov	r3, r9
 80020e6:	07dc      	lsls	r4, r3, #31
 80020e8:	0858      	lsrs	r0, r3, #1
 80020ea:	4643      	mov	r3, r8
 80020ec:	085b      	lsrs	r3, r3, #1
 80020ee:	431c      	orrs	r4, r3
 80020f0:	4643      	mov	r3, r8
 80020f2:	07dd      	lsls	r5, r3, #31
 80020f4:	e706      	b.n	8001f04 <__aeabi_ddiv+0x24c>
 80020f6:	f001 f9b1 	bl	800345c <__clzsi2>
 80020fa:	2315      	movs	r3, #21
 80020fc:	469c      	mov	ip, r3
 80020fe:	4484      	add	ip, r0
 8002100:	0002      	movs	r2, r0
 8002102:	4663      	mov	r3, ip
 8002104:	3220      	adds	r2, #32
 8002106:	2b1c      	cmp	r3, #28
 8002108:	dc00      	bgt.n	800210c <__aeabi_ddiv+0x454>
 800210a:	e692      	b.n	8001e32 <__aeabi_ddiv+0x17a>
 800210c:	0023      	movs	r3, r4
 800210e:	3808      	subs	r0, #8
 8002110:	4083      	lsls	r3, r0
 8002112:	4699      	mov	r9, r3
 8002114:	2300      	movs	r3, #0
 8002116:	4698      	mov	r8, r3
 8002118:	e69a      	b.n	8001e50 <__aeabi_ddiv+0x198>
 800211a:	f001 f99f 	bl	800345c <__clzsi2>
 800211e:	0002      	movs	r2, r0
 8002120:	0003      	movs	r3, r0
 8002122:	3215      	adds	r2, #21
 8002124:	3320      	adds	r3, #32
 8002126:	2a1c      	cmp	r2, #28
 8002128:	dc00      	bgt.n	800212c <__aeabi_ddiv+0x474>
 800212a:	e65f      	b.n	8001dec <__aeabi_ddiv+0x134>
 800212c:	9900      	ldr	r1, [sp, #0]
 800212e:	3808      	subs	r0, #8
 8002130:	4081      	lsls	r1, r0
 8002132:	2200      	movs	r2, #0
 8002134:	468b      	mov	fp, r1
 8002136:	e666      	b.n	8001e06 <__aeabi_ddiv+0x14e>
 8002138:	2200      	movs	r2, #0
 800213a:	002e      	movs	r6, r5
 800213c:	2400      	movs	r4, #0
 800213e:	4690      	mov	r8, r2
 8002140:	4b65      	ldr	r3, [pc, #404]	@ (80022d8 <__aeabi_ddiv+0x620>)
 8002142:	e625      	b.n	8001d90 <__aeabi_ddiv+0xd8>
 8002144:	002e      	movs	r6, r5
 8002146:	2101      	movs	r1, #1
 8002148:	1ac9      	subs	r1, r1, r3
 800214a:	2938      	cmp	r1, #56	@ 0x38
 800214c:	dd00      	ble.n	8002150 <__aeabi_ddiv+0x498>
 800214e:	e61b      	b.n	8001d88 <__aeabi_ddiv+0xd0>
 8002150:	291f      	cmp	r1, #31
 8002152:	dc7e      	bgt.n	8002252 <__aeabi_ddiv+0x59a>
 8002154:	4861      	ldr	r0, [pc, #388]	@ (80022dc <__aeabi_ddiv+0x624>)
 8002156:	0014      	movs	r4, r2
 8002158:	4450      	add	r0, sl
 800215a:	465b      	mov	r3, fp
 800215c:	4082      	lsls	r2, r0
 800215e:	4083      	lsls	r3, r0
 8002160:	40cc      	lsrs	r4, r1
 8002162:	1e50      	subs	r0, r2, #1
 8002164:	4182      	sbcs	r2, r0
 8002166:	4323      	orrs	r3, r4
 8002168:	431a      	orrs	r2, r3
 800216a:	465b      	mov	r3, fp
 800216c:	40cb      	lsrs	r3, r1
 800216e:	0751      	lsls	r1, r2, #29
 8002170:	d009      	beq.n	8002186 <__aeabi_ddiv+0x4ce>
 8002172:	210f      	movs	r1, #15
 8002174:	4011      	ands	r1, r2
 8002176:	2904      	cmp	r1, #4
 8002178:	d005      	beq.n	8002186 <__aeabi_ddiv+0x4ce>
 800217a:	1d11      	adds	r1, r2, #4
 800217c:	4291      	cmp	r1, r2
 800217e:	4192      	sbcs	r2, r2
 8002180:	4252      	negs	r2, r2
 8002182:	189b      	adds	r3, r3, r2
 8002184:	000a      	movs	r2, r1
 8002186:	0219      	lsls	r1, r3, #8
 8002188:	d400      	bmi.n	800218c <__aeabi_ddiv+0x4d4>
 800218a:	e09b      	b.n	80022c4 <__aeabi_ddiv+0x60c>
 800218c:	2200      	movs	r2, #0
 800218e:	2301      	movs	r3, #1
 8002190:	2400      	movs	r4, #0
 8002192:	4690      	mov	r8, r2
 8002194:	e5fc      	b.n	8001d90 <__aeabi_ddiv+0xd8>
 8002196:	210f      	movs	r1, #15
 8002198:	4011      	ands	r1, r2
 800219a:	2904      	cmp	r1, #4
 800219c:	d100      	bne.n	80021a0 <__aeabi_ddiv+0x4e8>
 800219e:	e773      	b.n	8002088 <__aeabi_ddiv+0x3d0>
 80021a0:	1d11      	adds	r1, r2, #4
 80021a2:	4291      	cmp	r1, r2
 80021a4:	4192      	sbcs	r2, r2
 80021a6:	4252      	negs	r2, r2
 80021a8:	002e      	movs	r6, r5
 80021aa:	08c9      	lsrs	r1, r1, #3
 80021ac:	4493      	add	fp, r2
 80021ae:	e76d      	b.n	800208c <__aeabi_ddiv+0x3d4>
 80021b0:	9b00      	ldr	r3, [sp, #0]
 80021b2:	3d01      	subs	r5, #1
 80021b4:	469c      	mov	ip, r3
 80021b6:	4461      	add	r1, ip
 80021b8:	428b      	cmp	r3, r1
 80021ba:	d900      	bls.n	80021be <__aeabi_ddiv+0x506>
 80021bc:	e72c      	b.n	8002018 <__aeabi_ddiv+0x360>
 80021be:	428a      	cmp	r2, r1
 80021c0:	d800      	bhi.n	80021c4 <__aeabi_ddiv+0x50c>
 80021c2:	e729      	b.n	8002018 <__aeabi_ddiv+0x360>
 80021c4:	1e85      	subs	r5, r0, #2
 80021c6:	4461      	add	r1, ip
 80021c8:	e726      	b.n	8002018 <__aeabi_ddiv+0x360>
 80021ca:	9900      	ldr	r1, [sp, #0]
 80021cc:	3b01      	subs	r3, #1
 80021ce:	468c      	mov	ip, r1
 80021d0:	4464      	add	r4, ip
 80021d2:	42a1      	cmp	r1, r4
 80021d4:	d900      	bls.n	80021d8 <__aeabi_ddiv+0x520>
 80021d6:	e72d      	b.n	8002034 <__aeabi_ddiv+0x37c>
 80021d8:	42a2      	cmp	r2, r4
 80021da:	d800      	bhi.n	80021de <__aeabi_ddiv+0x526>
 80021dc:	e72a      	b.n	8002034 <__aeabi_ddiv+0x37c>
 80021de:	1e83      	subs	r3, r0, #2
 80021e0:	4464      	add	r4, ip
 80021e2:	e727      	b.n	8002034 <__aeabi_ddiv+0x37c>
 80021e4:	4287      	cmp	r7, r0
 80021e6:	d000      	beq.n	80021ea <__aeabi_ddiv+0x532>
 80021e8:	e6fe      	b.n	8001fe8 <__aeabi_ddiv+0x330>
 80021ea:	45a9      	cmp	r9, r5
 80021ec:	d900      	bls.n	80021f0 <__aeabi_ddiv+0x538>
 80021ee:	e6fb      	b.n	8001fe8 <__aeabi_ddiv+0x330>
 80021f0:	e6f5      	b.n	8001fde <__aeabi_ddiv+0x326>
 80021f2:	42a2      	cmp	r2, r4
 80021f4:	d800      	bhi.n	80021f8 <__aeabi_ddiv+0x540>
 80021f6:	e6b9      	b.n	8001f6c <__aeabi_ddiv+0x2b4>
 80021f8:	1e83      	subs	r3, r0, #2
 80021fa:	4464      	add	r4, ip
 80021fc:	e6b6      	b.n	8001f6c <__aeabi_ddiv+0x2b4>
 80021fe:	428a      	cmp	r2, r1
 8002200:	d800      	bhi.n	8002204 <__aeabi_ddiv+0x54c>
 8002202:	e69f      	b.n	8001f44 <__aeabi_ddiv+0x28c>
 8002204:	46bc      	mov	ip, r7
 8002206:	1e83      	subs	r3, r0, #2
 8002208:	4698      	mov	r8, r3
 800220a:	4461      	add	r1, ip
 800220c:	e69a      	b.n	8001f44 <__aeabi_ddiv+0x28c>
 800220e:	000a      	movs	r2, r1
 8002210:	4284      	cmp	r4, r0
 8002212:	d000      	beq.n	8002216 <__aeabi_ddiv+0x55e>
 8002214:	e72e      	b.n	8002074 <__aeabi_ddiv+0x3bc>
 8002216:	454b      	cmp	r3, r9
 8002218:	d000      	beq.n	800221c <__aeabi_ddiv+0x564>
 800221a:	e72b      	b.n	8002074 <__aeabi_ddiv+0x3bc>
 800221c:	0035      	movs	r5, r6
 800221e:	e72c      	b.n	800207a <__aeabi_ddiv+0x3c2>
 8002220:	4b2a      	ldr	r3, [pc, #168]	@ (80022cc <__aeabi_ddiv+0x614>)
 8002222:	4a2f      	ldr	r2, [pc, #188]	@ (80022e0 <__aeabi_ddiv+0x628>)
 8002224:	4453      	add	r3, sl
 8002226:	4592      	cmp	sl, r2
 8002228:	db43      	blt.n	80022b2 <__aeabi_ddiv+0x5fa>
 800222a:	2201      	movs	r2, #1
 800222c:	2100      	movs	r1, #0
 800222e:	4493      	add	fp, r2
 8002230:	e72c      	b.n	800208c <__aeabi_ddiv+0x3d4>
 8002232:	42ac      	cmp	r4, r5
 8002234:	d800      	bhi.n	8002238 <__aeabi_ddiv+0x580>
 8002236:	e6d7      	b.n	8001fe8 <__aeabi_ddiv+0x330>
 8002238:	2302      	movs	r3, #2
 800223a:	425b      	negs	r3, r3
 800223c:	469c      	mov	ip, r3
 800223e:	9900      	ldr	r1, [sp, #0]
 8002240:	444d      	add	r5, r9
 8002242:	454d      	cmp	r5, r9
 8002244:	419b      	sbcs	r3, r3
 8002246:	44e3      	add	fp, ip
 8002248:	468c      	mov	ip, r1
 800224a:	425b      	negs	r3, r3
 800224c:	4463      	add	r3, ip
 800224e:	18c0      	adds	r0, r0, r3
 8002250:	e6cc      	b.n	8001fec <__aeabi_ddiv+0x334>
 8002252:	201f      	movs	r0, #31
 8002254:	4240      	negs	r0, r0
 8002256:	1ac3      	subs	r3, r0, r3
 8002258:	4658      	mov	r0, fp
 800225a:	40d8      	lsrs	r0, r3
 800225c:	2920      	cmp	r1, #32
 800225e:	d004      	beq.n	800226a <__aeabi_ddiv+0x5b2>
 8002260:	4659      	mov	r1, fp
 8002262:	4b20      	ldr	r3, [pc, #128]	@ (80022e4 <__aeabi_ddiv+0x62c>)
 8002264:	4453      	add	r3, sl
 8002266:	4099      	lsls	r1, r3
 8002268:	430a      	orrs	r2, r1
 800226a:	1e53      	subs	r3, r2, #1
 800226c:	419a      	sbcs	r2, r3
 800226e:	2307      	movs	r3, #7
 8002270:	0019      	movs	r1, r3
 8002272:	4302      	orrs	r2, r0
 8002274:	2400      	movs	r4, #0
 8002276:	4011      	ands	r1, r2
 8002278:	4213      	tst	r3, r2
 800227a:	d009      	beq.n	8002290 <__aeabi_ddiv+0x5d8>
 800227c:	3308      	adds	r3, #8
 800227e:	4013      	ands	r3, r2
 8002280:	2b04      	cmp	r3, #4
 8002282:	d01d      	beq.n	80022c0 <__aeabi_ddiv+0x608>
 8002284:	1d13      	adds	r3, r2, #4
 8002286:	4293      	cmp	r3, r2
 8002288:	4189      	sbcs	r1, r1
 800228a:	001a      	movs	r2, r3
 800228c:	4249      	negs	r1, r1
 800228e:	0749      	lsls	r1, r1, #29
 8002290:	08d2      	lsrs	r2, r2, #3
 8002292:	430a      	orrs	r2, r1
 8002294:	4690      	mov	r8, r2
 8002296:	2300      	movs	r3, #0
 8002298:	e57a      	b.n	8001d90 <__aeabi_ddiv+0xd8>
 800229a:	4649      	mov	r1, r9
 800229c:	9f00      	ldr	r7, [sp, #0]
 800229e:	004d      	lsls	r5, r1, #1
 80022a0:	454d      	cmp	r5, r9
 80022a2:	4189      	sbcs	r1, r1
 80022a4:	46bc      	mov	ip, r7
 80022a6:	4249      	negs	r1, r1
 80022a8:	4461      	add	r1, ip
 80022aa:	46a9      	mov	r9, r5
 80022ac:	3a02      	subs	r2, #2
 80022ae:	1864      	adds	r4, r4, r1
 80022b0:	e7ae      	b.n	8002210 <__aeabi_ddiv+0x558>
 80022b2:	2201      	movs	r2, #1
 80022b4:	4252      	negs	r2, r2
 80022b6:	e746      	b.n	8002146 <__aeabi_ddiv+0x48e>
 80022b8:	4599      	cmp	r9, r3
 80022ba:	d3ee      	bcc.n	800229a <__aeabi_ddiv+0x5e2>
 80022bc:	000a      	movs	r2, r1
 80022be:	e7aa      	b.n	8002216 <__aeabi_ddiv+0x55e>
 80022c0:	2100      	movs	r1, #0
 80022c2:	e7e5      	b.n	8002290 <__aeabi_ddiv+0x5d8>
 80022c4:	0759      	lsls	r1, r3, #29
 80022c6:	025b      	lsls	r3, r3, #9
 80022c8:	0b1c      	lsrs	r4, r3, #12
 80022ca:	e7e1      	b.n	8002290 <__aeabi_ddiv+0x5d8>
 80022cc:	000003ff 	.word	0x000003ff
 80022d0:	feffffff 	.word	0xfeffffff
 80022d4:	000007fe 	.word	0x000007fe
 80022d8:	000007ff 	.word	0x000007ff
 80022dc:	0000041e 	.word	0x0000041e
 80022e0:	fffffc02 	.word	0xfffffc02
 80022e4:	0000043e 	.word	0x0000043e

080022e8 <__eqdf2>:
 80022e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ea:	4657      	mov	r7, sl
 80022ec:	46de      	mov	lr, fp
 80022ee:	464e      	mov	r6, r9
 80022f0:	4645      	mov	r5, r8
 80022f2:	b5e0      	push	{r5, r6, r7, lr}
 80022f4:	000d      	movs	r5, r1
 80022f6:	0004      	movs	r4, r0
 80022f8:	0fe8      	lsrs	r0, r5, #31
 80022fa:	4683      	mov	fp, r0
 80022fc:	0309      	lsls	r1, r1, #12
 80022fe:	0fd8      	lsrs	r0, r3, #31
 8002300:	0b09      	lsrs	r1, r1, #12
 8002302:	4682      	mov	sl, r0
 8002304:	4819      	ldr	r0, [pc, #100]	@ (800236c <__eqdf2+0x84>)
 8002306:	468c      	mov	ip, r1
 8002308:	031f      	lsls	r7, r3, #12
 800230a:	0069      	lsls	r1, r5, #1
 800230c:	005e      	lsls	r6, r3, #1
 800230e:	0d49      	lsrs	r1, r1, #21
 8002310:	0b3f      	lsrs	r7, r7, #12
 8002312:	0d76      	lsrs	r6, r6, #21
 8002314:	4281      	cmp	r1, r0
 8002316:	d018      	beq.n	800234a <__eqdf2+0x62>
 8002318:	4286      	cmp	r6, r0
 800231a:	d00f      	beq.n	800233c <__eqdf2+0x54>
 800231c:	2001      	movs	r0, #1
 800231e:	42b1      	cmp	r1, r6
 8002320:	d10d      	bne.n	800233e <__eqdf2+0x56>
 8002322:	45bc      	cmp	ip, r7
 8002324:	d10b      	bne.n	800233e <__eqdf2+0x56>
 8002326:	4294      	cmp	r4, r2
 8002328:	d109      	bne.n	800233e <__eqdf2+0x56>
 800232a:	45d3      	cmp	fp, sl
 800232c:	d01c      	beq.n	8002368 <__eqdf2+0x80>
 800232e:	2900      	cmp	r1, #0
 8002330:	d105      	bne.n	800233e <__eqdf2+0x56>
 8002332:	4660      	mov	r0, ip
 8002334:	4320      	orrs	r0, r4
 8002336:	1e43      	subs	r3, r0, #1
 8002338:	4198      	sbcs	r0, r3
 800233a:	e000      	b.n	800233e <__eqdf2+0x56>
 800233c:	2001      	movs	r0, #1
 800233e:	bcf0      	pop	{r4, r5, r6, r7}
 8002340:	46bb      	mov	fp, r7
 8002342:	46b2      	mov	sl, r6
 8002344:	46a9      	mov	r9, r5
 8002346:	46a0      	mov	r8, r4
 8002348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800234a:	2001      	movs	r0, #1
 800234c:	428e      	cmp	r6, r1
 800234e:	d1f6      	bne.n	800233e <__eqdf2+0x56>
 8002350:	4661      	mov	r1, ip
 8002352:	4339      	orrs	r1, r7
 8002354:	000f      	movs	r7, r1
 8002356:	4317      	orrs	r7, r2
 8002358:	4327      	orrs	r7, r4
 800235a:	d1f0      	bne.n	800233e <__eqdf2+0x56>
 800235c:	465b      	mov	r3, fp
 800235e:	4652      	mov	r2, sl
 8002360:	1a98      	subs	r0, r3, r2
 8002362:	1e43      	subs	r3, r0, #1
 8002364:	4198      	sbcs	r0, r3
 8002366:	e7ea      	b.n	800233e <__eqdf2+0x56>
 8002368:	2000      	movs	r0, #0
 800236a:	e7e8      	b.n	800233e <__eqdf2+0x56>
 800236c:	000007ff 	.word	0x000007ff

08002370 <__gedf2>:
 8002370:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002372:	4657      	mov	r7, sl
 8002374:	464e      	mov	r6, r9
 8002376:	4645      	mov	r5, r8
 8002378:	46de      	mov	lr, fp
 800237a:	b5e0      	push	{r5, r6, r7, lr}
 800237c:	000d      	movs	r5, r1
 800237e:	030e      	lsls	r6, r1, #12
 8002380:	0049      	lsls	r1, r1, #1
 8002382:	0d49      	lsrs	r1, r1, #21
 8002384:	468a      	mov	sl, r1
 8002386:	0fdf      	lsrs	r7, r3, #31
 8002388:	0fe9      	lsrs	r1, r5, #31
 800238a:	46bc      	mov	ip, r7
 800238c:	b083      	sub	sp, #12
 800238e:	4f2f      	ldr	r7, [pc, #188]	@ (800244c <__gedf2+0xdc>)
 8002390:	0004      	movs	r4, r0
 8002392:	4680      	mov	r8, r0
 8002394:	9101      	str	r1, [sp, #4]
 8002396:	0058      	lsls	r0, r3, #1
 8002398:	0319      	lsls	r1, r3, #12
 800239a:	4691      	mov	r9, r2
 800239c:	0b36      	lsrs	r6, r6, #12
 800239e:	0b09      	lsrs	r1, r1, #12
 80023a0:	0d40      	lsrs	r0, r0, #21
 80023a2:	45ba      	cmp	sl, r7
 80023a4:	d01d      	beq.n	80023e2 <__gedf2+0x72>
 80023a6:	42b8      	cmp	r0, r7
 80023a8:	d00d      	beq.n	80023c6 <__gedf2+0x56>
 80023aa:	4657      	mov	r7, sl
 80023ac:	2f00      	cmp	r7, #0
 80023ae:	d12a      	bne.n	8002406 <__gedf2+0x96>
 80023b0:	4334      	orrs	r4, r6
 80023b2:	2800      	cmp	r0, #0
 80023b4:	d124      	bne.n	8002400 <__gedf2+0x90>
 80023b6:	430a      	orrs	r2, r1
 80023b8:	d036      	beq.n	8002428 <__gedf2+0xb8>
 80023ba:	2c00      	cmp	r4, #0
 80023bc:	d141      	bne.n	8002442 <__gedf2+0xd2>
 80023be:	4663      	mov	r3, ip
 80023c0:	0058      	lsls	r0, r3, #1
 80023c2:	3801      	subs	r0, #1
 80023c4:	e015      	b.n	80023f2 <__gedf2+0x82>
 80023c6:	4311      	orrs	r1, r2
 80023c8:	d138      	bne.n	800243c <__gedf2+0xcc>
 80023ca:	4653      	mov	r3, sl
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d101      	bne.n	80023d4 <__gedf2+0x64>
 80023d0:	4326      	orrs	r6, r4
 80023d2:	d0f4      	beq.n	80023be <__gedf2+0x4e>
 80023d4:	9b01      	ldr	r3, [sp, #4]
 80023d6:	4563      	cmp	r3, ip
 80023d8:	d107      	bne.n	80023ea <__gedf2+0x7a>
 80023da:	9b01      	ldr	r3, [sp, #4]
 80023dc:	0058      	lsls	r0, r3, #1
 80023de:	3801      	subs	r0, #1
 80023e0:	e007      	b.n	80023f2 <__gedf2+0x82>
 80023e2:	4326      	orrs	r6, r4
 80023e4:	d12a      	bne.n	800243c <__gedf2+0xcc>
 80023e6:	4550      	cmp	r0, sl
 80023e8:	d021      	beq.n	800242e <__gedf2+0xbe>
 80023ea:	2001      	movs	r0, #1
 80023ec:	9b01      	ldr	r3, [sp, #4]
 80023ee:	425f      	negs	r7, r3
 80023f0:	4338      	orrs	r0, r7
 80023f2:	b003      	add	sp, #12
 80023f4:	bcf0      	pop	{r4, r5, r6, r7}
 80023f6:	46bb      	mov	fp, r7
 80023f8:	46b2      	mov	sl, r6
 80023fa:	46a9      	mov	r9, r5
 80023fc:	46a0      	mov	r8, r4
 80023fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002400:	2c00      	cmp	r4, #0
 8002402:	d0dc      	beq.n	80023be <__gedf2+0x4e>
 8002404:	e7e6      	b.n	80023d4 <__gedf2+0x64>
 8002406:	2800      	cmp	r0, #0
 8002408:	d0ef      	beq.n	80023ea <__gedf2+0x7a>
 800240a:	9b01      	ldr	r3, [sp, #4]
 800240c:	4563      	cmp	r3, ip
 800240e:	d1ec      	bne.n	80023ea <__gedf2+0x7a>
 8002410:	4582      	cmp	sl, r0
 8002412:	dcea      	bgt.n	80023ea <__gedf2+0x7a>
 8002414:	dbe1      	blt.n	80023da <__gedf2+0x6a>
 8002416:	428e      	cmp	r6, r1
 8002418:	d8e7      	bhi.n	80023ea <__gedf2+0x7a>
 800241a:	d1de      	bne.n	80023da <__gedf2+0x6a>
 800241c:	45c8      	cmp	r8, r9
 800241e:	d8e4      	bhi.n	80023ea <__gedf2+0x7a>
 8002420:	2000      	movs	r0, #0
 8002422:	45c8      	cmp	r8, r9
 8002424:	d2e5      	bcs.n	80023f2 <__gedf2+0x82>
 8002426:	e7d8      	b.n	80023da <__gedf2+0x6a>
 8002428:	2c00      	cmp	r4, #0
 800242a:	d0e2      	beq.n	80023f2 <__gedf2+0x82>
 800242c:	e7dd      	b.n	80023ea <__gedf2+0x7a>
 800242e:	4311      	orrs	r1, r2
 8002430:	d104      	bne.n	800243c <__gedf2+0xcc>
 8002432:	9b01      	ldr	r3, [sp, #4]
 8002434:	4563      	cmp	r3, ip
 8002436:	d1d8      	bne.n	80023ea <__gedf2+0x7a>
 8002438:	2000      	movs	r0, #0
 800243a:	e7da      	b.n	80023f2 <__gedf2+0x82>
 800243c:	2002      	movs	r0, #2
 800243e:	4240      	negs	r0, r0
 8002440:	e7d7      	b.n	80023f2 <__gedf2+0x82>
 8002442:	9b01      	ldr	r3, [sp, #4]
 8002444:	4563      	cmp	r3, ip
 8002446:	d0e6      	beq.n	8002416 <__gedf2+0xa6>
 8002448:	e7cf      	b.n	80023ea <__gedf2+0x7a>
 800244a:	46c0      	nop			@ (mov r8, r8)
 800244c:	000007ff 	.word	0x000007ff

08002450 <__ledf2>:
 8002450:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002452:	4657      	mov	r7, sl
 8002454:	464e      	mov	r6, r9
 8002456:	4645      	mov	r5, r8
 8002458:	46de      	mov	lr, fp
 800245a:	b5e0      	push	{r5, r6, r7, lr}
 800245c:	000d      	movs	r5, r1
 800245e:	030e      	lsls	r6, r1, #12
 8002460:	0049      	lsls	r1, r1, #1
 8002462:	0d49      	lsrs	r1, r1, #21
 8002464:	468a      	mov	sl, r1
 8002466:	0fdf      	lsrs	r7, r3, #31
 8002468:	0fe9      	lsrs	r1, r5, #31
 800246a:	46bc      	mov	ip, r7
 800246c:	b083      	sub	sp, #12
 800246e:	4f2e      	ldr	r7, [pc, #184]	@ (8002528 <__ledf2+0xd8>)
 8002470:	0004      	movs	r4, r0
 8002472:	4680      	mov	r8, r0
 8002474:	9101      	str	r1, [sp, #4]
 8002476:	0058      	lsls	r0, r3, #1
 8002478:	0319      	lsls	r1, r3, #12
 800247a:	4691      	mov	r9, r2
 800247c:	0b36      	lsrs	r6, r6, #12
 800247e:	0b09      	lsrs	r1, r1, #12
 8002480:	0d40      	lsrs	r0, r0, #21
 8002482:	45ba      	cmp	sl, r7
 8002484:	d01e      	beq.n	80024c4 <__ledf2+0x74>
 8002486:	42b8      	cmp	r0, r7
 8002488:	d00d      	beq.n	80024a6 <__ledf2+0x56>
 800248a:	4657      	mov	r7, sl
 800248c:	2f00      	cmp	r7, #0
 800248e:	d127      	bne.n	80024e0 <__ledf2+0x90>
 8002490:	4334      	orrs	r4, r6
 8002492:	2800      	cmp	r0, #0
 8002494:	d133      	bne.n	80024fe <__ledf2+0xae>
 8002496:	430a      	orrs	r2, r1
 8002498:	d034      	beq.n	8002504 <__ledf2+0xb4>
 800249a:	2c00      	cmp	r4, #0
 800249c:	d140      	bne.n	8002520 <__ledf2+0xd0>
 800249e:	4663      	mov	r3, ip
 80024a0:	0058      	lsls	r0, r3, #1
 80024a2:	3801      	subs	r0, #1
 80024a4:	e015      	b.n	80024d2 <__ledf2+0x82>
 80024a6:	4311      	orrs	r1, r2
 80024a8:	d112      	bne.n	80024d0 <__ledf2+0x80>
 80024aa:	4653      	mov	r3, sl
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d101      	bne.n	80024b4 <__ledf2+0x64>
 80024b0:	4326      	orrs	r6, r4
 80024b2:	d0f4      	beq.n	800249e <__ledf2+0x4e>
 80024b4:	9b01      	ldr	r3, [sp, #4]
 80024b6:	4563      	cmp	r3, ip
 80024b8:	d01d      	beq.n	80024f6 <__ledf2+0xa6>
 80024ba:	2001      	movs	r0, #1
 80024bc:	9b01      	ldr	r3, [sp, #4]
 80024be:	425f      	negs	r7, r3
 80024c0:	4338      	orrs	r0, r7
 80024c2:	e006      	b.n	80024d2 <__ledf2+0x82>
 80024c4:	4326      	orrs	r6, r4
 80024c6:	d103      	bne.n	80024d0 <__ledf2+0x80>
 80024c8:	4550      	cmp	r0, sl
 80024ca:	d1f6      	bne.n	80024ba <__ledf2+0x6a>
 80024cc:	4311      	orrs	r1, r2
 80024ce:	d01c      	beq.n	800250a <__ledf2+0xba>
 80024d0:	2002      	movs	r0, #2
 80024d2:	b003      	add	sp, #12
 80024d4:	bcf0      	pop	{r4, r5, r6, r7}
 80024d6:	46bb      	mov	fp, r7
 80024d8:	46b2      	mov	sl, r6
 80024da:	46a9      	mov	r9, r5
 80024dc:	46a0      	mov	r8, r4
 80024de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024e0:	2800      	cmp	r0, #0
 80024e2:	d0ea      	beq.n	80024ba <__ledf2+0x6a>
 80024e4:	9b01      	ldr	r3, [sp, #4]
 80024e6:	4563      	cmp	r3, ip
 80024e8:	d1e7      	bne.n	80024ba <__ledf2+0x6a>
 80024ea:	4582      	cmp	sl, r0
 80024ec:	dce5      	bgt.n	80024ba <__ledf2+0x6a>
 80024ee:	db02      	blt.n	80024f6 <__ledf2+0xa6>
 80024f0:	428e      	cmp	r6, r1
 80024f2:	d8e2      	bhi.n	80024ba <__ledf2+0x6a>
 80024f4:	d00e      	beq.n	8002514 <__ledf2+0xc4>
 80024f6:	9b01      	ldr	r3, [sp, #4]
 80024f8:	0058      	lsls	r0, r3, #1
 80024fa:	3801      	subs	r0, #1
 80024fc:	e7e9      	b.n	80024d2 <__ledf2+0x82>
 80024fe:	2c00      	cmp	r4, #0
 8002500:	d0cd      	beq.n	800249e <__ledf2+0x4e>
 8002502:	e7d7      	b.n	80024b4 <__ledf2+0x64>
 8002504:	2c00      	cmp	r4, #0
 8002506:	d0e4      	beq.n	80024d2 <__ledf2+0x82>
 8002508:	e7d7      	b.n	80024ba <__ledf2+0x6a>
 800250a:	9b01      	ldr	r3, [sp, #4]
 800250c:	2000      	movs	r0, #0
 800250e:	4563      	cmp	r3, ip
 8002510:	d0df      	beq.n	80024d2 <__ledf2+0x82>
 8002512:	e7d2      	b.n	80024ba <__ledf2+0x6a>
 8002514:	45c8      	cmp	r8, r9
 8002516:	d8d0      	bhi.n	80024ba <__ledf2+0x6a>
 8002518:	2000      	movs	r0, #0
 800251a:	45c8      	cmp	r8, r9
 800251c:	d2d9      	bcs.n	80024d2 <__ledf2+0x82>
 800251e:	e7ea      	b.n	80024f6 <__ledf2+0xa6>
 8002520:	9b01      	ldr	r3, [sp, #4]
 8002522:	4563      	cmp	r3, ip
 8002524:	d0e4      	beq.n	80024f0 <__ledf2+0xa0>
 8002526:	e7c8      	b.n	80024ba <__ledf2+0x6a>
 8002528:	000007ff 	.word	0x000007ff

0800252c <__aeabi_dmul>:
 800252c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800252e:	4657      	mov	r7, sl
 8002530:	464e      	mov	r6, r9
 8002532:	46de      	mov	lr, fp
 8002534:	4645      	mov	r5, r8
 8002536:	b5e0      	push	{r5, r6, r7, lr}
 8002538:	001f      	movs	r7, r3
 800253a:	030b      	lsls	r3, r1, #12
 800253c:	0b1b      	lsrs	r3, r3, #12
 800253e:	0016      	movs	r6, r2
 8002540:	469a      	mov	sl, r3
 8002542:	0fca      	lsrs	r2, r1, #31
 8002544:	004b      	lsls	r3, r1, #1
 8002546:	0004      	movs	r4, r0
 8002548:	4691      	mov	r9, r2
 800254a:	b085      	sub	sp, #20
 800254c:	0d5b      	lsrs	r3, r3, #21
 800254e:	d100      	bne.n	8002552 <__aeabi_dmul+0x26>
 8002550:	e1cf      	b.n	80028f2 <__aeabi_dmul+0x3c6>
 8002552:	4acd      	ldr	r2, [pc, #820]	@ (8002888 <__aeabi_dmul+0x35c>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d055      	beq.n	8002604 <__aeabi_dmul+0xd8>
 8002558:	4651      	mov	r1, sl
 800255a:	0f42      	lsrs	r2, r0, #29
 800255c:	00c9      	lsls	r1, r1, #3
 800255e:	430a      	orrs	r2, r1
 8002560:	2180      	movs	r1, #128	@ 0x80
 8002562:	0409      	lsls	r1, r1, #16
 8002564:	4311      	orrs	r1, r2
 8002566:	00c2      	lsls	r2, r0, #3
 8002568:	4690      	mov	r8, r2
 800256a:	4ac8      	ldr	r2, [pc, #800]	@ (800288c <__aeabi_dmul+0x360>)
 800256c:	468a      	mov	sl, r1
 800256e:	4693      	mov	fp, r2
 8002570:	449b      	add	fp, r3
 8002572:	2300      	movs	r3, #0
 8002574:	2500      	movs	r5, #0
 8002576:	9302      	str	r3, [sp, #8]
 8002578:	033c      	lsls	r4, r7, #12
 800257a:	007b      	lsls	r3, r7, #1
 800257c:	0ffa      	lsrs	r2, r7, #31
 800257e:	9601      	str	r6, [sp, #4]
 8002580:	0b24      	lsrs	r4, r4, #12
 8002582:	0d5b      	lsrs	r3, r3, #21
 8002584:	9200      	str	r2, [sp, #0]
 8002586:	d100      	bne.n	800258a <__aeabi_dmul+0x5e>
 8002588:	e188      	b.n	800289c <__aeabi_dmul+0x370>
 800258a:	4abf      	ldr	r2, [pc, #764]	@ (8002888 <__aeabi_dmul+0x35c>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d100      	bne.n	8002592 <__aeabi_dmul+0x66>
 8002590:	e092      	b.n	80026b8 <__aeabi_dmul+0x18c>
 8002592:	4abe      	ldr	r2, [pc, #760]	@ (800288c <__aeabi_dmul+0x360>)
 8002594:	4694      	mov	ip, r2
 8002596:	4463      	add	r3, ip
 8002598:	449b      	add	fp, r3
 800259a:	2d0a      	cmp	r5, #10
 800259c:	dc42      	bgt.n	8002624 <__aeabi_dmul+0xf8>
 800259e:	00e4      	lsls	r4, r4, #3
 80025a0:	0f73      	lsrs	r3, r6, #29
 80025a2:	4323      	orrs	r3, r4
 80025a4:	2480      	movs	r4, #128	@ 0x80
 80025a6:	4649      	mov	r1, r9
 80025a8:	0424      	lsls	r4, r4, #16
 80025aa:	431c      	orrs	r4, r3
 80025ac:	00f3      	lsls	r3, r6, #3
 80025ae:	9301      	str	r3, [sp, #4]
 80025b0:	9b00      	ldr	r3, [sp, #0]
 80025b2:	2000      	movs	r0, #0
 80025b4:	4059      	eors	r1, r3
 80025b6:	b2cb      	uxtb	r3, r1
 80025b8:	9303      	str	r3, [sp, #12]
 80025ba:	2d02      	cmp	r5, #2
 80025bc:	dc00      	bgt.n	80025c0 <__aeabi_dmul+0x94>
 80025be:	e094      	b.n	80026ea <__aeabi_dmul+0x1be>
 80025c0:	2301      	movs	r3, #1
 80025c2:	40ab      	lsls	r3, r5
 80025c4:	001d      	movs	r5, r3
 80025c6:	23a6      	movs	r3, #166	@ 0xa6
 80025c8:	002a      	movs	r2, r5
 80025ca:	00db      	lsls	r3, r3, #3
 80025cc:	401a      	ands	r2, r3
 80025ce:	421d      	tst	r5, r3
 80025d0:	d000      	beq.n	80025d4 <__aeabi_dmul+0xa8>
 80025d2:	e229      	b.n	8002a28 <__aeabi_dmul+0x4fc>
 80025d4:	2390      	movs	r3, #144	@ 0x90
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	421d      	tst	r5, r3
 80025da:	d100      	bne.n	80025de <__aeabi_dmul+0xb2>
 80025dc:	e24d      	b.n	8002a7a <__aeabi_dmul+0x54e>
 80025de:	2300      	movs	r3, #0
 80025e0:	2480      	movs	r4, #128	@ 0x80
 80025e2:	4699      	mov	r9, r3
 80025e4:	0324      	lsls	r4, r4, #12
 80025e6:	4ba8      	ldr	r3, [pc, #672]	@ (8002888 <__aeabi_dmul+0x35c>)
 80025e8:	0010      	movs	r0, r2
 80025ea:	464a      	mov	r2, r9
 80025ec:	051b      	lsls	r3, r3, #20
 80025ee:	4323      	orrs	r3, r4
 80025f0:	07d2      	lsls	r2, r2, #31
 80025f2:	4313      	orrs	r3, r2
 80025f4:	0019      	movs	r1, r3
 80025f6:	b005      	add	sp, #20
 80025f8:	bcf0      	pop	{r4, r5, r6, r7}
 80025fa:	46bb      	mov	fp, r7
 80025fc:	46b2      	mov	sl, r6
 80025fe:	46a9      	mov	r9, r5
 8002600:	46a0      	mov	r8, r4
 8002602:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002604:	4652      	mov	r2, sl
 8002606:	4302      	orrs	r2, r0
 8002608:	4690      	mov	r8, r2
 800260a:	d000      	beq.n	800260e <__aeabi_dmul+0xe2>
 800260c:	e1ac      	b.n	8002968 <__aeabi_dmul+0x43c>
 800260e:	469b      	mov	fp, r3
 8002610:	2302      	movs	r3, #2
 8002612:	4692      	mov	sl, r2
 8002614:	2508      	movs	r5, #8
 8002616:	9302      	str	r3, [sp, #8]
 8002618:	e7ae      	b.n	8002578 <__aeabi_dmul+0x4c>
 800261a:	9b00      	ldr	r3, [sp, #0]
 800261c:	46a2      	mov	sl, r4
 800261e:	4699      	mov	r9, r3
 8002620:	9b01      	ldr	r3, [sp, #4]
 8002622:	4698      	mov	r8, r3
 8002624:	9b02      	ldr	r3, [sp, #8]
 8002626:	2b02      	cmp	r3, #2
 8002628:	d100      	bne.n	800262c <__aeabi_dmul+0x100>
 800262a:	e1ca      	b.n	80029c2 <__aeabi_dmul+0x496>
 800262c:	2b03      	cmp	r3, #3
 800262e:	d100      	bne.n	8002632 <__aeabi_dmul+0x106>
 8002630:	e192      	b.n	8002958 <__aeabi_dmul+0x42c>
 8002632:	2b01      	cmp	r3, #1
 8002634:	d110      	bne.n	8002658 <__aeabi_dmul+0x12c>
 8002636:	2300      	movs	r3, #0
 8002638:	2400      	movs	r4, #0
 800263a:	2200      	movs	r2, #0
 800263c:	e7d4      	b.n	80025e8 <__aeabi_dmul+0xbc>
 800263e:	2201      	movs	r2, #1
 8002640:	087b      	lsrs	r3, r7, #1
 8002642:	403a      	ands	r2, r7
 8002644:	4313      	orrs	r3, r2
 8002646:	4652      	mov	r2, sl
 8002648:	07d2      	lsls	r2, r2, #31
 800264a:	4313      	orrs	r3, r2
 800264c:	4698      	mov	r8, r3
 800264e:	4653      	mov	r3, sl
 8002650:	085b      	lsrs	r3, r3, #1
 8002652:	469a      	mov	sl, r3
 8002654:	9b03      	ldr	r3, [sp, #12]
 8002656:	4699      	mov	r9, r3
 8002658:	465b      	mov	r3, fp
 800265a:	1c58      	adds	r0, r3, #1
 800265c:	2380      	movs	r3, #128	@ 0x80
 800265e:	00db      	lsls	r3, r3, #3
 8002660:	445b      	add	r3, fp
 8002662:	2b00      	cmp	r3, #0
 8002664:	dc00      	bgt.n	8002668 <__aeabi_dmul+0x13c>
 8002666:	e1b1      	b.n	80029cc <__aeabi_dmul+0x4a0>
 8002668:	4642      	mov	r2, r8
 800266a:	0752      	lsls	r2, r2, #29
 800266c:	d00b      	beq.n	8002686 <__aeabi_dmul+0x15a>
 800266e:	220f      	movs	r2, #15
 8002670:	4641      	mov	r1, r8
 8002672:	400a      	ands	r2, r1
 8002674:	2a04      	cmp	r2, #4
 8002676:	d006      	beq.n	8002686 <__aeabi_dmul+0x15a>
 8002678:	4642      	mov	r2, r8
 800267a:	1d11      	adds	r1, r2, #4
 800267c:	4541      	cmp	r1, r8
 800267e:	4192      	sbcs	r2, r2
 8002680:	4688      	mov	r8, r1
 8002682:	4252      	negs	r2, r2
 8002684:	4492      	add	sl, r2
 8002686:	4652      	mov	r2, sl
 8002688:	01d2      	lsls	r2, r2, #7
 800268a:	d506      	bpl.n	800269a <__aeabi_dmul+0x16e>
 800268c:	4652      	mov	r2, sl
 800268e:	4b80      	ldr	r3, [pc, #512]	@ (8002890 <__aeabi_dmul+0x364>)
 8002690:	401a      	ands	r2, r3
 8002692:	2380      	movs	r3, #128	@ 0x80
 8002694:	4692      	mov	sl, r2
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	18c3      	adds	r3, r0, r3
 800269a:	4a7e      	ldr	r2, [pc, #504]	@ (8002894 <__aeabi_dmul+0x368>)
 800269c:	4293      	cmp	r3, r2
 800269e:	dd00      	ble.n	80026a2 <__aeabi_dmul+0x176>
 80026a0:	e18f      	b.n	80029c2 <__aeabi_dmul+0x496>
 80026a2:	4642      	mov	r2, r8
 80026a4:	08d1      	lsrs	r1, r2, #3
 80026a6:	4652      	mov	r2, sl
 80026a8:	0752      	lsls	r2, r2, #29
 80026aa:	430a      	orrs	r2, r1
 80026ac:	4651      	mov	r1, sl
 80026ae:	055b      	lsls	r3, r3, #21
 80026b0:	024c      	lsls	r4, r1, #9
 80026b2:	0b24      	lsrs	r4, r4, #12
 80026b4:	0d5b      	lsrs	r3, r3, #21
 80026b6:	e797      	b.n	80025e8 <__aeabi_dmul+0xbc>
 80026b8:	4b73      	ldr	r3, [pc, #460]	@ (8002888 <__aeabi_dmul+0x35c>)
 80026ba:	4326      	orrs	r6, r4
 80026bc:	469c      	mov	ip, r3
 80026be:	44e3      	add	fp, ip
 80026c0:	2e00      	cmp	r6, #0
 80026c2:	d100      	bne.n	80026c6 <__aeabi_dmul+0x19a>
 80026c4:	e16f      	b.n	80029a6 <__aeabi_dmul+0x47a>
 80026c6:	2303      	movs	r3, #3
 80026c8:	4649      	mov	r1, r9
 80026ca:	431d      	orrs	r5, r3
 80026cc:	9b00      	ldr	r3, [sp, #0]
 80026ce:	4059      	eors	r1, r3
 80026d0:	b2cb      	uxtb	r3, r1
 80026d2:	9303      	str	r3, [sp, #12]
 80026d4:	2d0a      	cmp	r5, #10
 80026d6:	dd00      	ble.n	80026da <__aeabi_dmul+0x1ae>
 80026d8:	e133      	b.n	8002942 <__aeabi_dmul+0x416>
 80026da:	2301      	movs	r3, #1
 80026dc:	40ab      	lsls	r3, r5
 80026de:	001d      	movs	r5, r3
 80026e0:	2303      	movs	r3, #3
 80026e2:	9302      	str	r3, [sp, #8]
 80026e4:	2288      	movs	r2, #136	@ 0x88
 80026e6:	422a      	tst	r2, r5
 80026e8:	d197      	bne.n	800261a <__aeabi_dmul+0xee>
 80026ea:	4642      	mov	r2, r8
 80026ec:	4643      	mov	r3, r8
 80026ee:	0412      	lsls	r2, r2, #16
 80026f0:	0c12      	lsrs	r2, r2, #16
 80026f2:	0016      	movs	r6, r2
 80026f4:	9801      	ldr	r0, [sp, #4]
 80026f6:	0c1d      	lsrs	r5, r3, #16
 80026f8:	0c03      	lsrs	r3, r0, #16
 80026fa:	0400      	lsls	r0, r0, #16
 80026fc:	0c00      	lsrs	r0, r0, #16
 80026fe:	4346      	muls	r6, r0
 8002700:	46b4      	mov	ip, r6
 8002702:	001e      	movs	r6, r3
 8002704:	436e      	muls	r6, r5
 8002706:	9600      	str	r6, [sp, #0]
 8002708:	0016      	movs	r6, r2
 800270a:	0007      	movs	r7, r0
 800270c:	435e      	muls	r6, r3
 800270e:	4661      	mov	r1, ip
 8002710:	46b0      	mov	r8, r6
 8002712:	436f      	muls	r7, r5
 8002714:	0c0e      	lsrs	r6, r1, #16
 8002716:	44b8      	add	r8, r7
 8002718:	4446      	add	r6, r8
 800271a:	42b7      	cmp	r7, r6
 800271c:	d905      	bls.n	800272a <__aeabi_dmul+0x1fe>
 800271e:	2180      	movs	r1, #128	@ 0x80
 8002720:	0249      	lsls	r1, r1, #9
 8002722:	4688      	mov	r8, r1
 8002724:	9f00      	ldr	r7, [sp, #0]
 8002726:	4447      	add	r7, r8
 8002728:	9700      	str	r7, [sp, #0]
 800272a:	4661      	mov	r1, ip
 800272c:	0409      	lsls	r1, r1, #16
 800272e:	0c09      	lsrs	r1, r1, #16
 8002730:	0c37      	lsrs	r7, r6, #16
 8002732:	0436      	lsls	r6, r6, #16
 8002734:	468c      	mov	ip, r1
 8002736:	0031      	movs	r1, r6
 8002738:	4461      	add	r1, ip
 800273a:	9101      	str	r1, [sp, #4]
 800273c:	0011      	movs	r1, r2
 800273e:	0c26      	lsrs	r6, r4, #16
 8002740:	0424      	lsls	r4, r4, #16
 8002742:	0c24      	lsrs	r4, r4, #16
 8002744:	4361      	muls	r1, r4
 8002746:	468c      	mov	ip, r1
 8002748:	0021      	movs	r1, r4
 800274a:	4369      	muls	r1, r5
 800274c:	4689      	mov	r9, r1
 800274e:	4661      	mov	r1, ip
 8002750:	0c09      	lsrs	r1, r1, #16
 8002752:	4688      	mov	r8, r1
 8002754:	4372      	muls	r2, r6
 8002756:	444a      	add	r2, r9
 8002758:	4442      	add	r2, r8
 800275a:	4375      	muls	r5, r6
 800275c:	4591      	cmp	r9, r2
 800275e:	d903      	bls.n	8002768 <__aeabi_dmul+0x23c>
 8002760:	2180      	movs	r1, #128	@ 0x80
 8002762:	0249      	lsls	r1, r1, #9
 8002764:	4688      	mov	r8, r1
 8002766:	4445      	add	r5, r8
 8002768:	0c11      	lsrs	r1, r2, #16
 800276a:	4688      	mov	r8, r1
 800276c:	4661      	mov	r1, ip
 800276e:	0409      	lsls	r1, r1, #16
 8002770:	0c09      	lsrs	r1, r1, #16
 8002772:	468c      	mov	ip, r1
 8002774:	0412      	lsls	r2, r2, #16
 8002776:	4462      	add	r2, ip
 8002778:	18b9      	adds	r1, r7, r2
 800277a:	9102      	str	r1, [sp, #8]
 800277c:	4651      	mov	r1, sl
 800277e:	0c09      	lsrs	r1, r1, #16
 8002780:	468c      	mov	ip, r1
 8002782:	4651      	mov	r1, sl
 8002784:	040f      	lsls	r7, r1, #16
 8002786:	0c3f      	lsrs	r7, r7, #16
 8002788:	0039      	movs	r1, r7
 800278a:	4341      	muls	r1, r0
 800278c:	4445      	add	r5, r8
 800278e:	4688      	mov	r8, r1
 8002790:	4661      	mov	r1, ip
 8002792:	4341      	muls	r1, r0
 8002794:	468a      	mov	sl, r1
 8002796:	4641      	mov	r1, r8
 8002798:	4660      	mov	r0, ip
 800279a:	0c09      	lsrs	r1, r1, #16
 800279c:	4689      	mov	r9, r1
 800279e:	4358      	muls	r0, r3
 80027a0:	437b      	muls	r3, r7
 80027a2:	4453      	add	r3, sl
 80027a4:	444b      	add	r3, r9
 80027a6:	459a      	cmp	sl, r3
 80027a8:	d903      	bls.n	80027b2 <__aeabi_dmul+0x286>
 80027aa:	2180      	movs	r1, #128	@ 0x80
 80027ac:	0249      	lsls	r1, r1, #9
 80027ae:	4689      	mov	r9, r1
 80027b0:	4448      	add	r0, r9
 80027b2:	0c19      	lsrs	r1, r3, #16
 80027b4:	4689      	mov	r9, r1
 80027b6:	4641      	mov	r1, r8
 80027b8:	0409      	lsls	r1, r1, #16
 80027ba:	0c09      	lsrs	r1, r1, #16
 80027bc:	4688      	mov	r8, r1
 80027be:	0039      	movs	r1, r7
 80027c0:	4361      	muls	r1, r4
 80027c2:	041b      	lsls	r3, r3, #16
 80027c4:	4443      	add	r3, r8
 80027c6:	4688      	mov	r8, r1
 80027c8:	4661      	mov	r1, ip
 80027ca:	434c      	muls	r4, r1
 80027cc:	4371      	muls	r1, r6
 80027ce:	468c      	mov	ip, r1
 80027d0:	4641      	mov	r1, r8
 80027d2:	4377      	muls	r7, r6
 80027d4:	0c0e      	lsrs	r6, r1, #16
 80027d6:	193f      	adds	r7, r7, r4
 80027d8:	19f6      	adds	r6, r6, r7
 80027da:	4448      	add	r0, r9
 80027dc:	42b4      	cmp	r4, r6
 80027de:	d903      	bls.n	80027e8 <__aeabi_dmul+0x2bc>
 80027e0:	2180      	movs	r1, #128	@ 0x80
 80027e2:	0249      	lsls	r1, r1, #9
 80027e4:	4689      	mov	r9, r1
 80027e6:	44cc      	add	ip, r9
 80027e8:	9902      	ldr	r1, [sp, #8]
 80027ea:	9f00      	ldr	r7, [sp, #0]
 80027ec:	4689      	mov	r9, r1
 80027ee:	0431      	lsls	r1, r6, #16
 80027f0:	444f      	add	r7, r9
 80027f2:	4689      	mov	r9, r1
 80027f4:	4641      	mov	r1, r8
 80027f6:	4297      	cmp	r7, r2
 80027f8:	4192      	sbcs	r2, r2
 80027fa:	040c      	lsls	r4, r1, #16
 80027fc:	0c24      	lsrs	r4, r4, #16
 80027fe:	444c      	add	r4, r9
 8002800:	18ff      	adds	r7, r7, r3
 8002802:	4252      	negs	r2, r2
 8002804:	1964      	adds	r4, r4, r5
 8002806:	18a1      	adds	r1, r4, r2
 8002808:	429f      	cmp	r7, r3
 800280a:	419b      	sbcs	r3, r3
 800280c:	4688      	mov	r8, r1
 800280e:	4682      	mov	sl, r0
 8002810:	425b      	negs	r3, r3
 8002812:	4699      	mov	r9, r3
 8002814:	4590      	cmp	r8, r2
 8002816:	4192      	sbcs	r2, r2
 8002818:	42ac      	cmp	r4, r5
 800281a:	41a4      	sbcs	r4, r4
 800281c:	44c2      	add	sl, r8
 800281e:	44d1      	add	r9, sl
 8002820:	4252      	negs	r2, r2
 8002822:	4264      	negs	r4, r4
 8002824:	4314      	orrs	r4, r2
 8002826:	4599      	cmp	r9, r3
 8002828:	419b      	sbcs	r3, r3
 800282a:	4582      	cmp	sl, r0
 800282c:	4192      	sbcs	r2, r2
 800282e:	425b      	negs	r3, r3
 8002830:	4252      	negs	r2, r2
 8002832:	4313      	orrs	r3, r2
 8002834:	464a      	mov	r2, r9
 8002836:	0c36      	lsrs	r6, r6, #16
 8002838:	19a4      	adds	r4, r4, r6
 800283a:	18e3      	adds	r3, r4, r3
 800283c:	4463      	add	r3, ip
 800283e:	025b      	lsls	r3, r3, #9
 8002840:	0dd2      	lsrs	r2, r2, #23
 8002842:	431a      	orrs	r2, r3
 8002844:	9901      	ldr	r1, [sp, #4]
 8002846:	4692      	mov	sl, r2
 8002848:	027a      	lsls	r2, r7, #9
 800284a:	430a      	orrs	r2, r1
 800284c:	1e50      	subs	r0, r2, #1
 800284e:	4182      	sbcs	r2, r0
 8002850:	0dff      	lsrs	r7, r7, #23
 8002852:	4317      	orrs	r7, r2
 8002854:	464a      	mov	r2, r9
 8002856:	0252      	lsls	r2, r2, #9
 8002858:	4317      	orrs	r7, r2
 800285a:	46b8      	mov	r8, r7
 800285c:	01db      	lsls	r3, r3, #7
 800285e:	d500      	bpl.n	8002862 <__aeabi_dmul+0x336>
 8002860:	e6ed      	b.n	800263e <__aeabi_dmul+0x112>
 8002862:	4b0d      	ldr	r3, [pc, #52]	@ (8002898 <__aeabi_dmul+0x36c>)
 8002864:	9a03      	ldr	r2, [sp, #12]
 8002866:	445b      	add	r3, fp
 8002868:	4691      	mov	r9, r2
 800286a:	2b00      	cmp	r3, #0
 800286c:	dc00      	bgt.n	8002870 <__aeabi_dmul+0x344>
 800286e:	e0ac      	b.n	80029ca <__aeabi_dmul+0x49e>
 8002870:	003a      	movs	r2, r7
 8002872:	0752      	lsls	r2, r2, #29
 8002874:	d100      	bne.n	8002878 <__aeabi_dmul+0x34c>
 8002876:	e710      	b.n	800269a <__aeabi_dmul+0x16e>
 8002878:	220f      	movs	r2, #15
 800287a:	4658      	mov	r0, fp
 800287c:	403a      	ands	r2, r7
 800287e:	2a04      	cmp	r2, #4
 8002880:	d000      	beq.n	8002884 <__aeabi_dmul+0x358>
 8002882:	e6f9      	b.n	8002678 <__aeabi_dmul+0x14c>
 8002884:	e709      	b.n	800269a <__aeabi_dmul+0x16e>
 8002886:	46c0      	nop			@ (mov r8, r8)
 8002888:	000007ff 	.word	0x000007ff
 800288c:	fffffc01 	.word	0xfffffc01
 8002890:	feffffff 	.word	0xfeffffff
 8002894:	000007fe 	.word	0x000007fe
 8002898:	000003ff 	.word	0x000003ff
 800289c:	0022      	movs	r2, r4
 800289e:	4332      	orrs	r2, r6
 80028a0:	d06f      	beq.n	8002982 <__aeabi_dmul+0x456>
 80028a2:	2c00      	cmp	r4, #0
 80028a4:	d100      	bne.n	80028a8 <__aeabi_dmul+0x37c>
 80028a6:	e0c2      	b.n	8002a2e <__aeabi_dmul+0x502>
 80028a8:	0020      	movs	r0, r4
 80028aa:	f000 fdd7 	bl	800345c <__clzsi2>
 80028ae:	0002      	movs	r2, r0
 80028b0:	0003      	movs	r3, r0
 80028b2:	3a0b      	subs	r2, #11
 80028b4:	201d      	movs	r0, #29
 80028b6:	1a82      	subs	r2, r0, r2
 80028b8:	0030      	movs	r0, r6
 80028ba:	0019      	movs	r1, r3
 80028bc:	40d0      	lsrs	r0, r2
 80028be:	3908      	subs	r1, #8
 80028c0:	408c      	lsls	r4, r1
 80028c2:	0002      	movs	r2, r0
 80028c4:	4322      	orrs	r2, r4
 80028c6:	0034      	movs	r4, r6
 80028c8:	408c      	lsls	r4, r1
 80028ca:	4659      	mov	r1, fp
 80028cc:	1acb      	subs	r3, r1, r3
 80028ce:	4986      	ldr	r1, [pc, #536]	@ (8002ae8 <__aeabi_dmul+0x5bc>)
 80028d0:	468b      	mov	fp, r1
 80028d2:	449b      	add	fp, r3
 80028d4:	2d0a      	cmp	r5, #10
 80028d6:	dd00      	ble.n	80028da <__aeabi_dmul+0x3ae>
 80028d8:	e6a4      	b.n	8002624 <__aeabi_dmul+0xf8>
 80028da:	4649      	mov	r1, r9
 80028dc:	9b00      	ldr	r3, [sp, #0]
 80028de:	9401      	str	r4, [sp, #4]
 80028e0:	4059      	eors	r1, r3
 80028e2:	b2cb      	uxtb	r3, r1
 80028e4:	0014      	movs	r4, r2
 80028e6:	2000      	movs	r0, #0
 80028e8:	9303      	str	r3, [sp, #12]
 80028ea:	2d02      	cmp	r5, #2
 80028ec:	dd00      	ble.n	80028f0 <__aeabi_dmul+0x3c4>
 80028ee:	e667      	b.n	80025c0 <__aeabi_dmul+0x94>
 80028f0:	e6fb      	b.n	80026ea <__aeabi_dmul+0x1be>
 80028f2:	4653      	mov	r3, sl
 80028f4:	4303      	orrs	r3, r0
 80028f6:	4698      	mov	r8, r3
 80028f8:	d03c      	beq.n	8002974 <__aeabi_dmul+0x448>
 80028fa:	4653      	mov	r3, sl
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d100      	bne.n	8002902 <__aeabi_dmul+0x3d6>
 8002900:	e0a3      	b.n	8002a4a <__aeabi_dmul+0x51e>
 8002902:	4650      	mov	r0, sl
 8002904:	f000 fdaa 	bl	800345c <__clzsi2>
 8002908:	230b      	movs	r3, #11
 800290a:	425b      	negs	r3, r3
 800290c:	469c      	mov	ip, r3
 800290e:	0002      	movs	r2, r0
 8002910:	4484      	add	ip, r0
 8002912:	0011      	movs	r1, r2
 8002914:	4650      	mov	r0, sl
 8002916:	3908      	subs	r1, #8
 8002918:	4088      	lsls	r0, r1
 800291a:	231d      	movs	r3, #29
 800291c:	4680      	mov	r8, r0
 800291e:	4660      	mov	r0, ip
 8002920:	1a1b      	subs	r3, r3, r0
 8002922:	0020      	movs	r0, r4
 8002924:	40d8      	lsrs	r0, r3
 8002926:	0003      	movs	r3, r0
 8002928:	4640      	mov	r0, r8
 800292a:	4303      	orrs	r3, r0
 800292c:	469a      	mov	sl, r3
 800292e:	0023      	movs	r3, r4
 8002930:	408b      	lsls	r3, r1
 8002932:	4698      	mov	r8, r3
 8002934:	4b6c      	ldr	r3, [pc, #432]	@ (8002ae8 <__aeabi_dmul+0x5bc>)
 8002936:	2500      	movs	r5, #0
 8002938:	1a9b      	subs	r3, r3, r2
 800293a:	469b      	mov	fp, r3
 800293c:	2300      	movs	r3, #0
 800293e:	9302      	str	r3, [sp, #8]
 8002940:	e61a      	b.n	8002578 <__aeabi_dmul+0x4c>
 8002942:	2d0f      	cmp	r5, #15
 8002944:	d000      	beq.n	8002948 <__aeabi_dmul+0x41c>
 8002946:	e0c9      	b.n	8002adc <__aeabi_dmul+0x5b0>
 8002948:	2380      	movs	r3, #128	@ 0x80
 800294a:	4652      	mov	r2, sl
 800294c:	031b      	lsls	r3, r3, #12
 800294e:	421a      	tst	r2, r3
 8002950:	d002      	beq.n	8002958 <__aeabi_dmul+0x42c>
 8002952:	421c      	tst	r4, r3
 8002954:	d100      	bne.n	8002958 <__aeabi_dmul+0x42c>
 8002956:	e092      	b.n	8002a7e <__aeabi_dmul+0x552>
 8002958:	2480      	movs	r4, #128	@ 0x80
 800295a:	4653      	mov	r3, sl
 800295c:	0324      	lsls	r4, r4, #12
 800295e:	431c      	orrs	r4, r3
 8002960:	0324      	lsls	r4, r4, #12
 8002962:	4642      	mov	r2, r8
 8002964:	0b24      	lsrs	r4, r4, #12
 8002966:	e63e      	b.n	80025e6 <__aeabi_dmul+0xba>
 8002968:	469b      	mov	fp, r3
 800296a:	2303      	movs	r3, #3
 800296c:	4680      	mov	r8, r0
 800296e:	250c      	movs	r5, #12
 8002970:	9302      	str	r3, [sp, #8]
 8002972:	e601      	b.n	8002578 <__aeabi_dmul+0x4c>
 8002974:	2300      	movs	r3, #0
 8002976:	469a      	mov	sl, r3
 8002978:	469b      	mov	fp, r3
 800297a:	3301      	adds	r3, #1
 800297c:	2504      	movs	r5, #4
 800297e:	9302      	str	r3, [sp, #8]
 8002980:	e5fa      	b.n	8002578 <__aeabi_dmul+0x4c>
 8002982:	2101      	movs	r1, #1
 8002984:	430d      	orrs	r5, r1
 8002986:	2d0a      	cmp	r5, #10
 8002988:	dd00      	ble.n	800298c <__aeabi_dmul+0x460>
 800298a:	e64b      	b.n	8002624 <__aeabi_dmul+0xf8>
 800298c:	4649      	mov	r1, r9
 800298e:	9800      	ldr	r0, [sp, #0]
 8002990:	4041      	eors	r1, r0
 8002992:	b2c9      	uxtb	r1, r1
 8002994:	9103      	str	r1, [sp, #12]
 8002996:	2d02      	cmp	r5, #2
 8002998:	dc00      	bgt.n	800299c <__aeabi_dmul+0x470>
 800299a:	e096      	b.n	8002aca <__aeabi_dmul+0x59e>
 800299c:	2300      	movs	r3, #0
 800299e:	2400      	movs	r4, #0
 80029a0:	2001      	movs	r0, #1
 80029a2:	9301      	str	r3, [sp, #4]
 80029a4:	e60c      	b.n	80025c0 <__aeabi_dmul+0x94>
 80029a6:	4649      	mov	r1, r9
 80029a8:	2302      	movs	r3, #2
 80029aa:	9a00      	ldr	r2, [sp, #0]
 80029ac:	432b      	orrs	r3, r5
 80029ae:	4051      	eors	r1, r2
 80029b0:	b2ca      	uxtb	r2, r1
 80029b2:	9203      	str	r2, [sp, #12]
 80029b4:	2b0a      	cmp	r3, #10
 80029b6:	dd00      	ble.n	80029ba <__aeabi_dmul+0x48e>
 80029b8:	e634      	b.n	8002624 <__aeabi_dmul+0xf8>
 80029ba:	2d00      	cmp	r5, #0
 80029bc:	d157      	bne.n	8002a6e <__aeabi_dmul+0x542>
 80029be:	9b03      	ldr	r3, [sp, #12]
 80029c0:	4699      	mov	r9, r3
 80029c2:	2400      	movs	r4, #0
 80029c4:	2200      	movs	r2, #0
 80029c6:	4b49      	ldr	r3, [pc, #292]	@ (8002aec <__aeabi_dmul+0x5c0>)
 80029c8:	e60e      	b.n	80025e8 <__aeabi_dmul+0xbc>
 80029ca:	4658      	mov	r0, fp
 80029cc:	2101      	movs	r1, #1
 80029ce:	1ac9      	subs	r1, r1, r3
 80029d0:	2938      	cmp	r1, #56	@ 0x38
 80029d2:	dd00      	ble.n	80029d6 <__aeabi_dmul+0x4aa>
 80029d4:	e62f      	b.n	8002636 <__aeabi_dmul+0x10a>
 80029d6:	291f      	cmp	r1, #31
 80029d8:	dd56      	ble.n	8002a88 <__aeabi_dmul+0x55c>
 80029da:	221f      	movs	r2, #31
 80029dc:	4654      	mov	r4, sl
 80029de:	4252      	negs	r2, r2
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	40dc      	lsrs	r4, r3
 80029e4:	2920      	cmp	r1, #32
 80029e6:	d007      	beq.n	80029f8 <__aeabi_dmul+0x4cc>
 80029e8:	4b41      	ldr	r3, [pc, #260]	@ (8002af0 <__aeabi_dmul+0x5c4>)
 80029ea:	4642      	mov	r2, r8
 80029ec:	469c      	mov	ip, r3
 80029ee:	4653      	mov	r3, sl
 80029f0:	4460      	add	r0, ip
 80029f2:	4083      	lsls	r3, r0
 80029f4:	431a      	orrs	r2, r3
 80029f6:	4690      	mov	r8, r2
 80029f8:	4642      	mov	r2, r8
 80029fa:	2107      	movs	r1, #7
 80029fc:	1e53      	subs	r3, r2, #1
 80029fe:	419a      	sbcs	r2, r3
 8002a00:	000b      	movs	r3, r1
 8002a02:	4322      	orrs	r2, r4
 8002a04:	4013      	ands	r3, r2
 8002a06:	2400      	movs	r4, #0
 8002a08:	4211      	tst	r1, r2
 8002a0a:	d009      	beq.n	8002a20 <__aeabi_dmul+0x4f4>
 8002a0c:	230f      	movs	r3, #15
 8002a0e:	4013      	ands	r3, r2
 8002a10:	2b04      	cmp	r3, #4
 8002a12:	d05d      	beq.n	8002ad0 <__aeabi_dmul+0x5a4>
 8002a14:	1d11      	adds	r1, r2, #4
 8002a16:	4291      	cmp	r1, r2
 8002a18:	419b      	sbcs	r3, r3
 8002a1a:	000a      	movs	r2, r1
 8002a1c:	425b      	negs	r3, r3
 8002a1e:	075b      	lsls	r3, r3, #29
 8002a20:	08d2      	lsrs	r2, r2, #3
 8002a22:	431a      	orrs	r2, r3
 8002a24:	2300      	movs	r3, #0
 8002a26:	e5df      	b.n	80025e8 <__aeabi_dmul+0xbc>
 8002a28:	9b03      	ldr	r3, [sp, #12]
 8002a2a:	4699      	mov	r9, r3
 8002a2c:	e5fa      	b.n	8002624 <__aeabi_dmul+0xf8>
 8002a2e:	9801      	ldr	r0, [sp, #4]
 8002a30:	f000 fd14 	bl	800345c <__clzsi2>
 8002a34:	0002      	movs	r2, r0
 8002a36:	0003      	movs	r3, r0
 8002a38:	3215      	adds	r2, #21
 8002a3a:	3320      	adds	r3, #32
 8002a3c:	2a1c      	cmp	r2, #28
 8002a3e:	dc00      	bgt.n	8002a42 <__aeabi_dmul+0x516>
 8002a40:	e738      	b.n	80028b4 <__aeabi_dmul+0x388>
 8002a42:	9a01      	ldr	r2, [sp, #4]
 8002a44:	3808      	subs	r0, #8
 8002a46:	4082      	lsls	r2, r0
 8002a48:	e73f      	b.n	80028ca <__aeabi_dmul+0x39e>
 8002a4a:	f000 fd07 	bl	800345c <__clzsi2>
 8002a4e:	2315      	movs	r3, #21
 8002a50:	469c      	mov	ip, r3
 8002a52:	4484      	add	ip, r0
 8002a54:	0002      	movs	r2, r0
 8002a56:	4663      	mov	r3, ip
 8002a58:	3220      	adds	r2, #32
 8002a5a:	2b1c      	cmp	r3, #28
 8002a5c:	dc00      	bgt.n	8002a60 <__aeabi_dmul+0x534>
 8002a5e:	e758      	b.n	8002912 <__aeabi_dmul+0x3e6>
 8002a60:	2300      	movs	r3, #0
 8002a62:	4698      	mov	r8, r3
 8002a64:	0023      	movs	r3, r4
 8002a66:	3808      	subs	r0, #8
 8002a68:	4083      	lsls	r3, r0
 8002a6a:	469a      	mov	sl, r3
 8002a6c:	e762      	b.n	8002934 <__aeabi_dmul+0x408>
 8002a6e:	001d      	movs	r5, r3
 8002a70:	2300      	movs	r3, #0
 8002a72:	2400      	movs	r4, #0
 8002a74:	2002      	movs	r0, #2
 8002a76:	9301      	str	r3, [sp, #4]
 8002a78:	e5a2      	b.n	80025c0 <__aeabi_dmul+0x94>
 8002a7a:	9002      	str	r0, [sp, #8]
 8002a7c:	e632      	b.n	80026e4 <__aeabi_dmul+0x1b8>
 8002a7e:	431c      	orrs	r4, r3
 8002a80:	9b00      	ldr	r3, [sp, #0]
 8002a82:	9a01      	ldr	r2, [sp, #4]
 8002a84:	4699      	mov	r9, r3
 8002a86:	e5ae      	b.n	80025e6 <__aeabi_dmul+0xba>
 8002a88:	4b1a      	ldr	r3, [pc, #104]	@ (8002af4 <__aeabi_dmul+0x5c8>)
 8002a8a:	4652      	mov	r2, sl
 8002a8c:	18c3      	adds	r3, r0, r3
 8002a8e:	4640      	mov	r0, r8
 8002a90:	409a      	lsls	r2, r3
 8002a92:	40c8      	lsrs	r0, r1
 8002a94:	4302      	orrs	r2, r0
 8002a96:	4640      	mov	r0, r8
 8002a98:	4098      	lsls	r0, r3
 8002a9a:	0003      	movs	r3, r0
 8002a9c:	1e58      	subs	r0, r3, #1
 8002a9e:	4183      	sbcs	r3, r0
 8002aa0:	4654      	mov	r4, sl
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	40cc      	lsrs	r4, r1
 8002aa6:	0753      	lsls	r3, r2, #29
 8002aa8:	d009      	beq.n	8002abe <__aeabi_dmul+0x592>
 8002aaa:	230f      	movs	r3, #15
 8002aac:	4013      	ands	r3, r2
 8002aae:	2b04      	cmp	r3, #4
 8002ab0:	d005      	beq.n	8002abe <__aeabi_dmul+0x592>
 8002ab2:	1d13      	adds	r3, r2, #4
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	4192      	sbcs	r2, r2
 8002ab8:	4252      	negs	r2, r2
 8002aba:	18a4      	adds	r4, r4, r2
 8002abc:	001a      	movs	r2, r3
 8002abe:	0223      	lsls	r3, r4, #8
 8002ac0:	d508      	bpl.n	8002ad4 <__aeabi_dmul+0x5a8>
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	2400      	movs	r4, #0
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	e58e      	b.n	80025e8 <__aeabi_dmul+0xbc>
 8002aca:	4689      	mov	r9, r1
 8002acc:	2400      	movs	r4, #0
 8002ace:	e58b      	b.n	80025e8 <__aeabi_dmul+0xbc>
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	e7a5      	b.n	8002a20 <__aeabi_dmul+0x4f4>
 8002ad4:	0763      	lsls	r3, r4, #29
 8002ad6:	0264      	lsls	r4, r4, #9
 8002ad8:	0b24      	lsrs	r4, r4, #12
 8002ada:	e7a1      	b.n	8002a20 <__aeabi_dmul+0x4f4>
 8002adc:	9b00      	ldr	r3, [sp, #0]
 8002ade:	46a2      	mov	sl, r4
 8002ae0:	4699      	mov	r9, r3
 8002ae2:	9b01      	ldr	r3, [sp, #4]
 8002ae4:	4698      	mov	r8, r3
 8002ae6:	e737      	b.n	8002958 <__aeabi_dmul+0x42c>
 8002ae8:	fffffc0d 	.word	0xfffffc0d
 8002aec:	000007ff 	.word	0x000007ff
 8002af0:	0000043e 	.word	0x0000043e
 8002af4:	0000041e 	.word	0x0000041e

08002af8 <__aeabi_dsub>:
 8002af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002afa:	4657      	mov	r7, sl
 8002afc:	464e      	mov	r6, r9
 8002afe:	4645      	mov	r5, r8
 8002b00:	46de      	mov	lr, fp
 8002b02:	b5e0      	push	{r5, r6, r7, lr}
 8002b04:	b083      	sub	sp, #12
 8002b06:	9000      	str	r0, [sp, #0]
 8002b08:	9101      	str	r1, [sp, #4]
 8002b0a:	030c      	lsls	r4, r1, #12
 8002b0c:	004d      	lsls	r5, r1, #1
 8002b0e:	0fce      	lsrs	r6, r1, #31
 8002b10:	0a61      	lsrs	r1, r4, #9
 8002b12:	9c00      	ldr	r4, [sp, #0]
 8002b14:	005f      	lsls	r7, r3, #1
 8002b16:	0f64      	lsrs	r4, r4, #29
 8002b18:	430c      	orrs	r4, r1
 8002b1a:	9900      	ldr	r1, [sp, #0]
 8002b1c:	9200      	str	r2, [sp, #0]
 8002b1e:	9301      	str	r3, [sp, #4]
 8002b20:	00c8      	lsls	r0, r1, #3
 8002b22:	0319      	lsls	r1, r3, #12
 8002b24:	0d7b      	lsrs	r3, r7, #21
 8002b26:	4699      	mov	r9, r3
 8002b28:	9b01      	ldr	r3, [sp, #4]
 8002b2a:	4fcc      	ldr	r7, [pc, #816]	@ (8002e5c <__aeabi_dsub+0x364>)
 8002b2c:	0fdb      	lsrs	r3, r3, #31
 8002b2e:	469c      	mov	ip, r3
 8002b30:	0a4b      	lsrs	r3, r1, #9
 8002b32:	9900      	ldr	r1, [sp, #0]
 8002b34:	4680      	mov	r8, r0
 8002b36:	0f49      	lsrs	r1, r1, #29
 8002b38:	4319      	orrs	r1, r3
 8002b3a:	9b00      	ldr	r3, [sp, #0]
 8002b3c:	468b      	mov	fp, r1
 8002b3e:	00da      	lsls	r2, r3, #3
 8002b40:	4692      	mov	sl, r2
 8002b42:	0d6d      	lsrs	r5, r5, #21
 8002b44:	45b9      	cmp	r9, r7
 8002b46:	d100      	bne.n	8002b4a <__aeabi_dsub+0x52>
 8002b48:	e0bf      	b.n	8002cca <__aeabi_dsub+0x1d2>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	4661      	mov	r1, ip
 8002b4e:	4059      	eors	r1, r3
 8002b50:	464b      	mov	r3, r9
 8002b52:	468c      	mov	ip, r1
 8002b54:	1aeb      	subs	r3, r5, r3
 8002b56:	428e      	cmp	r6, r1
 8002b58:	d075      	beq.n	8002c46 <__aeabi_dsub+0x14e>
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	dc00      	bgt.n	8002b60 <__aeabi_dsub+0x68>
 8002b5e:	e2a3      	b.n	80030a8 <__aeabi_dsub+0x5b0>
 8002b60:	4649      	mov	r1, r9
 8002b62:	2900      	cmp	r1, #0
 8002b64:	d100      	bne.n	8002b68 <__aeabi_dsub+0x70>
 8002b66:	e0ce      	b.n	8002d06 <__aeabi_dsub+0x20e>
 8002b68:	42bd      	cmp	r5, r7
 8002b6a:	d100      	bne.n	8002b6e <__aeabi_dsub+0x76>
 8002b6c:	e200      	b.n	8002f70 <__aeabi_dsub+0x478>
 8002b6e:	2701      	movs	r7, #1
 8002b70:	2b38      	cmp	r3, #56	@ 0x38
 8002b72:	dc19      	bgt.n	8002ba8 <__aeabi_dsub+0xb0>
 8002b74:	2780      	movs	r7, #128	@ 0x80
 8002b76:	4659      	mov	r1, fp
 8002b78:	043f      	lsls	r7, r7, #16
 8002b7a:	4339      	orrs	r1, r7
 8002b7c:	468b      	mov	fp, r1
 8002b7e:	2b1f      	cmp	r3, #31
 8002b80:	dd00      	ble.n	8002b84 <__aeabi_dsub+0x8c>
 8002b82:	e1fa      	b.n	8002f7a <__aeabi_dsub+0x482>
 8002b84:	2720      	movs	r7, #32
 8002b86:	1af9      	subs	r1, r7, r3
 8002b88:	468c      	mov	ip, r1
 8002b8a:	4659      	mov	r1, fp
 8002b8c:	4667      	mov	r7, ip
 8002b8e:	40b9      	lsls	r1, r7
 8002b90:	000f      	movs	r7, r1
 8002b92:	0011      	movs	r1, r2
 8002b94:	40d9      	lsrs	r1, r3
 8002b96:	430f      	orrs	r7, r1
 8002b98:	4661      	mov	r1, ip
 8002b9a:	408a      	lsls	r2, r1
 8002b9c:	1e51      	subs	r1, r2, #1
 8002b9e:	418a      	sbcs	r2, r1
 8002ba0:	4659      	mov	r1, fp
 8002ba2:	40d9      	lsrs	r1, r3
 8002ba4:	4317      	orrs	r7, r2
 8002ba6:	1a64      	subs	r4, r4, r1
 8002ba8:	1bc7      	subs	r7, r0, r7
 8002baa:	42b8      	cmp	r0, r7
 8002bac:	4180      	sbcs	r0, r0
 8002bae:	4240      	negs	r0, r0
 8002bb0:	1a24      	subs	r4, r4, r0
 8002bb2:	0223      	lsls	r3, r4, #8
 8002bb4:	d400      	bmi.n	8002bb8 <__aeabi_dsub+0xc0>
 8002bb6:	e140      	b.n	8002e3a <__aeabi_dsub+0x342>
 8002bb8:	0264      	lsls	r4, r4, #9
 8002bba:	0a64      	lsrs	r4, r4, #9
 8002bbc:	2c00      	cmp	r4, #0
 8002bbe:	d100      	bne.n	8002bc2 <__aeabi_dsub+0xca>
 8002bc0:	e154      	b.n	8002e6c <__aeabi_dsub+0x374>
 8002bc2:	0020      	movs	r0, r4
 8002bc4:	f000 fc4a 	bl	800345c <__clzsi2>
 8002bc8:	0003      	movs	r3, r0
 8002bca:	3b08      	subs	r3, #8
 8002bcc:	2120      	movs	r1, #32
 8002bce:	0038      	movs	r0, r7
 8002bd0:	1aca      	subs	r2, r1, r3
 8002bd2:	40d0      	lsrs	r0, r2
 8002bd4:	409c      	lsls	r4, r3
 8002bd6:	0002      	movs	r2, r0
 8002bd8:	409f      	lsls	r7, r3
 8002bda:	4322      	orrs	r2, r4
 8002bdc:	429d      	cmp	r5, r3
 8002bde:	dd00      	ble.n	8002be2 <__aeabi_dsub+0xea>
 8002be0:	e1a6      	b.n	8002f30 <__aeabi_dsub+0x438>
 8002be2:	1b58      	subs	r0, r3, r5
 8002be4:	3001      	adds	r0, #1
 8002be6:	1a09      	subs	r1, r1, r0
 8002be8:	003c      	movs	r4, r7
 8002bea:	408f      	lsls	r7, r1
 8002bec:	40c4      	lsrs	r4, r0
 8002bee:	1e7b      	subs	r3, r7, #1
 8002bf0:	419f      	sbcs	r7, r3
 8002bf2:	0013      	movs	r3, r2
 8002bf4:	408b      	lsls	r3, r1
 8002bf6:	4327      	orrs	r7, r4
 8002bf8:	431f      	orrs	r7, r3
 8002bfa:	40c2      	lsrs	r2, r0
 8002bfc:	003b      	movs	r3, r7
 8002bfe:	0014      	movs	r4, r2
 8002c00:	2500      	movs	r5, #0
 8002c02:	4313      	orrs	r3, r2
 8002c04:	d100      	bne.n	8002c08 <__aeabi_dsub+0x110>
 8002c06:	e1f7      	b.n	8002ff8 <__aeabi_dsub+0x500>
 8002c08:	077b      	lsls	r3, r7, #29
 8002c0a:	d100      	bne.n	8002c0e <__aeabi_dsub+0x116>
 8002c0c:	e377      	b.n	80032fe <__aeabi_dsub+0x806>
 8002c0e:	230f      	movs	r3, #15
 8002c10:	0038      	movs	r0, r7
 8002c12:	403b      	ands	r3, r7
 8002c14:	2b04      	cmp	r3, #4
 8002c16:	d004      	beq.n	8002c22 <__aeabi_dsub+0x12a>
 8002c18:	1d38      	adds	r0, r7, #4
 8002c1a:	42b8      	cmp	r0, r7
 8002c1c:	41bf      	sbcs	r7, r7
 8002c1e:	427f      	negs	r7, r7
 8002c20:	19e4      	adds	r4, r4, r7
 8002c22:	0223      	lsls	r3, r4, #8
 8002c24:	d400      	bmi.n	8002c28 <__aeabi_dsub+0x130>
 8002c26:	e368      	b.n	80032fa <__aeabi_dsub+0x802>
 8002c28:	4b8c      	ldr	r3, [pc, #560]	@ (8002e5c <__aeabi_dsub+0x364>)
 8002c2a:	3501      	adds	r5, #1
 8002c2c:	429d      	cmp	r5, r3
 8002c2e:	d100      	bne.n	8002c32 <__aeabi_dsub+0x13a>
 8002c30:	e0f4      	b.n	8002e1c <__aeabi_dsub+0x324>
 8002c32:	4b8b      	ldr	r3, [pc, #556]	@ (8002e60 <__aeabi_dsub+0x368>)
 8002c34:	056d      	lsls	r5, r5, #21
 8002c36:	401c      	ands	r4, r3
 8002c38:	0d6d      	lsrs	r5, r5, #21
 8002c3a:	0767      	lsls	r7, r4, #29
 8002c3c:	08c0      	lsrs	r0, r0, #3
 8002c3e:	0264      	lsls	r4, r4, #9
 8002c40:	4307      	orrs	r7, r0
 8002c42:	0b24      	lsrs	r4, r4, #12
 8002c44:	e0ec      	b.n	8002e20 <__aeabi_dsub+0x328>
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	dc00      	bgt.n	8002c4c <__aeabi_dsub+0x154>
 8002c4a:	e329      	b.n	80032a0 <__aeabi_dsub+0x7a8>
 8002c4c:	4649      	mov	r1, r9
 8002c4e:	2900      	cmp	r1, #0
 8002c50:	d000      	beq.n	8002c54 <__aeabi_dsub+0x15c>
 8002c52:	e0d6      	b.n	8002e02 <__aeabi_dsub+0x30a>
 8002c54:	4659      	mov	r1, fp
 8002c56:	4311      	orrs	r1, r2
 8002c58:	d100      	bne.n	8002c5c <__aeabi_dsub+0x164>
 8002c5a:	e12e      	b.n	8002eba <__aeabi_dsub+0x3c2>
 8002c5c:	1e59      	subs	r1, r3, #1
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d100      	bne.n	8002c64 <__aeabi_dsub+0x16c>
 8002c62:	e1e6      	b.n	8003032 <__aeabi_dsub+0x53a>
 8002c64:	42bb      	cmp	r3, r7
 8002c66:	d100      	bne.n	8002c6a <__aeabi_dsub+0x172>
 8002c68:	e182      	b.n	8002f70 <__aeabi_dsub+0x478>
 8002c6a:	2701      	movs	r7, #1
 8002c6c:	000b      	movs	r3, r1
 8002c6e:	2938      	cmp	r1, #56	@ 0x38
 8002c70:	dc14      	bgt.n	8002c9c <__aeabi_dsub+0x1a4>
 8002c72:	2b1f      	cmp	r3, #31
 8002c74:	dd00      	ble.n	8002c78 <__aeabi_dsub+0x180>
 8002c76:	e23c      	b.n	80030f2 <__aeabi_dsub+0x5fa>
 8002c78:	2720      	movs	r7, #32
 8002c7a:	1af9      	subs	r1, r7, r3
 8002c7c:	468c      	mov	ip, r1
 8002c7e:	4659      	mov	r1, fp
 8002c80:	4667      	mov	r7, ip
 8002c82:	40b9      	lsls	r1, r7
 8002c84:	000f      	movs	r7, r1
 8002c86:	0011      	movs	r1, r2
 8002c88:	40d9      	lsrs	r1, r3
 8002c8a:	430f      	orrs	r7, r1
 8002c8c:	4661      	mov	r1, ip
 8002c8e:	408a      	lsls	r2, r1
 8002c90:	1e51      	subs	r1, r2, #1
 8002c92:	418a      	sbcs	r2, r1
 8002c94:	4659      	mov	r1, fp
 8002c96:	40d9      	lsrs	r1, r3
 8002c98:	4317      	orrs	r7, r2
 8002c9a:	1864      	adds	r4, r4, r1
 8002c9c:	183f      	adds	r7, r7, r0
 8002c9e:	4287      	cmp	r7, r0
 8002ca0:	4180      	sbcs	r0, r0
 8002ca2:	4240      	negs	r0, r0
 8002ca4:	1824      	adds	r4, r4, r0
 8002ca6:	0223      	lsls	r3, r4, #8
 8002ca8:	d400      	bmi.n	8002cac <__aeabi_dsub+0x1b4>
 8002caa:	e0c6      	b.n	8002e3a <__aeabi_dsub+0x342>
 8002cac:	4b6b      	ldr	r3, [pc, #428]	@ (8002e5c <__aeabi_dsub+0x364>)
 8002cae:	3501      	adds	r5, #1
 8002cb0:	429d      	cmp	r5, r3
 8002cb2:	d100      	bne.n	8002cb6 <__aeabi_dsub+0x1be>
 8002cb4:	e0b2      	b.n	8002e1c <__aeabi_dsub+0x324>
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	4b69      	ldr	r3, [pc, #420]	@ (8002e60 <__aeabi_dsub+0x368>)
 8002cba:	087a      	lsrs	r2, r7, #1
 8002cbc:	401c      	ands	r4, r3
 8002cbe:	4039      	ands	r1, r7
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	07e7      	lsls	r7, r4, #31
 8002cc4:	4317      	orrs	r7, r2
 8002cc6:	0864      	lsrs	r4, r4, #1
 8002cc8:	e79e      	b.n	8002c08 <__aeabi_dsub+0x110>
 8002cca:	4b66      	ldr	r3, [pc, #408]	@ (8002e64 <__aeabi_dsub+0x36c>)
 8002ccc:	4311      	orrs	r1, r2
 8002cce:	468a      	mov	sl, r1
 8002cd0:	18eb      	adds	r3, r5, r3
 8002cd2:	2900      	cmp	r1, #0
 8002cd4:	d028      	beq.n	8002d28 <__aeabi_dsub+0x230>
 8002cd6:	4566      	cmp	r6, ip
 8002cd8:	d02c      	beq.n	8002d34 <__aeabi_dsub+0x23c>
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d05b      	beq.n	8002d96 <__aeabi_dsub+0x29e>
 8002cde:	2d00      	cmp	r5, #0
 8002ce0:	d100      	bne.n	8002ce4 <__aeabi_dsub+0x1ec>
 8002ce2:	e12c      	b.n	8002f3e <__aeabi_dsub+0x446>
 8002ce4:	465b      	mov	r3, fp
 8002ce6:	4666      	mov	r6, ip
 8002ce8:	075f      	lsls	r7, r3, #29
 8002cea:	08d2      	lsrs	r2, r2, #3
 8002cec:	4317      	orrs	r7, r2
 8002cee:	08dd      	lsrs	r5, r3, #3
 8002cf0:	003b      	movs	r3, r7
 8002cf2:	432b      	orrs	r3, r5
 8002cf4:	d100      	bne.n	8002cf8 <__aeabi_dsub+0x200>
 8002cf6:	e0e2      	b.n	8002ebe <__aeabi_dsub+0x3c6>
 8002cf8:	2480      	movs	r4, #128	@ 0x80
 8002cfa:	0324      	lsls	r4, r4, #12
 8002cfc:	432c      	orrs	r4, r5
 8002cfe:	0324      	lsls	r4, r4, #12
 8002d00:	4d56      	ldr	r5, [pc, #344]	@ (8002e5c <__aeabi_dsub+0x364>)
 8002d02:	0b24      	lsrs	r4, r4, #12
 8002d04:	e08c      	b.n	8002e20 <__aeabi_dsub+0x328>
 8002d06:	4659      	mov	r1, fp
 8002d08:	4311      	orrs	r1, r2
 8002d0a:	d100      	bne.n	8002d0e <__aeabi_dsub+0x216>
 8002d0c:	e0d5      	b.n	8002eba <__aeabi_dsub+0x3c2>
 8002d0e:	1e59      	subs	r1, r3, #1
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d100      	bne.n	8002d16 <__aeabi_dsub+0x21e>
 8002d14:	e1b9      	b.n	800308a <__aeabi_dsub+0x592>
 8002d16:	42bb      	cmp	r3, r7
 8002d18:	d100      	bne.n	8002d1c <__aeabi_dsub+0x224>
 8002d1a:	e1b1      	b.n	8003080 <__aeabi_dsub+0x588>
 8002d1c:	2701      	movs	r7, #1
 8002d1e:	000b      	movs	r3, r1
 8002d20:	2938      	cmp	r1, #56	@ 0x38
 8002d22:	dd00      	ble.n	8002d26 <__aeabi_dsub+0x22e>
 8002d24:	e740      	b.n	8002ba8 <__aeabi_dsub+0xb0>
 8002d26:	e72a      	b.n	8002b7e <__aeabi_dsub+0x86>
 8002d28:	4661      	mov	r1, ip
 8002d2a:	2701      	movs	r7, #1
 8002d2c:	4079      	eors	r1, r7
 8002d2e:	468c      	mov	ip, r1
 8002d30:	4566      	cmp	r6, ip
 8002d32:	d1d2      	bne.n	8002cda <__aeabi_dsub+0x1e2>
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d100      	bne.n	8002d3a <__aeabi_dsub+0x242>
 8002d38:	e0c5      	b.n	8002ec6 <__aeabi_dsub+0x3ce>
 8002d3a:	2d00      	cmp	r5, #0
 8002d3c:	d000      	beq.n	8002d40 <__aeabi_dsub+0x248>
 8002d3e:	e155      	b.n	8002fec <__aeabi_dsub+0x4f4>
 8002d40:	464b      	mov	r3, r9
 8002d42:	0025      	movs	r5, r4
 8002d44:	4305      	orrs	r5, r0
 8002d46:	d100      	bne.n	8002d4a <__aeabi_dsub+0x252>
 8002d48:	e212      	b.n	8003170 <__aeabi_dsub+0x678>
 8002d4a:	1e59      	subs	r1, r3, #1
 8002d4c:	468c      	mov	ip, r1
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d100      	bne.n	8002d54 <__aeabi_dsub+0x25c>
 8002d52:	e249      	b.n	80031e8 <__aeabi_dsub+0x6f0>
 8002d54:	4d41      	ldr	r5, [pc, #260]	@ (8002e5c <__aeabi_dsub+0x364>)
 8002d56:	42ab      	cmp	r3, r5
 8002d58:	d100      	bne.n	8002d5c <__aeabi_dsub+0x264>
 8002d5a:	e28f      	b.n	800327c <__aeabi_dsub+0x784>
 8002d5c:	2701      	movs	r7, #1
 8002d5e:	2938      	cmp	r1, #56	@ 0x38
 8002d60:	dc11      	bgt.n	8002d86 <__aeabi_dsub+0x28e>
 8002d62:	4663      	mov	r3, ip
 8002d64:	2b1f      	cmp	r3, #31
 8002d66:	dd00      	ble.n	8002d6a <__aeabi_dsub+0x272>
 8002d68:	e25b      	b.n	8003222 <__aeabi_dsub+0x72a>
 8002d6a:	4661      	mov	r1, ip
 8002d6c:	2320      	movs	r3, #32
 8002d6e:	0027      	movs	r7, r4
 8002d70:	1a5b      	subs	r3, r3, r1
 8002d72:	0005      	movs	r5, r0
 8002d74:	4098      	lsls	r0, r3
 8002d76:	409f      	lsls	r7, r3
 8002d78:	40cd      	lsrs	r5, r1
 8002d7a:	1e43      	subs	r3, r0, #1
 8002d7c:	4198      	sbcs	r0, r3
 8002d7e:	40cc      	lsrs	r4, r1
 8002d80:	432f      	orrs	r7, r5
 8002d82:	4307      	orrs	r7, r0
 8002d84:	44a3      	add	fp, r4
 8002d86:	18bf      	adds	r7, r7, r2
 8002d88:	4297      	cmp	r7, r2
 8002d8a:	4192      	sbcs	r2, r2
 8002d8c:	4252      	negs	r2, r2
 8002d8e:	445a      	add	r2, fp
 8002d90:	0014      	movs	r4, r2
 8002d92:	464d      	mov	r5, r9
 8002d94:	e787      	b.n	8002ca6 <__aeabi_dsub+0x1ae>
 8002d96:	4f34      	ldr	r7, [pc, #208]	@ (8002e68 <__aeabi_dsub+0x370>)
 8002d98:	1c6b      	adds	r3, r5, #1
 8002d9a:	423b      	tst	r3, r7
 8002d9c:	d000      	beq.n	8002da0 <__aeabi_dsub+0x2a8>
 8002d9e:	e0b6      	b.n	8002f0e <__aeabi_dsub+0x416>
 8002da0:	4659      	mov	r1, fp
 8002da2:	0023      	movs	r3, r4
 8002da4:	4311      	orrs	r1, r2
 8002da6:	000f      	movs	r7, r1
 8002da8:	4303      	orrs	r3, r0
 8002daa:	2d00      	cmp	r5, #0
 8002dac:	d000      	beq.n	8002db0 <__aeabi_dsub+0x2b8>
 8002dae:	e126      	b.n	8002ffe <__aeabi_dsub+0x506>
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d100      	bne.n	8002db6 <__aeabi_dsub+0x2be>
 8002db4:	e1c0      	b.n	8003138 <__aeabi_dsub+0x640>
 8002db6:	2900      	cmp	r1, #0
 8002db8:	d100      	bne.n	8002dbc <__aeabi_dsub+0x2c4>
 8002dba:	e0a1      	b.n	8002f00 <__aeabi_dsub+0x408>
 8002dbc:	1a83      	subs	r3, r0, r2
 8002dbe:	4698      	mov	r8, r3
 8002dc0:	465b      	mov	r3, fp
 8002dc2:	4540      	cmp	r0, r8
 8002dc4:	41ad      	sbcs	r5, r5
 8002dc6:	1ae3      	subs	r3, r4, r3
 8002dc8:	426d      	negs	r5, r5
 8002dca:	1b5b      	subs	r3, r3, r5
 8002dcc:	2580      	movs	r5, #128	@ 0x80
 8002dce:	042d      	lsls	r5, r5, #16
 8002dd0:	422b      	tst	r3, r5
 8002dd2:	d100      	bne.n	8002dd6 <__aeabi_dsub+0x2de>
 8002dd4:	e14b      	b.n	800306e <__aeabi_dsub+0x576>
 8002dd6:	465b      	mov	r3, fp
 8002dd8:	1a10      	subs	r0, r2, r0
 8002dda:	4282      	cmp	r2, r0
 8002ddc:	4192      	sbcs	r2, r2
 8002dde:	1b1c      	subs	r4, r3, r4
 8002de0:	0007      	movs	r7, r0
 8002de2:	2601      	movs	r6, #1
 8002de4:	4663      	mov	r3, ip
 8002de6:	4252      	negs	r2, r2
 8002de8:	1aa4      	subs	r4, r4, r2
 8002dea:	4327      	orrs	r7, r4
 8002dec:	401e      	ands	r6, r3
 8002dee:	2f00      	cmp	r7, #0
 8002df0:	d100      	bne.n	8002df4 <__aeabi_dsub+0x2fc>
 8002df2:	e142      	b.n	800307a <__aeabi_dsub+0x582>
 8002df4:	422c      	tst	r4, r5
 8002df6:	d100      	bne.n	8002dfa <__aeabi_dsub+0x302>
 8002df8:	e26d      	b.n	80032d6 <__aeabi_dsub+0x7de>
 8002dfa:	4b19      	ldr	r3, [pc, #100]	@ (8002e60 <__aeabi_dsub+0x368>)
 8002dfc:	2501      	movs	r5, #1
 8002dfe:	401c      	ands	r4, r3
 8002e00:	e71b      	b.n	8002c3a <__aeabi_dsub+0x142>
 8002e02:	42bd      	cmp	r5, r7
 8002e04:	d100      	bne.n	8002e08 <__aeabi_dsub+0x310>
 8002e06:	e13b      	b.n	8003080 <__aeabi_dsub+0x588>
 8002e08:	2701      	movs	r7, #1
 8002e0a:	2b38      	cmp	r3, #56	@ 0x38
 8002e0c:	dd00      	ble.n	8002e10 <__aeabi_dsub+0x318>
 8002e0e:	e745      	b.n	8002c9c <__aeabi_dsub+0x1a4>
 8002e10:	2780      	movs	r7, #128	@ 0x80
 8002e12:	4659      	mov	r1, fp
 8002e14:	043f      	lsls	r7, r7, #16
 8002e16:	4339      	orrs	r1, r7
 8002e18:	468b      	mov	fp, r1
 8002e1a:	e72a      	b.n	8002c72 <__aeabi_dsub+0x17a>
 8002e1c:	2400      	movs	r4, #0
 8002e1e:	2700      	movs	r7, #0
 8002e20:	052d      	lsls	r5, r5, #20
 8002e22:	4325      	orrs	r5, r4
 8002e24:	07f6      	lsls	r6, r6, #31
 8002e26:	4335      	orrs	r5, r6
 8002e28:	0038      	movs	r0, r7
 8002e2a:	0029      	movs	r1, r5
 8002e2c:	b003      	add	sp, #12
 8002e2e:	bcf0      	pop	{r4, r5, r6, r7}
 8002e30:	46bb      	mov	fp, r7
 8002e32:	46b2      	mov	sl, r6
 8002e34:	46a9      	mov	r9, r5
 8002e36:	46a0      	mov	r8, r4
 8002e38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e3a:	077b      	lsls	r3, r7, #29
 8002e3c:	d004      	beq.n	8002e48 <__aeabi_dsub+0x350>
 8002e3e:	230f      	movs	r3, #15
 8002e40:	403b      	ands	r3, r7
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d000      	beq.n	8002e48 <__aeabi_dsub+0x350>
 8002e46:	e6e7      	b.n	8002c18 <__aeabi_dsub+0x120>
 8002e48:	002b      	movs	r3, r5
 8002e4a:	08f8      	lsrs	r0, r7, #3
 8002e4c:	4a03      	ldr	r2, [pc, #12]	@ (8002e5c <__aeabi_dsub+0x364>)
 8002e4e:	0767      	lsls	r7, r4, #29
 8002e50:	4307      	orrs	r7, r0
 8002e52:	08e5      	lsrs	r5, r4, #3
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d100      	bne.n	8002e5a <__aeabi_dsub+0x362>
 8002e58:	e74a      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 8002e5a:	e0a5      	b.n	8002fa8 <__aeabi_dsub+0x4b0>
 8002e5c:	000007ff 	.word	0x000007ff
 8002e60:	ff7fffff 	.word	0xff7fffff
 8002e64:	fffff801 	.word	0xfffff801
 8002e68:	000007fe 	.word	0x000007fe
 8002e6c:	0038      	movs	r0, r7
 8002e6e:	f000 faf5 	bl	800345c <__clzsi2>
 8002e72:	0003      	movs	r3, r0
 8002e74:	3318      	adds	r3, #24
 8002e76:	2b1f      	cmp	r3, #31
 8002e78:	dc00      	bgt.n	8002e7c <__aeabi_dsub+0x384>
 8002e7a:	e6a7      	b.n	8002bcc <__aeabi_dsub+0xd4>
 8002e7c:	003a      	movs	r2, r7
 8002e7e:	3808      	subs	r0, #8
 8002e80:	4082      	lsls	r2, r0
 8002e82:	429d      	cmp	r5, r3
 8002e84:	dd00      	ble.n	8002e88 <__aeabi_dsub+0x390>
 8002e86:	e08a      	b.n	8002f9e <__aeabi_dsub+0x4a6>
 8002e88:	1b5b      	subs	r3, r3, r5
 8002e8a:	1c58      	adds	r0, r3, #1
 8002e8c:	281f      	cmp	r0, #31
 8002e8e:	dc00      	bgt.n	8002e92 <__aeabi_dsub+0x39a>
 8002e90:	e1d8      	b.n	8003244 <__aeabi_dsub+0x74c>
 8002e92:	0017      	movs	r7, r2
 8002e94:	3b1f      	subs	r3, #31
 8002e96:	40df      	lsrs	r7, r3
 8002e98:	2820      	cmp	r0, #32
 8002e9a:	d005      	beq.n	8002ea8 <__aeabi_dsub+0x3b0>
 8002e9c:	2340      	movs	r3, #64	@ 0x40
 8002e9e:	1a1b      	subs	r3, r3, r0
 8002ea0:	409a      	lsls	r2, r3
 8002ea2:	1e53      	subs	r3, r2, #1
 8002ea4:	419a      	sbcs	r2, r3
 8002ea6:	4317      	orrs	r7, r2
 8002ea8:	2500      	movs	r5, #0
 8002eaa:	2f00      	cmp	r7, #0
 8002eac:	d100      	bne.n	8002eb0 <__aeabi_dsub+0x3b8>
 8002eae:	e0e5      	b.n	800307c <__aeabi_dsub+0x584>
 8002eb0:	077b      	lsls	r3, r7, #29
 8002eb2:	d000      	beq.n	8002eb6 <__aeabi_dsub+0x3be>
 8002eb4:	e6ab      	b.n	8002c0e <__aeabi_dsub+0x116>
 8002eb6:	002c      	movs	r4, r5
 8002eb8:	e7c6      	b.n	8002e48 <__aeabi_dsub+0x350>
 8002eba:	08c0      	lsrs	r0, r0, #3
 8002ebc:	e7c6      	b.n	8002e4c <__aeabi_dsub+0x354>
 8002ebe:	2700      	movs	r7, #0
 8002ec0:	2400      	movs	r4, #0
 8002ec2:	4dd1      	ldr	r5, [pc, #836]	@ (8003208 <__aeabi_dsub+0x710>)
 8002ec4:	e7ac      	b.n	8002e20 <__aeabi_dsub+0x328>
 8002ec6:	4fd1      	ldr	r7, [pc, #836]	@ (800320c <__aeabi_dsub+0x714>)
 8002ec8:	1c6b      	adds	r3, r5, #1
 8002eca:	423b      	tst	r3, r7
 8002ecc:	d171      	bne.n	8002fb2 <__aeabi_dsub+0x4ba>
 8002ece:	0023      	movs	r3, r4
 8002ed0:	4303      	orrs	r3, r0
 8002ed2:	2d00      	cmp	r5, #0
 8002ed4:	d000      	beq.n	8002ed8 <__aeabi_dsub+0x3e0>
 8002ed6:	e14e      	b.n	8003176 <__aeabi_dsub+0x67e>
 8002ed8:	4657      	mov	r7, sl
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d100      	bne.n	8002ee0 <__aeabi_dsub+0x3e8>
 8002ede:	e1b5      	b.n	800324c <__aeabi_dsub+0x754>
 8002ee0:	2f00      	cmp	r7, #0
 8002ee2:	d00d      	beq.n	8002f00 <__aeabi_dsub+0x408>
 8002ee4:	1883      	adds	r3, r0, r2
 8002ee6:	4283      	cmp	r3, r0
 8002ee8:	4180      	sbcs	r0, r0
 8002eea:	445c      	add	r4, fp
 8002eec:	4240      	negs	r0, r0
 8002eee:	1824      	adds	r4, r4, r0
 8002ef0:	0222      	lsls	r2, r4, #8
 8002ef2:	d500      	bpl.n	8002ef6 <__aeabi_dsub+0x3fe>
 8002ef4:	e1c8      	b.n	8003288 <__aeabi_dsub+0x790>
 8002ef6:	001f      	movs	r7, r3
 8002ef8:	4698      	mov	r8, r3
 8002efa:	4327      	orrs	r7, r4
 8002efc:	d100      	bne.n	8002f00 <__aeabi_dsub+0x408>
 8002efe:	e0bc      	b.n	800307a <__aeabi_dsub+0x582>
 8002f00:	4643      	mov	r3, r8
 8002f02:	0767      	lsls	r7, r4, #29
 8002f04:	08db      	lsrs	r3, r3, #3
 8002f06:	431f      	orrs	r7, r3
 8002f08:	08e5      	lsrs	r5, r4, #3
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	e04c      	b.n	8002fa8 <__aeabi_dsub+0x4b0>
 8002f0e:	1a83      	subs	r3, r0, r2
 8002f10:	4698      	mov	r8, r3
 8002f12:	465b      	mov	r3, fp
 8002f14:	4540      	cmp	r0, r8
 8002f16:	41bf      	sbcs	r7, r7
 8002f18:	1ae3      	subs	r3, r4, r3
 8002f1a:	427f      	negs	r7, r7
 8002f1c:	1bdb      	subs	r3, r3, r7
 8002f1e:	021f      	lsls	r7, r3, #8
 8002f20:	d47c      	bmi.n	800301c <__aeabi_dsub+0x524>
 8002f22:	4647      	mov	r7, r8
 8002f24:	431f      	orrs	r7, r3
 8002f26:	d100      	bne.n	8002f2a <__aeabi_dsub+0x432>
 8002f28:	e0a6      	b.n	8003078 <__aeabi_dsub+0x580>
 8002f2a:	001c      	movs	r4, r3
 8002f2c:	4647      	mov	r7, r8
 8002f2e:	e645      	b.n	8002bbc <__aeabi_dsub+0xc4>
 8002f30:	4cb7      	ldr	r4, [pc, #732]	@ (8003210 <__aeabi_dsub+0x718>)
 8002f32:	1aed      	subs	r5, r5, r3
 8002f34:	4014      	ands	r4, r2
 8002f36:	077b      	lsls	r3, r7, #29
 8002f38:	d000      	beq.n	8002f3c <__aeabi_dsub+0x444>
 8002f3a:	e780      	b.n	8002e3e <__aeabi_dsub+0x346>
 8002f3c:	e784      	b.n	8002e48 <__aeabi_dsub+0x350>
 8002f3e:	464b      	mov	r3, r9
 8002f40:	0025      	movs	r5, r4
 8002f42:	4305      	orrs	r5, r0
 8002f44:	d066      	beq.n	8003014 <__aeabi_dsub+0x51c>
 8002f46:	1e5f      	subs	r7, r3, #1
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d100      	bne.n	8002f4e <__aeabi_dsub+0x456>
 8002f4c:	e0fc      	b.n	8003148 <__aeabi_dsub+0x650>
 8002f4e:	4dae      	ldr	r5, [pc, #696]	@ (8003208 <__aeabi_dsub+0x710>)
 8002f50:	42ab      	cmp	r3, r5
 8002f52:	d100      	bne.n	8002f56 <__aeabi_dsub+0x45e>
 8002f54:	e15e      	b.n	8003214 <__aeabi_dsub+0x71c>
 8002f56:	4666      	mov	r6, ip
 8002f58:	2f38      	cmp	r7, #56	@ 0x38
 8002f5a:	dc00      	bgt.n	8002f5e <__aeabi_dsub+0x466>
 8002f5c:	e0b4      	b.n	80030c8 <__aeabi_dsub+0x5d0>
 8002f5e:	2001      	movs	r0, #1
 8002f60:	1a17      	subs	r7, r2, r0
 8002f62:	42ba      	cmp	r2, r7
 8002f64:	4192      	sbcs	r2, r2
 8002f66:	465b      	mov	r3, fp
 8002f68:	4252      	negs	r2, r2
 8002f6a:	464d      	mov	r5, r9
 8002f6c:	1a9c      	subs	r4, r3, r2
 8002f6e:	e620      	b.n	8002bb2 <__aeabi_dsub+0xba>
 8002f70:	0767      	lsls	r7, r4, #29
 8002f72:	08c0      	lsrs	r0, r0, #3
 8002f74:	4307      	orrs	r7, r0
 8002f76:	08e5      	lsrs	r5, r4, #3
 8002f78:	e6ba      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 8002f7a:	001f      	movs	r7, r3
 8002f7c:	4659      	mov	r1, fp
 8002f7e:	3f20      	subs	r7, #32
 8002f80:	40f9      	lsrs	r1, r7
 8002f82:	000f      	movs	r7, r1
 8002f84:	2b20      	cmp	r3, #32
 8002f86:	d005      	beq.n	8002f94 <__aeabi_dsub+0x49c>
 8002f88:	2140      	movs	r1, #64	@ 0x40
 8002f8a:	1acb      	subs	r3, r1, r3
 8002f8c:	4659      	mov	r1, fp
 8002f8e:	4099      	lsls	r1, r3
 8002f90:	430a      	orrs	r2, r1
 8002f92:	4692      	mov	sl, r2
 8002f94:	4653      	mov	r3, sl
 8002f96:	1e5a      	subs	r2, r3, #1
 8002f98:	4193      	sbcs	r3, r2
 8002f9a:	431f      	orrs	r7, r3
 8002f9c:	e604      	b.n	8002ba8 <__aeabi_dsub+0xb0>
 8002f9e:	1aeb      	subs	r3, r5, r3
 8002fa0:	4d9b      	ldr	r5, [pc, #620]	@ (8003210 <__aeabi_dsub+0x718>)
 8002fa2:	4015      	ands	r5, r2
 8002fa4:	076f      	lsls	r7, r5, #29
 8002fa6:	08ed      	lsrs	r5, r5, #3
 8002fa8:	032c      	lsls	r4, r5, #12
 8002faa:	055d      	lsls	r5, r3, #21
 8002fac:	0b24      	lsrs	r4, r4, #12
 8002fae:	0d6d      	lsrs	r5, r5, #21
 8002fb0:	e736      	b.n	8002e20 <__aeabi_dsub+0x328>
 8002fb2:	4d95      	ldr	r5, [pc, #596]	@ (8003208 <__aeabi_dsub+0x710>)
 8002fb4:	42ab      	cmp	r3, r5
 8002fb6:	d100      	bne.n	8002fba <__aeabi_dsub+0x4c2>
 8002fb8:	e0d6      	b.n	8003168 <__aeabi_dsub+0x670>
 8002fba:	1882      	adds	r2, r0, r2
 8002fbc:	0021      	movs	r1, r4
 8002fbe:	4282      	cmp	r2, r0
 8002fc0:	4180      	sbcs	r0, r0
 8002fc2:	4459      	add	r1, fp
 8002fc4:	4240      	negs	r0, r0
 8002fc6:	1808      	adds	r0, r1, r0
 8002fc8:	07c7      	lsls	r7, r0, #31
 8002fca:	0852      	lsrs	r2, r2, #1
 8002fcc:	4317      	orrs	r7, r2
 8002fce:	0844      	lsrs	r4, r0, #1
 8002fd0:	0752      	lsls	r2, r2, #29
 8002fd2:	d400      	bmi.n	8002fd6 <__aeabi_dsub+0x4de>
 8002fd4:	e185      	b.n	80032e2 <__aeabi_dsub+0x7ea>
 8002fd6:	220f      	movs	r2, #15
 8002fd8:	001d      	movs	r5, r3
 8002fda:	403a      	ands	r2, r7
 8002fdc:	2a04      	cmp	r2, #4
 8002fde:	d000      	beq.n	8002fe2 <__aeabi_dsub+0x4ea>
 8002fe0:	e61a      	b.n	8002c18 <__aeabi_dsub+0x120>
 8002fe2:	08ff      	lsrs	r7, r7, #3
 8002fe4:	0764      	lsls	r4, r4, #29
 8002fe6:	4327      	orrs	r7, r4
 8002fe8:	0905      	lsrs	r5, r0, #4
 8002fea:	e7dd      	b.n	8002fa8 <__aeabi_dsub+0x4b0>
 8002fec:	465b      	mov	r3, fp
 8002fee:	08d2      	lsrs	r2, r2, #3
 8002ff0:	075f      	lsls	r7, r3, #29
 8002ff2:	4317      	orrs	r7, r2
 8002ff4:	08dd      	lsrs	r5, r3, #3
 8002ff6:	e67b      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 8002ff8:	2700      	movs	r7, #0
 8002ffa:	2400      	movs	r4, #0
 8002ffc:	e710      	b.n	8002e20 <__aeabi_dsub+0x328>
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d000      	beq.n	8003004 <__aeabi_dsub+0x50c>
 8003002:	e0d6      	b.n	80031b2 <__aeabi_dsub+0x6ba>
 8003004:	2900      	cmp	r1, #0
 8003006:	d000      	beq.n	800300a <__aeabi_dsub+0x512>
 8003008:	e12f      	b.n	800326a <__aeabi_dsub+0x772>
 800300a:	2480      	movs	r4, #128	@ 0x80
 800300c:	2600      	movs	r6, #0
 800300e:	4d7e      	ldr	r5, [pc, #504]	@ (8003208 <__aeabi_dsub+0x710>)
 8003010:	0324      	lsls	r4, r4, #12
 8003012:	e705      	b.n	8002e20 <__aeabi_dsub+0x328>
 8003014:	4666      	mov	r6, ip
 8003016:	465c      	mov	r4, fp
 8003018:	08d0      	lsrs	r0, r2, #3
 800301a:	e717      	b.n	8002e4c <__aeabi_dsub+0x354>
 800301c:	465b      	mov	r3, fp
 800301e:	1a17      	subs	r7, r2, r0
 8003020:	42ba      	cmp	r2, r7
 8003022:	4192      	sbcs	r2, r2
 8003024:	1b1c      	subs	r4, r3, r4
 8003026:	2601      	movs	r6, #1
 8003028:	4663      	mov	r3, ip
 800302a:	4252      	negs	r2, r2
 800302c:	1aa4      	subs	r4, r4, r2
 800302e:	401e      	ands	r6, r3
 8003030:	e5c4      	b.n	8002bbc <__aeabi_dsub+0xc4>
 8003032:	1883      	adds	r3, r0, r2
 8003034:	4283      	cmp	r3, r0
 8003036:	4180      	sbcs	r0, r0
 8003038:	445c      	add	r4, fp
 800303a:	4240      	negs	r0, r0
 800303c:	1825      	adds	r5, r4, r0
 800303e:	022a      	lsls	r2, r5, #8
 8003040:	d400      	bmi.n	8003044 <__aeabi_dsub+0x54c>
 8003042:	e0da      	b.n	80031fa <__aeabi_dsub+0x702>
 8003044:	4a72      	ldr	r2, [pc, #456]	@ (8003210 <__aeabi_dsub+0x718>)
 8003046:	085b      	lsrs	r3, r3, #1
 8003048:	4015      	ands	r5, r2
 800304a:	07ea      	lsls	r2, r5, #31
 800304c:	431a      	orrs	r2, r3
 800304e:	0869      	lsrs	r1, r5, #1
 8003050:	075b      	lsls	r3, r3, #29
 8003052:	d400      	bmi.n	8003056 <__aeabi_dsub+0x55e>
 8003054:	e14a      	b.n	80032ec <__aeabi_dsub+0x7f4>
 8003056:	230f      	movs	r3, #15
 8003058:	4013      	ands	r3, r2
 800305a:	2b04      	cmp	r3, #4
 800305c:	d100      	bne.n	8003060 <__aeabi_dsub+0x568>
 800305e:	e0fc      	b.n	800325a <__aeabi_dsub+0x762>
 8003060:	1d17      	adds	r7, r2, #4
 8003062:	4297      	cmp	r7, r2
 8003064:	41a4      	sbcs	r4, r4
 8003066:	4264      	negs	r4, r4
 8003068:	2502      	movs	r5, #2
 800306a:	1864      	adds	r4, r4, r1
 800306c:	e6ec      	b.n	8002e48 <__aeabi_dsub+0x350>
 800306e:	4647      	mov	r7, r8
 8003070:	001c      	movs	r4, r3
 8003072:	431f      	orrs	r7, r3
 8003074:	d000      	beq.n	8003078 <__aeabi_dsub+0x580>
 8003076:	e743      	b.n	8002f00 <__aeabi_dsub+0x408>
 8003078:	2600      	movs	r6, #0
 800307a:	2500      	movs	r5, #0
 800307c:	2400      	movs	r4, #0
 800307e:	e6cf      	b.n	8002e20 <__aeabi_dsub+0x328>
 8003080:	08c0      	lsrs	r0, r0, #3
 8003082:	0767      	lsls	r7, r4, #29
 8003084:	4307      	orrs	r7, r0
 8003086:	08e5      	lsrs	r5, r4, #3
 8003088:	e632      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 800308a:	1a87      	subs	r7, r0, r2
 800308c:	465b      	mov	r3, fp
 800308e:	42b8      	cmp	r0, r7
 8003090:	4180      	sbcs	r0, r0
 8003092:	1ae4      	subs	r4, r4, r3
 8003094:	4240      	negs	r0, r0
 8003096:	1a24      	subs	r4, r4, r0
 8003098:	0223      	lsls	r3, r4, #8
 800309a:	d428      	bmi.n	80030ee <__aeabi_dsub+0x5f6>
 800309c:	0763      	lsls	r3, r4, #29
 800309e:	08ff      	lsrs	r7, r7, #3
 80030a0:	431f      	orrs	r7, r3
 80030a2:	08e5      	lsrs	r5, r4, #3
 80030a4:	2301      	movs	r3, #1
 80030a6:	e77f      	b.n	8002fa8 <__aeabi_dsub+0x4b0>
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d100      	bne.n	80030ae <__aeabi_dsub+0x5b6>
 80030ac:	e673      	b.n	8002d96 <__aeabi_dsub+0x29e>
 80030ae:	464b      	mov	r3, r9
 80030b0:	1b5f      	subs	r7, r3, r5
 80030b2:	003b      	movs	r3, r7
 80030b4:	2d00      	cmp	r5, #0
 80030b6:	d100      	bne.n	80030ba <__aeabi_dsub+0x5c2>
 80030b8:	e742      	b.n	8002f40 <__aeabi_dsub+0x448>
 80030ba:	2f38      	cmp	r7, #56	@ 0x38
 80030bc:	dd00      	ble.n	80030c0 <__aeabi_dsub+0x5c8>
 80030be:	e0ec      	b.n	800329a <__aeabi_dsub+0x7a2>
 80030c0:	2380      	movs	r3, #128	@ 0x80
 80030c2:	000e      	movs	r6, r1
 80030c4:	041b      	lsls	r3, r3, #16
 80030c6:	431c      	orrs	r4, r3
 80030c8:	2f1f      	cmp	r7, #31
 80030ca:	dc25      	bgt.n	8003118 <__aeabi_dsub+0x620>
 80030cc:	2520      	movs	r5, #32
 80030ce:	0023      	movs	r3, r4
 80030d0:	1bed      	subs	r5, r5, r7
 80030d2:	0001      	movs	r1, r0
 80030d4:	40a8      	lsls	r0, r5
 80030d6:	40ab      	lsls	r3, r5
 80030d8:	40f9      	lsrs	r1, r7
 80030da:	1e45      	subs	r5, r0, #1
 80030dc:	41a8      	sbcs	r0, r5
 80030de:	430b      	orrs	r3, r1
 80030e0:	40fc      	lsrs	r4, r7
 80030e2:	4318      	orrs	r0, r3
 80030e4:	465b      	mov	r3, fp
 80030e6:	1b1b      	subs	r3, r3, r4
 80030e8:	469b      	mov	fp, r3
 80030ea:	e739      	b.n	8002f60 <__aeabi_dsub+0x468>
 80030ec:	4666      	mov	r6, ip
 80030ee:	2501      	movs	r5, #1
 80030f0:	e562      	b.n	8002bb8 <__aeabi_dsub+0xc0>
 80030f2:	001f      	movs	r7, r3
 80030f4:	4659      	mov	r1, fp
 80030f6:	3f20      	subs	r7, #32
 80030f8:	40f9      	lsrs	r1, r7
 80030fa:	468c      	mov	ip, r1
 80030fc:	2b20      	cmp	r3, #32
 80030fe:	d005      	beq.n	800310c <__aeabi_dsub+0x614>
 8003100:	2740      	movs	r7, #64	@ 0x40
 8003102:	4659      	mov	r1, fp
 8003104:	1afb      	subs	r3, r7, r3
 8003106:	4099      	lsls	r1, r3
 8003108:	430a      	orrs	r2, r1
 800310a:	4692      	mov	sl, r2
 800310c:	4657      	mov	r7, sl
 800310e:	1e7b      	subs	r3, r7, #1
 8003110:	419f      	sbcs	r7, r3
 8003112:	4663      	mov	r3, ip
 8003114:	431f      	orrs	r7, r3
 8003116:	e5c1      	b.n	8002c9c <__aeabi_dsub+0x1a4>
 8003118:	003b      	movs	r3, r7
 800311a:	0025      	movs	r5, r4
 800311c:	3b20      	subs	r3, #32
 800311e:	40dd      	lsrs	r5, r3
 8003120:	2f20      	cmp	r7, #32
 8003122:	d004      	beq.n	800312e <__aeabi_dsub+0x636>
 8003124:	2340      	movs	r3, #64	@ 0x40
 8003126:	1bdb      	subs	r3, r3, r7
 8003128:	409c      	lsls	r4, r3
 800312a:	4320      	orrs	r0, r4
 800312c:	4680      	mov	r8, r0
 800312e:	4640      	mov	r0, r8
 8003130:	1e43      	subs	r3, r0, #1
 8003132:	4198      	sbcs	r0, r3
 8003134:	4328      	orrs	r0, r5
 8003136:	e713      	b.n	8002f60 <__aeabi_dsub+0x468>
 8003138:	2900      	cmp	r1, #0
 800313a:	d09d      	beq.n	8003078 <__aeabi_dsub+0x580>
 800313c:	2601      	movs	r6, #1
 800313e:	4663      	mov	r3, ip
 8003140:	465c      	mov	r4, fp
 8003142:	4690      	mov	r8, r2
 8003144:	401e      	ands	r6, r3
 8003146:	e6db      	b.n	8002f00 <__aeabi_dsub+0x408>
 8003148:	1a17      	subs	r7, r2, r0
 800314a:	465b      	mov	r3, fp
 800314c:	42ba      	cmp	r2, r7
 800314e:	4192      	sbcs	r2, r2
 8003150:	1b1c      	subs	r4, r3, r4
 8003152:	4252      	negs	r2, r2
 8003154:	1aa4      	subs	r4, r4, r2
 8003156:	0223      	lsls	r3, r4, #8
 8003158:	d4c8      	bmi.n	80030ec <__aeabi_dsub+0x5f4>
 800315a:	0763      	lsls	r3, r4, #29
 800315c:	08ff      	lsrs	r7, r7, #3
 800315e:	431f      	orrs	r7, r3
 8003160:	4666      	mov	r6, ip
 8003162:	2301      	movs	r3, #1
 8003164:	08e5      	lsrs	r5, r4, #3
 8003166:	e71f      	b.n	8002fa8 <__aeabi_dsub+0x4b0>
 8003168:	001d      	movs	r5, r3
 800316a:	2400      	movs	r4, #0
 800316c:	2700      	movs	r7, #0
 800316e:	e657      	b.n	8002e20 <__aeabi_dsub+0x328>
 8003170:	465c      	mov	r4, fp
 8003172:	08d0      	lsrs	r0, r2, #3
 8003174:	e66a      	b.n	8002e4c <__aeabi_dsub+0x354>
 8003176:	2b00      	cmp	r3, #0
 8003178:	d100      	bne.n	800317c <__aeabi_dsub+0x684>
 800317a:	e737      	b.n	8002fec <__aeabi_dsub+0x4f4>
 800317c:	4653      	mov	r3, sl
 800317e:	08c0      	lsrs	r0, r0, #3
 8003180:	0767      	lsls	r7, r4, #29
 8003182:	4307      	orrs	r7, r0
 8003184:	08e5      	lsrs	r5, r4, #3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d100      	bne.n	800318c <__aeabi_dsub+0x694>
 800318a:	e5b1      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 800318c:	2380      	movs	r3, #128	@ 0x80
 800318e:	031b      	lsls	r3, r3, #12
 8003190:	421d      	tst	r5, r3
 8003192:	d008      	beq.n	80031a6 <__aeabi_dsub+0x6ae>
 8003194:	4659      	mov	r1, fp
 8003196:	08c8      	lsrs	r0, r1, #3
 8003198:	4218      	tst	r0, r3
 800319a:	d104      	bne.n	80031a6 <__aeabi_dsub+0x6ae>
 800319c:	08d2      	lsrs	r2, r2, #3
 800319e:	0749      	lsls	r1, r1, #29
 80031a0:	430a      	orrs	r2, r1
 80031a2:	0017      	movs	r7, r2
 80031a4:	0005      	movs	r5, r0
 80031a6:	0f7b      	lsrs	r3, r7, #29
 80031a8:	00ff      	lsls	r7, r7, #3
 80031aa:	08ff      	lsrs	r7, r7, #3
 80031ac:	075b      	lsls	r3, r3, #29
 80031ae:	431f      	orrs	r7, r3
 80031b0:	e59e      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 80031b2:	08c0      	lsrs	r0, r0, #3
 80031b4:	0763      	lsls	r3, r4, #29
 80031b6:	4318      	orrs	r0, r3
 80031b8:	08e5      	lsrs	r5, r4, #3
 80031ba:	2900      	cmp	r1, #0
 80031bc:	d053      	beq.n	8003266 <__aeabi_dsub+0x76e>
 80031be:	2380      	movs	r3, #128	@ 0x80
 80031c0:	031b      	lsls	r3, r3, #12
 80031c2:	421d      	tst	r5, r3
 80031c4:	d00a      	beq.n	80031dc <__aeabi_dsub+0x6e4>
 80031c6:	4659      	mov	r1, fp
 80031c8:	08cc      	lsrs	r4, r1, #3
 80031ca:	421c      	tst	r4, r3
 80031cc:	d106      	bne.n	80031dc <__aeabi_dsub+0x6e4>
 80031ce:	2601      	movs	r6, #1
 80031d0:	4663      	mov	r3, ip
 80031d2:	0025      	movs	r5, r4
 80031d4:	08d0      	lsrs	r0, r2, #3
 80031d6:	0749      	lsls	r1, r1, #29
 80031d8:	4308      	orrs	r0, r1
 80031da:	401e      	ands	r6, r3
 80031dc:	0f47      	lsrs	r7, r0, #29
 80031de:	00c0      	lsls	r0, r0, #3
 80031e0:	08c0      	lsrs	r0, r0, #3
 80031e2:	077f      	lsls	r7, r7, #29
 80031e4:	4307      	orrs	r7, r0
 80031e6:	e583      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 80031e8:	1883      	adds	r3, r0, r2
 80031ea:	4293      	cmp	r3, r2
 80031ec:	4192      	sbcs	r2, r2
 80031ee:	445c      	add	r4, fp
 80031f0:	4252      	negs	r2, r2
 80031f2:	18a5      	adds	r5, r4, r2
 80031f4:	022a      	lsls	r2, r5, #8
 80031f6:	d500      	bpl.n	80031fa <__aeabi_dsub+0x702>
 80031f8:	e724      	b.n	8003044 <__aeabi_dsub+0x54c>
 80031fa:	076f      	lsls	r7, r5, #29
 80031fc:	08db      	lsrs	r3, r3, #3
 80031fe:	431f      	orrs	r7, r3
 8003200:	08ed      	lsrs	r5, r5, #3
 8003202:	2301      	movs	r3, #1
 8003204:	e6d0      	b.n	8002fa8 <__aeabi_dsub+0x4b0>
 8003206:	46c0      	nop			@ (mov r8, r8)
 8003208:	000007ff 	.word	0x000007ff
 800320c:	000007fe 	.word	0x000007fe
 8003210:	ff7fffff 	.word	0xff7fffff
 8003214:	465b      	mov	r3, fp
 8003216:	08d2      	lsrs	r2, r2, #3
 8003218:	075f      	lsls	r7, r3, #29
 800321a:	4666      	mov	r6, ip
 800321c:	4317      	orrs	r7, r2
 800321e:	08dd      	lsrs	r5, r3, #3
 8003220:	e566      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 8003222:	0025      	movs	r5, r4
 8003224:	3b20      	subs	r3, #32
 8003226:	40dd      	lsrs	r5, r3
 8003228:	4663      	mov	r3, ip
 800322a:	2b20      	cmp	r3, #32
 800322c:	d005      	beq.n	800323a <__aeabi_dsub+0x742>
 800322e:	2340      	movs	r3, #64	@ 0x40
 8003230:	4661      	mov	r1, ip
 8003232:	1a5b      	subs	r3, r3, r1
 8003234:	409c      	lsls	r4, r3
 8003236:	4320      	orrs	r0, r4
 8003238:	4680      	mov	r8, r0
 800323a:	4647      	mov	r7, r8
 800323c:	1e7b      	subs	r3, r7, #1
 800323e:	419f      	sbcs	r7, r3
 8003240:	432f      	orrs	r7, r5
 8003242:	e5a0      	b.n	8002d86 <__aeabi_dsub+0x28e>
 8003244:	2120      	movs	r1, #32
 8003246:	2700      	movs	r7, #0
 8003248:	1a09      	subs	r1, r1, r0
 800324a:	e4d2      	b.n	8002bf2 <__aeabi_dsub+0xfa>
 800324c:	2f00      	cmp	r7, #0
 800324e:	d100      	bne.n	8003252 <__aeabi_dsub+0x75a>
 8003250:	e713      	b.n	800307a <__aeabi_dsub+0x582>
 8003252:	465c      	mov	r4, fp
 8003254:	0017      	movs	r7, r2
 8003256:	2500      	movs	r5, #0
 8003258:	e5f6      	b.n	8002e48 <__aeabi_dsub+0x350>
 800325a:	08d7      	lsrs	r7, r2, #3
 800325c:	0749      	lsls	r1, r1, #29
 800325e:	2302      	movs	r3, #2
 8003260:	430f      	orrs	r7, r1
 8003262:	092d      	lsrs	r5, r5, #4
 8003264:	e6a0      	b.n	8002fa8 <__aeabi_dsub+0x4b0>
 8003266:	0007      	movs	r7, r0
 8003268:	e542      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 800326a:	465b      	mov	r3, fp
 800326c:	2601      	movs	r6, #1
 800326e:	075f      	lsls	r7, r3, #29
 8003270:	08dd      	lsrs	r5, r3, #3
 8003272:	4663      	mov	r3, ip
 8003274:	08d2      	lsrs	r2, r2, #3
 8003276:	4317      	orrs	r7, r2
 8003278:	401e      	ands	r6, r3
 800327a:	e539      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 800327c:	465b      	mov	r3, fp
 800327e:	08d2      	lsrs	r2, r2, #3
 8003280:	075f      	lsls	r7, r3, #29
 8003282:	4317      	orrs	r7, r2
 8003284:	08dd      	lsrs	r5, r3, #3
 8003286:	e533      	b.n	8002cf0 <__aeabi_dsub+0x1f8>
 8003288:	4a1e      	ldr	r2, [pc, #120]	@ (8003304 <__aeabi_dsub+0x80c>)
 800328a:	08db      	lsrs	r3, r3, #3
 800328c:	4022      	ands	r2, r4
 800328e:	0757      	lsls	r7, r2, #29
 8003290:	0252      	lsls	r2, r2, #9
 8003292:	2501      	movs	r5, #1
 8003294:	431f      	orrs	r7, r3
 8003296:	0b14      	lsrs	r4, r2, #12
 8003298:	e5c2      	b.n	8002e20 <__aeabi_dsub+0x328>
 800329a:	000e      	movs	r6, r1
 800329c:	2001      	movs	r0, #1
 800329e:	e65f      	b.n	8002f60 <__aeabi_dsub+0x468>
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00d      	beq.n	80032c0 <__aeabi_dsub+0x7c8>
 80032a4:	464b      	mov	r3, r9
 80032a6:	1b5b      	subs	r3, r3, r5
 80032a8:	469c      	mov	ip, r3
 80032aa:	2d00      	cmp	r5, #0
 80032ac:	d100      	bne.n	80032b0 <__aeabi_dsub+0x7b8>
 80032ae:	e548      	b.n	8002d42 <__aeabi_dsub+0x24a>
 80032b0:	2701      	movs	r7, #1
 80032b2:	2b38      	cmp	r3, #56	@ 0x38
 80032b4:	dd00      	ble.n	80032b8 <__aeabi_dsub+0x7c0>
 80032b6:	e566      	b.n	8002d86 <__aeabi_dsub+0x28e>
 80032b8:	2380      	movs	r3, #128	@ 0x80
 80032ba:	041b      	lsls	r3, r3, #16
 80032bc:	431c      	orrs	r4, r3
 80032be:	e550      	b.n	8002d62 <__aeabi_dsub+0x26a>
 80032c0:	1c6b      	adds	r3, r5, #1
 80032c2:	4d11      	ldr	r5, [pc, #68]	@ (8003308 <__aeabi_dsub+0x810>)
 80032c4:	422b      	tst	r3, r5
 80032c6:	d000      	beq.n	80032ca <__aeabi_dsub+0x7d2>
 80032c8:	e673      	b.n	8002fb2 <__aeabi_dsub+0x4ba>
 80032ca:	4659      	mov	r1, fp
 80032cc:	0023      	movs	r3, r4
 80032ce:	4311      	orrs	r1, r2
 80032d0:	468a      	mov	sl, r1
 80032d2:	4303      	orrs	r3, r0
 80032d4:	e600      	b.n	8002ed8 <__aeabi_dsub+0x3e0>
 80032d6:	0767      	lsls	r7, r4, #29
 80032d8:	08c0      	lsrs	r0, r0, #3
 80032da:	2300      	movs	r3, #0
 80032dc:	4307      	orrs	r7, r0
 80032de:	08e5      	lsrs	r5, r4, #3
 80032e0:	e662      	b.n	8002fa8 <__aeabi_dsub+0x4b0>
 80032e2:	0764      	lsls	r4, r4, #29
 80032e4:	08ff      	lsrs	r7, r7, #3
 80032e6:	4327      	orrs	r7, r4
 80032e8:	0905      	lsrs	r5, r0, #4
 80032ea:	e65d      	b.n	8002fa8 <__aeabi_dsub+0x4b0>
 80032ec:	08d2      	lsrs	r2, r2, #3
 80032ee:	0749      	lsls	r1, r1, #29
 80032f0:	4311      	orrs	r1, r2
 80032f2:	000f      	movs	r7, r1
 80032f4:	2302      	movs	r3, #2
 80032f6:	092d      	lsrs	r5, r5, #4
 80032f8:	e656      	b.n	8002fa8 <__aeabi_dsub+0x4b0>
 80032fa:	0007      	movs	r7, r0
 80032fc:	e5a4      	b.n	8002e48 <__aeabi_dsub+0x350>
 80032fe:	0038      	movs	r0, r7
 8003300:	e48f      	b.n	8002c22 <__aeabi_dsub+0x12a>
 8003302:	46c0      	nop			@ (mov r8, r8)
 8003304:	ff7fffff 	.word	0xff7fffff
 8003308:	000007fe 	.word	0x000007fe

0800330c <__aeabi_d2iz>:
 800330c:	000b      	movs	r3, r1
 800330e:	0002      	movs	r2, r0
 8003310:	b570      	push	{r4, r5, r6, lr}
 8003312:	4d16      	ldr	r5, [pc, #88]	@ (800336c <__aeabi_d2iz+0x60>)
 8003314:	030c      	lsls	r4, r1, #12
 8003316:	b082      	sub	sp, #8
 8003318:	0049      	lsls	r1, r1, #1
 800331a:	2000      	movs	r0, #0
 800331c:	9200      	str	r2, [sp, #0]
 800331e:	9301      	str	r3, [sp, #4]
 8003320:	0b24      	lsrs	r4, r4, #12
 8003322:	0d49      	lsrs	r1, r1, #21
 8003324:	0fde      	lsrs	r6, r3, #31
 8003326:	42a9      	cmp	r1, r5
 8003328:	dd04      	ble.n	8003334 <__aeabi_d2iz+0x28>
 800332a:	4811      	ldr	r0, [pc, #68]	@ (8003370 <__aeabi_d2iz+0x64>)
 800332c:	4281      	cmp	r1, r0
 800332e:	dd03      	ble.n	8003338 <__aeabi_d2iz+0x2c>
 8003330:	4b10      	ldr	r3, [pc, #64]	@ (8003374 <__aeabi_d2iz+0x68>)
 8003332:	18f0      	adds	r0, r6, r3
 8003334:	b002      	add	sp, #8
 8003336:	bd70      	pop	{r4, r5, r6, pc}
 8003338:	2080      	movs	r0, #128	@ 0x80
 800333a:	0340      	lsls	r0, r0, #13
 800333c:	4320      	orrs	r0, r4
 800333e:	4c0e      	ldr	r4, [pc, #56]	@ (8003378 <__aeabi_d2iz+0x6c>)
 8003340:	1a64      	subs	r4, r4, r1
 8003342:	2c1f      	cmp	r4, #31
 8003344:	dd08      	ble.n	8003358 <__aeabi_d2iz+0x4c>
 8003346:	4b0d      	ldr	r3, [pc, #52]	@ (800337c <__aeabi_d2iz+0x70>)
 8003348:	1a5b      	subs	r3, r3, r1
 800334a:	40d8      	lsrs	r0, r3
 800334c:	0003      	movs	r3, r0
 800334e:	4258      	negs	r0, r3
 8003350:	2e00      	cmp	r6, #0
 8003352:	d1ef      	bne.n	8003334 <__aeabi_d2iz+0x28>
 8003354:	0018      	movs	r0, r3
 8003356:	e7ed      	b.n	8003334 <__aeabi_d2iz+0x28>
 8003358:	4b09      	ldr	r3, [pc, #36]	@ (8003380 <__aeabi_d2iz+0x74>)
 800335a:	9a00      	ldr	r2, [sp, #0]
 800335c:	469c      	mov	ip, r3
 800335e:	0003      	movs	r3, r0
 8003360:	4461      	add	r1, ip
 8003362:	408b      	lsls	r3, r1
 8003364:	40e2      	lsrs	r2, r4
 8003366:	4313      	orrs	r3, r2
 8003368:	e7f1      	b.n	800334e <__aeabi_d2iz+0x42>
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	000003fe 	.word	0x000003fe
 8003370:	0000041d 	.word	0x0000041d
 8003374:	7fffffff 	.word	0x7fffffff
 8003378:	00000433 	.word	0x00000433
 800337c:	00000413 	.word	0x00000413
 8003380:	fffffbed 	.word	0xfffffbed

08003384 <__aeabi_ui2d>:
 8003384:	b510      	push	{r4, lr}
 8003386:	1e04      	subs	r4, r0, #0
 8003388:	d010      	beq.n	80033ac <__aeabi_ui2d+0x28>
 800338a:	f000 f867 	bl	800345c <__clzsi2>
 800338e:	4b0e      	ldr	r3, [pc, #56]	@ (80033c8 <__aeabi_ui2d+0x44>)
 8003390:	1a1b      	subs	r3, r3, r0
 8003392:	055b      	lsls	r3, r3, #21
 8003394:	0d5b      	lsrs	r3, r3, #21
 8003396:	280a      	cmp	r0, #10
 8003398:	dc0f      	bgt.n	80033ba <__aeabi_ui2d+0x36>
 800339a:	220b      	movs	r2, #11
 800339c:	0021      	movs	r1, r4
 800339e:	1a12      	subs	r2, r2, r0
 80033a0:	40d1      	lsrs	r1, r2
 80033a2:	3015      	adds	r0, #21
 80033a4:	030a      	lsls	r2, r1, #12
 80033a6:	4084      	lsls	r4, r0
 80033a8:	0b12      	lsrs	r2, r2, #12
 80033aa:	e001      	b.n	80033b0 <__aeabi_ui2d+0x2c>
 80033ac:	2300      	movs	r3, #0
 80033ae:	2200      	movs	r2, #0
 80033b0:	051b      	lsls	r3, r3, #20
 80033b2:	4313      	orrs	r3, r2
 80033b4:	0020      	movs	r0, r4
 80033b6:	0019      	movs	r1, r3
 80033b8:	bd10      	pop	{r4, pc}
 80033ba:	0022      	movs	r2, r4
 80033bc:	380b      	subs	r0, #11
 80033be:	4082      	lsls	r2, r0
 80033c0:	0312      	lsls	r2, r2, #12
 80033c2:	2400      	movs	r4, #0
 80033c4:	0b12      	lsrs	r2, r2, #12
 80033c6:	e7f3      	b.n	80033b0 <__aeabi_ui2d+0x2c>
 80033c8:	0000041e 	.word	0x0000041e

080033cc <__aeabi_f2d>:
 80033cc:	b570      	push	{r4, r5, r6, lr}
 80033ce:	0242      	lsls	r2, r0, #9
 80033d0:	0043      	lsls	r3, r0, #1
 80033d2:	0fc4      	lsrs	r4, r0, #31
 80033d4:	20fe      	movs	r0, #254	@ 0xfe
 80033d6:	0e1b      	lsrs	r3, r3, #24
 80033d8:	1c59      	adds	r1, r3, #1
 80033da:	0a55      	lsrs	r5, r2, #9
 80033dc:	4208      	tst	r0, r1
 80033de:	d00c      	beq.n	80033fa <__aeabi_f2d+0x2e>
 80033e0:	21e0      	movs	r1, #224	@ 0xe0
 80033e2:	0089      	lsls	r1, r1, #2
 80033e4:	468c      	mov	ip, r1
 80033e6:	076d      	lsls	r5, r5, #29
 80033e8:	0b12      	lsrs	r2, r2, #12
 80033ea:	4463      	add	r3, ip
 80033ec:	051b      	lsls	r3, r3, #20
 80033ee:	4313      	orrs	r3, r2
 80033f0:	07e4      	lsls	r4, r4, #31
 80033f2:	4323      	orrs	r3, r4
 80033f4:	0028      	movs	r0, r5
 80033f6:	0019      	movs	r1, r3
 80033f8:	bd70      	pop	{r4, r5, r6, pc}
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d114      	bne.n	8003428 <__aeabi_f2d+0x5c>
 80033fe:	2d00      	cmp	r5, #0
 8003400:	d01b      	beq.n	800343a <__aeabi_f2d+0x6e>
 8003402:	0028      	movs	r0, r5
 8003404:	f000 f82a 	bl	800345c <__clzsi2>
 8003408:	280a      	cmp	r0, #10
 800340a:	dc1c      	bgt.n	8003446 <__aeabi_f2d+0x7a>
 800340c:	230b      	movs	r3, #11
 800340e:	002a      	movs	r2, r5
 8003410:	1a1b      	subs	r3, r3, r0
 8003412:	40da      	lsrs	r2, r3
 8003414:	0003      	movs	r3, r0
 8003416:	3315      	adds	r3, #21
 8003418:	409d      	lsls	r5, r3
 800341a:	4b0e      	ldr	r3, [pc, #56]	@ (8003454 <__aeabi_f2d+0x88>)
 800341c:	0312      	lsls	r2, r2, #12
 800341e:	1a1b      	subs	r3, r3, r0
 8003420:	055b      	lsls	r3, r3, #21
 8003422:	0b12      	lsrs	r2, r2, #12
 8003424:	0d5b      	lsrs	r3, r3, #21
 8003426:	e7e1      	b.n	80033ec <__aeabi_f2d+0x20>
 8003428:	2d00      	cmp	r5, #0
 800342a:	d009      	beq.n	8003440 <__aeabi_f2d+0x74>
 800342c:	0b13      	lsrs	r3, r2, #12
 800342e:	2280      	movs	r2, #128	@ 0x80
 8003430:	0312      	lsls	r2, r2, #12
 8003432:	431a      	orrs	r2, r3
 8003434:	076d      	lsls	r5, r5, #29
 8003436:	4b08      	ldr	r3, [pc, #32]	@ (8003458 <__aeabi_f2d+0x8c>)
 8003438:	e7d8      	b.n	80033ec <__aeabi_f2d+0x20>
 800343a:	2300      	movs	r3, #0
 800343c:	2200      	movs	r2, #0
 800343e:	e7d5      	b.n	80033ec <__aeabi_f2d+0x20>
 8003440:	2200      	movs	r2, #0
 8003442:	4b05      	ldr	r3, [pc, #20]	@ (8003458 <__aeabi_f2d+0x8c>)
 8003444:	e7d2      	b.n	80033ec <__aeabi_f2d+0x20>
 8003446:	0003      	movs	r3, r0
 8003448:	002a      	movs	r2, r5
 800344a:	3b0b      	subs	r3, #11
 800344c:	409a      	lsls	r2, r3
 800344e:	2500      	movs	r5, #0
 8003450:	e7e3      	b.n	800341a <__aeabi_f2d+0x4e>
 8003452:	46c0      	nop			@ (mov r8, r8)
 8003454:	00000389 	.word	0x00000389
 8003458:	000007ff 	.word	0x000007ff

0800345c <__clzsi2>:
 800345c:	211c      	movs	r1, #28
 800345e:	2301      	movs	r3, #1
 8003460:	041b      	lsls	r3, r3, #16
 8003462:	4298      	cmp	r0, r3
 8003464:	d301      	bcc.n	800346a <__clzsi2+0xe>
 8003466:	0c00      	lsrs	r0, r0, #16
 8003468:	3910      	subs	r1, #16
 800346a:	0a1b      	lsrs	r3, r3, #8
 800346c:	4298      	cmp	r0, r3
 800346e:	d301      	bcc.n	8003474 <__clzsi2+0x18>
 8003470:	0a00      	lsrs	r0, r0, #8
 8003472:	3908      	subs	r1, #8
 8003474:	091b      	lsrs	r3, r3, #4
 8003476:	4298      	cmp	r0, r3
 8003478:	d301      	bcc.n	800347e <__clzsi2+0x22>
 800347a:	0900      	lsrs	r0, r0, #4
 800347c:	3904      	subs	r1, #4
 800347e:	a202      	add	r2, pc, #8	@ (adr r2, 8003488 <__clzsi2+0x2c>)
 8003480:	5c10      	ldrb	r0, [r2, r0]
 8003482:	1840      	adds	r0, r0, r1
 8003484:	4770      	bx	lr
 8003486:	46c0      	nop			@ (mov r8, r8)
 8003488:	02020304 	.word	0x02020304
 800348c:	01010101 	.word	0x01010101
	...

08003498 <HAL_ADC_MspInit>:
  /* USER CODE END ADC_Init 2 */

}

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003498:	b510      	push	{r4, lr}
 800349a:	0004      	movs	r4, r0
 800349c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800349e:	2214      	movs	r2, #20
 80034a0:	2100      	movs	r1, #0
 80034a2:	a801      	add	r0, sp, #4
 80034a4:	f002 fdd6 	bl	8006054 <memset>
  if(adcHandle->Instance==ADC1)
 80034a8:	4b0d      	ldr	r3, [pc, #52]	@ (80034e0 <HAL_ADC_MspInit+0x48>)
 80034aa:	6822      	ldr	r2, [r4, #0]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d115      	bne.n	80034dc <HAL_ADC_MspInit+0x44>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80034b0:	2280      	movs	r2, #128	@ 0x80
 80034b2:	4b0c      	ldr	r3, [pc, #48]	@ (80034e4 <HAL_ADC_MspInit+0x4c>)
 80034b4:	0092      	lsls	r2, r2, #2
 80034b6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034b8:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80034ba:	430a      	orrs	r2, r1
 80034bc:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034be:	2201      	movs	r2, #1
 80034c0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c2:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034c4:	4311      	orrs	r1, r2
 80034c6:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80034c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ca:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034cc:	4013      	ands	r3, r2
 80034ce:	9300      	str	r3, [sp, #0]
 80034d0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034d2:	2303      	movs	r3, #3
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80034d4:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80034d6:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034d8:	f001 fbba 	bl	8004c50 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80034dc:	b006      	add	sp, #24
 80034de:	bd10      	pop	{r4, pc}
 80034e0:	40012400 	.word	0x40012400
 80034e4:	40021000 	.word	0x40021000

080034e8 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{

  if(adcHandle->Instance==ADC1)
 80034e8:	4b07      	ldr	r3, [pc, #28]	@ (8003508 <HAL_ADC_MspDeInit+0x20>)
 80034ea:	6802      	ldr	r2, [r0, #0]
{
 80034ec:	b510      	push	{r4, lr}
  if(adcHandle->Instance==ADC1)
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d109      	bne.n	8003506 <HAL_ADC_MspDeInit+0x1e>
    __HAL_RCC_ADC1_CLK_DISABLE();

    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 80034f2:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC1_CLK_DISABLE();
 80034f4:	4a05      	ldr	r2, [pc, #20]	@ (800350c <HAL_ADC_MspDeInit+0x24>)
 80034f6:	4906      	ldr	r1, [pc, #24]	@ (8003510 <HAL_ADC_MspDeInit+0x28>)
 80034f8:	6b53      	ldr	r3, [r2, #52]	@ 0x34
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 80034fa:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_DISABLE();
 80034fc:	400b      	ands	r3, r1
 80034fe:	6353      	str	r3, [r2, #52]	@ 0x34
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 8003500:	2101      	movs	r1, #1
 8003502:	f001 fc5f 	bl	8004dc4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }
}
 8003506:	bd10      	pop	{r4, pc}
 8003508:	40012400 	.word	0x40012400
 800350c:	40021000 	.word	0x40021000
 8003510:	fffffdff 	.word	0xfffffdff

08003514 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003514:	2101      	movs	r1, #1
 8003516:	4b05      	ldr	r3, [pc, #20]	@ (800352c <MX_DMA_Init+0x18>)
{
 8003518:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 800351a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800351c:	430a      	orrs	r2, r1
 800351e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003522:	400b      	ands	r3, r1
 8003524:	9301      	str	r3, [sp, #4]
 8003526:	9b01      	ldr	r3, [sp, #4]

}
 8003528:	b002      	add	sp, #8
 800352a:	4770      	bx	lr
 800352c:	40021000 	.word	0x40021000

08003530 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8003530:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003532:	2401      	movs	r4, #1
{
 8003534:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003536:	2210      	movs	r2, #16
 8003538:	2100      	movs	r1, #0
 800353a:	a804      	add	r0, sp, #16
 800353c:	f002 fd8a 	bl	8006054 <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003540:	2102      	movs	r1, #2
                           JEdge_2_Pin Fset5_Pin */
  GPIO_InitStruct.Pin = TP_1_Pin|TP_2_Pin|TP_3_Pin|JEdge_3_Pin
                          |JEdge_2_Pin|Fset5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003542:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003544:	4b10      	ldr	r3, [pc, #64]	@ (8003588 <MX_GPIO_Init+0x58>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003546:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800354a:	4322      	orrs	r2, r4
 800354c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800354e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003550:	4022      	ands	r2, r4
 8003552:	9201      	str	r2, [sp, #4]
 8003554:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003556:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003558:	430a      	orrs	r2, r1
 800355a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800355c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800355e:	9405      	str	r4, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003560:	400b      	ands	r3, r1
 8003562:	9302      	str	r3, [sp, #8]
 8003564:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = TP_1_Pin|TP_2_Pin|TP_3_Pin|JEdge_3_Pin
 8003566:	4b09      	ldr	r3, [pc, #36]	@ (800358c <MX_GPIO_Init+0x5c>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003568:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = TP_1_Pin|TP_2_Pin|TP_3_Pin|JEdge_3_Pin
 800356a:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800356c:	f001 fb70 	bl	8004c50 <HAL_GPIO_Init>

  /*Configure GPIO pins : JEdge_1_Pin JPWM_3_Pin JPWM_2_Pin JPWM_1_Pin
                           Fset4_Pin Fset3_Pin Fset2_Pin Fset1_Pin */
  GPIO_InitStruct.Pin = JEdge_1_Pin|JPWM_3_Pin|JPWM_2_Pin|JPWM_1_Pin
 8003570:	4b07      	ldr	r3, [pc, #28]	@ (8003590 <MX_GPIO_Init+0x60>)
                          |Fset4_Pin|Fset3_Pin|Fset2_Pin|Fset1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003572:	4808      	ldr	r0, [pc, #32]	@ (8003594 <MX_GPIO_Init+0x64>)
  GPIO_InitStruct.Pin = JEdge_1_Pin|JPWM_3_Pin|JPWM_2_Pin|JPWM_1_Pin
 8003574:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003576:	2300      	movs	r3, #0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003578:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800357a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800357c:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800357e:	f001 fb67 	bl	8004c50 <HAL_GPIO_Init>

}
 8003582:	b008      	add	sp, #32
 8003584:	bd10      	pop	{r4, pc}
 8003586:	46c0      	nop			@ (mov r8, r8)
 8003588:	40021000 	.word	0x40021000
 800358c:	000080f8 	.word	0x000080f8
 8003590:	0000e079 	.word	0x0000e079
 8003594:	50000400 	.word	0x50000400

08003598 <MX_LPTIM1_Init>:
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8003598:	4809      	ldr	r0, [pc, #36]	@ (80035c0 <MX_LPTIM1_Init+0x28>)
 800359a:	4b0a      	ldr	r3, [pc, #40]	@ (80035c4 <MX_LPTIM1_Init+0x2c>)
{
 800359c:	b510      	push	{r4, lr}
  hlptim1.Instance = LPTIM1;
 800359e:	6003      	str	r3, [r0, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80035a0:	2300      	movs	r3, #0
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80035a2:	4a09      	ldr	r2, [pc, #36]	@ (80035c8 <MX_LPTIM1_Init+0x30>)
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80035a4:	6043      	str	r3, [r0, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80035a6:	6083      	str	r3, [r0, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80035a8:	6142      	str	r2, [r0, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80035aa:	6203      	str	r3, [r0, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80035ac:	6243      	str	r3, [r0, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80035ae:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80035b0:	f001 fca0 	bl	8004ef4 <HAL_LPTIM_Init>
 80035b4:	2800      	cmp	r0, #0
 80035b6:	d001      	beq.n	80035bc <MX_LPTIM1_Init+0x24>
  {
    Error_Handler();
 80035b8:	f000 fe02 	bl	80041c0 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80035bc:	bd10      	pop	{r4, pc}
 80035be:	46c0      	nop			@ (mov r8, r8)
 80035c0:	20000084 	.word	0x20000084
 80035c4:	40007c00 	.word	0x40007c00
 80035c8:	0000ffff 	.word	0x0000ffff

080035cc <HAL_LPTIM_MspInit>:

void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* lptimHandle)
{
 80035cc:	b510      	push	{r4, lr}
 80035ce:	0004      	movs	r4, r0
 80035d0:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035d2:	2214      	movs	r2, #20
 80035d4:	2100      	movs	r1, #0
 80035d6:	a801      	add	r0, sp, #4
 80035d8:	f002 fd3c 	bl	8006054 <memset>
  if(lptimHandle->Instance==LPTIM1)
 80035dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003614 <HAL_LPTIM_MspInit+0x48>)
 80035de:	6822      	ldr	r2, [r4, #0]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d115      	bne.n	8003610 <HAL_LPTIM_MspInit+0x44>
  {
  /* USER CODE BEGIN LPTIM1_MspInit 0 */

  /* USER CODE END LPTIM1_MspInit 0 */
    /* LPTIM1 clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80035e4:	2280      	movs	r2, #128	@ 0x80
 80035e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003618 <HAL_LPTIM_MspInit+0x4c>)
 80035e8:	0612      	lsls	r2, r2, #24
 80035ea:	6b99      	ldr	r1, [r3, #56]	@ 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_LPTIM1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ec:	480b      	ldr	r0, [pc, #44]	@ (800361c <HAL_LPTIM_MspInit+0x50>)
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 80035ee:	430a      	orrs	r2, r1
 80035f0:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035f2:	2202      	movs	r2, #2
 80035f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80035f6:	4311      	orrs	r1, r2
 80035f8:	62d9      	str	r1, [r3, #44]	@ 0x2c
 80035fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035fc:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035fe:	4013      	ands	r3, r2
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003604:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003606:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003608:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_LPTIM1;
 800360a:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800360c:	f001 fb20 	bl	8004c50 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }
}
 8003610:	b006      	add	sp, #24
 8003612:	bd10      	pop	{r4, pc}
 8003614:	40007c00 	.word	0x40007c00
 8003618:	40021000 	.word	0x40021000
 800361c:	50000400 	.word	0x50000400

08003620 <PwmBox_ConfigureTim2Pwm>:
	}
	return s_duty_table[idx];
}

// Konfiguracja TIM2_CH3 f i D
static void PwmBox_ConfigureTim2Pwm(float freq_hz, float duty) {
 8003620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003622:	b08b      	sub	sp, #44	@ 0x2c
 8003624:	1c0f      	adds	r7, r1, #0
 8003626:	1c04      	adds	r4, r0, #0
	uint32_t tim_clk;
	RCC_ClkInitTypeDef clk;
	uint32_t flash_latency;

	// Czstotliwo zegara dla TIM2
	tim_clk = HAL_RCC_GetPCLK1Freq();
 8003628:	f002 f932 	bl	8005890 <HAL_RCC_GetPCLK1Freq>
	HAL_RCC_GetClockConfig(&clk, &flash_latency);
 800362c:	a904      	add	r1, sp, #16
	tim_clk = HAL_RCC_GetPCLK1Freq();
 800362e:	0005      	movs	r5, r0
	HAL_RCC_GetClockConfig(&clk, &flash_latency);
 8003630:	a805      	add	r0, sp, #20
 8003632:	f002 f93d 	bl	80058b0 <HAL_RCC_GetClockConfig>
	if (clk.APB1CLKDivider != RCC_HCLK_DIV1) {
 8003636:	9b08      	ldr	r3, [sp, #32]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d000      	beq.n	800363e <PwmBox_ConfigureTim2Pwm+0x1e>
		tim_clk *= 2u;   // klasyczna zasada- jeli podzielony, timer = 2 * PCLK
 800363c:	006d      	lsls	r5, r5, #1
	}

	if (freq_hz < 0.1f)
 800363e:	494c      	ldr	r1, [pc, #304]	@ (8003770 <PwmBox_ConfigureTim2Pwm+0x150>)
 8003640:	1c20      	adds	r0, r4, #0
 8003642:	f7fc ff31 	bl	80004a8 <__aeabi_fcmplt>
 8003646:	2800      	cmp	r0, #0
 8003648:	d000      	beq.n	800364c <PwmBox_ConfigureTim2Pwm+0x2c>
		freq_hz = 0.1f;
 800364a:	4c49      	ldr	r4, [pc, #292]	@ (8003770 <PwmBox_ConfigureTim2Pwm+0x150>)
	if (duty < 0.0f)
 800364c:	2100      	movs	r1, #0
 800364e:	1c38      	adds	r0, r7, #0
 8003650:	f7fc ff2a 	bl	80004a8 <__aeabi_fcmplt>
 8003654:	2800      	cmp	r0, #0
 8003656:	d000      	beq.n	800365a <PwmBox_ConfigureTim2Pwm+0x3a>
 8003658:	e07e      	b.n	8003758 <PwmBox_ConfigureTim2Pwm+0x138>
		duty = 0.0f;
	if (duty > 0.99f)
 800365a:	4946      	ldr	r1, [pc, #280]	@ (8003774 <PwmBox_ConfigureTim2Pwm+0x154>)
 800365c:	1c38      	adds	r0, r7, #0
 800365e:	f7fc ff37 	bl	80004d0 <__aeabi_fcmpgt>
 8003662:	2800      	cmp	r0, #0
 8003664:	d000      	beq.n	8003668 <PwmBox_ConfigureTim2Pwm+0x48>
 8003666:	e079      	b.n	800375c <PwmBox_ConfigureTim2Pwm+0x13c>
		duty = 0.99f;

	double f_tim = (double) tim_clk;
 8003668:	0028      	movs	r0, r5
 800366a:	f7ff fe8b 	bl	8003384 <__aeabi_ui2d>
 800366e:	9000      	str	r0, [sp, #0]
 8003670:	9101      	str	r1, [sp, #4]
	double f = (double) freq_hz;
 8003672:	1c20      	adds	r0, r4, #0
 8003674:	f7ff feaa 	bl	80033cc <__aeabi_f2d>
	double ratio = f_tim / (f * 65536.0); // dobranie preskalera tak eby ARR <= 0xFFFF
 8003678:	2200      	movs	r2, #0
 800367a:	4b3f      	ldr	r3, [pc, #252]	@ (8003778 <PwmBox_ConfigureTim2Pwm+0x158>)
	double f = (double) freq_hz;
 800367c:	9002      	str	r0, [sp, #8]
 800367e:	9103      	str	r1, [sp, #12]
	double ratio = f_tim / (f * 65536.0); // dobranie preskalera tak eby ARR <= 0xFFFF
 8003680:	f7fe ff54 	bl	800252c <__aeabi_dmul>
 8003684:	0002      	movs	r2, r0
 8003686:	000b      	movs	r3, r1
 8003688:	9800      	ldr	r0, [sp, #0]
 800368a:	9901      	ldr	r1, [sp, #4]
 800368c:	f7fe fb14 	bl	8001cb8 <__aeabi_ddiv>
	uint32_t psc_reg;

	if (ratio < 1.0)
 8003690:	2200      	movs	r2, #0
 8003692:	4b3a      	ldr	r3, [pc, #232]	@ (800377c <PwmBox_ConfigureTim2Pwm+0x15c>)
	double ratio = f_tim / (f * 65536.0); // dobranie preskalera tak eby ARR <= 0xFFFF
 8003694:	0004      	movs	r4, r0
 8003696:	000d      	movs	r5, r1
		psc_reg = 0u;
 8003698:	2600      	movs	r6, #0
	if (ratio < 1.0)
 800369a:	f7fc fecb 	bl	8000434 <__aeabi_dcmplt>
 800369e:	42b0      	cmp	r0, r6
 80036a0:	d10c      	bne.n	80036bc <PwmBox_ConfigureTim2Pwm+0x9c>
	else if (ratio > 65535.0)
 80036a2:	2200      	movs	r2, #0
 80036a4:	0020      	movs	r0, r4
 80036a6:	0029      	movs	r1, r5
 80036a8:	4b35      	ldr	r3, [pc, #212]	@ (8003780 <PwmBox_ConfigureTim2Pwm+0x160>)
 80036aa:	f7fc fed7 	bl	800045c <__aeabi_dcmpgt>
 80036ae:	42b0      	cmp	r0, r6
 80036b0:	d156      	bne.n	8003760 <PwmBox_ConfigureTim2Pwm+0x140>
		psc_reg = 65535u;
	else
		psc_reg = (uint32_t) ratio;
 80036b2:	0020      	movs	r0, r4
 80036b4:	0029      	movs	r1, r5
 80036b6:	f7fc ff37 	bl	8000528 <__aeabi_d2uiz>
 80036ba:	0006      	movs	r6, r0

	double tmp = f_tim / (f * (double) (psc_reg + 1u)) - 1.0;
 80036bc:	1c70      	adds	r0, r6, #1
 80036be:	f7ff fe61 	bl	8003384 <__aeabi_ui2d>
 80036c2:	9a02      	ldr	r2, [sp, #8]
 80036c4:	9b03      	ldr	r3, [sp, #12]
 80036c6:	f7fe ff31 	bl	800252c <__aeabi_dmul>
 80036ca:	0002      	movs	r2, r0
 80036cc:	000b      	movs	r3, r1
 80036ce:	9800      	ldr	r0, [sp, #0]
 80036d0:	9901      	ldr	r1, [sp, #4]
 80036d2:	f7fe faf1 	bl	8001cb8 <__aeabi_ddiv>
 80036d6:	2200      	movs	r2, #0
 80036d8:	4b28      	ldr	r3, [pc, #160]	@ (800377c <PwmBox_ConfigureTim2Pwm+0x15c>)
 80036da:	f7ff fa0d 	bl	8002af8 <__aeabi_dsub>
	if (tmp < 1.0)
 80036de:	2200      	movs	r2, #0
 80036e0:	4b26      	ldr	r3, [pc, #152]	@ (800377c <PwmBox_ConfigureTim2Pwm+0x15c>)
	double tmp = f_tim / (f * (double) (psc_reg + 1u)) - 1.0;
 80036e2:	0004      	movs	r4, r0
 80036e4:	000d      	movs	r5, r1
	if (tmp < 1.0)
 80036e6:	f7fc fea5 	bl	8000434 <__aeabi_dcmplt>
 80036ea:	2800      	cmp	r0, #0
 80036ec:	d13a      	bne.n	8003764 <PwmBox_ConfigureTim2Pwm+0x144>
		tmp = 1.0;
	if (tmp > 65535.0)
 80036ee:	2200      	movs	r2, #0
 80036f0:	0020      	movs	r0, r4
 80036f2:	0029      	movs	r1, r5
 80036f4:	4b22      	ldr	r3, [pc, #136]	@ (8003780 <PwmBox_ConfigureTim2Pwm+0x160>)
 80036f6:	f7fc feb1 	bl	800045c <__aeabi_dcmpgt>
 80036fa:	2800      	cmp	r0, #0
 80036fc:	d135      	bne.n	800376a <PwmBox_ConfigureTim2Pwm+0x14a>
		tmp = 65535.0;

	uint32_t arr_reg = (uint32_t) (tmp + 0.5);    // zaokrglenie
 80036fe:	2200      	movs	r2, #0
 8003700:	4b20      	ldr	r3, [pc, #128]	@ (8003784 <PwmBox_ConfigureTim2Pwm+0x164>)
 8003702:	0020      	movs	r0, r4
 8003704:	0029      	movs	r1, r5
 8003706:	f7fd ff11 	bl	800152c <__aeabi_dadd>
 800370a:	f7fc ff0d 	bl	8000528 <__aeabi_d2uiz>

	__HAL_TIM_SET_PRESCALER(&htim2, (uint16_t )psc_reg);
 800370e:	4b1e      	ldr	r3, [pc, #120]	@ (8003788 <PwmBox_ConfigureTim2Pwm+0x168>)
 8003710:	b282      	uxth	r2, r0
 8003712:	681d      	ldr	r5, [r3, #0]
 8003714:	b2b6      	uxth	r6, r6
	__HAL_TIM_SET_AUTORELOAD(&htim2, (uint16_t )arr_reg);
 8003716:	60da      	str	r2, [r3, #12]
	uint32_t arr_reg = (uint32_t) (tmp + 0.5);    // zaokrglenie
 8003718:	0004      	movs	r4, r0
	__HAL_TIM_SET_PRESCALER(&htim2, (uint16_t )psc_reg);
 800371a:	62ae      	str	r6, [r5, #40]	@ 0x28

	//CCR z wypenienia
	uint32_t ccr = (uint32_t) ((double) (arr_reg + 1u) * (double) duty + 0.5);
 800371c:	3001      	adds	r0, #1
	__HAL_TIM_SET_AUTORELOAD(&htim2, (uint16_t )arr_reg);
 800371e:	62ea      	str	r2, [r5, #44]	@ 0x2c
	uint32_t ccr = (uint32_t) ((double) (arr_reg + 1u) * (double) duty + 0.5);
 8003720:	f7ff fe30 	bl	8003384 <__aeabi_ui2d>
 8003724:	9000      	str	r0, [sp, #0]
 8003726:	9101      	str	r1, [sp, #4]
 8003728:	1c38      	adds	r0, r7, #0
 800372a:	f7ff fe4f 	bl	80033cc <__aeabi_f2d>
 800372e:	0002      	movs	r2, r0
 8003730:	000b      	movs	r3, r1
 8003732:	9800      	ldr	r0, [sp, #0]
 8003734:	9901      	ldr	r1, [sp, #4]
 8003736:	f7fe fef9 	bl	800252c <__aeabi_dmul>
 800373a:	2200      	movs	r2, #0
 800373c:	4b11      	ldr	r3, [pc, #68]	@ (8003784 <PwmBox_ConfigureTim2Pwm+0x164>)
 800373e:	f7fd fef5 	bl	800152c <__aeabi_dadd>
 8003742:	f7fc fef1 	bl	8000528 <__aeabi_d2uiz>
	if (ccr > arr_reg)
 8003746:	42a0      	cmp	r0, r4
 8003748:	d900      	bls.n	800374c <PwmBox_ConfigureTim2Pwm+0x12c>
 800374a:	0020      	movs	r0, r4
		ccr = arr_reg;
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, (uint16_t )ccr);

	// Zresetuj licznik po zmianie parametrw
	__HAL_TIM_SET_COUNTER(&htim2, 0u);
 800374c:	2300      	movs	r3, #0
 800374e:	b280      	uxth	r0, r0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, (uint16_t )ccr);
 8003750:	63e8      	str	r0, [r5, #60]	@ 0x3c
	__HAL_TIM_SET_COUNTER(&htim2, 0u);
 8003752:	626b      	str	r3, [r5, #36]	@ 0x24
}
 8003754:	b00b      	add	sp, #44	@ 0x2c
 8003756:	bdf0      	pop	{r4, r5, r6, r7, pc}
		duty = 0.0f;
 8003758:	2700      	movs	r7, #0
 800375a:	e785      	b.n	8003668 <PwmBox_ConfigureTim2Pwm+0x48>
		duty = 0.99f;
 800375c:	4f05      	ldr	r7, [pc, #20]	@ (8003774 <PwmBox_ConfigureTim2Pwm+0x154>)
 800375e:	e783      	b.n	8003668 <PwmBox_ConfigureTim2Pwm+0x48>
		psc_reg = 65535u;
 8003760:	4e0a      	ldr	r6, [pc, #40]	@ (800378c <PwmBox_ConfigureTim2Pwm+0x16c>)
 8003762:	e7ab      	b.n	80036bc <PwmBox_ConfigureTim2Pwm+0x9c>
		tmp = 1.0;
 8003764:	2400      	movs	r4, #0
 8003766:	4d05      	ldr	r5, [pc, #20]	@ (800377c <PwmBox_ConfigureTim2Pwm+0x15c>)
 8003768:	e7c9      	b.n	80036fe <PwmBox_ConfigureTim2Pwm+0xde>
		tmp = 65535.0;
 800376a:	2400      	movs	r4, #0
 800376c:	4d04      	ldr	r5, [pc, #16]	@ (8003780 <PwmBox_ConfigureTim2Pwm+0x160>)
 800376e:	e7c6      	b.n	80036fe <PwmBox_ConfigureTim2Pwm+0xde>
 8003770:	3dcccccd 	.word	0x3dcccccd
 8003774:	3f7d70a4 	.word	0x3f7d70a4
 8003778:	40f00000 	.word	0x40f00000
 800377c:	3ff00000 	.word	0x3ff00000
 8003780:	40efffe0 	.word	0x40efffe0
 8003784:	3fe00000 	.word	0x3fe00000
 8003788:	2000013c 	.word	0x2000013c
 800378c:	0000ffff 	.word	0x0000ffff

08003790 <SystemClock_Config>:
void SystemClock_Config(void) {
 8003790:	b500      	push	{lr}
 8003792:	b09b      	sub	sp, #108	@ 0x6c
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003794:	2230      	movs	r2, #48	@ 0x30
 8003796:	2100      	movs	r1, #0
 8003798:	a80e      	add	r0, sp, #56	@ 0x38
 800379a:	f002 fc5b 	bl	8006054 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800379e:	2214      	movs	r2, #20
 80037a0:	2100      	movs	r1, #0
 80037a2:	a801      	add	r0, sp, #4
 80037a4:	f002 fc56 	bl	8006054 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80037a8:	221c      	movs	r2, #28
 80037aa:	2100      	movs	r1, #0
 80037ac:	a806      	add	r0, sp, #24
 80037ae:	f002 fc51 	bl	8006054 <memset>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80037b2:	491a      	ldr	r1, [pc, #104]	@ (800381c <SystemClock_Config+0x8c>)
 80037b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003820 <SystemClock_Config+0x90>)
 80037b6:	680a      	ldr	r2, [r1, #0]
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80037b8:	a80d      	add	r0, sp, #52	@ 0x34
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80037ba:	401a      	ands	r2, r3
 80037bc:	2380      	movs	r3, #128	@ 0x80
 80037be:	011b      	lsls	r3, r3, #4
 80037c0:	4313      	orrs	r3, r2
 80037c2:	600b      	str	r3, [r1, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 80037c4:	2318      	movs	r3, #24
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80037c6:	22a0      	movs	r2, #160	@ 0xa0
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 80037c8:	930d      	str	r3, [sp, #52]	@ 0x34
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80037ca:	3b17      	subs	r3, #23
 80037cc:	9312      	str	r3, [sp, #72]	@ 0x48
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80037ce:	9313      	str	r3, [sp, #76]	@ 0x4c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80037d0:	2300      	movs	r3, #0
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80037d2:	0212      	lsls	r2, r2, #8
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80037d4:	9314      	str	r3, [sp, #80]	@ 0x50
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80037d6:	9215      	str	r2, [sp, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80037d8:	9316      	str	r3, [sp, #88]	@ 0x58
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80037da:	f001 fd45 	bl	8005268 <HAL_RCC_OscConfig>
 80037de:	1e01      	subs	r1, r0, #0
 80037e0:	d001      	beq.n	80037e6 <SystemClock_Config+0x56>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80037e2:	b672      	cpsid	i
 */
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80037e4:	e7fe      	b.n	80037e4 <SystemClock_Config+0x54>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80037e6:	230f      	movs	r3, #15
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80037e8:	9002      	str	r0, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80037ea:	9003      	str	r0, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80037ec:	9004      	str	r0, [sp, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80037ee:	9005      	str	r0, [sp, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80037f0:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80037f2:	9301      	str	r3, [sp, #4]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80037f4:	f001 ff7e 	bl	80056f4 <HAL_RCC_ClockConfig>
 80037f8:	2800      	cmp	r0, #0
 80037fa:	d001      	beq.n	8003800 <SystemClock_Config+0x70>
 80037fc:	b672      	cpsid	i
	while (1) {
 80037fe:	e7fe      	b.n	80037fe <SystemClock_Config+0x6e>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8003800:	2380      	movs	r3, #128	@ 0x80
 8003802:	9306      	str	r3, [sp, #24]
	PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 8003804:	2380      	movs	r3, #128	@ 0x80
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8003806:	a806      	add	r0, sp, #24
	PeriphClkInit.LptimClockSelection = RCC_LPTIM1CLKSOURCE_LSI;
 8003808:	02db      	lsls	r3, r3, #11
 800380a:	930c      	str	r3, [sp, #48]	@ 0x30
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800380c:	f002 f870 	bl	80058f0 <HAL_RCCEx_PeriphCLKConfig>
 8003810:	2800      	cmp	r0, #0
 8003812:	d001      	beq.n	8003818 <SystemClock_Config+0x88>
 8003814:	b672      	cpsid	i
	while (1) {
 8003816:	e7fe      	b.n	8003816 <SystemClock_Config+0x86>
}
 8003818:	b01b      	add	sp, #108	@ 0x6c
 800381a:	bd00      	pop	{pc}
 800381c:	40007000 	.word	0x40007000
 8003820:	ffffe7ff 	.word	0xffffe7ff

08003824 <HSI_Enable>:
	__HAL_RCC_HSI_ENABLE();
 8003824:	2201      	movs	r2, #1
 8003826:	4b04      	ldr	r3, [pc, #16]	@ (8003838 <HSI_Enable+0x14>)
 8003828:	6819      	ldr	r1, [r3, #0]
 800382a:	430a      	orrs	r2, r1
 800382c:	601a      	str	r2, [r3, #0]
	while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800382e:	2204      	movs	r2, #4
 8003830:	6819      	ldr	r1, [r3, #0]
 8003832:	4211      	tst	r1, r2
 8003834:	d0fc      	beq.n	8003830 <HSI_Enable+0xc>
}
 8003836:	4770      	bx	lr
 8003838:	40021000 	.word	0x40021000

0800383c <HSI_Disable>:
	__HAL_RCC_HSI_DISABLE();
 800383c:	2101      	movs	r1, #1
 800383e:	4b04      	ldr	r3, [pc, #16]	@ (8003850 <HSI_Disable+0x14>)
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	438a      	bics	r2, r1
 8003844:	601a      	str	r2, [r3, #0]
	while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8003846:	2204      	movs	r2, #4
 8003848:	6819      	ldr	r1, [r3, #0]
 800384a:	4211      	tst	r1, r2
 800384c:	d1fc      	bne.n	8003848 <HSI_Disable+0xc>
}
 800384e:	4770      	bx	lr
 8003850:	40021000 	.word	0x40021000

08003854 <Jumpers_SetModePinsToAnalog>:
void Jumpers_SetModePinsToAnalog(void) {
 8003854:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003856:	220c      	movs	r2, #12
 8003858:	2100      	movs	r1, #0
 800385a:	a803      	add	r0, sp, #12
 800385c:	f002 fbfa 	bl	8006054 <memset>
	GPIO_InitStruct.Pin = TP_1_Pin | TP_2_Pin | TP_3_Pin;
 8003860:	2338      	movs	r3, #56	@ 0x38
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003862:	20a0      	movs	r0, #160	@ 0xa0
	GPIO_InitStruct.Pin = TP_1_Pin | TP_2_Pin | TP_3_Pin;
 8003864:	9301      	str	r3, [sp, #4]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003866:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003868:	3b35      	subs	r3, #53	@ 0x35
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386a:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800386c:	9302      	str	r3, [sp, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386e:	f001 f9ef 	bl	8004c50 <HAL_GPIO_Init>
}
 8003872:	b007      	add	sp, #28
 8003874:	bd00      	pop	{pc}
	...

08003878 <Jumpers_SetFrequencyPinsToAnalog>:
void Jumpers_SetFrequencyPinsToAnalog(void) {
 8003878:	b510      	push	{r4, lr}
 800387a:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800387c:	220c      	movs	r2, #12
 800387e:	2100      	movs	r1, #0
 8003880:	a803      	add	r0, sp, #12
 8003882:	f002 fbe7 	bl	8006054 <memset>
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003886:	2403      	movs	r4, #3
	GPIO_InitStruct.Pin = Fset1_Pin | Fset2_Pin | Fset3_Pin | Fset4_Pin;
 8003888:	2378      	movs	r3, #120	@ 0x78
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800388a:	a901      	add	r1, sp, #4
 800388c:	4808      	ldr	r0, [pc, #32]	@ (80038b0 <Jumpers_SetFrequencyPinsToAnalog+0x38>)
	GPIO_InitStruct.Pin = Fset1_Pin | Fset2_Pin | Fset3_Pin | Fset4_Pin;
 800388e:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003890:	9402      	str	r4, [sp, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003892:	f001 f9dd 	bl	8004c50 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = Fset5_Pin;
 8003896:	2380      	movs	r3, #128	@ 0x80
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003898:	20a0      	movs	r0, #160	@ 0xa0
	GPIO_InitStruct.Pin = Fset5_Pin;
 800389a:	021b      	lsls	r3, r3, #8
 800389c:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389e:	2300      	movs	r3, #0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a0:	a901      	add	r1, sp, #4
 80038a2:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038a4:	9402      	str	r4, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a6:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038a8:	f001 f9d2 	bl	8004c50 <HAL_GPIO_Init>
}
 80038ac:	b006      	add	sp, #24
 80038ae:	bd10      	pop	{r4, pc}
 80038b0:	50000400 	.word	0x50000400

080038b4 <Jumpers_SetPwmPinsToAnalog>:
void Jumpers_SetPwmPinsToAnalog(void) {
 80038b4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80038b6:	220c      	movs	r2, #12
 80038b8:	2100      	movs	r1, #0
 80038ba:	a803      	add	r0, sp, #12
 80038bc:	f002 fbca 	bl	8006054 <memset>
	GPIO_InitStruct.Pin = JPWM_1_Pin | JPWM_2_Pin | JPWM_3_Pin;
 80038c0:	23e0      	movs	r3, #224	@ 0xe0
 80038c2:	021b      	lsls	r3, r3, #8
 80038c4:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038c6:	2303      	movs	r3, #3
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038c8:	4803      	ldr	r0, [pc, #12]	@ (80038d8 <Jumpers_SetPwmPinsToAnalog+0x24>)
 80038ca:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038cc:	9302      	str	r3, [sp, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038ce:	f001 f9bf 	bl	8004c50 <HAL_GPIO_Init>
}
 80038d2:	b007      	add	sp, #28
 80038d4:	bd00      	pop	{pc}
 80038d6:	46c0      	nop			@ (mov r8, r8)
 80038d8:	50000400 	.word	0x50000400

080038dc <Jumpers_SetEdgePinsToAnalog>:
void Jumpers_SetEdgePinsToAnalog(void) {
 80038dc:	b510      	push	{r4, lr}
 80038de:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80038e0:	220c      	movs	r2, #12
 80038e2:	2100      	movs	r1, #0
 80038e4:	a803      	add	r0, sp, #12
 80038e6:	f002 fbb5 	bl	8006054 <memset>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038ea:	20a0      	movs	r0, #160	@ 0xa0
	GPIO_InitStruct.Pin = JEdge_2_Pin | JEdge_3_Pin;
 80038ec:	23c0      	movs	r3, #192	@ 0xc0
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038ee:	2403      	movs	r4, #3
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038f0:	a901      	add	r1, sp, #4
 80038f2:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = JEdge_2_Pin | JEdge_3_Pin;
 80038f4:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80038f6:	9402      	str	r4, [sp, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038f8:	f001 f9aa 	bl	8004c50 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = JEdge_1_Pin;
 80038fc:	2301      	movs	r3, #1
 80038fe:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003900:	2300      	movs	r3, #0
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003902:	4804      	ldr	r0, [pc, #16]	@ (8003914 <Jumpers_SetEdgePinsToAnalog+0x38>)
 8003904:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003906:	9402      	str	r4, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003908:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800390a:	f001 f9a1 	bl	8004c50 <HAL_GPIO_Init>
}
 800390e:	b006      	add	sp, #24
 8003910:	bd10      	pop	{r4, pc}
 8003912:	46c0      	nop			@ (mov r8, r8)
 8003914:	50000400 	.word	0x50000400

08003918 <RouteOutputToLPTIM>:
void RouteOutputToLPTIM(void) {
 8003918:	b530      	push	{r4, r5, lr}
 800391a:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800391c:	2214      	movs	r2, #20
 800391e:	2100      	movs	r1, #0
 8003920:	a801      	add	r0, sp, #4
 8003922:	f002 fb97 	bl	8006054 <memset>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8003926:	2108      	movs	r1, #8
 8003928:	480c      	ldr	r0, [pc, #48]	@ (800395c <RouteOutputToLPTIM+0x44>)
 800392a:	f002 fa4b 	bl	8005dc4 <HAL_TIM_PWM_Stop>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800392e:	20a0      	movs	r0, #160	@ 0xa0
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003930:	2400      	movs	r4, #0
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003932:	2504      	movs	r5, #4
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003934:	2303      	movs	r3, #3
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003936:	a901      	add	r1, sp, #4
 8003938:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800393a:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 800393c:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393e:	9403      	str	r4, [sp, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003940:	f001 f986 	bl	8004c50 <HAL_GPIO_Init>
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003944:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003946:	4806      	ldr	r0, [pc, #24]	@ (8003960 <RouteOutputToLPTIM+0x48>)
 8003948:	a901      	add	r1, sp, #4
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 800394a:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800394c:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800394e:	9403      	str	r4, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003950:	9404      	str	r4, [sp, #16]
	GPIO_InitStruct.Alternate = GPIO_AF2_LPTIM1;
 8003952:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003954:	f001 f97c 	bl	8004c50 <HAL_GPIO_Init>
}
 8003958:	b007      	add	sp, #28
 800395a:	bd30      	pop	{r4, r5, pc}
 800395c:	2000013c 	.word	0x2000013c
 8003960:	50000400 	.word	0x50000400

08003964 <RouteOutputToTIM2>:
void RouteOutputToTIM2(void) {
 8003964:	b530      	push	{r4, r5, lr}
 8003966:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003968:	2214      	movs	r2, #20
 800396a:	2100      	movs	r1, #0
 800396c:	a801      	add	r0, sp, #4
 800396e:	f002 fb71 	bl	8006054 <memset>
	HAL_LPTIM_PWM_Stop(&hlptim1);
 8003972:	480d      	ldr	r0, [pc, #52]	@ (80039a8 <RouteOutputToTIM2+0x44>)
 8003974:	f001 fbb2 	bl	80050dc <HAL_LPTIM_PWM_Stop>
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003978:	2400      	movs	r4, #0
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 800397a:	2504      	movs	r5, #4
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800397c:	2303      	movs	r3, #3
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800397e:	a901      	add	r1, sp, #4
 8003980:	480a      	ldr	r0, [pc, #40]	@ (80039ac <RouteOutputToTIM2+0x48>)
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003982:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003984:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003986:	9403      	str	r4, [sp, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003988:	f001 f962 	bl	8004c50 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800398c:	20a0      	movs	r0, #160	@ 0xa0
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800398e:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003990:	a901      	add	r1, sp, #4
 8003992:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003994:	9501      	str	r5, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003996:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003998:	9403      	str	r4, [sp, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800399a:	9404      	str	r4, [sp, #16]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800399c:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800399e:	f001 f957 	bl	8004c50 <HAL_GPIO_Init>
}
 80039a2:	b007      	add	sp, #28
 80039a4:	bd30      	pop	{r4, r5, pc}
 80039a6:	46c0      	nop			@ (mov r8, r8)
 80039a8:	20000084 	.word	0x20000084
 80039ac:	50000400 	.word	0x50000400

080039b0 <EnterSleepMode>:
void EnterSleepMode(void) {
 80039b0:	b510      	push	{r4, lr}
	HAL_SuspendTick();
 80039b2:	f000 fd3b 	bl	800442c <HAL_SuspendTick>
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80039b6:	2101      	movs	r1, #1
 80039b8:	2000      	movs	r0, #0
 80039ba:	f001 fb9f 	bl	80050fc <HAL_PWR_EnterSLEEPMode>
	HAL_ResumeTick();
 80039be:	f000 fd3d 	bl	800443c <HAL_ResumeTick>
}
 80039c2:	bd10      	pop	{r4, pc}

080039c4 <EnterStopMode>:
void EnterStopMode(void) {
 80039c4:	b510      	push	{r4, lr}
	HAL_SuspendTick();
 80039c6:	f000 fd31 	bl	800442c <HAL_SuspendTick>
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80039ca:	2101      	movs	r1, #1
 80039cc:	0008      	movs	r0, r1
 80039ce:	f001 fbcd 	bl	800516c <HAL_PWR_EnterSTOPMode>
	SystemClock_Config();
 80039d2:	f7ff fedd 	bl	8003790 <SystemClock_Config>
	HAL_ResumeTick();
 80039d6:	f000 fd31 	bl	800443c <HAL_ResumeTick>
}
 80039da:	bd10      	pop	{r4, pc}

080039dc <Edge_SetOutputSlew>:
void Edge_SetOutputSlew(EdgeOutput_t output, EdgeSlew_t slew) {
 80039dc:	b530      	push	{r4, r5, lr}
 80039de:	b087      	sub	sp, #28
 80039e0:	0005      	movs	r5, r0
 80039e2:	000c      	movs	r4, r1
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80039e4:	2208      	movs	r2, #8
 80039e6:	2100      	movs	r1, #0
 80039e8:	a803      	add	r0, sp, #12
 80039ea:	f002 fb33 	bl	8006054 <memset>
	switch (output) {
 80039ee:	2d00      	cmp	r5, #0
 80039f0:	d013      	beq.n	8003a1a <Edge_SetOutputSlew+0x3e>
 80039f2:	2d01      	cmp	r5, #1
 80039f4:	d10f      	bne.n	8003a16 <Edge_SetOutputSlew+0x3a>
 80039f6:	480a      	ldr	r0, [pc, #40]	@ (8003a20 <Edge_SetOutputSlew+0x44>)
	GPIO_InitStruct.Pin = pin;
 80039f8:	2304      	movs	r3, #4
 80039fa:	9301      	str	r3, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039fc:	3b02      	subs	r3, #2
 80039fe:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Alternate = alternate;
 8003a00:	9305      	str	r3, [sp, #20]
	switch (slew) {
 8003a02:	429c      	cmp	r4, r3
 8003a04:	d003      	beq.n	8003a0e <Edge_SetOutputSlew+0x32>
 8003a06:	2c03      	cmp	r4, #3
 8003a08:	d001      	beq.n	8003a0e <Edge_SetOutputSlew+0x32>
 8003a0a:	2c01      	cmp	r4, #1
 8003a0c:	d100      	bne.n	8003a10 <Edge_SetOutputSlew+0x34>
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a0e:	9404      	str	r4, [sp, #16]
	HAL_GPIO_Init(port, &GPIO_InitStruct);
 8003a10:	a901      	add	r1, sp, #4
 8003a12:	f001 f91d 	bl	8004c50 <HAL_GPIO_Init>
}
 8003a16:	b007      	add	sp, #28
 8003a18:	bd30      	pop	{r4, r5, pc}
		port = GPIOA;
 8003a1a:	20a0      	movs	r0, #160	@ 0xa0
 8003a1c:	05c0      	lsls	r0, r0, #23
 8003a1e:	e7eb      	b.n	80039f8 <Edge_SetOutputSlew+0x1c>
 8003a20:	50000400 	.word	0x50000400

08003a24 <PwmBox_ReadJumpers>:
	b0 = (HAL_GPIO_ReadPin(TP_3_GPIO_Port, TP_3_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003a24:	20a0      	movs	r0, #160	@ 0xa0
PwmBoxJumpers_t PwmBox_ReadJumpers(void) {
 8003a26:	b5f0      	push	{r4, r5, r6, r7, lr}
	b0 = (HAL_GPIO_ReadPin(TP_3_GPIO_Port, TP_3_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003a28:	2120      	movs	r1, #32
PwmBoxJumpers_t PwmBox_ReadJumpers(void) {
 8003a2a:	b085      	sub	sp, #20
	b0 = (HAL_GPIO_ReadPin(TP_3_GPIO_Port, TP_3_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003a2c:	05c0      	lsls	r0, r0, #23
 8003a2e:	f001 fa3d 	bl	8004eac <HAL_GPIO_ReadPin>
 8003a32:	0004      	movs	r4, r0
	b1 = (HAL_GPIO_ReadPin(TP_2_GPIO_Port, TP_2_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003a34:	20a0      	movs	r0, #160	@ 0xa0
 8003a36:	2110      	movs	r1, #16
 8003a38:	05c0      	lsls	r0, r0, #23
 8003a3a:	f001 fa37 	bl	8004eac <HAL_GPIO_ReadPin>
 8003a3e:	0005      	movs	r5, r0
	b2 = (HAL_GPIO_ReadPin(TP_1_GPIO_Port, TP_1_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003a40:	20a0      	movs	r0, #160	@ 0xa0
 8003a42:	2108      	movs	r1, #8
 8003a44:	05c0      	lsls	r0, r0, #23
 8003a46:	f001 fa31 	bl	8004eac <HAL_GPIO_ReadPin>
	b1 = (HAL_GPIO_ReadPin(TP_2_GPIO_Port, TP_2_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003a4a:	426a      	negs	r2, r5
 8003a4c:	4155      	adcs	r5, r2
	b2 = (HAL_GPIO_ReadPin(TP_1_GPIO_Port, TP_1_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003a4e:	4243      	negs	r3, r0
 8003a50:	4143      	adcs	r3, r0
	b0 = (HAL_GPIO_ReadPin(Fset5_GPIO_Port, Fset5_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a52:	2180      	movs	r1, #128	@ 0x80
 8003a54:	20a0      	movs	r0, #160	@ 0xa0
	b0 = (HAL_GPIO_ReadPin(TP_3_GPIO_Port, TP_3_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003a56:	4262      	negs	r2, r4
 8003a58:	4154      	adcs	r4, r2
	cfg.mode = (uint8_t) ((b2 << 2) | (b1 << 1) | b0);
 8003a5a:	006d      	lsls	r5, r5, #1
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	432b      	orrs	r3, r5
	b0 = (HAL_GPIO_ReadPin(Fset5_GPIO_Port, Fset5_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a60:	0209      	lsls	r1, r1, #8
 8003a62:	05c0      	lsls	r0, r0, #23
	cfg.mode = (uint8_t) ((b2 << 2) | (b1 << 1) | b0);
 8003a64:	431c      	orrs	r4, r3
	b0 = (HAL_GPIO_ReadPin(Fset5_GPIO_Port, Fset5_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a66:	f001 fa21 	bl	8004eac <HAL_GPIO_ReadPin>
	b1 = (HAL_GPIO_ReadPin(Fset4_GPIO_Port, Fset4_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a6a:	2108      	movs	r1, #8
	b0 = (HAL_GPIO_ReadPin(Fset5_GPIO_Port, Fset5_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a6c:	0006      	movs	r6, r0
	b1 = (HAL_GPIO_ReadPin(Fset4_GPIO_Port, Fset4_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a6e:	4837      	ldr	r0, [pc, #220]	@ (8003b4c <PwmBox_ReadJumpers+0x128>)
 8003a70:	f001 fa1c 	bl	8004eac <HAL_GPIO_ReadPin>
	b2 = (HAL_GPIO_ReadPin(Fset3_GPIO_Port, Fset3_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a74:	2110      	movs	r1, #16
	b1 = (HAL_GPIO_ReadPin(Fset4_GPIO_Port, Fset4_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a76:	0005      	movs	r5, r0
	b2 = (HAL_GPIO_ReadPin(Fset3_GPIO_Port, Fset3_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a78:	4834      	ldr	r0, [pc, #208]	@ (8003b4c <PwmBox_ReadJumpers+0x128>)
 8003a7a:	f001 fa17 	bl	8004eac <HAL_GPIO_ReadPin>
	b3 = (HAL_GPIO_ReadPin(Fset2_GPIO_Port, Fset2_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a7e:	2120      	movs	r1, #32
	b2 = (HAL_GPIO_ReadPin(Fset3_GPIO_Port, Fset3_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a80:	0007      	movs	r7, r0
	b3 = (HAL_GPIO_ReadPin(Fset2_GPIO_Port, Fset2_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a82:	4832      	ldr	r0, [pc, #200]	@ (8003b4c <PwmBox_ReadJumpers+0x128>)
 8003a84:	f001 fa12 	bl	8004eac <HAL_GPIO_ReadPin>
	b2 = (HAL_GPIO_ReadPin(Fset3_GPIO_Port, Fset3_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a88:	427a      	negs	r2, r7
 8003a8a:	4157      	adcs	r7, r2
	b3 = (HAL_GPIO_ReadPin(Fset2_GPIO_Port, Fset2_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a8c:	4243      	negs	r3, r0
 8003a8e:	4158      	adcs	r0, r3
	b1 = (HAL_GPIO_ReadPin(Fset4_GPIO_Port, Fset4_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a90:	426a      	negs	r2, r5
 8003a92:	4155      	adcs	r5, r2
	b0 = (HAL_GPIO_ReadPin(JPWM_1_GPIO_Port, JPWM_1_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003a94:	2180      	movs	r1, #128	@ 0x80
	b0 = (HAL_GPIO_ReadPin(Fset5_GPIO_Port, Fset5_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003a96:	4272      	negs	r2, r6
 8003a98:	4156      	adcs	r6, r2
	cfg.freq_idx = (uint8_t) ((b3 << 3) | (b2 << 2) | (b1 << 1) | b0);
 8003a9a:	00c3      	lsls	r3, r0, #3
 8003a9c:	00bf      	lsls	r7, r7, #2
 8003a9e:	433b      	orrs	r3, r7
 8003aa0:	006d      	lsls	r5, r5, #1
 8003aa2:	432b      	orrs	r3, r5
	b0 = (HAL_GPIO_ReadPin(JPWM_1_GPIO_Port, JPWM_1_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003aa4:	0209      	lsls	r1, r1, #8
 8003aa6:	4829      	ldr	r0, [pc, #164]	@ (8003b4c <PwmBox_ReadJumpers+0x128>)
	cfg.freq_idx = (uint8_t) ((b3 << 3) | (b2 << 2) | (b1 << 1) | b0);
 8003aa8:	431e      	orrs	r6, r3
	b0 = (HAL_GPIO_ReadPin(JPWM_1_GPIO_Port, JPWM_1_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003aaa:	f001 f9ff 	bl	8004eac <HAL_GPIO_ReadPin>
	b1 = (HAL_GPIO_ReadPin(JPWM_2_GPIO_Port, JPWM_2_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003aae:	2180      	movs	r1, #128	@ 0x80
	b0 = (HAL_GPIO_ReadPin(JPWM_1_GPIO_Port, JPWM_1_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003ab0:	0005      	movs	r5, r0
	b1 = (HAL_GPIO_ReadPin(JPWM_2_GPIO_Port, JPWM_2_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003ab2:	01c9      	lsls	r1, r1, #7
 8003ab4:	4825      	ldr	r0, [pc, #148]	@ (8003b4c <PwmBox_ReadJumpers+0x128>)
 8003ab6:	f001 f9f9 	bl	8004eac <HAL_GPIO_ReadPin>
	b2 = (HAL_GPIO_ReadPin(JPWM_3_GPIO_Port, JPWM_3_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003aba:	2180      	movs	r1, #128	@ 0x80
	b1 = (HAL_GPIO_ReadPin(JPWM_2_GPIO_Port, JPWM_2_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003abc:	0007      	movs	r7, r0
	b2 = (HAL_GPIO_ReadPin(JPWM_3_GPIO_Port, JPWM_3_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003abe:	0189      	lsls	r1, r1, #6
 8003ac0:	4822      	ldr	r0, [pc, #136]	@ (8003b4c <PwmBox_ReadJumpers+0x128>)
 8003ac2:	f001 f9f3 	bl	8004eac <HAL_GPIO_ReadPin>
	b1 = (HAL_GPIO_ReadPin(JPWM_2_GPIO_Port, JPWM_2_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003ac6:	427a      	negs	r2, r7
 8003ac8:	4157      	adcs	r7, r2
	b2 = (HAL_GPIO_ReadPin(JPWM_3_GPIO_Port, JPWM_3_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003aca:	4243      	negs	r3, r0
 8003acc:	4158      	adcs	r0, r3
	b0 = (HAL_GPIO_ReadPin(JPWM_1_GPIO_Port, JPWM_1_Pin) == GPIO_PIN_RESET) ? 1u : 0u;
 8003ace:	426a      	negs	r2, r5
 8003ad0:	4155      	adcs	r5, r2
	cfg.duty_idx = (uint8_t) ((b2 << 2) | (b1 << 1) | b0);
 8003ad2:	0083      	lsls	r3, r0, #2
 8003ad4:	007f      	lsls	r7, r7, #1
 8003ad6:	433b      	orrs	r3, r7
 8003ad8:	431d      	orrs	r5, r3
	b0 = (HAL_GPIO_ReadPin(JEdge_1_GPIO_Port, JEdge_1_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003ada:	2101      	movs	r1, #1
 8003adc:	481b      	ldr	r0, [pc, #108]	@ (8003b4c <PwmBox_ReadJumpers+0x128>)
	cfg.duty_idx = (uint8_t) ((b2 << 2) | (b1 << 1) | b0);
 8003ade:	9501      	str	r5, [sp, #4]
	b0 = (HAL_GPIO_ReadPin(JEdge_1_GPIO_Port, JEdge_1_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003ae0:	f001 f9e4 	bl	8004eac <HAL_GPIO_ReadPin>
 8003ae4:	0005      	movs	r5, r0
	b1 = (HAL_GPIO_ReadPin(JEdge_2_GPIO_Port, JEdge_2_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003ae6:	20a0      	movs	r0, #160	@ 0xa0
 8003ae8:	2180      	movs	r1, #128	@ 0x80
 8003aea:	05c0      	lsls	r0, r0, #23
 8003aec:	f001 f9de 	bl	8004eac <HAL_GPIO_ReadPin>
 8003af0:	0007      	movs	r7, r0
	b2 = (HAL_GPIO_ReadPin(JEdge_3_GPIO_Port, JEdge_3_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003af2:	20a0      	movs	r0, #160	@ 0xa0
 8003af4:	2140      	movs	r1, #64	@ 0x40
 8003af6:	05c0      	lsls	r0, r0, #23
 8003af8:	f001 f9d8 	bl	8004eac <HAL_GPIO_ReadPin>
	b1 = (HAL_GPIO_ReadPin(JEdge_2_GPIO_Port, JEdge_2_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003afc:	427b      	negs	r3, r7
 8003afe:	415f      	adcs	r7, r3
	b2 = (HAL_GPIO_ReadPin(JEdge_3_GPIO_Port, JEdge_3_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003b00:	4243      	negs	r3, r0
 8003b02:	4158      	adcs	r0, r3
	b0 = (HAL_GPIO_ReadPin(JEdge_1_GPIO_Port, JEdge_1_Pin) == GPIO_PIN_RESET) ?	1u : 0u;
 8003b04:	426b      	negs	r3, r5
 8003b06:	415d      	adcs	r5, r3
	code = (uint8_t) ((b2 << 2) | (b1 << 1) | b0);
 8003b08:	007f      	lsls	r7, r7, #1
 8003b0a:	0080      	lsls	r0, r0, #2
 8003b0c:	4338      	orrs	r0, r7
 8003b0e:	4305      	orrs	r5, r0
 8003b10:	3d01      	subs	r5, #1
 8003b12:	b2ed      	uxtb	r5, r5
 8003b14:	2700      	movs	r7, #0
 8003b16:	2d03      	cmp	r5, #3
 8003b18:	d801      	bhi.n	8003b1e <PwmBox_ReadJumpers+0xfa>
 8003b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b50 <PwmBox_ReadJumpers+0x12c>)
 8003b1c:	5d5f      	ldrb	r7, [r3, r5]
	Jumpers_SetModePinsToAnalog();
 8003b1e:	f7ff fe99 	bl	8003854 <Jumpers_SetModePinsToAnalog>
	Jumpers_SetFrequencyPinsToAnalog();
 8003b22:	f7ff fea9 	bl	8003878 <Jumpers_SetFrequencyPinsToAnalog>
	Jumpers_SetPwmPinsToAnalog();
 8003b26:	f7ff fec5 	bl	80038b4 <Jumpers_SetPwmPinsToAnalog>
	Jumpers_SetEdgePinsToAnalog();
 8003b2a:	f7ff fed7 	bl	80038dc <Jumpers_SetEdgePinsToAnalog>
	return cfg;
 8003b2e:	23ff      	movs	r3, #255	@ 0xff
 8003b30:	0020      	movs	r0, r4
 8003b32:	9a01      	ldr	r2, [sp, #4]
 8003b34:	401e      	ands	r6, r3
 8003b36:	4018      	ands	r0, r3
 8003b38:	0236      	lsls	r6, r6, #8
 8003b3a:	401a      	ands	r2, r3
 8003b3c:	0413      	lsls	r3, r2, #16
 8003b3e:	4330      	orrs	r0, r6
 8003b40:	063f      	lsls	r7, r7, #24
 8003b42:	4318      	orrs	r0, r3
 8003b44:	4338      	orrs	r0, r7
}
 8003b46:	b005      	add	sp, #20
 8003b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b4a:	46c0      	nop			@ (mov r8, r8)
 8003b4c:	50000400 	.word	0x50000400
 8003b50:	08006180 	.word	0x08006180

08003b54 <main>:
int main(void) {
 8003b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b56:	b08d      	sub	sp, #52	@ 0x34
	HAL_Init();
 8003b58:	f000 fc30 	bl	80043bc <HAL_Init>
	SystemClock_Config();
 8003b5c:	f7ff fe18 	bl	8003790 <SystemClock_Config>
	MX_GPIO_Init();
 8003b60:	f7ff fce6 	bl	8003530 <MX_GPIO_Init>
	MX_DMA_Init();
 8003b64:	f7ff fcd6 	bl	8003514 <MX_DMA_Init>
	MX_LPTIM1_Init();
 8003b68:	f7ff fd16 	bl	8003598 <MX_LPTIM1_Init>
	MX_TIM2_Init();
 8003b6c:	f000 fb96 	bl	800429c <MX_TIM2_Init>
	PwmBoxJumpers_t cfg = PwmBox_ReadJumpers();
 8003b70:	f7ff ff58 	bl	8003a24 <PwmBox_ReadJumpers>
 8003b74:	0a01      	lsrs	r1, r0, #8
 8003b76:	0c03      	lsrs	r3, r0, #16
 8003b78:	9009      	str	r0, [sp, #36]	@ 0x24
 8003b7a:	0e04      	lsrs	r4, r0, #24
	switch (cfg->mode) {
 8003b7c:	b2c0      	uxtb	r0, r0
	PwmBoxJumpers_t cfg = PwmBox_ReadJumpers();
 8003b7e:	b2c9      	uxtb	r1, r1
 8003b80:	b2db      	uxtb	r3, r3
	switch (cfg->mode) {
 8003b82:	2805      	cmp	r0, #5
 8003b84:	d876      	bhi.n	8003c74 <main+0x120>
 8003b86:	4dcd      	ldr	r5, [pc, #820]	@ (8003ebc <main+0x368>)
 8003b88:	4acd      	ldr	r2, [pc, #820]	@ (8003ec0 <main+0x36c>)
 8003b8a:	f7fc fabd 	bl	8000108 <__gnu_thumb1_case_uhi>
 8003b8e:	0006      	.short	0x0006
 8003b90:	00f4007c 	.word	0x00f4007c
 8003b94:	01af0115 	.word	0x01af0115
 8003b98:	0236      	.short	0x0236
	if (idx >= (uint8_t) (sizeof(s_freq_table) / sizeof(s_freq_table[0]))) {
 8003b9a:	1c08      	adds	r0, r1, #0
 8003b9c:	290f      	cmp	r1, #15
 8003b9e:	d900      	bls.n	8003ba2 <main+0x4e>
 8003ba0:	200f      	movs	r0, #15
	return s_freq_table[idx];
 8003ba2:	b2c0      	uxtb	r0, r0
 8003ba4:	0080      	lsls	r0, r0, #2
 8003ba6:	5829      	ldr	r1, [r5, r0]
 8003ba8:	9101      	str	r1, [sp, #4]
	if (idx >= (uint8_t) (sizeof(s_duty_table) / sizeof(s_duty_table[0]))) {
 8003baa:	2b07      	cmp	r3, #7
 8003bac:	d900      	bls.n	8003bb0 <main+0x5c>
		idx = 3u; // bezpieczne 50proc
 8003bae:	2303      	movs	r3, #3
	for (int i = 0; i < 8; ++i) {
 8003bb0:	2600      	movs	r6, #0
	return s_duty_table[idx];
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	58d3      	ldr	r3, [r2, r3]
 8003bb6:	9302      	str	r3, [sp, #8]
		float ticks_f = (float) lptim_clk / (freq_hz * (float) presc_values[i]);
 8003bb8:	4bc2      	ldr	r3, [pc, #776]	@ (8003ec4 <main+0x370>)
 8003bba:	9303      	str	r3, [sp, #12]
 8003bbc:	9b03      	ldr	r3, [sp, #12]
 8003bbe:	00b7      	lsls	r7, r6, #2
 8003bc0:	59d8      	ldr	r0, [r3, r7]
 8003bc2:	f7fd fc6d 	bl	80014a0 <__aeabi_ui2f>
 8003bc6:	9901      	ldr	r1, [sp, #4]
 8003bc8:	f7fd f88c 	bl	8000ce4 <__aeabi_fmul>
 8003bcc:	1c01      	adds	r1, r0, #0
 8003bce:	48be      	ldr	r0, [pc, #760]	@ (8003ec8 <main+0x374>)
 8003bd0:	f7fc feba 	bl	8000948 <__aeabi_fdiv>
		if (ticks_f >= 1.0f && ticks_f <= 65536.0f) {
 8003bd4:	21fe      	movs	r1, #254	@ 0xfe
 8003bd6:	0589      	lsls	r1, r1, #22
		float ticks_f = (float) lptim_clk / (freq_hz * (float) presc_values[i]);
 8003bd8:	1c05      	adds	r5, r0, #0
		if (ticks_f >= 1.0f && ticks_f <= 65536.0f) {
 8003bda:	f7fc fc83 	bl	80004e4 <__aeabi_fcmpge>
 8003bde:	2800      	cmp	r0, #0
 8003be0:	d027      	beq.n	8003c32 <main+0xde>
 8003be2:	218f      	movs	r1, #143	@ 0x8f
 8003be4:	1c28      	adds	r0, r5, #0
 8003be6:	05c9      	lsls	r1, r1, #23
 8003be8:	f7fc fc68 	bl	80004bc <__aeabi_fcmple>
 8003bec:	2800      	cmp	r0, #0
 8003bee:	d020      	beq.n	8003c32 <main+0xde>
			uint32_t ticks = (uint32_t) (ticks_f + 0.5f);
 8003bf0:	21fc      	movs	r1, #252	@ 0xfc
 8003bf2:	1c28      	adds	r0, r5, #0
 8003bf4:	0589      	lsls	r1, r1, #22
 8003bf6:	f7fc fcb5 	bl	8000564 <__aeabi_fadd>
 8003bfa:	f7fc fc7d 	bl	80004f8 <__aeabi_f2uiz>
 8003bfe:	1e05      	subs	r5, r0, #0
			period = ticks - 1u;     // ARR = ticks - 1
 8003c00:	d100      	bne.n	8003c04 <main+0xb0>
 8003c02:	3501      	adds	r5, #1
			presc_bits = presc_cfg[i];  // preskaler dla LPTIM
 8003c04:	4bb1      	ldr	r3, [pc, #708]	@ (8003ecc <main+0x378>)
			period = ticks - 1u;     // ARR = ticks - 1
 8003c06:	3d01      	subs	r5, #1
			presc_bits = presc_cfg[i];  // preskaler dla LPTIM
 8003c08:	59de      	ldr	r6, [r3, r7]
	RouteOutputToLPTIM();
 8003c0a:	f7ff fe85 	bl	8003918 <RouteOutputToLPTIM>
	Edge_SetOutputSlew(EDGE_OUTPUT_LPTIM1_OUT, cfg->edge_slew);
 8003c0e:	0021      	movs	r1, r4
 8003c10:	2001      	movs	r0, #1
 8003c12:	f7ff fee3 	bl	80039dc <Edge_SetOutputSlew>
	HSI_Disable();
 8003c16:	f7ff fe11 	bl	800383c <HSI_Disable>
	__HAL_LPTIM_DISABLE(&hlptim1);
 8003c1a:	4cad      	ldr	r4, [pc, #692]	@ (8003ed0 <main+0x37c>)
 8003c1c:	0020      	movs	r0, r4
 8003c1e:	f001 f9ed 	bl	8004ffc <LPTIM_Disable>
	if (HAL_LPTIM_Init(&hlptim1) != HAL_OK) {
 8003c22:	0020      	movs	r0, r4
	hlptim1.Init.Clock.Prescaler = presc_bits;
 8003c24:	60a6      	str	r6, [r4, #8]
	if (HAL_LPTIM_Init(&hlptim1) != HAL_OK) {
 8003c26:	f001 f965 	bl	8004ef4 <HAL_LPTIM_Init>
 8003c2a:	2800      	cmp	r0, #0
 8003c2c:	d008      	beq.n	8003c40 <main+0xec>
 8003c2e:	b672      	cpsid	i
	while (1) {
 8003c30:	e7fe      	b.n	8003c30 <main+0xdc>
	for (int i = 0; i < 8; ++i) {
 8003c32:	3601      	adds	r6, #1
 8003c34:	2e08      	cmp	r6, #8
 8003c36:	d1c1      	bne.n	8003bbc <main+0x68>
	uint32_t presc_bits = LPTIM_PRESCALER_DIV128;   // domylnie najwolniejszy
 8003c38:	26e0      	movs	r6, #224	@ 0xe0
	uint32_t period = 0xFFFFu;
 8003c3a:	4da6      	ldr	r5, [pc, #664]	@ (8003ed4 <main+0x380>)
	uint32_t presc_bits = LPTIM_PRESCALER_DIV128;   // domylnie najwolniejszy
 8003c3c:	0136      	lsls	r6, r6, #4
 8003c3e:	e7e4      	b.n	8003c0a <main+0xb6>
	uint32_t pulse = (uint32_t) ((float) (period + 1u) * duty + 0.5f);
 8003c40:	1c68      	adds	r0, r5, #1
 8003c42:	f7fd fc2d 	bl	80014a0 <__aeabi_ui2f>
 8003c46:	9902      	ldr	r1, [sp, #8]
 8003c48:	f7fd f84c 	bl	8000ce4 <__aeabi_fmul>
 8003c4c:	21fc      	movs	r1, #252	@ 0xfc
 8003c4e:	0589      	lsls	r1, r1, #22
 8003c50:	f7fc fc88 	bl	8000564 <__aeabi_fadd>
 8003c54:	f7fc fc50 	bl	80004f8 <__aeabi_f2uiz>
 8003c58:	0002      	movs	r2, r0
	if (pulse > period) {
 8003c5a:	42a8      	cmp	r0, r5
 8003c5c:	d900      	bls.n	8003c60 <main+0x10c>
 8003c5e:	002a      	movs	r2, r5
	if (HAL_LPTIM_PWM_Start(&hlptim1, period, pulse) != HAL_OK) {
 8003c60:	0029      	movs	r1, r5
 8003c62:	0020      	movs	r0, r4
 8003c64:	f001 f99e 	bl	8004fa4 <HAL_LPTIM_PWM_Start>
 8003c68:	2800      	cmp	r0, #0
 8003c6a:	d001      	beq.n	8003c70 <main+0x11c>
 8003c6c:	b672      	cpsid	i
	while (1) {
 8003c6e:	e7fe      	b.n	8003c6e <main+0x11a>
	EnterStopMode();
 8003c70:	f7ff fea8 	bl	80039c4 <EnterStopMode>
	Jumpers_SetModePinsToAnalog();
 8003c74:	f7ff fdee 	bl	8003854 <Jumpers_SetModePinsToAnalog>
	Jumpers_SetFrequencyPinsToAnalog();
 8003c78:	f7ff fdfe 	bl	8003878 <Jumpers_SetFrequencyPinsToAnalog>
	Jumpers_SetPwmPinsToAnalog();
 8003c7c:	f7ff fe1a 	bl	80038b4 <Jumpers_SetPwmPinsToAnalog>
	Jumpers_SetEdgePinsToAnalog();
 8003c80:	f7ff fe2c 	bl	80038dc <Jumpers_SetEdgePinsToAnalog>
	while (1) {
 8003c84:	e7fe      	b.n	8003c84 <main+0x130>
	if (idx >= (uint8_t) (sizeof(s_freq_table) / sizeof(s_freq_table[0]))) {
 8003c86:	1c08      	adds	r0, r1, #0
 8003c88:	290f      	cmp	r1, #15
 8003c8a:	d900      	bls.n	8003c8e <main+0x13a>
 8003c8c:	200f      	movs	r0, #15
	return s_freq_table[idx];
 8003c8e:	b2c0      	uxtb	r0, r0
 8003c90:	0080      	lsls	r0, r0, #2
 8003c92:	582f      	ldr	r7, [r5, r0]
	if (idx >= (uint8_t) (sizeof(s_duty_table) / sizeof(s_duty_table[0]))) {
 8003c94:	2b07      	cmp	r3, #7
 8003c96:	d900      	bls.n	8003c9a <main+0x146>
		idx = 3u; // bezpieczne 50proc
 8003c98:	2303      	movs	r3, #3
	return s_duty_table[idx];
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	58d3      	ldr	r3, [r2, r3]
	if (freq_hz <= 0.0f) {
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	1c38      	adds	r0, r7, #0
	return s_duty_table[idx];
 8003ca2:	9301      	str	r3, [sp, #4]
	if (freq_hz <= 0.0f) {
 8003ca4:	f7fc fc0a 	bl	80004bc <__aeabi_fcmple>
 8003ca8:	2800      	cmp	r0, #0
 8003caa:	d001      	beq.n	8003cb0 <main+0x15c>
		freq_hz = 1.0f;
 8003cac:	27fe      	movs	r7, #254	@ 0xfe
 8003cae:	05bf      	lsls	r7, r7, #22
	for (int i = 0; i < 8; ++i) {
 8003cb0:	2600      	movs	r6, #0
		float ticks_f = (float) lptim_clk / (freq_hz * (float) presc_values[i]);
 8003cb2:	4b89      	ldr	r3, [pc, #548]	@ (8003ed8 <main+0x384>)
 8003cb4:	9303      	str	r3, [sp, #12]
 8003cb6:	00b3      	lsls	r3, r6, #2
 8003cb8:	9302      	str	r3, [sp, #8]
 8003cba:	9b03      	ldr	r3, [sp, #12]
 8003cbc:	00b2      	lsls	r2, r6, #2
 8003cbe:	5898      	ldr	r0, [r3, r2]
 8003cc0:	f7fd fbee 	bl	80014a0 <__aeabi_ui2f>
 8003cc4:	1c39      	adds	r1, r7, #0
 8003cc6:	f7fd f80d 	bl	8000ce4 <__aeabi_fmul>
 8003cca:	1c01      	adds	r1, r0, #0
 8003ccc:	487e      	ldr	r0, [pc, #504]	@ (8003ec8 <main+0x374>)
 8003cce:	f7fc fe3b 	bl	8000948 <__aeabi_fdiv>
		if (ticks_f >= 1.0f && ticks_f <= 65536.0f) {
 8003cd2:	21fe      	movs	r1, #254	@ 0xfe
 8003cd4:	0589      	lsls	r1, r1, #22
		float ticks_f = (float) lptim_clk / (freq_hz * (float) presc_values[i]);
 8003cd6:	1c05      	adds	r5, r0, #0
		if (ticks_f >= 1.0f && ticks_f <= 65536.0f) {
 8003cd8:	f7fc fc04 	bl	80004e4 <__aeabi_fcmpge>
 8003cdc:	2800      	cmp	r0, #0
 8003cde:	d028      	beq.n	8003d32 <main+0x1de>
 8003ce0:	218f      	movs	r1, #143	@ 0x8f
 8003ce2:	1c28      	adds	r0, r5, #0
 8003ce4:	05c9      	lsls	r1, r1, #23
 8003ce6:	f7fc fbe9 	bl	80004bc <__aeabi_fcmple>
 8003cea:	2800      	cmp	r0, #0
 8003cec:	d021      	beq.n	8003d32 <main+0x1de>
			uint32_t ticks = (uint32_t) (ticks_f + 0.5f);
 8003cee:	21fc      	movs	r1, #252	@ 0xfc
 8003cf0:	1c28      	adds	r0, r5, #0
 8003cf2:	0589      	lsls	r1, r1, #22
 8003cf4:	f7fc fc36 	bl	8000564 <__aeabi_fadd>
 8003cf8:	f7fc fbfe 	bl	80004f8 <__aeabi_f2uiz>
 8003cfc:	1e05      	subs	r5, r0, #0
			period = ticks - 1u;      // ARR
 8003cfe:	d100      	bne.n	8003d02 <main+0x1ae>
 8003d00:	3501      	adds	r5, #1
			presc_bits = presc_cfg[i];    // preskaler
 8003d02:	4b76      	ldr	r3, [pc, #472]	@ (8003edc <main+0x388>)
 8003d04:	9a02      	ldr	r2, [sp, #8]
			period = ticks - 1u;      // ARR
 8003d06:	3d01      	subs	r5, #1
			presc_bits = presc_cfg[i];    // preskaler
 8003d08:	589e      	ldr	r6, [r3, r2]
	RouteOutputToLPTIM();
 8003d0a:	f7ff fe05 	bl	8003918 <RouteOutputToLPTIM>
	Edge_SetOutputSlew(EDGE_OUTPUT_LPTIM1_OUT, cfg->edge_slew);
 8003d0e:	0021      	movs	r1, r4
 8003d10:	2001      	movs	r0, #1
 8003d12:	f7ff fe63 	bl	80039dc <Edge_SetOutputSlew>
	HSI_Disable();
 8003d16:	f7ff fd91 	bl	800383c <HSI_Disable>
	__HAL_LPTIM_DISABLE(&hlptim1);
 8003d1a:	4c6d      	ldr	r4, [pc, #436]	@ (8003ed0 <main+0x37c>)
 8003d1c:	0020      	movs	r0, r4
 8003d1e:	f001 f96d 	bl	8004ffc <LPTIM_Disable>
	if (HAL_LPTIM_Init(&hlptim1) != HAL_OK) {
 8003d22:	0020      	movs	r0, r4
	hlptim1.Init.Clock.Prescaler = presc_bits;
 8003d24:	60a6      	str	r6, [r4, #8]
	if (HAL_LPTIM_Init(&hlptim1) != HAL_OK) {
 8003d26:	f001 f8e5 	bl	8004ef4 <HAL_LPTIM_Init>
 8003d2a:	2800      	cmp	r0, #0
 8003d2c:	d008      	beq.n	8003d40 <main+0x1ec>
 8003d2e:	b672      	cpsid	i
	while (1) {
 8003d30:	e7fe      	b.n	8003d30 <main+0x1dc>
	for (int i = 0; i < 8; ++i) {
 8003d32:	3601      	adds	r6, #1
 8003d34:	2e08      	cmp	r6, #8
 8003d36:	d1be      	bne.n	8003cb6 <main+0x162>
	uint32_t presc_bits = LPTIM_PRESCALER_DIV128;   // fallback  najwolniejszy
 8003d38:	26e0      	movs	r6, #224	@ 0xe0
	uint32_t period = 0xFFFFu;
 8003d3a:	4d66      	ldr	r5, [pc, #408]	@ (8003ed4 <main+0x380>)
	uint32_t presc_bits = LPTIM_PRESCALER_DIV128;   // fallback  najwolniejszy
 8003d3c:	0136      	lsls	r6, r6, #4
 8003d3e:	e7e4      	b.n	8003d0a <main+0x1b6>
	uint32_t pulse = (uint32_t) ((float) (period + 1u) * duty + 0.5f);
 8003d40:	1c68      	adds	r0, r5, #1
 8003d42:	f7fd fbad 	bl	80014a0 <__aeabi_ui2f>
 8003d46:	9901      	ldr	r1, [sp, #4]
 8003d48:	f7fc ffcc 	bl	8000ce4 <__aeabi_fmul>
 8003d4c:	21fc      	movs	r1, #252	@ 0xfc
 8003d4e:	0589      	lsls	r1, r1, #22
 8003d50:	f7fc fc08 	bl	8000564 <__aeabi_fadd>
 8003d54:	f7fc fbd0 	bl	80004f8 <__aeabi_f2uiz>
 8003d58:	0002      	movs	r2, r0
	if (pulse > period) {
 8003d5a:	42a8      	cmp	r0, r5
 8003d5c:	d900      	bls.n	8003d60 <main+0x20c>
 8003d5e:	002a      	movs	r2, r5
	if (HAL_LPTIM_PWM_Start(&hlptim1, period, pulse) != HAL_OK) {
 8003d60:	0029      	movs	r1, r5
 8003d62:	0020      	movs	r0, r4
 8003d64:	f001 f91e 	bl	8004fa4 <HAL_LPTIM_PWM_Start>
 8003d68:	2800      	cmp	r0, #0
 8003d6a:	d001      	beq.n	8003d70 <main+0x21c>
 8003d6c:	b672      	cpsid	i
	while (1) {
 8003d6e:	e7fe      	b.n	8003d6e <main+0x21a>
	EnterSleepMode();
 8003d70:	f7ff fe1e 	bl	80039b0 <EnterSleepMode>
}
 8003d74:	e77e      	b.n	8003c74 <main+0x120>
	if (idx >= (uint8_t) (sizeof(s_freq_table) / sizeof(s_freq_table[0]))) {
 8003d76:	1c08      	adds	r0, r1, #0
 8003d78:	290f      	cmp	r1, #15
 8003d7a:	d900      	bls.n	8003d7e <main+0x22a>
 8003d7c:	200f      	movs	r0, #15
	return s_freq_table[idx];
 8003d7e:	b2c0      	uxtb	r0, r0
 8003d80:	0080      	lsls	r0, r0, #2
 8003d82:	582d      	ldr	r5, [r5, r0]
	if (idx >= (uint8_t) (sizeof(s_duty_table) / sizeof(s_duty_table[0]))) {
 8003d84:	2b07      	cmp	r3, #7
 8003d86:	d900      	bls.n	8003d8a <main+0x236>
		idx = 3u; // bezpieczne 50proc
 8003d88:	2303      	movs	r3, #3
	return s_duty_table[idx];
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	58d6      	ldr	r6, [r2, r3]
	SystemClock_Config();
 8003d8e:	f7ff fcff 	bl	8003790 <SystemClock_Config>
	RouteOutputToTIM2();
 8003d92:	f7ff fde7 	bl	8003964 <RouteOutputToTIM2>
	Edge_SetOutputSlew(EDGE_OUTPUT_TIM2_CH3, cfg->edge_slew);
 8003d96:	0021      	movs	r1, r4
 8003d98:	2000      	movs	r0, #0
 8003d9a:	f7ff fe1f 	bl	80039dc <Edge_SetOutputSlew>
	PwmBox_ConfigureTim2Pwm(freq_hz, duty);
 8003d9e:	1c31      	adds	r1, r6, #0
 8003da0:	1c28      	adds	r0, r5, #0
 8003da2:	f7ff fc3d 	bl	8003620 <PwmBox_ConfigureTim2Pwm>
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) != HAL_OK) {
 8003da6:	2108      	movs	r1, #8
 8003da8:	484d      	ldr	r0, [pc, #308]	@ (8003ee0 <main+0x38c>)
 8003daa:	f002 f807 	bl	8005dbc <HAL_TIM_PWM_Start>
 8003dae:	2800      	cmp	r0, #0
 8003db0:	d100      	bne.n	8003db4 <main+0x260>
 8003db2:	e75f      	b.n	8003c74 <main+0x120>
 8003db4:	b672      	cpsid	i
	while (1) {
 8003db6:	e7fe      	b.n	8003db6 <main+0x262>
	if (idx >= (uint8_t) (sizeof(s_freq_table) / sizeof(s_freq_table[0]))) {
 8003db8:	1c0e      	adds	r6, r1, #0
 8003dba:	290f      	cmp	r1, #15
 8003dbc:	d900      	bls.n	8003dc0 <main+0x26c>
 8003dbe:	260f      	movs	r6, #15
	return s_freq_table[idx];
 8003dc0:	b2f6      	uxtb	r6, r6
 8003dc2:	00b6      	lsls	r6, r6, #2
 8003dc4:	59ad      	ldr	r5, [r5, r6]
	if (idx >= (uint8_t) (sizeof(s_duty_table) / sizeof(s_duty_table[0]))) {
 8003dc6:	2b07      	cmp	r3, #7
 8003dc8:	d800      	bhi.n	8003dcc <main+0x278>
 8003dca:	0018      	movs	r0, r3
	return s_duty_table[idx];
 8003dcc:	0080      	lsls	r0, r0, #2
 8003dce:	5816      	ldr	r6, [r2, r0]
	Jumpers_SetModePinsToAnalog();
 8003dd0:	f7ff fd40 	bl	8003854 <Jumpers_SetModePinsToAnalog>
	Jumpers_SetFrequencyPinsToAnalog();
 8003dd4:	f7ff fd50 	bl	8003878 <Jumpers_SetFrequencyPinsToAnalog>
	Jumpers_SetPwmPinsToAnalog();
 8003dd8:	f7ff fd6c 	bl	80038b4 <Jumpers_SetPwmPinsToAnalog>
	Jumpers_SetEdgePinsToAnalog();
 8003ddc:	f7ff fd7e 	bl	80038dc <Jumpers_SetEdgePinsToAnalog>
	SystemClock_Config();
 8003de0:	f7ff fcd6 	bl	8003790 <SystemClock_Config>
	RouteOutputToTIM2();
 8003de4:	f7ff fdbe 	bl	8003964 <RouteOutputToTIM2>
	Edge_SetOutputSlew(EDGE_OUTPUT_TIM2_CH3, cfg->edge_slew);
 8003de8:	0021      	movs	r1, r4
 8003dea:	2000      	movs	r0, #0
 8003dec:	f7ff fdf6 	bl	80039dc <Edge_SetOutputSlew>
	PwmBox_ConfigureTim2Pwm(freq_hz, duty);
 8003df0:	1c31      	adds	r1, r6, #0
 8003df2:	1c28      	adds	r0, r5, #0
 8003df4:	f7ff fc14 	bl	8003620 <PwmBox_ConfigureTim2Pwm>
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) != HAL_OK) {
 8003df8:	4c39      	ldr	r4, [pc, #228]	@ (8003ee0 <main+0x38c>)
 8003dfa:	2108      	movs	r1, #8
 8003dfc:	0020      	movs	r0, r4
 8003dfe:	f001 ffdd 	bl	8005dbc <HAL_TIM_PWM_Start>
 8003e02:	2800      	cmp	r0, #0
 8003e04:	d001      	beq.n	8003e0a <main+0x2b6>
 8003e06:	b672      	cpsid	i
	while (1) {
 8003e08:	e7fe      	b.n	8003e08 <main+0x2b4>
	uint16_t base_period = (uint16_t) __HAL_TIM_GET_AUTORELOAD(&htim2);
 8003e0a:	6826      	ldr	r6, [r4, #0]
 8003e0c:	6af3      	ldr	r3, [r6, #44]	@ 0x2c
	uint16_t base_pulse = (uint16_t) __HAL_TIM_GET_COMPARE(&htim2,
 8003e0e:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
	uint16_t base_period = (uint16_t) __HAL_TIM_GET_AUTORELOAD(&htim2);
 8003e10:	b29b      	uxth	r3, r3
	if (base_period < 10u) {
 8003e12:	1c1d      	adds	r5, r3, #0
 8003e14:	2b0a      	cmp	r3, #10
 8003e16:	d200      	bcs.n	8003e1a <main+0x2c6>
 8003e18:	250a      	movs	r5, #10
	uint16_t base_pulse = (uint16_t) __HAL_TIM_GET_COMPARE(&htim2,
 8003e1a:	1c11      	adds	r1, r2, #0
 8003e1c:	b292      	uxth	r2, r2
	if (base_period < 10u) {
 8003e1e:	b2ad      	uxth	r5, r5
	if (base_pulse == 0u) {
 8003e20:	2a00      	cmp	r2, #0
 8003e22:	d100      	bne.n	8003e26 <main+0x2d2>
 8003e24:	2101      	movs	r1, #1
 8003e26:	b28a      	uxth	r2, r1
 8003e28:	9201      	str	r2, [sp, #4]
	if (base_pulse >= base_period) {
 8003e2a:	4295      	cmp	r5, r2
 8003e2c:	d802      	bhi.n	8003e34 <main+0x2e0>
		base_pulse = (uint16_t) (base_period - 1u);
 8003e2e:	1e6a      	subs	r2, r5, #1
 8003e30:	b292      	uxth	r2, r2
 8003e32:	9201      	str	r2, [sp, #4]
		max_delta = 1u;
 8003e34:	2201      	movs	r2, #1
 8003e36:	9202      	str	r2, [sp, #8]
	if (max_delta < 1u) {
 8003e38:	2b31      	cmp	r3, #49	@ 0x31
 8003e3a:	d905      	bls.n	8003e48 <main+0x2f4>
	uint16_t max_delta = (uint16_t) (base_period / 50u);  // ~2%
 8003e3c:	2132      	movs	r1, #50	@ 0x32
 8003e3e:	0028      	movs	r0, r5
 8003e40:	f7fc f96c 	bl	800011c <__udivsi3>
 8003e44:	b283      	uxth	r3, r0
 8003e46:	9302      	str	r3, [sp, #8]
	uint16_t lfsr = 0xACE1u;   // dowolny niezerowy seed
 8003e48:	4f26      	ldr	r7, [pc, #152]	@ (8003ee4 <main+0x390>)
 8003e4a:	230a      	movs	r3, #10
		while (__HAL_TIM_GET_FLAG(&htim2, TIM_FLAG_UPDATE) == RESET) {
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	2001      	movs	r0, #1
 8003e50:	6931      	ldr	r1, [r6, #16]
 8003e52:	400a      	ands	r2, r1
 8003e54:	4201      	tst	r1, r0
 8003e56:	d0f9      	beq.n	8003e4c <main+0x2f8>
		__HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 8003e58:	2102      	movs	r1, #2
		if (cycle_counter < prbs_every_cycles) {
 8003e5a:	3b01      	subs	r3, #1
		__HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 8003e5c:	4249      	negs	r1, r1
 8003e5e:	6131      	str	r1, [r6, #16]
		if (cycle_counter < prbs_every_cycles) {
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1f3      	bne.n	8003e4c <main+0x2f8>
		uint16_t lsb = lfsr & 1u;
 8003e64:	0003      	movs	r3, r0
		if (lsb) {
 8003e66:	4920      	ldr	r1, [pc, #128]	@ (8003ee8 <main+0x394>)
		uint16_t lsb = lfsr & 1u;
 8003e68:	403b      	ands	r3, r7
		if (lsb) {
 8003e6a:	425b      	negs	r3, r3
		lfsr >>= 1;
 8003e6c:	40c7      	lsrs	r7, r0
		if (lsb) {
 8003e6e:	400b      	ands	r3, r1
		prbs_raw -= 128;                               // -128-127
 8003e70:	21ff      	movs	r1, #255	@ 0xff
		if (lsb) {
 8003e72:	407b      	eors	r3, r7
 8003e74:	b29f      	uxth	r7, r3
		prbs_raw -= 128;                               // -128-127
 8003e76:	400b      	ands	r3, r1
 8003e78:	3b80      	subs	r3, #128	@ 0x80
		int32_t delta = ((int32_t) prbs_raw * (int32_t) max_delta) / 128; // max_delta
 8003e7a:	9902      	ldr	r1, [sp, #8]
 8003e7c:	b21b      	sxth	r3, r3
 8003e7e:	434b      	muls	r3, r1
 8003e80:	217f      	movs	r1, #127	@ 0x7f
 8003e82:	17dc      	asrs	r4, r3, #31
 8003e84:	400c      	ands	r4, r1
 8003e86:	18e4      	adds	r4, r4, r3
		if (new_period32 > 65535) {
 8003e88:	2380      	movs	r3, #128	@ 0x80
		int32_t delta = ((int32_t) prbs_raw * (int32_t) max_delta) / 128; // max_delta
 8003e8a:	11e4      	asrs	r4, r4, #7
		int32_t new_period32 = (int32_t) base_period + delta;
 8003e8c:	1964      	adds	r4, r4, r5
		if (new_period32 > 65535) {
 8003e8e:	025b      	lsls	r3, r3, #9
 8003e90:	429c      	cmp	r4, r3
 8003e92:	db0e      	blt.n	8003eb2 <main+0x35e>
 8003e94:	4c0f      	ldr	r4, [pc, #60]	@ (8003ed4 <main+0x380>)
		uint32_t new_pulse32 = (uint32_t) new_period * (uint32_t) base_pulse
 8003e96:	9801      	ldr	r0, [sp, #4]
 8003e98:	4360      	muls	r0, r4
		if (new_pulse32 == 0u) {
 8003e9a:	42a8      	cmp	r0, r5
 8003e9c:	d306      	bcc.n	8003eac <main+0x358>
		uint32_t new_pulse32 = (uint32_t) new_period * (uint32_t) base_pulse
 8003e9e:	0029      	movs	r1, r5
 8003ea0:	f7fc f93c 	bl	800011c <__udivsi3>
 8003ea4:	0002      	movs	r2, r0
		if (new_pulse32 >= new_period) {
 8003ea6:	4284      	cmp	r4, r0
 8003ea8:	d800      	bhi.n	8003eac <main+0x358>
			new_pulse32 = (uint32_t) new_period - 1u;
 8003eaa:	1e62      	subs	r2, r4, #1
		__HAL_TIM_SET_AUTORELOAD(&htim2, new_period);
 8003eac:	62f4      	str	r4, [r6, #44]	@ 0x2c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, new_pulse);
 8003eae:	63f2      	str	r2, [r6, #60]	@ 0x3c
 8003eb0:	e7cb      	b.n	8003e4a <main+0x2f6>
		uint32_t new_pulse32 = (uint32_t) new_period * (uint32_t) base_pulse
 8003eb2:	2c0a      	cmp	r4, #10
 8003eb4:	daef      	bge.n	8003e96 <main+0x342>
 8003eb6:	240a      	movs	r4, #10
 8003eb8:	e7ed      	b.n	8003e96 <main+0x342>
 8003eba:	46c0      	nop			@ (mov r8, r8)
 8003ebc:	080061f8 	.word	0x080061f8
 8003ec0:	080061d8 	.word	0x080061d8
 8003ec4:	080061b8 	.word	0x080061b8
 8003ec8:	47108800 	.word	0x47108800
 8003ecc:	08006198 	.word	0x08006198
 8003ed0:	20000084 	.word	0x20000084
 8003ed4:	0000ffff 	.word	0x0000ffff
 8003ed8:	080061b8 	.word	0x080061b8
 8003edc:	08006198 	.word	0x08006198
 8003ee0:	2000013c 	.word	0x2000013c
 8003ee4:	0000ace1 	.word	0x0000ace1
 8003ee8:	ffffb400 	.word	0xffffb400
	if (idx >= (uint8_t) (sizeof(s_freq_table) / sizeof(s_freq_table[0]))) {
 8003eec:	1c08      	adds	r0, r1, #0
 8003eee:	290f      	cmp	r1, #15
 8003ef0:	d900      	bls.n	8003ef4 <main+0x3a0>
 8003ef2:	200f      	movs	r0, #15
	return s_freq_table[idx];
 8003ef4:	b2c0      	uxtb	r0, r0
 8003ef6:	0080      	lsls	r0, r0, #2
 8003ef8:	582d      	ldr	r5, [r5, r0]
	if (idx >= (uint8_t) (sizeof(s_duty_table) / sizeof(s_duty_table[0]))) {
 8003efa:	2b07      	cmp	r3, #7
 8003efc:	d900      	bls.n	8003f00 <main+0x3ac>
		idx = 3u; // bezpieczne 50proc
 8003efe:	2303      	movs	r3, #3
	return s_duty_table[idx];
 8003f00:	009b      	lsls	r3, r3, #2
	if (freq_hz <= 0.0f) {
 8003f02:	2100      	movs	r1, #0
 8003f04:	1c28      	adds	r0, r5, #0
	return s_duty_table[idx];
 8003f06:	58d6      	ldr	r6, [r2, r3]
	if (freq_hz <= 0.0f) {
 8003f08:	f7fc fad8 	bl	80004bc <__aeabi_fcmple>
 8003f0c:	2800      	cmp	r0, #0
 8003f0e:	d001      	beq.n	8003f14 <main+0x3c0>
		freq_hz = 1.0f;
 8003f10:	25fe      	movs	r5, #254	@ 0xfe
 8003f12:	05ad      	lsls	r5, r5, #22
	if (duty < 0.0f) {
 8003f14:	2100      	movs	r1, #0
 8003f16:	1c30      	adds	r0, r6, #0
 8003f18:	f7fc fac6 	bl	80004a8 <__aeabi_fcmplt>
 8003f1c:	2800      	cmp	r0, #0
 8003f1e:	d15e      	bne.n	8003fde <main+0x48a>
	if (duty > 0.99f) {
 8003f20:	499d      	ldr	r1, [pc, #628]	@ (8004198 <main+0x644>)
 8003f22:	1c30      	adds	r0, r6, #0
 8003f24:	f7fc fad4 	bl	80004d0 <__aeabi_fcmpgt>
 8003f28:	2800      	cmp	r0, #0
 8003f2a:	d15a      	bne.n	8003fe2 <main+0x48e>
	Jumpers_SetModePinsToAnalog();
 8003f2c:	f7ff fc92 	bl	8003854 <Jumpers_SetModePinsToAnalog>
	Jumpers_SetFrequencyPinsToAnalog();
 8003f30:	f7ff fca2 	bl	8003878 <Jumpers_SetFrequencyPinsToAnalog>
	Jumpers_SetPwmPinsToAnalog();
 8003f34:	f7ff fcbe 	bl	80038b4 <Jumpers_SetPwmPinsToAnalog>
	Jumpers_SetEdgePinsToAnalog();
 8003f38:	f7ff fcd0 	bl	80038dc <Jumpers_SetEdgePinsToAnalog>
	SystemClock_Config();
 8003f3c:	f7ff fc28 	bl	8003790 <SystemClock_Config>
	RouteOutputToTIM2();
 8003f40:	f7ff fd10 	bl	8003964 <RouteOutputToTIM2>
	Edge_SetOutputSlew(EDGE_OUTPUT_TIM2_CH3, cfg->edge_slew);
 8003f44:	0021      	movs	r1, r4
 8003f46:	2000      	movs	r0, #0
 8003f48:	f7ff fd48 	bl	80039dc <Edge_SetOutputSlew>
	PwmBox_ConfigureTim2Pwm(freq_hz, duty);
 8003f4c:	1c28      	adds	r0, r5, #0
 8003f4e:	1c31      	adds	r1, r6, #0
 8003f50:	f7ff fb66 	bl	8003620 <PwmBox_ConfigureTim2Pwm>
	uint16_t base_period = (uint16_t) __HAL_TIM_GET_AUTORELOAD(&htim2);
 8003f54:	4b91      	ldr	r3, [pc, #580]	@ (800419c <main+0x648>)
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
	uint16_t base_pulse = (uint16_t) __HAL_TIM_GET_COMPARE(&htim2,
 8003f5a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
	uint16_t base_period = (uint16_t) __HAL_TIM_GET_AUTORELOAD(&htim2);
 8003f5c:	b29b      	uxth	r3, r3
	if (base_period < 10u) {
 8003f5e:	1c1d      	adds	r5, r3, #0
 8003f60:	2b0a      	cmp	r3, #10
 8003f62:	d200      	bcs.n	8003f66 <main+0x412>
 8003f64:	250a      	movs	r5, #10
	uint16_t base_pulse = (uint16_t) __HAL_TIM_GET_COMPARE(&htim2,
 8003f66:	1c14      	adds	r4, r2, #0
 8003f68:	b292      	uxth	r2, r2
	if (base_period < 10u) {
 8003f6a:	b2ad      	uxth	r5, r5
	if (base_pulse == 0u) {
 8003f6c:	2a00      	cmp	r2, #0
 8003f6e:	d100      	bne.n	8003f72 <main+0x41e>
 8003f70:	2401      	movs	r4, #1
 8003f72:	b2a4      	uxth	r4, r4
	if (base_pulse >= base_period) {
 8003f74:	42a5      	cmp	r5, r4
 8003f76:	d801      	bhi.n	8003f7c <main+0x428>
		base_pulse = (uint16_t) (base_period - 1u);
 8003f78:	1e6c      	subs	r4, r5, #1
 8003f7a:	b2a4      	uxth	r4, r4
		amp = 1;
 8003f7c:	2001      	movs	r0, #1
	if (amp < 1) {
 8003f7e:	2b31      	cmp	r3, #49	@ 0x31
 8003f80:	d904      	bls.n	8003f8c <main+0x438>
	int32_t amp = (int32_t) (base_period / 50u);
 8003f82:	2132      	movs	r1, #50	@ 0x32
 8003f84:	0028      	movs	r0, r5
 8003f86:	f7fc f8c9 	bl	800011c <__udivsi3>
 8003f8a:	b280      	uxth	r0, r0
	for (i = 0u; i < CA_DMA_TABLE_LEN; i++) {
 8003f8c:	2600      	movs	r6, #0
 8003f8e:	0043      	lsls	r3, r0, #1
 8003f90:	9302      	str	r3, [sp, #8]
 8003f92:	0143      	lsls	r3, r0, #5
 8003f94:	425b      	negs	r3, r3
		amp = 1;
 8003f96:	001f      	movs	r7, r3
 8003f98:	9301      	str	r3, [sp, #4]
			x = (int32_t) base_pulse + amp - delta;
 8003f9a:	1823      	adds	r3, r4, r0
 8003f9c:	9303      	str	r3, [sp, #12]
			x = (int32_t) base_pulse - amp + delta;
 8003f9e:	1a24      	subs	r4, r4, r0
		if (i < half_len) {
 8003fa0:	2e0f      	cmp	r6, #15
 8003fa2:	d820      	bhi.n	8003fe6 <main+0x492>
			int32_t num = (int32_t) (2 * amp) * (int32_t) i;
 8003fa4:	9b01      	ldr	r3, [sp, #4]
			int32_t delta = (den != 0) ? (num / den) : 0;
 8003fa6:	210f      	movs	r1, #15
			int32_t num = (int32_t) (2 * amp) * (int32_t) i;
 8003fa8:	1af8      	subs	r0, r7, r3
			int32_t delta = (den != 0) ? (num / den) : 0;
 8003faa:	f7fc f941 	bl	8000230 <__divsi3>
			x = (int32_t) base_pulse - amp + delta;
 8003fae:	1900      	adds	r0, r0, r4
		if (x < 1) {
 8003fb0:	2800      	cmp	r0, #0
 8003fb2:	dc00      	bgt.n	8003fb6 <main+0x462>
 8003fb4:	2001      	movs	r0, #1
		if (x >= (int32_t) base_period) {
 8003fb6:	42a8      	cmp	r0, r5
 8003fb8:	db00      	blt.n	8003fbc <main+0x468>
			x = (int32_t) base_period - 1;
 8003fba:	1e68      	subs	r0, r5, #1
		tim2_ca_dma_table[i] = (uint16_t) x;
 8003fbc:	4a78      	ldr	r2, [pc, #480]	@ (80041a0 <main+0x64c>)
 8003fbe:	0073      	lsls	r3, r6, #1
 8003fc0:	52d0      	strh	r0, [r2, r3]
	for (i = 0u; i < CA_DMA_TABLE_LEN; i++) {
 8003fc2:	9b02      	ldr	r3, [sp, #8]
 8003fc4:	3601      	adds	r6, #1
 8003fc6:	18ff      	adds	r7, r7, r3
 8003fc8:	2e20      	cmp	r6, #32
 8003fca:	d1e9      	bne.n	8003fa0 <main+0x44c>
	if (HAL_TIM_PWM_Start_DMA(&htim2,
 8003fcc:	0033      	movs	r3, r6
 8003fce:	2108      	movs	r1, #8
 8003fd0:	4872      	ldr	r0, [pc, #456]	@ (800419c <main+0x648>)
 8003fd2:	f001 fefb 	bl	8005dcc <HAL_TIM_PWM_Start_DMA>
 8003fd6:	2800      	cmp	r0, #0
 8003fd8:	d00c      	beq.n	8003ff4 <main+0x4a0>
 8003fda:	b672      	cpsid	i
	while (1) {
 8003fdc:	e7fe      	b.n	8003fdc <main+0x488>
		duty = 0.0f;
 8003fde:	2600      	movs	r6, #0
 8003fe0:	e7a4      	b.n	8003f2c <main+0x3d8>
		duty = 0.99f;
 8003fe2:	4e6d      	ldr	r6, [pc, #436]	@ (8004198 <main+0x644>)
 8003fe4:	e7a2      	b.n	8003f2c <main+0x3d8>
			int32_t delta = (den != 0) ? (num / den) : 0;
 8003fe6:	210f      	movs	r1, #15
 8003fe8:	0038      	movs	r0, r7
 8003fea:	f7fc f921 	bl	8000230 <__divsi3>
			x = (int32_t) base_pulse + amp - delta;
 8003fee:	9b03      	ldr	r3, [sp, #12]
 8003ff0:	1a18      	subs	r0, r3, r0
 8003ff2:	e7dd      	b.n	8003fb0 <main+0x45c>
	EnterSleepMode();
 8003ff4:	f7ff fcdc 	bl	80039b0 <EnterSleepMode>
	while (1) {
 8003ff8:	e7fe      	b.n	8003ff8 <main+0x4a4>
	if (idx >= (uint8_t) (sizeof(s_freq_table) / sizeof(s_freq_table[0]))) {
 8003ffa:	1c08      	adds	r0, r1, #0
 8003ffc:	290f      	cmp	r1, #15
 8003ffe:	d900      	bls.n	8004002 <main+0x4ae>
 8004000:	200f      	movs	r0, #15
	return s_freq_table[idx];
 8004002:	b2c0      	uxtb	r0, r0
 8004004:	0080      	lsls	r0, r0, #2
 8004006:	5829      	ldr	r1, [r5, r0]
 8004008:	9101      	str	r1, [sp, #4]
	if (idx >= (uint8_t) (sizeof(s_duty_table) / sizeof(s_duty_table[0]))) {
 800400a:	2b07      	cmp	r3, #7
 800400c:	d900      	bls.n	8004010 <main+0x4bc>
		idx = 3u; // bezpieczne 50proc
 800400e:	2303      	movs	r3, #3
	return s_duty_table[idx];
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	58d3      	ldr	r3, [r2, r3]
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8004014:	2501      	movs	r5, #1
	return s_duty_table[idx];
 8004016:	9303      	str	r3, [sp, #12]
	RouteOutputToTIM2();
 8004018:	f7ff fca4 	bl	8003964 <RouteOutputToTIM2>
	Edge_SetOutputSlew(EDGE_OUTPUT_TIM2_CH3, cfg->edge_slew);
 800401c:	0021      	movs	r1, r4
 800401e:	2000      	movs	r0, #0
 8004020:	f7ff fcdc 	bl	80039dc <Edge_SetOutputSlew>
	HSI_Enable();
 8004024:	f7ff fbfe 	bl	8003824 <HSI_Enable>
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8004028:	2100      	movs	r1, #0
 800402a:	2208      	movs	r2, #8
 800402c:	a80a      	add	r0, sp, #40	@ 0x28
 800402e:	f002 f811 	bl	8006054 <memset>
	hadc.Init.EOCSelection = EOC_SINGLE_CONV;
 8004032:	2204      	movs	r2, #4
	hadc.Instance = ISENSE_ADC_INSTANCE;
 8004034:	4c5b      	ldr	r4, [pc, #364]	@ (80041a4 <main+0x650>)
 8004036:	4b5c      	ldr	r3, [pc, #368]	@ (80041a8 <main+0x654>)
	hadc.Init.EOCSelection = EOC_SINGLE_CONV;
 8004038:	6162      	str	r2, [r4, #20]
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800403a:	22c2      	movs	r2, #194	@ 0xc2
 800403c:	32ff      	adds	r2, #255	@ 0xff
 800403e:	6262      	str	r2, [r4, #36]	@ 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 8004040:	0022      	movs	r2, r4
	hadc.Instance = ISENSE_ADC_INSTANCE;
 8004042:	6023      	str	r3, [r4, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC;          // L0 bez DIV1
 8004044:	2300      	movs	r3, #0
	hadc.Init.DMAContinuousRequests = DISABLE;
 8004046:	322c      	adds	r2, #44	@ 0x2c
	hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC;          // L0 bez DIV1
 8004048:	6063      	str	r3, [r4, #4]
	hadc.Init.Resolution = ADC_RESOLUTION12b;        // 12 bitw
 800404a:	60a3      	str	r3, [r4, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800404c:	60e3      	str	r3, [r4, #12]
	hadc.Init.LowPowerAutoWait = DISABLE;
 800404e:	61a3      	str	r3, [r4, #24]
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8004050:	61e3      	str	r3, [r4, #28]
	hadc.Init.ContinuousConvMode = DISABLE;              // pojedyncza konwersja
 8004052:	8423      	strh	r3, [r4, #32]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIG_EDGE_NONE;
 8004054:	62a3      	str	r3, [r4, #40]	@ 0x28
	hadc.Init.DMAContinuousRequests = DISABLE;
 8004056:	7013      	strb	r3, [r2, #0]
	hadc.Init.Overrun = OVR_DATA_PRESERVED;
 8004058:	6323      	str	r3, [r4, #48]	@ 0x30
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 800405a:	0020      	movs	r0, r4
	hadc.Init.SamplingTime = ADC_SAMPLETIME_39CYCLES_5;
 800405c:	3305      	adds	r3, #5
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800405e:	6125      	str	r5, [r4, #16]
	hadc.Init.SamplingTime = ADC_SAMPLETIME_39CYCLES_5;
 8004060:	63a3      	str	r3, [r4, #56]	@ 0x38
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8004062:	f000 faa9 	bl	80045b8 <HAL_ADC_Init>
 8004066:	1e01      	subs	r1, r0, #0
 8004068:	d001      	beq.n	800406e <main+0x51a>
 800406a:	b672      	cpsid	i
	while (1) {
 800406c:	e7fe      	b.n	800406c <main+0x518>
	if (HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED) != HAL_OK) {
 800406e:	0020      	movs	r0, r4
 8004070:	f000 fcd4 	bl	8004a1c <HAL_ADCEx_Calibration_Start>
 8004074:	2800      	cmp	r0, #0
 8004076:	d001      	beq.n	800407c <main+0x528>
 8004078:	b672      	cpsid	i
	while (1) {
 800407a:	e7fe      	b.n	800407a <main+0x526>
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800407c:	2380      	movs	r3, #128	@ 0x80
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 800407e:	0020      	movs	r0, r4
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004080:	015b      	lsls	r3, r3, #5
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8004082:	a90a      	add	r1, sp, #40	@ 0x28
	sConfig.Channel = ISENSE_ADC_CHANNEL;        // ADC_CHANNEL_0
 8004084:	950a      	str	r5, [sp, #40]	@ 0x28
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004086:	930b      	str	r3, [sp, #44]	@ 0x2c
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8004088:	f000 fc74 	bl	8004974 <HAL_ADC_ConfigChannel>
 800408c:	2800      	cmp	r0, #0
 800408e:	d001      	beq.n	8004094 <main+0x540>
 8004090:	b672      	cpsid	i
	while (1) {
 8004092:	e7fe      	b.n	8004092 <main+0x53e>
	PwmBox_ConfigureTim2Pwm(base_freq_hz, duty);
 8004094:	9903      	ldr	r1, [sp, #12]
 8004096:	9801      	ldr	r0, [sp, #4]
 8004098:	f7ff fac2 	bl	8003620 <PwmBox_ConfigureTim2Pwm>
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3) != HAL_OK) {
 800409c:	2108      	movs	r1, #8
 800409e:	483f      	ldr	r0, [pc, #252]	@ (800419c <main+0x648>)
 80040a0:	f001 fe8c 	bl	8005dbc <HAL_TIM_PWM_Start>
 80040a4:	2800      	cmp	r0, #0
 80040a6:	d001      	beq.n	80040ac <main+0x558>
 80040a8:	b672      	cpsid	i
	while (1) {
 80040aa:	e7fe      	b.n	80040aa <main+0x556>
		if (base_freq_hz < 10.0f) {// granica skanowania
 80040ac:	493f      	ldr	r1, [pc, #252]	@ (80041ac <main+0x658>)
 80040ae:	9801      	ldr	r0, [sp, #4]
 80040b0:	f7fc f9fa 	bl	80004a8 <__aeabi_fcmplt>
 80040b4:	2800      	cmp	r0, #0
 80040b6:	d000      	beq.n	80040ba <main+0x566>
 80040b8:	e5dc      	b.n	8003c74 <main+0x120>
	float best_freq_hz = base_freq_hz;
 80040ba:	9b01      	ldr	r3, [sp, #4]
	for (uint32_t i = 0; i < (sizeof(rel_offsets) / sizeof(rel_offsets[0]));
 80040bc:	0006      	movs	r6, r0
	float best_freq_hz = base_freq_hz;
 80040be:	9306      	str	r3, [sp, #24]
	uint32_t best_metric = 0xFFFFFFFFu;
 80040c0:	2301      	movs	r3, #1
 80040c2:	425b      	negs	r3, r3
 80040c4:	9305      	str	r3, [sp, #20]
		float test_freq = base_freq_hz * (1.0f + rel_offsets[i]);
 80040c6:	21fe      	movs	r1, #254	@ 0xfe
 80040c8:	4a39      	ldr	r2, [pc, #228]	@ (80041b0 <main+0x65c>)
 80040ca:	00b3      	lsls	r3, r6, #2
 80040cc:	58d0      	ldr	r0, [r2, r3]
 80040ce:	0589      	lsls	r1, r1, #22
 80040d0:	f7fc fa48 	bl	8000564 <__aeabi_fadd>
 80040d4:	9901      	ldr	r1, [sp, #4]
 80040d6:	f7fc fe05 	bl	8000ce4 <__aeabi_fmul>
		if (test_freq < 10.0f) {
 80040da:	4934      	ldr	r1, [pc, #208]	@ (80041ac <main+0x658>)
		float test_freq = base_freq_hz * (1.0f + rel_offsets[i]);
 80040dc:	1c05      	adds	r5, r0, #0
		if (test_freq < 10.0f) {
 80040de:	f7fc f9e3 	bl	80004a8 <__aeabi_fcmplt>
 80040e2:	2800      	cmp	r0, #0
 80040e4:	d000      	beq.n	80040e8 <main+0x594>
			test_freq = 10.0f;
 80040e6:	4d31      	ldr	r5, [pc, #196]	@ (80041ac <main+0x658>)
		PwmBox_ConfigureTim2Pwm(test_freq, duty);
 80040e8:	9903      	ldr	r1, [sp, #12]
 80040ea:	1c28      	adds	r0, r5, #0
 80040ec:	f7ff fa98 	bl	8003620 <PwmBox_ConfigureTim2Pwm>
		HAL_Delay(10);
 80040f0:	200a      	movs	r0, #10
 80040f2:	f000 f989 	bl	8004408 <HAL_Delay>
 80040f6:	2340      	movs	r3, #64	@ 0x40
 80040f8:	9304      	str	r3, [sp, #16]
	uint16_t max = 0x0000;
 80040fa:	2300      	movs	r3, #0
	uint16_t min = 0xFFFF;
 80040fc:	4f2d      	ldr	r7, [pc, #180]	@ (80041b4 <main+0x660>)
	uint16_t max = 0x0000;
 80040fe:	9302      	str	r3, [sp, #8]
	if (HAL_ADC_Start(&hadc) != HAL_OK) {
 8004100:	4c28      	ldr	r4, [pc, #160]	@ (80041a4 <main+0x650>)
 8004102:	0020      	movs	r0, r4
 8004104:	f000 fb82 	bl	800480c <HAL_ADC_Start>
 8004108:	2800      	cmp	r0, #0
 800410a:	d108      	bne.n	800411e <main+0x5ca>
	if (HAL_ADC_PollForConversion(&hadc, 10) != HAL_OK) {
 800410c:	210a      	movs	r1, #10
 800410e:	0020      	movs	r0, r4
 8004110:	f000 fbc6 	bl	80048a0 <HAL_ADC_PollForConversion>
 8004114:	2800      	cmp	r0, #0
 8004116:	d02e      	beq.n	8004176 <main+0x622>
		HAL_ADC_Stop(&hadc);
 8004118:	0020      	movs	r0, r4
 800411a:	f000 fba3 	bl	8004864 <HAL_ADC_Stop>
		return 0;
 800411e:	2400      	movs	r4, #0
 8004120:	1c23      	adds	r3, r4, #0
		if (v > max)
 8004122:	9a02      	ldr	r2, [sp, #8]
		if (v < min)
 8004124:	b29f      	uxth	r7, r3
		if (v > max)
 8004126:	1c23      	adds	r3, r4, #0
 8004128:	4294      	cmp	r4, r2
 800412a:	d201      	bcs.n	8004130 <main+0x5dc>
 800412c:	466b      	mov	r3, sp
 800412e:	891b      	ldrh	r3, [r3, #8]
 8004130:	b29b      	uxth	r3, r3
 8004132:	9302      	str	r3, [sp, #8]
	for (uint16_t i = 0; i < sample_count; ++i) {
 8004134:	9b04      	ldr	r3, [sp, #16]
 8004136:	3b01      	subs	r3, #1
 8004138:	b29b      	uxth	r3, r3
 800413a:	9304      	str	r3, [sp, #16]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1df      	bne.n	8004100 <main+0x5ac>
	return (uint16_t) (max - min);
 8004140:	9b02      	ldr	r3, [sp, #8]
		if (span < best_metric) {
 8004142:	9a05      	ldr	r2, [sp, #20]
	return (uint16_t) (max - min);
 8004144:	1bdb      	subs	r3, r3, r7
		uint32_t span = ISense_MeasureSpan(sample_count);
 8004146:	b29b      	uxth	r3, r3
		if (span < best_metric) {
 8004148:	429a      	cmp	r2, r3
 800414a:	d822      	bhi.n	8004192 <main+0x63e>
 800414c:	9d06      	ldr	r5, [sp, #24]
			++i) {
 800414e:	3601      	adds	r6, #1
	for (uint32_t i = 0; i < (sizeof(rel_offsets) / sizeof(rel_offsets[0]));
 8004150:	2e05      	cmp	r6, #5
 8004152:	d10e      	bne.n	8004172 <main+0x61e>
	PwmBox_ConfigureTim2Pwm(best_freq_hz, duty);
 8004154:	9903      	ldr	r1, [sp, #12]
 8004156:	1c28      	adds	r0, r5, #0
 8004158:	f7ff fa62 	bl	8003620 <PwmBox_ConfigureTim2Pwm>
	HAL_ADC_DeInit(&hadc);
 800415c:	4811      	ldr	r0, [pc, #68]	@ (80041a4 <main+0x650>)
 800415e:	f000 fb01 	bl	8004764 <HAL_ADC_DeInit>
	__HAL_RCC_ADC1_CLK_DISABLE();
 8004162:	4a15      	ldr	r2, [pc, #84]	@ (80041b8 <main+0x664>)
 8004164:	4915      	ldr	r1, [pc, #84]	@ (80041bc <main+0x668>)
 8004166:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8004168:	400b      	ands	r3, r1
 800416a:	6353      	str	r3, [r2, #52]	@ 0x34
	HSI_Disable();
 800416c:	f7ff fb66 	bl	800383c <HSI_Disable>
 8004170:	e580      	b.n	8003c74 <main+0x120>
 8004172:	9506      	str	r5, [sp, #24]
 8004174:	e7a7      	b.n	80040c6 <main+0x572>
	value = HAL_ADC_GetValue(&hadc);
 8004176:	0020      	movs	r0, r4
 8004178:	f000 fbf8 	bl	800496c <HAL_ADC_GetValue>
 800417c:	9007      	str	r0, [sp, #28]
	HAL_ADC_Stop(&hadc);
 800417e:	0020      	movs	r0, r4
 8004180:	f000 fb70 	bl	8004864 <HAL_ADC_Stop>
	return (uint16_t) value;
 8004184:	466b      	mov	r3, sp
 8004186:	8b9c      	ldrh	r4, [r3, #28]
		if (v < min)
 8004188:	1c23      	adds	r3, r4, #0
 800418a:	42bc      	cmp	r4, r7
 800418c:	d9c9      	bls.n	8004122 <main+0x5ce>
 800418e:	1c3b      	adds	r3, r7, #0
 8004190:	e7c7      	b.n	8004122 <main+0x5ce>
			best_metric = span;
 8004192:	9305      	str	r3, [sp, #20]
 8004194:	e7db      	b.n	800414e <main+0x5fa>
 8004196:	46c0      	nop			@ (mov r8, r8)
 8004198:	3f7d70a4 	.word	0x3f7d70a4
 800419c:	2000013c 	.word	0x2000013c
 80041a0:	200000b4 	.word	0x200000b4
 80041a4:	20000028 	.word	0x20000028
 80041a8:	40012400 	.word	0x40012400
 80041ac:	41200000 	.word	0x41200000
 80041b0:	08006184 	.word	0x08006184
 80041b4:	0000ffff 	.word	0x0000ffff
 80041b8:	40021000 	.word	0x40021000
 80041bc:	fffffdff 	.word	0xfffffdff

080041c0 <Error_Handler>:
 80041c0:	b672      	cpsid	i
	while (1) {
 80041c2:	e7fe      	b.n	80041c2 <Error_Handler+0x2>

080041c4 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041c4:	2201      	movs	r2, #1
 80041c6:	4b05      	ldr	r3, [pc, #20]	@ (80041dc <HAL_MspInit+0x18>)
 80041c8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80041ca:	430a      	orrs	r2, r1
 80041cc:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80041ce:	2280      	movs	r2, #128	@ 0x80
 80041d0:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80041d2:	0552      	lsls	r2, r2, #21
 80041d4:	430a      	orrs	r2, r1
 80041d6:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041d8:	4770      	bx	lr
 80041da:	46c0      	nop			@ (mov r8, r8)
 80041dc:	40021000 	.word	0x40021000

080041e0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80041e0:	e7fe      	b.n	80041e0 <NMI_Handler>

080041e2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80041e2:	e7fe      	b.n	80041e2 <HardFault_Handler>

080041e4 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80041e4:	4770      	bx	lr

080041e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80041e6:	4770      	bx	lr

080041e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041e8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041ea:	f000 f8fb 	bl	80043e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041ee:	bd10      	pop	{r4, pc}

080041f0 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80041f0:	4770      	bx	lr
	...

080041f4 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM2)
 80041f4:	2380      	movs	r3, #128	@ 0x80
 80041f6:	6802      	ldr	r2, [r0, #0]
{
 80041f8:	b570      	push	{r4, r5, r6, lr}
  if(tim_pwmHandle->Instance==TIM2)
 80041fa:	05db      	lsls	r3, r3, #23
{
 80041fc:	0005      	movs	r5, r0
  if(tim_pwmHandle->Instance==TIM2)
 80041fe:	429a      	cmp	r2, r3
 8004200:	d120      	bne.n	8004244 <HAL_TIM_PWM_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004202:	2301      	movs	r3, #1
 8004204:	4a10      	ldr	r2, [pc, #64]	@ (8004248 <HAL_TIM_PWM_MspInit+0x54>)

    /* TIM2 DMA Init */
    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 8004206:	4c11      	ldr	r4, [pc, #68]	@ (800424c <HAL_TIM_PWM_MspInit+0x58>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004208:	6b91      	ldr	r1, [r2, #56]	@ 0x38
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim2_ch3.Init.Mode = DMA_CIRCULAR;
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 800420a:	0020      	movs	r0, r4
    __HAL_RCC_TIM2_CLK_ENABLE();
 800420c:	430b      	orrs	r3, r1
 800420e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8004210:	2280      	movs	r2, #128	@ 0x80
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 8004212:	4b0f      	ldr	r3, [pc, #60]	@ (8004250 <HAL_TIM_PWM_MspInit+0x5c>)
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8004214:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004216:	1892      	adds	r2, r2, r2
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 8004218:	6023      	str	r3, [r4, #0]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800421a:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_8;
 800421c:	2308      	movs	r3, #8
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800421e:	2280      	movs	r2, #128	@ 0x80
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_8;
 8004220:	6063      	str	r3, [r4, #4]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004222:	00d2      	lsls	r2, r2, #3
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004224:	18db      	adds	r3, r3, r3
 8004226:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004228:	61a2      	str	r2, [r4, #24]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800422a:	2300      	movs	r3, #0
    hdma_tim2_ch3.Init.Mode = DMA_CIRCULAR;
 800422c:	2220      	movs	r2, #32
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800422e:	60e3      	str	r3, [r4, #12]
    hdma_tim2_ch3.Init.Mode = DMA_CIRCULAR;
 8004230:	61e2      	str	r2, [r4, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8004232:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8004234:	f000 fc8a 	bl	8004b4c <HAL_DMA_Init>
 8004238:	2800      	cmp	r0, #0
 800423a:	d001      	beq.n	8004240 <HAL_TIM_PWM_MspInit+0x4c>
    {
      Error_Handler();
 800423c:	f7ff ffc0 	bl	80041c0 <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8004240:	62ac      	str	r4, [r5, #40]	@ 0x28
 8004242:	62a5      	str	r5, [r4, #40]	@ 0x28

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8004244:	bd70      	pop	{r4, r5, r6, pc}
 8004246:	46c0      	nop			@ (mov r8, r8)
 8004248:	40021000 	.word	0x40021000
 800424c:	200000f4 	.word	0x200000f4
 8004250:	40020008 	.word	0x40020008

08004254 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004254:	b510      	push	{r4, lr}
 8004256:	0004      	movs	r4, r0
 8004258:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800425a:	2214      	movs	r2, #20
 800425c:	2100      	movs	r1, #0
 800425e:	a801      	add	r0, sp, #4
 8004260:	f001 fef8 	bl	8006054 <memset>
  if(timHandle->Instance==TIM2)
 8004264:	2380      	movs	r3, #128	@ 0x80
 8004266:	6822      	ldr	r2, [r4, #0]
 8004268:	05db      	lsls	r3, r3, #23
 800426a:	429a      	cmp	r2, r3
 800426c:	d112      	bne.n	8004294 <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800426e:	2101      	movs	r1, #1
 8004270:	4b09      	ldr	r3, [pc, #36]	@ (8004298 <HAL_TIM_MspPostInit+0x44>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004272:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004274:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004276:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004278:	430a      	orrs	r2, r1
 800427a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800427c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427e:	400b      	ands	r3, r1
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004284:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004286:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004288:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800428a:	3b02      	subs	r3, #2
 800428c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800428e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004290:	f000 fcde 	bl	8004c50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004294:	b006      	add	sp, #24
 8004296:	bd10      	pop	{r4, pc}
 8004298:	40021000 	.word	0x40021000

0800429c <MX_TIM2_Init>:
{
 800429c:	b530      	push	{r4, r5, lr}
 800429e:	b087      	sub	sp, #28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042a0:	2208      	movs	r2, #8
 80042a2:	2100      	movs	r1, #0
 80042a4:	4668      	mov	r0, sp
 80042a6:	f001 fed5 	bl	8006054 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042aa:	2210      	movs	r2, #16
 80042ac:	2100      	movs	r1, #0
 80042ae:	a802      	add	r0, sp, #8
 80042b0:	f001 fed0 	bl	8006054 <memset>
  htim2.Instance = TIM2;
 80042b4:	2380      	movs	r3, #128	@ 0x80
 80042b6:	4c18      	ldr	r4, [pc, #96]	@ (8004318 <MX_TIM2_Init+0x7c>)
 80042b8:	05db      	lsls	r3, r3, #23
 80042ba:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 20;
 80042bc:	2314      	movs	r3, #20
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042be:	2500      	movs	r5, #0
  htim2.Init.Prescaler = 20;
 80042c0:	6063      	str	r3, [r4, #4]
  htim2.Init.Period = 999;
 80042c2:	4b16      	ldr	r3, [pc, #88]	@ (800431c <MX_TIM2_Init+0x80>)
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80042c4:	0020      	movs	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042c6:	60a5      	str	r5, [r4, #8]
  htim2.Init.Period = 999;
 80042c8:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042ca:	6125      	str	r5, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042cc:	6165      	str	r5, [r4, #20]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80042ce:	f001 fd51 	bl	8005d74 <HAL_TIM_PWM_Init>
 80042d2:	42a8      	cmp	r0, r5
 80042d4:	d001      	beq.n	80042da <MX_TIM2_Init+0x3e>
    Error_Handler();
 80042d6:	f7ff ff73 	bl	80041c0 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80042da:	4669      	mov	r1, sp
 80042dc:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042de:	9500      	str	r5, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042e0:	9501      	str	r5, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80042e2:	f001 fe8b 	bl	8005ffc <HAL_TIMEx_MasterConfigSynchronization>
 80042e6:	2800      	cmp	r0, #0
 80042e8:	d001      	beq.n	80042ee <MX_TIM2_Init+0x52>
    Error_Handler();
 80042ea:	f7ff ff69 	bl	80041c0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042ee:	2360      	movs	r3, #96	@ 0x60
 80042f0:	9302      	str	r3, [sp, #8]
  sConfigOC.Pulse = 0;
 80042f2:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80042f4:	2208      	movs	r2, #8
 80042f6:	0020      	movs	r0, r4
 80042f8:	a902      	add	r1, sp, #8
  sConfigOC.Pulse = 0;
 80042fa:	9303      	str	r3, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042fc:	9304      	str	r3, [sp, #16]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042fe:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004300:	f001 fd68 	bl	8005dd4 <HAL_TIM_PWM_ConfigChannel>
 8004304:	2800      	cmp	r0, #0
 8004306:	d001      	beq.n	800430c <MX_TIM2_Init+0x70>
    Error_Handler();
 8004308:	f7ff ff5a 	bl	80041c0 <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 800430c:	0020      	movs	r0, r4
 800430e:	f7ff ffa1 	bl	8004254 <HAL_TIM_MspPostInit>
}
 8004312:	b007      	add	sp, #28
 8004314:	bd30      	pop	{r4, r5, pc}
 8004316:	46c0      	nop			@ (mov r8, r8)
 8004318:	2000013c 	.word	0x2000013c
 800431c:	000003e7 	.word	0x000003e7

08004320 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004320:	480d      	ldr	r0, [pc, #52]	@ (8004358 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8004322:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004324:	f7ff ff64 	bl	80041f0 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004328:	480c      	ldr	r0, [pc, #48]	@ (800435c <LoopForever+0x6>)
  ldr r1, =_edata
 800432a:	490d      	ldr	r1, [pc, #52]	@ (8004360 <LoopForever+0xa>)
  ldr r2, =_sidata
 800432c:	4a0d      	ldr	r2, [pc, #52]	@ (8004364 <LoopForever+0xe>)
  movs r3, #0
 800432e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004330:	e002      	b.n	8004338 <LoopCopyDataInit>

08004332 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004332:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004334:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004336:	3304      	adds	r3, #4

08004338 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004338:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800433a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800433c:	d3f9      	bcc.n	8004332 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800433e:	4a0a      	ldr	r2, [pc, #40]	@ (8004368 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004340:	4c0a      	ldr	r4, [pc, #40]	@ (800436c <LoopForever+0x16>)
  movs r3, #0
 8004342:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004344:	e001      	b.n	800434a <LoopFillZerobss>

08004346 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004346:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004348:	3204      	adds	r2, #4

0800434a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800434a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800434c:	d3fb      	bcc.n	8004346 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800434e:	f001 fe89 	bl	8006064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004352:	f7ff fbff 	bl	8003b54 <main>

08004356 <LoopForever>:

LoopForever:
    b LoopForever
 8004356:	e7fe      	b.n	8004356 <LoopForever>
   ldr   r0, =_estack
 8004358:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800435c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004360:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8004364:	08006264 	.word	0x08006264
  ldr r2, =_sbss
 8004368:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800436c:	20000180 	.word	0x20000180

08004370 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004370:	e7fe      	b.n	8004370 <ADC1_COMP_IRQHandler>
	...

08004374 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004374:	b570      	push	{r4, r5, r6, lr}
 8004376:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004378:	20fa      	movs	r0, #250	@ 0xfa
 800437a:	4b0d      	ldr	r3, [pc, #52]	@ (80043b0 <HAL_InitTick+0x3c>)
 800437c:	0080      	lsls	r0, r0, #2
 800437e:	7819      	ldrb	r1, [r3, #0]
 8004380:	f7fb fecc 	bl	800011c <__udivsi3>
 8004384:	4c0b      	ldr	r4, [pc, #44]	@ (80043b4 <HAL_InitTick+0x40>)
 8004386:	0001      	movs	r1, r0
 8004388:	6820      	ldr	r0, [r4, #0]
 800438a:	f7fb fec7 	bl	800011c <__udivsi3>
 800438e:	f000 fbc3 	bl	8004b18 <HAL_SYSTICK_Config>
 8004392:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8004394:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004396:	2c00      	cmp	r4, #0
 8004398:	d109      	bne.n	80043ae <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800439a:	2d03      	cmp	r5, #3
 800439c:	d807      	bhi.n	80043ae <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800439e:	3802      	subs	r0, #2
 80043a0:	0022      	movs	r2, r4
 80043a2:	0029      	movs	r1, r5
 80043a4:	f000 fb8e 	bl	8004ac4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80043a8:	0020      	movs	r0, r4
 80043aa:	4b03      	ldr	r3, [pc, #12]	@ (80043b8 <HAL_InitTick+0x44>)
 80043ac:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80043ae:	bd70      	pop	{r4, r5, r6, pc}
 80043b0:	20000004 	.word	0x20000004
 80043b4:	20000000 	.word	0x20000000
 80043b8:	20000008 	.word	0x20000008

080043bc <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80043bc:	2340      	movs	r3, #64	@ 0x40
 80043be:	4a08      	ldr	r2, [pc, #32]	@ (80043e0 <HAL_Init+0x24>)
{
 80043c0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80043c2:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043c4:	2003      	movs	r0, #3
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80043c6:	430b      	orrs	r3, r1
 80043c8:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80043ca:	f7ff ffd3 	bl	8004374 <HAL_InitTick>
 80043ce:	1e04      	subs	r4, r0, #0
 80043d0:	d103      	bne.n	80043da <HAL_Init+0x1e>
    HAL_MspInit();
 80043d2:	f7ff fef7 	bl	80041c4 <HAL_MspInit>
}
 80043d6:	0020      	movs	r0, r4
 80043d8:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80043da:	2401      	movs	r4, #1
 80043dc:	e7fb      	b.n	80043d6 <HAL_Init+0x1a>
 80043de:	46c0      	nop			@ (mov r8, r8)
 80043e0:	40022000 	.word	0x40022000

080043e4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80043e4:	4a03      	ldr	r2, [pc, #12]	@ (80043f4 <HAL_IncTick+0x10>)
 80043e6:	4b04      	ldr	r3, [pc, #16]	@ (80043f8 <HAL_IncTick+0x14>)
 80043e8:	6811      	ldr	r1, [r2, #0]
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	185b      	adds	r3, r3, r1
 80043ee:	6013      	str	r3, [r2, #0]
}
 80043f0:	4770      	bx	lr
 80043f2:	46c0      	nop			@ (mov r8, r8)
 80043f4:	2000017c 	.word	0x2000017c
 80043f8:	20000004 	.word	0x20000004

080043fc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80043fc:	4b01      	ldr	r3, [pc, #4]	@ (8004404 <HAL_GetTick+0x8>)
 80043fe:	6818      	ldr	r0, [r3, #0]
}
 8004400:	4770      	bx	lr
 8004402:	46c0      	nop			@ (mov r8, r8)
 8004404:	2000017c 	.word	0x2000017c

08004408 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004408:	b570      	push	{r4, r5, r6, lr}
 800440a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800440c:	f7ff fff6 	bl	80043fc <HAL_GetTick>
 8004410:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004412:	1c63      	adds	r3, r4, #1
 8004414:	d002      	beq.n	800441c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004416:	4b04      	ldr	r3, [pc, #16]	@ (8004428 <HAL_Delay+0x20>)
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800441c:	f7ff ffee 	bl	80043fc <HAL_GetTick>
 8004420:	1b40      	subs	r0, r0, r5
 8004422:	42a0      	cmp	r0, r4
 8004424:	d3fa      	bcc.n	800441c <HAL_Delay+0x14>
  {
  }
}
 8004426:	bd70      	pop	{r4, r5, r6, pc}
 8004428:	20000004 	.word	0x20000004

0800442c <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 800442c:	2102      	movs	r1, #2
 800442e:	4a02      	ldr	r2, [pc, #8]	@ (8004438 <HAL_SuspendTick+0xc>)
 8004430:	6813      	ldr	r3, [r2, #0]
 8004432:	438b      	bics	r3, r1
 8004434:	6013      	str	r3, [r2, #0]
}
 8004436:	4770      	bx	lr
 8004438:	e000e010 	.word	0xe000e010

0800443c <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 800443c:	2302      	movs	r3, #2
 800443e:	4a02      	ldr	r2, [pc, #8]	@ (8004448 <HAL_ResumeTick+0xc>)
 8004440:	6811      	ldr	r1, [r2, #0]
 8004442:	430b      	orrs	r3, r1
 8004444:	6013      	str	r3, [r2, #0]
}
 8004446:	4770      	bx	lr
 8004448:	e000e010 	.word	0xe000e010

0800444c <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800444c:	4b08      	ldr	r3, [pc, #32]	@ (8004470 <ADC_DelayMicroSecond+0x24>)
{
 800444e:	b513      	push	{r0, r1, r4, lr}
 8004450:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8004452:	4908      	ldr	r1, [pc, #32]	@ (8004474 <ADC_DelayMicroSecond+0x28>)
 8004454:	6818      	ldr	r0, [r3, #0]
 8004456:	f7fb fe61 	bl	800011c <__udivsi3>
 800445a:	4344      	muls	r4, r0
 800445c:	9401      	str	r4, [sp, #4]

  while (waitLoopIndex != 0U)
 800445e:	9b01      	ldr	r3, [sp, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d100      	bne.n	8004466 <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  }
}
 8004464:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 8004466:	9b01      	ldr	r3, [sp, #4]
 8004468:	3b01      	subs	r3, #1
 800446a:	9301      	str	r3, [sp, #4]
 800446c:	e7f7      	b.n	800445e <ADC_DelayMicroSecond+0x12>
 800446e:	46c0      	nop			@ (mov r8, r8)
 8004470:	20000000 	.word	0x20000000
 8004474:	000f4240 	.word	0x000f4240

08004478 <ADC_ConversionStop>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8004478:	2204      	movs	r2, #4
 800447a:	6803      	ldr	r3, [r0, #0]
{
 800447c:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 800447e:	6899      	ldr	r1, [r3, #8]
{
 8004480:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8004482:	4211      	tst	r1, r2
 8004484:	d101      	bne.n	800448a <ADC_ConversionStop+0x12>
  return HAL_OK;
 8004486:	2000      	movs	r0, #0
}
 8004488:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 800448a:	6899      	ldr	r1, [r3, #8]
 800448c:	4211      	tst	r1, r2
 800448e:	d006      	beq.n	800449e <ADC_ConversionStop+0x26>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS))
 8004490:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) &&
 8004492:	0792      	lsls	r2, r2, #30
 8004494:	d403      	bmi.n	800449e <ADC_ConversionStop+0x26>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8004496:	2210      	movs	r2, #16
 8004498:	6899      	ldr	r1, [r3, #8]
 800449a:	430a      	orrs	r2, r1
 800449c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800449e:	f7ff ffad 	bl	80043fc <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80044a2:	2604      	movs	r6, #4
    tickstart = HAL_GetTick();
 80044a4:	0005      	movs	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80044a6:	6823      	ldr	r3, [r4, #0]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	4233      	tst	r3, r6
 80044ac:	d0eb      	beq.n	8004486 <ADC_ConversionStop+0xe>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80044ae:	f7ff ffa5 	bl	80043fc <HAL_GetTick>
 80044b2:	1b40      	subs	r0, r0, r5
 80044b4:	280a      	cmp	r0, #10
 80044b6:	d9f6      	bls.n	80044a6 <ADC_ConversionStop+0x2e>
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80044b8:	6823      	ldr	r3, [r4, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	4233      	tst	r3, r6
 80044be:	d0f2      	beq.n	80044a6 <ADC_ConversionStop+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044c0:	2310      	movs	r3, #16
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044c2:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80044c6:	4313      	orrs	r3, r2
 80044c8:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80044cc:	4303      	orrs	r3, r0
 80044ce:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 80044d0:	e7da      	b.n	8004488 <ADC_ConversionStop+0x10>

080044d2 <ADC_Disable>:
  if (ADC_IS_ENABLE(hadc) != RESET)
 80044d2:	2103      	movs	r1, #3
 80044d4:	6802      	ldr	r2, [r0, #0]
{
 80044d6:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80044d8:	6893      	ldr	r3, [r2, #8]
{
 80044da:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 80044dc:	400b      	ands	r3, r1
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d001      	beq.n	80044e6 <ADC_Disable+0x14>
  return HAL_OK;
 80044e2:	2000      	movs	r0, #0
}
 80044e4:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 80044e6:	6810      	ldr	r0, [r2, #0]
 80044e8:	4218      	tst	r0, r3
 80044ea:	d0fa      	beq.n	80044e2 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80044ec:	2005      	movs	r0, #5
 80044ee:	6895      	ldr	r5, [r2, #8]
 80044f0:	4005      	ands	r5, r0
 80044f2:	2d01      	cmp	r5, #1
 80044f4:	d11b      	bne.n	800452e <ADC_Disable+0x5c>
      __HAL_ADC_DISABLE(hadc);
 80044f6:	2302      	movs	r3, #2
 80044f8:	6890      	ldr	r0, [r2, #8]
 80044fa:	4303      	orrs	r3, r0
 80044fc:	6093      	str	r3, [r2, #8]
 80044fe:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 8004500:	f7ff ff7c 	bl	80043fc <HAL_GetTick>
 8004504:	0006      	movs	r6, r0
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004506:	6823      	ldr	r3, [r4, #0]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	422b      	tst	r3, r5
 800450c:	d0e9      	beq.n	80044e2 <ADC_Disable+0x10>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800450e:	f7ff ff75 	bl	80043fc <HAL_GetTick>
 8004512:	1b80      	subs	r0, r0, r6
 8004514:	280a      	cmp	r0, #10
 8004516:	d9f6      	bls.n	8004506 <ADC_Disable+0x34>
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004518:	6823      	ldr	r3, [r4, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	422b      	tst	r3, r5
 800451e:	d0f2      	beq.n	8004506 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004520:	2310      	movs	r3, #16
 8004522:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004524:	4313      	orrs	r3, r2
 8004526:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004528:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800452a:	432b      	orrs	r3, r5
 800452c:	e005      	b.n	800453a <ADC_Disable+0x68>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800452e:	2210      	movs	r2, #16
 8004530:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8004532:	430a      	orrs	r2, r1
 8004534:	6562      	str	r2, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004536:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8004538:	4313      	orrs	r3, r2
      return HAL_ERROR;
 800453a:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800453c:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 800453e:	e7d1      	b.n	80044e4 <ADC_Disable+0x12>

08004540 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004540:	2103      	movs	r1, #3
 8004542:	6803      	ldr	r3, [r0, #0]
{
 8004544:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004546:	689a      	ldr	r2, [r3, #8]
{
 8004548:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800454a:	400a      	ands	r2, r1
 800454c:	2a01      	cmp	r2, #1
 800454e:	d104      	bne.n	800455a <ADC_Enable+0x1a>
 8004550:	6819      	ldr	r1, [r3, #0]
 8004552:	4211      	tst	r1, r2
 8004554:	d001      	beq.n	800455a <ADC_Enable+0x1a>
  return HAL_OK;
 8004556:	2000      	movs	r0, #0
}
 8004558:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800455a:	6899      	ldr	r1, [r3, #8]
 800455c:	4a15      	ldr	r2, [pc, #84]	@ (80045b4 <ADC_Enable+0x74>)
 800455e:	4211      	tst	r1, r2
 8004560:	d009      	beq.n	8004576 <ADC_Enable+0x36>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004562:	2310      	movs	r3, #16
 8004564:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004566:	4313      	orrs	r3, r2
 8004568:	6563      	str	r3, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800456a:	2301      	movs	r3, #1
 800456c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800456e:	4313      	orrs	r3, r2
      return HAL_ERROR;
 8004570:	2001      	movs	r0, #1
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004572:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 8004574:	e7f0      	b.n	8004558 <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 8004576:	2501      	movs	r5, #1
 8004578:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800457a:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 800457c:	432a      	orrs	r2, r5
 800457e:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8004580:	f7ff ff64 	bl	800444c <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 8004584:	f7ff ff3a 	bl	80043fc <HAL_GetTick>
 8004588:	0006      	movs	r6, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800458a:	6823      	ldr	r3, [r4, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	422b      	tst	r3, r5
 8004590:	d1e1      	bne.n	8004556 <ADC_Enable+0x16>
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004592:	f7ff ff33 	bl	80043fc <HAL_GetTick>
 8004596:	1b80      	subs	r0, r0, r6
 8004598:	280a      	cmp	r0, #10
 800459a:	d9f6      	bls.n	800458a <ADC_Enable+0x4a>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800459c:	6823      	ldr	r3, [r4, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	422b      	tst	r3, r5
 80045a2:	d1f2      	bne.n	800458a <ADC_Enable+0x4a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045a4:	2310      	movs	r3, #16
 80045a6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80045a8:	4313      	orrs	r3, r2
 80045aa:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80045ae:	432b      	orrs	r3, r5
 80045b0:	e7de      	b.n	8004570 <ADC_Enable+0x30>
 80045b2:	46c0      	nop			@ (mov r8, r8)
 80045b4:	80000017 	.word	0x80000017

080045b8 <HAL_ADC_Init>:
{
 80045b8:	b570      	push	{r4, r5, r6, lr}
 80045ba:	1e04      	subs	r4, r0, #0
  if (hadc == NULL)
 80045bc:	d016      	beq.n	80045ec <HAL_ADC_Init+0x34>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80045be:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d105      	bne.n	80045d0 <HAL_ADC_Init+0x18>
    hadc->Lock = HAL_UNLOCKED;
 80045c4:	0002      	movs	r2, r0
 80045c6:	3250      	adds	r2, #80	@ 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 80045c8:	6583      	str	r3, [r0, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 80045ca:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 80045cc:	f7fe ff64 	bl	8003498 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80045d0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80045d2:	06db      	lsls	r3, r3, #27
 80045d4:	d403      	bmi.n	80045de <HAL_ADC_Init+0x26>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80045d6:	6823      	ldr	r3, [r4, #0]
 80045d8:	689a      	ldr	r2, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80045da:	0752      	lsls	r2, r2, #29
 80045dc:	d508      	bpl.n	80045f0 <HAL_ADC_Init+0x38>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045de:	2310      	movs	r3, #16
 80045e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hadc);
 80045e2:	3450      	adds	r4, #80	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045e4:	4313      	orrs	r3, r2
 80045e6:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hadc);
 80045e8:	2300      	movs	r3, #0
 80045ea:	7023      	strb	r3, [r4, #0]
    return HAL_ERROR;
 80045ec:	2001      	movs	r0, #1
}
 80045ee:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 80045f0:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80045f2:	4a56      	ldr	r2, [pc, #344]	@ (800474c <HAL_ADC_Init+0x194>)
 80045f4:	4011      	ands	r1, r2
 80045f6:	3206      	adds	r2, #6
 80045f8:	32ff      	adds	r2, #255	@ 0xff
 80045fa:	430a      	orrs	r2, r1
 80045fc:	6562      	str	r2, [r4, #84]	@ 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 80045fe:	2203      	movs	r2, #3
 8004600:	6899      	ldr	r1, [r3, #8]
 8004602:	4011      	ands	r1, r2
 8004604:	4a52      	ldr	r2, [pc, #328]	@ (8004750 <HAL_ADC_Init+0x198>)
 8004606:	2901      	cmp	r1, #1
 8004608:	d102      	bne.n	8004610 <HAL_ADC_Init+0x58>
 800460a:	6818      	ldr	r0, [r3, #0]
 800460c:	4208      	tst	r0, r1
 800460e:	d119      	bne.n	8004644 <HAL_ADC_Init+0x8c>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8004610:	2580      	movs	r5, #128	@ 0x80
 8004612:	6861      	ldr	r1, [r4, #4]
 8004614:	05ed      	lsls	r5, r5, #23
 8004616:	0048      	lsls	r0, r1, #1
 8004618:	0840      	lsrs	r0, r0, #1
 800461a:	42a8      	cmp	r0, r5
 800461c:	d003      	beq.n	8004626 <HAL_ADC_Init+0x6e>
 800461e:	2080      	movs	r0, #128	@ 0x80
 8004620:	0600      	lsls	r0, r0, #24
 8004622:	4281      	cmp	r1, r0
 8004624:	d176      	bne.n	8004714 <HAL_ADC_Init+0x15c>
 8004626:	6918      	ldr	r0, [r3, #16]
 8004628:	0080      	lsls	r0, r0, #2
 800462a:	0880      	lsrs	r0, r0, #2
 800462c:	6118      	str	r0, [r3, #16]
 800462e:	6918      	ldr	r0, [r3, #16]
 8004630:	4301      	orrs	r1, r0
 8004632:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8004634:	2018      	movs	r0, #24
 8004636:	68d9      	ldr	r1, [r3, #12]
 8004638:	4381      	bics	r1, r0
 800463a:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 800463c:	68d9      	ldr	r1, [r3, #12]
 800463e:	68a0      	ldr	r0, [r4, #8]
 8004640:	4301      	orrs	r1, r0
 8004642:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8004644:	6811      	ldr	r1, [r2, #0]
 8004646:	4843      	ldr	r0, [pc, #268]	@ (8004754 <HAL_ADC_Init+0x19c>)
 8004648:	4001      	ands	r1, r0
 800464a:	6011      	str	r1, [r2, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 800464c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800464e:	6810      	ldr	r0, [r2, #0]
 8004650:	0649      	lsls	r1, r1, #25
 8004652:	4301      	orrs	r1, r0
 8004654:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8004656:	2280      	movs	r2, #128	@ 0x80
 8004658:	6899      	ldr	r1, [r3, #8]
 800465a:	0552      	lsls	r2, r2, #21
 800465c:	4211      	tst	r1, r2
 800465e:	d102      	bne.n	8004666 <HAL_ADC_Init+0xae>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8004660:	6899      	ldr	r1, [r3, #8]
 8004662:	430a      	orrs	r2, r1
 8004664:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8004666:	68da      	ldr	r2, [r3, #12]
 8004668:	493b      	ldr	r1, [pc, #236]	@ (8004758 <HAL_ADC_Init+0x1a0>)
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800466a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 800466c:	400a      	ands	r2, r1
 800466e:	60da      	str	r2, [r3, #12]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004670:	1c62      	adds	r2, r4, #1
 8004672:	7fd1      	ldrb	r1, [r2, #31]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004674:	68e2      	ldr	r2, [r4, #12]
 8004676:	68d8      	ldr	r0, [r3, #12]
 8004678:	432a      	orrs	r2, r5
 800467a:	4302      	orrs	r2, r0
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800467c:	69a0      	ldr	r0, [r4, #24]
 800467e:	0380      	lsls	r0, r0, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004680:	4302      	orrs	r2, r0
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8004682:	69e0      	ldr	r0, [r4, #28]
 8004684:	03c0      	lsls	r0, r0, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004686:	4302      	orrs	r2, r0
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004688:	0348      	lsls	r0, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800468a:	4302      	orrs	r2, r0
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800468c:	0020      	movs	r0, r4
 800468e:	302c      	adds	r0, #44	@ 0x2c
 8004690:	7800      	ldrb	r0, [r0, #0]
 8004692:	0040      	lsls	r0, r0, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004694:	4302      	orrs	r2, r0
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004696:	6920      	ldr	r0, [r4, #16]
 8004698:	3802      	subs	r0, #2
 800469a:	4245      	negs	r5, r0
 800469c:	4168      	adcs	r0, r5
 800469e:	0080      	lsls	r0, r0, #2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80046a0:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80046a2:	20c2      	movs	r0, #194	@ 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80046a4:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80046a6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80046a8:	30ff      	adds	r0, #255	@ 0xff
 80046aa:	4282      	cmp	r2, r0
 80046ac:	d004      	beq.n	80046b8 <HAL_ADC_Init+0x100>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80046ae:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 80046b0:	68d8      	ldr	r0, [r3, #12]
 80046b2:	432a      	orrs	r2, r5
 80046b4:	4302      	orrs	r2, r0
 80046b6:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80046b8:	1ca2      	adds	r2, r4, #2
 80046ba:	7fd2      	ldrb	r2, [r2, #31]
 80046bc:	2a01      	cmp	r2, #1
 80046be:	d106      	bne.n	80046ce <HAL_ADC_Init+0x116>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80046c0:	2900      	cmp	r1, #0
 80046c2:	d133      	bne.n	800472c <HAL_ADC_Init+0x174>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80046c4:	2280      	movs	r2, #128	@ 0x80
 80046c6:	68d9      	ldr	r1, [r3, #12]
 80046c8:	0252      	lsls	r2, r2, #9
 80046ca:	430a      	orrs	r2, r1
 80046cc:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 80046ce:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80046d0:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 80046d2:	2901      	cmp	r1, #1
 80046d4:	d132      	bne.n	800473c <HAL_ADC_Init+0x184>
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80046d6:	4821      	ldr	r0, [pc, #132]	@ (800475c <HAL_ADC_Init+0x1a4>)
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80046d8:	6c65      	ldr	r5, [r4, #68]	@ 0x44
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80046da:	4002      	ands	r2, r0
 80046dc:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80046de:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80046e0:	6918      	ldr	r0, [r3, #16]
 80046e2:	432a      	orrs	r2, r5
                              hadc->Init.Oversample.RightBitShift             |
 80046e4:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 80046e6:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80046e8:	4302      	orrs	r2, r0
 80046ea:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80046ec:	691a      	ldr	r2, [r3, #16]
 80046ee:	4311      	orrs	r1, r2
 80046f0:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80046f2:	2107      	movs	r1, #7
 80046f4:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 80046f6:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80046f8:	438a      	bics	r2, r1
 80046fa:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80046fc:	695a      	ldr	r2, [r3, #20]
 80046fe:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004700:	430a      	orrs	r2, r1
 8004702:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 8004704:	2303      	movs	r3, #3
  ADC_CLEAR_ERRORCODE(hadc);
 8004706:	65a0      	str	r0, [r4, #88]	@ 0x58
  ADC_STATE_CLR_SET(hadc->State,
 8004708:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800470a:	439a      	bics	r2, r3
 800470c:	3b02      	subs	r3, #2
 800470e:	4313      	orrs	r3, r2
 8004710:	6563      	str	r3, [r4, #84]	@ 0x54
  return HAL_OK;
 8004712:	e76c      	b.n	80045ee <HAL_ADC_Init+0x36>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8004714:	6918      	ldr	r0, [r3, #16]
 8004716:	4d12      	ldr	r5, [pc, #72]	@ (8004760 <HAL_ADC_Init+0x1a8>)
 8004718:	0080      	lsls	r0, r0, #2
 800471a:	0880      	lsrs	r0, r0, #2
 800471c:	6118      	str	r0, [r3, #16]
 800471e:	6810      	ldr	r0, [r2, #0]
 8004720:	4028      	ands	r0, r5
 8004722:	6010      	str	r0, [r2, #0]
 8004724:	6810      	ldr	r0, [r2, #0]
 8004726:	4301      	orrs	r1, r0
 8004728:	6011      	str	r1, [r2, #0]
 800472a:	e783      	b.n	8004634 <HAL_ADC_Init+0x7c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800472c:	2120      	movs	r1, #32
 800472e:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8004730:	4301      	orrs	r1, r0
 8004732:	6561      	str	r1, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004734:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8004736:	430a      	orrs	r2, r1
 8004738:	65a2      	str	r2, [r4, #88]	@ 0x58
 800473a:	e7c8      	b.n	80046ce <HAL_ADC_Init+0x116>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800473c:	2101      	movs	r1, #1
 800473e:	420a      	tst	r2, r1
 8004740:	d0d7      	beq.n	80046f2 <HAL_ADC_Init+0x13a>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8004742:	691a      	ldr	r2, [r3, #16]
 8004744:	438a      	bics	r2, r1
 8004746:	611a      	str	r2, [r3, #16]
 8004748:	e7d3      	b.n	80046f2 <HAL_ADC_Init+0x13a>
 800474a:	46c0      	nop			@ (mov r8, r8)
 800474c:	fffffefd 	.word	0xfffffefd
 8004750:	40012708 	.word	0x40012708
 8004754:	fdffffff 	.word	0xfdffffff
 8004758:	fffe0219 	.word	0xfffe0219
 800475c:	fffffc03 	.word	0xfffffc03
 8004760:	ffc3ffff 	.word	0xffc3ffff

08004764 <HAL_ADC_DeInit>:
{
 8004764:	b570      	push	{r4, r5, r6, lr}
 8004766:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004768:	2501      	movs	r5, #1
  if (hadc == NULL)
 800476a:	2800      	cmp	r0, #0
 800476c:	d011      	beq.n	8004792 <HAL_ADC_DeInit+0x2e>
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800476e:	2302      	movs	r3, #2
 8004770:	6d42      	ldr	r2, [r0, #84]	@ 0x54
 8004772:	4313      	orrs	r3, r2
 8004774:	6543      	str	r3, [r0, #84]	@ 0x54
  tmp_hal_status = ADC_ConversionStop(hadc);
 8004776:	f7ff fe7f 	bl	8004478 <ADC_ConversionStop>
 800477a:	1e05      	subs	r5, r0, #0
  if (tmp_hal_status == HAL_OK)
 800477c:	d137      	bne.n	80047ee <HAL_ADC_DeInit+0x8a>
    tmp_hal_status = ADC_Disable(hadc);
 800477e:	0020      	movs	r0, r4
 8004780:	f7ff fea7 	bl	80044d2 <ADC_Disable>
 8004784:	0005      	movs	r5, r0
    if (tmp_hal_status != HAL_ERROR)
 8004786:	2801      	cmp	r0, #1
 8004788:	d105      	bne.n	8004796 <HAL_ADC_DeInit+0x32>
{
 800478a:	2501      	movs	r5, #1
  __HAL_UNLOCK(hadc);
 800478c:	2300      	movs	r3, #0
 800478e:	3450      	adds	r4, #80	@ 0x50
 8004790:	7023      	strb	r3, [r4, #0]
}
 8004792:	0028      	movs	r0, r5
 8004794:	bd70      	pop	{r4, r5, r6, pc}
      hadc->State = HAL_ADC_STATE_READY;
 8004796:	2301      	movs	r3, #1
 8004798:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD | ADC_IT_OVR | ADC_IT_EOCAL | ADC_IT_EOS |  \
 800479a:	6823      	ldr	r3, [r4, #0]
 800479c:	4915      	ldr	r1, [pc, #84]	@ (80047f4 <HAL_ADC_DeInit+0x90>)
 800479e:	685a      	ldr	r2, [r3, #4]
    HAL_ADC_MspDeInit(hadc);
 80047a0:	0020      	movs	r0, r4
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD | ADC_IT_OVR | ADC_IT_EOCAL | ADC_IT_EOS |  \
 80047a2:	400a      	ands	r2, r1
 80047a4:	605a      	str	r2, [r3, #4]
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_EOCAL | ADC_FLAG_OVR | ADC_FLAG_EOS |  \
 80047a6:	4a14      	ldr	r2, [pc, #80]	@ (80047f8 <HAL_ADC_DeInit+0x94>)
    hadc->Instance->CR &= ~ADC_CR_ADVREGEN;
 80047a8:	4914      	ldr	r1, [pc, #80]	@ (80047fc <HAL_ADC_DeInit+0x98>)
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_EOCAL | ADC_FLAG_OVR | ADC_FLAG_EOS |  \
 80047aa:	601a      	str	r2, [r3, #0]
    hadc->Instance->CR &= ~ADC_CR_ADVREGEN;
 80047ac:	689a      	ldr	r2, [r3, #8]
 80047ae:	400a      	ands	r2, r1
 80047b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWDCH  | ADC_CFGR1_AWDEN  | ADC_CFGR1_AWDSGL | \
 80047b2:	68da      	ldr	r2, [r3, #12]
 80047b4:	4912      	ldr	r1, [pc, #72]	@ (8004800 <HAL_ADC_DeInit+0x9c>)
 80047b6:	400a      	ands	r2, r1
 80047b8:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_TOVS  | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR | \
 80047ba:	691a      	ldr	r2, [r3, #16]
 80047bc:	4911      	ldr	r1, [pc, #68]	@ (8004804 <HAL_ADC_DeInit+0xa0>)
 80047be:	400a      	ands	r2, r1
    hadc->Instance->SMPR &= ~(ADC_SMPR_SMPR);
 80047c0:	2107      	movs	r1, #7
    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_TOVS  | ADC_CFGR2_OVSS  | ADC_CFGR2_OVSR | \
 80047c2:	611a      	str	r2, [r3, #16]
    hadc->Instance->SMPR &= ~(ADC_SMPR_SMPR);
 80047c4:	695a      	ldr	r2, [r3, #20]
 80047c6:	438a      	bics	r2, r1
 80047c8:	615a      	str	r2, [r3, #20]
    hadc->Instance->TR &= ~(ADC_TR_LT | ADC_TR_HT);
 80047ca:	6a1a      	ldr	r2, [r3, #32]
 80047cc:	490e      	ldr	r1, [pc, #56]	@ (8004808 <HAL_ADC_DeInit+0xa4>)
 80047ce:	400a      	ands	r2, r1
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 80047d0:	217f      	movs	r1, #127	@ 0x7f
    hadc->Instance->TR &= ~(ADC_TR_LT | ADC_TR_HT);
 80047d2:	621a      	str	r2, [r3, #32]
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 80047d4:	33b4      	adds	r3, #180	@ 0xb4
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	438a      	bics	r2, r1
 80047da:	601a      	str	r2, [r3, #0]
    hadc->Instance->CALFACT &= ~(ADC_CALFACT_CALFACT);
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	438a      	bics	r2, r1
 80047e0:	601a      	str	r2, [r3, #0]
    HAL_ADC_MspDeInit(hadc);
 80047e2:	f7fe fe81 	bl	80034e8 <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80047e6:	2300      	movs	r3, #0
 80047e8:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->State = HAL_ADC_STATE_RESET;
 80047ea:	6563      	str	r3, [r4, #84]	@ 0x54
 80047ec:	e7ce      	b.n	800478c <HAL_ADC_DeInit+0x28>
  if (tmp_hal_status != HAL_ERROR)
 80047ee:	2801      	cmp	r0, #1
 80047f0:	d1d3      	bne.n	800479a <HAL_ADC_DeInit+0x36>
 80047f2:	e7ca      	b.n	800478a <HAL_ADC_DeInit+0x26>
 80047f4:	fffff760 	.word	0xfffff760
 80047f8:	0000089f 	.word	0x0000089f
 80047fc:	efffffff 	.word	0xefffffff
 8004800:	833e0200 	.word	0x833e0200
 8004804:	3ffffc02 	.word	0x3ffffc02
 8004808:	f000f000 	.word	0xf000f000

0800480c <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800480c:	6803      	ldr	r3, [r0, #0]
{
 800480e:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004810:	689b      	ldr	r3, [r3, #8]
{
 8004812:	0004      	movs	r4, r0
    __HAL_LOCK(hadc);
 8004814:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004816:	075b      	lsls	r3, r3, #29
 8004818:	d41a      	bmi.n	8004850 <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 800481a:	0025      	movs	r5, r4
 800481c:	3550      	adds	r5, #80	@ 0x50
 800481e:	782b      	ldrb	r3, [r5, #0]
 8004820:	2b01      	cmp	r3, #1
 8004822:	d015      	beq.n	8004850 <HAL_ADC_Start+0x44>
 8004824:	2301      	movs	r3, #1
 8004826:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004828:	69e3      	ldr	r3, [r4, #28]
 800482a:	2b01      	cmp	r3, #1
 800482c:	d111      	bne.n	8004852 <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 800482e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004830:	4b0b      	ldr	r3, [pc, #44]	@ (8004860 <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 8004832:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8004834:	401a      	ands	r2, r3
 8004836:	2380      	movs	r3, #128	@ 0x80
 8004838:	005b      	lsls	r3, r3, #1
 800483a:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800483c:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 800483e:	6563      	str	r3, [r4, #84]	@ 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8004840:	65a0      	str	r0, [r4, #88]	@ 0x58
      __HAL_UNLOCK(hadc);
 8004842:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004844:	6823      	ldr	r3, [r4, #0]
 8004846:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004848:	6899      	ldr	r1, [r3, #8]
 800484a:	3a18      	subs	r2, #24
 800484c:	430a      	orrs	r2, r1
 800484e:	609a      	str	r2, [r3, #8]
}
 8004850:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8004852:	0020      	movs	r0, r4
 8004854:	f7ff fe74 	bl	8004540 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8004858:	2800      	cmp	r0, #0
 800485a:	d0e8      	beq.n	800482e <HAL_ADC_Start+0x22>
 800485c:	e7f8      	b.n	8004850 <HAL_ADC_Start+0x44>
 800485e:	46c0      	nop			@ (mov r8, r8)
 8004860:	fffff0fe 	.word	0xfffff0fe

08004864 <HAL_ADC_Stop>:
{
 8004864:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8004866:	0006      	movs	r6, r0
 8004868:	3650      	adds	r6, #80	@ 0x50
 800486a:	7833      	ldrb	r3, [r6, #0]
{
 800486c:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 800486e:	2002      	movs	r0, #2
 8004870:	2b01      	cmp	r3, #1
 8004872:	d012      	beq.n	800489a <HAL_ADC_Stop+0x36>
 8004874:	2501      	movs	r5, #1
  tmp_hal_status = ADC_ConversionStop(hadc);
 8004876:	0020      	movs	r0, r4
  __HAL_LOCK(hadc);
 8004878:	7035      	strb	r5, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 800487a:	f7ff fdfd 	bl	8004478 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800487e:	2800      	cmp	r0, #0
 8004880:	d109      	bne.n	8004896 <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 8004882:	0020      	movs	r0, r4
 8004884:	f7ff fe25 	bl	80044d2 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8004888:	2800      	cmp	r0, #0
 800488a:	d104      	bne.n	8004896 <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 800488c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800488e:	4a03      	ldr	r2, [pc, #12]	@ (800489c <HAL_ADC_Stop+0x38>)
 8004890:	4013      	ands	r3, r2
 8004892:	431d      	orrs	r5, r3
 8004894:	6565      	str	r5, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8004896:	2300      	movs	r3, #0
 8004898:	7033      	strb	r3, [r6, #0]
}
 800489a:	bd70      	pop	{r4, r5, r6, pc}
 800489c:	fffffefe 	.word	0xfffffefe

080048a0 <HAL_ADC_PollForConversion>:
{
 80048a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80048a2:	6945      	ldr	r5, [r0, #20]
{
 80048a4:	0004      	movs	r4, r0
 80048a6:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80048a8:	2d08      	cmp	r5, #8
 80048aa:	d00d      	beq.n	80048c8 <HAL_ADC_PollForConversion+0x28>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80048ac:	6803      	ldr	r3, [r0, #0]
 80048ae:	2001      	movs	r0, #1
 80048b0:	68db      	ldr	r3, [r3, #12]
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80048b2:	250c      	movs	r5, #12
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80048b4:	4203      	tst	r3, r0
 80048b6:	d007      	beq.n	80048c8 <HAL_ADC_PollForConversion+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048b8:	2320      	movs	r3, #32
 80048ba:	6d62      	ldr	r2, [r4, #84]	@ 0x54
      __HAL_UNLOCK(hadc);
 80048bc:	3450      	adds	r4, #80	@ 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048be:	4313      	orrs	r3, r2
 80048c0:	6063      	str	r3, [r4, #4]
      __HAL_UNLOCK(hadc);
 80048c2:	2300      	movs	r3, #0
 80048c4:	7023      	strb	r3, [r4, #0]
}
 80048c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 80048c8:	f7ff fd98 	bl	80043fc <HAL_GetTick>
 80048cc:	0007      	movs	r7, r0
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80048ce:	6823      	ldr	r3, [r4, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	4215      	tst	r5, r2
 80048d4:	d023      	beq.n	800491e <HAL_ADC_PollForConversion+0x7e>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80048d6:	2280      	movs	r2, #128	@ 0x80
 80048d8:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80048da:	0092      	lsls	r2, r2, #2
 80048dc:	430a      	orrs	r2, r1
 80048de:	6562      	str	r2, [r4, #84]	@ 0x54
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80048e0:	22c0      	movs	r2, #192	@ 0xc0
 80048e2:	68d9      	ldr	r1, [r3, #12]
 80048e4:	0112      	lsls	r2, r2, #4
 80048e6:	4211      	tst	r1, r2
 80048e8:	d114      	bne.n	8004914 <HAL_ADC_PollForConversion+0x74>
      (hadc->Init.ContinuousConvMode == DISABLE))
 80048ea:	1c62      	adds	r2, r4, #1
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80048ec:	7fd2      	ldrb	r2, [r2, #31]
 80048ee:	2a00      	cmp	r2, #0
 80048f0:	d110      	bne.n	8004914 <HAL_ADC_PollForConversion+0x74>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	0712      	lsls	r2, r2, #28
 80048f6:	d50d      	bpl.n	8004914 <HAL_ADC_PollForConversion+0x74>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80048f8:	689a      	ldr	r2, [r3, #8]
 80048fa:	0752      	lsls	r2, r2, #29
 80048fc:	d427      	bmi.n	800494e <HAL_ADC_PollForConversion+0xae>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80048fe:	210c      	movs	r1, #12
 8004900:	685a      	ldr	r2, [r3, #4]
 8004902:	438a      	bics	r2, r1
 8004904:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 8004906:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8004908:	4a17      	ldr	r2, [pc, #92]	@ (8004968 <HAL_ADC_PollForConversion+0xc8>)
 800490a:	4011      	ands	r1, r2
 800490c:	3204      	adds	r2, #4
 800490e:	32ff      	adds	r2, #255	@ 0xff
 8004910:	430a      	orrs	r2, r1
 8004912:	6562      	str	r2, [r4, #84]	@ 0x54
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004914:	69a2      	ldr	r2, [r4, #24]
 8004916:	2a00      	cmp	r2, #0
 8004918:	d022      	beq.n	8004960 <HAL_ADC_PollForConversion+0xc0>
  return HAL_OK;
 800491a:	2000      	movs	r0, #0
 800491c:	e7d3      	b.n	80048c6 <HAL_ADC_PollForConversion+0x26>
    if (Timeout != HAL_MAX_DELAY)
 800491e:	1c72      	adds	r2, r6, #1
 8004920:	d0d6      	beq.n	80048d0 <HAL_ADC_PollForConversion+0x30>
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004922:	2e00      	cmp	r6, #0
 8004924:	d10d      	bne.n	8004942 <HAL_ADC_PollForConversion+0xa2>
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004926:	002a      	movs	r2, r5
 8004928:	6823      	ldr	r3, [r4, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	401a      	ands	r2, r3
 800492e:	421d      	tst	r5, r3
 8004930:	d1cd      	bne.n	80048ce <HAL_ADC_PollForConversion+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004932:	2304      	movs	r3, #4
 8004934:	6d61      	ldr	r1, [r4, #84]	@ 0x54
          __HAL_UNLOCK(hadc);
 8004936:	3450      	adds	r4, #80	@ 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004938:	430b      	orrs	r3, r1
 800493a:	6063      	str	r3, [r4, #4]
          return HAL_TIMEOUT;
 800493c:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 800493e:	7022      	strb	r2, [r4, #0]
          return HAL_TIMEOUT;
 8004940:	e7c1      	b.n	80048c6 <HAL_ADC_PollForConversion+0x26>
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004942:	f7ff fd5b 	bl	80043fc <HAL_GetTick>
 8004946:	1bc0      	subs	r0, r0, r7
 8004948:	42b0      	cmp	r0, r6
 800494a:	d8ec      	bhi.n	8004926 <HAL_ADC_PollForConversion+0x86>
 800494c:	e7bf      	b.n	80048ce <HAL_ADC_PollForConversion+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800494e:	2220      	movs	r2, #32
 8004950:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8004952:	430a      	orrs	r2, r1
 8004954:	6562      	str	r2, [r4, #84]	@ 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004956:	2201      	movs	r2, #1
 8004958:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800495a:	430a      	orrs	r2, r1
 800495c:	65a2      	str	r2, [r4, #88]	@ 0x58
 800495e:	e7d9      	b.n	8004914 <HAL_ADC_PollForConversion+0x74>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004960:	220c      	movs	r2, #12
 8004962:	601a      	str	r2, [r3, #0]
 8004964:	e7d9      	b.n	800491a <HAL_ADC_PollForConversion+0x7a>
 8004966:	46c0      	nop			@ (mov r8, r8)
 8004968:	fffffefe 	.word	0xfffffefe

0800496c <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 800496c:	6803      	ldr	r3, [r0, #0]
 800496e:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8004970:	4770      	bx	lr
	...

08004974 <HAL_ADC_ConfigChannel>:
{
 8004974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 8004976:	0004      	movs	r4, r0
 8004978:	3450      	adds	r4, #80	@ 0x50
 800497a:	7822      	ldrb	r2, [r4, #0]
{
 800497c:	0003      	movs	r3, r0
  __HAL_LOCK(hadc);
 800497e:	2002      	movs	r0, #2
 8004980:	2a01      	cmp	r2, #1
 8004982:	d00b      	beq.n	800499c <HAL_ADC_ConfigChannel+0x28>
 8004984:	3801      	subs	r0, #1
 8004986:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	6895      	ldr	r5, [r2, #8]
 800498c:	076d      	lsls	r5, r5, #29
 800498e:	d506      	bpl.n	800499e <HAL_ADC_ConfigChannel+0x2a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004990:	2220      	movs	r2, #32
 8004992:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004994:	430a      	orrs	r2, r1
 8004996:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hadc);
 8004998:	2300      	movs	r3, #0
 800499a:	7023      	strb	r3, [r4, #0]
}
 800499c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800499e:	2380      	movs	r3, #128	@ 0x80
 80049a0:	2680      	movs	r6, #128	@ 0x80
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80049a2:	680d      	ldr	r5, [r1, #0]
  if (sConfig->Rank != ADC_RANK_NONE)
 80049a4:	4f19      	ldr	r7, [pc, #100]	@ (8004a0c <HAL_ADC_ConfigChannel+0x98>)
 80049a6:	6849      	ldr	r1, [r1, #4]
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80049a8:	0368      	lsls	r0, r5, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80049aa:	02db      	lsls	r3, r3, #11
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80049ac:	0b40      	lsrs	r0, r0, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80049ae:	402b      	ands	r3, r5
 80049b0:	02b6      	lsls	r6, r6, #10
  if (sConfig->Rank != ADC_RANK_NONE)
 80049b2:	42b9      	cmp	r1, r7
 80049b4:	d018      	beq.n	80049e8 <HAL_ADC_ConfigChannel+0x74>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80049b6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80049b8:	4301      	orrs	r1, r0
 80049ba:	6291      	str	r1, [r2, #40]	@ 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d008      	beq.n	80049d2 <HAL_ADC_ConfigChannel+0x5e>
      ADC->CCR |= ADC_CCR_TSEN;
 80049c0:	2380      	movs	r3, #128	@ 0x80
 80049c2:	4a13      	ldr	r2, [pc, #76]	@ (8004a10 <HAL_ADC_ConfigChannel+0x9c>)
 80049c4:	041b      	lsls	r3, r3, #16
 80049c6:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80049c8:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;
 80049ca:	430b      	orrs	r3, r1
 80049cc:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80049ce:	f7ff fd3d 	bl	800444c <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80049d2:	4235      	tst	r5, r6
 80049d4:	d005      	beq.n	80049e2 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR |= ADC_CCR_VREFEN;
 80049d6:	2380      	movs	r3, #128	@ 0x80
 80049d8:	4a0d      	ldr	r2, [pc, #52]	@ (8004a10 <HAL_ADC_ConfigChannel+0x9c>)
 80049da:	03db      	lsls	r3, r3, #15
 80049dc:	6811      	ldr	r1, [r2, #0]
 80049de:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80049e0:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 80049e2:	2000      	movs	r0, #0
 80049e4:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 80049e6:	e7d9      	b.n	800499c <HAL_ADC_ConfigChannel+0x28>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80049e8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80049ea:	4381      	bics	r1, r0
 80049ec:	6291      	str	r1, [r2, #40]	@ 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d004      	beq.n	80049fc <HAL_ADC_ConfigChannel+0x88>
      ADC->CCR &= ~ADC_CCR_TSEN;
 80049f2:	4a07      	ldr	r2, [pc, #28]	@ (8004a10 <HAL_ADC_ConfigChannel+0x9c>)
 80049f4:	4907      	ldr	r1, [pc, #28]	@ (8004a14 <HAL_ADC_ConfigChannel+0xa0>)
 80049f6:	6813      	ldr	r3, [r2, #0]
 80049f8:	400b      	ands	r3, r1
 80049fa:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80049fc:	4235      	tst	r5, r6
 80049fe:	d0f0      	beq.n	80049e2 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8004a00:	4a03      	ldr	r2, [pc, #12]	@ (8004a10 <HAL_ADC_ConfigChannel+0x9c>)
 8004a02:	4905      	ldr	r1, [pc, #20]	@ (8004a18 <HAL_ADC_ConfigChannel+0xa4>)
 8004a04:	6813      	ldr	r3, [r2, #0]
 8004a06:	400b      	ands	r3, r1
 8004a08:	e7ea      	b.n	80049e0 <HAL_ADC_ConfigChannel+0x6c>
 8004a0a:	46c0      	nop			@ (mov r8, r8)
 8004a0c:	00001001 	.word	0x00001001
 8004a10:	40012708 	.word	0x40012708
 8004a14:	ff7fffff 	.word	0xff7fffff
 8004a18:	ffbfffff 	.word	0xffbfffff

08004a1c <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SingleDiff);

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a1e:	0005      	movs	r5, r0
 8004a20:	3550      	adds	r5, #80	@ 0x50
 8004a22:	782b      	ldrb	r3, [r5, #0]
{
 8004a24:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8004a26:	2002      	movs	r0, #2
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d047      	beq.n	8004abc <HAL_ADCEx_Calibration_Start+0xa0>
 8004a2c:	2301      	movs	r3, #1

  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004a2e:	2203      	movs	r2, #3
  __HAL_LOCK(hadc);
 8004a30:	702b      	strb	r3, [r5, #0]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004a32:	6823      	ldr	r3, [r4, #0]
 8004a34:	6898      	ldr	r0, [r3, #8]
 8004a36:	4010      	ands	r0, r2
 8004a38:	2801      	cmp	r0, #1
 8004a3a:	d109      	bne.n	8004a50 <HAL_ADCEx_Calibration_Start+0x34>
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	4202      	tst	r2, r0
 8004a40:	d006      	beq.n	8004a50 <HAL_ADCEx_Calibration_Start+0x34>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a42:	2320      	movs	r3, #32
 8004a44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004a46:	4313      	orrs	r3, r2
 8004a48:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	702b      	strb	r3, [r5, #0]

  /* Return function status */
  return tmp_hal_status;
 8004a4e:	e035      	b.n	8004abc <HAL_ADCEx_Calibration_Start+0xa0>
    ADC_STATE_CLR_SET(hadc->State,
 8004a50:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8004a52:	4a1b      	ldr	r2, [pc, #108]	@ (8004ac0 <HAL_ADCEx_Calibration_Start+0xa4>)
 8004a54:	4011      	ands	r1, r2
 8004a56:	3206      	adds	r2, #6
 8004a58:	32ff      	adds	r2, #255	@ 0xff
 8004a5a:	430a      	orrs	r2, r1
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8004a5c:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8004a5e:	6562      	str	r2, [r4, #84]	@ 0x54
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8004a60:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8004a62:	68da      	ldr	r2, [r3, #12]
 8004a64:	438a      	bics	r2, r1
 8004a66:	60da      	str	r2, [r3, #12]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8004a68:	2280      	movs	r2, #128	@ 0x80
 8004a6a:	6899      	ldr	r1, [r3, #8]
 8004a6c:	0612      	lsls	r2, r2, #24
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8004a72:	f7ff fcc3 	bl	80043fc <HAL_GetTick>
 8004a76:	0007      	movs	r7, r0
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004a78:	6823      	ldr	r3, [r4, #0]
 8004a7a:	689a      	ldr	r2, [r3, #8]
 8004a7c:	2a00      	cmp	r2, #0
 8004a7e:	db0b      	blt.n	8004a98 <HAL_ADCEx_Calibration_Start+0x7c>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8004a80:	2103      	movs	r1, #3
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8004a82:	68da      	ldr	r2, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8004a84:	400e      	ands	r6, r1
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8004a86:	4316      	orrs	r6, r2
 8004a88:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a8e:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8004a90:	438a      	bics	r2, r1
 8004a92:	4313      	orrs	r3, r2
 8004a94:	6563      	str	r3, [r4, #84]	@ 0x54
 8004a96:	e7d8      	b.n	8004a4a <HAL_ADCEx_Calibration_Start+0x2e>
      if ((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004a98:	f7ff fcb0 	bl	80043fc <HAL_GetTick>
 8004a9c:	1bc0      	subs	r0, r0, r7
 8004a9e:	280a      	cmp	r0, #10
 8004aa0:	d9ea      	bls.n	8004a78 <HAL_ADCEx_Calibration_Start+0x5c>
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8004aa2:	6823      	ldr	r3, [r4, #0]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	dae6      	bge.n	8004a78 <HAL_ADCEx_Calibration_Start+0x5c>
          ADC_STATE_CLR_SET(hadc->State,
 8004aaa:	2312      	movs	r3, #18
 8004aac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
          return HAL_ERROR;
 8004aae:	2001      	movs	r0, #1
          ADC_STATE_CLR_SET(hadc->State,
 8004ab0:	439a      	bics	r2, r3
 8004ab2:	3b02      	subs	r3, #2
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	6563      	str	r3, [r4, #84]	@ 0x54
          __HAL_UNLOCK(hadc);
 8004ab8:	2300      	movs	r3, #0
 8004aba:	702b      	strb	r3, [r5, #0]
}
 8004abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004abe:	46c0      	nop			@ (mov r8, r8)
 8004ac0:	fffffefd 	.word	0xfffffefd

08004ac4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004ac4:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ac6:	24ff      	movs	r4, #255	@ 0xff
 8004ac8:	2203      	movs	r2, #3
 8004aca:	000b      	movs	r3, r1
 8004acc:	0021      	movs	r1, r4
 8004ace:	4002      	ands	r2, r0
 8004ad0:	00d2      	lsls	r2, r2, #3
 8004ad2:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004ad4:	019b      	lsls	r3, r3, #6
 8004ad6:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ad8:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004ada:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8004adc:	2800      	cmp	r0, #0
 8004ade:	db0a      	blt.n	8004af6 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ae0:	24c0      	movs	r4, #192	@ 0xc0
 8004ae2:	4a0b      	ldr	r2, [pc, #44]	@ (8004b10 <HAL_NVIC_SetPriority+0x4c>)
 8004ae4:	0880      	lsrs	r0, r0, #2
 8004ae6:	0080      	lsls	r0, r0, #2
 8004ae8:	1880      	adds	r0, r0, r2
 8004aea:	00a4      	lsls	r4, r4, #2
 8004aec:	5902      	ldr	r2, [r0, r4]
 8004aee:	400a      	ands	r2, r1
 8004af0:	4313      	orrs	r3, r2
 8004af2:	5103      	str	r3, [r0, r4]
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8004af4:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004af6:	220f      	movs	r2, #15
 8004af8:	4010      	ands	r0, r2
 8004afa:	3808      	subs	r0, #8
 8004afc:	4a05      	ldr	r2, [pc, #20]	@ (8004b14 <HAL_NVIC_SetPriority+0x50>)
 8004afe:	0880      	lsrs	r0, r0, #2
 8004b00:	0080      	lsls	r0, r0, #2
 8004b02:	1880      	adds	r0, r0, r2
 8004b04:	69c2      	ldr	r2, [r0, #28]
 8004b06:	4011      	ands	r1, r2
 8004b08:	4319      	orrs	r1, r3
 8004b0a:	61c1      	str	r1, [r0, #28]
 8004b0c:	e7f2      	b.n	8004af4 <HAL_NVIC_SetPriority+0x30>
 8004b0e:	46c0      	nop			@ (mov r8, r8)
 8004b10:	e000e100 	.word	0xe000e100
 8004b14:	e000ed00 	.word	0xe000ed00

08004b18 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b18:	2280      	movs	r2, #128	@ 0x80
 8004b1a:	1e43      	subs	r3, r0, #1
 8004b1c:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b1e:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d20d      	bcs.n	8004b40 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b24:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b26:	4a07      	ldr	r2, [pc, #28]	@ (8004b44 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b28:	4807      	ldr	r0, [pc, #28]	@ (8004b48 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b2a:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004b2c:	6a03      	ldr	r3, [r0, #32]
 8004b2e:	0609      	lsls	r1, r1, #24
 8004b30:	021b      	lsls	r3, r3, #8
 8004b32:	0a1b      	lsrs	r3, r3, #8
 8004b34:	430b      	orrs	r3, r1
 8004b36:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b38:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b3a:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b3c:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b3e:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8004b40:	4770      	bx	lr
 8004b42:	46c0      	nop			@ (mov r8, r8)
 8004b44:	e000e010 	.word	0xe000e010
 8004b48:	e000ed00 	.word	0xe000ed00

08004b4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b4e:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8004b50:	2001      	movs	r0, #1
  if(hdma == NULL)
 8004b52:	2c00      	cmp	r4, #0
 8004b54:	d035      	beq.n	8004bc2 <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004b56:	6825      	ldr	r5, [r4, #0]
 8004b58:	4b1a      	ldr	r3, [pc, #104]	@ (8004bc4 <HAL_DMA_Init+0x78>)
 8004b5a:	2114      	movs	r1, #20
 8004b5c:	18e8      	adds	r0, r5, r3
 8004b5e:	f7fb fadd 	bl	800011c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8004b62:	4b19      	ldr	r3, [pc, #100]	@ (8004bc8 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004b64:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8004b66:	6423      	str	r3, [r4, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b68:	2302      	movs	r3, #2
 8004b6a:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004b6c:	6460      	str	r0, [r4, #68]	@ 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b6e:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004b70:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004b72:	4b16      	ldr	r3, [pc, #88]	@ (8004bcc <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004b74:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004b76:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8004b78:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b7a:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8004b7c:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b7e:	433b      	orrs	r3, r7
 8004b80:	6967      	ldr	r7, [r4, #20]
 8004b82:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b84:	69a7      	ldr	r7, [r4, #24]
 8004b86:	433b      	orrs	r3, r7
 8004b88:	69e7      	ldr	r7, [r4, #28]
 8004b8a:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b8c:	6a27      	ldr	r7, [r4, #32]
 8004b8e:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8004b90:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004b92:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004b94:	2380      	movs	r3, #128	@ 0x80
 8004b96:	01db      	lsls	r3, r3, #7
 8004b98:	4299      	cmp	r1, r3
 8004b9a:	d00c      	beq.n	8004bb6 <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004b9c:	251c      	movs	r5, #28
 8004b9e:	4028      	ands	r0, r5
 8004ba0:	3d0d      	subs	r5, #13
 8004ba2:	4085      	lsls	r5, r0
 8004ba4:	490a      	ldr	r1, [pc, #40]	@ (8004bd0 <HAL_DMA_Init+0x84>)
 8004ba6:	680b      	ldr	r3, [r1, #0]
 8004ba8:	43ab      	bics	r3, r5
 8004baa:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004bac:	6863      	ldr	r3, [r4, #4]
 8004bae:	680d      	ldr	r5, [r1, #0]
 8004bb0:	4083      	lsls	r3, r0
 8004bb2:	432b      	orrs	r3, r5
 8004bb4:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bb6:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004bb8:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bba:	63e0      	str	r0, [r4, #60]	@ 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004bbc:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8004bbe:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8004bc0:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8004bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bc4:	bffdfff8 	.word	0xbffdfff8
 8004bc8:	40020000 	.word	0x40020000
 8004bcc:	ffff800f 	.word	0xffff800f
 8004bd0:	400200a8 	.word	0x400200a8

08004bd4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004bd6:	1d44      	adds	r4, r0, #5
{
 8004bd8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8004bda:	7fe5      	ldrb	r5, [r4, #31]
 8004bdc:	2d01      	cmp	r5, #1
 8004bde:	d035      	beq.n	8004c4c <HAL_DMA_Start_IT+0x78>
 8004be0:	2501      	movs	r5, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8004be2:	1d87      	adds	r7, r0, #6
  __HAL_LOCK(hdma);
 8004be4:	77e5      	strb	r5, [r4, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8004be6:	7ffd      	ldrb	r5, [r7, #31]
 8004be8:	2600      	movs	r6, #0
 8004bea:	46ac      	mov	ip, r5
 8004bec:	4663      	mov	r3, ip
 8004bee:	b2ed      	uxtb	r5, r5
 8004bf0:	2b01      	cmp	r3, #1
 8004bf2:	d12a      	bne.n	8004c4a <HAL_DMA_Start_IT+0x76>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bf4:	2402      	movs	r4, #2
 8004bf6:	77fc      	strb	r4, [r7, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004bf8:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bfa:	63c6      	str	r6, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8004bfc:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004bfe:	331b      	adds	r3, #27
    __HAL_DMA_DISABLE(hdma);
 8004c00:	43ae      	bics	r6, r5
 8004c02:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004c04:	6c46      	ldr	r6, [r0, #68]	@ 0x44
 8004c06:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8004c08:	401e      	ands	r6, r3
 8004c0a:	40b5      	lsls	r5, r6

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004c0c:	9b01      	ldr	r3, [sp, #4]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004c0e:	607d      	str	r5, [r7, #4]
  hdma->Instance->CNDTR = DataLength;
 8004c10:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c12:	6883      	ldr	r3, [r0, #8]
 8004c14:	2b10      	cmp	r3, #16
 8004c16:	d10e      	bne.n	8004c36 <HAL_DMA_Start_IT+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004c18:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004c1a:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8004c1c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00c      	beq.n	8004c3c <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c22:	230e      	movs	r3, #14
 8004c24:	6822      	ldr	r2, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c26:	4313      	orrs	r3, r2
 8004c28:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8004c2a:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8004c2c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8004c2e:	6822      	ldr	r2, [r4, #0]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	6023      	str	r3, [r4, #0]
}
 8004c34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8004c36:	60a1      	str	r1, [r4, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8004c38:	60e2      	str	r2, [r4, #12]
 8004c3a:	e7ef      	b.n	8004c1c <HAL_DMA_Start_IT+0x48>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c3c:	2204      	movs	r2, #4
 8004c3e:	6823      	ldr	r3, [r4, #0]
 8004c40:	4393      	bics	r3, r2
 8004c42:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c44:	6822      	ldr	r2, [r4, #0]
 8004c46:	230a      	movs	r3, #10
 8004c48:	e7ed      	b.n	8004c26 <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma);
 8004c4a:	77e6      	strb	r6, [r4, #31]
  __HAL_LOCK(hdma);
 8004c4c:	2002      	movs	r0, #2
 8004c4e:	e7f1      	b.n	8004c34 <HAL_DMA_Start_IT+0x60>

08004c50 <HAL_GPIO_Init>:
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00U;
 8004c50:	2300      	movs	r3, #0
{
 8004c52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c54:	b085      	sub	sp, #20
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004c56:	680a      	ldr	r2, [r1, #0]
 8004c58:	0014      	movs	r4, r2
 8004c5a:	40dc      	lsrs	r4, r3
 8004c5c:	d101      	bne.n	8004c62 <HAL_GPIO_Init+0x12>
        EXTI->IMR = temp;
      }
    }
    position++;
  }
}
 8004c5e:	b005      	add	sp, #20
 8004c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004c62:	2501      	movs	r5, #1
 8004c64:	0014      	movs	r4, r2
 8004c66:	409d      	lsls	r5, r3
 8004c68:	402c      	ands	r4, r5
 8004c6a:	9400      	str	r4, [sp, #0]
    if (iocurrent)
 8004c6c:	422a      	tst	r2, r5
 8004c6e:	d100      	bne.n	8004c72 <HAL_GPIO_Init+0x22>
 8004c70:	e098      	b.n	8004da4 <HAL_GPIO_Init+0x154>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c72:	684a      	ldr	r2, [r1, #4]
 8004c74:	005f      	lsls	r7, r3, #1
 8004c76:	4694      	mov	ip, r2
 8004c78:	2203      	movs	r2, #3
 8004c7a:	4664      	mov	r4, ip
 8004c7c:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004c7e:	2403      	movs	r4, #3
 8004c80:	40bc      	lsls	r4, r7
 8004c82:	43e4      	mvns	r4, r4
 8004c84:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c86:	1e54      	subs	r4, r2, #1
 8004c88:	2c01      	cmp	r4, #1
 8004c8a:	d82e      	bhi.n	8004cea <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8004c8c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004c8e:	9c01      	ldr	r4, [sp, #4]
 8004c90:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c92:	68cc      	ldr	r4, [r1, #12]
 8004c94:	40bc      	lsls	r4, r7
 8004c96:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8004c98:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8004c9a:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c9c:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c9e:	43ac      	bics	r4, r5
 8004ca0:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004ca2:	4664      	mov	r4, ip
 8004ca4:	0924      	lsrs	r4, r4, #4
 8004ca6:	4034      	ands	r4, r6
 8004ca8:	409c      	lsls	r4, r3
 8004caa:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8004cac:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8004cae:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004cb0:	9c01      	ldr	r4, [sp, #4]
 8004cb2:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004cb4:	688c      	ldr	r4, [r1, #8]
 8004cb6:	40bc      	lsls	r4, r7
 8004cb8:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8004cba:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cbc:	2a02      	cmp	r2, #2
 8004cbe:	d116      	bne.n	8004cee <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004cc0:	2507      	movs	r5, #7
 8004cc2:	260f      	movs	r6, #15
 8004cc4:	401d      	ands	r5, r3
 8004cc6:	00ad      	lsls	r5, r5, #2
 8004cc8:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3U];
 8004cca:	08dc      	lsrs	r4, r3, #3
 8004ccc:	00a4      	lsls	r4, r4, #2
 8004cce:	1904      	adds	r4, r0, r4
 8004cd0:	9402      	str	r4, [sp, #8]
 8004cd2:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004cd4:	9603      	str	r6, [sp, #12]
 8004cd6:	0026      	movs	r6, r4
 8004cd8:	9c03      	ldr	r4, [sp, #12]
 8004cda:	43a6      	bics	r6, r4
 8004cdc:	0034      	movs	r4, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004cde:	690e      	ldr	r6, [r1, #16]
 8004ce0:	40ae      	lsls	r6, r5
 8004ce2:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3U] = temp;
 8004ce4:	9c02      	ldr	r4, [sp, #8]
 8004ce6:	6226      	str	r6, [r4, #32]
 8004ce8:	e001      	b.n	8004cee <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cea:	2a03      	cmp	r2, #3
 8004cec:	d1df      	bne.n	8004cae <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cee:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8004cf0:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004cf2:	9d01      	ldr	r5, [sp, #4]
 8004cf4:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cf6:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004cf8:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8004cfa:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004cfc:	4662      	mov	r2, ip
 8004cfe:	02a4      	lsls	r4, r4, #10
 8004d00:	4222      	tst	r2, r4
 8004d02:	d04f      	beq.n	8004da4 <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d04:	2501      	movs	r5, #1
 8004d06:	4c28      	ldr	r4, [pc, #160]	@ (8004da8 <HAL_GPIO_Init+0x158>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004d08:	27a0      	movs	r7, #160	@ 0xa0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d0a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004d0c:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d0e:	432a      	orrs	r2, r5
 8004d10:	6362      	str	r2, [r4, #52]	@ 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8004d12:	4a26      	ldr	r2, [pc, #152]	@ (8004dac <HAL_GPIO_Init+0x15c>)
 8004d14:	089c      	lsrs	r4, r3, #2
 8004d16:	00a4      	lsls	r4, r4, #2
 8004d18:	18a4      	adds	r4, r4, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004d1a:	220f      	movs	r2, #15
 8004d1c:	3502      	adds	r5, #2
 8004d1e:	401d      	ands	r5, r3
 8004d20:	00ad      	lsls	r5, r5, #2
 8004d22:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2U];
 8004d24:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8004d26:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004d28:	2200      	movs	r2, #0
 8004d2a:	42b8      	cmp	r0, r7
 8004d2c:	d010      	beq.n	8004d50 <HAL_GPIO_Init+0x100>
 8004d2e:	4f20      	ldr	r7, [pc, #128]	@ (8004db0 <HAL_GPIO_Init+0x160>)
 8004d30:	3201      	adds	r2, #1
 8004d32:	42b8      	cmp	r0, r7
 8004d34:	d00c      	beq.n	8004d50 <HAL_GPIO_Init+0x100>
 8004d36:	4f1f      	ldr	r7, [pc, #124]	@ (8004db4 <HAL_GPIO_Init+0x164>)
 8004d38:	3201      	adds	r2, #1
 8004d3a:	42b8      	cmp	r0, r7
 8004d3c:	d008      	beq.n	8004d50 <HAL_GPIO_Init+0x100>
 8004d3e:	4f1e      	ldr	r7, [pc, #120]	@ (8004db8 <HAL_GPIO_Init+0x168>)
 8004d40:	3201      	adds	r2, #1
 8004d42:	42b8      	cmp	r0, r7
 8004d44:	d004      	beq.n	8004d50 <HAL_GPIO_Init+0x100>
 8004d46:	4a1d      	ldr	r2, [pc, #116]	@ (8004dbc <HAL_GPIO_Init+0x16c>)
 8004d48:	1882      	adds	r2, r0, r2
 8004d4a:	1e57      	subs	r7, r2, #1
 8004d4c:	41ba      	sbcs	r2, r7
 8004d4e:	3205      	adds	r2, #5
 8004d50:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d52:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004d54:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d56:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8004d58:	4a19      	ldr	r2, [pc, #100]	@ (8004dc0 <HAL_GPIO_Init+0x170>)
        temp &= ~((uint32_t)iocurrent);
 8004d5a:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8004d5c:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8004d5e:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 8004d60:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8004d62:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004d64:	02ff      	lsls	r7, r7, #11
 8004d66:	d401      	bmi.n	8004d6c <HAL_GPIO_Init+0x11c>
        temp &= ~((uint32_t)iocurrent);
 8004d68:	0035      	movs	r5, r6
 8004d6a:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d6c:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8004d6e:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8004d70:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8004d72:	9d00      	ldr	r5, [sp, #0]
 8004d74:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d76:	02bf      	lsls	r7, r7, #10
 8004d78:	d401      	bmi.n	8004d7e <HAL_GPIO_Init+0x12e>
        temp &= ~((uint32_t)iocurrent);
 8004d7a:	0035      	movs	r5, r6
 8004d7c:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d7e:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8004d80:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8004d82:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8004d84:	9d00      	ldr	r5, [sp, #0]
 8004d86:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d88:	03bf      	lsls	r7, r7, #14
 8004d8a:	d401      	bmi.n	8004d90 <HAL_GPIO_Init+0x140>
        temp &= ~((uint32_t)iocurrent);
 8004d8c:	0035      	movs	r5, r6
 8004d8e:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d90:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8004d92:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8004d94:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8004d96:	9e00      	ldr	r6, [sp, #0]
 8004d98:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d9a:	03ff      	lsls	r7, r7, #15
 8004d9c:	d401      	bmi.n	8004da2 <HAL_GPIO_Init+0x152>
        temp &= ~((uint32_t)iocurrent);
 8004d9e:	4025      	ands	r5, r4
 8004da0:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8004da2:	6016      	str	r6, [r2, #0]
    position++;
 8004da4:	3301      	adds	r3, #1
 8004da6:	e756      	b.n	8004c56 <HAL_GPIO_Init+0x6>
 8004da8:	40021000 	.word	0x40021000
 8004dac:	40010000 	.word	0x40010000
 8004db0:	50000400 	.word	0x50000400
 8004db4:	50000800 	.word	0x50000800
 8004db8:	50000c00 	.word	0x50000c00
 8004dbc:	afffe400 	.word	0xafffe400
 8004dc0:	40010400 	.word	0x40010400

08004dc4 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00U;
 8004dc6:	2200      	movs	r2, #0
{
 8004dc8:	000f      	movs	r7, r1
 8004dca:	b085      	sub	sp, #20

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8004dcc:	003b      	movs	r3, r7
 8004dce:	40d3      	lsrs	r3, r2
 8004dd0:	d101      	bne.n	8004dd6 <HAL_GPIO_DeInit+0x12>
      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
    }
    position++;
  }
}
 8004dd2:	b005      	add	sp, #20
 8004dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Pin) & (1U << position);
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	4093      	lsls	r3, r2
 8004dda:	001c      	movs	r4, r3
 8004ddc:	9301      	str	r3, [sp, #4]
 8004dde:	403c      	ands	r4, r7
    if (iocurrent)
 8004de0:	421f      	tst	r7, r3
 8004de2:	d055      	beq.n	8004e90 <HAL_GPIO_DeInit+0xcc>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004de4:	4b2b      	ldr	r3, [pc, #172]	@ (8004e94 <HAL_GPIO_DeInit+0xd0>)
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8004de6:	2503      	movs	r5, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004de8:	0891      	lsrs	r1, r2, #2
 8004dea:	0089      	lsls	r1, r1, #2
 8004dec:	18c9      	adds	r1, r1, r3
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8004dee:	230f      	movs	r3, #15
 8004df0:	4015      	ands	r5, r2
 8004df2:	00ad      	lsls	r5, r5, #2
 8004df4:	40ab      	lsls	r3, r5
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004df6:	688e      	ldr	r6, [r1, #8]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 8004df8:	9302      	str	r3, [sp, #8]
 8004dfa:	401e      	ands	r6, r3
 8004dfc:	9603      	str	r6, [sp, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004dfe:	26a0      	movs	r6, #160	@ 0xa0
 8004e00:	2300      	movs	r3, #0
 8004e02:	05f6      	lsls	r6, r6, #23
 8004e04:	42b0      	cmp	r0, r6
 8004e06:	d013      	beq.n	8004e30 <HAL_GPIO_DeInit+0x6c>
 8004e08:	4b23      	ldr	r3, [pc, #140]	@ (8004e98 <HAL_GPIO_DeInit+0xd4>)
 8004e0a:	469c      	mov	ip, r3
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	4560      	cmp	r0, ip
 8004e10:	d00e      	beq.n	8004e30 <HAL_GPIO_DeInit+0x6c>
 8004e12:	4b22      	ldr	r3, [pc, #136]	@ (8004e9c <HAL_GPIO_DeInit+0xd8>)
 8004e14:	469c      	mov	ip, r3
 8004e16:	2302      	movs	r3, #2
 8004e18:	4560      	cmp	r0, ip
 8004e1a:	d009      	beq.n	8004e30 <HAL_GPIO_DeInit+0x6c>
 8004e1c:	4b20      	ldr	r3, [pc, #128]	@ (8004ea0 <HAL_GPIO_DeInit+0xdc>)
 8004e1e:	469c      	mov	ip, r3
 8004e20:	2303      	movs	r3, #3
 8004e22:	4560      	cmp	r0, ip
 8004e24:	d004      	beq.n	8004e30 <HAL_GPIO_DeInit+0x6c>
 8004e26:	4b1f      	ldr	r3, [pc, #124]	@ (8004ea4 <HAL_GPIO_DeInit+0xe0>)
 8004e28:	18c3      	adds	r3, r0, r3
 8004e2a:	1e5e      	subs	r6, r3, #1
 8004e2c:	41b3      	sbcs	r3, r6
 8004e2e:	3305      	adds	r3, #5
 8004e30:	40ab      	lsls	r3, r5
 8004e32:	9d03      	ldr	r5, [sp, #12]
 8004e34:	42ab      	cmp	r3, r5
 8004e36:	d110      	bne.n	8004e5a <HAL_GPIO_DeInit+0x96>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004e38:	4b1b      	ldr	r3, [pc, #108]	@ (8004ea8 <HAL_GPIO_DeInit+0xe4>)
 8004e3a:	681d      	ldr	r5, [r3, #0]
 8004e3c:	43a5      	bics	r5, r4
 8004e3e:	601d      	str	r5, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004e40:	685d      	ldr	r5, [r3, #4]
 8004e42:	43a5      	bics	r5, r4
 8004e44:	605d      	str	r5, [r3, #4]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004e46:	68dd      	ldr	r5, [r3, #12]
 8004e48:	43a5      	bics	r5, r4
 8004e4a:	60dd      	str	r5, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004e4c:	689d      	ldr	r5, [r3, #8]
 8004e4e:	43a5      	bics	r5, r4
 8004e50:	609d      	str	r5, [r3, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004e52:	688b      	ldr	r3, [r1, #8]
 8004e54:	9c02      	ldr	r4, [sp, #8]
 8004e56:	43a3      	bics	r3, r4
 8004e58:	608b      	str	r3, [r1, #8]
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8004e5a:	2403      	movs	r4, #3
 8004e5c:	0051      	lsls	r1, r2, #1
 8004e5e:	408c      	lsls	r4, r1
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004e60:	2107      	movs	r1, #7
 8004e62:	260f      	movs	r6, #15
 8004e64:	4011      	ands	r1, r2
 8004e66:	0089      	lsls	r1, r1, #2
 8004e68:	408e      	lsls	r6, r1
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8004e6a:	6803      	ldr	r3, [r0, #0]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8004e6c:	9901      	ldr	r1, [sp, #4]
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8004e6e:	4323      	orrs	r3, r4
 8004e70:	6003      	str	r3, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004e72:	08d3      	lsrs	r3, r2, #3
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	18c3      	adds	r3, r0, r3
 8004e78:	6a1d      	ldr	r5, [r3, #32]
 8004e7a:	43b5      	bics	r5, r6
 8004e7c:	621d      	str	r5, [r3, #32]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e7e:	68c3      	ldr	r3, [r0, #12]
 8004e80:	43a3      	bics	r3, r4
 8004e82:	60c3      	str	r3, [r0, #12]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 8004e84:	6843      	ldr	r3, [r0, #4]
 8004e86:	438b      	bics	r3, r1
 8004e88:	6043      	str	r3, [r0, #4]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004e8a:	6883      	ldr	r3, [r0, #8]
 8004e8c:	43a3      	bics	r3, r4
 8004e8e:	6083      	str	r3, [r0, #8]
    position++;
 8004e90:	3201      	adds	r2, #1
 8004e92:	e79b      	b.n	8004dcc <HAL_GPIO_DeInit+0x8>
 8004e94:	40010000 	.word	0x40010000
 8004e98:	50000400 	.word	0x50000400
 8004e9c:	50000800 	.word	0x50000800
 8004ea0:	50000c00 	.word	0x50000c00
 8004ea4:	afffe400 	.word	0xafffe400
 8004ea8:	40010400 	.word	0x40010400

08004eac <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004eac:	6900      	ldr	r0, [r0, #16]
 8004eae:	4008      	ands	r0, r1
 8004eb0:	1e43      	subs	r3, r0, #1
 8004eb2:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8004eb4:	b2c0      	uxtb	r0, r0
}
 8004eb6:	4770      	bx	lr

08004eb8 <LPTIM_WaitForFlag>:
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
  HAL_StatusTypeDef result = HAL_OK;
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8004eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8004eec <LPTIM_WaitForFlag+0x34>)
{
 8004eba:	b570      	push	{r4, r5, r6, lr}
 8004ebc:	0005      	movs	r5, r0
 8004ebe:	000c      	movs	r4, r1
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8004ec0:	6818      	ldr	r0, [r3, #0]
 8004ec2:	490b      	ldr	r1, [pc, #44]	@ (8004ef0 <LPTIM_WaitForFlag+0x38>)
 8004ec4:	f7fb f92a 	bl	800011c <__udivsi3>
 8004ec8:	23fa      	movs	r3, #250	@ 0xfa
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	4343      	muls	r3, r0
    count--;
    if (count == 0UL)
    {
      result = HAL_TIMEOUT;
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8004ece:	6829      	ldr	r1, [r5, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8004ed0:	2000      	movs	r0, #0
      result = HAL_TIMEOUT;
 8004ed2:	2503      	movs	r5, #3
    count--;
 8004ed4:	3b01      	subs	r3, #1
    if (count == 0UL)
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d100      	bne.n	8004edc <LPTIM_WaitForFlag+0x24>
      result = HAL_TIMEOUT;
 8004eda:	0028      	movs	r0, r5
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8004edc:	680a      	ldr	r2, [r1, #0]
 8004ede:	4022      	ands	r2, r4
 8004ee0:	42a2      	cmp	r2, r4
 8004ee2:	d001      	beq.n	8004ee8 <LPTIM_WaitForFlag+0x30>
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d1f5      	bne.n	8004ed4 <LPTIM_WaitForFlag+0x1c>

  return result;
}
 8004ee8:	bd70      	pop	{r4, r5, r6, pc}
 8004eea:	46c0      	nop			@ (mov r8, r8)
 8004eec:	20000000 	.word	0x20000000
 8004ef0:	00004e20 	.word	0x00004e20

08004ef4 <HAL_LPTIM_Init>:
{
 8004ef4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ef6:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004ef8:	2001      	movs	r0, #1
  if (hlptim == NULL)
 8004efa:	2c00      	cmp	r4, #0
 8004efc:	d044      	beq.n	8004f88 <HAL_LPTIM_Init+0x94>
  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8004efe:	0025      	movs	r5, r4
 8004f00:	352e      	adds	r5, #46	@ 0x2e
 8004f02:	782b      	ldrb	r3, [r5, #0]
 8004f04:	b2da      	uxtb	r2, r3
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d105      	bne.n	8004f16 <HAL_LPTIM_Init+0x22>
    hlptim->Lock = HAL_UNLOCKED;
 8004f0a:	0023      	movs	r3, r4
 8004f0c:	332d      	adds	r3, #45	@ 0x2d
    HAL_LPTIM_MspInit(hlptim);
 8004f0e:	0020      	movs	r0, r4
    hlptim->Lock = HAL_UNLOCKED;
 8004f10:	701a      	strb	r2, [r3, #0]
    HAL_LPTIM_MspInit(hlptim);
 8004f12:	f7fe fb5b 	bl	80035cc <HAL_LPTIM_MspInit>
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004f16:	2302      	movs	r3, #2
 8004f18:	702b      	strb	r3, [r5, #0]
  tmpcfgr = hlptim->Instance->CFGR;
 8004f1a:	6826      	ldr	r6, [r4, #0]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004f1c:	6861      	ldr	r1, [r4, #4]
  tmpcfgr = hlptim->Instance->CFGR;
 8004f1e:	68f3      	ldr	r3, [r6, #12]
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004f20:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004f22:	2901      	cmp	r1, #1
 8004f24:	d003      	beq.n	8004f2e <HAL_LPTIM_Init+0x3a>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004f26:	2280      	movs	r2, #128	@ 0x80
 8004f28:	0412      	lsls	r2, r2, #16
 8004f2a:	4290      	cmp	r0, r2
 8004f2c:	d101      	bne.n	8004f32 <HAL_LPTIM_Init+0x3e>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8004f2e:	221e      	movs	r2, #30
 8004f30:	4393      	bics	r3, r2
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004f32:	6962      	ldr	r2, [r4, #20]
 8004f34:	4f18      	ldr	r7, [pc, #96]	@ (8004f98 <HAL_LPTIM_Init+0xa4>)
 8004f36:	42ba      	cmp	r2, r7
 8004f38:	d001      	beq.n	8004f3e <HAL_LPTIM_Init+0x4a>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8004f3a:	4f18      	ldr	r7, [pc, #96]	@ (8004f9c <HAL_LPTIM_Init+0xa8>)
 8004f3c:	403b      	ands	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8004f3e:	4f18      	ldr	r7, [pc, #96]	@ (8004fa0 <HAL_LPTIM_Init+0xac>)
 8004f40:	401f      	ands	r7, r3
              hlptim->Init.UpdateMode      |
 8004f42:	68a3      	ldr	r3, [r4, #8]
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8004f44:	9701      	str	r7, [sp, #4]
              hlptim->Init.UpdateMode      |
 8004f46:	469c      	mov	ip, r3
 8004f48:	000b      	movs	r3, r1
 8004f4a:	4667      	mov	r7, ip
 8004f4c:	4303      	orrs	r3, r0
 8004f4e:	431f      	orrs	r7, r3
 8004f50:	6a23      	ldr	r3, [r4, #32]
 8004f52:	433b      	orrs	r3, r7
 8004f54:	6a67      	ldr	r7, [r4, #36]	@ 0x24
 8004f56:	433b      	orrs	r3, r7
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004f58:	9f01      	ldr	r7, [sp, #4]
 8004f5a:	433b      	orrs	r3, r7
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8004f5c:	2900      	cmp	r1, #0
 8004f5e:	d114      	bne.n	8004f8a <HAL_LPTIM_Init+0x96>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004f60:	69e1      	ldr	r1, [r4, #28]
 8004f62:	6927      	ldr	r7, [r4, #16]
 8004f64:	4339      	orrs	r1, r7
 8004f66:	430b      	orrs	r3, r1
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004f68:	2180      	movs	r1, #128	@ 0x80
 8004f6a:	0409      	lsls	r1, r1, #16
 8004f6c:	4288      	cmp	r0, r1
 8004f6e:	d00e      	beq.n	8004f8e <HAL_LPTIM_Init+0x9a>
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004f70:	4909      	ldr	r1, [pc, #36]	@ (8004f98 <HAL_LPTIM_Init+0xa4>)
 8004f72:	428a      	cmp	r2, r1
 8004f74:	d004      	beq.n	8004f80 <HAL_LPTIM_Init+0x8c>
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004f76:	69a1      	ldr	r1, [r4, #24]
 8004f78:	430a      	orrs	r2, r1
                hlptim->Init.Trigger.ActiveEdge |
 8004f7a:	69e1      	ldr	r1, [r4, #28]
 8004f7c:	430a      	orrs	r2, r1
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004f7e:	4313      	orrs	r3, r2
  hlptim->Instance->CFGR = tmpcfgr;
 8004f80:	60f3      	str	r3, [r6, #12]
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004f82:	2301      	movs	r3, #1
  return HAL_OK;
 8004f84:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004f86:	702b      	strb	r3, [r5, #0]
}
 8004f88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004f8a:	2901      	cmp	r1, #1
 8004f8c:	d1ec      	bne.n	8004f68 <HAL_LPTIM_Init+0x74>
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004f8e:	68e1      	ldr	r1, [r4, #12]
 8004f90:	6920      	ldr	r0, [r4, #16]
 8004f92:	4301      	orrs	r1, r0
 8004f94:	430b      	orrs	r3, r1
 8004f96:	e7eb      	b.n	8004f70 <HAL_LPTIM_Init+0x7c>
 8004f98:	0000ffff 	.word	0x0000ffff
 8004f9c:	ffff1f3f 	.word	0xffff1f3f
 8004fa0:	ff19f1fe 	.word	0xff19f1fe

08004fa4 <HAL_LPTIM_PWM_Start>:
{
 8004fa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004fa6:	0006      	movs	r6, r0
{
 8004fa8:	9201      	str	r2, [sp, #4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004faa:	2202      	movs	r2, #2
 8004fac:	362e      	adds	r6, #46	@ 0x2e
 8004fae:	7032      	strb	r2, [r6, #0]
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8004fb0:	6804      	ldr	r4, [r0, #0]
{
 8004fb2:	000b      	movs	r3, r1
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8004fb4:	68e2      	ldr	r2, [r4, #12]
 8004fb6:	4910      	ldr	r1, [pc, #64]	@ (8004ff8 <HAL_LPTIM_PWM_Start+0x54>)
  __HAL_LPTIM_ENABLE(hlptim);
 8004fb8:	2701      	movs	r7, #1
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8004fba:	400a      	ands	r2, r1
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004fbc:	2110      	movs	r1, #16
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 8004fbe:	60e2      	str	r2, [r4, #12]
  __HAL_LPTIM_ENABLE(hlptim);
 8004fc0:	6922      	ldr	r2, [r4, #16]
{
 8004fc2:	0005      	movs	r5, r0
  __HAL_LPTIM_ENABLE(hlptim);
 8004fc4:	433a      	orrs	r2, r7
 8004fc6:	6122      	str	r2, [r4, #16]
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004fc8:	6061      	str	r1, [r4, #4]
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8004fca:	61a3      	str	r3, [r4, #24]
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8004fcc:	f7ff ff74 	bl	8004eb8 <LPTIM_WaitForFlag>
 8004fd0:	2803      	cmp	r0, #3
 8004fd2:	d101      	bne.n	8004fd8 <HAL_LPTIM_PWM_Start+0x34>
    return HAL_TIMEOUT;
 8004fd4:	2003      	movs	r0, #3
}
 8004fd6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004fd8:	2108      	movs	r1, #8
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8004fda:	9b01      	ldr	r3, [sp, #4]
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004fdc:	6061      	str	r1, [r4, #4]
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8004fde:	0028      	movs	r0, r5
  __HAL_LPTIM_COMPARE_SET(hlptim, Pulse);
 8004fe0:	6163      	str	r3, [r4, #20]
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8004fe2:	f7ff ff69 	bl	8004eb8 <LPTIM_WaitForFlag>
 8004fe6:	2803      	cmp	r0, #3
 8004fe8:	d0f4      	beq.n	8004fd4 <HAL_LPTIM_PWM_Start+0x30>
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8004fea:	2304      	movs	r3, #4
 8004fec:	6922      	ldr	r2, [r4, #16]
  return HAL_OK;
 8004fee:	2000      	movs	r0, #0
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	6123      	str	r3, [r4, #16]
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004ff4:	7037      	strb	r7, [r6, #0]
  return HAL_OK;
 8004ff6:	e7ee      	b.n	8004fd6 <HAL_LPTIM_PWM_Start+0x32>
 8004ff8:	ffefffff 	.word	0xffefffff

08004ffc <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 8004ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ffe:	0005      	movs	r5, r0
 8005000:	b085      	sub	sp, #20
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005002:	f3ef 8310 	mrs	r3, PRIMASK
 8005006:	9303      	str	r3, [sp, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005008:	2301      	movs	r3, #1
 800500a:	f383 8810 	msr	PRIMASK, r3
  uint32_t tmpclksource = 0;
 800500e:	2300      	movs	r3, #0
  primask_bit = __get_PRIMASK();
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 8005010:	6804      	ldr	r4, [r0, #0]
 8005012:	4e2f      	ldr	r6, [pc, #188]	@ (80050d0 <LPTIM_Disable+0xd4>)
  uint32_t tmpclksource = 0;
 8005014:	9300      	str	r3, [sp, #0]
  switch ((uint32_t)hlptim->Instance)
 8005016:	42b4      	cmp	r4, r6
 8005018:	d105      	bne.n	8005026 <LPTIM_Disable+0x2a>
  {
    case LPTIM1_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 800501a:	4b2e      	ldr	r3, [pc, #184]	@ (80050d4 <LPTIM_Disable+0xd8>)
 800501c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800501e:	23c0      	movs	r3, #192	@ 0xc0
 8005020:	031b      	lsls	r3, r3, #12
 8005022:	401a      	ands	r2, r3
 8005024:	9200      	str	r2, [sp, #0]
    default:
      break;
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 8005026:	68a3      	ldr	r3, [r4, #8]
 8005028:	9301      	str	r3, [sp, #4]
  tmpCFGR = hlptim->Instance->CFGR;
 800502a:	68e3      	ldr	r3, [r4, #12]
  tmpCMP = hlptim->Instance->CMP;
 800502c:	6961      	ldr	r1, [r4, #20]
  tmpCFGR = hlptim->Instance->CFGR;
 800502e:	9302      	str	r3, [sp, #8]
  tmpARR = hlptim->Instance->ARR;
 8005030:	69a7      	ldr	r7, [r4, #24]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8005032:	42b4      	cmp	r4, r6
 8005034:	d109      	bne.n	800504a <LPTIM_Disable+0x4e>
  {
    case LPTIM1_BASE:
      __HAL_RCC_LPTIM1_FORCE_RESET();
 8005036:	2380      	movs	r3, #128	@ 0x80
 8005038:	4a26      	ldr	r2, [pc, #152]	@ (80050d4 <LPTIM_Disable+0xd8>)
 800503a:	061b      	lsls	r3, r3, #24
 800503c:	6a90      	ldr	r0, [r2, #40]	@ 0x28
 800503e:	4303      	orrs	r3, r0
 8005040:	6293      	str	r3, [r2, #40]	@ 0x28
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8005042:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8005044:	005b      	lsls	r3, r3, #1
 8005046:	085b      	lsrs	r3, r3, #1
 8005048:	6293      	str	r3, [r2, #40]	@ 0x28
    default:
      break;
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 800504a:	000b      	movs	r3, r1
 800504c:	433b      	orrs	r3, r7
 800504e:	d032      	beq.n	80050b6 <LPTIM_Disable+0xba>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8005050:	42b4      	cmp	r4, r6
 8005052:	d104      	bne.n	800505e <LPTIM_Disable+0x62>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8005054:	4a1f      	ldr	r2, [pc, #124]	@ (80050d4 <LPTIM_Disable+0xd8>)
 8005056:	4820      	ldr	r0, [pc, #128]	@ (80050d8 <LPTIM_Disable+0xdc>)
 8005058:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800505a:	4003      	ands	r3, r0
 800505c:	64d3      	str	r3, [r2, #76]	@ 0x4c
        break;
      default:
        break;
    }

    if (tmpCMP != 0UL)
 800505e:	2900      	cmp	r1, #0
 8005060:	d00f      	beq.n	8005082 <LPTIM_Disable+0x86>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005062:	2301      	movs	r3, #1
 8005064:	6922      	ldr	r2, [r4, #16]
      hlptim->Instance->CMP = tmpCMP;

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8005066:	0028      	movs	r0, r5
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005068:	4313      	orrs	r3, r2
 800506a:	6123      	str	r3, [r4, #16]
      hlptim->Instance->CMP = tmpCMP;
 800506c:	6161      	str	r1, [r4, #20]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800506e:	2108      	movs	r1, #8
 8005070:	f7ff ff22 	bl	8004eb8 <LPTIM_WaitForFlag>
 8005074:	2803      	cmp	r0, #3
 8005076:	d102      	bne.n	800507e <LPTIM_Disable+0x82>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8005078:	002b      	movs	r3, r5
 800507a:	332e      	adds	r3, #46	@ 0x2e
 800507c:	7018      	strb	r0, [r3, #0]
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800507e:	2308      	movs	r3, #8
 8005080:	6063      	str	r3, [r4, #4]
    }

    if (tmpARR != 0UL)
 8005082:	2f00      	cmp	r7, #0
 8005084:	d00e      	beq.n	80050a4 <LPTIM_Disable+0xa8>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8005086:	2301      	movs	r3, #1
 8005088:	6922      	ldr	r2, [r4, #16]
      hlptim->Instance->ARR = tmpARR;

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 800508a:	2110      	movs	r1, #16
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 800508c:	4313      	orrs	r3, r2
 800508e:	6123      	str	r3, [r4, #16]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005090:	0028      	movs	r0, r5
      hlptim->Instance->ARR = tmpARR;
 8005092:	61a7      	str	r7, [r4, #24]
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005094:	f7ff ff10 	bl	8004eb8 <LPTIM_WaitForFlag>
 8005098:	2803      	cmp	r0, #3
 800509a:	d101      	bne.n	80050a0 <LPTIM_Disable+0xa4>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800509c:	352e      	adds	r5, #46	@ 0x2e
 800509e:	7028      	strb	r0, [r5, #0]
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80050a0:	2310      	movs	r3, #16
 80050a2:	6063      	str	r3, [r4, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 80050a4:	42b4      	cmp	r4, r6
 80050a6:	d106      	bne.n	80050b6 <LPTIM_Disable+0xba>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 80050a8:	4a0a      	ldr	r2, [pc, #40]	@ (80050d4 <LPTIM_Disable+0xd8>)
 80050aa:	490b      	ldr	r1, [pc, #44]	@ (80050d8 <LPTIM_Disable+0xdc>)
 80050ac:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80050ae:	400b      	ands	r3, r1
 80050b0:	9900      	ldr	r1, [sp, #0]
 80050b2:	430b      	orrs	r3, r1
 80050b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
        break;
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 80050b6:	2201      	movs	r2, #1
 80050b8:	6923      	ldr	r3, [r4, #16]
 80050ba:	4393      	bics	r3, r2
 80050bc:	6123      	str	r3, [r4, #16]
  hlptim->Instance->IER = tmpIER;
 80050be:	9b01      	ldr	r3, [sp, #4]
 80050c0:	60a3      	str	r3, [r4, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 80050c2:	9b02      	ldr	r3, [sp, #8]
 80050c4:	60e3      	str	r3, [r4, #12]
 80050c6:	9b03      	ldr	r3, [sp, #12]
 80050c8:	f383 8810 	msr	PRIMASK, r3

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80050cc:	b005      	add	sp, #20
 80050ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050d0:	40007c00 	.word	0x40007c00
 80050d4:	40021000 	.word	0x40021000
 80050d8:	fff3ffff 	.word	0xfff3ffff

080050dc <HAL_LPTIM_PWM_Stop>:
{
 80050dc:	b510      	push	{r4, lr}
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 80050de:	0004      	movs	r4, r0
 80050e0:	2302      	movs	r3, #2
 80050e2:	342e      	adds	r4, #46	@ 0x2e
 80050e4:	7023      	strb	r3, [r4, #0]
  __HAL_LPTIM_DISABLE(hlptim);
 80050e6:	f7ff ff89 	bl	8004ffc <LPTIM_Disable>
  return hlptim->State;
 80050ea:	7823      	ldrb	r3, [r4, #0]
 80050ec:	b2d8      	uxtb	r0, r3
  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80050ee:	2b03      	cmp	r3, #3
 80050f0:	d002      	beq.n	80050f8 <HAL_LPTIM_PWM_Stop+0x1c>
  hlptim->State = HAL_LPTIM_STATE_READY;
 80050f2:	2301      	movs	r3, #1
  return HAL_OK;
 80050f4:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 80050f6:	7023      	strb	r3, [r4, #0]
}
 80050f8:	bd10      	pop	{r4, pc}
	...

080050fc <HAL_PWR_EnterSLEEPMode>:
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 80050fc:	4b17      	ldr	r3, [pc, #92]	@ (800515c <HAL_PWR_EnterSLEEPMode+0x60>)
{
 80050fe:	b5f0      	push	{r4, r5, r6, r7, lr}
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005100:	681e      	ldr	r6, [r3, #0]
{
 8005102:	0005      	movs	r5, r0
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005104:	2080      	movs	r0, #128	@ 0x80
 8005106:	0034      	movs	r4, r6
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8005108:	2701      	movs	r7, #1
 800510a:	4a15      	ldr	r2, [pc, #84]	@ (8005160 <HAL_PWR_EnterSLEEPMode+0x64>)
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 800510c:	0080      	lsls	r0, r0, #2
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 800510e:	6a12      	ldr	r2, [r2, #32]
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005110:	4004      	ands	r4, r0
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8005112:	403a      	ands	r2, r7
  if((ulpbit != 0) && (vrefinbit != 0))
 8005114:	4206      	tst	r6, r0
 8005116:	d005      	beq.n	8005124 <HAL_PWR_EnterSLEEPMode+0x28>
 8005118:	2a00      	cmp	r2, #0
 800511a:	d003      	beq.n	8005124 <HAL_PWR_EnterSLEEPMode+0x28>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 800511c:	6818      	ldr	r0, [r3, #0]
 800511e:	4e11      	ldr	r6, [pc, #68]	@ (8005164 <HAL_PWR_EnterSLEEPMode+0x68>)
 8005120:	4030      	ands	r0, r6
 8005122:	6018      	str	r0, [r3, #0]

  /* Select the regulator state in Sleep mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8005124:	2603      	movs	r6, #3
  tmpreg = PWR->CR;
 8005126:	6818      	ldr	r0, [r3, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8005128:	43b0      	bics	r0, r6

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 800512a:	4328      	orrs	r0, r5

  /* Store the new value */
  PWR->CR = tmpreg;
  
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800512c:	4d0e      	ldr	r5, [pc, #56]	@ (8005168 <HAL_PWR_EnterSLEEPMode+0x6c>)
  PWR->CR = tmpreg;
 800512e:	6018      	str	r0, [r3, #0]
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8005130:	6928      	ldr	r0, [r5, #16]
 8005132:	3601      	adds	r6, #1
 8005134:	43b0      	bics	r0, r6
 8005136:	6128      	str	r0, [r5, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005138:	2901      	cmp	r1, #1
 800513a:	d10b      	bne.n	8005154 <HAL_PWR_EnterSLEEPMode+0x58>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800513c:	bf30      	wfi
    __SEV();
    __WFE();
    __WFE();
  }

  if((ulpbit != 0) && (vrefinbit != 0))
 800513e:	2c00      	cmp	r4, #0
 8005140:	d006      	beq.n	8005150 <HAL_PWR_EnterSLEEPMode+0x54>
 8005142:	2a00      	cmp	r2, #0
 8005144:	d004      	beq.n	8005150 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8005146:	2280      	movs	r2, #128	@ 0x80
 8005148:	6819      	ldr	r1, [r3, #0]
 800514a:	0092      	lsls	r2, r2, #2
 800514c:	430a      	orrs	r2, r1
 800514e:	601a      	str	r2, [r3, #0]
  }

  /* Additional NOP to ensure all pending instructions are flushed before entering low power mode */
  __NOP();
 8005150:	46c0      	nop			@ (mov r8, r8)

}
 8005152:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __SEV();
 8005154:	bf40      	sev
    __WFE();
 8005156:	bf20      	wfe
    __WFE();
 8005158:	bf20      	wfe
 800515a:	e7f0      	b.n	800513e <HAL_PWR_EnterSLEEPMode+0x42>
 800515c:	40007000 	.word	0x40007000
 8005160:	40010000 	.word	0x40010000
 8005164:	fffffdff 	.word	0xfffffdff
 8005168:	e000ed00 	.word	0xe000ed00

0800516c <HAL_PWR_EnterSTOPMode>:
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 800516c:	4b19      	ldr	r3, [pc, #100]	@ (80051d4 <HAL_PWR_EnterSTOPMode+0x68>)
{
 800516e:	b5f0      	push	{r4, r5, r6, r7, lr}
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005170:	681e      	ldr	r6, [r3, #0]
{
 8005172:	0005      	movs	r5, r0
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005174:	2080      	movs	r0, #128	@ 0x80
 8005176:	0034      	movs	r4, r6
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8005178:	2701      	movs	r7, #1
 800517a:	4a17      	ldr	r2, [pc, #92]	@ (80051d8 <HAL_PWR_EnterSTOPMode+0x6c>)
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 800517c:	0080      	lsls	r0, r0, #2
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 800517e:	6a12      	ldr	r2, [r2, #32]
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 8005180:	4004      	ands	r4, r0
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8005182:	403a      	ands	r2, r7
  if((ulpbit != 0) && (vrefinbit != 0))
 8005184:	4206      	tst	r6, r0
 8005186:	d005      	beq.n	8005194 <HAL_PWR_EnterSTOPMode+0x28>
 8005188:	2a00      	cmp	r2, #0
 800518a:	d003      	beq.n	8005194 <HAL_PWR_EnterSTOPMode+0x28>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 800518c:	6818      	ldr	r0, [r3, #0]
 800518e:	4e13      	ldr	r6, [pc, #76]	@ (80051dc <HAL_PWR_EnterSTOPMode+0x70>)
 8005190:	4030      	ands	r0, r6
 8005192:	6018      	str	r0, [r3, #0]

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8005194:	2603      	movs	r6, #3
  tmpreg = PWR->CR;
 8005196:	6818      	ldr	r0, [r3, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8005198:	43b0      	bics	r0, r6

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 800519a:	4328      	orrs	r0, r5

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800519c:	2504      	movs	r5, #4
  PWR->CR = tmpreg;
 800519e:	6018      	str	r0, [r3, #0]
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 80051a0:	480f      	ldr	r0, [pc, #60]	@ (80051e0 <HAL_PWR_EnterSTOPMode+0x74>)
 80051a2:	6906      	ldr	r6, [r0, #16]
 80051a4:	4335      	orrs	r5, r6
 80051a6:	6105      	str	r5, [r0, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80051a8:	2901      	cmp	r1, #1
 80051aa:	d10e      	bne.n	80051ca <HAL_PWR_EnterSTOPMode+0x5e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80051ac:	bf30      	wfi
    __WFE();
    __WFE();
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 80051ae:	2504      	movs	r5, #4
 80051b0:	6901      	ldr	r1, [r0, #16]
 80051b2:	43a9      	bics	r1, r5
 80051b4:	6101      	str	r1, [r0, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 80051b6:	2c00      	cmp	r4, #0
 80051b8:	d006      	beq.n	80051c8 <HAL_PWR_EnterSTOPMode+0x5c>
 80051ba:	2a00      	cmp	r2, #0
 80051bc:	d004      	beq.n	80051c8 <HAL_PWR_EnterSTOPMode+0x5c>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 80051be:	2280      	movs	r2, #128	@ 0x80
 80051c0:	6819      	ldr	r1, [r3, #0]
 80051c2:	0092      	lsls	r2, r2, #2
 80051c4:	430a      	orrs	r2, r1
 80051c6:	601a      	str	r2, [r3, #0]
  }
}
 80051c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __SEV();
 80051ca:	bf40      	sev
    __WFE();
 80051cc:	bf20      	wfe
    __WFE();
 80051ce:	bf20      	wfe
 80051d0:	e7ed      	b.n	80051ae <HAL_PWR_EnterSTOPMode+0x42>
 80051d2:	46c0      	nop			@ (mov r8, r8)
 80051d4:	40007000 	.word	0x40007000
 80051d8:	40010000 	.word	0x40010000
 80051dc:	fffffdff 	.word	0xfffffdff
 80051e0:	e000ed00 	.word	0xe000ed00

080051e4 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80051e4:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80051e6:	4b1a      	ldr	r3, [pc, #104]	@ (8005250 <HAL_RCC_GetSysClockFreq+0x6c>)
{
 80051e8:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80051ea:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 80051ec:	400a      	ands	r2, r1
 80051ee:	2a08      	cmp	r2, #8
 80051f0:	d02c      	beq.n	800524c <HAL_RCC_GetSysClockFreq+0x68>
 80051f2:	2a0c      	cmp	r2, #12
 80051f4:	d00c      	beq.n	8005210 <HAL_RCC_GetSysClockFreq+0x2c>
 80051f6:	2a04      	cmp	r2, #4
 80051f8:	d120      	bne.n	800523c <HAL_RCC_GetSysClockFreq+0x58>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80051fa:	6818      	ldr	r0, [r3, #0]
 80051fc:	2310      	movs	r3, #16
 80051fe:	4018      	ands	r0, r3
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005200:	4243      	negs	r3, r0
 8005202:	4158      	adcs	r0, r3
 8005204:	4b13      	ldr	r3, [pc, #76]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x70>)
 8005206:	4240      	negs	r0, r0
 8005208:	4018      	ands	r0, r3
 800520a:	4b13      	ldr	r3, [pc, #76]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x74>)
 800520c:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 800520e:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005210:	4812      	ldr	r0, [pc, #72]	@ (800525c <HAL_RCC_GetSysClockFreq+0x78>)
 8005212:	028a      	lsls	r2, r1, #10
 8005214:	0f12      	lsrs	r2, r2, #28
 8005216:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005218:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800521a:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800521c:	0f89      	lsrs	r1, r1, #30
 800521e:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005220:	03c0      	lsls	r0, r0, #15
 8005222:	d504      	bpl.n	800522e <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8005224:	480e      	ldr	r0, [pc, #56]	@ (8005260 <HAL_RCC_GetSysClockFreq+0x7c>)
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8005226:	4350      	muls	r0, r2
 8005228:	f7fa ff78 	bl	800011c <__udivsi3>
 800522c:	e7ef      	b.n	800520e <HAL_RCC_GetSysClockFreq+0x2a>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	06db      	lsls	r3, r3, #27
 8005232:	d501      	bpl.n	8005238 <HAL_RCC_GetSysClockFreq+0x54>
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8005234:	4808      	ldr	r0, [pc, #32]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x74>)
 8005236:	e7f6      	b.n	8005226 <HAL_RCC_GetSysClockFreq+0x42>
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8005238:	480a      	ldr	r0, [pc, #40]	@ (8005264 <HAL_RCC_GetSysClockFreq+0x80>)
 800523a:	e7f4      	b.n	8005226 <HAL_RCC_GetSysClockFreq+0x42>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800523c:	2080      	movs	r0, #128	@ 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800523e:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005240:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005242:	041b      	lsls	r3, r3, #16
 8005244:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005246:	3301      	adds	r3, #1
 8005248:	4098      	lsls	r0, r3
      break;
 800524a:	e7e0      	b.n	800520e <HAL_RCC_GetSysClockFreq+0x2a>
  switch (tmpreg & RCC_CFGR_SWS)
 800524c:	4804      	ldr	r0, [pc, #16]	@ (8005260 <HAL_RCC_GetSysClockFreq+0x7c>)
 800524e:	e7de      	b.n	800520e <HAL_RCC_GetSysClockFreq+0x2a>
 8005250:	40021000 	.word	0x40021000
 8005254:	00b71b00 	.word	0x00b71b00
 8005258:	003d0900 	.word	0x003d0900
 800525c:	08006238 	.word	0x08006238
 8005260:	007a1200 	.word	0x007a1200
 8005264:	00f42400 	.word	0x00f42400

08005268 <HAL_RCC_OscConfig>:
{
 8005268:	b5f0      	push	{r4, r5, r6, r7, lr}
 800526a:	0005      	movs	r5, r0
 800526c:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 800526e:	2800      	cmp	r0, #0
 8005270:	d055      	beq.n	800531e <HAL_RCC_OscConfig+0xb6>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005272:	230c      	movs	r3, #12
 8005274:	4cbc      	ldr	r4, [pc, #752]	@ (8005568 <HAL_RCC_OscConfig+0x300>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005276:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005278:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800527a:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800527c:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800527e:	2380      	movs	r3, #128	@ 0x80
 8005280:	025b      	lsls	r3, r3, #9
 8005282:	0019      	movs	r1, r3
 8005284:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005286:	07d2      	lsls	r2, r2, #31
 8005288:	d43d      	bmi.n	8005306 <HAL_RCC_OscConfig+0x9e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800528a:	682b      	ldr	r3, [r5, #0]
 800528c:	079b      	lsls	r3, r3, #30
 800528e:	d500      	bpl.n	8005292 <HAL_RCC_OscConfig+0x2a>
 8005290:	e086      	b.n	80053a0 <HAL_RCC_OscConfig+0x138>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005292:	682b      	ldr	r3, [r5, #0]
 8005294:	06db      	lsls	r3, r3, #27
 8005296:	d528      	bpl.n	80052ea <HAL_RCC_OscConfig+0x82>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005298:	2e00      	cmp	r6, #0
 800529a:	d000      	beq.n	800529e <HAL_RCC_OscConfig+0x36>
 800529c:	e0d7      	b.n	800544e <HAL_RCC_OscConfig+0x1e6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800529e:	6823      	ldr	r3, [r4, #0]
 80052a0:	059b      	lsls	r3, r3, #22
 80052a2:	d502      	bpl.n	80052aa <HAL_RCC_OscConfig+0x42>
 80052a4:	69ab      	ldr	r3, [r5, #24]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d039      	beq.n	800531e <HAL_RCC_OscConfig+0xb6>
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80052aa:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052ac:	6862      	ldr	r2, [r4, #4]
 80052ae:	49af      	ldr	r1, [pc, #700]	@ (800556c <HAL_RCC_OscConfig+0x304>)
 80052b0:	6a2b      	ldr	r3, [r5, #32]
 80052b2:	400a      	ands	r2, r1
 80052b4:	431a      	orrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80052b6:	0b5b      	lsrs	r3, r3, #13
 80052b8:	3301      	adds	r3, #1
 80052ba:	023f      	lsls	r7, r7, #8
 80052bc:	409f      	lsls	r7, r3
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80052be:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80052c0:	6861      	ldr	r1, [r4, #4]
 80052c2:	69ea      	ldr	r2, [r5, #28]
 80052c4:	0209      	lsls	r1, r1, #8
 80052c6:	0a09      	lsrs	r1, r1, #8
 80052c8:	0612      	lsls	r2, r2, #24
 80052ca:	430a      	orrs	r2, r1
 80052cc:	6062      	str	r2, [r4, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80052ce:	68e1      	ldr	r1, [r4, #12]
 80052d0:	48a7      	ldr	r0, [pc, #668]	@ (8005570 <HAL_RCC_OscConfig+0x308>)
 80052d2:	060b      	lsls	r3, r1, #24
 80052d4:	0f1b      	lsrs	r3, r3, #28
 80052d6:	5cc3      	ldrb	r3, [r0, r3]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80052d8:	4aa6      	ldr	r2, [pc, #664]	@ (8005574 <HAL_RCC_OscConfig+0x30c>)
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80052da:	40df      	lsrs	r7, r3
        status = HAL_InitTick (uwTickPrio);
 80052dc:	4ba6      	ldr	r3, [pc, #664]	@ (8005578 <HAL_RCC_OscConfig+0x310>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80052de:	6017      	str	r7, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 80052e0:	6818      	ldr	r0, [r3, #0]
 80052e2:	f7ff f847 	bl	8004374 <HAL_InitTick>
        if(status != HAL_OK)
 80052e6:	2800      	cmp	r0, #0
 80052e8:	d130      	bne.n	800534c <HAL_RCC_OscConfig+0xe4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052ea:	682b      	ldr	r3, [r5, #0]
 80052ec:	071b      	lsls	r3, r3, #28
 80052ee:	d500      	bpl.n	80052f2 <HAL_RCC_OscConfig+0x8a>
 80052f0:	e0e4      	b.n	80054bc <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052f2:	682b      	ldr	r3, [r5, #0]
 80052f4:	075b      	lsls	r3, r3, #29
 80052f6:	d500      	bpl.n	80052fa <HAL_RCC_OscConfig+0x92>
 80052f8:	e106      	b.n	8005508 <HAL_RCC_OscConfig+0x2a0>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052fa:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d000      	beq.n	8005302 <HAL_RCC_OscConfig+0x9a>
 8005300:	e18b      	b.n	800561a <HAL_RCC_OscConfig+0x3b2>
  return HAL_OK;
 8005302:	2000      	movs	r0, #0
 8005304:	e022      	b.n	800534c <HAL_RCC_OscConfig+0xe4>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005306:	2e08      	cmp	r6, #8
 8005308:	d003      	beq.n	8005312 <HAL_RCC_OscConfig+0xaa>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800530a:	2e0c      	cmp	r6, #12
 800530c:	d109      	bne.n	8005322 <HAL_RCC_OscConfig+0xba>
 800530e:	2f00      	cmp	r7, #0
 8005310:	d007      	beq.n	8005322 <HAL_RCC_OscConfig+0xba>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005312:	6823      	ldr	r3, [r4, #0]
 8005314:	039b      	lsls	r3, r3, #14
 8005316:	d5b8      	bpl.n	800528a <HAL_RCC_OscConfig+0x22>
 8005318:	686b      	ldr	r3, [r5, #4]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d1b5      	bne.n	800528a <HAL_RCC_OscConfig+0x22>
    return HAL_ERROR;
 800531e:	2001      	movs	r0, #1
 8005320:	e014      	b.n	800534c <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005322:	686a      	ldr	r2, [r5, #4]
 8005324:	428a      	cmp	r2, r1
 8005326:	d113      	bne.n	8005350 <HAL_RCC_OscConfig+0xe8>
 8005328:	6822      	ldr	r2, [r4, #0]
 800532a:	4313      	orrs	r3, r2
 800532c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800532e:	f7ff f865 	bl	80043fc <HAL_GetTick>
 8005332:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005334:	2280      	movs	r2, #128	@ 0x80
 8005336:	6823      	ldr	r3, [r4, #0]
 8005338:	0292      	lsls	r2, r2, #10
 800533a:	4213      	tst	r3, r2
 800533c:	d1a5      	bne.n	800528a <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800533e:	f7ff f85d 	bl	80043fc <HAL_GetTick>
 8005342:	9b00      	ldr	r3, [sp, #0]
 8005344:	1ac0      	subs	r0, r0, r3
 8005346:	2864      	cmp	r0, #100	@ 0x64
 8005348:	d9f4      	bls.n	8005334 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 800534a:	2003      	movs	r0, #3
}
 800534c:	b005      	add	sp, #20
 800534e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005350:	21a0      	movs	r1, #160	@ 0xa0
 8005352:	02c9      	lsls	r1, r1, #11
 8005354:	428a      	cmp	r2, r1
 8005356:	d105      	bne.n	8005364 <HAL_RCC_OscConfig+0xfc>
 8005358:	2280      	movs	r2, #128	@ 0x80
 800535a:	6821      	ldr	r1, [r4, #0]
 800535c:	02d2      	lsls	r2, r2, #11
 800535e:	430a      	orrs	r2, r1
 8005360:	6022      	str	r2, [r4, #0]
 8005362:	e7e1      	b.n	8005328 <HAL_RCC_OscConfig+0xc0>
 8005364:	6821      	ldr	r1, [r4, #0]
 8005366:	4885      	ldr	r0, [pc, #532]	@ (800557c <HAL_RCC_OscConfig+0x314>)
 8005368:	4001      	ands	r1, r0
 800536a:	6021      	str	r1, [r4, #0]
 800536c:	6821      	ldr	r1, [r4, #0]
 800536e:	400b      	ands	r3, r1
 8005370:	9303      	str	r3, [sp, #12]
 8005372:	9b03      	ldr	r3, [sp, #12]
 8005374:	4982      	ldr	r1, [pc, #520]	@ (8005580 <HAL_RCC_OscConfig+0x318>)
 8005376:	6823      	ldr	r3, [r4, #0]
 8005378:	400b      	ands	r3, r1
 800537a:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800537c:	2a00      	cmp	r2, #0
 800537e:	d1d6      	bne.n	800532e <HAL_RCC_OscConfig+0xc6>
        tickstart = HAL_GetTick();
 8005380:	f7ff f83c 	bl	80043fc <HAL_GetTick>
 8005384:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005386:	2280      	movs	r2, #128	@ 0x80
 8005388:	6823      	ldr	r3, [r4, #0]
 800538a:	0292      	lsls	r2, r2, #10
 800538c:	4213      	tst	r3, r2
 800538e:	d100      	bne.n	8005392 <HAL_RCC_OscConfig+0x12a>
 8005390:	e77b      	b.n	800528a <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005392:	f7ff f833 	bl	80043fc <HAL_GetTick>
 8005396:	9b00      	ldr	r3, [sp, #0]
 8005398:	1ac0      	subs	r0, r0, r3
 800539a:	2864      	cmp	r0, #100	@ 0x64
 800539c:	d9f3      	bls.n	8005386 <HAL_RCC_OscConfig+0x11e>
 800539e:	e7d4      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
    hsi_state = RCC_OscInitStruct->HSIState;
 80053a0:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80053a2:	2e04      	cmp	r6, #4
 80053a4:	d003      	beq.n	80053ae <HAL_RCC_OscConfig+0x146>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80053a6:	2e0c      	cmp	r6, #12
 80053a8:	d124      	bne.n	80053f4 <HAL_RCC_OscConfig+0x18c>
 80053aa:	2f00      	cmp	r7, #0
 80053ac:	d122      	bne.n	80053f4 <HAL_RCC_OscConfig+0x18c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80053ae:	6823      	ldr	r3, [r4, #0]
 80053b0:	075b      	lsls	r3, r3, #29
 80053b2:	d501      	bpl.n	80053b8 <HAL_RCC_OscConfig+0x150>
 80053b4:	2a00      	cmp	r2, #0
 80053b6:	d0b2      	beq.n	800531e <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b8:	6861      	ldr	r1, [r4, #4]
 80053ba:	692b      	ldr	r3, [r5, #16]
 80053bc:	4871      	ldr	r0, [pc, #452]	@ (8005584 <HAL_RCC_OscConfig+0x31c>)
 80053be:	021b      	lsls	r3, r3, #8
 80053c0:	4001      	ands	r1, r0
 80053c2:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80053c4:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053c6:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80053c8:	6823      	ldr	r3, [r4, #0]
 80053ca:	438b      	bics	r3, r1
 80053cc:	4313      	orrs	r3, r2
 80053ce:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80053d0:	f7ff ff08 	bl	80051e4 <HAL_RCC_GetSysClockFreq>
 80053d4:	68e3      	ldr	r3, [r4, #12]
 80053d6:	4a66      	ldr	r2, [pc, #408]	@ (8005570 <HAL_RCC_OscConfig+0x308>)
 80053d8:	061b      	lsls	r3, r3, #24
 80053da:	0f1b      	lsrs	r3, r3, #28
 80053dc:	5cd3      	ldrb	r3, [r2, r3]
 80053de:	4965      	ldr	r1, [pc, #404]	@ (8005574 <HAL_RCC_OscConfig+0x30c>)
 80053e0:	40d8      	lsrs	r0, r3
      status = HAL_InitTick (uwTickPrio);
 80053e2:	4b65      	ldr	r3, [pc, #404]	@ (8005578 <HAL_RCC_OscConfig+0x310>)
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80053e4:	6008      	str	r0, [r1, #0]
      status = HAL_InitTick (uwTickPrio);
 80053e6:	6818      	ldr	r0, [r3, #0]
 80053e8:	f7fe ffc4 	bl	8004374 <HAL_InitTick>
      if(status != HAL_OK)
 80053ec:	2800      	cmp	r0, #0
 80053ee:	d100      	bne.n	80053f2 <HAL_RCC_OscConfig+0x18a>
 80053f0:	e74f      	b.n	8005292 <HAL_RCC_OscConfig+0x2a>
 80053f2:	e7ab      	b.n	800534c <HAL_RCC_OscConfig+0xe4>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80053f4:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 80053f6:	2a00      	cmp	r2, #0
 80053f8:	d018      	beq.n	800542c <HAL_RCC_OscConfig+0x1c4>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80053fa:	2109      	movs	r1, #9
 80053fc:	438b      	bics	r3, r1
 80053fe:	4313      	orrs	r3, r2
 8005400:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8005402:	f7fe fffb 	bl	80043fc <HAL_GetTick>
 8005406:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005408:	2204      	movs	r2, #4
 800540a:	6823      	ldr	r3, [r4, #0]
 800540c:	4213      	tst	r3, r2
 800540e:	d007      	beq.n	8005420 <HAL_RCC_OscConfig+0x1b8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005410:	6862      	ldr	r2, [r4, #4]
 8005412:	692b      	ldr	r3, [r5, #16]
 8005414:	495b      	ldr	r1, [pc, #364]	@ (8005584 <HAL_RCC_OscConfig+0x31c>)
 8005416:	021b      	lsls	r3, r3, #8
 8005418:	400a      	ands	r2, r1
 800541a:	4313      	orrs	r3, r2
 800541c:	6063      	str	r3, [r4, #4]
 800541e:	e738      	b.n	8005292 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005420:	f7fe ffec 	bl	80043fc <HAL_GetTick>
 8005424:	1bc0      	subs	r0, r0, r7
 8005426:	2802      	cmp	r0, #2
 8005428:	d9ee      	bls.n	8005408 <HAL_RCC_OscConfig+0x1a0>
 800542a:	e78e      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_DISABLE();
 800542c:	2201      	movs	r2, #1
 800542e:	4393      	bics	r3, r2
 8005430:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8005432:	f7fe ffe3 	bl	80043fc <HAL_GetTick>
 8005436:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005438:	2204      	movs	r2, #4
 800543a:	6823      	ldr	r3, [r4, #0]
 800543c:	4213      	tst	r3, r2
 800543e:	d100      	bne.n	8005442 <HAL_RCC_OscConfig+0x1da>
 8005440:	e727      	b.n	8005292 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005442:	f7fe ffdb 	bl	80043fc <HAL_GetTick>
 8005446:	1bc0      	subs	r0, r0, r7
 8005448:	2802      	cmp	r0, #2
 800544a:	d9f5      	bls.n	8005438 <HAL_RCC_OscConfig+0x1d0>
 800544c:	e77d      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800544e:	69ab      	ldr	r3, [r5, #24]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d020      	beq.n	8005496 <HAL_RCC_OscConfig+0x22e>
        __HAL_RCC_MSI_ENABLE();
 8005454:	2380      	movs	r3, #128	@ 0x80
 8005456:	6822      	ldr	r2, [r4, #0]
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	4313      	orrs	r3, r2
 800545c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800545e:	f7fe ffcd 	bl	80043fc <HAL_GetTick>
 8005462:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005464:	2280      	movs	r2, #128	@ 0x80
 8005466:	6823      	ldr	r3, [r4, #0]
 8005468:	0092      	lsls	r2, r2, #2
 800546a:	4213      	tst	r3, r2
 800546c:	d00d      	beq.n	800548a <HAL_RCC_OscConfig+0x222>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800546e:	6863      	ldr	r3, [r4, #4]
 8005470:	4a3e      	ldr	r2, [pc, #248]	@ (800556c <HAL_RCC_OscConfig+0x304>)
 8005472:	4013      	ands	r3, r2
 8005474:	6a2a      	ldr	r2, [r5, #32]
 8005476:	4313      	orrs	r3, r2
 8005478:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800547a:	6862      	ldr	r2, [r4, #4]
 800547c:	69eb      	ldr	r3, [r5, #28]
 800547e:	0212      	lsls	r2, r2, #8
 8005480:	061b      	lsls	r3, r3, #24
 8005482:	0a12      	lsrs	r2, r2, #8
 8005484:	4313      	orrs	r3, r2
 8005486:	6063      	str	r3, [r4, #4]
 8005488:	e72f      	b.n	80052ea <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800548a:	f7fe ffb7 	bl	80043fc <HAL_GetTick>
 800548e:	1bc0      	subs	r0, r0, r7
 8005490:	2802      	cmp	r0, #2
 8005492:	d9e7      	bls.n	8005464 <HAL_RCC_OscConfig+0x1fc>
 8005494:	e759      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_MSI_DISABLE();
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	4a3b      	ldr	r2, [pc, #236]	@ (8005588 <HAL_RCC_OscConfig+0x320>)
 800549a:	4013      	ands	r3, r2
 800549c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800549e:	f7fe ffad 	bl	80043fc <HAL_GetTick>
 80054a2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80054a4:	2280      	movs	r2, #128	@ 0x80
 80054a6:	6823      	ldr	r3, [r4, #0]
 80054a8:	0092      	lsls	r2, r2, #2
 80054aa:	4213      	tst	r3, r2
 80054ac:	d100      	bne.n	80054b0 <HAL_RCC_OscConfig+0x248>
 80054ae:	e71c      	b.n	80052ea <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80054b0:	f7fe ffa4 	bl	80043fc <HAL_GetTick>
 80054b4:	1bc0      	subs	r0, r0, r7
 80054b6:	2802      	cmp	r0, #2
 80054b8:	d9f4      	bls.n	80054a4 <HAL_RCC_OscConfig+0x23c>
 80054ba:	e746      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80054bc:	696a      	ldr	r2, [r5, #20]
 80054be:	2301      	movs	r3, #1
 80054c0:	2a00      	cmp	r2, #0
 80054c2:	d010      	beq.n	80054e6 <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_LSI_ENABLE();
 80054c4:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80054c6:	4313      	orrs	r3, r2
 80054c8:	6523      	str	r3, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 80054ca:	f7fe ff97 	bl	80043fc <HAL_GetTick>
 80054ce:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80054d0:	2202      	movs	r2, #2
 80054d2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80054d4:	4213      	tst	r3, r2
 80054d6:	d000      	beq.n	80054da <HAL_RCC_OscConfig+0x272>
 80054d8:	e70b      	b.n	80052f2 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054da:	f7fe ff8f 	bl	80043fc <HAL_GetTick>
 80054de:	1bc0      	subs	r0, r0, r7
 80054e0:	2802      	cmp	r0, #2
 80054e2:	d9f5      	bls.n	80054d0 <HAL_RCC_OscConfig+0x268>
 80054e4:	e731      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_LSI_DISABLE();
 80054e6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80054e8:	439a      	bics	r2, r3
 80054ea:	6522      	str	r2, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 80054ec:	f7fe ff86 	bl	80043fc <HAL_GetTick>
 80054f0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80054f2:	2202      	movs	r2, #2
 80054f4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80054f6:	4213      	tst	r3, r2
 80054f8:	d100      	bne.n	80054fc <HAL_RCC_OscConfig+0x294>
 80054fa:	e6fa      	b.n	80052f2 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054fc:	f7fe ff7e 	bl	80043fc <HAL_GetTick>
 8005500:	1bc0      	subs	r0, r0, r7
 8005502:	2802      	cmp	r0, #2
 8005504:	d9f5      	bls.n	80054f2 <HAL_RCC_OscConfig+0x28a>
 8005506:	e720      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005508:	2380      	movs	r3, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 800550a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800550c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800550e:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8005510:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005512:	421a      	tst	r2, r3
 8005514:	d104      	bne.n	8005520 <HAL_RCC_OscConfig+0x2b8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005516:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005518:	4313      	orrs	r3, r2
 800551a:	63a3      	str	r3, [r4, #56]	@ 0x38
      pwrclkchanged = SET;
 800551c:	2301      	movs	r3, #1
 800551e:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005520:	2280      	movs	r2, #128	@ 0x80
 8005522:	4f1a      	ldr	r7, [pc, #104]	@ (800558c <HAL_RCC_OscConfig+0x324>)
 8005524:	0052      	lsls	r2, r2, #1
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	4213      	tst	r3, r2
 800552a:	d008      	beq.n	800553e <HAL_RCC_OscConfig+0x2d6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800552c:	2280      	movs	r2, #128	@ 0x80
 800552e:	68ab      	ldr	r3, [r5, #8]
 8005530:	0052      	lsls	r2, r2, #1
 8005532:	4293      	cmp	r3, r2
 8005534:	d12c      	bne.n	8005590 <HAL_RCC_OscConfig+0x328>
 8005536:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8005538:	4313      	orrs	r3, r2
 800553a:	6523      	str	r3, [r4, #80]	@ 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800553c:	e04d      	b.n	80055da <HAL_RCC_OscConfig+0x372>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800553e:	2280      	movs	r2, #128	@ 0x80
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	0052      	lsls	r2, r2, #1
 8005544:	4313      	orrs	r3, r2
 8005546:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8005548:	f7fe ff58 	bl	80043fc <HAL_GetTick>
 800554c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800554e:	2280      	movs	r2, #128	@ 0x80
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	0052      	lsls	r2, r2, #1
 8005554:	4213      	tst	r3, r2
 8005556:	d1e9      	bne.n	800552c <HAL_RCC_OscConfig+0x2c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005558:	f7fe ff50 	bl	80043fc <HAL_GetTick>
 800555c:	9b01      	ldr	r3, [sp, #4]
 800555e:	1ac0      	subs	r0, r0, r3
 8005560:	2864      	cmp	r0, #100	@ 0x64
 8005562:	d9f4      	bls.n	800554e <HAL_RCC_OscConfig+0x2e6>
 8005564:	e6f1      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
 8005566:	46c0      	nop			@ (mov r8, r8)
 8005568:	40021000 	.word	0x40021000
 800556c:	ffff1fff 	.word	0xffff1fff
 8005570:	08006249 	.word	0x08006249
 8005574:	20000000 	.word	0x20000000
 8005578:	20000008 	.word	0x20000008
 800557c:	fffeffff 	.word	0xfffeffff
 8005580:	fffbffff 	.word	0xfffbffff
 8005584:	ffffe0ff 	.word	0xffffe0ff
 8005588:	fffffeff 	.word	0xfffffeff
 800558c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005590:	2b00      	cmp	r3, #0
 8005592:	d116      	bne.n	80055c2 <HAL_RCC_OscConfig+0x35a>
 8005594:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8005596:	4a51      	ldr	r2, [pc, #324]	@ (80056dc <HAL_RCC_OscConfig+0x474>)
 8005598:	4013      	ands	r3, r2
 800559a:	6523      	str	r3, [r4, #80]	@ 0x50
 800559c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800559e:	4a50      	ldr	r2, [pc, #320]	@ (80056e0 <HAL_RCC_OscConfig+0x478>)
 80055a0:	4013      	ands	r3, r2
 80055a2:	6523      	str	r3, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 80055a4:	f7fe ff2a 	bl	80043fc <HAL_GetTick>
 80055a8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80055aa:	2280      	movs	r2, #128	@ 0x80
 80055ac:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80055ae:	0092      	lsls	r2, r2, #2
 80055b0:	4213      	tst	r3, r2
 80055b2:	d01a      	beq.n	80055ea <HAL_RCC_OscConfig+0x382>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055b4:	f7fe ff22 	bl	80043fc <HAL_GetTick>
 80055b8:	4b4a      	ldr	r3, [pc, #296]	@ (80056e4 <HAL_RCC_OscConfig+0x47c>)
 80055ba:	1bc0      	subs	r0, r0, r7
 80055bc:	4298      	cmp	r0, r3
 80055be:	d9f4      	bls.n	80055aa <HAL_RCC_OscConfig+0x342>
 80055c0:	e6c3      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055c2:	21a0      	movs	r1, #160	@ 0xa0
 80055c4:	00c9      	lsls	r1, r1, #3
 80055c6:	428b      	cmp	r3, r1
 80055c8:	d118      	bne.n	80055fc <HAL_RCC_OscConfig+0x394>
 80055ca:	2380      	movs	r3, #128	@ 0x80
 80055cc:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80055ce:	00db      	lsls	r3, r3, #3
 80055d0:	430b      	orrs	r3, r1
 80055d2:	6523      	str	r3, [r4, #80]	@ 0x50
 80055d4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80055d6:	431a      	orrs	r2, r3
 80055d8:	6522      	str	r2, [r4, #80]	@ 0x50
      tickstart = HAL_GetTick();
 80055da:	f7fe ff0f 	bl	80043fc <HAL_GetTick>
 80055de:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055e0:	2280      	movs	r2, #128	@ 0x80
 80055e2:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80055e4:	0092      	lsls	r2, r2, #2
 80055e6:	4213      	tst	r3, r2
 80055e8:	d010      	beq.n	800560c <HAL_RCC_OscConfig+0x3a4>
    if(pwrclkchanged == SET)
 80055ea:	9b00      	ldr	r3, [sp, #0]
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d000      	beq.n	80055f2 <HAL_RCC_OscConfig+0x38a>
 80055f0:	e683      	b.n	80052fa <HAL_RCC_OscConfig+0x92>
      __HAL_RCC_PWR_CLK_DISABLE();
 80055f2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80055f4:	4a3c      	ldr	r2, [pc, #240]	@ (80056e8 <HAL_RCC_OscConfig+0x480>)
 80055f6:	4013      	ands	r3, r2
 80055f8:	63a3      	str	r3, [r4, #56]	@ 0x38
 80055fa:	e67e      	b.n	80052fa <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055fc:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 80055fe:	4a37      	ldr	r2, [pc, #220]	@ (80056dc <HAL_RCC_OscConfig+0x474>)
 8005600:	4013      	ands	r3, r2
 8005602:	6523      	str	r3, [r4, #80]	@ 0x50
 8005604:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8005606:	4a36      	ldr	r2, [pc, #216]	@ (80056e0 <HAL_RCC_OscConfig+0x478>)
 8005608:	4013      	ands	r3, r2
 800560a:	e796      	b.n	800553a <HAL_RCC_OscConfig+0x2d2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800560c:	f7fe fef6 	bl	80043fc <HAL_GetTick>
 8005610:	4b34      	ldr	r3, [pc, #208]	@ (80056e4 <HAL_RCC_OscConfig+0x47c>)
 8005612:	1bc0      	subs	r0, r0, r7
 8005614:	4298      	cmp	r0, r3
 8005616:	d9e3      	bls.n	80055e0 <HAL_RCC_OscConfig+0x378>
 8005618:	e697      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800561a:	2e0c      	cmp	r6, #12
 800561c:	d043      	beq.n	80056a6 <HAL_RCC_OscConfig+0x43e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800561e:	4a33      	ldr	r2, [pc, #204]	@ (80056ec <HAL_RCC_OscConfig+0x484>)
 8005620:	2b02      	cmp	r3, #2
 8005622:	d12e      	bne.n	8005682 <HAL_RCC_OscConfig+0x41a>
        __HAL_RCC_PLL_DISABLE();
 8005624:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005626:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8005628:	4013      	ands	r3, r2
 800562a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800562c:	f7fe fee6 	bl	80043fc <HAL_GetTick>
 8005630:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005632:	04bf      	lsls	r7, r7, #18
 8005634:	6823      	ldr	r3, [r4, #0]
 8005636:	423b      	tst	r3, r7
 8005638:	d11d      	bne.n	8005676 <HAL_RCC_OscConfig+0x40e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800563a:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 800563c:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800563e:	68e2      	ldr	r2, [r4, #12]
 8005640:	430b      	orrs	r3, r1
 8005642:	492b      	ldr	r1, [pc, #172]	@ (80056f0 <HAL_RCC_OscConfig+0x488>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005644:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005646:	400a      	ands	r2, r1
 8005648:	4313      	orrs	r3, r2
 800564a:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800564c:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800564e:	4313      	orrs	r3, r2
 8005650:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8005652:	2380      	movs	r3, #128	@ 0x80
 8005654:	6822      	ldr	r2, [r4, #0]
 8005656:	045b      	lsls	r3, r3, #17
 8005658:	4313      	orrs	r3, r2
 800565a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800565c:	f7fe fece 	bl	80043fc <HAL_GetTick>
 8005660:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005662:	6823      	ldr	r3, [r4, #0]
 8005664:	4233      	tst	r3, r6
 8005666:	d000      	beq.n	800566a <HAL_RCC_OscConfig+0x402>
 8005668:	e64b      	b.n	8005302 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800566a:	f7fe fec7 	bl	80043fc <HAL_GetTick>
 800566e:	1b40      	subs	r0, r0, r5
 8005670:	2802      	cmp	r0, #2
 8005672:	d9f6      	bls.n	8005662 <HAL_RCC_OscConfig+0x3fa>
 8005674:	e669      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005676:	f7fe fec1 	bl	80043fc <HAL_GetTick>
 800567a:	1b80      	subs	r0, r0, r6
 800567c:	2802      	cmp	r0, #2
 800567e:	d9d9      	bls.n	8005634 <HAL_RCC_OscConfig+0x3cc>
 8005680:	e663      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_PLL_DISABLE();
 8005682:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005684:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8005686:	4013      	ands	r3, r2
 8005688:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800568a:	f7fe feb7 	bl	80043fc <HAL_GetTick>
 800568e:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005690:	04b6      	lsls	r6, r6, #18
 8005692:	6823      	ldr	r3, [r4, #0]
 8005694:	4233      	tst	r3, r6
 8005696:	d100      	bne.n	800569a <HAL_RCC_OscConfig+0x432>
 8005698:	e633      	b.n	8005302 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800569a:	f7fe feaf 	bl	80043fc <HAL_GetTick>
 800569e:	1b40      	subs	r0, r0, r5
 80056a0:	2802      	cmp	r0, #2
 80056a2:	d9f6      	bls.n	8005692 <HAL_RCC_OscConfig+0x42a>
 80056a4:	e651      	b.n	800534a <HAL_RCC_OscConfig+0xe2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d100      	bne.n	80056ac <HAL_RCC_OscConfig+0x444>
 80056aa:	e638      	b.n	800531e <HAL_RCC_OscConfig+0xb6>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056ac:	2380      	movs	r3, #128	@ 0x80
        pll_config = RCC->CFGR;
 80056ae:	68e0      	ldr	r0, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056b0:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 80056b2:	025b      	lsls	r3, r3, #9
 80056b4:	4003      	ands	r3, r0
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d000      	beq.n	80056bc <HAL_RCC_OscConfig+0x454>
 80056ba:	e630      	b.n	800531e <HAL_RCC_OscConfig+0xb6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80056bc:	23f0      	movs	r3, #240	@ 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056be:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80056c0:	039b      	lsls	r3, r3, #14
 80056c2:	4003      	ands	r3, r0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d000      	beq.n	80056ca <HAL_RCC_OscConfig+0x462>
 80056c8:	e629      	b.n	800531e <HAL_RCC_OscConfig+0xb6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80056ca:	23c0      	movs	r3, #192	@ 0xc0
 80056cc:	041b      	lsls	r3, r3, #16
 80056ce:	4018      	ands	r0, r3
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80056d0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80056d2:	1ac0      	subs	r0, r0, r3
 80056d4:	1e43      	subs	r3, r0, #1
 80056d6:	4198      	sbcs	r0, r3
 80056d8:	b2c0      	uxtb	r0, r0
 80056da:	e637      	b.n	800534c <HAL_RCC_OscConfig+0xe4>
 80056dc:	fffffeff 	.word	0xfffffeff
 80056e0:	fffffbff 	.word	0xfffffbff
 80056e4:	00001388 	.word	0x00001388
 80056e8:	efffffff 	.word	0xefffffff
 80056ec:	feffffff 	.word	0xfeffffff
 80056f0:	ff02ffff 	.word	0xff02ffff

080056f4 <HAL_RCC_ClockConfig>:
{
 80056f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056f6:	1e04      	subs	r4, r0, #0
 80056f8:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 80056fa:	d101      	bne.n	8005700 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 80056fc:	2001      	movs	r0, #1
}
 80056fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005700:	2501      	movs	r5, #1
 8005702:	4e5b      	ldr	r6, [pc, #364]	@ (8005870 <HAL_RCC_ClockConfig+0x17c>)
 8005704:	9a01      	ldr	r2, [sp, #4]
 8005706:	6833      	ldr	r3, [r6, #0]
 8005708:	402b      	ands	r3, r5
 800570a:	4293      	cmp	r3, r2
 800570c:	d331      	bcc.n	8005772 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800570e:	6822      	ldr	r2, [r4, #0]
 8005710:	0793      	lsls	r3, r2, #30
 8005712:	d443      	bmi.n	800579c <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005714:	07d2      	lsls	r2, r2, #31
 8005716:	d449      	bmi.n	80057ac <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005718:	2501      	movs	r5, #1
 800571a:	6833      	ldr	r3, [r6, #0]
 800571c:	9a01      	ldr	r2, [sp, #4]
 800571e:	402b      	ands	r3, r5
 8005720:	4293      	cmp	r3, r2
 8005722:	d909      	bls.n	8005738 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005724:	6833      	ldr	r3, [r6, #0]
 8005726:	43ab      	bics	r3, r5
 8005728:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800572a:	f7fe fe67 	bl	80043fc <HAL_GetTick>
 800572e:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005730:	6833      	ldr	r3, [r6, #0]
 8005732:	422b      	tst	r3, r5
 8005734:	d000      	beq.n	8005738 <HAL_RCC_ClockConfig+0x44>
 8005736:	e08c      	b.n	8005852 <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005738:	6822      	ldr	r2, [r4, #0]
 800573a:	4d4e      	ldr	r5, [pc, #312]	@ (8005874 <HAL_RCC_ClockConfig+0x180>)
 800573c:	0753      	lsls	r3, r2, #29
 800573e:	d500      	bpl.n	8005742 <HAL_RCC_ClockConfig+0x4e>
 8005740:	e08f      	b.n	8005862 <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005742:	0712      	lsls	r2, r2, #28
 8005744:	d506      	bpl.n	8005754 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005746:	68ea      	ldr	r2, [r5, #12]
 8005748:	6923      	ldr	r3, [r4, #16]
 800574a:	494b      	ldr	r1, [pc, #300]	@ (8005878 <HAL_RCC_ClockConfig+0x184>)
 800574c:	00db      	lsls	r3, r3, #3
 800574e:	400a      	ands	r2, r1
 8005750:	4313      	orrs	r3, r2
 8005752:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005754:	f7ff fd46 	bl	80051e4 <HAL_RCC_GetSysClockFreq>
 8005758:	68eb      	ldr	r3, [r5, #12]
 800575a:	4a48      	ldr	r2, [pc, #288]	@ (800587c <HAL_RCC_ClockConfig+0x188>)
 800575c:	061b      	lsls	r3, r3, #24
 800575e:	0f1b      	lsrs	r3, r3, #28
 8005760:	5cd3      	ldrb	r3, [r2, r3]
 8005762:	4947      	ldr	r1, [pc, #284]	@ (8005880 <HAL_RCC_ClockConfig+0x18c>)
 8005764:	40d8      	lsrs	r0, r3
  status = HAL_InitTick(uwTickPrio);
 8005766:	4b47      	ldr	r3, [pc, #284]	@ (8005884 <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005768:	6008      	str	r0, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 800576a:	6818      	ldr	r0, [r3, #0]
 800576c:	f7fe fe02 	bl	8004374 <HAL_InitTick>
  if(status != HAL_OK)
 8005770:	e7c5      	b.n	80056fe <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005772:	6833      	ldr	r3, [r6, #0]
 8005774:	9a01      	ldr	r2, [sp, #4]
 8005776:	43ab      	bics	r3, r5
 8005778:	4313      	orrs	r3, r2
 800577a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800577c:	f7fe fe3e 	bl	80043fc <HAL_GetTick>
 8005780:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005782:	6833      	ldr	r3, [r6, #0]
 8005784:	9a01      	ldr	r2, [sp, #4]
 8005786:	402b      	ands	r3, r5
 8005788:	4293      	cmp	r3, r2
 800578a:	d0c0      	beq.n	800570e <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800578c:	f7fe fe36 	bl	80043fc <HAL_GetTick>
 8005790:	4b3d      	ldr	r3, [pc, #244]	@ (8005888 <HAL_RCC_ClockConfig+0x194>)
 8005792:	1bc0      	subs	r0, r0, r7
 8005794:	4298      	cmp	r0, r3
 8005796:	d9f4      	bls.n	8005782 <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 8005798:	2003      	movs	r0, #3
 800579a:	e7b0      	b.n	80056fe <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800579c:	20f0      	movs	r0, #240	@ 0xf0
 800579e:	4935      	ldr	r1, [pc, #212]	@ (8005874 <HAL_RCC_ClockConfig+0x180>)
 80057a0:	68cb      	ldr	r3, [r1, #12]
 80057a2:	4383      	bics	r3, r0
 80057a4:	68a0      	ldr	r0, [r4, #8]
 80057a6:	4303      	orrs	r3, r0
 80057a8:	60cb      	str	r3, [r1, #12]
 80057aa:	e7b3      	b.n	8005714 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057ac:	4d31      	ldr	r5, [pc, #196]	@ (8005874 <HAL_RCC_ClockConfig+0x180>)
 80057ae:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80057b0:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057b2:	2a02      	cmp	r2, #2
 80057b4:	d118      	bne.n	80057e8 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80057b6:	039b      	lsls	r3, r3, #14
 80057b8:	d5a0      	bpl.n	80056fc <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057ba:	2103      	movs	r1, #3
 80057bc:	68eb      	ldr	r3, [r5, #12]
 80057be:	438b      	bics	r3, r1
 80057c0:	4313      	orrs	r3, r2
 80057c2:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80057c4:	f7fe fe1a 	bl	80043fc <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057c8:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80057ca:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	d118      	bne.n	8005802 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80057d0:	220c      	movs	r2, #12
 80057d2:	68eb      	ldr	r3, [r5, #12]
 80057d4:	4013      	ands	r3, r2
 80057d6:	2b08      	cmp	r3, #8
 80057d8:	d09e      	beq.n	8005718 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057da:	f7fe fe0f 	bl	80043fc <HAL_GetTick>
 80057de:	4b2a      	ldr	r3, [pc, #168]	@ (8005888 <HAL_RCC_ClockConfig+0x194>)
 80057e0:	1bc0      	subs	r0, r0, r7
 80057e2:	4298      	cmp	r0, r3
 80057e4:	d9f4      	bls.n	80057d0 <HAL_RCC_ClockConfig+0xdc>
 80057e6:	e7d7      	b.n	8005798 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80057e8:	2a03      	cmp	r2, #3
 80057ea:	d102      	bne.n	80057f2 <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80057ec:	019b      	lsls	r3, r3, #6
 80057ee:	d4e4      	bmi.n	80057ba <HAL_RCC_ClockConfig+0xc6>
 80057f0:	e784      	b.n	80056fc <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80057f2:	2a01      	cmp	r2, #1
 80057f4:	d102      	bne.n	80057fc <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80057f6:	075b      	lsls	r3, r3, #29
 80057f8:	d4df      	bmi.n	80057ba <HAL_RCC_ClockConfig+0xc6>
 80057fa:	e77f      	b.n	80056fc <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80057fc:	059b      	lsls	r3, r3, #22
 80057fe:	d4dc      	bmi.n	80057ba <HAL_RCC_ClockConfig+0xc6>
 8005800:	e77c      	b.n	80056fc <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005802:	2b03      	cmp	r3, #3
 8005804:	d10b      	bne.n	800581e <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005806:	220c      	movs	r2, #12
 8005808:	68eb      	ldr	r3, [r5, #12]
 800580a:	4013      	ands	r3, r2
 800580c:	4293      	cmp	r3, r2
 800580e:	d083      	beq.n	8005718 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005810:	f7fe fdf4 	bl	80043fc <HAL_GetTick>
 8005814:	4b1c      	ldr	r3, [pc, #112]	@ (8005888 <HAL_RCC_ClockConfig+0x194>)
 8005816:	1bc0      	subs	r0, r0, r7
 8005818:	4298      	cmp	r0, r3
 800581a:	d9f4      	bls.n	8005806 <HAL_RCC_ClockConfig+0x112>
 800581c:	e7bc      	b.n	8005798 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800581e:	2b01      	cmp	r3, #1
 8005820:	d011      	beq.n	8005846 <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005822:	220c      	movs	r2, #12
 8005824:	68eb      	ldr	r3, [r5, #12]
 8005826:	4213      	tst	r3, r2
 8005828:	d100      	bne.n	800582c <HAL_RCC_ClockConfig+0x138>
 800582a:	e775      	b.n	8005718 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800582c:	f7fe fde6 	bl	80043fc <HAL_GetTick>
 8005830:	4b15      	ldr	r3, [pc, #84]	@ (8005888 <HAL_RCC_ClockConfig+0x194>)
 8005832:	1bc0      	subs	r0, r0, r7
 8005834:	4298      	cmp	r0, r3
 8005836:	d9f4      	bls.n	8005822 <HAL_RCC_ClockConfig+0x12e>
 8005838:	e7ae      	b.n	8005798 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800583a:	f7fe fddf 	bl	80043fc <HAL_GetTick>
 800583e:	4b12      	ldr	r3, [pc, #72]	@ (8005888 <HAL_RCC_ClockConfig+0x194>)
 8005840:	1bc0      	subs	r0, r0, r7
 8005842:	4298      	cmp	r0, r3
 8005844:	d8a8      	bhi.n	8005798 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005846:	220c      	movs	r2, #12
 8005848:	68eb      	ldr	r3, [r5, #12]
 800584a:	4013      	ands	r3, r2
 800584c:	2b04      	cmp	r3, #4
 800584e:	d1f4      	bne.n	800583a <HAL_RCC_ClockConfig+0x146>
 8005850:	e762      	b.n	8005718 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005852:	f7fe fdd3 	bl	80043fc <HAL_GetTick>
 8005856:	4b0c      	ldr	r3, [pc, #48]	@ (8005888 <HAL_RCC_ClockConfig+0x194>)
 8005858:	1bc0      	subs	r0, r0, r7
 800585a:	4298      	cmp	r0, r3
 800585c:	d800      	bhi.n	8005860 <HAL_RCC_ClockConfig+0x16c>
 800585e:	e767      	b.n	8005730 <HAL_RCC_ClockConfig+0x3c>
 8005860:	e79a      	b.n	8005798 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005862:	68eb      	ldr	r3, [r5, #12]
 8005864:	4909      	ldr	r1, [pc, #36]	@ (800588c <HAL_RCC_ClockConfig+0x198>)
 8005866:	400b      	ands	r3, r1
 8005868:	68e1      	ldr	r1, [r4, #12]
 800586a:	430b      	orrs	r3, r1
 800586c:	60eb      	str	r3, [r5, #12]
 800586e:	e768      	b.n	8005742 <HAL_RCC_ClockConfig+0x4e>
 8005870:	40022000 	.word	0x40022000
 8005874:	40021000 	.word	0x40021000
 8005878:	ffffc7ff 	.word	0xffffc7ff
 800587c:	08006249 	.word	0x08006249
 8005880:	20000000 	.word	0x20000000
 8005884:	20000008 	.word	0x20000008
 8005888:	00001388 	.word	0x00001388
 800588c:	fffff8ff 	.word	0xfffff8ff

08005890 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005890:	4b04      	ldr	r3, [pc, #16]	@ (80058a4 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8005892:	4a05      	ldr	r2, [pc, #20]	@ (80058a8 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	4905      	ldr	r1, [pc, #20]	@ (80058ac <HAL_RCC_GetPCLK1Freq+0x1c>)
 8005898:	055b      	lsls	r3, r3, #21
 800589a:	0f5b      	lsrs	r3, r3, #29
 800589c:	5ccb      	ldrb	r3, [r1, r3]
 800589e:	6810      	ldr	r0, [r2, #0]
 80058a0:	40d8      	lsrs	r0, r3
}
 80058a2:	4770      	bx	lr
 80058a4:	40021000 	.word	0x40021000
 80058a8:	20000000 	.word	0x20000000
 80058ac:	08006241 	.word	0x08006241

080058b0 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80058b0:	230f      	movs	r3, #15
{
 80058b2:	b510      	push	{r4, lr}

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80058b4:	2403      	movs	r4, #3
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80058b6:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80058b8:	4b0b      	ldr	r3, [pc, #44]	@ (80058e8 <HAL_RCC_GetClockConfig+0x38>)
 80058ba:	68da      	ldr	r2, [r3, #12]
 80058bc:	4022      	ands	r2, r4
 80058be:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80058c0:	68da      	ldr	r2, [r3, #12]
 80058c2:	34ed      	adds	r4, #237	@ 0xed
 80058c4:	4022      	ands	r2, r4

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80058c6:	24e0      	movs	r4, #224	@ 0xe0
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80058c8:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80058ca:	68da      	ldr	r2, [r3, #12]
 80058cc:	00e4      	lsls	r4, r4, #3
 80058ce:	4022      	ands	r2, r4
 80058d0:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80058d2:	2201      	movs	r2, #1
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	08db      	lsrs	r3, r3, #3
 80058d8:	4023      	ands	r3, r4
 80058da:	6103      	str	r3, [r0, #16]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80058dc:	4b03      	ldr	r3, [pc, #12]	@ (80058ec <HAL_RCC_GetClockConfig+0x3c>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4013      	ands	r3, r2
 80058e2:	600b      	str	r3, [r1, #0]
}
 80058e4:	bd10      	pop	{r4, pc}
 80058e6:	46c0      	nop			@ (mov r8, r8)
 80058e8:	40021000 	.word	0x40021000
 80058ec:	40022000 	.word	0x40022000

080058f0 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058f0:	6803      	ldr	r3, [r0, #0]
{
 80058f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058f4:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80058f6:	069b      	lsls	r3, r3, #26
 80058f8:	d52b      	bpl.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058fa:	2380      	movs	r3, #128	@ 0x80
  FlagStatus       pwrclkchanged = RESET;
 80058fc:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058fe:	4c56      	ldr	r4, [pc, #344]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005900:	055b      	lsls	r3, r3, #21
 8005902:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
  FlagStatus       pwrclkchanged = RESET;
 8005904:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005906:	421a      	tst	r2, r3
 8005908:	d104      	bne.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800590a:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800590c:	4313      	orrs	r3, r2
 800590e:	63a3      	str	r3, [r4, #56]	@ 0x38
      pwrclkchanged = SET;
 8005910:	2301      	movs	r3, #1
 8005912:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005914:	2780      	movs	r7, #128	@ 0x80
 8005916:	4e51      	ldr	r6, [pc, #324]	@ (8005a5c <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8005918:	007f      	lsls	r7, r7, #1
 800591a:	6833      	ldr	r3, [r6, #0]
 800591c:	423b      	tst	r3, r7
 800591e:	d041      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005920:	20c0      	movs	r0, #192	@ 0xc0
 8005922:	22c0      	movs	r2, #192	@ 0xc0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005924:	6821      	ldr	r1, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005926:	686b      	ldr	r3, [r5, #4]
 8005928:	0380      	lsls	r0, r0, #14
 800592a:	4059      	eors	r1, r3
 800592c:	0292      	lsls	r2, r2, #10
 800592e:	4201      	tst	r1, r0
 8005930:	d149      	bne.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005932:	6d20      	ldr	r0, [r4, #80]	@ 0x50

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005934:	6829      	ldr	r1, [r5, #0]
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005936:	0006      	movs	r6, r0
 8005938:	4016      	ands	r6, r2
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800593a:	4210      	tst	r0, r2
 800593c:	d14c      	bne.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800593e:	682b      	ldr	r3, [r5, #0]
 8005940:	069b      	lsls	r3, r3, #26
 8005942:	d45d      	bmi.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005944:	9b00      	ldr	r3, [sp, #0]
 8005946:	2b01      	cmp	r3, #1
 8005948:	d103      	bne.n	8005952 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800594a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800594c:	4a44      	ldr	r2, [pc, #272]	@ (8005a60 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 800594e:	4013      	ands	r3, r2
 8005950:	63a3      	str	r3, [r4, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005952:	682b      	ldr	r3, [r5, #0]
 8005954:	07da      	lsls	r2, r3, #31
 8005956:	d506      	bpl.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005958:	2003      	movs	r0, #3
 800595a:	493f      	ldr	r1, [pc, #252]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800595c:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 800595e:	4382      	bics	r2, r0
 8005960:	68a8      	ldr	r0, [r5, #8]
 8005962:	4302      	orrs	r2, r0
 8005964:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005966:	079a      	lsls	r2, r3, #30
 8005968:	d506      	bpl.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800596a:	200c      	movs	r0, #12
 800596c:	493a      	ldr	r1, [pc, #232]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800596e:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8005970:	4382      	bics	r2, r0
 8005972:	68e8      	ldr	r0, [r5, #12]
 8005974:	4302      	orrs	r2, r0
 8005976:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005978:	075a      	lsls	r2, r3, #29
 800597a:	d506      	bpl.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800597c:	4936      	ldr	r1, [pc, #216]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800597e:	4839      	ldr	r0, [pc, #228]	@ (8005a64 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 8005980:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8005982:	4002      	ands	r2, r0
 8005984:	6928      	ldr	r0, [r5, #16]
 8005986:	4302      	orrs	r2, r0
 8005988:	64ca      	str	r2, [r1, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800598a:	071a      	lsls	r2, r3, #28
 800598c:	d506      	bpl.n	800599c <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800598e:	4932      	ldr	r1, [pc, #200]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005990:	4835      	ldr	r0, [pc, #212]	@ (8005a68 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 8005992:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 8005994:	4002      	ands	r2, r0
 8005996:	6968      	ldr	r0, [r5, #20]
 8005998:	4302      	orrs	r2, r0
 800599a:	64ca      	str	r2, [r1, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800599c:	061b      	lsls	r3, r3, #24
 800599e:	d452      	bmi.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80059a0:	2000      	movs	r0, #0
 80059a2:	e00f      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059a4:	6833      	ldr	r3, [r6, #0]
 80059a6:	433b      	orrs	r3, r7
 80059a8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80059aa:	f7fe fd27 	bl	80043fc <HAL_GetTick>
 80059ae:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b0:	6833      	ldr	r3, [r6, #0]
 80059b2:	423b      	tst	r3, r7
 80059b4:	d1b4      	bne.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059b6:	f7fe fd21 	bl	80043fc <HAL_GetTick>
 80059ba:	9b01      	ldr	r3, [sp, #4]
 80059bc:	1ac0      	subs	r0, r0, r3
 80059be:	2864      	cmp	r0, #100	@ 0x64
 80059c0:	d9f6      	bls.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 80059c2:	2003      	movs	r0, #3
}
 80059c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80059c6:	0019      	movs	r1, r3
 80059c8:	4011      	ands	r1, r2
 80059ca:	4291      	cmp	r1, r2
 80059cc:	d1b1      	bne.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80059ce:	6821      	ldr	r1, [r4, #0]
          return HAL_ERROR;
 80059d0:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80059d2:	0389      	lsls	r1, r1, #14
 80059d4:	d5ad      	bpl.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80059d6:	e7f5      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80059d8:	4013      	ands	r3, r2
 80059da:	42b3      	cmp	r3, r6
 80059dc:	d0af      	beq.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x4e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80059de:	0689      	lsls	r1, r1, #26
 80059e0:	d5b0      	bpl.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_BACKUPRESET_FORCE();
 80059e2:	2180      	movs	r1, #128	@ 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80059e4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 80059e6:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 80059e8:	0309      	lsls	r1, r1, #12
 80059ea:	4301      	orrs	r1, r0
 80059ec:	6521      	str	r1, [r4, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059ee:	6d21      	ldr	r1, [r4, #80]	@ 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80059f0:	4a1e      	ldr	r2, [pc, #120]	@ (8005a6c <HAL_RCCEx_PeriphCLKConfig+0x17c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059f2:	481f      	ldr	r0, [pc, #124]	@ (8005a70 <HAL_RCCEx_PeriphCLKConfig+0x180>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80059f4:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059f6:	4001      	ands	r1, r0
 80059f8:	6521      	str	r1, [r4, #80]	@ 0x50
      RCC->CSR = temp_reg;
 80059fa:	6522      	str	r2, [r4, #80]	@ 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80059fc:	05db      	lsls	r3, r3, #23
 80059fe:	d412      	bmi.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x136>
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a00:	6869      	ldr	r1, [r5, #4]
 8005a02:	23c0      	movs	r3, #192	@ 0xc0
 8005a04:	000a      	movs	r2, r1
 8005a06:	029b      	lsls	r3, r3, #10
 8005a08:	401a      	ands	r2, r3
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d107      	bne.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x12e>
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	4818      	ldr	r0, [pc, #96]	@ (8005a74 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8005a12:	4003      	ands	r3, r0
 8005a14:	20c0      	movs	r0, #192	@ 0xc0
 8005a16:	0380      	lsls	r0, r0, #14
 8005a18:	4001      	ands	r1, r0
 8005a1a:	430b      	orrs	r3, r1
 8005a1c:	6023      	str	r3, [r4, #0]
 8005a1e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8005a20:	431a      	orrs	r2, r3
 8005a22:	6522      	str	r2, [r4, #80]	@ 0x50
 8005a24:	e78e      	b.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0x54>
        tickstart = HAL_GetTick();
 8005a26:	f7fe fce9 	bl	80043fc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a2a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8005a2c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005a2e:	00bf      	lsls	r7, r7, #2
 8005a30:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8005a32:	423b      	tst	r3, r7
 8005a34:	d000      	beq.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8005a36:	e782      	b.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x4e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a38:	f7fe fce0 	bl	80043fc <HAL_GetTick>
 8005a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8005a78 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8005a3e:	1b80      	subs	r0, r0, r6
 8005a40:	4298      	cmp	r0, r3
 8005a42:	d9f5      	bls.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8005a44:	e7bd      	b.n	80059c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005a46:	4a04      	ldr	r2, [pc, #16]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005a48:	490c      	ldr	r1, [pc, #48]	@ (8005a7c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8005a4a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8005a4c:	400b      	ands	r3, r1
 8005a4e:	69a9      	ldr	r1, [r5, #24]
 8005a50:	430b      	orrs	r3, r1
 8005a52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005a54:	e7a4      	b.n	80059a0 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8005a56:	46c0      	nop			@ (mov r8, r8)
 8005a58:	40021000 	.word	0x40021000
 8005a5c:	40007000 	.word	0x40007000
 8005a60:	efffffff 	.word	0xefffffff
 8005a64:	fffff3ff 	.word	0xfffff3ff
 8005a68:	ffffcfff 	.word	0xffffcfff
 8005a6c:	fffcffff 	.word	0xfffcffff
 8005a70:	fff7ffff 	.word	0xfff7ffff
 8005a74:	ffcfffff 	.word	0xffcfffff
 8005a78:	00001388 	.word	0x00001388
 8005a7c:	fff3ffff 	.word	0xfff3ffff

08005a80 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a80:	2280      	movs	r2, #128	@ 0x80
  tmpcr1 = TIMx->CR1;
 8005a82:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a84:	05d2      	lsls	r2, r2, #23
 8005a86:	4290      	cmp	r0, r2
 8005a88:	d005      	beq.n	8005a96 <TIM_Base_SetConfig+0x16>
 8005a8a:	4a0f      	ldr	r2, [pc, #60]	@ (8005ac8 <TIM_Base_SetConfig+0x48>)
 8005a8c:	4290      	cmp	r0, r2
 8005a8e:	d002      	beq.n	8005a96 <TIM_Base_SetConfig+0x16>
 8005a90:	4a0e      	ldr	r2, [pc, #56]	@ (8005acc <TIM_Base_SetConfig+0x4c>)
 8005a92:	4290      	cmp	r0, r2
 8005a94:	d107      	bne.n	8005aa6 <TIM_Base_SetConfig+0x26>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a96:	2270      	movs	r2, #112	@ 0x70
 8005a98:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8005a9a:	684a      	ldr	r2, [r1, #4]
 8005a9c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a9e:	4a0c      	ldr	r2, [pc, #48]	@ (8005ad0 <TIM_Base_SetConfig+0x50>)
 8005aa0:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005aa2:	68ca      	ldr	r2, [r1, #12]
 8005aa4:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005aa6:	2280      	movs	r2, #128	@ 0x80
 8005aa8:	4393      	bics	r3, r2
 8005aaa:	690a      	ldr	r2, [r1, #16]
 8005aac:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005aae:	688a      	ldr	r2, [r1, #8]
 8005ab0:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ab2:	680a      	ldr	r2, [r1, #0]
 8005ab4:	6282      	str	r2, [r0, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005ab6:	2204      	movs	r2, #4
 8005ab8:	6801      	ldr	r1, [r0, #0]
 8005aba:	430a      	orrs	r2, r1
 8005abc:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005abe:	2201      	movs	r2, #1
 8005ac0:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 8005ac2:	6003      	str	r3, [r0, #0]
}
 8005ac4:	4770      	bx	lr
 8005ac6:	46c0      	nop			@ (mov r8, r8)
 8005ac8:	40010800 	.word	0x40010800
 8005acc:	40011400 	.word	0x40011400
 8005ad0:	fffffcff 	.word	0xfffffcff

08005ad4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ad4:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ad6:	2401      	movs	r4, #1
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ad8:	2573      	movs	r5, #115	@ 0x73
  tmpccer = TIMx->CCER;
 8005ada:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005adc:	6a02      	ldr	r2, [r0, #32]
 8005ade:	43a2      	bics	r2, r4
 8005ae0:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005ae2:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005ae4:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ae6:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ae8:	680d      	ldr	r5, [r1, #0]
 8005aea:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005aec:	2502      	movs	r5, #2
 8005aee:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005af0:	688d      	ldr	r5, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005af2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005af4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005af6:	684a      	ldr	r2, [r1, #4]
  tmpccer |= OC_Config->OCPolarity;
 8005af8:	432b      	orrs	r3, r5
  TIMx->CCR1 = OC_Config->Pulse;
 8005afa:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005afc:	6203      	str	r3, [r0, #32]
}
 8005afe:	bd30      	pop	{r4, r5, pc}

08005b00 <TIM_OC2_SetConfig>:

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b00:	2210      	movs	r2, #16
{
 8005b02:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
 8005b04:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b06:	6a03      	ldr	r3, [r0, #32]
 8005b08:	4393      	bics	r3, r2
 8005b0a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b0c:	6845      	ldr	r5, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b0e:	4a08      	ldr	r2, [pc, #32]	@ (8005b30 <TIM_OC2_SetConfig+0x30>)
  tmpccmrx = TIMx->CCMR1;
 8005b10:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b12:	4013      	ands	r3, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b14:	680a      	ldr	r2, [r1, #0]
 8005b16:	0212      	lsls	r2, r2, #8
 8005b18:	431a      	orrs	r2, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b1a:	2320      	movs	r3, #32
 8005b1c:	439c      	bics	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b1e:	688b      	ldr	r3, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b20:	6045      	str	r5, [r0, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b22:	011b      	lsls	r3, r3, #4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b24:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005b26:	684a      	ldr	r2, [r1, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b28:	4323      	orrs	r3, r4
  TIMx->CCR2 = OC_Config->Pulse;
 8005b2a:	6382      	str	r2, [r0, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b2c:	6203      	str	r3, [r0, #32]
}
 8005b2e:	bd30      	pop	{r4, r5, pc}
 8005b30:	ffff8cff 	.word	0xffff8cff

08005b34 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b34:	231f      	movs	r3, #31
{
 8005b36:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b38:	2401      	movs	r4, #1
 8005b3a:	4019      	ands	r1, r3
 8005b3c:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b3e:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8005b40:	6a03      	ldr	r3, [r0, #32]
 8005b42:	43a3      	bics	r3, r4
 8005b44:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b46:	6a03      	ldr	r3, [r0, #32]
 8005b48:	431a      	orrs	r2, r3
 8005b4a:	6202      	str	r2, [r0, #32]
}
 8005b4c:	bd10      	pop	{r4, pc}
	...

08005b50 <HAL_TIM_OC_Start>:
{
 8005b50:	0003      	movs	r3, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b52:	0002      	movs	r2, r0
{
 8005b54:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b56:	2900      	cmp	r1, #0
 8005b58:	d105      	bne.n	8005b66 <HAL_TIM_OC_Start+0x16>
 8005b5a:	323a      	adds	r2, #58	@ 0x3a
    return HAL_ERROR;
 8005b5c:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b5e:	7814      	ldrb	r4, [r2, #0]
 8005b60:	4284      	cmp	r4, r0
 8005b62:	d00a      	beq.n	8005b7a <HAL_TIM_OC_Start+0x2a>
}
 8005b64:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b66:	2904      	cmp	r1, #4
 8005b68:	d101      	bne.n	8005b6e <HAL_TIM_OC_Start+0x1e>
 8005b6a:	323b      	adds	r2, #59	@ 0x3b
 8005b6c:	e7f6      	b.n	8005b5c <HAL_TIM_OC_Start+0xc>
 8005b6e:	2908      	cmp	r1, #8
 8005b70:	d101      	bne.n	8005b76 <HAL_TIM_OC_Start+0x26>
 8005b72:	323c      	adds	r2, #60	@ 0x3c
 8005b74:	e7f2      	b.n	8005b5c <HAL_TIM_OC_Start+0xc>
 8005b76:	323d      	adds	r2, #61	@ 0x3d
 8005b78:	e7f0      	b.n	8005b5c <HAL_TIM_OC_Start+0xc>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b7a:	2002      	movs	r0, #2
 8005b7c:	7010      	strb	r0, [r2, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b7e:	681c      	ldr	r4, [r3, #0]
 8005b80:	2201      	movs	r2, #1
 8005b82:	0020      	movs	r0, r4
 8005b84:	f7ff ffd6 	bl	8005b34 <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b88:	2380      	movs	r3, #128	@ 0x80
 8005b8a:	05db      	lsls	r3, r3, #23
 8005b8c:	429c      	cmp	r4, r3
 8005b8e:	d005      	beq.n	8005b9c <HAL_TIM_OC_Start+0x4c>
 8005b90:	4b08      	ldr	r3, [pc, #32]	@ (8005bb4 <HAL_TIM_OC_Start+0x64>)
 8005b92:	429c      	cmp	r4, r3
 8005b94:	d002      	beq.n	8005b9c <HAL_TIM_OC_Start+0x4c>
 8005b96:	4b08      	ldr	r3, [pc, #32]	@ (8005bb8 <HAL_TIM_OC_Start+0x68>)
 8005b98:	429c      	cmp	r4, r3
 8005b9a:	d104      	bne.n	8005ba6 <HAL_TIM_OC_Start+0x56>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b9c:	2207      	movs	r2, #7
 8005b9e:	68a3      	ldr	r3, [r4, #8]
 8005ba0:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ba2:	2b06      	cmp	r3, #6
 8005ba4:	d003      	beq.n	8005bae <HAL_TIM_OC_Start+0x5e>
      __HAL_TIM_ENABLE(htim);
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	6822      	ldr	r2, [r4, #0]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	6023      	str	r3, [r4, #0]
  return HAL_OK;
 8005bae:	2000      	movs	r0, #0
 8005bb0:	e7d8      	b.n	8005b64 <HAL_TIM_OC_Start+0x14>
 8005bb2:	46c0      	nop			@ (mov r8, r8)
 8005bb4:	40010800 	.word	0x40010800
 8005bb8:	40011400 	.word	0x40011400

08005bbc <HAL_TIM_OC_Stop>:
{
 8005bbc:	b570      	push	{r4, r5, r6, lr}
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005bbe:	6806      	ldr	r6, [r0, #0]
 8005bc0:	2200      	movs	r2, #0
{
 8005bc2:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005bc4:	0030      	movs	r0, r6
{
 8005bc6:	000d      	movs	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005bc8:	f7ff ffb4 	bl	8005b34 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8005bcc:	6a32      	ldr	r2, [r6, #32]
 8005bce:	4b0c      	ldr	r3, [pc, #48]	@ (8005c00 <HAL_TIM_OC_Stop+0x44>)
 8005bd0:	421a      	tst	r2, r3
 8005bd2:	d103      	bne.n	8005bdc <HAL_TIM_OC_Stop+0x20>
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	6833      	ldr	r3, [r6, #0]
 8005bd8:	4393      	bics	r3, r2
 8005bda:	6033      	str	r3, [r6, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005bdc:	2301      	movs	r3, #1
 8005bde:	2d00      	cmp	r5, #0
 8005be0:	d103      	bne.n	8005bea <HAL_TIM_OC_Stop+0x2e>
 8005be2:	343a      	adds	r4, #58	@ 0x3a
}
 8005be4:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005be6:	7023      	strb	r3, [r4, #0]
}
 8005be8:	bd70      	pop	{r4, r5, r6, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005bea:	2d04      	cmp	r5, #4
 8005bec:	d101      	bne.n	8005bf2 <HAL_TIM_OC_Stop+0x36>
 8005bee:	343b      	adds	r4, #59	@ 0x3b
 8005bf0:	e7f8      	b.n	8005be4 <HAL_TIM_OC_Stop+0x28>
 8005bf2:	2d08      	cmp	r5, #8
 8005bf4:	d101      	bne.n	8005bfa <HAL_TIM_OC_Stop+0x3e>
 8005bf6:	343c      	adds	r4, #60	@ 0x3c
 8005bf8:	e7f4      	b.n	8005be4 <HAL_TIM_OC_Stop+0x28>
 8005bfa:	343d      	adds	r4, #61	@ 0x3d
 8005bfc:	e7f2      	b.n	8005be4 <HAL_TIM_OC_Stop+0x28>
 8005bfe:	46c0      	nop			@ (mov r8, r8)
 8005c00:	00001111 	.word	0x00001111

08005c04 <HAL_TIM_OC_Start_DMA>:
{
 8005c04:	b570      	push	{r4, r5, r6, lr}
 8005c06:	000e      	movs	r6, r1
 8005c08:	0005      	movs	r5, r0
 8005c0a:	0011      	movs	r1, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005c0c:	0002      	movs	r2, r0
 8005c0e:	2e00      	cmp	r6, #0
 8005c10:	d109      	bne.n	8005c26 <HAL_TIM_OC_Start_DMA+0x22>
 8005c12:	323a      	adds	r2, #58	@ 0x3a
 8005c14:	7814      	ldrb	r4, [r2, #0]
    return HAL_BUSY;
 8005c16:	2002      	movs	r0, #2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005c18:	3c02      	subs	r4, #2
 8005c1a:	4262      	negs	r2, r4
 8005c1c:	4154      	adcs	r4, r2
 8005c1e:	b2e4      	uxtb	r4, r4
 8005c20:	2c00      	cmp	r4, #0
 8005c22:	d00a      	beq.n	8005c3a <HAL_TIM_OC_Start_DMA+0x36>
}
 8005c24:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005c26:	2e04      	cmp	r6, #4
 8005c28:	d101      	bne.n	8005c2e <HAL_TIM_OC_Start_DMA+0x2a>
 8005c2a:	323b      	adds	r2, #59	@ 0x3b
 8005c2c:	e7f2      	b.n	8005c14 <HAL_TIM_OC_Start_DMA+0x10>
 8005c2e:	2e08      	cmp	r6, #8
 8005c30:	d101      	bne.n	8005c36 <HAL_TIM_OC_Start_DMA+0x32>
 8005c32:	323c      	adds	r2, #60	@ 0x3c
 8005c34:	e7ee      	b.n	8005c14 <HAL_TIM_OC_Start_DMA+0x10>
 8005c36:	323d      	adds	r2, #61	@ 0x3d
 8005c38:	e7ec      	b.n	8005c14 <HAL_TIM_OC_Start_DMA+0x10>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005c3a:	002a      	movs	r2, r5
 8005c3c:	2e00      	cmp	r6, #0
 8005c3e:	d109      	bne.n	8005c54 <HAL_TIM_OC_Start_DMA+0x50>
 8005c40:	323a      	adds	r2, #58	@ 0x3a
 8005c42:	7812      	ldrb	r2, [r2, #0]
 8005c44:	3a01      	subs	r2, #1
 8005c46:	4250      	negs	r0, r2
 8005c48:	4142      	adcs	r2, r0
 8005c4a:	b2d2      	uxtb	r2, r2
 8005c4c:	2a00      	cmp	r2, #0
 8005c4e:	d10b      	bne.n	8005c68 <HAL_TIM_OC_Start_DMA+0x64>
      return HAL_ERROR;
 8005c50:	2001      	movs	r0, #1
 8005c52:	e7e7      	b.n	8005c24 <HAL_TIM_OC_Start_DMA+0x20>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005c54:	2e04      	cmp	r6, #4
 8005c56:	d101      	bne.n	8005c5c <HAL_TIM_OC_Start_DMA+0x58>
 8005c58:	323b      	adds	r2, #59	@ 0x3b
 8005c5a:	e7f2      	b.n	8005c42 <HAL_TIM_OC_Start_DMA+0x3e>
 8005c5c:	2e08      	cmp	r6, #8
 8005c5e:	d101      	bne.n	8005c64 <HAL_TIM_OC_Start_DMA+0x60>
 8005c60:	323c      	adds	r2, #60	@ 0x3c
 8005c62:	e7ee      	b.n	8005c42 <HAL_TIM_OC_Start_DMA+0x3e>
 8005c64:	323d      	adds	r2, #61	@ 0x3d
 8005c66:	e7ec      	b.n	8005c42 <HAL_TIM_OC_Start_DMA+0x3e>
    if ((pData == NULL) || (Length == 0U))
 8005c68:	2900      	cmp	r1, #0
 8005c6a:	d0f1      	beq.n	8005c50 <HAL_TIM_OC_Start_DMA+0x4c>
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d0ef      	beq.n	8005c50 <HAL_TIM_OC_Start_DMA+0x4c>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c70:	2202      	movs	r2, #2
 8005c72:	0028      	movs	r0, r5
 8005c74:	2e00      	cmp	r6, #0
 8005c76:	d12f      	bne.n	8005cd8 <HAL_TIM_OC_Start_DMA+0xd4>
 8005c78:	303a      	adds	r0, #58	@ 0x3a
 8005c7a:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005c7c:	6a28      	ldr	r0, [r5, #32]
 8005c7e:	4a38      	ldr	r2, [pc, #224]	@ (8005d60 <HAL_TIM_OC_Start_DMA+0x15c>)
 8005c80:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005c82:	4a38      	ldr	r2, [pc, #224]	@ (8005d64 <HAL_TIM_OC_Start_DMA+0x160>)
 8005c84:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005c86:	4a38      	ldr	r2, [pc, #224]	@ (8005d68 <HAL_TIM_OC_Start_DMA+0x164>)
 8005c88:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005c8a:	682a      	ldr	r2, [r5, #0]
 8005c8c:	3234      	adds	r2, #52	@ 0x34
 8005c8e:	f7fe ffa1 	bl	8004bd4 <HAL_DMA_Start_IT>
 8005c92:	2800      	cmp	r0, #0
 8005c94:	d1dc      	bne.n	8005c50 <HAL_TIM_OC_Start_DMA+0x4c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005c96:	2380      	movs	r3, #128	@ 0x80
 8005c98:	682a      	ldr	r2, [r5, #0]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	68d1      	ldr	r1, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c9e:	682c      	ldr	r4, [r5, #0]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005ca0:	430b      	orrs	r3, r1
 8005ca2:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ca4:	0031      	movs	r1, r6
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	0020      	movs	r0, r4
 8005caa:	f7ff ff43 	bl	8005b34 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cae:	2380      	movs	r3, #128	@ 0x80
 8005cb0:	05db      	lsls	r3, r3, #23
 8005cb2:	429c      	cmp	r4, r3
 8005cb4:	d005      	beq.n	8005cc2 <HAL_TIM_OC_Start_DMA+0xbe>
 8005cb6:	4b2d      	ldr	r3, [pc, #180]	@ (8005d6c <HAL_TIM_OC_Start_DMA+0x168>)
 8005cb8:	429c      	cmp	r4, r3
 8005cba:	d002      	beq.n	8005cc2 <HAL_TIM_OC_Start_DMA+0xbe>
 8005cbc:	4b2c      	ldr	r3, [pc, #176]	@ (8005d70 <HAL_TIM_OC_Start_DMA+0x16c>)
 8005cbe:	429c      	cmp	r4, r3
 8005cc0:	d104      	bne.n	8005ccc <HAL_TIM_OC_Start_DMA+0xc8>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cc2:	2207      	movs	r2, #7
 8005cc4:	68a3      	ldr	r3, [r4, #8]
 8005cc6:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc8:	2b06      	cmp	r3, #6
 8005cca:	d003      	beq.n	8005cd4 <HAL_TIM_OC_Start_DMA+0xd0>
        __HAL_TIM_ENABLE(htim);
 8005ccc:	2301      	movs	r3, #1
 8005cce:	6822      	ldr	r2, [r4, #0]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	6023      	str	r3, [r4, #0]
    return HAL_BUSY;
 8005cd4:	2000      	movs	r0, #0
 8005cd6:	e7a5      	b.n	8005c24 <HAL_TIM_OC_Start_DMA+0x20>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cd8:	2e04      	cmp	r6, #4
 8005cda:	d113      	bne.n	8005d04 <HAL_TIM_OC_Start_DMA+0x100>
 8005cdc:	303b      	adds	r0, #59	@ 0x3b
 8005cde:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005ce0:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8005ce2:	4a1f      	ldr	r2, [pc, #124]	@ (8005d60 <HAL_TIM_OC_Start_DMA+0x15c>)
 8005ce4:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005ce6:	4a1f      	ldr	r2, [pc, #124]	@ (8005d64 <HAL_TIM_OC_Start_DMA+0x160>)
 8005ce8:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005cea:	4a1f      	ldr	r2, [pc, #124]	@ (8005d68 <HAL_TIM_OC_Start_DMA+0x164>)
 8005cec:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005cee:	682a      	ldr	r2, [r5, #0]
 8005cf0:	3238      	adds	r2, #56	@ 0x38
 8005cf2:	f7fe ff6f 	bl	8004bd4 <HAL_DMA_Start_IT>
 8005cf6:	2800      	cmp	r0, #0
 8005cf8:	d1aa      	bne.n	8005c50 <HAL_TIM_OC_Start_DMA+0x4c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005cfa:	2380      	movs	r3, #128	@ 0x80
 8005cfc:	682a      	ldr	r2, [r5, #0]
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	68d1      	ldr	r1, [r2, #12]
 8005d02:	e7cc      	b.n	8005c9e <HAL_TIM_OC_Start_DMA+0x9a>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d04:	2e08      	cmp	r6, #8
 8005d06:	d113      	bne.n	8005d30 <HAL_TIM_OC_Start_DMA+0x12c>
 8005d08:	303c      	adds	r0, #60	@ 0x3c
 8005d0a:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005d0c:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8005d0e:	4a14      	ldr	r2, [pc, #80]	@ (8005d60 <HAL_TIM_OC_Start_DMA+0x15c>)
 8005d10:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005d12:	4a14      	ldr	r2, [pc, #80]	@ (8005d64 <HAL_TIM_OC_Start_DMA+0x160>)
 8005d14:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005d16:	4a14      	ldr	r2, [pc, #80]	@ (8005d68 <HAL_TIM_OC_Start_DMA+0x164>)
 8005d18:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005d1a:	682a      	ldr	r2, [r5, #0]
 8005d1c:	323c      	adds	r2, #60	@ 0x3c
 8005d1e:	f7fe ff59 	bl	8004bd4 <HAL_DMA_Start_IT>
 8005d22:	2800      	cmp	r0, #0
 8005d24:	d194      	bne.n	8005c50 <HAL_TIM_OC_Start_DMA+0x4c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005d26:	2380      	movs	r3, #128	@ 0x80
 8005d28:	682a      	ldr	r2, [r5, #0]
 8005d2a:	011b      	lsls	r3, r3, #4
 8005d2c:	68d1      	ldr	r1, [r2, #12]
 8005d2e:	e7b6      	b.n	8005c9e <HAL_TIM_OC_Start_DMA+0x9a>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d30:	303d      	adds	r0, #61	@ 0x3d
 8005d32:	7002      	strb	r2, [r0, #0]
  switch (Channel)
 8005d34:	2e0c      	cmp	r6, #12
 8005d36:	d18b      	bne.n	8005c50 <HAL_TIM_OC_Start_DMA+0x4c>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005d38:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8005d3a:	4a09      	ldr	r2, [pc, #36]	@ (8005d60 <HAL_TIM_OC_Start_DMA+0x15c>)
 8005d3c:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005d3e:	4a09      	ldr	r2, [pc, #36]	@ (8005d64 <HAL_TIM_OC_Start_DMA+0x160>)
 8005d40:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005d42:	4a09      	ldr	r2, [pc, #36]	@ (8005d68 <HAL_TIM_OC_Start_DMA+0x164>)
 8005d44:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005d46:	682a      	ldr	r2, [r5, #0]
 8005d48:	3240      	adds	r2, #64	@ 0x40
 8005d4a:	f7fe ff43 	bl	8004bd4 <HAL_DMA_Start_IT>
 8005d4e:	2800      	cmp	r0, #0
 8005d50:	d000      	beq.n	8005d54 <HAL_TIM_OC_Start_DMA+0x150>
 8005d52:	e77d      	b.n	8005c50 <HAL_TIM_OC_Start_DMA+0x4c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005d54:	2380      	movs	r3, #128	@ 0x80
 8005d56:	682a      	ldr	r2, [r5, #0]
 8005d58:	015b      	lsls	r3, r3, #5
 8005d5a:	68d1      	ldr	r1, [r2, #12]
 8005d5c:	e79f      	b.n	8005c9e <HAL_TIM_OC_Start_DMA+0x9a>
 8005d5e:	46c0      	nop			@ (mov r8, r8)
 8005d60:	08005ef3 	.word	0x08005ef3
 8005d64:	08005f65 	.word	0x08005f65
 8005d68:	08005f9f 	.word	0x08005f9f
 8005d6c:	40010800 	.word	0x40010800
 8005d70:	40011400 	.word	0x40011400

08005d74 <HAL_TIM_PWM_Init>:
{
 8005d74:	b570      	push	{r4, r5, r6, lr}
 8005d76:	0004      	movs	r4, r0
    return HAL_ERROR;
 8005d78:	2001      	movs	r0, #1
  if (htim == NULL)
 8005d7a:	2c00      	cmp	r4, #0
 8005d7c:	d01d      	beq.n	8005dba <HAL_TIM_PWM_Init+0x46>
  if (htim->State == HAL_TIM_STATE_RESET)
 8005d7e:	0025      	movs	r5, r4
 8005d80:	3539      	adds	r5, #57	@ 0x39
 8005d82:	782b      	ldrb	r3, [r5, #0]
 8005d84:	b2da      	uxtb	r2, r3
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d105      	bne.n	8005d96 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8005d8a:	0023      	movs	r3, r4
 8005d8c:	3338      	adds	r3, #56	@ 0x38
    HAL_TIM_PWM_MspInit(htim);
 8005d8e:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8005d90:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8005d92:	f7fe fa2f 	bl	80041f4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8005d96:	2302      	movs	r3, #2
 8005d98:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d9a:	6820      	ldr	r0, [r4, #0]
 8005d9c:	1d21      	adds	r1, r4, #4
 8005d9e:	f7ff fe6f 	bl	8005a80 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005da2:	0022      	movs	r2, r4
 8005da4:	2301      	movs	r3, #1
  return HAL_OK;
 8005da6:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005da8:	323e      	adds	r2, #62	@ 0x3e
 8005daa:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dac:	343d      	adds	r4, #61	@ 0x3d
 8005dae:	3a04      	subs	r2, #4
 8005db0:	7013      	strb	r3, [r2, #0]
 8005db2:	7053      	strb	r3, [r2, #1]
 8005db4:	7093      	strb	r3, [r2, #2]
 8005db6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005db8:	702b      	strb	r3, [r5, #0]
}
 8005dba:	bd70      	pop	{r4, r5, r6, pc}

08005dbc <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8005dbc:	b510      	push	{r4, lr}
 8005dbe:	f7ff fec7 	bl	8005b50 <HAL_TIM_OC_Start>
 8005dc2:	bd10      	pop	{r4, pc}

08005dc4 <HAL_TIM_PWM_Stop>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
 8005dc4:	b510      	push	{r4, lr}
 8005dc6:	f7ff fef9 	bl	8005bbc <HAL_TIM_OC_Stop>
 8005dca:	bd10      	pop	{r4, pc}

08005dcc <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8005dcc:	b510      	push	{r4, lr}
 8005dce:	f7ff ff19 	bl	8005c04 <HAL_TIM_OC_Start_DMA>
 8005dd2:	bd10      	pop	{r4, pc}

08005dd4 <HAL_TIM_PWM_ConfigChannel>:
{
 8005dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8005dd6:	0005      	movs	r5, r0
 8005dd8:	3538      	adds	r5, #56	@ 0x38
{
 8005dda:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8005ddc:	7829      	ldrb	r1, [r5, #0]
{
 8005dde:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8005de0:	2002      	movs	r0, #2
 8005de2:	2901      	cmp	r1, #1
 8005de4:	d00a      	beq.n	8005dfc <HAL_TIM_PWM_ConfigChannel+0x28>
 8005de6:	3801      	subs	r0, #1
 8005de8:	7028      	strb	r0, [r5, #0]
  switch (Channel)
 8005dea:	2a08      	cmp	r2, #8
 8005dec:	d052      	beq.n	8005e94 <HAL_TIM_PWM_ConfigChannel+0xc0>
 8005dee:	d806      	bhi.n	8005dfe <HAL_TIM_PWM_ConfigChannel+0x2a>
 8005df0:	2a00      	cmp	r2, #0
 8005df2:	d02a      	beq.n	8005e4a <HAL_TIM_PWM_ConfigChannel+0x76>
 8005df4:	2a04      	cmp	r2, #4
 8005df6:	d03b      	beq.n	8005e70 <HAL_TIM_PWM_ConfigChannel+0x9c>
  __HAL_UNLOCK(htim);
 8005df8:	2300      	movs	r3, #0
 8005dfa:	702b      	strb	r3, [r5, #0]
}
 8005dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8005dfe:	2a0c      	cmp	r2, #12
 8005e00:	d1fa      	bne.n	8005df8 <HAL_TIM_PWM_ConfigChannel+0x24>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e02:	681b      	ldr	r3, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e04:	4934      	ldr	r1, [pc, #208]	@ (8005ed8 <HAL_TIM_PWM_ConfigChannel+0x104>)
  tmpccer = TIMx->CCER;
 8005e06:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e08:	6a1a      	ldr	r2, [r3, #32]
 8005e0a:	400a      	ands	r2, r1
 8005e0c:	621a      	str	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8005e0e:	685e      	ldr	r6, [r3, #4]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e10:	4932      	ldr	r1, [pc, #200]	@ (8005edc <HAL_TIM_PWM_ConfigChannel+0x108>)
  tmpccmrx = TIMx->CCMR2;
 8005e12:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e14:	400a      	ands	r2, r1
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e16:	6821      	ldr	r1, [r4, #0]
 8005e18:	0209      	lsls	r1, r1, #8
 8005e1a:	4311      	orrs	r1, r2
  tmpccer &= ~TIM_CCER_CC4P;
 8005e1c:	4a30      	ldr	r2, [pc, #192]	@ (8005ee0 <HAL_TIM_PWM_ConfigChannel+0x10c>)
 8005e1e:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e20:	68a2      	ldr	r2, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8005e22:	605e      	str	r6, [r3, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e24:	0312      	lsls	r2, r2, #12
  TIMx->CCMR2 = tmpccmrx;
 8005e26:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8005e28:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e2a:	4302      	orrs	r2, r0
  TIMx->CCR4 = OC_Config->Pulse;
 8005e2c:	6419      	str	r1, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8005e2e:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e30:	2280      	movs	r2, #128	@ 0x80
 8005e32:	69d9      	ldr	r1, [r3, #28]
 8005e34:	0112      	lsls	r2, r2, #4
 8005e36:	430a      	orrs	r2, r1
 8005e38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e3a:	69da      	ldr	r2, [r3, #28]
 8005e3c:	4929      	ldr	r1, [pc, #164]	@ (8005ee4 <HAL_TIM_PWM_ConfigChannel+0x110>)
 8005e3e:	400a      	ands	r2, r1
 8005e40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e42:	68e2      	ldr	r2, [r4, #12]
 8005e44:	69d9      	ldr	r1, [r3, #28]
 8005e46:	0212      	lsls	r2, r2, #8
 8005e48:	e043      	b.n	8005ed2 <HAL_TIM_PWM_ConfigChannel+0xfe>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e4a:	681e      	ldr	r6, [r3, #0]
 8005e4c:	0021      	movs	r1, r4
 8005e4e:	0030      	movs	r0, r6
 8005e50:	f7ff fe40 	bl	8005ad4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e54:	2308      	movs	r3, #8
 8005e56:	69b2      	ldr	r2, [r6, #24]
 8005e58:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e5a:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005e5c:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005e5e:	69b3      	ldr	r3, [r6, #24]
 8005e60:	4393      	bics	r3, r2
 8005e62:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005e64:	69b3      	ldr	r3, [r6, #24]
 8005e66:	68e2      	ldr	r2, [r4, #12]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	61b3      	str	r3, [r6, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005e6c:	2000      	movs	r0, #0
 8005e6e:	e7c3      	b.n	8005df8 <HAL_TIM_PWM_ConfigChannel+0x24>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e70:	681e      	ldr	r6, [r3, #0]
 8005e72:	0021      	movs	r1, r4
 8005e74:	0030      	movs	r0, r6
 8005e76:	f7ff fe43 	bl	8005b00 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e7a:	2380      	movs	r3, #128	@ 0x80
 8005e7c:	69b2      	ldr	r2, [r6, #24]
 8005e7e:	011b      	lsls	r3, r3, #4
 8005e80:	4313      	orrs	r3, r2
 8005e82:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e84:	69b3      	ldr	r3, [r6, #24]
 8005e86:	4a17      	ldr	r2, [pc, #92]	@ (8005ee4 <HAL_TIM_PWM_ConfigChannel+0x110>)
 8005e88:	4013      	ands	r3, r2
 8005e8a:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e8c:	68e3      	ldr	r3, [r4, #12]
 8005e8e:	69b2      	ldr	r2, [r6, #24]
 8005e90:	021b      	lsls	r3, r3, #8
 8005e92:	e7e9      	b.n	8005e68 <HAL_TIM_PWM_ConfigChannel+0x94>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e94:	681b      	ldr	r3, [r3, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e96:	4814      	ldr	r0, [pc, #80]	@ (8005ee8 <HAL_TIM_PWM_ConfigChannel+0x114>)
  tmpccer = TIMx->CCER;
 8005e98:	6a1f      	ldr	r7, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e9a:	6a19      	ldr	r1, [r3, #32]
 8005e9c:	4001      	ands	r1, r0
 8005e9e:	6219      	str	r1, [r3, #32]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ea0:	2173      	movs	r1, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 8005ea2:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8005ea4:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ea6:	4388      	bics	r0, r1
  tmpccmrx |= OC_Config->OCMode;
 8005ea8:	6821      	ldr	r1, [r4, #0]
 8005eaa:	4308      	orrs	r0, r1
  tmpccer &= ~TIM_CCER_CC3P;
 8005eac:	490f      	ldr	r1, [pc, #60]	@ (8005eec <HAL_TIM_PWM_ConfigChannel+0x118>)
 8005eae:	400f      	ands	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005eb0:	68a1      	ldr	r1, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8005eb2:	605e      	str	r6, [r3, #4]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005eb4:	0209      	lsls	r1, r1, #8
  TIMx->CCMR2 = tmpccmrx;
 8005eb6:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8005eb8:	6860      	ldr	r0, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005eba:	4339      	orrs	r1, r7
  TIMx->CCR3 = OC_Config->Pulse;
 8005ebc:	63d8      	str	r0, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8005ebe:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005ec0:	69d9      	ldr	r1, [r3, #28]
 8005ec2:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ec4:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005ec6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ec8:	69da      	ldr	r2, [r3, #28]
 8005eca:	438a      	bics	r2, r1
 8005ecc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005ece:	69da      	ldr	r2, [r3, #28]
 8005ed0:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005ed2:	430a      	orrs	r2, r1
 8005ed4:	61da      	str	r2, [r3, #28]
      break;
 8005ed6:	e7c9      	b.n	8005e6c <HAL_TIM_PWM_ConfigChannel+0x98>
 8005ed8:	ffffefff 	.word	0xffffefff
 8005edc:	ffff8cff 	.word	0xffff8cff
 8005ee0:	ffffdfff 	.word	0xffffdfff
 8005ee4:	fffffbff 	.word	0xfffffbff
 8005ee8:	fffffeff 	.word	0xfffffeff
 8005eec:	fffffdff 	.word	0xfffffdff

08005ef0 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8005ef0:	4770      	bx	lr

08005ef2 <TIM_DMADelayPulseCplt>:
{
 8005ef2:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ef4:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005ef6:	6a22      	ldr	r2, [r4, #32]
 8005ef8:	4282      	cmp	r2, r0
 8005efa:	d10d      	bne.n	8005f18 <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005efc:	2301      	movs	r3, #1
 8005efe:	7623      	strb	r3, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005f00:	69d2      	ldr	r2, [r2, #28]
 8005f02:	2a00      	cmp	r2, #0
 8005f04:	d102      	bne.n	8005f0c <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005f06:	0022      	movs	r2, r4
 8005f08:	323a      	adds	r2, #58	@ 0x3a
 8005f0a:	7013      	strb	r3, [r2, #0]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f0c:	0020      	movs	r0, r4
 8005f0e:	f7ff ffef 	bl	8005ef0 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f12:	2300      	movs	r3, #0
 8005f14:	7623      	strb	r3, [r4, #24]
}
 8005f16:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005f18:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005f1a:	4283      	cmp	r3, r0
 8005f1c:	d109      	bne.n	8005f32 <TIM_DMADelayPulseCplt+0x40>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f1e:	2202      	movs	r2, #2
 8005f20:	7622      	strb	r2, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005f22:	69db      	ldr	r3, [r3, #28]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d1f1      	bne.n	8005f0c <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005f28:	0023      	movs	r3, r4
 8005f2a:	3a01      	subs	r2, #1
 8005f2c:	333b      	adds	r3, #59	@ 0x3b
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005f2e:	701a      	strb	r2, [r3, #0]
 8005f30:	e7ec      	b.n	8005f0c <TIM_DMADelayPulseCplt+0x1a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005f32:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005f34:	4283      	cmp	r3, r0
 8005f36:	d108      	bne.n	8005f4a <TIM_DMADelayPulseCplt+0x58>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f38:	2204      	movs	r2, #4
 8005f3a:	7622      	strb	r2, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e4      	bne.n	8005f0c <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005f42:	0023      	movs	r3, r4
 8005f44:	3a03      	subs	r2, #3
 8005f46:	333c      	adds	r3, #60	@ 0x3c
 8005f48:	e7f1      	b.n	8005f2e <TIM_DMADelayPulseCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005f4a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005f4c:	4283      	cmp	r3, r0
 8005f4e:	d1dd      	bne.n	8005f0c <TIM_DMADelayPulseCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f50:	2208      	movs	r2, #8
 8005f52:	7622      	strb	r2, [r4, #24]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005f54:	69db      	ldr	r3, [r3, #28]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d1d8      	bne.n	8005f0c <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005f5a:	0023      	movs	r3, r4
 8005f5c:	3a07      	subs	r2, #7
 8005f5e:	333d      	adds	r3, #61	@ 0x3d
 8005f60:	e7e5      	b.n	8005f2e <TIM_DMADelayPulseCplt+0x3c>

08005f62 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 8005f62:	4770      	bx	lr

08005f64 <TIM_DMADelayPulseHalfCplt>:
{
 8005f64:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f66:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005f68:	6a23      	ldr	r3, [r4, #32]
 8005f6a:	4283      	cmp	r3, r0
 8005f6c:	d107      	bne.n	8005f7e <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f6e:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f70:	7623      	strb	r3, [r4, #24]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005f72:	0020      	movs	r0, r4
 8005f74:	f7ff fff5 	bl	8005f62 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	7623      	strb	r3, [r4, #24]
}
 8005f7c:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005f7e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005f80:	4283      	cmp	r3, r0
 8005f82:	d101      	bne.n	8005f88 <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f84:	2302      	movs	r3, #2
 8005f86:	e7f3      	b.n	8005f70 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005f88:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005f8a:	4283      	cmp	r3, r0
 8005f8c:	d101      	bne.n	8005f92 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f8e:	2304      	movs	r3, #4
 8005f90:	e7ee      	b.n	8005f70 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005f92:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005f94:	4283      	cmp	r3, r0
 8005f96:	d1ec      	bne.n	8005f72 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f98:	2308      	movs	r3, #8
 8005f9a:	e7e9      	b.n	8005f70 <TIM_DMADelayPulseHalfCplt+0xc>

08005f9c <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8005f9c:	4770      	bx	lr

08005f9e <TIM_DMAError>:
{
 8005f9e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fa0:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005fa2:	6a23      	ldr	r3, [r4, #32]
 8005fa4:	4283      	cmp	r3, r0
 8005fa6:	d105      	bne.n	8005fb4 <TIM_DMAError+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fa8:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005faa:	0022      	movs	r2, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fac:	7623      	strb	r3, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005fae:	323a      	adds	r2, #58	@ 0x3a
    htim->State = HAL_TIM_STATE_READY;
 8005fb0:	7013      	strb	r3, [r2, #0]
 8005fb2:	e008      	b.n	8005fc6 <TIM_DMAError+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005fb4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005fb6:	4283      	cmp	r3, r0
 8005fb8:	d10b      	bne.n	8005fd2 <TIM_DMAError+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fba:	2302      	movs	r3, #2
 8005fbc:	7623      	strb	r3, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005fbe:	0023      	movs	r3, r4
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	333b      	adds	r3, #59	@ 0x3b
 8005fc4:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 8005fc6:	0020      	movs	r0, r4
 8005fc8:	f7ff ffe8 	bl	8005f9c <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	7623      	strb	r3, [r4, #24]
}
 8005fd0:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005fd2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	4282      	cmp	r2, r0
 8005fd8:	d104      	bne.n	8005fe4 <TIM_DMAError+0x46>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fda:	2204      	movs	r2, #4
 8005fdc:	7622      	strb	r2, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005fde:	0022      	movs	r2, r4
 8005fe0:	323c      	adds	r2, #60	@ 0x3c
 8005fe2:	e7e5      	b.n	8005fb0 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005fe4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8005fe6:	4282      	cmp	r2, r0
 8005fe8:	d104      	bne.n	8005ff4 <TIM_DMAError+0x56>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fea:	2208      	movs	r2, #8
 8005fec:	7622      	strb	r2, [r4, #24]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005fee:	0022      	movs	r2, r4
 8005ff0:	323d      	adds	r2, #61	@ 0x3d
 8005ff2:	e7dd      	b.n	8005fb0 <TIM_DMAError+0x12>
    htim->State = HAL_TIM_STATE_READY;
 8005ff4:	0022      	movs	r2, r4
 8005ff6:	3239      	adds	r2, #57	@ 0x39
 8005ff8:	e7da      	b.n	8005fb0 <TIM_DMAError+0x12>
	...

08005ffc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ffc:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ffe:	0004      	movs	r4, r0
 8006000:	2202      	movs	r2, #2
 8006002:	3438      	adds	r4, #56	@ 0x38
 8006004:	7825      	ldrb	r5, [r4, #0]
{
 8006006:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8006008:	0010      	movs	r0, r2
 800600a:	2d01      	cmp	r5, #1
 800600c:	d01d      	beq.n	800604a <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800600e:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006010:	2670      	movs	r6, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8006012:	3539      	adds	r5, #57	@ 0x39
 8006014:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800601a:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800601c:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800601e:	680e      	ldr	r6, [r1, #0]
 8006020:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006022:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006024:	2080      	movs	r0, #128	@ 0x80
 8006026:	05c0      	lsls	r0, r0, #23
 8006028:	4283      	cmp	r3, r0
 800602a:	d005      	beq.n	8006038 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 800602c:	4807      	ldr	r0, [pc, #28]	@ (800604c <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 800602e:	4283      	cmp	r3, r0
 8006030:	d002      	beq.n	8006038 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8006032:	4807      	ldr	r0, [pc, #28]	@ (8006050 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8006034:	4283      	cmp	r3, r0
 8006036:	d104      	bne.n	8006042 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006038:	2080      	movs	r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800603a:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800603c:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800603e:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006040:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006042:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8006044:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006046:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8006048:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800604a:	bd70      	pop	{r4, r5, r6, pc}
 800604c:	40010800 	.word	0x40010800
 8006050:	40011400 	.word	0x40011400

08006054 <memset>:
 8006054:	0003      	movs	r3, r0
 8006056:	1882      	adds	r2, r0, r2
 8006058:	4293      	cmp	r3, r2
 800605a:	d100      	bne.n	800605e <memset+0xa>
 800605c:	4770      	bx	lr
 800605e:	7019      	strb	r1, [r3, #0]
 8006060:	3301      	adds	r3, #1
 8006062:	e7f9      	b.n	8006058 <memset+0x4>

08006064 <__libc_init_array>:
 8006064:	b570      	push	{r4, r5, r6, lr}
 8006066:	2600      	movs	r6, #0
 8006068:	4c0c      	ldr	r4, [pc, #48]	@ (800609c <__libc_init_array+0x38>)
 800606a:	4d0d      	ldr	r5, [pc, #52]	@ (80060a0 <__libc_init_array+0x3c>)
 800606c:	1b64      	subs	r4, r4, r5
 800606e:	10a4      	asrs	r4, r4, #2
 8006070:	42a6      	cmp	r6, r4
 8006072:	d109      	bne.n	8006088 <__libc_init_array+0x24>
 8006074:	2600      	movs	r6, #0
 8006076:	f000 f819 	bl	80060ac <_init>
 800607a:	4c0a      	ldr	r4, [pc, #40]	@ (80060a4 <__libc_init_array+0x40>)
 800607c:	4d0a      	ldr	r5, [pc, #40]	@ (80060a8 <__libc_init_array+0x44>)
 800607e:	1b64      	subs	r4, r4, r5
 8006080:	10a4      	asrs	r4, r4, #2
 8006082:	42a6      	cmp	r6, r4
 8006084:	d105      	bne.n	8006092 <__libc_init_array+0x2e>
 8006086:	bd70      	pop	{r4, r5, r6, pc}
 8006088:	00b3      	lsls	r3, r6, #2
 800608a:	58eb      	ldr	r3, [r5, r3]
 800608c:	4798      	blx	r3
 800608e:	3601      	adds	r6, #1
 8006090:	e7ee      	b.n	8006070 <__libc_init_array+0xc>
 8006092:	00b3      	lsls	r3, r6, #2
 8006094:	58eb      	ldr	r3, [r5, r3]
 8006096:	4798      	blx	r3
 8006098:	3601      	adds	r6, #1
 800609a:	e7f2      	b.n	8006082 <__libc_init_array+0x1e>
 800609c:	0800625c 	.word	0x0800625c
 80060a0:	0800625c 	.word	0x0800625c
 80060a4:	08006260 	.word	0x08006260
 80060a8:	0800625c 	.word	0x0800625c

080060ac <_init>:
 80060ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ae:	46c0      	nop			@ (mov r8, r8)
 80060b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060b2:	bc08      	pop	{r3}
 80060b4:	469e      	mov	lr, r3
 80060b6:	4770      	bx	lr

080060b8 <_fini>:
 80060b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ba:	46c0      	nop			@ (mov r8, r8)
 80060bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060be:	bc08      	pop	{r3}
 80060c0:	469e      	mov	lr, r3
 80060c2:	4770      	bx	lr
