{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759918796891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759918796891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 08 21:19:56 2025 " "Processing started: Wed Oct 08 21:19:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759918796891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918796891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918796891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759918797390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759918797390 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "vga.qsys " "Elaborating Platform Designer system entity \"vga.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918806174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:10 Progress: Loading Rory2/vga.qsys " "2025.10.08.21:20:10 Progress: Loading Rory2/vga.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918810348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:11 Progress: Reading input file " "2025.10.08.21:20:11 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918811211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:11 Progress: Adding clk_0 \[clock_source 20.1\] " "2025.10.08.21:20:11 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918811280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:11 Progress: Parameterizing module clk_0 " "2025.10.08.21:20:11 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918811899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:11 Progress: Adding vga_face_0 \[vga_face 1.0\] " "2025.10.08.21:20:11 Progress: Adding vga_face_0 \[vga_face 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918811899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Parameterizing module vga_face_0 " "2025.10.08.21:20:12 Progress: Parameterizing module vga_face_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2025.10.08.21:20:12 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Parameterizing module video_pll_0 " "2025.10.08.21:20:12 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Adding video_rgb_resampler_0 \[altera_up_avalon_video_rgb_resampler 18.0\] " "2025.10.08.21:20:12 Progress: Adding video_rgb_resampler_0 \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Parameterizing module video_rgb_resampler_0 " "2025.10.08.21:20:12 Progress: Parameterizing module video_rgb_resampler_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Adding video_rgb_resampler_1 \[altera_up_avalon_video_rgb_resampler 18.0\] " "2025.10.08.21:20:12 Progress: Adding video_rgb_resampler_1 \[altera_up_avalon_video_rgb_resampler 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Parameterizing module video_rgb_resampler_1 " "2025.10.08.21:20:12 Progress: Parameterizing module video_rgb_resampler_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\] " "2025.10.08.21:20:12 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Parameterizing module video_vga_controller_0 " "2025.10.08.21:20:12 Progress: Parameterizing module video_vga_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Building connections " "2025.10.08.21:20:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Parameterizing connections " "2025.10.08.21:20:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:12 Progress: Validating " "2025.10.08.21:20:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918812729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.08.21:20:13 Progress: Done reading input file " "2025.10.08.21:20:13 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918813372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Vga.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918814212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga: Generating vga \"vga\" for QUARTUS_SYNTH " "Vga: Generating vga \"vga\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918814792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_face_0: \"vga\" instantiated vga_face \"vga_face_0\" " "Vga_face_0: \"vga\" instantiated vga_face \"vga_face_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918816519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll_0: \"vga\" instantiated altera_up_avalon_video_pll \"video_pll_0\" " "Video_pll_0: \"vga\" instantiated altera_up_avalon_video_pll \"video_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918817243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: Starting Generation of VGA Controller " "Video_vga_controller_0: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918817243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: \"vga\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\" " "Video_vga_controller_0: \"vga\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918817377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"vga\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"vga\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918817388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll: \"video_pll_0\" instantiated altera_up_altpll \"video_pll\" " "Video_pll: \"video_pll_0\" instantiated altera_up_altpll \"video_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918817394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"video_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"video_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918817398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga: Done \"vga\" with 7 modules, 10 files " "Vga: Done \"vga\" with 7 modules, 10 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918817398 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "vga.qsys " "Finished elaborating Platform Designer system entity \"vga.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918818198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twiddle.sv 1 1 " "Found 1 design units, including 1 entities, in source file twiddle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Twiddle " "Found entity 1: Twiddle" {  } { { "Twiddle.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Twiddle.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spectral_flux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spectral_flux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spectral_flux " "Found entity 1: spectral_flux" {  } { { "spectral_flux.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/spectral_flux.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snr_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file snr_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 snr_calculator " "Found entity 1: snr_calculator" {  } { { "snr_calc.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/snr_calc.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/seven_seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_audio_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file set_audio_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_audio_encoder " "Found entity 1: set_audio_encoder" {  } { { "set_audio_encoder.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/set_audio_encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdfunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdfunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SdfUnit " "Found entity 1: SdfUnit" {  } { { "SdfUnit.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiply.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiply " "Found entity 1: Multiply" {  } { { "Multiply.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Multiply.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_load.sv 1 1 " "Found 1 design units, including 1 entities, in source file mic_load.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mic_load " "Found entity 1: mic_load" {  } { { "mic_load.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/mic_load.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "low_pass_conv.sv(63) " "Verilog HDL information at low_pass_conv.sv(63): always construct contains both blocking and non-blocking assignments" {  } { { "low_pass_conv.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/low_pass_conv.sv" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file low_pass_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 low_pass_conv " "Found entity 1: low_pass_conv" {  } { { "low_pass_conv.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/low_pass_conv.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_pll " "Found entity 1: i2c_pll" {  } { { "i2c_pll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reg_addr REG_ADDR i2c_master.sv(9) " "Verilog HDL Declaration information at i2c_master.sv(9): object \"reg_addr\" differs only in case from object \"REG_ADDR\" in the same scope" {  } { { "i2c_master.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hanning_window.sv 1 1 " "Found 1 design units, including 1 entities, in source file hanning_window.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hanning_window " "Found entity 1: hanning_window" {  } { { "hanning_window.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/hanning_window.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_mag_sq.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_mag_sq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_mag_sq " "Found entity 1: fft_mag_sq" {  } { { "fft_mag_sq.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fft_mag_sq.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft_input_butter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft_input_butter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fft_input_buffer " "Found entity 1: fft_input_buffer" {  } { { "fft_input_butter.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.sv 1 1 " "Found 1 design units, including 1 entities, in source file fft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "FFT.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaybuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file delaybuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DelayBuffer " "Found entity 1: DelayBuffer" {  } { { "DelayBuffer.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/DelayBuffer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimator.sv 1 1 " "Found 1 design units, including 1 entities, in source file decimator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimate " "Found entity 1: decimate" {  } { { "decimator.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/decimator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.sv 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Butterfly " "Found entity 1: Butterfly" {  } { { "Butterfly.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818268 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bpm_estimator_top_level.sv(57) " "Verilog HDL Module Instantiation warning at bpm_estimator_top_level.sv(57): ignored dangling comma in List of Port Connections" {  } { { "bpm_estimator_top_level.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1759918818268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpm_estimator_top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file bpm_estimator_top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bpm_estimator_top_level " "Found entity 1: bpm_estimator_top_level" {  } { { "bpm_estimator_top_level.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818270 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "autocorrelation.sv(207) " "Verilog HDL information at autocorrelation.sv(207): always construct contains both blocking and non-blocking assignments" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 207 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1759918818270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autocorrelation.sv 1 1 " "Found 1 design units, including 1 entities, in source file autocorrelation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 autocorrelation " "Found entity 1: autocorrelation" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll " "Found entity 1: adc_pll" {  } { { "adc_pll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/adc_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/synthesis/vga.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_vga_controller_0 " "Found entity 1: vga_video_vga_controller_0" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_pll_0 " "Found entity 1: vga_video_pll_0" {  } { { "vga/synthesis/submodules/vga_video_pll_0.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "vga/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_face.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_face.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_face " "Found entity 1: vga_face" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_face.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_face.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_face " "Found entity 1: vga_face" {  } { { "vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga_face.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918818455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818455 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_reset_controller.v C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1759918818494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818494 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_reset_synchronizer.v C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1759918818494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818494 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_up_altpll.v C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v " "File \"c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_up_altpll.v\" is a duplicate of already analyzed file \"C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1759918818510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga/submodules/altera_up_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/altera_up_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_up_avalon_reset_from_locked_signal.v C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1759918818510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_up_avalon_video_vga_timing.v C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v " "File \"c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/altera_up_avalon_video_vga_timing.v\" is a duplicate of already analyzed file \"C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1759918818540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga/submodules/altera_up_avalon_video_vga_timing.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/altera_up_avalon_video_vga_timing.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818540 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/vga_face.sv C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv " "File \"c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/vga_face.sv\" is a duplicate of already analyzed file \"C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1759918818540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga/submodules/vga_face.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/vga_face.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818540 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/vga_video_pll_0.v C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_pll_0.v " "File \"c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/vga_video_pll_0.v\" is a duplicate of already analyzed file \"C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_pll_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1759918818540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga/submodules/vga_video_pll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/vga_video_pll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818540 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/vga_video_vga_controller_0.v C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_vga_controller_0.v " "File \"c:/users/penel/onedrive/desktop/rory2/db/ip/vga/submodules/vga_video_vga_controller_0.v\" is a duplicate of already analyzed file \"C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_vga_controller_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1759918818572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga/submodules/vga_video_vga_controller_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/vga/submodules/vga_video_vga_controller_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818572 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/penel/onedrive/desktop/rory2/db/ip/vga/vga.v C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v " "File \"c:/users/penel/onedrive/desktop/rory2/db/ip/vga/vga.v\" is a duplicate of already analyzed file \"C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1759918818593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vga/vga.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/vga/vga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918818593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "audio_clk_rising fft_input_butter.sv(43) " "Verilog HDL Implicit Net warning at fft_input_butter.sv(43): created implicit net for \"audio_clk_rising\"" {  } { { "fft_input_butter.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918818593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759918818947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_pll adc_pll:adc_pll_u " "Elaborating entity \"adc_pll\" for hierarchy \"adc_pll:adc_pll_u\"" {  } { { "top_level.sv" "adc_pll_u" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918818951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll adc_pll:adc_pll_u\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"adc_pll:adc_pll_u\|altpll:altpll_component\"" {  } { { "adc_pll.v" "altpll_component" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/adc_pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918818979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_pll:adc_pll_u\|altpll:altpll_component " "Elaborated megafunction instantiation \"adc_pll:adc_pll_u\|altpll:altpll_component\"" {  } { { "adc_pll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/adc_pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918818979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_pll:adc_pll_u\|altpll:altpll_component " "Instantiated megafunction \"adc_pll:adc_pll_u\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1152 " "Parameter \"clk0_multiply_by\" = \"1152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=adc_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=adc_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918818979 ""}  } { { "adc_pll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/adc_pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759918818979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/adc_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/adc_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_pll_altpll " "Found entity 1: adc_pll_altpll" {  } { { "db/adc_pll_altpll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/adc_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_pll_altpll adc_pll:adc_pll_u\|altpll:altpll_component\|adc_pll_altpll:auto_generated " "Elaborating entity \"adc_pll_altpll\" for hierarchy \"adc_pll:adc_pll_u\|altpll:altpll_component\|adc_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_pll i2c_pll:i2c_pll_u " "Elaborating entity \"i2c_pll\" for hierarchy \"i2c_pll:i2c_pll_u\"" {  } { { "top_level.sv" "i2c_pll_u" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll i2c_pll:i2c_pll_u\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"i2c_pll:i2c_pll_u\|altpll:altpll_component\"" {  } { { "i2c_pll.v" "altpll_component" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2c_pll:i2c_pll_u\|altpll:altpll_component " "Elaborated megafunction instantiation \"i2c_pll:i2c_pll_u\|altpll:altpll_component\"" {  } { { "i2c_pll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2c_pll:i2c_pll_u\|altpll:altpll_component " "Instantiated megafunction \"i2c_pll:i2c_pll_u\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2500 " "Parameter \"clk0_divide_by\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=i2c_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=i2c_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819027 ""}  } { { "i2c_pll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759918819027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/i2c_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/i2c_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_pll_altpll " "Found entity 1: i2c_pll_altpll" {  } { { "db/i2c_pll_altpll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/i2c_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_pll_altpll i2c_pll:i2c_pll_u\|altpll:altpll_component\|i2c_pll_altpll:auto_generated " "Elaborating entity \"i2c_pll_altpll\" for hierarchy \"i2c_pll:i2c_pll_u\|altpll:altpll_component\|i2c_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_audio_encoder set_audio_encoder:set_codec_de2_115 " "Elaborating entity \"set_audio_encoder\" for hierarchy \"set_audio_encoder:set_codec_de2_115\"" {  } { { "top_level.sv" "set_codec_de2_115" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done set_audio_encoder.sv(30) " "Verilog HDL or VHDL warning at set_audio_encoder.sv(30): object \"done\" assigned a value but never read" {  } { { "set_audio_encoder.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/set_audio_encoder.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 "|top_level|set_audio_encoder:set_codec_de2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 set_audio_encoder.sv(37) " "Verilog HDL assignment warning at set_audio_encoder.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "set_audio_encoder.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/set_audio_encoder.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 "|top_level|set_audio_encoder:set_codec_de2_115"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "set_audio_encoder.sv(35) " "Verilog HDL Case Statement information at set_audio_encoder.sv(35): all case item expressions in this case statement are onehot" {  } { { "set_audio_encoder.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/set_audio_encoder.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 "|top_level|set_audio_encoder:set_codec_de2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master set_audio_encoder:set_codec_de2_115\|i2c_master:u1 " "Elaborating entity \"i2c_master\" for hierarchy \"set_audio_encoder:set_codec_de2_115\|i2c_master:u1\"" {  } { { "set_audio_encoder.sv" "u1" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/set_audio_encoder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_master.sv(28) " "Verilog HDL assignment warning at i2c_master.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "i2c_master.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 "|top_level|set_audio_encoder:set_codec_de2_115|i2c_master:u1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master.sv(62) " "Verilog HDL Case Statement information at i2c_master.sv(62): all case item expressions in this case statement are onehot" {  } { { "i2c_master.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 "|top_level|set_audio_encoder:set_codec_de2_115|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 i2c_master.sv(70) " "Verilog HDL assignment warning at i2c_master.sv(70): truncated value with size 32 to match size of target (3)" {  } { { "i2c_master.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 "|top_level|set_audio_encoder:set_codec_de2_115|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_data i2c_master.sv(15) " "Output port \"read_data\" at i2c_master.sv(15) has no driver" {  } { { "i2c_master.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 "|top_level|set_audio_encoder:set_codec_de2_115|i2c_master:u1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_valid i2c_master.sv(16) " "Output port \"read_valid\" at i2c_master.sv(16) has no driver" {  } { { "i2c_master.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/i2c_master.sv" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759918819086 "|top_level|set_audio_encoder:set_codec_de2_115|i2c_master:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_load mic_load:u_mic_load " "Elaborating entity \"mic_load\" for hierarchy \"mic_load:u_mic_load\"" {  } { { "top_level.sv" "u_mic_load" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimate decimate:u_decim " "Elaborating entity \"decimate\" for hierarchy \"decimate:u_decim\"" {  } { { "top_level.sv" "u_decim" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 decimator.sv(32) " "Verilog HDL assignment warning at decimator.sv(32): truncated value with size 32 to match size of target (2)" {  } { { "decimator.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/decimator.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819097 "|top_level|decimate:u_decim"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "low_pass_conv decimate:u_decim\|low_pass_conv:u_decimation_filter " "Elaborating entity \"low_pass_conv\" for hierarchy \"decimate:u_decim\|low_pass_conv:u_decimation_filter\"" {  } { { "decimator.sv" "u_decimation_filter" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/decimator.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819097 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow low_pass_conv.sv(61) " "Verilog HDL or VHDL warning at low_pass_conv.sv(61): object \"overflow\" assigned a value but never read" {  } { { "low_pass_conv.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/low_pass_conv.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759918819111 "|top_level|decimate:u_decim|low_pass_conv:u_decimation_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "71 70 low_pass_conv.sv(67) " "Verilog HDL assignment warning at low_pass_conv.sv(67): truncated value with size 71 to match size of target (70)" {  } { { "low_pass_conv.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/low_pass_conv.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819111 "|top_level|decimate:u_decim|low_pass_conv:u_decimation_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snr_calculator snr_calculator:u_snr " "Elaborating entity \"snr_calculator\" for hierarchy \"snr_calculator:u_snr\"" {  } { { "top_level.sv" "u_snr" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpm_estimator_top_level bpm_estimator_top_level:u_bpm_estimator " "Elaborating entity \"bpm_estimator_top_level\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\"" {  } { { "top_level.sv" "u_bpm_estimator" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bpm_estimator_top_level.sv(225) " "Verilog HDL assignment warning at bpm_estimator_top_level.sv(225): truncated value with size 32 to match size of target (16)" {  } { { "bpm_estimator_top_level.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819111 "|top_level|bpm_estimator_top_level:u_bpm_estimator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "beat_pulse bpm_estimator_top_level.sv(14) " "Output port \"beat_pulse\" at bpm_estimator_top_level.sv(14) has no driver" {  } { { "bpm_estimator_top_level.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759918819111 "|top_level|bpm_estimator_top_level:u_bpm_estimator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "beat_strength bpm_estimator_top_level.sv(15) " "Output port \"beat_strength\" at bpm_estimator_top_level.sv(15) has no driver" {  } { { "bpm_estimator_top_level.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759918819111 "|top_level|bpm_estimator_top_level:u_bpm_estimator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_input_buffer bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft " "Elaborating entity \"fft_input_buffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\"" {  } { { "bpm_estimator_top_level.sv" "u_fifo_for_fft" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "audio_clk_rising fft_input_butter.sv(43) " "Verilog HDL or VHDL warning at fft_input_butter.sv(43): object \"audio_clk_rising\" assigned a value but never read" {  } { { "fft_input_butter.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759918819119 "|top_level|bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_rd_q fft_input_butter.sv(24) " "Verilog HDL or VHDL warning at fft_input_butter.sv(24): object \"full_rd_q\" assigned a value but never read" {  } { { "fft_input_butter.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1759918819119 "|top_level|bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fft_input_butter.sv(46) " "Verilog HDL assignment warning at fft_input_butter.sv(46): truncated value with size 32 to match size of target (11)" {  } { { "fft_input_butter.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819119 "|top_level|bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fft_input_butter.sv(85) " "Verilog HDL assignment warning at fft_input_butter.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "fft_input_butter.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819119 "|top_level|bpm_estimator_top_level:u_bpm_estimator|fft_input_buffer:u_fifo_for_fft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo " "Elaborating entity \"fifo\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\"" {  } { { "fft_input_butter.sv" "u_fifo" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fft_input_butter.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "fifo.v" "dcfifo_component" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\"" {  } { { "fifo.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918819367 ""}  } { { "fifo.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/fifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759918819367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_t4k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_t4k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_t4k1 " "Found entity 1: dcfifo_t4k1" {  } { { "db/dcfifo_t4k1.tdf" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_t4k1 bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated " "Elaborating entity \"dcfifo_t4k1\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/a_graycounter_677.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_t4k1.tdf" "rdptr_g1p" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/a_graycounter_2lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_t4k1.tdf" "wrptr_g1p" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vq41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vq41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vq41 " "Found entity 1: altsyncram_vq41" {  } { { "db/altsyncram_vq41.tdf" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/altsyncram_vq41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vq41 bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|altsyncram_vq41:fifo_ram " "Elaborating entity \"altsyncram_vq41\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|altsyncram_vq41:fifo_ram\"" {  } { { "db/dcfifo_t4k1.tdf" "fifo_ram" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_t4k1.tdf" "rs_dgwp" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe12" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_t4k1.tdf" "ws_dgrp" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe15 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe15\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe15" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/cmpr_o76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918819634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_input_buffer:u_fifo_for_fft\|fifo:u_fifo\|dcfifo:dcfifo_component\|dcfifo_t4k1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_t4k1.tdf" "rdempty_eq_comp" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/dcfifo_t4k1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hanning_window bpm_estimator_top_level:u_bpm_estimator\|hanning_window:u_hanning_window " "Elaborating entity \"hanning_window\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|hanning_window:u_hanning_window\"" {  } { { "bpm_estimator_top_level.sv" "u_hanning_window" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hanning_coeff.data_a 0 hanning_window.sv(37) " "Net \"hanning_coeff.data_a\" at hanning_window.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "hanning_window.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/hanning_window.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 "|top_level|bpm_estimator_top_level:u_bpm_estimator|hanning_window:u_hanning_window"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hanning_coeff.waddr_a 0 hanning_window.sv(37) " "Net \"hanning_coeff.waddr_a\" at hanning_window.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "hanning_window.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/hanning_window.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 "|top_level|bpm_estimator_top_level:u_bpm_estimator|hanning_window:u_hanning_window"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hanning_coeff.we_a 0 hanning_window.sv(37) " "Net \"hanning_coeff.we_a\" at hanning_window.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "hanning_window.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/hanning_window.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 "|top_level|bpm_estimator_top_level:u_bpm_estimator|hanning_window:u_hanning_window"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst " "Elaborating entity \"FFT\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\"" {  } { { "bpm_estimator_top_level.sv" "fft_inst" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1 " "Elaborating entity \"SdfUnit\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\"" {  } { { "FFT.sv" "SU1" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SdfUnit.sv(232) " "Verilog HDL assignment warning at SdfUnit.sv(232): truncated value with size 10 to match size of target (8)" {  } { { "SdfUnit.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|Butterfly:BF1 " "Elaborating entity \"Butterfly\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|Butterfly:BF1\"" {  } { { "SdfUnit.sv" "BF1" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Butterfly.sv(27) " "Verilog HDL assignment warning at Butterfly.sv(27): truncated value with size 33 to match size of target (32)" {  } { { "Butterfly.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Butterfly.sv(28) " "Verilog HDL assignment warning at Butterfly.sv(28): truncated value with size 33 to match size of target (32)" {  } { { "Butterfly.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Butterfly.sv(29) " "Verilog HDL assignment warning at Butterfly.sv(29): truncated value with size 33 to match size of target (32)" {  } { { "Butterfly.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Butterfly.sv(30) " "Verilog HDL assignment warning at Butterfly.sv(30): truncated value with size 33 to match size of target (32)" {  } { { "Butterfly.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819634 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|DelayBuffer:DB1\"" {  } { { "SdfUnit.sv" "DB1" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|Butterfly:BF2 " "Elaborating entity \"Butterfly\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|Butterfly:BF2\"" {  } { { "SdfUnit.sv" "BF2" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Butterfly.sv(27) " "Verilog HDL assignment warning at Butterfly.sv(27): truncated value with size 33 to match size of target (32)" {  } { { "Butterfly.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819746 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Butterfly.sv(28) " "Verilog HDL assignment warning at Butterfly.sv(28): truncated value with size 33 to match size of target (32)" {  } { { "Butterfly.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819746 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Butterfly.sv(29) " "Verilog HDL assignment warning at Butterfly.sv(29): truncated value with size 33 to match size of target (32)" {  } { { "Butterfly.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819746 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 Butterfly.sv(30) " "Verilog HDL assignment warning at Butterfly.sv(30): truncated value with size 33 to match size of target (32)" {  } { { "Butterfly.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Butterfly.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819746 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Butterfly:BF2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|DelayBuffer:DB2\"" {  } { { "SdfUnit.sv" "DB2" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Twiddle bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|Twiddle:TW " "Elaborating entity \"Twiddle\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|Twiddle:TW\"" {  } { { "SdfUnit.sv" "TW" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiply bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|Multiply:MU " "Elaborating entity \"Multiply\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU1\|Multiply:MU\"" {  } { { "SdfUnit.sv" "MU" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Multiply.sv(25) " "Verilog HDL assignment warning at Multiply.sv(25): truncated value with size 64 to match size of target (32)" {  } { { "Multiply.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Multiply.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819835 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Multiply.sv(26) " "Verilog HDL assignment warning at Multiply.sv(26): truncated value with size 64 to match size of target (32)" {  } { { "Multiply.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Multiply.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819835 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Multiply.sv(27) " "Verilog HDL assignment warning at Multiply.sv(27): truncated value with size 64 to match size of target (32)" {  } { { "Multiply.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Multiply.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819835 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Multiply:MU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Multiply.sv(28) " "Verilog HDL assignment warning at Multiply.sv(28): truncated value with size 64 to match size of target (32)" {  } { { "Multiply.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/Multiply.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819835 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU1|Multiply:MU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU2 " "Elaborating entity \"SdfUnit\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU2\"" {  } { { "FFT.sv" "SU2" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SdfUnit.sv(232) " "Verilog HDL assignment warning at SdfUnit.sv(232): truncated value with size 10 to match size of target (8)" {  } { { "SdfUnit.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819840 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU2\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU2\|DelayBuffer:DB1\"" {  } { { "SdfUnit.sv" "DB1" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU2\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU2\|DelayBuffer:DB2\"" {  } { { "SdfUnit.sv" "DB2" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU3 " "Elaborating entity \"SdfUnit\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU3\"" {  } { { "FFT.sv" "SU3" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SdfUnit.sv(232) " "Verilog HDL assignment warning at SdfUnit.sv(232): truncated value with size 10 to match size of target (8)" {  } { { "SdfUnit.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819926 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU3\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU3\|DelayBuffer:DB1\"" {  } { { "SdfUnit.sv" "DB1" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU3\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU3\|DelayBuffer:DB2\"" {  } { { "SdfUnit.sv" "DB2" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU4 " "Elaborating entity \"SdfUnit\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU4\"" {  } { { "FFT.sv" "SU4" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SdfUnit.sv(232) " "Verilog HDL assignment warning at SdfUnit.sv(232): truncated value with size 10 to match size of target (8)" {  } { { "SdfUnit.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918819979 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU4\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU4\|DelayBuffer:DB1\"" {  } { { "SdfUnit.sv" "DB1" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU4\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU4\|DelayBuffer:DB2\"" {  } { { "SdfUnit.sv" "DB2" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918819979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SdfUnit bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU5 " "Elaborating entity \"SdfUnit\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU5\"" {  } { { "FFT.sv" "SU5" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/FFT.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 SdfUnit.sv(232) " "Verilog HDL assignment warning at SdfUnit.sv(232): truncated value with size 10 to match size of target (8)" {  } { { "SdfUnit.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820042 "|top_level|bpm_estimator_top_level:u_bpm_estimator|FFT:fft_inst|SdfUnit:SU5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU5\|DelayBuffer:DB1 " "Elaborating entity \"DelayBuffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU5\|DelayBuffer:DB1\"" {  } { { "SdfUnit.sv" "DB1" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayBuffer bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU5\|DelayBuffer:DB2 " "Elaborating entity \"DelayBuffer\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|FFT:fft_inst\|SdfUnit:SU5\|DelayBuffer:DB2\"" {  } { { "SdfUnit.sv" "DB2" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/SdfUnit.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_mag_sq bpm_estimator_top_level:u_bpm_estimator\|fft_mag_sq:u_mag_spec " "Elaborating entity \"fft_mag_sq\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|fft_mag_sq:u_mag_spec\"" {  } { { "bpm_estimator_top_level.sv" "u_mag_spec" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spectral_flux bpm_estimator_top_level:u_bpm_estimator\|spectral_flux:u_spectral_flux " "Elaborating entity \"spectral_flux\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|spectral_flux:u_spectral_flux\"" {  } { { "bpm_estimator_top_level.sv" "u_spectral_flux" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 spectral_flux.sv(105) " "Verilog HDL assignment warning at spectral_flux.sv(105): truncated value with size 32 to match size of target (10)" {  } { { "spectral_flux.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/spectral_flux.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|spectral_flux:u_spectral_flux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spectral_flux.sv(242) " "Verilog HDL assignment warning at spectral_flux.sv(242): truncated value with size 32 to match size of target (5)" {  } { { "spectral_flux.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/spectral_flux.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|spectral_flux:u_spectral_flux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spectral_flux.sv(247) " "Verilog HDL assignment warning at spectral_flux.sv(247): truncated value with size 32 to match size of target (1)" {  } { { "spectral_flux.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/spectral_flux.sv" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|spectral_flux:u_spectral_flux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spectral_flux.sv(251) " "Verilog HDL assignment warning at spectral_flux.sv(251): truncated value with size 32 to match size of target (5)" {  } { { "spectral_flux.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/spectral_flux.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|spectral_flux:u_spectral_flux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autocorrelation bpm_estimator_top_level:u_bpm_estimator\|autocorrelation:u_auto_low " "Elaborating entity \"autocorrelation\" for hierarchy \"bpm_estimator_top_level:u_bpm_estimator\|autocorrelation:u_auto_low\"" {  } { { "bpm_estimator_top_level.sv" "u_auto_low" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/bpm_estimator_top_level.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 autocorrelation.sv(123) " "Verilog HDL assignment warning at autocorrelation.sv(123): truncated value with size 32 to match size of target (6)" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 autocorrelation.sv(334) " "Verilog HDL assignment warning at autocorrelation.sv(334): truncated value with size 32 to match size of target (16)" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 autocorrelation.sv(335) " "Verilog HDL assignment warning at autocorrelation.sv(335): truncated value with size 32 to match size of target (16)" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 autocorrelation.sv(346) " "Verilog HDL assignment warning at autocorrelation.sv(346): truncated value with size 24 to match size of target (16)" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 25 autocorrelation.sv(371) " "Verilog HDL assignment warning at autocorrelation.sv(371): truncated value with size 41 to match size of target (25)" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 autocorrelation.sv(375) " "Verilog HDL assignment warning at autocorrelation.sv(375): truncated value with size 25 to match size of target (24)" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 16 autocorrelation.sv(378) " "Verilog HDL assignment warning at autocorrelation.sv(378): truncated value with size 24 to match size of target (16)" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 autocorrelation.sv(399) " "Verilog HDL assignment warning at autocorrelation.sv(399): truncated value with size 32 to match size of target (4)" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 autocorrelation.sv(404) " "Verilog HDL assignment warning at autocorrelation.sv(404): truncated value with size 32 to match size of target (18)" {  } { { "autocorrelation.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/autocorrelation.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820102 "|top_level|bpm_estimator_top_level:u_bpm_estimator|autocorrelation:u_auto_low"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u_bpm_display " "Elaborating entity \"display\" for hierarchy \"display:u_bpm_display\"" {  } { { "top_level.sv" "u_bpm_display" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(33) " "Verilog HDL assignment warning at display.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/display.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820118 "|top_level|display:u_bpm_display"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display.sv(41) " "Verilog HDL Case Statement warning at display.sv(41): incomplete case statement has no default case item" {  } { { "display.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/display.sv" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1759918820118 "|top_level|display:u_bpm_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(71) " "Verilog HDL assignment warning at display.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/display.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820118 "|top_level|display:u_bpm_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(72) " "Verilog HDL assignment warning at display.sv(72): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/display.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820118 "|top_level|display:u_bpm_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(73) " "Verilog HDL assignment warning at display.sv(73): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/display.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820118 "|top_level|display:u_bpm_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display.sv(74) " "Verilog HDL assignment warning at display.sv(74): truncated value with size 32 to match size of target (4)" {  } { { "display.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/display.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820118 "|top_level|display:u_bpm_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg display:u_bpm_display\|seven_seg:u_digit0 " "Elaborating entity \"seven_seg\" for hierarchy \"display:u_bpm_display\|seven_seg:u_digit0\"" {  } { { "display.sv" "u_digit0" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:u_vga " "Elaborating entity \"vga\" for hierarchy \"vga:u_vga\"" {  } { { "top_level.sv" "u_vga" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_face vga:u_vga\|vga_face:vga_face_0 " "Elaborating entity \"vga_face\" for hierarchy \"vga:u_vga\|vga_face:vga_face_0\"" {  } { { "vga/synthesis/vga.v" "vga_face_0" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820118 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wolf_face vga_face.sv(26) " "Verilog HDL warning at vga_face.sv(26): object wolf_face used but never assigned" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1759918820164 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "colour_face vga_face.sv(27) " "Verilog HDL warning at vga_face.sv(27): object colour_face used but never assigned" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1759918820202 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "p2_face vga_face.sv(28) " "Verilog HDL warning at vga_face.sv(28): object p2_face used but never assigned" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1759918820228 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_face.sv(50) " "Verilog HDL assignment warning at vga_face.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820246 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_face.sv(51) " "Verilog HDL assignment warning at vga_face.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820246 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 vga_face.sv(56) " "Verilog HDL assignment warning at vga_face.sv(56): truncated value with size 32 to match size of target (18)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820246 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_face.sv(93) " "Verilog HDL assignment warning at vga_face.sv(93): truncated value with size 32 to match size of target (1)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820247 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_face.sv(126) " "Verilog HDL assignment warning at vga_face.sv(126): truncated value with size 32 to match size of target (4)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820247 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_face.sv(127) " "Verilog HDL assignment warning at vga_face.sv(127): truncated value with size 32 to match size of target (4)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820247 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_face.sv(128) " "Verilog HDL assignment warning at vga_face.sv(128): truncated value with size 32 to match size of target (4)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820247 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_face.sv(141) " "Verilog HDL assignment warning at vga_face.sv(141): truncated value with size 32 to match size of target (4)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820248 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_face.sv(150) " "Verilog HDL assignment warning at vga_face.sv(150): truncated value with size 32 to match size of target (6)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820248 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_face.sv(214) " "Verilog HDL assignment warning at vga_face.sv(214): truncated value with size 32 to match size of target (19)" {  } { { "vga/synthesis/submodules/vga_face.sv" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_face.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820249 "|top_level|vga:u_vga|vga_face:vga_face_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_pll_0 vga:u_vga\|vga_video_pll_0:video_pll_0 " "Elaborating entity \"vga_video_pll_0\" for hierarchy \"vga:u_vga\|vga_video_pll_0:video_pll_0\"" {  } { { "vga/synthesis/vga.v" "video_pll_0" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "vga/synthesis/submodules/vga_video_pll_0.v" "video_pll" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "vga/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "vga/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1759918820650 ""}  } { { "vga/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1759918820650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759918820697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918820697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"vga:u_vga\|vga_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "vga/synthesis/submodules/vga_video_pll_0.v" "reset_from_locked" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_pll_0.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_vga_controller_0 vga:u_vga\|vga_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"vga_video_vga_controller_0\" for hierarchy \"vga:u_vga\|vga_video_vga_controller_0:video_vga_controller_0\"" {  } { { "vga/synthesis/vga.v" "video_vga_controller_0" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing vga:u_vga\|vga_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"vga:u_vga\|vga_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/vga_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820853 "|top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759918820853 "|top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller vga:u_vga\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"vga:u_vga\|altera_reset_controller:rst_controller\"" {  } { { "vga/synthesis/vga.v" "rst_controller" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/vga.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vga:u_vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vga:u_vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer vga:u_vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"vga:u_vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918820917 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "vga/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/vga/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1759918822607 "|top_level|vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "final_bpm_estimate u_vga " "Port \"final_bpm_estimate\" does not exist in macrofunction \"u_vga\"" {  } { { "top_level.sv" "u_vga" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 336 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918822609 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "switch u_vga " "Port \"switch\" does not exist in macrofunction \"u_vga\"" {  } { { "top_level.sv" "u_vga" { Text "C:/Users/penel/OneDrive/Desktop/Rory2/top_level.sv" 336 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759918822609 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1759918822665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/penel/OneDrive/Desktop/Rory2/output_files/VGA.map.smsg " "Generated suppressed messages file C:/Users/penel/OneDrive/Desktop/Rory2/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918822770 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 75 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759918823025 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 08 21:20:23 2025 " "Processing ended: Wed Oct 08 21:20:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759918823025 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759918823025 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759918823025 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759918823025 ""}
