Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  9 12:19:57 2023
| Host         : LAPTOP-KI2VB3H7 running 64-bit major release  (build 9200)
| Command      : report_methodology -file atelier4_wrapper_methodology_drc_routed.rpt -pb atelier4_wrapper_methodology_drc_routed.pb -rpx atelier4_wrapper_methodology_drc_routed.rpx
| Design       : atelier4_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch                           | 4          |
| ULMTCS-2  | Warning  | Control Sets use limits require reduction   | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 1          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_next_state_reg[0] cannot be properly analyzed as its control pin atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_next_state_reg[1] cannot be properly analyzed as its control pin atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_next_state_reg[2] cannot be properly analyzed as its control pin atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_next_state_reg[3] cannot be properly analyzed as its control pin atelier4_i/pixelDataToVideoStre_0/U0/FSM_onehot_next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

ULMTCS-2#1 Warning
Control Sets use limits require reduction  
This design uses 776 control sets (vs. available limit of 4400, determined by 1 control set per CLB). This exceeds the control set use guideline of 15 percent. This is at a level where reduction is REQUIRED (see UG949). Use report_control_sets to get more details.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Travail/s4InfoAtelier4/s4InfoAtelier4.gen/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


