{"vcs1":{"timestamp_begin":1727630136.216255696, "rt":2.06, "ut":0.77, "st":0.39}}
{"vcselab":{"timestamp_begin":1727630138.355787523, "rt":1.04, "ut":0.23, "st":0.07}}
{"link":{"timestamp_begin":1727630139.482173214, "rt":0.48, "ut":0.31, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727630135.648963249}
{"VCS_COMP_START_TIME": 1727630135.648963249}
{"VCS_COMP_END_TIME": 1727630141.608287190}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353940}}
{"stitch_vcselab": {"peak_mem": 225788}}
