<paper id="1575446397"><title>Side-channel leakage of masked CMOS gates</title><year>2005</year><authors><author org="Institute for Applied Information Processing and Communications (IAIK), Graz University of Technology, Graz, Austria#TAB#" id="339490103">Stefan Mangard</author><author org="Institute for Applied Information Processing and Communications (IAIK), Graz University of Technology, Graz, Austria#TAB#" id="2137618640">Thomas Popp</author><author org="Infineon Technolgies AG, Munich, Germany#TAB#" id="295323216">Berndt M. Gammel</author></authors><n_citation>186</n_citation><doc_type>Conference</doc_type><references><reference>83781150</reference><reference>108606907</reference><reference>130371449</reference><reference>1485872766</reference><reference>1512062395</reference><reference>1548656471</reference><reference>1560093457</reference><reference>1560519124</reference><reference>1565369953</reference><reference>1592625985</reference><reference>1897761346</reference><reference>2099179520</reference><reference>2099724084</reference><reference>2105114022</reference><reference>2112002249</reference><reference>2112244944</reference><reference>2144630005</reference><reference>2145829971</reference><reference>2148862943</reference><reference>2518923060</reference></references><venue id="2760694600" type="C">The Cryptographersâ€™ Track at the RSA Conference</venue><doi>10.1007/978-3-540-30574-3_24</doi><keywords><keyword weight="0.47128">Glitch</keyword><keyword weight="0.5493">Logic gate</keyword><keyword weight="0.37962">Computer science</keyword><keyword weight="0.59986">AND-OR-Invert</keyword><keyword weight="0.37154">Computer security</keyword><keyword weight="0.54968">CMOS</keyword><keyword weight="0.40588">Electronic engineering</keyword><keyword weight="0.47896">Side channel attack</keyword><keyword weight="0.44688">Cycles per instruction</keyword><keyword weight="0.46594">Electronic circuit</keyword><keyword weight="0.61591">Three-input universal logic gate</keyword><keyword weight="0.38344">Distributed computing</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>There are many articles and patents on the masking of logic gates. However, the existing publications assume that a masked logic gate switches its output no more than once per clock cycle. Unfortunately, this assumption usually does not hold true in this :[41],"article, we show that glitches occurring in circuits of masked gates make these circuits susceptible to classical first-order DPA attacks. Besides a thorough theoretical analysis of the DPA-resistance of masked gates in the presence of glitches, we also provide simulation results that confirm the theoretical elaborations. Glitches occur in every CMOS circuit. Consequently, the currently known masking schemes for CMOS gates do not prevent DPA attacks.</abstract></paper>