// Seed: 1130274386
module module_0 (
    output wand id_0,
    input  wand id_1,
    input  tri0 id_2,
    output tri0 id_3,
    input  wire id_4
);
  wire id_6;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input wire id_2,
    output wor id_3,
    output logic id_4,
    output wor id_5,
    input wand id_6,
    input wand id_7,
    output uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wand id_11,
    input wand id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wire id_15
);
  assign id_1 = 1'b0 - -1'b0;
  always_ff id_4 = 1;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_14,
      id_5,
      id_13
  );
  assign id_8 = id_0;
  wire id_17;
  ;
  assign id_5 = id_10;
  logic id_18;
endmodule
