#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001bef042edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001bef046c0f0_0 .net "PC", 31 0, v000001bef0464f40_0;  1 drivers
v000001bef046a750_0 .var "clk", 0 0;
v000001bef046a2f0_0 .net "clkout", 0 0, L_000001bef04ae780;  1 drivers
v000001bef046a4d0_0 .net "cycles_consumed", 31 0, v000001bef046b010_0;  1 drivers
v000001bef046a9d0_0 .var "rst", 0 0;
S_000001bef03d5d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001bef042edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001bef0443190 .param/l "RType" 0 4 2, C4<000000>;
P_000001bef04431c8 .param/l "add" 0 4 5, C4<100000>;
P_000001bef0443200 .param/l "addi" 0 4 8, C4<001000>;
P_000001bef0443238 .param/l "addu" 0 4 5, C4<100001>;
P_000001bef0443270 .param/l "and_" 0 4 5, C4<100100>;
P_000001bef04432a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001bef04432e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bef0443318 .param/l "bne" 0 4 10, C4<000101>;
P_000001bef0443350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bef0443388 .param/l "j" 0 4 12, C4<000010>;
P_000001bef04433c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001bef04433f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bef0443430 .param/l "lw" 0 4 8, C4<100011>;
P_000001bef0443468 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bef04434a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001bef04434d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bef0443510 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bef0443548 .param/l "sll" 0 4 6, C4<000000>;
P_000001bef0443580 .param/l "slt" 0 4 5, C4<101010>;
P_000001bef04435b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001bef04435f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bef0443628 .param/l "sub" 0 4 5, C4<100010>;
P_000001bef0443660 .param/l "subu" 0 4 5, C4<100011>;
P_000001bef0443698 .param/l "sw" 0 4 8, C4<101011>;
P_000001bef04436d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bef0443708 .param/l "xori" 0 4 8, C4<001110>;
L_000001bef04aebe0 .functor NOT 1, v000001bef046a9d0_0, C4<0>, C4<0>, C4<0>;
L_000001bef04aec50 .functor NOT 1, v000001bef046a9d0_0, C4<0>, C4<0>, C4<0>;
L_000001bef04aef60 .functor NOT 1, v000001bef046a9d0_0, C4<0>, C4<0>, C4<0>;
L_000001bef04ae710 .functor NOT 1, v000001bef046a9d0_0, C4<0>, C4<0>, C4<0>;
L_000001bef04ae7f0 .functor NOT 1, v000001bef046a9d0_0, C4<0>, C4<0>, C4<0>;
L_000001bef04aee10 .functor NOT 1, v000001bef046a9d0_0, C4<0>, C4<0>, C4<0>;
L_000001bef04aecc0 .functor NOT 1, v000001bef046a9d0_0, C4<0>, C4<0>, C4<0>;
L_000001bef04aea20 .functor NOT 1, v000001bef046a9d0_0, C4<0>, C4<0>, C4<0>;
L_000001bef04ae780 .functor OR 1, v000001bef046a750_0, v000001bef04378c0_0, C4<0>, C4<0>;
L_000001bef04aee80 .functor OR 1, L_000001bef046d020, L_000001bef046d520, C4<0>, C4<0>;
L_000001bef04af200 .functor AND 1, L_000001bef046d700, L_000001bef046cbc0, C4<1>, C4<1>;
L_000001bef04af270 .functor NOT 1, v000001bef046a9d0_0, C4<0>, C4<0>, C4<0>;
L_000001bef04aed30 .functor OR 1, L_000001bef046c440, L_000001bef046dca0, C4<0>, C4<0>;
L_000001bef04ae8d0 .functor OR 1, L_000001bef04aed30, L_000001bef046dde0, C4<0>, C4<0>;
L_000001bef04aeb00 .functor OR 1, L_000001bef046c6c0, L_000001bef0508e20, C4<0>, C4<0>;
L_000001bef04aeda0 .functor AND 1, L_000001bef046c580, L_000001bef04aeb00, C4<1>, C4<1>;
L_000001bef04aeb70 .functor OR 1, L_000001bef0507d40, L_000001bef0507660, C4<0>, C4<0>;
L_000001bef04aeef0 .functor AND 1, L_000001bef0507a20, L_000001bef04aeb70, C4<1>, C4<1>;
L_000001bef04af040 .functor NOT 1, L_000001bef04ae780, C4<0>, C4<0>, C4<0>;
v000001bef0466020_0 .net "ALUOp", 3 0, v000001bef0436740_0;  1 drivers
v000001bef04644a0_0 .net "ALUResult", 31 0, v000001bef04654e0_0;  1 drivers
v000001bef04660c0_0 .net "ALUSrc", 0 0, v000001bef0436d80_0;  1 drivers
v000001bef0467130_0 .net "ALUin2", 31 0, L_000001bef0509500;  1 drivers
v000001bef0467090_0 .net "MemReadEn", 0 0, v000001bef0437140_0;  1 drivers
v000001bef0468170_0 .net "MemWriteEn", 0 0, v000001bef0437aa0_0;  1 drivers
v000001bef0466eb0_0 .net "MemtoReg", 0 0, v000001bef0435f20_0;  1 drivers
v000001bef0466910_0 .net "PC", 31 0, v000001bef0464f40_0;  alias, 1 drivers
v000001bef0467810_0 .net "PCPlus1", 31 0, L_000001bef046d660;  1 drivers
v000001bef04676d0_0 .net "PCsrc", 0 0, v000001bef0464b80_0;  1 drivers
v000001bef0466cd0_0 .net "RegDst", 0 0, v000001bef0436600_0;  1 drivers
v000001bef04678b0_0 .net "RegWriteEn", 0 0, v000001bef04362e0_0;  1 drivers
v000001bef0467d10_0 .net "WriteRegister", 4 0, L_000001bef046dd40;  1 drivers
v000001bef0466b90_0 .net *"_ivl_0", 0 0, L_000001bef04aebe0;  1 drivers
L_000001bef04af640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bef0467770_0 .net/2u *"_ivl_10", 4 0, L_000001bef04af640;  1 drivers
L_000001bef04afa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0466ff0_0 .net *"_ivl_101", 15 0, L_000001bef04afa30;  1 drivers
v000001bef0467950_0 .net *"_ivl_102", 31 0, L_000001bef046c940;  1 drivers
L_000001bef04afa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef04671d0_0 .net *"_ivl_105", 25 0, L_000001bef04afa78;  1 drivers
L_000001bef04afac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef04662d0_0 .net/2u *"_ivl_106", 31 0, L_000001bef04afac0;  1 drivers
v000001bef0467270_0 .net *"_ivl_108", 0 0, L_000001bef046d700;  1 drivers
L_000001bef04afb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001bef04679f0_0 .net/2u *"_ivl_110", 5 0, L_000001bef04afb08;  1 drivers
v000001bef0467b30_0 .net *"_ivl_112", 0 0, L_000001bef046cbc0;  1 drivers
v000001bef04674f0_0 .net *"_ivl_115", 0 0, L_000001bef04af200;  1 drivers
v000001bef0467a90_0 .net *"_ivl_116", 47 0, L_000001bef046e1a0;  1 drivers
L_000001bef04afb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0467f90_0 .net *"_ivl_119", 15 0, L_000001bef04afb50;  1 drivers
L_000001bef04af688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bef0466f50_0 .net/2u *"_ivl_12", 5 0, L_000001bef04af688;  1 drivers
v000001bef04664b0_0 .net *"_ivl_120", 47 0, L_000001bef046dc00;  1 drivers
L_000001bef04afb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0467590_0 .net *"_ivl_123", 15 0, L_000001bef04afb98;  1 drivers
v000001bef0467310_0 .net *"_ivl_125", 0 0, L_000001bef046c760;  1 drivers
v000001bef0466870_0 .net *"_ivl_126", 31 0, L_000001bef046df20;  1 drivers
v000001bef0467bd0_0 .net *"_ivl_128", 47 0, L_000001bef046d0c0;  1 drivers
v000001bef04673b0_0 .net *"_ivl_130", 47 0, L_000001bef046e060;  1 drivers
v000001bef04669b0_0 .net *"_ivl_132", 47 0, L_000001bef046c9e0;  1 drivers
v000001bef0467c70_0 .net *"_ivl_134", 47 0, L_000001bef046d480;  1 drivers
v000001bef0467450_0 .net *"_ivl_14", 0 0, L_000001bef046ac50;  1 drivers
v000001bef0467630_0 .net *"_ivl_140", 0 0, L_000001bef04af270;  1 drivers
L_000001bef04afc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0467db0_0 .net/2u *"_ivl_142", 31 0, L_000001bef04afc28;  1 drivers
L_000001bef04afd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001bef0466a50_0 .net/2u *"_ivl_146", 5 0, L_000001bef04afd00;  1 drivers
v000001bef0467e50_0 .net *"_ivl_148", 0 0, L_000001bef046c440;  1 drivers
L_000001bef04afd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001bef0466d70_0 .net/2u *"_ivl_150", 5 0, L_000001bef04afd48;  1 drivers
v000001bef0468030_0 .net *"_ivl_152", 0 0, L_000001bef046dca0;  1 drivers
v000001bef0467ef0_0 .net *"_ivl_155", 0 0, L_000001bef04aed30;  1 drivers
L_000001bef04afd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001bef04680d0_0 .net/2u *"_ivl_156", 5 0, L_000001bef04afd90;  1 drivers
v000001bef0466e10_0 .net *"_ivl_158", 0 0, L_000001bef046dde0;  1 drivers
L_000001bef04af6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001bef0466370_0 .net/2u *"_ivl_16", 4 0, L_000001bef04af6d0;  1 drivers
v000001bef0466410_0 .net *"_ivl_161", 0 0, L_000001bef04ae8d0;  1 drivers
L_000001bef04afdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef04667d0_0 .net/2u *"_ivl_162", 15 0, L_000001bef04afdd8;  1 drivers
v000001bef0466550_0 .net *"_ivl_164", 31 0, L_000001bef046cf80;  1 drivers
v000001bef0466730_0 .net *"_ivl_167", 0 0, L_000001bef046c4e0;  1 drivers
v000001bef0466af0_0 .net *"_ivl_168", 15 0, L_000001bef046c3a0;  1 drivers
v000001bef04665f0_0 .net *"_ivl_170", 31 0, L_000001bef046c620;  1 drivers
v000001bef0466690_0 .net *"_ivl_174", 31 0, L_000001bef046de80;  1 drivers
L_000001bef04afe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0466c30_0 .net *"_ivl_177", 25 0, L_000001bef04afe20;  1 drivers
L_000001bef04afe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0469b40_0 .net/2u *"_ivl_178", 31 0, L_000001bef04afe68;  1 drivers
v000001bef0469c80_0 .net *"_ivl_180", 0 0, L_000001bef046c580;  1 drivers
L_000001bef04afeb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bef0469e60_0 .net/2u *"_ivl_182", 5 0, L_000001bef04afeb0;  1 drivers
v000001bef0468ba0_0 .net *"_ivl_184", 0 0, L_000001bef046c6c0;  1 drivers
L_000001bef04afef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bef0469140_0 .net/2u *"_ivl_186", 5 0, L_000001bef04afef8;  1 drivers
v000001bef0469820_0 .net *"_ivl_188", 0 0, L_000001bef0508e20;  1 drivers
v000001bef0469a00_0 .net *"_ivl_19", 4 0, L_000001bef046ae30;  1 drivers
v000001bef0468ce0_0 .net *"_ivl_191", 0 0, L_000001bef04aeb00;  1 drivers
v000001bef0469280_0 .net *"_ivl_193", 0 0, L_000001bef04aeda0;  1 drivers
L_000001bef04aff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bef0469d20_0 .net/2u *"_ivl_194", 5 0, L_000001bef04aff40;  1 drivers
v000001bef0468d80_0 .net *"_ivl_196", 0 0, L_000001bef05087e0;  1 drivers
L_000001bef04aff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bef0469000_0 .net/2u *"_ivl_198", 31 0, L_000001bef04aff88;  1 drivers
L_000001bef04af5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bef0469aa0_0 .net/2u *"_ivl_2", 5 0, L_000001bef04af5f8;  1 drivers
v000001bef0468600_0 .net *"_ivl_20", 4 0, L_000001bef046aed0;  1 drivers
v000001bef04696e0_0 .net *"_ivl_200", 31 0, L_000001bef0508600;  1 drivers
v000001bef0468e20_0 .net *"_ivl_204", 31 0, L_000001bef0508060;  1 drivers
L_000001bef04affd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0469f00_0 .net *"_ivl_207", 25 0, L_000001bef04affd0;  1 drivers
L_000001bef04b0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef04698c0_0 .net/2u *"_ivl_208", 31 0, L_000001bef04b0018;  1 drivers
v000001bef0468ec0_0 .net *"_ivl_210", 0 0, L_000001bef0507a20;  1 drivers
L_000001bef04b0060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bef046a180_0 .net/2u *"_ivl_212", 5 0, L_000001bef04b0060;  1 drivers
v000001bef0469fa0_0 .net *"_ivl_214", 0 0, L_000001bef0507d40;  1 drivers
L_000001bef04b00a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bef0469320_0 .net/2u *"_ivl_216", 5 0, L_000001bef04b00a8;  1 drivers
v000001bef04686a0_0 .net *"_ivl_218", 0 0, L_000001bef0507660;  1 drivers
v000001bef046a040_0 .net *"_ivl_221", 0 0, L_000001bef04aeb70;  1 drivers
v000001bef04693c0_0 .net *"_ivl_223", 0 0, L_000001bef04aeef0;  1 drivers
L_000001bef04b00f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bef0468740_0 .net/2u *"_ivl_224", 5 0, L_000001bef04b00f0;  1 drivers
v000001bef0468b00_0 .net *"_ivl_226", 0 0, L_000001bef0508100;  1 drivers
v000001bef0469be0_0 .net *"_ivl_228", 31 0, L_000001bef0508f60;  1 drivers
v000001bef0469dc0_0 .net *"_ivl_24", 0 0, L_000001bef04aef60;  1 drivers
L_000001bef04af718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bef0468c40_0 .net/2u *"_ivl_26", 4 0, L_000001bef04af718;  1 drivers
v000001bef04690a0_0 .net *"_ivl_29", 4 0, L_000001bef046b150;  1 drivers
v000001bef04687e0_0 .net *"_ivl_32", 0 0, L_000001bef04ae710;  1 drivers
L_000001bef04af760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bef04691e0_0 .net/2u *"_ivl_34", 4 0, L_000001bef04af760;  1 drivers
v000001bef04684c0_0 .net *"_ivl_37", 4 0, L_000001bef046b470;  1 drivers
v000001bef046a0e0_0 .net *"_ivl_40", 0 0, L_000001bef04ae7f0;  1 drivers
L_000001bef04af7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0469780_0 .net/2u *"_ivl_42", 15 0, L_000001bef04af7a8;  1 drivers
v000001bef0468880_0 .net *"_ivl_45", 15 0, L_000001bef046d3e0;  1 drivers
v000001bef0469960_0 .net *"_ivl_48", 0 0, L_000001bef04aee10;  1 drivers
v000001bef04682e0_0 .net *"_ivl_5", 5 0, L_000001bef046aa70;  1 drivers
L_000001bef04af7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0468380_0 .net/2u *"_ivl_50", 36 0, L_000001bef04af7f0;  1 drivers
L_000001bef04af838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0468420_0 .net/2u *"_ivl_52", 31 0, L_000001bef04af838;  1 drivers
v000001bef04689c0_0 .net *"_ivl_55", 4 0, L_000001bef046e100;  1 drivers
v000001bef0468560_0 .net *"_ivl_56", 36 0, L_000001bef046cee0;  1 drivers
v000001bef0469640_0 .net *"_ivl_58", 36 0, L_000001bef046ca80;  1 drivers
v000001bef0468920_0 .net *"_ivl_62", 0 0, L_000001bef04aecc0;  1 drivers
L_000001bef04af880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001bef0468a60_0 .net/2u *"_ivl_64", 5 0, L_000001bef04af880;  1 drivers
v000001bef0468f60_0 .net *"_ivl_67", 5 0, L_000001bef046d840;  1 drivers
v000001bef0469460_0 .net *"_ivl_70", 0 0, L_000001bef04aea20;  1 drivers
L_000001bef04af8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0469500_0 .net/2u *"_ivl_72", 57 0, L_000001bef04af8c8;  1 drivers
L_000001bef04af910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef04695a0_0 .net/2u *"_ivl_74", 31 0, L_000001bef04af910;  1 drivers
v000001bef046a890_0 .net *"_ivl_77", 25 0, L_000001bef046d7a0;  1 drivers
v000001bef046bc90_0 .net *"_ivl_78", 57 0, L_000001bef046c8a0;  1 drivers
v000001bef046b6f0_0 .net *"_ivl_8", 0 0, L_000001bef04aec50;  1 drivers
v000001bef046ab10_0 .net *"_ivl_80", 57 0, L_000001bef046d340;  1 drivers
L_000001bef04af958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001bef046be70_0 .net/2u *"_ivl_84", 31 0, L_000001bef04af958;  1 drivers
L_000001bef04af9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001bef046c190_0 .net/2u *"_ivl_88", 5 0, L_000001bef04af9a0;  1 drivers
v000001bef046acf0_0 .net *"_ivl_90", 0 0, L_000001bef046d020;  1 drivers
L_000001bef04af9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001bef046b790_0 .net/2u *"_ivl_92", 5 0, L_000001bef04af9e8;  1 drivers
v000001bef046bd30_0 .net *"_ivl_94", 0 0, L_000001bef046d520;  1 drivers
v000001bef046b650_0 .net *"_ivl_97", 0 0, L_000001bef04aee80;  1 drivers
v000001bef046bdd0_0 .net *"_ivl_98", 47 0, L_000001bef046d8e0;  1 drivers
v000001bef046b510_0 .net "adderResult", 31 0, L_000001bef046db60;  1 drivers
v000001bef046a930_0 .net "address", 31 0, L_000001bef046cc60;  1 drivers
v000001bef046abb0_0 .net "clk", 0 0, L_000001bef04ae780;  alias, 1 drivers
v000001bef046b010_0 .var "cycles_consumed", 31 0;
v000001bef046b5b0_0 .net "extImm", 31 0, L_000001bef046c300;  1 drivers
v000001bef046bf10_0 .net "funct", 5 0, L_000001bef046c800;  1 drivers
v000001bef046ba10_0 .net "hlt", 0 0, v000001bef04378c0_0;  1 drivers
v000001bef046bab0_0 .net "imm", 15 0, L_000001bef046d200;  1 drivers
v000001bef046a7f0_0 .net "immediate", 31 0, L_000001bef05078e0;  1 drivers
v000001bef046b830_0 .net "input_clk", 0 0, v000001bef046a750_0;  1 drivers
v000001bef046b330_0 .net "instruction", 31 0, L_000001bef046cda0;  1 drivers
v000001bef046b8d0_0 .net "memoryReadData", 31 0, v000001bef0465e40_0;  1 drivers
v000001bef046a610_0 .net "nextPC", 31 0, L_000001bef046cb20;  1 drivers
v000001bef046a570_0 .net "opcode", 5 0, L_000001bef046af70;  1 drivers
v000001bef046b3d0_0 .net "rd", 4 0, L_000001bef046b0b0;  1 drivers
v000001bef046ad90_0 .net "readData1", 31 0, L_000001bef04af120;  1 drivers
v000001bef046a390_0 .net "readData1_w", 31 0, L_000001bef05081a0;  1 drivers
v000001bef046b290_0 .net "readData2", 31 0, L_000001bef04af3c0;  1 drivers
v000001bef046a430_0 .net "rs", 4 0, L_000001bef046b1f0;  1 drivers
v000001bef046a6b0_0 .net "rst", 0 0, v000001bef046a9d0_0;  1 drivers
v000001bef046c050_0 .net "rt", 4 0, L_000001bef046dac0;  1 drivers
v000001bef046bb50_0 .net "shamt", 31 0, L_000001bef046d2a0;  1 drivers
v000001bef046bbf0_0 .net "wire_instruction", 31 0, L_000001bef04aea90;  1 drivers
v000001bef046bfb0_0 .net "writeData", 31 0, L_000001bef0508d80;  1 drivers
v000001bef046b970_0 .net "zero", 0 0, L_000001bef0507fc0;  1 drivers
L_000001bef046aa70 .part L_000001bef046cda0, 26, 6;
L_000001bef046af70 .functor MUXZ 6, L_000001bef046aa70, L_000001bef04af5f8, L_000001bef04aebe0, C4<>;
L_000001bef046ac50 .cmp/eq 6, L_000001bef046af70, L_000001bef04af688;
L_000001bef046ae30 .part L_000001bef046cda0, 11, 5;
L_000001bef046aed0 .functor MUXZ 5, L_000001bef046ae30, L_000001bef04af6d0, L_000001bef046ac50, C4<>;
L_000001bef046b0b0 .functor MUXZ 5, L_000001bef046aed0, L_000001bef04af640, L_000001bef04aec50, C4<>;
L_000001bef046b150 .part L_000001bef046cda0, 21, 5;
L_000001bef046b1f0 .functor MUXZ 5, L_000001bef046b150, L_000001bef04af718, L_000001bef04aef60, C4<>;
L_000001bef046b470 .part L_000001bef046cda0, 16, 5;
L_000001bef046dac0 .functor MUXZ 5, L_000001bef046b470, L_000001bef04af760, L_000001bef04ae710, C4<>;
L_000001bef046d3e0 .part L_000001bef046cda0, 0, 16;
L_000001bef046d200 .functor MUXZ 16, L_000001bef046d3e0, L_000001bef04af7a8, L_000001bef04ae7f0, C4<>;
L_000001bef046e100 .part L_000001bef046cda0, 6, 5;
L_000001bef046cee0 .concat [ 5 32 0 0], L_000001bef046e100, L_000001bef04af838;
L_000001bef046ca80 .functor MUXZ 37, L_000001bef046cee0, L_000001bef04af7f0, L_000001bef04aee10, C4<>;
L_000001bef046d2a0 .part L_000001bef046ca80, 0, 32;
L_000001bef046d840 .part L_000001bef046cda0, 0, 6;
L_000001bef046c800 .functor MUXZ 6, L_000001bef046d840, L_000001bef04af880, L_000001bef04aecc0, C4<>;
L_000001bef046d7a0 .part L_000001bef046cda0, 0, 26;
L_000001bef046c8a0 .concat [ 26 32 0 0], L_000001bef046d7a0, L_000001bef04af910;
L_000001bef046d340 .functor MUXZ 58, L_000001bef046c8a0, L_000001bef04af8c8, L_000001bef04aea20, C4<>;
L_000001bef046cc60 .part L_000001bef046d340, 0, 32;
L_000001bef046d660 .arith/sum 32, v000001bef0464f40_0, L_000001bef04af958;
L_000001bef046d020 .cmp/eq 6, L_000001bef046af70, L_000001bef04af9a0;
L_000001bef046d520 .cmp/eq 6, L_000001bef046af70, L_000001bef04af9e8;
L_000001bef046d8e0 .concat [ 32 16 0 0], L_000001bef046cc60, L_000001bef04afa30;
L_000001bef046c940 .concat [ 6 26 0 0], L_000001bef046af70, L_000001bef04afa78;
L_000001bef046d700 .cmp/eq 32, L_000001bef046c940, L_000001bef04afac0;
L_000001bef046cbc0 .cmp/eq 6, L_000001bef046c800, L_000001bef04afb08;
L_000001bef046e1a0 .concat [ 32 16 0 0], L_000001bef04af120, L_000001bef04afb50;
L_000001bef046dc00 .concat [ 32 16 0 0], v000001bef0464f40_0, L_000001bef04afb98;
L_000001bef046c760 .part L_000001bef046d200, 15, 1;
LS_000001bef046df20_0_0 .concat [ 1 1 1 1], L_000001bef046c760, L_000001bef046c760, L_000001bef046c760, L_000001bef046c760;
LS_000001bef046df20_0_4 .concat [ 1 1 1 1], L_000001bef046c760, L_000001bef046c760, L_000001bef046c760, L_000001bef046c760;
LS_000001bef046df20_0_8 .concat [ 1 1 1 1], L_000001bef046c760, L_000001bef046c760, L_000001bef046c760, L_000001bef046c760;
LS_000001bef046df20_0_12 .concat [ 1 1 1 1], L_000001bef046c760, L_000001bef046c760, L_000001bef046c760, L_000001bef046c760;
LS_000001bef046df20_0_16 .concat [ 1 1 1 1], L_000001bef046c760, L_000001bef046c760, L_000001bef046c760, L_000001bef046c760;
LS_000001bef046df20_0_20 .concat [ 1 1 1 1], L_000001bef046c760, L_000001bef046c760, L_000001bef046c760, L_000001bef046c760;
LS_000001bef046df20_0_24 .concat [ 1 1 1 1], L_000001bef046c760, L_000001bef046c760, L_000001bef046c760, L_000001bef046c760;
LS_000001bef046df20_0_28 .concat [ 1 1 1 1], L_000001bef046c760, L_000001bef046c760, L_000001bef046c760, L_000001bef046c760;
LS_000001bef046df20_1_0 .concat [ 4 4 4 4], LS_000001bef046df20_0_0, LS_000001bef046df20_0_4, LS_000001bef046df20_0_8, LS_000001bef046df20_0_12;
LS_000001bef046df20_1_4 .concat [ 4 4 4 4], LS_000001bef046df20_0_16, LS_000001bef046df20_0_20, LS_000001bef046df20_0_24, LS_000001bef046df20_0_28;
L_000001bef046df20 .concat [ 16 16 0 0], LS_000001bef046df20_1_0, LS_000001bef046df20_1_4;
L_000001bef046d0c0 .concat [ 16 32 0 0], L_000001bef046d200, L_000001bef046df20;
L_000001bef046e060 .arith/sum 48, L_000001bef046dc00, L_000001bef046d0c0;
L_000001bef046c9e0 .functor MUXZ 48, L_000001bef046e060, L_000001bef046e1a0, L_000001bef04af200, C4<>;
L_000001bef046d480 .functor MUXZ 48, L_000001bef046c9e0, L_000001bef046d8e0, L_000001bef04aee80, C4<>;
L_000001bef046db60 .part L_000001bef046d480, 0, 32;
L_000001bef046cb20 .functor MUXZ 32, L_000001bef046d660, L_000001bef046db60, v000001bef0464b80_0, C4<>;
L_000001bef046cda0 .functor MUXZ 32, L_000001bef04aea90, L_000001bef04afc28, L_000001bef04af270, C4<>;
L_000001bef046c440 .cmp/eq 6, L_000001bef046af70, L_000001bef04afd00;
L_000001bef046dca0 .cmp/eq 6, L_000001bef046af70, L_000001bef04afd48;
L_000001bef046dde0 .cmp/eq 6, L_000001bef046af70, L_000001bef04afd90;
L_000001bef046cf80 .concat [ 16 16 0 0], L_000001bef046d200, L_000001bef04afdd8;
L_000001bef046c4e0 .part L_000001bef046d200, 15, 1;
LS_000001bef046c3a0_0_0 .concat [ 1 1 1 1], L_000001bef046c4e0, L_000001bef046c4e0, L_000001bef046c4e0, L_000001bef046c4e0;
LS_000001bef046c3a0_0_4 .concat [ 1 1 1 1], L_000001bef046c4e0, L_000001bef046c4e0, L_000001bef046c4e0, L_000001bef046c4e0;
LS_000001bef046c3a0_0_8 .concat [ 1 1 1 1], L_000001bef046c4e0, L_000001bef046c4e0, L_000001bef046c4e0, L_000001bef046c4e0;
LS_000001bef046c3a0_0_12 .concat [ 1 1 1 1], L_000001bef046c4e0, L_000001bef046c4e0, L_000001bef046c4e0, L_000001bef046c4e0;
L_000001bef046c3a0 .concat [ 4 4 4 4], LS_000001bef046c3a0_0_0, LS_000001bef046c3a0_0_4, LS_000001bef046c3a0_0_8, LS_000001bef046c3a0_0_12;
L_000001bef046c620 .concat [ 16 16 0 0], L_000001bef046d200, L_000001bef046c3a0;
L_000001bef046c300 .functor MUXZ 32, L_000001bef046c620, L_000001bef046cf80, L_000001bef04ae8d0, C4<>;
L_000001bef046de80 .concat [ 6 26 0 0], L_000001bef046af70, L_000001bef04afe20;
L_000001bef046c580 .cmp/eq 32, L_000001bef046de80, L_000001bef04afe68;
L_000001bef046c6c0 .cmp/eq 6, L_000001bef046c800, L_000001bef04afeb0;
L_000001bef0508e20 .cmp/eq 6, L_000001bef046c800, L_000001bef04afef8;
L_000001bef05087e0 .cmp/eq 6, L_000001bef046af70, L_000001bef04aff40;
L_000001bef0508600 .functor MUXZ 32, L_000001bef046c300, L_000001bef04aff88, L_000001bef05087e0, C4<>;
L_000001bef05078e0 .functor MUXZ 32, L_000001bef0508600, L_000001bef046d2a0, L_000001bef04aeda0, C4<>;
L_000001bef0508060 .concat [ 6 26 0 0], L_000001bef046af70, L_000001bef04affd0;
L_000001bef0507a20 .cmp/eq 32, L_000001bef0508060, L_000001bef04b0018;
L_000001bef0507d40 .cmp/eq 6, L_000001bef046c800, L_000001bef04b0060;
L_000001bef0507660 .cmp/eq 6, L_000001bef046c800, L_000001bef04b00a8;
L_000001bef0508100 .cmp/eq 6, L_000001bef046af70, L_000001bef04b00f0;
L_000001bef0508f60 .functor MUXZ 32, L_000001bef04af120, v000001bef0464f40_0, L_000001bef0508100, C4<>;
L_000001bef05081a0 .functor MUXZ 32, L_000001bef0508f60, L_000001bef04af3c0, L_000001bef04aeef0, C4<>;
S_000001bef03d5ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001bef03d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bef0427820 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bef04ae940 .functor NOT 1, v000001bef0436d80_0, C4<0>, C4<0>, C4<0>;
v000001bef0437dc0_0 .net *"_ivl_0", 0 0, L_000001bef04ae940;  1 drivers
v000001bef04376e0_0 .net "in1", 31 0, L_000001bef04af3c0;  alias, 1 drivers
v000001bef0437a00_0 .net "in2", 31 0, L_000001bef05078e0;  alias, 1 drivers
v000001bef0436ce0_0 .net "out", 31 0, L_000001bef0509500;  alias, 1 drivers
v000001bef0437820_0 .net "s", 0 0, v000001bef0436d80_0;  alias, 1 drivers
L_000001bef0509500 .functor MUXZ 32, L_000001bef05078e0, L_000001bef04af3c0, L_000001bef04ae940, C4<>;
S_000001bef03669c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001bef03d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001bef04a0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001bef04a00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001bef04a0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001bef04a0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001bef04a0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001bef04a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001bef04a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bef04a0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001bef04a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bef04a0288 .param/l "j" 0 4 12, C4<000010>;
P_000001bef04a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001bef04a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bef04a0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001bef04a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bef04a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001bef04a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bef04a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bef04a0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001bef04a0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001bef04a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001bef04a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bef04a0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001bef04a0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001bef04a0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001bef04a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bef04a0608 .param/l "xori" 0 4 8, C4<001110>;
v000001bef0436740_0 .var "ALUOp", 3 0;
v000001bef0436d80_0 .var "ALUSrc", 0 0;
v000001bef0437140_0 .var "MemReadEn", 0 0;
v000001bef0437aa0_0 .var "MemWriteEn", 0 0;
v000001bef0435f20_0 .var "MemtoReg", 0 0;
v000001bef0436600_0 .var "RegDst", 0 0;
v000001bef04362e0_0 .var "RegWriteEn", 0 0;
v000001bef0436880_0 .net "funct", 5 0, L_000001bef046c800;  alias, 1 drivers
v000001bef04378c0_0 .var "hlt", 0 0;
v000001bef0437000_0 .net "opcode", 5 0, L_000001bef046af70;  alias, 1 drivers
v000001bef04370a0_0 .net "rst", 0 0, v000001bef046a9d0_0;  alias, 1 drivers
E_000001bef0427b20 .event anyedge, v000001bef04370a0_0, v000001bef0437000_0, v000001bef0436880_0;
S_000001bef0366b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001bef03d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001bef0427de0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001bef04aea90 .functor BUFZ 32, L_000001bef046d160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bef0436b00_0 .net "Data_Out", 31 0, L_000001bef04aea90;  alias, 1 drivers
v000001bef0437960 .array "InstMem", 0 1023, 31 0;
v000001bef0436ba0_0 .net *"_ivl_0", 31 0, L_000001bef046d160;  1 drivers
v000001bef0436380_0 .net *"_ivl_3", 9 0, L_000001bef046cd00;  1 drivers
v000001bef0437280_0 .net *"_ivl_4", 11 0, L_000001bef046d5c0;  1 drivers
L_000001bef04afbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bef0436ec0_0 .net *"_ivl_7", 1 0, L_000001bef04afbe0;  1 drivers
v000001bef04367e0_0 .net "addr", 31 0, v000001bef0464f40_0;  alias, 1 drivers
v000001bef0437be0_0 .var/i "i", 31 0;
L_000001bef046d160 .array/port v000001bef0437960, L_000001bef046d5c0;
L_000001bef046cd00 .part v000001bef0464f40_0, 0, 10;
L_000001bef046d5c0 .concat [ 10 2 0 0], L_000001bef046cd00, L_000001bef04afbe0;
S_000001bef03d53d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001bef03d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001bef04af120 .functor BUFZ 32, L_000001bef046d980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001bef04af3c0 .functor BUFZ 32, L_000001bef046da20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bef0437500_0 .net *"_ivl_0", 31 0, L_000001bef046d980;  1 drivers
v000001bef0437c80_0 .net *"_ivl_10", 6 0, L_000001bef046dfc0;  1 drivers
L_000001bef04afcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bef0414480_0 .net *"_ivl_13", 1 0, L_000001bef04afcb8;  1 drivers
v000001bef0414de0_0 .net *"_ivl_2", 6 0, L_000001bef046ce40;  1 drivers
L_000001bef04afc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bef0464cc0_0 .net *"_ivl_5", 1 0, L_000001bef04afc70;  1 drivers
v000001bef0465300_0 .net *"_ivl_8", 31 0, L_000001bef046da20;  1 drivers
v000001bef0465580_0 .net "clk", 0 0, L_000001bef04ae780;  alias, 1 drivers
v000001bef04649a0_0 .var/i "i", 31 0;
v000001bef0464720_0 .net "readData1", 31 0, L_000001bef04af120;  alias, 1 drivers
v000001bef0465d00_0 .net "readData2", 31 0, L_000001bef04af3c0;  alias, 1 drivers
v000001bef04651c0_0 .net "readRegister1", 4 0, L_000001bef046b1f0;  alias, 1 drivers
v000001bef0465800_0 .net "readRegister2", 4 0, L_000001bef046dac0;  alias, 1 drivers
v000001bef0464fe0 .array "registers", 31 0, 31 0;
v000001bef0465080_0 .net "rst", 0 0, v000001bef046a9d0_0;  alias, 1 drivers
v000001bef0464680_0 .net "we", 0 0, v000001bef04362e0_0;  alias, 1 drivers
v000001bef0465760_0 .net "writeData", 31 0, L_000001bef0508d80;  alias, 1 drivers
v000001bef0466160_0 .net "writeRegister", 4 0, L_000001bef046dd40;  alias, 1 drivers
E_000001bef0428020/0 .event negedge, v000001bef04370a0_0;
E_000001bef0428020/1 .event posedge, v000001bef0465580_0;
E_000001bef0428020 .event/or E_000001bef0428020/0, E_000001bef0428020/1;
L_000001bef046d980 .array/port v000001bef0464fe0, L_000001bef046ce40;
L_000001bef046ce40 .concat [ 5 2 0 0], L_000001bef046b1f0, L_000001bef04afc70;
L_000001bef046da20 .array/port v000001bef0464fe0, L_000001bef046dfc0;
L_000001bef046dfc0 .concat [ 5 2 0 0], L_000001bef046dac0, L_000001bef04afcb8;
S_000001bef03d5560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001bef03d53d0;
 .timescale 0 0;
v000001bef0436f60_0 .var/i "i", 31 0;
S_000001bef03be550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001bef03d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001bef0428920 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001bef04af2e0 .functor NOT 1, v000001bef0436600_0, C4<0>, C4<0>, C4<0>;
v000001bef0464a40_0 .net *"_ivl_0", 0 0, L_000001bef04af2e0;  1 drivers
v000001bef04647c0_0 .net "in1", 4 0, L_000001bef046dac0;  alias, 1 drivers
v000001bef0465120_0 .net "in2", 4 0, L_000001bef046b0b0;  alias, 1 drivers
v000001bef0465260_0 .net "out", 4 0, L_000001bef046dd40;  alias, 1 drivers
v000001bef0465da0_0 .net "s", 0 0, v000001bef0436600_0;  alias, 1 drivers
L_000001bef046dd40 .functor MUXZ 5, L_000001bef046b0b0, L_000001bef046dac0, L_000001bef04af2e0, C4<>;
S_000001bef03be6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001bef03d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001bef0428720 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001bef04ae9b0 .functor NOT 1, v000001bef0435f20_0, C4<0>, C4<0>, C4<0>;
v000001bef0464ae0_0 .net *"_ivl_0", 0 0, L_000001bef04ae9b0;  1 drivers
v000001bef04658a0_0 .net "in1", 31 0, v000001bef04654e0_0;  alias, 1 drivers
v000001bef04653a0_0 .net "in2", 31 0, v000001bef0465e40_0;  alias, 1 drivers
v000001bef0464900_0 .net "out", 31 0, L_000001bef0508d80;  alias, 1 drivers
v000001bef0465940_0 .net "s", 0 0, v000001bef0435f20_0;  alias, 1 drivers
L_000001bef0508d80 .functor MUXZ 32, v000001bef0465e40_0, v000001bef04654e0_0, L_000001bef04ae9b0, C4<>;
S_000001bef0403200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001bef03d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001bef0403390 .param/l "ADD" 0 9 12, C4<0000>;
P_000001bef04033c8 .param/l "AND" 0 9 12, C4<0010>;
P_000001bef0403400 .param/l "NOR" 0 9 12, C4<0101>;
P_000001bef0403438 .param/l "OR" 0 9 12, C4<0011>;
P_000001bef0403470 .param/l "SGT" 0 9 12, C4<0111>;
P_000001bef04034a8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001bef04034e0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001bef0403518 .param/l "SRL" 0 9 12, C4<1001>;
P_000001bef0403550 .param/l "SUB" 0 9 12, C4<0001>;
P_000001bef0403588 .param/l "XOR" 0 9 12, C4<0100>;
P_000001bef04035c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001bef04035f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001bef04b0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bef0464400_0 .net/2u *"_ivl_0", 31 0, L_000001bef04b0138;  1 drivers
v000001bef0464540_0 .net "opSel", 3 0, v000001bef0436740_0;  alias, 1 drivers
v000001bef0465440_0 .net "operand1", 31 0, L_000001bef05081a0;  alias, 1 drivers
v000001bef04659e0_0 .net "operand2", 31 0, L_000001bef0509500;  alias, 1 drivers
v000001bef04654e0_0 .var "result", 31 0;
v000001bef0465c60_0 .net "zero", 0 0, L_000001bef0507fc0;  alias, 1 drivers
E_000001bef04287a0 .event anyedge, v000001bef0436740_0, v000001bef0465440_0, v000001bef0436ce0_0;
L_000001bef0507fc0 .cmp/eq 32, v000001bef04654e0_0, L_000001bef04b0138;
S_000001bef03eb890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001bef03d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001bef04a1660 .param/l "RType" 0 4 2, C4<000000>;
P_000001bef04a1698 .param/l "add" 0 4 5, C4<100000>;
P_000001bef04a16d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001bef04a1708 .param/l "addu" 0 4 5, C4<100001>;
P_000001bef04a1740 .param/l "and_" 0 4 5, C4<100100>;
P_000001bef04a1778 .param/l "andi" 0 4 8, C4<001100>;
P_000001bef04a17b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001bef04a17e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001bef04a1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001bef04a1858 .param/l "j" 0 4 12, C4<000010>;
P_000001bef04a1890 .param/l "jal" 0 4 12, C4<000011>;
P_000001bef04a18c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001bef04a1900 .param/l "lw" 0 4 8, C4<100011>;
P_000001bef04a1938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001bef04a1970 .param/l "or_" 0 4 5, C4<100101>;
P_000001bef04a19a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001bef04a19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001bef04a1a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001bef04a1a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001bef04a1a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001bef04a1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001bef04a1af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001bef04a1b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001bef04a1b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001bef04a1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001bef04a1bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001bef0464b80_0 .var "PCsrc", 0 0;
v000001bef0465a80_0 .net "funct", 5 0, L_000001bef046c800;  alias, 1 drivers
v000001bef0464d60_0 .net "opcode", 5 0, L_000001bef046af70;  alias, 1 drivers
v000001bef0464e00_0 .net "operand1", 31 0, L_000001bef04af120;  alias, 1 drivers
v000001bef0465620_0 .net "operand2", 31 0, L_000001bef0509500;  alias, 1 drivers
v000001bef04656c0_0 .net "rst", 0 0, v000001bef046a9d0_0;  alias, 1 drivers
E_000001bef0428be0/0 .event anyedge, v000001bef04370a0_0, v000001bef0437000_0, v000001bef0464720_0, v000001bef0436ce0_0;
E_000001bef0428be0/1 .event anyedge, v000001bef0436880_0;
E_000001bef0428be0 .event/or E_000001bef0428be0/0, E_000001bef0428be0/1;
S_000001bef03eba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001bef03d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001bef04642c0 .array "DataMem", 0 1023, 31 0;
v000001bef0465bc0_0 .net "address", 31 0, v000001bef04654e0_0;  alias, 1 drivers
v000001bef0464860_0 .net "clock", 0 0, L_000001bef04af040;  1 drivers
v000001bef0465b20_0 .net "data", 31 0, L_000001bef04af3c0;  alias, 1 drivers
v000001bef04645e0_0 .var/i "i", 31 0;
v000001bef0465e40_0 .var "q", 31 0;
v000001bef0464c20_0 .net "rden", 0 0, v000001bef0437140_0;  alias, 1 drivers
v000001bef0464ea0_0 .net "wren", 0 0, v000001bef0437aa0_0;  alias, 1 drivers
E_000001bef04282a0 .event posedge, v000001bef0464860_0;
S_000001bef04a1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001bef03d5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001bef04288e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001bef0465ee0_0 .net "PCin", 31 0, L_000001bef046cb20;  alias, 1 drivers
v000001bef0464f40_0 .var "PCout", 31 0;
v000001bef0465f80_0 .net "clk", 0 0, L_000001bef04ae780;  alias, 1 drivers
v000001bef0464360_0 .net "rst", 0 0, v000001bef046a9d0_0;  alias, 1 drivers
    .scope S_000001bef03eb890;
T_0 ;
    %wait E_000001bef0428be0;
    %load/vec4 v000001bef04656c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bef0464b80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bef0464d60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001bef0464e00_0;
    %load/vec4 v000001bef0465620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001bef0464d60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001bef0464e00_0;
    %load/vec4 v000001bef0465620_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001bef0464d60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001bef0464d60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001bef0464d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001bef0465a80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001bef0464b80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001bef04a1c20;
T_1 ;
    %wait E_000001bef0428020;
    %load/vec4 v000001bef0464360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bef0464f40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bef0465ee0_0;
    %assign/vec4 v000001bef0464f40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bef0366b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bef0437be0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001bef0437be0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bef0437be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %load/vec4 v000001bef0437be0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bef0437be0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0437960, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001bef03669c0;
T_3 ;
    %wait E_000001bef0427b20;
    %load/vec4 v000001bef04370a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001bef04378c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bef04362e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bef0437aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bef0435f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bef0437140_0, 0;
    %assign/vec4 v000001bef0436600_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001bef04378c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001bef0436740_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001bef0436d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bef04362e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bef0437aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bef0435f20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001bef0437140_0, 0, 1;
    %store/vec4 v000001bef0436600_0, 0, 1;
    %load/vec4 v000001bef0437000_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef04378c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef04362e0_0, 0;
    %load/vec4 v000001bef0436880_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef04362e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef04362e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001bef0436600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef04362e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef04362e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef04362e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef04362e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0437140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef04362e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0435f20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0437aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001bef0436d80_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001bef0436740_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001bef03d53d0;
T_4 ;
    %wait E_000001bef0428020;
    %fork t_1, S_000001bef03d5560;
    %jmp t_0;
    .scope S_000001bef03d5560;
t_1 ;
    %load/vec4 v000001bef0465080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bef0436f60_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001bef0436f60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bef0436f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0464fe0, 0, 4;
    %load/vec4 v000001bef0436f60_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bef0436f60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bef0464680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001bef0465760_0;
    %load/vec4 v000001bef0466160_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0464fe0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef0464fe0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001bef03d53d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001bef03d53d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bef04649a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001bef04649a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001bef04649a0_0;
    %ix/getv/s 4, v000001bef04649a0_0;
    %load/vec4a v000001bef0464fe0, 4;
    %ix/getv/s 4, v000001bef04649a0_0;
    %load/vec4a v000001bef0464fe0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001bef04649a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bef04649a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001bef0403200;
T_6 ;
    %wait E_000001bef04287a0;
    %load/vec4 v000001bef0464540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001bef0465440_0;
    %load/vec4 v000001bef04659e0_0;
    %add;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001bef0465440_0;
    %load/vec4 v000001bef04659e0_0;
    %sub;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001bef0465440_0;
    %load/vec4 v000001bef04659e0_0;
    %and;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001bef0465440_0;
    %load/vec4 v000001bef04659e0_0;
    %or;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001bef0465440_0;
    %load/vec4 v000001bef04659e0_0;
    %xor;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001bef0465440_0;
    %load/vec4 v000001bef04659e0_0;
    %or;
    %inv;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001bef0465440_0;
    %load/vec4 v000001bef04659e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001bef04659e0_0;
    %load/vec4 v000001bef0465440_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001bef0465440_0;
    %ix/getv 4, v000001bef04659e0_0;
    %shiftl 4;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001bef0465440_0;
    %ix/getv 4, v000001bef04659e0_0;
    %shiftr 4;
    %assign/vec4 v000001bef04654e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001bef03eba20;
T_7 ;
    %wait E_000001bef04282a0;
    %load/vec4 v000001bef0464c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001bef0465bc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001bef04642c0, 4;
    %assign/vec4 v000001bef0465e40_0, 0;
T_7.0 ;
    %load/vec4 v000001bef0464ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001bef0465b20_0;
    %ix/getv 3, v000001bef0465bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef04642c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bef03eba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bef04645e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001bef04645e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001bef04645e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bef04642c0, 0, 4;
    %load/vec4 v000001bef04645e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bef04645e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001bef03eba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bef04645e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001bef04645e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001bef04645e0_0;
    %load/vec4a v000001bef04642c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001bef04645e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001bef04645e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bef04645e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001bef03d5d10;
T_10 ;
    %wait E_000001bef0428020;
    %load/vec4 v000001bef046a6b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001bef046b010_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001bef046b010_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001bef046b010_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001bef042edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bef046a750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bef046a9d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001bef042edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001bef046a750_0;
    %inv;
    %assign/vec4 v000001bef046a750_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001bef042edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bef046a9d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bef046a9d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001bef046a4d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
