#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 16 15:18:01 2025
# Process ID: 6684
# Current directory: E:/220210831/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7760 E:\220210831\lab1\lab1.xpr
# Log file: E:/220210831/lab1/vivado.log
# Journal file: E:/220210831/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/220210831/lab1/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property top VideoTimingGen [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj VideoTimingGen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd" into library xil_defaultlib
ERROR: [VRFC 10-2987] 'constants_pack' is not compiled in library 'xil_defaultlib' [E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd:10]
INFO: [VRFC 10-3107] analyzing entity 'VideoTimingGen'
ERROR: [VRFC 10-3782] unit 'videotiminggen' ignored due to previous errors [E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd:12]
INFO: [VRFC 10-3070] VHDL file 'E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj VideoTimingGen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd" into library xil_defaultlib
ERROR: [VRFC 10-2987] 'constants_pack' is not compiled in library 'xil_defaultlib' [E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd:10]
INFO: [VRFC 10-3107] analyzing entity 'VideoTimingGen'
ERROR: [VRFC 10-3782] unit 'videotiminggen' ignored due to previous errors [E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd:12]
INFO: [VRFC 10-3070] VHDL file 'E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse E:/220210831/lab1/lab1.srcs/sources_1/new/Constants_pack.vhd
WARNING: [filemgmt 56-12] File 'E:/220210831/lab1/lab1.srcs/sources_1/new/Constants_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd] -no_script -reset -force -quiet
remove_files  E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd
add_files -norecurse {E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd E:/220210831/lab1/lab1.srcs/sources_1/new/Constants_pack.vhd}
WARNING: [filemgmt 56-12] File 'E:/220210831/lab1/lab1.srcs/sources_1/new/Constants_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj VideoTimingGen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/220210831/lab1/lab1.srcs/sources_1/new/Constants_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VideoTimingGen'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/220210831/lab1/lab1.srcs/sim_1/new/tb_VideoTimingGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_VideoTimingGen'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8b3faf1746d342ccb92d99b313a8d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot VideoTimingGen_behav xil_defaultlib.VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.constants_pack
Compiling architecture behavioral of entity xil_defaultlib.videotiminggen
Built simulation snapshot VideoTimingGen_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/220210831/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/VideoTimingGen_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 16 15:30:28 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 843.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VideoTimingGen_behav -key {Behavioral:sim_1:Functional:VideoTimingGen} -tclbatch {VideoTimingGen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source VideoTimingGen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VideoTimingGen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 883.488 ; gain = 39.668
add_bp {E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd} 42
remove_bps -file {E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd} -line 42
add_bp {E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd} 42
remove_bps -file {E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd} -line 42
run all
run all
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj VideoTimingGen_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8b3faf1746d342ccb92d99b313a8d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot VideoTimingGen_behav xil_defaultlib.VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj VideoTimingGen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/220210831/lab1/lab1.srcs/sim_1/new/tb_VideoTimingGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_VideoTimingGen'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8b3faf1746d342ccb92d99b313a8d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot VideoTimingGen_behav xil_defaultlib.VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VideoTimingGen_behav -key {Behavioral:sim_1:Functional:VideoTimingGen} -tclbatch {VideoTimingGen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source VideoTimingGen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VideoTimingGen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_VideoTimingGen [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_VideoTimingGen_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8b3faf1746d342ccb92d99b313a8d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_VideoTimingGen_behav xil_defaultlib.tb_VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.constants_pack
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.VideoTimingGen [videotiminggen_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_videotiminggen
Built simulation snapshot tb_VideoTimingGen_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/220210831/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/tb_VideoTimingGen_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 16 15:52:16 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_VideoTimingGen_behav -key {Behavioral:sim_1:Functional:tb_VideoTimingGen} -tclbatch {tb_VideoTimingGen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_VideoTimingGen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_VideoTimingGen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.258 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_VideoTimingGen_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8b3faf1746d342ccb92d99b313a8d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_VideoTimingGen_behav xil_defaultlib.tb_VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_VideoTimingGen_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/220210831/lab1/lab1.srcs/sim_1/new/tb_VideoTimingGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_VideoTimingGen'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8b3faf1746d342ccb92d99b313a8d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_VideoTimingGen_behav xil_defaultlib.tb_VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.constants_pack
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.VideoTimingGen [videotiminggen_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_videotiminggen
Built simulation snapshot tb_VideoTimingGen_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_VideoTimingGen_behav -key {Behavioral:sim_1:Functional:tb_VideoTimingGen} -tclbatch {tb_VideoTimingGen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_VideoTimingGen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_VideoTimingGen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 20 ms
run all
run: Time (s): cpu = 00:01:33 ; elapsed = 00:01:16 . Memory (MB): peak = 1032.258 ; gain = 0.000
run 20 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_VideoTimingGen_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8b3faf1746d342ccb92d99b313a8d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_VideoTimingGen_behav xil_defaultlib.tb_VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_VideoTimingGen_behav -key {Behavioral:sim_1:Functional:tb_VideoTimingGen} -tclbatch {tb_VideoTimingGen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_VideoTimingGen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_VideoTimingGen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 20 ms
run 16.64 ms
run 16.64 ms
run 16.64 ms
run 20 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_VideoTimingGen_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8b3faf1746d342ccb92d99b313a8d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_VideoTimingGen_behav xil_defaultlib.tb_VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 20 ms
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/220210831/lab1/lab1.srcs/sources_1/new/VideoTimingGen.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/220210831/lab1/lab1.srcs/sim_1/new/tb_VideoTimingGen.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.runtime} -value {20ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_VideoTimingGen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_VideoTimingGen_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8b3faf1746d342ccb92d99b313a8d7be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_VideoTimingGen_behav xil_defaultlib.tb_VideoTimingGen -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/220210831/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_VideoTimingGen_behav -key {Behavioral:sim_1:Functional:tb_VideoTimingGen} -tclbatch {tb_VideoTimingGen.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_VideoTimingGen.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 20ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_VideoTimingGen_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 20ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 16:33:18 2025...
