<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p356" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_356{left:719px;bottom:68px;letter-spacing:0.1px;}
#t2_356{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_356{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_356{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_356{left:69px;bottom:518px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_356{left:69px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t7_356{left:69px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_356{left:69px;bottom:461px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t9_356{left:69px;bottom:435px;}
#ta_356{left:95px;bottom:438px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tb_356{left:95px;bottom:422px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tc_356{left:69px;bottom:395px;}
#td_356{left:95px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_356{left:95px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_356{left:69px;bottom:355px;}
#tg_356{left:95px;bottom:359px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#th_356{left:95px;bottom:342px;letter-spacing:-0.19px;word-spacing:-0.99px;}
#ti_356{left:95px;bottom:325px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tj_356{left:95px;bottom:309px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tk_356{left:95px;bottom:292px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_356{left:95px;bottom:275px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tm_356{left:86px;bottom:1039px;letter-spacing:-0.17px;}
#tn_356{left:126px;bottom:1039px;letter-spacing:-0.03px;}
#to_356{left:202px;bottom:1039px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#tp_356{left:286px;bottom:1039px;letter-spacing:-0.11px;}
#tq_356{left:202px;bottom:1022px;letter-spacing:-0.11px;}
#tr_356{left:202px;bottom:1005px;letter-spacing:-0.11px;}
#ts_356{left:598px;bottom:1012px;}
#tt_356{left:613px;bottom:1005px;letter-spacing:-0.11px;}
#tu_356{left:202px;bottom:988px;letter-spacing:-0.12px;}
#tv_356{left:86px;bottom:964px;letter-spacing:-0.17px;}
#tw_356{left:126px;bottom:964px;letter-spacing:-0.11px;}
#tx_356{left:202px;bottom:964px;letter-spacing:-0.13px;word-spacing:0.04px;}
#ty_356{left:559px;bottom:964px;letter-spacing:-0.12px;}
#tz_356{left:202px;bottom:947px;letter-spacing:-0.12px;}
#t10_356{left:202px;bottom:930px;letter-spacing:-0.11px;}
#t11_356{left:86px;bottom:906px;letter-spacing:-0.17px;}
#t12_356{left:126px;bottom:906px;letter-spacing:-0.19px;}
#t13_356{left:202px;bottom:906px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_356{left:346px;bottom:906px;letter-spacing:-0.12px;}
#t15_356{left:86px;bottom:881px;letter-spacing:-0.17px;}
#t16_356{left:126px;bottom:881px;letter-spacing:-0.1px;}
#t17_356{left:202px;bottom:881px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t18_356{left:424px;bottom:881px;letter-spacing:-0.12px;}
#t19_356{left:202px;bottom:865px;letter-spacing:-0.11px;}
#t1a_356{left:202px;bottom:848px;letter-spacing:-0.12px;}
#t1b_356{left:86px;bottom:823px;letter-spacing:-0.17px;}
#t1c_356{left:126px;bottom:823px;letter-spacing:-0.06px;}
#t1d_356{left:202px;bottom:823px;letter-spacing:-0.14px;}
#t1e_356{left:232px;bottom:823px;letter-spacing:-0.12px;}
#t1f_356{left:86px;bottom:799px;letter-spacing:-0.17px;}
#t1g_356{left:126px;bottom:799px;letter-spacing:-0.11px;}
#t1h_356{left:202px;bottom:799px;letter-spacing:-0.12px;}
#t1i_356{left:240px;bottom:799px;letter-spacing:-0.12px;}
#t1j_356{left:86px;bottom:774px;letter-spacing:-0.21px;}
#t1k_356{left:126px;bottom:774px;letter-spacing:-0.1px;}
#t1l_356{left:202px;bottom:774px;letter-spacing:-0.12px;word-spacing:-0.4px;}
#t1m_356{left:274px;bottom:774px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t1n_356{left:202px;bottom:758px;letter-spacing:-0.11px;}
#t1o_356{left:86px;bottom:733px;letter-spacing:-0.21px;}
#t1p_356{left:126px;bottom:733px;letter-spacing:-0.15px;}
#t1q_356{left:202px;bottom:733px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1r_356{left:426px;bottom:733px;letter-spacing:-0.11px;}
#t1s_356{left:202px;bottom:716px;letter-spacing:-0.11px;}
#t1t_356{left:202px;bottom:700px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1u_356{left:202px;bottom:683px;letter-spacing:-0.11px;}
#t1v_356{left:86px;bottom:658px;letter-spacing:-0.21px;}
#t1w_356{left:126px;bottom:658px;letter-spacing:-0.11px;}
#t1x_356{left:202px;bottom:658px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1y_356{left:311px;bottom:658px;letter-spacing:-0.12px;}
#t1z_356{left:86px;bottom:634px;letter-spacing:-0.18px;}
#t20_356{left:126px;bottom:634px;letter-spacing:-0.13px;}
#t21_356{left:202px;bottom:634px;letter-spacing:-0.13px;}
#t22_356{left:86px;bottom:609px;letter-spacing:-0.21px;}
#t23_356{left:126px;bottom:609px;letter-spacing:-0.14px;}
#t24_356{left:202px;bottom:609px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_356{left:344px;bottom:609px;letter-spacing:-0.12px;}
#t26_356{left:202px;bottom:593px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t27_356{left:202px;bottom:576px;letter-spacing:-0.11px;}
#t28_356{left:186px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t29_356{left:272px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2a_356{left:76px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t2b_356{left:126px;bottom:1063px;letter-spacing:-0.13px;}
#t2c_356{left:202px;bottom:1063px;letter-spacing:-0.12px;}

.s1_356{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_356{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_356{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_356{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_356{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s6_356{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_356{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_356{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts356" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg356Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg356" style="-webkit-user-select: none;"><object width="935" height="1210" data="356/356.svg" type="image/svg+xml" id="pdf356" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_356" class="t s1_356">CPUID—CPU Identification </span>
<span id="t2_356" class="t s2_356">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_356" class="t s1_356">3-246 </span><span id="t4_356" class="t s1_356">Vol. 2A </span>
<span id="t5_356" class="t s3_356">INPUT EAX = 02H: TLB/Cache/Prefetch Information Returned in EAX, EBX, ECX, EDX </span>
<span id="t6_356" class="t s4_356">When CPUID executes with EAX set to 02H, the processor returns information about the processor’s internal TLBs, </span>
<span id="t7_356" class="t s4_356">cache, and prefetch hardware in the EAX, EBX, ECX, and EDX registers. The information is reported in encoded </span>
<span id="t8_356" class="t s4_356">form and fall into the following categories: </span>
<span id="t9_356" class="t s5_356">• </span><span id="ta_356" class="t s4_356">The least-significant byte in register EAX (register AL) will always return 01H. Software should ignore this value </span>
<span id="tb_356" class="t s4_356">and not interpret it as an informational descriptor. </span>
<span id="tc_356" class="t s5_356">• </span><span id="td_356" class="t s4_356">The most significant bit (bit 31) of each register indicates whether the register contains valid information (set </span>
<span id="te_356" class="t s4_356">to 0) or is reserved (set to 1). </span>
<span id="tf_356" class="t s5_356">• </span><span id="tg_356" class="t s4_356">If a register contains valid information, the information is contained in 1 byte descriptors. There are four types </span>
<span id="th_356" class="t s4_356">of encoding values for the byte descriptor, the encoding type is noted in the second column of Table 3-12. Table </span>
<span id="ti_356" class="t s4_356">3-12 lists the encoding of these descriptors. Note that the order of descriptors in the EAX, EBX, ECX, and EDX </span>
<span id="tj_356" class="t s4_356">registers is not defined; that is, specific bytes are not designated to contain descriptors for specific cache, </span>
<span id="tk_356" class="t s4_356">prefetch, or TLB types. The descriptors may appear in any order. Note also a processor may report a general </span>
<span id="tl_356" class="t s4_356">descriptor type (FFH) and not report any byte descriptor of “cache type” via CPUID leaf 2. </span>
<span id="tm_356" class="t s6_356">21 </span><span id="tn_356" class="t s6_356">DS </span><span id="to_356" class="t s7_356">Debug Store. </span><span id="tp_356" class="t s6_356">The processor supports the ability to write debug information into a memory resident buffer. </span>
<span id="tq_356" class="t s6_356">This feature is used by the branch trace store (BTS) and processor event-based sampling (PEBS) facilities (see </span>
<span id="tr_356" class="t s6_356">Chapter 24, “Introduction to Virtual Machine Extensions,” in the Intel </span>
<span id="ts_356" class="t s8_356">® </span>
<span id="tt_356" class="t s6_356">64 and IA-32 Architectures Software </span>
<span id="tu_356" class="t s6_356">Developer’s Manual, Volume 3C). </span>
<span id="tv_356" class="t s6_356">22 </span><span id="tw_356" class="t s6_356">ACPI </span><span id="tx_356" class="t s7_356">Thermal Monitor and Software Controlled Clock Facilities. </span><span id="ty_356" class="t s6_356">The processor implements internal MSRs that </span>
<span id="tz_356" class="t s6_356">allow processor temperature to be monitored and processor performance to be modulated in predefined duty </span>
<span id="t10_356" class="t s6_356">cycles under software control. </span>
<span id="t11_356" class="t s6_356">23 </span><span id="t12_356" class="t s6_356">MMX </span><span id="t13_356" class="t s7_356">Intel MMX Technology. </span><span id="t14_356" class="t s6_356">The processor supports the Intel MMX technology. </span>
<span id="t15_356" class="t s6_356">24 </span><span id="t16_356" class="t s6_356">FXSR </span><span id="t17_356" class="t s7_356">FXSAVE and FXRSTOR Instructions. </span><span id="t18_356" class="t s6_356">The FXSAVE and FXRSTOR instructions are supported for fast save and </span>
<span id="t19_356" class="t s6_356">restore of the floating-point context. Presence of this bit also indicates that CR4.OSFXSR is available for an </span>
<span id="t1a_356" class="t s6_356">operating system to indicate that it supports the FXSAVE and FXRSTOR instructions. </span>
<span id="t1b_356" class="t s6_356">25 </span><span id="t1c_356" class="t s6_356">SSE </span><span id="t1d_356" class="t s7_356">SSE. </span><span id="t1e_356" class="t s6_356">The processor supports the SSE extensions. </span>
<span id="t1f_356" class="t s6_356">26 </span><span id="t1g_356" class="t s6_356">SSE2 </span><span id="t1h_356" class="t s7_356">SSE2. </span><span id="t1i_356" class="t s6_356">The processor supports the SSE2 extensions. </span>
<span id="t1j_356" class="t s6_356">27 </span><span id="t1k_356" class="t s6_356">SS </span><span id="t1l_356" class="t s7_356">Self Snoop. </span><span id="t1m_356" class="t s6_356">The processor supports the management of conflicting memory types by performing a snoop of its </span>
<span id="t1n_356" class="t s6_356">own cache structure for transactions issued to the bus. </span>
<span id="t1o_356" class="t s6_356">28 </span><span id="t1p_356" class="t s6_356">HTT </span><span id="t1q_356" class="t s7_356">Max APIC IDs reserved field is Valid. </span><span id="t1r_356" class="t s6_356">A value of 0 for HTT indicates there is only a single logical processor in </span>
<span id="t1s_356" class="t s6_356">the package and software should assume only a single APIC ID is reserved. A value of 1 for HTT indicates the </span>
<span id="t1t_356" class="t s6_356">value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is </span>
<span id="t1u_356" class="t s6_356">valid for the package. </span>
<span id="t1v_356" class="t s6_356">29 </span><span id="t1w_356" class="t s6_356">TM </span><span id="t1x_356" class="t s7_356">Thermal Monitor. </span><span id="t1y_356" class="t s6_356">The processor implements the thermal monitor automatic thermal control circuitry (TCC). </span>
<span id="t1z_356" class="t s6_356">30 </span><span id="t20_356" class="t s6_356">Reserved </span><span id="t21_356" class="t s6_356">Reserved </span>
<span id="t22_356" class="t s6_356">31 </span><span id="t23_356" class="t s6_356">PBE </span><span id="t24_356" class="t s7_356">Pending Break Enable. </span><span id="t25_356" class="t s6_356">The processor supports the use of the FERR#/PBE# pin when the processor is in the </span>
<span id="t26_356" class="t s6_356">stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the </span>
<span id="t27_356" class="t s6_356">processor should return to normal operation to handle the interrupt. </span>
<span id="t28_356" class="t s3_356">Table 3-11. </span><span id="t29_356" class="t s3_356">More on Feature Information Returned in the EDX Register (Contd.) </span>
<span id="t2a_356" class="t s7_356">Bit # </span><span id="t2b_356" class="t s7_356">Mnemonic </span><span id="t2c_356" class="t s7_356">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
