Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 17 19:52:03 2018
| Host         : Vivien-HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file mse_mandelbrot_timing_summary_routed.rpt -rpx mse_mandelbrot_timing_summary_routed.rpx -warn_on_violation
| Design       : mse_mandelbrot
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[2]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[3]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[4]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[5]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[6]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[0]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[10]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[11]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[12]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[13]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[14]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[15]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[1]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[2]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[3]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[4]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[5]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[6]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[7]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[8]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[9]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[0]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[10]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[11]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[12]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[13]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[14]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[1]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[2]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[3]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[4]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[5]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[6]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[7]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[8]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.485        0.000                      0                 5113        0.173        0.000                      0                 5113        1.747        0.000                       0                   475  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                 ------------         ----------      --------------
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC  {0.000 5.000}        10.000          100.000         
  ClkHdmixC_clk_vga_hdmi_1024x600                                     {0.000 1.951}        3.902           256.250         
  ClkVgaxC_clk_vga_hdmi_1024x600                                      {0.000 9.756}        19.512          51.250          
  clkfbout_clk_vga_hdmi_1024x600                                      {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixC_clk_vga_hdmi_1024x600                                                                                                                                                                                       1.747        0.000                       0                    10  
  ClkVgaxC_clk_vga_hdmi_1024x600                                            1.838        0.000                      0                 2408        0.200        0.000                      0                 2408        9.256        0.000                       0                   235  
  clkfbout_clk_vga_hdmi_1024x600                                                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                 0.485        0.000                      0                 2666        0.173        0.000                      0                 2666        4.500        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.927        0.000                      0                   39        0.621        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
  To Clock:  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixC_clk_vga_hdmi_1024x600
  To Clock:  ClkHdmixC_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 1.951 }
Period(ns):         3.902
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.902       1.747      BUFGCTRL_X0Y1    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y140    HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y139    HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y136    HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y135    HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y134    HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y133    HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y148    HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y147    HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.902       2.653      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.902       209.458    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxC_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxC_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack        1.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.900ns  (logic 0.419ns (2.479%)  route 16.481ns (97.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 21.193 - 19.512 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.688     1.688    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y138       FDCE (Prop_fdce_C_Q)         0.419     2.107 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        16.481    18.589    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y26         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.681    21.193    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.003    21.196    
                         clock uncertainty           -0.082    21.114    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    20.427    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.427    
                         arrival time                         -18.589    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.547ns  (logic 0.419ns (2.532%)  route 16.128ns (97.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 21.188 - 19.512 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.688     1.688    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y138       FDCE (Prop_fdce_C_Q)         0.419     2.107 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        16.128    18.236    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y25         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.676    21.188    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    21.191    
                         clock uncertainty           -0.082    21.109    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    20.422    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.422    
                         arrival time                         -18.236    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        16.248ns  (logic 0.419ns (2.579%)  route 15.829ns (97.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 21.090 - 19.512 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.688     1.688    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y138       FDCE (Prop_fdce_C_Q)         0.419     2.107 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        15.829    17.936    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y25         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.578    21.090    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.003    21.093    
                         clock uncertainty           -0.082    21.011    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    20.324    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -17.936    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.686ns  (logic 0.419ns (2.671%)  route 15.267ns (97.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 21.093 - 19.512 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.688     1.688    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y138       FDCE (Prop_fdce_C_Q)         0.419     2.107 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        15.267    17.374    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y24         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.581    21.093    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    21.096    
                         clock uncertainty           -0.082    21.014    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    20.327    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.327    
                         arrival time                         -17.374    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.568ns  (logic 0.715ns (4.593%)  route 14.853ns (95.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 21.106 - 19.512 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.688     1.688    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y138       FDCE (Prop_fdce_C_Q)         0.419     2.107 f  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        14.489    16.596    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.296    16.892 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_329/O
                         net (fo=1, routed)           0.364    17.256    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_168
    RAMB36_X2Y20         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.594    21.106    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    21.109    
                         clock uncertainty           -0.082    21.027    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    20.584    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.584    
                         arrival time                         -17.256    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.250ns  (logic 0.419ns (2.748%)  route 14.831ns (97.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 21.098 - 19.512 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.688     1.688    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y138       FDCE (Prop_fdce_C_Q)         0.419     2.107 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        14.831    16.938    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y23         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.586    21.098    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.003    21.101    
                         clock uncertainty           -0.082    21.019    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    20.332    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.332    
                         arrival time                         -16.938    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.182ns  (logic 0.419ns (2.760%)  route 14.763ns (97.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 21.102 - 19.512 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.688     1.688    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y138       FDCE (Prop_fdce_C_Q)         0.419     2.107 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        14.763    16.871    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.590    21.102    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y22         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.003    21.105    
                         clock uncertainty           -0.082    21.023    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    20.336    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.336    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.531ns  (logic 5.156ns (33.198%)  route 10.375ns (66.802%))
  Logic Levels:           10  (LUT4=3 LUT5=1 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 21.218 - 19.512 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.864     1.864    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.736 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.801    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.226 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.320     7.546    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_50[0]
    SLICE_X62Y125        LUT6 (Prop_lut6_I1_O)        0.124     7.670 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.670    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X62Y125        MUXF7 (Prop_muxf7_I1_O)      0.214     7.884 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           2.357    10.241    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X140Y138       LUT6 (Prop_lut6_I5_O)        0.297    10.538 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           1.462    12.000    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X158Y138       LUT4 (Prop_lut4_I0_O)        0.146    12.146 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_3/O
                         net (fo=1, routed)           0.469    12.615    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_3_n_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.328    12.943 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.785    13.728    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y138       LUT4 (Prop_lut4_I0_O)        0.150    13.878 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.744    14.622    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I4_O)        0.326    14.948 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[1]_i_3/O
                         net (fo=24, routed)          0.902    15.849    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[1]_1
    SLICE_X160Y136       LUT4 (Prop_lut4_I0_O)        0.124    15.973 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6/O
                         net (fo=13, routed)          0.797    16.770    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_1
    SLICE_X159Y134       LUT5 (Prop_lut5_I2_O)        0.150    16.920 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_1/O
                         net (fo=1, routed)           0.475    17.395    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[1]_0[0]
    SLICE_X159Y134       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.705    21.218    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X159Y134       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]/C
                         clock pessimism              0.003    21.221    
                         clock uncertainty           -0.082    21.139    
    SLICE_X159Y134       FDRE (Setup_fdre_C_D)       -0.255    20.884    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/DcBiasxD_reg[0]
  -------------------------------------------------------------------
                         required time                         20.884    
                         arrival time                         -17.395    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.371ns  (logic 5.158ns (33.557%)  route 10.213ns (66.443%))
  Logic Levels:           10  (LUT4=4 LUT6=4 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.221 - 19.512 ) 
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.864     1.864    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y17         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.736 r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.801    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     5.226 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.320     7.546    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_50[0]
    SLICE_X62Y125        LUT6 (Prop_lut6_I1_O)        0.124     7.670 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.670    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X62Y125        MUXF7 (Prop_muxf7_I1_O)      0.214     7.884 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2/O
                         net (fo=1, routed)           2.357    10.241    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_2_n_0
    SLICE_X140Y138       LUT6 (Prop_lut6_I5_O)        0.297    10.538 f  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=9, routed)           1.462    12.000    HdmixI/VgaxI/VgaControlerxI/doutb[1]
    SLICE_X158Y138       LUT4 (Prop_lut4_I0_O)        0.146    12.146 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_3/O
                         net (fo=1, routed)           0.469    12.615    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_3_n_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.328    12.943 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[8]_i_1/O
                         net (fo=58, routed)          0.785    13.728    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[8]_0
    SLICE_X157Y138       LUT4 (Prop_lut4_I0_O)        0.150    13.878 f  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2/O
                         net (fo=3, routed)           0.953    14.831    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[7]_i_2_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I1_O)        0.326    15.157 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[0]_i_2/O
                         net (fo=6, routed)           0.636    15.793    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[0]
    SLICE_X159Y136       LUT4 (Prop_lut4_I2_O)        0.124    15.917 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[3]_i_6__1/O
                         net (fo=13, routed)          0.697    16.614    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[4]_2
    SLICE_X161Y136       LUT4 (Prop_lut4_I1_O)        0.152    16.766 r  HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO[5]_i_1__1/O
                         net (fo=1, routed)           0.469    17.235    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/VidOnxS_reg_8
    SLICE_X162Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.708    21.221    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/ClkVgaxC
    SLICE_X162Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]/C
                         clock pessimism              0.003    21.224    
                         clock uncertainty           -0.082    21.142    
    SLICE_X162Y136       FDRE (Setup_fdre_C_D)       -0.239    20.903    HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[5]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -17.235    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        14.970ns  (logic 0.419ns (2.799%)  route 14.551ns (97.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 21.105 - 19.512 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.688     1.688    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y138       FDCE (Prop_fdce_C_Q)         0.419     2.107 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[5]/Q
                         net (fo=195, routed)        14.551    16.658    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y21         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         1.593    21.105    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.003    21.108    
                         clock uncertainty           -0.082    21.026    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.687    20.339    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.339    
                         arrival time                         -16.658    
  -------------------------------------------------------------------
                         slack                                  3.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.141ns (19.555%)  route 0.580ns (80.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593     0.593    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y138       FDCE (Prop_fdce_C_Q)         0.141     0.734 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=139, routed)         0.580     1.314    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.114    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593     0.593    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X137Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y138       FDCE (Prop_fdce_C_Q)         0.141     0.734 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/Q
                         net (fo=11, routed)          0.170     0.903    HdmixI/VgaxI/VgaControlerxI/TmdsEncodedDataxDO_reg[1]
    SLICE_X137Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.948 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     0.948    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]_i_1_n_0
    SLICE_X137Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864     0.864    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X137Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X137Y138       FDCE (Hold_fdce_C_D)         0.091     0.684    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[HSyncxS]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.614%)  route 0.432ns (75.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.592     0.592    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y137       FDCE (Prop_fdce_C_Q)         0.141     0.733 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=138, routed)         0.432     1.164    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X7Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.927     0.927    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.693    
    RAMB36_X7Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.876    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.330%)  route 0.673ns (82.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.592     0.592    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y137       FDCE (Prop_fdce_C_Q)         0.141     0.733 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[1]/Q
                         net (fo=138, routed)         0.673     1.405    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.931     0.931    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     0.931    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.114    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.128ns (24.381%)  route 0.397ns (75.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.592     0.592    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y137       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y137       FDCE (Prop_fdce_C_Q)         0.128     0.720 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[3]/Q
                         net (fo=136, routed)         0.397     1.117    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X7Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.927     0.927    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.693    
    RAMB36_X7Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.130     0.823    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.859%)  route 0.450ns (76.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593     0.593    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X134Y138       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y138       FDCE (Prop_fdce_C_Q)         0.141     0.734 r  HdmixI/VgaxI/VgaControlerxI/VCountxD_reg[0]/Q
                         net (fo=139, routed)         0.450     1.184    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X7Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.927     0.927    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y27         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.693    
    RAMB36_X7Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.876    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/D4
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.543%)  route 0.225ns (61.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.644     0.644    HdmixI/VgaToHdmixI/TmdsEncoderC2xI/ClkVgaxC
    SLICE_X160Y135       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.141     0.785 r  HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[3]/Q
                         net (fo=1, routed)           0.225     1.009    HdmixI/VgaToHdmixI/SerializerChannel2xI/TmdsDataxDI[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/D4
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.912     0.912    HdmixI/VgaToHdmixI/SerializerChannel2xI/ClkVgaxC
    OLOGIC_X1Y134        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.678    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.697    HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.231ns (49.137%)  route 0.239ns (50.863%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.645     0.645    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X160Y137       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/Q
                         net (fo=11, routed)          0.183     0.969    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/Q[1]
    SLICE_X158Y136       LUT6 (Prop_lut6_I2_O)        0.045     1.014 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD[2]_i_3/O
                         net (fo=1, routed)           0.056     1.070    HdmixI/VgaxI/VgaControlerxI/DcBiasxD_reg[3]_5
    SLICE_X158Y136       LUT6 (Prop_lut6_I1_O)        0.045     1.115 r  HdmixI/VgaxI/VgaControlerxI/DcBiasxD[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.115    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/D[2]
    SLICE_X158Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.915     0.915    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X158Y136       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
                         clock pessimism             -0.234     0.681    
    SLICE_X158Y136       FDRE (Hold_fdre_C_D)         0.120     0.801    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/D4
                            (rising edge-triggered cell OSERDESE2 clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.074%)  route 0.229ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.646     0.646    HdmixI/VgaToHdmixI/TmdsEncoderC0xI/ClkVgaxC
    SLICE_X160Y139       FDRE                                         r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[9]/Q
                         net (fo=1, routed)           0.229     1.016    HdmixI/VgaToHdmixI/SerializerChannel0xI/TmdsDataxDI[9]
    OLOGIC_X1Y139        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/D4
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.914     0.914    HdmixI/VgaToHdmixI/SerializerChannel0xI/ClkVgaxC
    OLOGIC_X1Y139        OSERDESE2                                    r  HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLKDIV
                         clock pessimism             -0.234     0.680    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.699    HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxC_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxC_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxC_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.110%)  route 0.235ns (52.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.593     0.593    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X136Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y139       FDCE (Prop_fdce_C_Q)         0.164     0.757 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/Q
                         net (fo=2, routed)           0.235     0.991    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]
    SLICE_X136Y139       LUT6 (Prop_lut6_I5_O)        0.045     1.036 r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1/O
                         net (fo=1, routed)           0.000     1.036    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]_i_1_n_0
    SLICE_X136Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxC_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxC
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxC_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=233, routed)         0.864     0.864    HdmixI/VgaxI/VgaControlerxI/ClkVgaxC
    SLICE_X136Y139       FDCE                                         r  HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0/C
                         clock pessimism             -0.271     0.593    
    SLICE_X136Y139       FDCE (Hold_fdce_C_D)         0.121     0.714    HdmixI/VgaxI/VgaControlerxI/VgaSyncxS_reg[VSyncxS]__0
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxC_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 9.756 }
Period(ns):         19.512
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X4Y18     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X6Y22     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X3Y25     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X3Y32     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X4Y24     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X6Y35     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X3Y20     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X2Y24     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X6Y25     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         19.512      16.149     RAMB36_X4Y25     blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.512      193.848    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X84Y147    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_358_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y139   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         9.756       9.256      SLICE_X84Y147    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_358_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X158Y136   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X159Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/DcBiasxD_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X158Y137   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X160Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.756       9.256      SLICE_X161Y138   HdmixI/VgaToHdmixI/TmdsEncoderC0xI/TmdsEncodedDataxDO_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x600
  To Clock:  clkfbout_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 0.518ns (5.880%)  route 8.291ns (94.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.680     5.365    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X108Y137       FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y137       FDCE (Prop_fdce_C_Q)         0.518     5.883 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=140, routed)         8.291    14.174    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X3Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.576    15.076    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.185    15.261    
                         clock uncertainty           -0.035    15.225    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.659    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 0.518ns (5.848%)  route 8.339ns (94.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.247ns = ( 15.247 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.680     5.365    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X108Y137       FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y137       FDCE (Prop_fdce_C_Q)         0.518     5.883 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[0]/Q
                         net (fo=140, routed)         8.339    14.222    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X5Y18         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.747    15.247    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.193    15.440    
                         clock uncertainty           -0.035    15.405    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    14.839    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 6.320ns (69.552%)  route 2.767ns (30.448%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.651     5.336    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y158        FDCE (Prop_fdce_C_Q)         0.518     5.854 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/Q
                         net (fo=33, routed)          0.756     6.610    mandelbrot_calculatorxB.mandelbrot_calculatorxI/B[15]
    DSP48_X5Y63          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    10.646 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s/PCOUT[47]
                         net (fo=1, routed)           0.002    10.648    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_n_106
    DSP48_X5Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    12.166 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_r2_i2_big_s2/P[30]
                         net (fo=1, routed)           1.172    13.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/radius_s[6]
    SLICE_X92Y160        LUT6 (Prop_lut6_I5_O)        0.124    13.461 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3/O
                         net (fo=4, routed)           0.299    13.760    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3_n_0
    SLICE_X92Y160        LUT5 (Prop_lut5_I0_O)        0.124    13.884 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_1/O
                         net (fo=39, routed)          0.538    14.422    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s0
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.537    15.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[0]/C
                         clock pessimism              0.263    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X93Y156        FDCE (Setup_fdce_C_CE)      -0.205    15.059    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[0]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 6.320ns (69.552%)  route 2.767ns (30.448%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.651     5.336    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y158        FDCE (Prop_fdce_C_Q)         0.518     5.854 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/Q
                         net (fo=33, routed)          0.756     6.610    mandelbrot_calculatorxB.mandelbrot_calculatorxI/B[15]
    DSP48_X5Y63          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    10.646 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s/PCOUT[47]
                         net (fo=1, routed)           0.002    10.648    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_n_106
    DSP48_X5Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    12.166 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_r2_i2_big_s2/P[30]
                         net (fo=1, routed)           1.172    13.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/radius_s[6]
    SLICE_X92Y160        LUT6 (Prop_lut6_I5_O)        0.124    13.461 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3/O
                         net (fo=4, routed)           0.299    13.760    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3_n_0
    SLICE_X92Y160        LUT5 (Prop_lut5_I0_O)        0.124    13.884 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_1/O
                         net (fo=39, routed)          0.538    14.422    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s0
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.537    15.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[1]/C
                         clock pessimism              0.263    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X93Y156        FDCE (Setup_fdce_C_CE)      -0.205    15.059    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[1]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 6.320ns (69.552%)  route 2.767ns (30.448%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.651     5.336    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y158        FDCE (Prop_fdce_C_Q)         0.518     5.854 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/Q
                         net (fo=33, routed)          0.756     6.610    mandelbrot_calculatorxB.mandelbrot_calculatorxI/B[15]
    DSP48_X5Y63          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    10.646 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s/PCOUT[47]
                         net (fo=1, routed)           0.002    10.648    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_n_106
    DSP48_X5Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    12.166 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_r2_i2_big_s2/P[30]
                         net (fo=1, routed)           1.172    13.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/radius_s[6]
    SLICE_X92Y160        LUT6 (Prop_lut6_I5_O)        0.124    13.461 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3/O
                         net (fo=4, routed)           0.299    13.760    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3_n_0
    SLICE_X92Y160        LUT5 (Prop_lut5_I0_O)        0.124    13.884 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_1/O
                         net (fo=39, routed)          0.538    14.422    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s0
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.537    15.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[2]/C
                         clock pessimism              0.263    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X93Y156        FDCE (Setup_fdce_C_CE)      -0.205    15.059    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[2]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 6.320ns (69.552%)  route 2.767ns (30.448%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.651     5.336    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y158        FDCE (Prop_fdce_C_Q)         0.518     5.854 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/Q
                         net (fo=33, routed)          0.756     6.610    mandelbrot_calculatorxB.mandelbrot_calculatorxI/B[15]
    DSP48_X5Y63          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    10.646 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s/PCOUT[47]
                         net (fo=1, routed)           0.002    10.648    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_n_106
    DSP48_X5Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    12.166 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_r2_i2_big_s2/P[30]
                         net (fo=1, routed)           1.172    13.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/radius_s[6]
    SLICE_X92Y160        LUT6 (Prop_lut6_I5_O)        0.124    13.461 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3/O
                         net (fo=4, routed)           0.299    13.760    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3_n_0
    SLICE_X92Y160        LUT5 (Prop_lut5_I0_O)        0.124    13.884 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_1/O
                         net (fo=39, routed)          0.538    14.422    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s0
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.537    15.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[3]/C
                         clock pessimism              0.263    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X93Y156        FDCE (Setup_fdce_C_CE)      -0.205    15.059    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[3]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 6.320ns (69.552%)  route 2.767ns (30.448%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.651     5.336    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y158        FDCE (Prop_fdce_C_Q)         0.518     5.854 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/Q
                         net (fo=33, routed)          0.756     6.610    mandelbrot_calculatorxB.mandelbrot_calculatorxI/B[15]
    DSP48_X5Y63          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    10.646 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s/PCOUT[47]
                         net (fo=1, routed)           0.002    10.648    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_n_106
    DSP48_X5Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    12.166 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_r2_i2_big_s2/P[30]
                         net (fo=1, routed)           1.172    13.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/radius_s[6]
    SLICE_X92Y160        LUT6 (Prop_lut6_I5_O)        0.124    13.461 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3/O
                         net (fo=4, routed)           0.299    13.760    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3_n_0
    SLICE_X92Y160        LUT5 (Prop_lut5_I0_O)        0.124    13.884 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_1/O
                         net (fo=39, routed)          0.538    14.422    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s0
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.537    15.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[4]/C
                         clock pessimism              0.263    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X93Y156        FDCE (Setup_fdce_C_CE)      -0.205    15.059    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[4]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 6.320ns (69.552%)  route 2.767ns (30.448%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.651     5.336    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y158        FDCE (Prop_fdce_C_Q)         0.518     5.854 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/Q
                         net (fo=33, routed)          0.756     6.610    mandelbrot_calculatorxB.mandelbrot_calculatorxI/B[15]
    DSP48_X5Y63          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    10.646 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s/PCOUT[47]
                         net (fo=1, routed)           0.002    10.648    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_n_106
    DSP48_X5Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    12.166 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_r2_i2_big_s2/P[30]
                         net (fo=1, routed)           1.172    13.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/radius_s[6]
    SLICE_X92Y160        LUT6 (Prop_lut6_I5_O)        0.124    13.461 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3/O
                         net (fo=4, routed)           0.299    13.760    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3_n_0
    SLICE_X92Y160        LUT5 (Prop_lut5_I0_O)        0.124    13.884 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_1/O
                         net (fo=39, routed)          0.538    14.422    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s0
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.537    15.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[6]/C
                         clock pessimism              0.263    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X93Y156        FDCE (Setup_fdce_C_CE)      -0.205    15.059    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[6]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 6.320ns (69.552%)  route 2.767ns (30.448%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.651     5.336    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y158        FDCE (Prop_fdce_C_Q)         0.518     5.854 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/Q
                         net (fo=33, routed)          0.756     6.610    mandelbrot_calculatorxB.mandelbrot_calculatorxI/B[15]
    DSP48_X5Y63          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    10.646 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s/PCOUT[47]
                         net (fo=1, routed)           0.002    10.648    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_n_106
    DSP48_X5Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    12.166 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_r2_i2_big_s2/P[30]
                         net (fo=1, routed)           1.172    13.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/radius_s[6]
    SLICE_X92Y160        LUT6 (Prop_lut6_I5_O)        0.124    13.461 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3/O
                         net (fo=4, routed)           0.299    13.760    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3_n_0
    SLICE_X92Y160        LUT5 (Prop_lut5_I0_O)        0.124    13.884 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_1/O
                         net (fo=39, routed)          0.538    14.422    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s0
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.537    15.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X93Y156        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[7]/C
                         clock pessimism              0.263    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X93Y156        FDCE (Setup_fdce_C_CE)      -0.205    15.059    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 6.320ns (69.481%)  route 2.776ns (30.519%))
  Logic Levels:           4  (DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.651     5.336    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y158        FDCE (Prop_fdce_C_Q)         0.518     5.854 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/Q
                         net (fo=33, routed)          0.756     6.610    mandelbrot_calculatorxB.mandelbrot_calculatorxI/B[15]
    DSP48_X5Y63          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    10.646 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s/PCOUT[47]
                         net (fo=1, routed)           0.002    10.648    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real2_big_s_n_106
    DSP48_X5Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    12.166 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_r2_i2_big_s2/P[30]
                         net (fo=1, routed)           1.172    13.337    mandelbrot_calculatorxB.mandelbrot_calculatorxI/radius_s[6]
    SLICE_X92Y160        LUT6 (Prop_lut6_I5_O)        0.124    13.461 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3/O
                         net (fo=4, routed)           0.299    13.760    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_3_n_0
    SLICE_X92Y160        LUT5 (Prop_lut5_I0_O)        0.124    13.884 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_1/O
                         net (fo=39, routed)          0.548    14.432    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s0
    SLICE_X94Y160        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.535    15.034    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X94Y160        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]/C
                         clock pessimism              0.263    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X94Y160        FDCE (Setup_fdce_C_CE)      -0.169    15.093    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[0]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                  0.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.164ns (24.604%)  route 0.503ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.577     1.522    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X94Y157        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y157        FDCE (Prop_fdce_C_Q)         0.164     1.686 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/Q
                         net (fo=143, routed)         0.503     2.188    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.887     2.081    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.248     1.832    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.015    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.297%)  route 0.310ns (68.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.574     1.519    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X91Y154        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y154        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[4]/Q
                         net (fo=136, routed)         0.310     1.969    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X5Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.883     2.076    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.482     1.594    
    RAMB36_X5Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.777    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.079%)  route 0.291ns (63.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.577     1.522    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X94Y157        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y157        FDCE (Prop_fdce_C_Q)         0.164     1.686 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/Q
                         net (fo=143, routed)         0.291     1.976    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.883     2.076    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.482     1.594    
    RAMB36_X5Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.777    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.148ns (22.457%)  route 0.511ns (77.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.581     1.526    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X100Y138       FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y138       FDCE (Prop_fdce_C_Q)         0.148     1.674 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/Q
                         net (fo=137, routed)         0.511     2.185    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X6Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.896     2.089    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y30         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.248     1.841    
    RAMB36_X6Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     1.971    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.164ns (22.670%)  route 0.559ns (77.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.577     1.522    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X94Y157        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y157        FDCE (Prop_fdce_C_Q)         0.164     1.686 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[3]/Q
                         net (fo=143, routed)         0.559     2.245    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.899     2.093    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.248     1.844    
    RAMB36_X6Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.027    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.834%)  route 0.307ns (65.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.576     1.521    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X92Y160        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y160        FDCE (Prop_fdce_C_Q)         0.164     1.685 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[0]/Q
                         net (fo=142, routed)         0.307     1.992    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X5Y32         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.879     2.072    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y32         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.482     1.590    
    RAMB36_X5Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.773    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.540%)  route 0.336ns (70.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.574     1.519    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X91Y155        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y155        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posy_i_reg[2]/Q
                         net (fo=140, routed)         0.336     1.996    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X5Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.883     2.076    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.482     1.594    
    RAMB36_X5Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.777    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.128ns (19.278%)  route 0.536ns (80.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.574     1.519    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X91Y154        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y154        FDCE (Prop_fdce_C_Q)         0.128     1.647 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[8]/Q
                         net (fo=136, routed)         0.536     2.183    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.887     2.081    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y29         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.248     1.832    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.962    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.202%)  route 0.342ns (70.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.574     1.519    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X91Y154        FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y154        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[7]/Q
                         net (fo=137, routed)         0.342     2.002    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X5Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.883     2.076    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y31         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.482     1.594    
    RAMB36_X5Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.777    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.148ns (33.107%)  route 0.299ns (66.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.581     1.526    ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/CLK
    SLICE_X100Y138       FDCE                                         r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y138       FDCE (Prop_fdce_C_Q)         0.148     1.674 r  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/posx_i_reg[3]/Q
                         net (fo=137, routed)         0.299     1.973    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X6Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.898     2.092    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y28         RAMB36E1                                     r  blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.482     1.609    
    RAMB36_X6Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.130     1.739    blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y18   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y22   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y25   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y32   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y24   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y35   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y20   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y24   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X6Y25   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y25   blk_mem_bramxB.blk_mem_bramxI/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y160  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y160  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X91Y160  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X90Y160  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X90Y160  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y159  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y159  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y159  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y159  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y160  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y160  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X91Y160  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X91Y160  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X91Y161  ComplexeValueGeneratorxB.ComplexeValueGeneratorxI/c_im_i_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X93Y156  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X90Y160  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X90Y160  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X93Y156  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X93Y156  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X93Y156  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.642ns (24.331%)  route 1.997ns (75.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.650     5.335    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.518     5.853 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/Q
                         net (fo=8, routed)           0.693     6.545    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[1]
    SLICE_X90Y159        LUT3 (Prop_lut3_I1_O)        0.124     6.669 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          1.304     7.973    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X92Y161        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X92Y161        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[4]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X92Y161        FDCE (Recov_fdce_C_CLR)     -0.361    14.900    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[4]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.642ns (24.331%)  route 1.997ns (75.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.650     5.335    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.518     5.853 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/Q
                         net (fo=8, routed)           0.693     6.545    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[1]
    SLICE_X90Y159        LUT3 (Prop_lut3_I1_O)        0.124     6.669 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          1.304     7.973    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X92Y161        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X92Y161        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[5]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X92Y161        FDCE (Recov_fdce_C_CLR)     -0.361    14.900    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[5]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.642ns (24.331%)  route 1.997ns (75.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.650     5.335    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.518     5.853 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/Q
                         net (fo=8, routed)           0.693     6.545    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[1]
    SLICE_X90Y159        LUT3 (Prop_lut3_I1_O)        0.124     6.669 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          1.304     7.973    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X92Y161        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X92Y161        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[6]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X92Y161        FDCE (Recov_fdce_C_CLR)     -0.361    14.900    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[6]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.642ns (24.331%)  route 1.997ns (75.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.650     5.335    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.518     5.853 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/Q
                         net (fo=8, routed)           0.693     6.545    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[1]
    SLICE_X90Y159        LUT3 (Prop_lut3_I1_O)        0.124     6.669 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          1.304     7.973    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X92Y161        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X92Y161        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[7]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X92Y161        FDCE (Recov_fdce_C_CLR)     -0.361    14.900    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[7]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.642ns (24.550%)  route 1.973ns (75.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.650     5.335    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.518     5.853 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/Q
                         net (fo=8, routed)           0.693     6.545    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[1]
    SLICE_X90Y159        LUT3 (Prop_lut3_I1_O)        0.124     6.669 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          1.281     7.950    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X94Y161        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X94Y161        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[14]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X94Y161        FDCE (Recov_fdce_C_CLR)     -0.361    14.900    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[14]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.642ns (24.331%)  route 1.997ns (75.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.650     5.335    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.518     5.853 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/Q
                         net (fo=8, routed)           0.693     6.545    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[1]
    SLICE_X90Y159        LUT3 (Prop_lut3_I1_O)        0.124     6.669 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          1.304     7.973    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X92Y161        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X92Y161        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[0]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X92Y161        FDCE (Recov_fdce_C_CLR)     -0.319    14.942    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.642ns (24.331%)  route 1.997ns (75.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.650     5.335    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.518     5.853 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/Q
                         net (fo=8, routed)           0.693     6.545    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[1]
    SLICE_X90Y159        LUT3 (Prop_lut3_I1_O)        0.124     6.669 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          1.304     7.973    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X92Y161        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X92Y161        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[11]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X92Y161        FDCE (Recov_fdce_C_CLR)     -0.319    14.942    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[11]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.642ns (24.331%)  route 1.997ns (75.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.650     5.335    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.518     5.853 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/Q
                         net (fo=8, routed)           0.693     6.545    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[1]
    SLICE_X90Y159        LUT3 (Prop_lut3_I1_O)        0.124     6.669 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          1.304     7.973    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X92Y161        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X92Y161        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[15]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X92Y161        FDCE (Recov_fdce_C_CLR)     -0.319    14.942    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[15]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.642ns (24.331%)  route 1.997ns (75.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.650     5.335    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.518     5.853 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/Q
                         net (fo=8, routed)           0.693     6.545    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[1]
    SLICE_X90Y159        LUT3 (Prop_lut3_I1_O)        0.124     6.669 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          1.304     7.973    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X92Y161        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.534    15.033    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X92Y161        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[1]/C
                         clock pessimism              0.263    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X92Y161        FDCE (Recov_fdce_C_CLR)     -0.319    14.942    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[1]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             7.242ns  (required time - arrival time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.642ns (27.618%)  route 1.683ns (72.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.114     3.589    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.650     5.335    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.518     5.853 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[1]/Q
                         net (fo=8, routed)           0.693     6.545    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[1]
    SLICE_X90Y159        LUT3 (Prop_lut3_I1_O)        0.124     6.669 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.990     7.659    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X94Y160        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000    10.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           2.004    13.409    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.535    15.034    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X94Y160        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[1]/C
                         clock pessimism              0.263    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X94Y160        FDCE (Recov_fdce_C_CLR)     -0.361    14.901    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[1]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.731%)  route 0.360ns (63.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.573     1.518    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/Q
                         net (fo=8, routed)           0.233     1.915    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[0]
    SLICE_X90Y159        LUT3 (Prop_lut3_I0_O)        0.045     1.960 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.127     2.087    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X90Y160        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.842     2.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y160        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[2]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X90Y160        FDCE (Remov_fdce_C_CLR)     -0.067     1.466    mandelbrot_calculatorxB.mandelbrot_calculatorxI/iterations_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.731%)  route 0.360ns (63.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.573     1.518    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/Q
                         net (fo=8, routed)           0.233     1.915    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[0]
    SLICE_X90Y159        LUT3 (Prop_lut3_I0_O)        0.045     1.960 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.127     2.087    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X90Y160        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.842     2.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y160        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[2]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X90Y160        FDCE (Remov_fdce_C_CLR)     -0.067     1.466    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.731%)  route 0.360ns (63.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.573     1.518    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/Q
                         net (fo=8, routed)           0.233     1.915    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[0]
    SLICE_X90Y159        LUT3 (Prop_lut3_I0_O)        0.045     1.960 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.127     2.087    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X90Y160        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.842     2.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y160        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[3]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X90Y160        FDCE (Remov_fdce_C_CLR)     -0.067     1.466    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.731%)  route 0.360ns (63.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.573     1.518    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/Q
                         net (fo=8, routed)           0.233     1.915    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[0]
    SLICE_X90Y159        LUT3 (Prop_lut3_I0_O)        0.045     1.960 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.127     2.087    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X90Y160        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.842     2.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y160        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[12]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X90Y160        FDCE (Remov_fdce_C_CLR)     -0.067     1.466    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.731%)  route 0.360ns (63.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.573     1.518    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/Q
                         net (fo=8, routed)           0.233     1.915    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[0]
    SLICE_X90Y159        LUT3 (Prop_lut3_I0_O)        0.045     1.960 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.127     2.087    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X90Y160        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.842     2.036    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y160        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[13]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X90Y160        FDCE (Remov_fdce_C_CLR)     -0.067     1.466    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.748%)  route 0.429ns (67.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.573     1.518    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/Q
                         net (fo=8, routed)           0.233     1.915    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[0]
    SLICE_X90Y159        LUT3 (Prop_lut3_I0_O)        0.045     1.960 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.196     2.156    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X90Y158        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.037    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[10]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X90Y158        FDCE (Remov_fdce_C_CLR)     -0.067     1.467    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.748%)  route 0.429ns (67.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.573     1.518    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/Q
                         net (fo=8, routed)           0.233     1.915    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[0]
    SLICE_X90Y159        LUT3 (Prop_lut3_I0_O)        0.045     1.960 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.196     2.156    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X90Y158        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.037    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[11]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X90Y158        FDCE (Remov_fdce_C_CLR)     -0.067     1.467    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.748%)  route 0.429ns (67.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.573     1.518    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/Q
                         net (fo=8, routed)           0.233     1.915    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[0]
    SLICE_X90Y159        LUT3 (Prop_lut3_I0_O)        0.045     1.960 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.196     2.156    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X90Y158        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.037    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[14]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X90Y158        FDCE (Remov_fdce_C_CLR)     -0.067     1.467    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.748%)  route 0.429ns (67.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.573     1.518    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/Q
                         net (fo=8, routed)           0.233     1.915    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[0]
    SLICE_X90Y159        LUT3 (Prop_lut3_I0_O)        0.045     1.960 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.196     2.156    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X90Y158        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.037    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X90Y158        FDCE (Remov_fdce_C_CLR)     -0.067     1.467    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.209ns (32.748%)  route 0.429ns (67.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.919    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.573     1.518    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y159        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state_reg[0]/Q
                         net (fo=8, routed)           0.233     1.915    mandelbrot_calculatorxB.mandelbrot_calculatorxI/current_state[0]
    SLICE_X90Y159        LUT3 (Prop_lut3_I0_O)        0.045     1.960 f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2/O
                         net (fo=39, routed)          0.196     2.156    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_imag_s[15]_i_2_n_0
    SLICE_X90Y158        FDCE                                         f  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  ClkSys100MhzxC (IN)
                         net (fo=0)                   0.000     0.000    ClkSys100MhzxC
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  ClkSys100MhzxC_IBUF_inst/O
                         net (fo=2, routed)           0.734     1.165    ClkSys100MhzxC_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  ClkSys100MhzxC_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.843     2.037    mandelbrot_calculatorxB.mandelbrot_calculatorxI/CLK
    SLICE_X90Y158        FDCE                                         r  mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[5]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X90Y158        FDCE (Remov_fdce_C_CLR)     -0.067     1.467    mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_real_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.689    





