<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p182" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_182{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_182{left:654px;bottom:1130px;}
#t3_182{left:654px;bottom:1124px;letter-spacing:0.13px;}
#t4_182{left:83px;bottom:81px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t5_182{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t6_182{left:138px;bottom:967px;letter-spacing:0.13px;}
#t7_182{left:206px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t8_182{left:747px;bottom:967px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t9_182{left:138px;bottom:932px;letter-spacing:0.12px;}
#ta_182{left:204px;bottom:932px;letter-spacing:0.07px;word-spacing:0.02px;}
#tb_182{left:138px;bottom:906px;letter-spacing:0.09px;}
#tc_182{left:138px;bottom:873px;letter-spacing:0.11px;}
#td_182{left:222px;bottom:873px;letter-spacing:-0.15px;}
#te_182{left:288px;bottom:873px;}
#tf_182{left:308px;bottom:873px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#tg_182{left:481px;bottom:871px;}
#th_182{left:509px;bottom:873px;}
#ti_182{left:530px;bottom:873px;}
#tj_182{left:138px;bottom:845px;letter-spacing:0.11px;word-spacing:2.65px;}
#tk_182{left:138px;bottom:826px;letter-spacing:0.11px;word-spacing:-0.19px;}
#tl_182{left:137px;bottom:808px;letter-spacing:0.11px;word-spacing:-0.04px;}
#tm_182{left:138px;bottom:782px;letter-spacing:0.12px;word-spacing:1.31px;}
#tn_182{left:396px;bottom:782px;letter-spacing:0.1px;}
#to_182{left:428px;bottom:782px;letter-spacing:0.11px;word-spacing:1.31px;}
#tp_182{left:138px;bottom:764px;letter-spacing:0.1px;word-spacing:0.03px;}
#tq_182{left:138px;bottom:738px;letter-spacing:0.11px;word-spacing:0.54px;}
#tr_182{left:468px;bottom:738px;letter-spacing:0.17px;}
#ts_182{left:551px;bottom:735px;letter-spacing:0.13px;}
#tt_182{left:582px;bottom:738px;letter-spacing:0.1px;word-spacing:0.54px;}
#tu_182{left:795px;bottom:738px;letter-spacing:0.11px;}
#tv_182{left:810px;bottom:738px;letter-spacing:0.11px;word-spacing:0.57px;}
#tw_182{left:137px;bottom:717px;letter-spacing:0.09px;}
#tx_182{left:171px;bottom:717px;letter-spacing:0.16px;}
#ty_182{left:262px;bottom:717px;letter-spacing:0.11px;word-spacing:0.02px;}
#tz_182{left:374px;bottom:717px;letter-spacing:0.11px;}
#t10_182{left:384px;bottom:717px;}
#t11_182{left:389px;bottom:717px;}
#t12_182{left:397px;bottom:717px;letter-spacing:0.1px;word-spacing:0.01px;}
#t13_182{left:569px;bottom:717px;letter-spacing:0.01px;}
#t14_182{left:579px;bottom:717px;letter-spacing:0.08px;word-spacing:0.03px;}
#t15_182{left:617px;bottom:717px;letter-spacing:0.01px;}
#t16_182{left:627px;bottom:717px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t17_182{left:138px;bottom:691px;letter-spacing:0.08px;word-spacing:-0.3px;}
#t18_182{left:138px;bottom:672px;letter-spacing:0.09px;word-spacing:-0.23px;}
#t19_182{left:137px;bottom:654px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1a_182{left:137px;bottom:636px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1b_182{left:137px;bottom:610px;letter-spacing:0.1px;word-spacing:0.19px;}
#t1c_182{left:137px;bottom:591px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t1d_182{left:137px;bottom:573px;letter-spacing:0.09px;word-spacing:-0.02px;}
#t1e_182{left:137px;bottom:547px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1f_182{left:137px;bottom:529px;letter-spacing:0.12px;word-spacing:0.86px;}
#t1g_182{left:137px;bottom:510px;letter-spacing:0.1px;word-spacing:-0.28px;}
#t1h_182{left:137px;bottom:492px;letter-spacing:0.09px;word-spacing:0.04px;}
#t1i_182{left:137px;bottom:466px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1j_182{left:314px;bottom:466px;letter-spacing:0.17px;}
#t1k_182{left:396px;bottom:464px;letter-spacing:0.13px;}
#t1l_182{left:418px;bottom:466px;letter-spacing:0.11px;}
#t1m_182{left:137px;bottom:437px;letter-spacing:0.08px;word-spacing:0.11px;}
#t1n_182{left:137px;bottom:419px;letter-spacing:0.08px;}
#t1o_182{left:173px;bottom:419px;letter-spacing:0.17px;}
#t1p_182{left:228px;bottom:416px;letter-spacing:0.13px;}
#t1q_182{left:243px;bottom:419px;letter-spacing:0.1px;}
#t1r_182{left:268px;bottom:419px;letter-spacing:0.17px;}
#t1s_182{left:323px;bottom:416px;letter-spacing:0.13px;}
#t1t_182{left:344px;bottom:419px;letter-spacing:0.11px;word-spacing:1.92px;}
#t1u_182{left:137px;bottom:398px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t1v_182{left:137px;bottom:379px;letter-spacing:0.1px;word-spacing:-0.12px;}
#t1w_182{left:137px;bottom:361px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1x_182{left:137px;bottom:335px;letter-spacing:0.11px;word-spacing:0.54px;}
#t1y_182{left:137px;bottom:317px;letter-spacing:0.08px;word-spacing:0.27px;}
#t1z_182{left:137px;bottom:298px;letter-spacing:0.09px;word-spacing:1.07px;}
#t20_182{left:137px;bottom:280px;letter-spacing:0.11px;word-spacing:1.14px;}
#t21_182{left:137px;bottom:262px;letter-spacing:0.11px;}
#t22_182{left:137px;bottom:236px;letter-spacing:0.09px;word-spacing:0.01px;}
#t23_182{left:137px;bottom:210px;letter-spacing:0.11px;word-spacing:2.41px;}
#t24_182{left:137px;bottom:191px;letter-spacing:0.1px;word-spacing:0.03px;}
#t25_182{left:204px;bottom:191px;letter-spacing:0.17px;}
#t26_182{left:268px;bottom:189px;letter-spacing:0.13px;}
#t27_182{left:283px;bottom:192px;letter-spacing:0.1px;word-spacing:0.01px;}
#t28_182{left:138px;bottom:155px;letter-spacing:0.11px;}
#t29_182{left:138px;bottom:129px;letter-spacing:0.11px;}
#t2a_182{left:121px;bottom:1061px;letter-spacing:-0.17px;}
#t2b_182{left:231px;bottom:1061px;letter-spacing:-0.17px;}
#t2c_182{left:253px;bottom:1061px;letter-spacing:-0.17px;}
#t2d_182{left:341px;bottom:1061px;letter-spacing:-0.17px;}
#t2e_182{left:363px;bottom:1061px;letter-spacing:-0.17px;}
#t2f_182{left:451px;bottom:1061px;letter-spacing:-0.17px;}
#t2g_182{left:473px;bottom:1061px;letter-spacing:-0.17px;}
#t2h_182{left:561px;bottom:1061px;letter-spacing:-0.97px;}
#t2i_182{left:583px;bottom:1061px;letter-spacing:-0.17px;}
#t2j_182{left:674px;bottom:1061px;}
#t2k_182{left:696px;bottom:1061px;}
#t2l_182{left:718px;bottom:1061px;}
#t2m_182{left:740px;bottom:1061px;}
#t2n_182{left:762px;bottom:1061px;}
#t2o_182{left:806px;bottom:1061px;}
#t2p_182{left:165px;bottom:1033px;letter-spacing:-0.18px;}
#t2q_182{left:161px;bottom:1016px;letter-spacing:-0.13px;}
#t2r_182{left:278px;bottom:1033px;letter-spacing:-0.2px;}
#t2s_182{left:286px;bottom:1016px;letter-spacing:-0.26px;}
#t2t_182{left:408px;bottom:1024px;letter-spacing:-0.07px;}
#t2u_182{left:519px;bottom:1033px;}
#t2v_182{left:505px;bottom:1016px;letter-spacing:-0.15px;}
#t2w_182{left:629px;bottom:1033px;}
#t2x_182{left:615px;bottom:1016px;letter-spacing:-0.15px;}
#t2y_182{left:693px;bottom:1033px;letter-spacing:-0.14px;}
#t2z_182{left:695px;bottom:1016px;}
#t30_182{left:730px;bottom:1033px;}
#t31_182{left:725px;bottom:1016px;letter-spacing:-0.13px;}
#t32_182{left:783px;bottom:1033px;}
#t33_182{left:776px;bottom:1016px;letter-spacing:-0.13px;}
#t34_182{left:178px;bottom:996px;}
#t35_182{left:300px;bottom:996px;}
#t36_182{left:410px;bottom:996px;}
#t37_182{left:520px;bottom:996px;}
#t38_182{left:630px;bottom:996px;}
#t39_182{left:696px;bottom:996px;}
#t3a_182{left:729px;bottom:996px;}
#t3b_182{left:784px;bottom:996px;}

.s1_182{font-size:15px;font-family:Helvetica-Bold_t12;color:#000;}
.s2_182{font-size:3px;font-family:Arial-Bold_10f;color:#7F7F7F;}
.s3_182{font-size:15px;font-family:Arial-Bold_10f;color:#000;}
.s4_182{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_182{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s6_182{font-size:14px;font-family:Courier_10i;color:#000;}
.s7_182{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_182{font-size:15px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.s9_182{font-size:14px;font-family:Wingdings3_10s;color:#000;}
.sa_182{font-size:11px;font-family:Courier_10i;color:#000;}
.sb_182{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sc_182{font-size:15px;font-family:Courier-Oblique_10p;color:#000;}
.sd_182{font-size:12px;font-family:Courier-Oblique_10p;color:#000;}
.se_182{font-size:15px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sf_182{font-size:12px;font-family:sub_CourierNewPS-ItalicMT_ti;color:#000;}
.sg_182{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sh_182{font-size:14px;font-family:TimesNewRomanPSMT_10g;color:#000;}
.t.v0_182{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts182" type="text/css" >

@font-face {
	font-family: Arial-Bold_10f;
	src: url("fonts/Arial-Bold_10f.woff") format("woff");
}

@font-face {
	font-family: Courier-Oblique_10p;
	src: url("fonts/Courier-Oblique_10p.woff") format("woff");
}

@font-face {
	font-family: Courier_10i;
	src: url("fonts/Courier_10i.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_t12;
	src: url("fonts/Helvetica-Bold_t12.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_10g;
	src: url("fonts/TimesNewRomanPSMT_10g.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_10s;
	src: url("fonts/Wingdings3_10s.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_CourierNewPS-ItalicMT_ti;
	src: url("fonts/sub_CourierNewPS-ItalicMT_ti.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg182Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg182" style="-webkit-user-select: none;"><object width="935" height="1210" data="182/182.svg" type="image/svg+xml" id="pdf182" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_182" class="t s1_182">DVP </span><span id="t2_182" class="t v0_182 s2_182">I</span><span id="t3_182" class="t s3_182">Disable Virtual Processor </span>
<span id="t4_182" class="t s4_182">The MIPS32® Instruction Set Manual, Revision 6.06 </span><span id="t5_182" class="t s4_182">172 </span>
<span id="t6_182" class="t s5_182">Format: </span><span id="t7_182" class="t s6_182">DVP rt </span><span id="t8_182" class="t s7_182">MIPS32 Release 6 </span>
<span id="t9_182" class="t s5_182">Purpose: </span><span id="ta_182" class="t s8_182">Disable Virtual Processor </span>
<span id="tb_182" class="t s8_182">To disable all virtual processors in a physical core other than the virtual processor that issued the instruction. </span>
<span id="tc_182" class="t s5_182">Description: </span><span id="td_182" class="t s6_182">GPR[rt] </span><span id="te_182" class="t s9_182"> </span><span id="tf_182" class="t s6_182">VPControl ; VPControl </span>
<span id="tg_182" class="t sa_182">DIS </span>
<span id="th_182" class="t s9_182"> </span><span id="ti_182" class="t s6_182">1 </span>
<span id="tj_182" class="t s8_182">Disabling a virtual processor means that instruction fetch is terminated, and all outstanding instructions for the </span>
<span id="tk_182" class="t s8_182">affected virtual processor(s) must be complete before the DVP itself is allowed to retire. Any outstanding events such </span>
<span id="tl_182" class="t s8_182">as hardware instruction or data prefetch, or page-table walks must also be terminated. </span>
<span id="tm_182" class="t s8_182">The DVP instruction has implicit SYNC(</span><span id="tn_182" class="t sb_182">stype</span><span id="to_182" class="t s8_182">=0) semantics but with respect to the other virtual processors in the </span>
<span id="tp_182" class="t s8_182">physical core. </span>
<span id="tq_182" class="t s8_182">After all other virtual processors have been disabled, </span><span id="tr_182" class="t sc_182">VPControl </span>
<span id="ts_182" class="t sd_182">DIS </span>
<span id="tt_182" class="t s8_182">is set. Prior to modification and if </span><span id="tu_182" class="t sb_182">rt </span><span id="tv_182" class="t s8_182">is non- </span>
<span id="tw_182" class="t s8_182">zero, </span><span id="tx_182" class="t sc_182">VPControl </span><span id="ty_182" class="t s8_182">is written to GPR[</span><span id="tz_182" class="t sb_182">rt</span><span id="t10_182" class="t s8_182">]</span><span id="t11_182" class="t s6_182">.</span><span id="t12_182" class="t s8_182">If DVP is specified without </span><span id="t13_182" class="t sb_182">rt</span><span id="t14_182" class="t s8_182">, then </span><span id="t15_182" class="t sb_182">rt</span><span id="t16_182" class="t s8_182">must be 0. </span>
<span id="t17_182" class="t s8_182">DVP may also take effect on a virtual processor that has executed a WAIT or a PAUSE instruction. If a virtual proces- </span>
<span id="t18_182" class="t s8_182">sor has executed a WAIT instruction, then it cannot resume execution on an interrupt until an EVP has been executed. </span>
<span id="t19_182" class="t s8_182">If the EVP is executed before the interrupt arrives, then the virtual processor resumes in a state as if the DVP had not </span>
<span id="t1a_182" class="t s8_182">been executed, that is, it waits for the interrupt. </span>
<span id="t1b_182" class="t s8_182">If a virtual processor has executed a PAUSE instruction, then it cannot resume execution until an EVP has been exe- </span>
<span id="t1c_182" class="t s8_182">cuted, even if LLbit is cleared. If an EVP is executed before the LLbit is cleared, then the virtual processor resumes in </span>
<span id="t1d_182" class="t s8_182">a state as if the DVP has not been executed, that is, it waits for the LLbit to clear. </span>
<span id="t1e_182" class="t s8_182">The execution of a DVP must be followed by the execution of an EVP. The execution of an EVP causes execution to </span>
<span id="t1f_182" class="t s8_182">resume immediately—where applicable—on all other virtual processors, as if the DVP had not been executed. The </span>
<span id="t1g_182" class="t s8_182">execution is completely restorable after the EVP. If an event occurs in between the DVP and EVP that renders state of </span>
<span id="t1h_182" class="t s8_182">the virtual processor UNPREDICTABLE (such as power-gating), then the effect of EVP is UNPREDICTABLE. </span>
<span id="t1i_182" class="t s8_182">DVP may only take effect if </span><span id="t1j_182" class="t sc_182">VPControl </span>
<span id="t1k_182" class="t sd_182">DIS </span>
<span id="t1l_182" class="t s8_182">=0. Otherwise it is treated as a NOP instruction. </span>
<span id="t1m_182" class="t s8_182">If a virtual processor is disabled due to a DVP, then interrupts are also disabled for the virtual processor, that is, logi- </span>
<span id="t1n_182" class="t s8_182">cally </span><span id="t1o_182" class="t sc_182">Status </span>
<span id="t1p_182" class="t sd_182">IE </span>
<span id="t1q_182" class="t s8_182">=0. </span><span id="t1r_182" class="t sc_182">Status </span>
<span id="t1s_182" class="t sd_182">IE </span>
<span id="t1t_182" class="t s8_182">for the target virtual processors though is not cleared though as software cannot </span>
<span id="t1u_182" class="t s8_182">access state on the virtual processors that have been disabled. Similarly, deferred exceptions will not cause a disabled </span>
<span id="t1v_182" class="t s8_182">virtual processor to be re-enabled for execution, at least until execution is re-enabled by the EVP instruction. The vir- </span>
<span id="t1w_182" class="t s8_182">tual processor that executes the DVP, however, continues to be interruptible. </span>
<span id="t1x_182" class="t s8_182">In an implementation, the ability of a virtual processor to execute instructions may also be under control external to </span>
<span id="t1y_182" class="t s8_182">the physical core which contains the virtual processor. If disabled by DVP, a virtual processor must not resume fetch </span>
<span id="t1z_182" class="t s8_182">in response to the assertion of this external signal to enable fetch. Conversely, if fetch is disabled by such external </span>
<span id="t20_182" class="t s8_182">control, then execution of EVP will not cause fetch to resume at a target virtual processor for which the control is </span>
<span id="t21_182" class="t s8_182">deasserted. </span>
<span id="t22_182" class="t s8_182">This instruction never executes speculatively. It must be the oldest unretired instruction to take effect. </span>
<span id="t23_182" class="t s8_182">This instruction is only available in Release 6 implementations. For implementations that do not support multi- </span>
<span id="t24_182" class="t s8_182">threading (</span><span id="t25_182" class="t se_182">Config5 </span>
<span id="t26_182" class="t sf_182">VP </span>
<span id="t27_182" class="t s8_182">=0), this instruction must be treated as a NOP instruction. </span>
<span id="t28_182" class="t s5_182">Restrictions: </span>
<span id="t29_182" class="t s8_182">If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled. </span>
<span id="t2a_182" class="t sg_182">31 </span><span id="t2b_182" class="t sg_182">26 </span><span id="t2c_182" class="t sg_182">25 </span><span id="t2d_182" class="t sg_182">21 </span><span id="t2e_182" class="t sg_182">20 </span><span id="t2f_182" class="t sg_182">16 </span><span id="t2g_182" class="t sg_182">15 </span><span id="t2h_182" class="t sg_182">11 </span><span id="t2i_182" class="t sg_182">10 </span><span id="t2j_182" class="t sg_182">6 </span><span id="t2k_182" class="t sg_182">5 </span><span id="t2l_182" class="t sg_182">4 </span><span id="t2m_182" class="t sg_182">3 </span><span id="t2n_182" class="t sg_182">2 </span><span id="t2o_182" class="t sg_182">0 </span>
<span id="t2p_182" class="t sh_182">COP0 </span>
<span id="t2q_182" class="t sh_182">010000 </span>
<span id="t2r_182" class="t sh_182">MFMC0 </span>
<span id="t2s_182" class="t sh_182">01011 </span>
<span id="t2t_182" class="t sh_182">rt </span>
<span id="t2u_182" class="t sh_182">0 </span>
<span id="t2v_182" class="t sh_182">00000 </span>
<span id="t2w_182" class="t sh_182">0 </span>
<span id="t2x_182" class="t sh_182">00000 </span>
<span id="t2y_182" class="t sh_182">sc </span>
<span id="t2z_182" class="t sh_182">1 </span>
<span id="t30_182" class="t sh_182">0 </span>
<span id="t31_182" class="t sh_182">00 </span>
<span id="t32_182" class="t sh_182">4 </span>
<span id="t33_182" class="t sh_182">100 </span>
<span id="t34_182" class="t sg_182">6 </span><span id="t35_182" class="t sg_182">5 </span><span id="t36_182" class="t sg_182">5 </span><span id="t37_182" class="t sg_182">5 </span><span id="t38_182" class="t sg_182">5 </span><span id="t39_182" class="t sg_182">1 </span><span id="t3a_182" class="t sg_182">2 </span><span id="t3b_182" class="t sg_182">3 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
