verilog work "fa.v"
verilog work "twos_comp_genert.v"
