;buildInfoPackage: chisel3, version: 3.3-SNAPSHOT, scalaVersion: 2.11.12, sbtVersion: 1.3.10
circuit myc01_core : 
  module if_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip jump_addr : UInt<32>, flip jump_flag : UInt<1>, pc : UInt<32>, ice : UInt<1>, iaddr : UInt<32>}
    
    reg ice_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[if_stage.scala 19:24]
    ice_reg <= UInt<1>("h01") @[if_stage.scala 20:11]
    io.ice <= ice_reg @[if_stage.scala 21:10]
    reg pc_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[if_stage.scala 23:23]
    io.pc <= pc_reg @[if_stage.scala 24:9]
    node _T = add(pc_reg, UInt<3>("h04")) @[if_stage.scala 27:26]
    node pc_plus_4 = tail(_T, 1) @[if_stage.scala 27:26]
    node _T_1 = eq(io.jump_flag, UInt<1>("h01")) @[if_stage.scala 28:34]
    node pc_next = mux(_T_1, io.jump_addr, pc_plus_4) @[if_stage.scala 28:20]
    node _T_2 = eq(io.ice, UInt<1>("h00")) @[if_stage.scala 30:14]
    when _T_2 : @[if_stage.scala 30:21]
      pc_reg <= UInt<1>("h00") @[if_stage.scala 31:13]
      skip @[if_stage.scala 30:21]
    else : @[if_stage.scala 32:14]
      pc_reg <= pc_next @[if_stage.scala 33:13]
      skip @[if_stage.scala 32:14]
    node _T_3 = eq(io.ice, UInt<1>("h00")) @[if_stage.scala 36:26]
    node _T_4 = mux(_T_3, UInt<1>("h00"), pc_reg) @[if_stage.scala 36:18]
    io.iaddr <= _T_4 @[if_stage.scala 36:12]
    
  module ifid_reg : 
    input clock : Clock
    input reset : Reset
    output io : {flip if_pc : UInt<32>, id_pc : UInt<32>}
    
    reg pc_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[ifid_reg.scala 14:23]
    pc_reg <= io.if_pc @[ifid_reg.scala 15:10]
    io.id_pc <= pc_reg @[ifid_reg.scala 17:12]
    
  module id_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_pc_i : UInt<32>, flip id_inst_i : UInt<32>, flip rd1 : UInt<32>, flip rd2 : UInt<32>, id_pc_o : UInt<32>, id_alutype_o : UInt<3>, id_aluop_o : UInt<8>, id_wa_o : UInt<5>, id_wreg_o : UInt<1>, id_mreg_o : UInt<1>, id_din_o : UInt<32>, id_src1_o : UInt<32>, id_src2_o : UInt<32>, rreg1 : UInt<1>, ra1 : UInt<5>, rreg2 : UInt<1>, ra2 : UInt<5>, flip exe2id_wreg : UInt<1>, flip exe2id_wa : UInt<5>, flip exe2id_wd : UInt<32>, flip mem2id_wreg : UInt<1>, flip mem2id_wa : UInt<5>, flip mem2id_wd : UInt<32>, jump_addr : UInt<32>, jump_flag : UInt<1>, flip id_flush_i : UInt<1>}
    
    io.id_pc_o <= io.id_pc_i @[id_stage.scala 55:16]
    node _T = eq(io.id_flush_i, UInt<1>("h01")) @[id_stage.scala 58:36]
    node _T_1 = bits(io.id_inst_i, 7, 0) @[id_stage.scala 58:68]
    node _T_2 = bits(io.id_inst_i, 15, 8) @[id_stage.scala 58:86]
    node _T_3 = bits(io.id_inst_i, 23, 16) @[id_stage.scala 58:105]
    node _T_4 = bits(io.id_inst_i, 31, 24) @[id_stage.scala 58:125]
    node _T_5 = cat(_T_3, _T_4) @[Cat.scala 30:58]
    node _T_6 = cat(_T_1, _T_2) @[Cat.scala 30:58]
    node _T_7 = cat(_T_6, _T_5) @[Cat.scala 30:58]
    node id_inst = mux(_T, UInt<5>("h013"), _T_7) @[id_stage.scala 58:22]
    node opcode = bits(id_inst, 6, 0) @[id_stage.scala 61:29]
    node rd = bits(id_inst, 11, 7) @[id_stage.scala 62:29]
    node func3 = bits(id_inst, 14, 12) @[id_stage.scala 63:25]
    node rs1 = bits(id_inst, 19, 15) @[id_stage.scala 64:25]
    node rs2 = bits(id_inst, 24, 20) @[id_stage.scala 65:29]
    node func7 = bits(id_inst, 31, 25) @[id_stage.scala 66:29]
    node imm_I = bits(id_inst, 31, 20) @[id_stage.scala 67:25]
    node shamt = bits(id_inst, 24, 20) @[id_stage.scala 68:29]
    node _T_8 = bits(id_inst, 31, 25) @[id_stage.scala 69:33]
    node _T_9 = bits(id_inst, 11, 7) @[id_stage.scala 69:48]
    node imm_S = cat(_T_8, _T_9) @[Cat.scala 30:58]
    node imm_U = bits(id_inst, 31, 12) @[id_stage.scala 70:29]
    node _T_10 = bits(id_inst, 31, 31) @[id_stage.scala 71:33]
    node _T_11 = bits(id_inst, 19, 12) @[id_stage.scala 71:45]
    node _T_12 = bits(id_inst, 20, 20) @[id_stage.scala 71:60]
    node _T_13 = bits(id_inst, 30, 21) @[id_stage.scala 71:72]
    node _T_14 = cat(_T_13, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_15 = cat(_T_10, _T_11) @[Cat.scala 30:58]
    node _T_16 = cat(_T_15, _T_12) @[Cat.scala 30:58]
    node imm_J = cat(_T_16, _T_14) @[Cat.scala 30:58]
    node _T_17 = bits(id_inst, 31, 31) @[id_stage.scala 72:33]
    node _T_18 = bits(id_inst, 7, 7) @[id_stage.scala 72:45]
    node _T_19 = bits(id_inst, 30, 25) @[id_stage.scala 72:56]
    node _T_20 = bits(id_inst, 11, 8) @[id_stage.scala 72:71]
    node _T_21 = cat(_T_20, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_22 = cat(_T_17, _T_18) @[Cat.scala 30:58]
    node _T_23 = cat(_T_22, _T_19) @[Cat.scala 30:58]
    node imm_B = cat(_T_23, _T_21) @[Cat.scala 30:58]
    node _T_24 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 77:30]
    node _T_25 = eq(func3, UInt<1>("h00")) @[id_stage.scala 77:58]
    node _T_26 = and(_T_24, _T_25) @[id_stage.scala 77:48]
    node _T_27 = eq(func7, UInt<1>("h00")) @[id_stage.scala 77:82]
    node inst_add = and(_T_26, _T_27) @[id_stage.scala 77:72]
    node _T_28 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 78:30]
    node _T_29 = eq(func3, UInt<1>("h00")) @[id_stage.scala 78:58]
    node _T_30 = and(_T_28, _T_29) @[id_stage.scala 78:48]
    node _T_31 = eq(func7, UInt<6>("h020")) @[id_stage.scala 78:82]
    node inst_sub = and(_T_30, _T_31) @[id_stage.scala 78:72]
    node _T_32 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 79:34]
    node _T_33 = eq(func3, UInt<1>("h01")) @[id_stage.scala 79:62]
    node _T_34 = and(_T_32, _T_33) @[id_stage.scala 79:52]
    node _T_35 = eq(func7, UInt<1>("h00")) @[id_stage.scala 79:86]
    node inst_sll = and(_T_34, _T_35) @[id_stage.scala 79:76]
    node _T_36 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 80:34]
    node _T_37 = eq(func3, UInt<2>("h02")) @[id_stage.scala 80:62]
    node _T_38 = and(_T_36, _T_37) @[id_stage.scala 80:52]
    node _T_39 = eq(func7, UInt<1>("h00")) @[id_stage.scala 80:86]
    node inst_slt = and(_T_38, _T_39) @[id_stage.scala 80:76]
    node _T_40 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 81:34]
    node _T_41 = eq(func3, UInt<2>("h03")) @[id_stage.scala 81:62]
    node _T_42 = and(_T_40, _T_41) @[id_stage.scala 81:52]
    node _T_43 = eq(func7, UInt<1>("h00")) @[id_stage.scala 81:86]
    node inst_sltu = and(_T_42, _T_43) @[id_stage.scala 81:76]
    node _T_44 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 82:34]
    node _T_45 = eq(func3, UInt<3>("h04")) @[id_stage.scala 82:62]
    node _T_46 = and(_T_44, _T_45) @[id_stage.scala 82:52]
    node _T_47 = eq(func7, UInt<1>("h00")) @[id_stage.scala 82:86]
    node inst_xor = and(_T_46, _T_47) @[id_stage.scala 82:76]
    node _T_48 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 83:34]
    node _T_49 = eq(func3, UInt<3>("h05")) @[id_stage.scala 83:62]
    node _T_50 = and(_T_48, _T_49) @[id_stage.scala 83:52]
    node _T_51 = eq(func7, UInt<1>("h00")) @[id_stage.scala 83:86]
    node inst_srl = and(_T_50, _T_51) @[id_stage.scala 83:76]
    node _T_52 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 84:34]
    node _T_53 = eq(func3, UInt<3>("h05")) @[id_stage.scala 84:62]
    node _T_54 = and(_T_52, _T_53) @[id_stage.scala 84:52]
    node _T_55 = eq(func7, UInt<6>("h020")) @[id_stage.scala 84:86]
    node inst_sra = and(_T_54, _T_55) @[id_stage.scala 84:76]
    node _T_56 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 85:34]
    node _T_57 = eq(func3, UInt<3>("h06")) @[id_stage.scala 85:62]
    node _T_58 = and(_T_56, _T_57) @[id_stage.scala 85:52]
    node _T_59 = eq(func7, UInt<1>("h00")) @[id_stage.scala 85:86]
    node inst_or = and(_T_58, _T_59) @[id_stage.scala 85:76]
    node _T_60 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 86:34]
    node _T_61 = eq(func3, UInt<3>("h07")) @[id_stage.scala 86:62]
    node _T_62 = and(_T_60, _T_61) @[id_stage.scala 86:52]
    node _T_63 = eq(func7, UInt<1>("h00")) @[id_stage.scala 86:86]
    node inst_and = and(_T_62, _T_63) @[id_stage.scala 86:76]
    node _T_64 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 89:30]
    node _T_65 = eq(func3, UInt<1>("h00")) @[id_stage.scala 89:58]
    node inst_addi = and(_T_64, _T_65) @[id_stage.scala 89:48]
    node _T_66 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 90:34]
    node _T_67 = eq(func3, UInt<2>("h02")) @[id_stage.scala 90:62]
    node inst_slti = and(_T_66, _T_67) @[id_stage.scala 90:52]
    node _T_68 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 91:34]
    node _T_69 = eq(func3, UInt<2>("h03")) @[id_stage.scala 91:62]
    node inst_sltiu = and(_T_68, _T_69) @[id_stage.scala 91:52]
    node _T_70 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 92:34]
    node _T_71 = eq(func3, UInt<3>("h04")) @[id_stage.scala 92:62]
    node inst_xori = and(_T_70, _T_71) @[id_stage.scala 92:52]
    node _T_72 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 93:34]
    node _T_73 = eq(func3, UInt<3>("h06")) @[id_stage.scala 93:62]
    node inst_ori = and(_T_72, _T_73) @[id_stage.scala 93:52]
    node _T_74 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 94:34]
    node _T_75 = eq(func3, UInt<3>("h07")) @[id_stage.scala 94:62]
    node inst_andi = and(_T_74, _T_75) @[id_stage.scala 94:52]
    node _T_76 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 95:34]
    node _T_77 = eq(func3, UInt<1>("h01")) @[id_stage.scala 95:62]
    node _T_78 = and(_T_76, _T_77) @[id_stage.scala 95:52]
    node _T_79 = eq(func7, UInt<1>("h00")) @[id_stage.scala 95:86]
    node inst_slli = and(_T_78, _T_79) @[id_stage.scala 95:76]
    node _T_80 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 96:34]
    node _T_81 = eq(func3, UInt<3>("h05")) @[id_stage.scala 96:62]
    node _T_82 = and(_T_80, _T_81) @[id_stage.scala 96:52]
    node _T_83 = eq(func7, UInt<1>("h00")) @[id_stage.scala 96:86]
    node inst_srli = and(_T_82, _T_83) @[id_stage.scala 96:76]
    node _T_84 = eq(opcode, UInt<5>("h013")) @[id_stage.scala 97:34]
    node _T_85 = eq(func3, UInt<3>("h05")) @[id_stage.scala 97:62]
    node _T_86 = and(_T_84, _T_85) @[id_stage.scala 97:52]
    node _T_87 = eq(func7, UInt<6>("h020")) @[id_stage.scala 97:86]
    node inst_srai = and(_T_86, _T_87) @[id_stage.scala 97:76]
    node _T_88 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 98:34]
    node _T_89 = eq(func3, UInt<1>("h00")) @[id_stage.scala 98:62]
    node inst_lb = and(_T_88, _T_89) @[id_stage.scala 98:52]
    node _T_90 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 99:34]
    node _T_91 = eq(func3, UInt<1>("h01")) @[id_stage.scala 99:62]
    node inst_lh = and(_T_90, _T_91) @[id_stage.scala 99:52]
    node _T_92 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 100:34]
    node _T_93 = eq(func3, UInt<2>("h02")) @[id_stage.scala 100:62]
    node inst_lw = and(_T_92, _T_93) @[id_stage.scala 100:52]
    node _T_94 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 101:34]
    node _T_95 = eq(func3, UInt<3>("h04")) @[id_stage.scala 101:62]
    node inst_lbu = and(_T_94, _T_95) @[id_stage.scala 101:52]
    node _T_96 = eq(opcode, UInt<2>("h03")) @[id_stage.scala 102:34]
    node _T_97 = eq(func3, UInt<3>("h05")) @[id_stage.scala 102:62]
    node inst_lhu = and(_T_96, _T_97) @[id_stage.scala 102:52]
    node _T_98 = eq(opcode, UInt<7>("h067")) @[id_stage.scala 103:34]
    node _T_99 = eq(func3, UInt<1>("h00")) @[id_stage.scala 103:62]
    node inst_jalr = and(_T_98, _T_99) @[id_stage.scala 103:52]
    node _T_100 = eq(opcode, UInt<6>("h023")) @[id_stage.scala 106:34]
    node _T_101 = eq(func3, UInt<1>("h00")) @[id_stage.scala 106:62]
    node inst_sb = and(_T_100, _T_101) @[id_stage.scala 106:52]
    node _T_102 = eq(opcode, UInt<6>("h023")) @[id_stage.scala 107:34]
    node _T_103 = eq(func3, UInt<1>("h01")) @[id_stage.scala 107:62]
    node inst_sh = and(_T_102, _T_103) @[id_stage.scala 107:52]
    node _T_104 = eq(opcode, UInt<6>("h023")) @[id_stage.scala 108:34]
    node _T_105 = eq(func3, UInt<2>("h02")) @[id_stage.scala 108:62]
    node inst_sw = and(_T_104, _T_105) @[id_stage.scala 108:52]
    node inst_lui = eq(opcode, UInt<6>("h037")) @[id_stage.scala 111:34]
    node inst_auipc = eq(opcode, UInt<5>("h017")) @[id_stage.scala 112:34]
    node imm_Jtype = eq(opcode, UInt<7>("h06f")) @[id_stage.scala 115:34]
    node _T_106 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 118:30]
    node _T_107 = eq(func3, UInt<1>("h00")) @[id_stage.scala 118:58]
    node inst_beq = and(_T_106, _T_107) @[id_stage.scala 118:48]
    node _T_108 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 119:30]
    node _T_109 = eq(func3, UInt<1>("h01")) @[id_stage.scala 119:58]
    node inst_bne = and(_T_108, _T_109) @[id_stage.scala 119:48]
    node _T_110 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 120:30]
    node _T_111 = eq(func3, UInt<3>("h04")) @[id_stage.scala 120:58]
    node inst_blt = and(_T_110, _T_111) @[id_stage.scala 120:48]
    node _T_112 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 121:30]
    node _T_113 = eq(func3, UInt<3>("h05")) @[id_stage.scala 121:58]
    node inst_bge = and(_T_112, _T_113) @[id_stage.scala 121:48]
    node _T_114 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 122:30]
    node _T_115 = eq(func3, UInt<3>("h06")) @[id_stage.scala 122:58]
    node inst_bltu = and(_T_114, _T_115) @[id_stage.scala 122:48]
    node _T_116 = eq(opcode, UInt<7>("h063")) @[id_stage.scala 123:30]
    node _T_117 = eq(func3, UInt<3>("h07")) @[id_stage.scala 123:58]
    node inst_bgeu = and(_T_116, _T_117) @[id_stage.scala 123:48]
    node _T_118 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 127:35]
    node _T_119 = eq(func3, UInt<1>("h00")) @[id_stage.scala 127:63]
    node _T_120 = and(_T_118, _T_119) @[id_stage.scala 127:53]
    node _T_121 = eq(func7, UInt<1>("h01")) @[id_stage.scala 127:87]
    node inst_mul = and(_T_120, _T_121) @[id_stage.scala 127:77]
    node _T_122 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 128:35]
    node _T_123 = eq(func3, UInt<1>("h01")) @[id_stage.scala 128:63]
    node _T_124 = and(_T_122, _T_123) @[id_stage.scala 128:53]
    node _T_125 = eq(func7, UInt<1>("h01")) @[id_stage.scala 128:87]
    node inst_mulh = and(_T_124, _T_125) @[id_stage.scala 128:77]
    node _T_126 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 129:35]
    node _T_127 = eq(func3, UInt<2>("h02")) @[id_stage.scala 129:63]
    node _T_128 = and(_T_126, _T_127) @[id_stage.scala 129:53]
    node _T_129 = eq(func7, UInt<1>("h01")) @[id_stage.scala 129:87]
    node inst_mulhsu = and(_T_128, _T_129) @[id_stage.scala 129:77]
    node _T_130 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 130:35]
    node _T_131 = eq(func3, UInt<2>("h03")) @[id_stage.scala 130:63]
    node _T_132 = and(_T_130, _T_131) @[id_stage.scala 130:53]
    node _T_133 = eq(func7, UInt<1>("h01")) @[id_stage.scala 130:87]
    node inst_mulhu = and(_T_132, _T_133) @[id_stage.scala 130:77]
    node _T_134 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 133:33]
    node _T_135 = eq(func3, UInt<3>("h04")) @[id_stage.scala 133:61]
    node _T_136 = and(_T_134, _T_135) @[id_stage.scala 133:51]
    node _T_137 = eq(func7, UInt<1>("h01")) @[id_stage.scala 133:85]
    node inst_div = and(_T_136, _T_137) @[id_stage.scala 133:75]
    node _T_138 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 134:33]
    node _T_139 = eq(func3, UInt<3>("h05")) @[id_stage.scala 134:61]
    node _T_140 = and(_T_138, _T_139) @[id_stage.scala 134:51]
    node _T_141 = eq(func7, UInt<1>("h01")) @[id_stage.scala 134:85]
    node inst_divu = and(_T_140, _T_141) @[id_stage.scala 134:75]
    node _T_142 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 135:33]
    node _T_143 = eq(func3, UInt<3>("h06")) @[id_stage.scala 135:61]
    node _T_144 = and(_T_142, _T_143) @[id_stage.scala 135:51]
    node _T_145 = eq(func7, UInt<1>("h01")) @[id_stage.scala 135:85]
    node inst_rem = and(_T_144, _T_145) @[id_stage.scala 135:75]
    node _T_146 = eq(opcode, UInt<6>("h033")) @[id_stage.scala 136:33]
    node _T_147 = eq(func3, UInt<3>("h07")) @[id_stage.scala 136:61]
    node _T_148 = and(_T_146, _T_147) @[id_stage.scala 136:51]
    node _T_149 = eq(func7, UInt<1>("h01")) @[id_stage.scala 136:85]
    node inst_remu = and(_T_148, _T_149) @[id_stage.scala 136:75]
    wire id_alutype_temp : UInt<1>[3] @[id_stage.scala 147:35]
    node _T_150 = or(inst_sll, inst_srl) @[id_stage.scala 149:41]
    node _T_151 = or(_T_150, inst_sra) @[id_stage.scala 149:52]
    node _T_152 = or(_T_151, inst_slli) @[id_stage.scala 149:63]
    node _T_153 = or(_T_152, inst_srli) @[id_stage.scala 150:61]
    node _T_154 = or(_T_153, inst_srai) @[id_stage.scala 150:72]
    node _T_155 = or(_T_154, imm_Jtype) @[id_stage.scala 150:83]
    node _T_156 = or(_T_155, inst_jalr) @[id_stage.scala 151:61]
    id_alutype_temp[2] <= _T_156 @[id_stage.scala 149:28]
    node _T_157 = or(inst_and, inst_or) @[id_stage.scala 153:41]
    node _T_158 = or(_T_157, inst_xor) @[id_stage.scala 153:52]
    node _T_159 = or(_T_158, inst_andi) @[id_stage.scala 153:63]
    node _T_160 = or(_T_159, inst_ori) @[id_stage.scala 154:41]
    node _T_161 = or(_T_160, inst_xori) @[id_stage.scala 154:52]
    id_alutype_temp[1] <= _T_161 @[id_stage.scala 153:28]
    node _T_162 = or(inst_add, inst_sub) @[id_stage.scala 156:41]
    node _T_163 = or(_T_162, inst_slt) @[id_stage.scala 156:53]
    node _T_164 = or(_T_163, inst_sltu) @[id_stage.scala 156:65]
    node _T_165 = or(_T_164, inst_addi) @[id_stage.scala 156:77]
    node _T_166 = or(_T_165, inst_slti) @[id_stage.scala 157:41]
    node _T_167 = or(_T_166, inst_sltiu) @[id_stage.scala 157:53]
    node _T_168 = or(_T_167, inst_lb) @[id_stage.scala 157:65]
    node _T_169 = or(_T_168, inst_lh) @[id_stage.scala 158:61]
    node _T_170 = or(_T_169, inst_lw) @[id_stage.scala 158:73]
    node _T_171 = or(_T_170, inst_lbu) @[id_stage.scala 158:85]
    node _T_172 = or(_T_171, inst_lhu) @[id_stage.scala 158:97]
    node _T_173 = or(_T_172, inst_sb) @[id_stage.scala 158:108]
    node _T_174 = or(_T_173, inst_sh) @[id_stage.scala 159:41]
    node _T_175 = or(_T_174, inst_sw) @[id_stage.scala 159:53]
    node _T_176 = or(_T_175, inst_lui) @[id_stage.scala 159:65]
    node _T_177 = or(_T_176, inst_auipc) @[id_stage.scala 160:41]
    node _T_178 = or(_T_177, imm_Jtype) @[id_stage.scala 160:53]
    node _T_179 = or(_T_178, inst_jalr) @[id_stage.scala 161:41]
    node _T_180 = or(_T_179, inst_mul) @[id_stage.scala 161:57]
    node _T_181 = or(_T_180, inst_mulh) @[id_stage.scala 162:61]
    node _T_182 = or(_T_181, inst_mulhsu) @[id_stage.scala 162:73]
    node _T_183 = or(_T_182, inst_mulhu) @[id_stage.scala 162:87]
    id_alutype_temp[0] <= _T_183 @[id_stage.scala 156:28]
    node _T_184 = cat(id_alutype_temp[2], id_alutype_temp[1]) @[id_stage.scala 164:50]
    node _T_185 = cat(_T_184, id_alutype_temp[0]) @[id_stage.scala 164:50]
    io.id_alutype_o <= _T_185 @[id_stage.scala 164:25]
    node _T_186 = eq(inst_add, UInt<1>("h01")) @[id_stage.scala 168:19]
    node _T_187 = eq(inst_sub, UInt<1>("h01")) @[id_stage.scala 169:19]
    node _T_188 = eq(inst_sll, UInt<1>("h01")) @[id_stage.scala 170:23]
    node _T_189 = eq(inst_slt, UInt<1>("h01")) @[id_stage.scala 171:23]
    node _T_190 = eq(inst_sltu, UInt<1>("h01")) @[id_stage.scala 172:23]
    node _T_191 = eq(inst_xor, UInt<1>("h01")) @[id_stage.scala 173:23]
    node _T_192 = eq(inst_srl, UInt<1>("h01")) @[id_stage.scala 174:23]
    node _T_193 = eq(inst_sra, UInt<1>("h01")) @[id_stage.scala 175:23]
    node _T_194 = eq(inst_or, UInt<1>("h01")) @[id_stage.scala 176:23]
    node _T_195 = eq(inst_and, UInt<1>("h01")) @[id_stage.scala 177:23]
    node _T_196 = eq(inst_addi, UInt<1>("h01")) @[id_stage.scala 179:23]
    node _T_197 = eq(inst_slti, UInt<1>("h01")) @[id_stage.scala 180:19]
    node _T_198 = eq(inst_sltiu, UInt<1>("h01")) @[id_stage.scala 181:23]
    node _T_199 = eq(inst_xori, UInt<1>("h01")) @[id_stage.scala 182:23]
    node _T_200 = eq(inst_ori, UInt<1>("h01")) @[id_stage.scala 183:23]
    node _T_201 = eq(inst_andi, UInt<1>("h01")) @[id_stage.scala 184:23]
    node _T_202 = eq(inst_slli, UInt<1>("h01")) @[id_stage.scala 185:23]
    node _T_203 = eq(inst_srli, UInt<1>("h01")) @[id_stage.scala 186:23]
    node _T_204 = eq(inst_srai, UInt<1>("h01")) @[id_stage.scala 187:23]
    node _T_205 = eq(inst_lb, UInt<1>("h01")) @[id_stage.scala 189:23]
    node _T_206 = eq(inst_lh, UInt<1>("h01")) @[id_stage.scala 190:23]
    node _T_207 = eq(inst_lw, UInt<1>("h01")) @[id_stage.scala 191:23]
    node _T_208 = eq(inst_lbu, UInt<1>("h01")) @[id_stage.scala 192:23]
    node _T_209 = eq(inst_lhu, UInt<1>("h01")) @[id_stage.scala 193:23]
    node _T_210 = eq(inst_sb, UInt<1>("h01")) @[id_stage.scala 195:23]
    node _T_211 = eq(inst_sh, UInt<1>("h01")) @[id_stage.scala 196:23]
    node _T_212 = eq(inst_sw, UInt<1>("h01")) @[id_stage.scala 197:23]
    node _T_213 = eq(inst_lui, UInt<1>("h01")) @[id_stage.scala 199:23]
    node _T_214 = eq(inst_auipc, UInt<1>("h01")) @[id_stage.scala 200:23]
    node _T_215 = eq(imm_Jtype, UInt<1>("h01")) @[id_stage.scala 202:23]
    node _T_216 = eq(inst_jalr, UInt<1>("h01")) @[id_stage.scala 203:23]
    node _T_217 = eq(inst_beq, UInt<1>("h01")) @[id_stage.scala 205:23]
    node _T_218 = eq(inst_bne, UInt<1>("h01")) @[id_stage.scala 206:23]
    node _T_219 = eq(inst_blt, UInt<1>("h01")) @[id_stage.scala 207:23]
    node _T_220 = eq(inst_bge, UInt<1>("h01")) @[id_stage.scala 208:23]
    node _T_221 = eq(inst_bltu, UInt<1>("h01")) @[id_stage.scala 209:23]
    node _T_222 = eq(inst_bgeu, UInt<1>("h01")) @[id_stage.scala 210:23]
    node _T_223 = eq(inst_mul, UInt<1>("h01")) @[id_stage.scala 212:24]
    node _T_224 = eq(inst_mulh, UInt<1>("h01")) @[id_stage.scala 213:24]
    node _T_225 = eq(inst_mulhsu, UInt<1>("h01")) @[id_stage.scala 214:24]
    node _T_226 = eq(inst_mulhu, UInt<1>("h01")) @[id_stage.scala 215:24]
    node _T_227 = mux(_T_226, UInt<6>("h029"), UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_228 = mux(_T_225, UInt<6>("h028"), _T_227) @[Mux.scala 98:16]
    node _T_229 = mux(_T_224, UInt<6>("h027"), _T_228) @[Mux.scala 98:16]
    node _T_230 = mux(_T_223, UInt<6>("h026"), _T_229) @[Mux.scala 98:16]
    node _T_231 = mux(_T_222, UInt<6>("h024"), _T_230) @[Mux.scala 98:16]
    node _T_232 = mux(_T_221, UInt<6>("h023"), _T_231) @[Mux.scala 98:16]
    node _T_233 = mux(_T_220, UInt<6>("h022"), _T_232) @[Mux.scala 98:16]
    node _T_234 = mux(_T_219, UInt<6>("h021"), _T_233) @[Mux.scala 98:16]
    node _T_235 = mux(_T_218, UInt<6>("h020"), _T_234) @[Mux.scala 98:16]
    node _T_236 = mux(_T_217, UInt<5>("h01f"), _T_235) @[Mux.scala 98:16]
    node _T_237 = mux(_T_216, UInt<6>("h025"), _T_236) @[Mux.scala 98:16]
    node _T_238 = mux(_T_215, UInt<5>("h01e"), _T_237) @[Mux.scala 98:16]
    node _T_239 = mux(_T_214, UInt<5>("h01d"), _T_238) @[Mux.scala 98:16]
    node _T_240 = mux(_T_213, UInt<5>("h01c"), _T_239) @[Mux.scala 98:16]
    node _T_241 = mux(_T_212, UInt<5>("h01b"), _T_240) @[Mux.scala 98:16]
    node _T_242 = mux(_T_211, UInt<5>("h01a"), _T_241) @[Mux.scala 98:16]
    node _T_243 = mux(_T_210, UInt<5>("h019"), _T_242) @[Mux.scala 98:16]
    node _T_244 = mux(_T_209, UInt<5>("h018"), _T_243) @[Mux.scala 98:16]
    node _T_245 = mux(_T_208, UInt<5>("h017"), _T_244) @[Mux.scala 98:16]
    node _T_246 = mux(_T_207, UInt<5>("h016"), _T_245) @[Mux.scala 98:16]
    node _T_247 = mux(_T_206, UInt<5>("h015"), _T_246) @[Mux.scala 98:16]
    node _T_248 = mux(_T_205, UInt<5>("h014"), _T_247) @[Mux.scala 98:16]
    node _T_249 = mux(_T_204, UInt<5>("h013"), _T_248) @[Mux.scala 98:16]
    node _T_250 = mux(_T_203, UInt<5>("h012"), _T_249) @[Mux.scala 98:16]
    node _T_251 = mux(_T_202, UInt<5>("h011"), _T_250) @[Mux.scala 98:16]
    node _T_252 = mux(_T_201, UInt<5>("h010"), _T_251) @[Mux.scala 98:16]
    node _T_253 = mux(_T_200, UInt<4>("h0f"), _T_252) @[Mux.scala 98:16]
    node _T_254 = mux(_T_199, UInt<4>("h0e"), _T_253) @[Mux.scala 98:16]
    node _T_255 = mux(_T_198, UInt<4>("h0d"), _T_254) @[Mux.scala 98:16]
    node _T_256 = mux(_T_197, UInt<4>("h0c"), _T_255) @[Mux.scala 98:16]
    node _T_257 = mux(_T_196, UInt<4>("h0b"), _T_256) @[Mux.scala 98:16]
    node _T_258 = mux(_T_195, UInt<4>("h0a"), _T_257) @[Mux.scala 98:16]
    node _T_259 = mux(_T_194, UInt<4>("h09"), _T_258) @[Mux.scala 98:16]
    node _T_260 = mux(_T_193, UInt<4>("h08"), _T_259) @[Mux.scala 98:16]
    node _T_261 = mux(_T_192, UInt<3>("h07"), _T_260) @[Mux.scala 98:16]
    node _T_262 = mux(_T_191, UInt<3>("h06"), _T_261) @[Mux.scala 98:16]
    node _T_263 = mux(_T_190, UInt<3>("h05"), _T_262) @[Mux.scala 98:16]
    node _T_264 = mux(_T_189, UInt<3>("h04"), _T_263) @[Mux.scala 98:16]
    node _T_265 = mux(_T_188, UInt<2>("h03"), _T_264) @[Mux.scala 98:16]
    node _T_266 = mux(_T_187, UInt<2>("h02"), _T_265) @[Mux.scala 98:16]
    node _T_267 = mux(_T_186, UInt<1>("h01"), _T_266) @[Mux.scala 98:16]
    io.id_aluop_o <= _T_267 @[id_stage.scala 167:23]
    node _T_268 = or(inst_addi, inst_slti) @[id_stage.scala 221:37]
    node _T_269 = or(_T_268, inst_sltiu) @[id_stage.scala 221:49]
    node _T_270 = or(_T_269, inst_andi) @[id_stage.scala 221:62]
    node _T_271 = or(_T_270, inst_ori) @[id_stage.scala 222:37]
    node _T_272 = or(_T_271, inst_xori) @[id_stage.scala 222:49]
    node _T_273 = or(_T_272, inst_lb) @[id_stage.scala 222:62]
    node _T_274 = or(_T_273, inst_lh) @[id_stage.scala 223:49]
    node _T_275 = or(_T_274, inst_lw) @[id_stage.scala 223:61]
    node _T_276 = or(_T_275, inst_lbu) @[id_stage.scala 223:74]
    node _T_277 = or(_T_276, inst_lhu) @[id_stage.scala 223:86]
    node imm_Itype = or(_T_277, inst_jalr) @[id_stage.scala 223:97]
    node _T_278 = or(inst_slli, inst_srli) @[id_stage.scala 227:37]
    node imm_shamt = or(_T_278, inst_srai) @[id_stage.scala 227:49]
    node _T_279 = or(inst_sb, inst_sh) @[id_stage.scala 230:37]
    node imm_Stype = or(_T_279, inst_sw) @[id_stage.scala 230:49]
    node imm_Utype = or(inst_lui, inst_auipc) @[id_stage.scala 233:41]
    node _T_280 = or(inst_beq, inst_bne) @[id_stage.scala 239:36]
    node _T_281 = or(_T_280, inst_blt) @[id_stage.scala 239:47]
    node _T_282 = or(_T_281, inst_bge) @[id_stage.scala 239:58]
    node _T_283 = or(_T_282, inst_bltu) @[id_stage.scala 239:69]
    node imm_Btype = or(_T_283, inst_bgeu) @[id_stage.scala 239:81]
    wire _T_284 : SInt<32>
    _T_284 <= asSInt(UInt<32>("h00"))
    node _T_285 = eq(imm_Itype, UInt<1>("h01")) @[id_stage.scala 245:38]
    node _T_286 = asSInt(imm_I) @[id_stage.scala 245:62]
    node _T_287 = eq(imm_Stype, UInt<1>("h01")) @[id_stage.scala 246:46]
    node _T_288 = asSInt(imm_S) @[id_stage.scala 246:70]
    node _T_289 = eq(imm_shamt, UInt<1>("h01")) @[id_stage.scala 247:46]
    node _T_290 = cat(UInt<27>("h00"), shamt) @[Cat.scala 30:58]
    node _T_291 = asSInt(_T_290) @[id_stage.scala 247:86]
    node _T_292 = eq(imm_Utype, UInt<1>("h01")) @[id_stage.scala 248:30]
    node _T_293 = asSInt(imm_U) @[id_stage.scala 248:54]
    node _T_294 = eq(imm_Jtype, UInt<1>("h01")) @[id_stage.scala 249:46]
    node _T_295 = asSInt(imm_J) @[id_stage.scala 249:70]
    node _T_296 = eq(imm_Btype, UInt<1>("h01")) @[id_stage.scala 250:46]
    node _T_297 = asSInt(imm_B) @[id_stage.scala 250:70]
    node _T_298 = mux(_T_296, _T_297, asSInt(UInt<1>("h00"))) @[Mux.scala 98:16]
    node _T_299 = mux(_T_294, _T_295, _T_298) @[Mux.scala 98:16]
    node _T_300 = mux(_T_292, _T_293, _T_299) @[Mux.scala 98:16]
    node _T_301 = mux(_T_289, _T_291, _T_300) @[Mux.scala 98:16]
    node _T_302 = mux(_T_287, _T_288, _T_301) @[Mux.scala 98:16]
    node _T_303 = mux(_T_285, _T_286, _T_302) @[Mux.scala 98:16]
    _T_284 <= _T_303 @[id_stage.scala 244:24]
    node imm_ext = asUInt(_T_284) @[id_stage.scala 252:30]
    node _T_304 = or(inst_add, inst_sub) @[id_stage.scala 257:34]
    node _T_305 = or(_T_304, inst_slt) @[id_stage.scala 257:46]
    node _T_306 = or(_T_305, inst_sltu) @[id_stage.scala 257:58]
    node _T_307 = or(_T_306, inst_and) @[id_stage.scala 257:70]
    node _T_308 = or(_T_307, inst_or) @[id_stage.scala 258:38]
    node _T_309 = or(_T_308, inst_xor) @[id_stage.scala 258:50]
    node _T_310 = or(_T_309, inst_sll) @[id_stage.scala 258:62]
    node _T_311 = or(_T_310, inst_srl) @[id_stage.scala 259:54]
    node _T_312 = or(_T_311, inst_sra) @[id_stage.scala 259:66]
    node _T_313 = or(_T_312, inst_addi) @[id_stage.scala 259:78]
    node _T_314 = or(_T_313, inst_slti) @[id_stage.scala 260:54]
    node _T_315 = or(_T_314, inst_sltiu) @[id_stage.scala 260:66]
    node _T_316 = or(_T_315, inst_andi) @[id_stage.scala 260:78]
    node _T_317 = or(_T_316, inst_ori) @[id_stage.scala 261:54]
    node _T_318 = or(_T_317, inst_xori) @[id_stage.scala 261:66]
    node _T_319 = or(_T_318, inst_slli) @[id_stage.scala 261:78]
    node _T_320 = or(_T_319, inst_srli) @[id_stage.scala 262:34]
    node _T_321 = or(_T_320, inst_srai) @[id_stage.scala 262:46]
    node _T_322 = or(_T_321, inst_lb) @[id_stage.scala 262:58]
    node _T_323 = or(_T_322, inst_lh) @[id_stage.scala 263:54]
    node _T_324 = or(_T_323, inst_lw) @[id_stage.scala 263:66]
    node _T_325 = or(_T_324, inst_lbu) @[id_stage.scala 263:78]
    node _T_326 = or(_T_325, inst_lhu) @[id_stage.scala 263:90]
    node _T_327 = or(_T_326, inst_lui) @[id_stage.scala 263:101]
    node _T_328 = or(_T_327, inst_auipc) @[id_stage.scala 264:58]
    node _T_329 = or(_T_328, imm_Jtype) @[id_stage.scala 264:70]
    node _T_330 = or(_T_329, inst_jalr) @[id_stage.scala 265:54]
    node _T_331 = or(_T_330, inst_mul) @[id_stage.scala 265:66]
    node _T_332 = or(_T_331, inst_mulh) @[id_stage.scala 266:54]
    node _T_333 = or(_T_332, inst_mulhsu) @[id_stage.scala 266:66]
    node _T_334 = or(_T_333, inst_mulhu) @[id_stage.scala 266:80]
    io.id_wreg_o <= _T_334 @[id_stage.scala 257:19]
    node _T_335 = or(inst_lb, inst_lh) @[id_stage.scala 269:30]
    node _T_336 = or(_T_335, inst_lw) @[id_stage.scala 269:41]
    node _T_337 = or(_T_336, inst_lbu) @[id_stage.scala 269:52]
    node _T_338 = or(_T_337, inst_lhu) @[id_stage.scala 269:64]
    io.id_mreg_o <= _T_338 @[id_stage.scala 269:18]
    node _T_339 = or(inst_add, inst_sub) @[id_stage.scala 272:29]
    node _T_340 = or(_T_339, inst_slt) @[id_stage.scala 272:41]
    node _T_341 = or(_T_340, inst_sltu) @[id_stage.scala 272:53]
    node _T_342 = or(_T_341, inst_and) @[id_stage.scala 272:65]
    node _T_343 = or(_T_342, inst_or) @[id_stage.scala 273:33]
    node _T_344 = or(_T_343, inst_xor) @[id_stage.scala 273:45]
    node _T_345 = or(_T_344, inst_sll) @[id_stage.scala 273:57]
    node _T_346 = or(_T_345, inst_srl) @[id_stage.scala 274:45]
    node _T_347 = or(_T_346, inst_sra) @[id_stage.scala 274:57]
    node _T_348 = or(_T_347, inst_addi) @[id_stage.scala 274:69]
    node _T_349 = or(_T_348, inst_slti) @[id_stage.scala 275:45]
    node _T_350 = or(_T_349, inst_sltiu) @[id_stage.scala 275:57]
    node _T_351 = or(_T_350, inst_andi) @[id_stage.scala 275:69]
    node _T_352 = or(_T_351, inst_ori) @[id_stage.scala 276:45]
    node _T_353 = or(_T_352, inst_xori) @[id_stage.scala 276:57]
    node _T_354 = or(_T_353, inst_slli) @[id_stage.scala 276:69]
    node _T_355 = or(_T_354, inst_srli) @[id_stage.scala 277:29]
    node _T_356 = or(_T_355, inst_srai) @[id_stage.scala 277:41]
    node _T_357 = or(_T_356, inst_lb) @[id_stage.scala 277:53]
    node _T_358 = or(_T_357, inst_lh) @[id_stage.scala 278:29]
    node _T_359 = or(_T_358, inst_lw) @[id_stage.scala 278:41]
    node _T_360 = or(_T_359, inst_lbu) @[id_stage.scala 278:53]
    node _T_361 = or(_T_360, inst_lhu) @[id_stage.scala 278:65]
    node _T_362 = or(_T_361, inst_sb) @[id_stage.scala 278:77]
    node _T_363 = or(_T_362, inst_sh) @[id_stage.scala 279:33]
    node _T_364 = or(_T_363, inst_sw) @[id_stage.scala 279:45]
    node _T_365 = or(_T_364, inst_beq) @[id_stage.scala 279:57]
    node _T_366 = or(_T_365, inst_bne) @[id_stage.scala 280:29]
    node _T_367 = or(_T_366, inst_blt) @[id_stage.scala 280:41]
    node _T_368 = or(_T_367, inst_bge) @[id_stage.scala 280:53]
    node _T_369 = or(_T_368, inst_bltu) @[id_stage.scala 280:65]
    node _T_370 = or(_T_369, inst_bgeu) @[id_stage.scala 280:77]
    node _T_371 = or(_T_370, inst_jalr) @[id_stage.scala 280:89]
    node _T_372 = or(_T_371, inst_mul) @[id_stage.scala 281:33]
    node _T_373 = or(_T_372, inst_mulh) @[id_stage.scala 282:29]
    node _T_374 = or(_T_373, inst_mulhsu) @[id_stage.scala 282:41]
    node _T_375 = or(_T_374, inst_mulhu) @[id_stage.scala 282:55]
    io.rreg1 <= _T_375 @[id_stage.scala 272:15]
    node _T_376 = or(inst_add, inst_sub) @[id_stage.scala 285:29]
    node _T_377 = or(_T_376, inst_slt) @[id_stage.scala 285:41]
    node _T_378 = or(_T_377, inst_sltu) @[id_stage.scala 285:53]
    node _T_379 = or(_T_378, inst_and) @[id_stage.scala 285:65]
    node _T_380 = or(_T_379, inst_or) @[id_stage.scala 286:33]
    node _T_381 = or(_T_380, inst_xor) @[id_stage.scala 286:45]
    node _T_382 = or(_T_381, inst_sll) @[id_stage.scala 286:57]
    node _T_383 = or(_T_382, inst_srl) @[id_stage.scala 287:33]
    node _T_384 = or(_T_383, inst_sra) @[id_stage.scala 287:45]
    node _T_385 = or(_T_384, inst_sb) @[id_stage.scala 287:57]
    node _T_386 = or(_T_385, inst_sh) @[id_stage.scala 288:45]
    node _T_387 = or(_T_386, inst_sw) @[id_stage.scala 288:57]
    node _T_388 = or(_T_387, inst_beq) @[id_stage.scala 288:69]
    node _T_389 = or(_T_388, inst_bne) @[id_stage.scala 289:45]
    node _T_390 = or(_T_389, inst_blt) @[id_stage.scala 289:57]
    node _T_391 = or(_T_390, inst_bge) @[id_stage.scala 289:69]
    node _T_392 = or(_T_391, inst_bltu) @[id_stage.scala 289:81]
    node _T_393 = or(_T_392, inst_bgeu) @[id_stage.scala 289:93]
    node _T_394 = or(_T_393, inst_mul) @[id_stage.scala 289:105]
    node _T_395 = or(_T_394, inst_mulh) @[id_stage.scala 290:45]
    node _T_396 = or(_T_395, inst_mulhsu) @[id_stage.scala 290:57]
    node _T_397 = or(_T_396, inst_mulhu) @[id_stage.scala 290:71]
    io.rreg2 <= _T_397 @[id_stage.scala 285:15]
    node _T_398 = eq(io.exe2id_wreg, UInt<1>("h01")) @[id_stage.scala 295:37]
    node _T_399 = eq(io.exe2id_wa, io.ra1) @[id_stage.scala 295:61]
    node _T_400 = and(_T_398, _T_399) @[id_stage.scala 295:45]
    node _T_401 = eq(io.rreg1, UInt<1>("h01")) @[id_stage.scala 295:84]
    node _T_402 = and(_T_400, _T_401) @[id_stage.scala 295:72]
    node _T_403 = eq(io.mem2id_wreg, UInt<1>("h01")) @[id_stage.scala 296:49]
    node _T_404 = eq(io.mem2id_wa, io.ra1) @[id_stage.scala 296:73]
    node _T_405 = and(_T_403, _T_404) @[id_stage.scala 296:57]
    node _T_406 = eq(io.rreg1, UInt<1>("h01")) @[id_stage.scala 296:96]
    node _T_407 = and(_T_405, _T_406) @[id_stage.scala 296:84]
    node _T_408 = mux(_T_407, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 98:16]
    node fwrd_reg1 = mux(_T_402, UInt<1>("h01"), _T_408) @[Mux.scala 98:16]
    node _T_409 = eq(io.exe2id_wreg, UInt<1>("h01")) @[id_stage.scala 301:37]
    node _T_410 = eq(io.exe2id_wa, io.ra2) @[id_stage.scala 301:61]
    node _T_411 = and(_T_409, _T_410) @[id_stage.scala 301:45]
    node _T_412 = eq(io.rreg2, UInt<1>("h01")) @[id_stage.scala 301:84]
    node _T_413 = and(_T_411, _T_412) @[id_stage.scala 301:72]
    node _T_414 = eq(io.mem2id_wreg, UInt<1>("h01")) @[id_stage.scala 302:49]
    node _T_415 = eq(io.mem2id_wa, io.ra2) @[id_stage.scala 302:73]
    node _T_416 = and(_T_414, _T_415) @[id_stage.scala 302:57]
    node _T_417 = eq(io.rreg2, UInt<1>("h01")) @[id_stage.scala 302:96]
    node _T_418 = and(_T_416, _T_417) @[id_stage.scala 302:84]
    node _T_419 = mux(_T_418, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 98:16]
    node fwrd_reg2 = mux(_T_413, UInt<1>("h01"), _T_419) @[Mux.scala 98:16]
    io.ra1 <= rs1 @[id_stage.scala 308:16]
    io.ra2 <= rs2 @[id_stage.scala 309:16]
    io.id_wa_o <= rd @[id_stage.scala 312:20]
    node _T_420 = eq(fwrd_reg2, UInt<1>("h01")) @[id_stage.scala 316:32]
    node _T_421 = eq(fwrd_reg2, UInt<2>("h02")) @[id_stage.scala 317:44]
    node _T_422 = mux(_T_421, io.mem2id_wd, io.rd2) @[Mux.scala 98:16]
    node _T_423 = mux(_T_420, io.exe2id_wd, _T_422) @[Mux.scala 98:16]
    io.id_din_o <= _T_423 @[id_stage.scala 315:21]
    node _T_424 = eq(fwrd_reg1, UInt<1>("h01")) @[id_stage.scala 323:28]
    node _T_425 = eq(fwrd_reg1, UInt<2>("h02")) @[id_stage.scala 324:44]
    node _T_426 = mux(_T_425, io.mem2id_wd, io.rd1) @[Mux.scala 98:16]
    node _T_427 = mux(_T_424, io.exe2id_wd, _T_426) @[Mux.scala 98:16]
    io.id_src1_o <= _T_427 @[id_stage.scala 322:22]
    node _T_428 = eq(imm_Itype, UInt<1>("h01")) @[id_stage.scala 329:32]
    node _T_429 = eq(imm_shamt, UInt<1>("h01")) @[id_stage.scala 329:53]
    node _T_430 = or(_T_428, _T_429) @[id_stage.scala 329:40]
    node _T_431 = eq(imm_Stype, UInt<1>("h01")) @[id_stage.scala 329:74]
    node _T_432 = or(_T_430, _T_431) @[id_stage.scala 329:61]
    node _T_433 = eq(imm_Utype, UInt<1>("h01")) @[id_stage.scala 329:95]
    node _T_434 = or(_T_432, _T_433) @[id_stage.scala 329:82]
    node _T_435 = eq(fwrd_reg2, UInt<1>("h01")) @[id_stage.scala 330:32]
    node _T_436 = eq(fwrd_reg2, UInt<2>("h02")) @[id_stage.scala 331:44]
    node _T_437 = mux(_T_436, io.mem2id_wd, io.rd2) @[Mux.scala 98:16]
    node _T_438 = mux(_T_435, io.exe2id_wd, _T_437) @[Mux.scala 98:16]
    node _T_439 = mux(_T_434, imm_ext, _T_438) @[Mux.scala 98:16]
    io.id_src2_o <= _T_439 @[id_stage.scala 328:22]
    node _T_440 = eq(inst_jalr, UInt<1>("h01")) @[id_stage.scala 341:39]
    node _T_441 = add(io.id_src1_o, imm_ext) @[id_stage.scala 341:62]
    node _T_442 = tail(_T_441, 1) @[id_stage.scala 341:62]
    node _T_443 = and(_T_442, UInt<24>("h0fffffe")) @[id_stage.scala 341:72]
    node _T_444 = add(io.id_pc_i, imm_ext) @[id_stage.scala 341:97]
    node _T_445 = tail(_T_444, 1) @[id_stage.scala 341:97]
    node _T_446 = mux(_T_440, _T_443, _T_445) @[id_stage.scala 341:28]
    io.jump_addr <= _T_446 @[id_stage.scala 341:22]
    node _T_447 = eq(imm_Jtype, UInt<1>("h01")) @[id_stage.scala 345:24]
    node _T_448 = eq(inst_jalr, UInt<1>("h01")) @[id_stage.scala 346:28]
    node _T_449 = eq(inst_beq, UInt<1>("h01")) @[id_stage.scala 347:28]
    node _T_450 = eq(io.id_src1_o, io.id_src2_o) @[id_stage.scala 347:58]
    node _T_451 = mux(_T_450, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 347:43]
    node _T_452 = eq(inst_bne, UInt<1>("h01")) @[id_stage.scala 348:24]
    node _T_453 = neq(io.id_src1_o, io.id_src2_o) @[id_stage.scala 348:54]
    node _T_454 = mux(_T_453, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 348:39]
    node _T_455 = eq(inst_blt, UInt<1>("h01")) @[id_stage.scala 349:24]
    node _T_456 = asSInt(io.id_src1_o) @[id_stage.scala 349:60]
    node _T_457 = asSInt(io.id_src2_o) @[id_stage.scala 349:84]
    node _T_458 = lt(_T_456, _T_457) @[id_stage.scala 349:63]
    node _T_459 = mux(_T_458, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 349:39]
    node _T_460 = eq(inst_bltu, UInt<1>("h01")) @[id_stage.scala 350:24]
    node _T_461 = lt(io.id_src1_o, io.id_src2_o) @[id_stage.scala 350:63]
    node _T_462 = mux(_T_461, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 350:39]
    node _T_463 = eq(inst_bge, UInt<1>("h01")) @[id_stage.scala 351:24]
    node _T_464 = asSInt(io.id_src1_o) @[id_stage.scala 351:60]
    node _T_465 = asSInt(io.id_src2_o) @[id_stage.scala 351:85]
    node _T_466 = geq(_T_464, _T_465) @[id_stage.scala 351:63]
    node _T_467 = mux(_T_466, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 351:39]
    node _T_468 = eq(inst_bgeu, UInt<1>("h01")) @[id_stage.scala 352:24]
    node _T_469 = geq(io.id_src1_o, io.id_src2_o) @[id_stage.scala 352:63]
    node _T_470 = mux(_T_469, UInt<1>("h01"), UInt<1>("h00")) @[id_stage.scala 352:39]
    node _T_471 = mux(_T_468, _T_470, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_472 = mux(_T_463, _T_467, _T_471) @[Mux.scala 98:16]
    node _T_473 = mux(_T_460, _T_462, _T_472) @[Mux.scala 98:16]
    node _T_474 = mux(_T_455, _T_459, _T_473) @[Mux.scala 98:16]
    node _T_475 = mux(_T_452, _T_454, _T_474) @[Mux.scala 98:16]
    node _T_476 = mux(_T_449, _T_451, _T_475) @[Mux.scala 98:16]
    node _T_477 = mux(_T_448, UInt<1>("h01"), _T_476) @[Mux.scala 98:16]
    node _T_478 = mux(_T_447, UInt<1>("h01"), _T_477) @[Mux.scala 98:16]
    node _T_479 = add(io.id_pc_i, UInt<3>("h04")) @[id_stage.scala 353:41]
    node _T_480 = tail(_T_479, 1) @[id_stage.scala 353:41]
    node _T_481 = neq(io.jump_addr, _T_480) @[id_stage.scala 353:26]
    node _T_482 = and(_T_478, _T_481) @[id_stage.scala 353:11]
    io.jump_flag <= _T_482 @[id_stage.scala 344:22]
    
  module idexe_reg : 
    input clock : Clock
    input reset : Reset
    output io : {flip id_pc : UInt<32>, flip id_alutype : UInt<3>, flip id_aluop : UInt<8>, flip id_src1 : UInt<32>, flip id_src2 : UInt<32>, flip id_wa : UInt<5>, flip id_wreg : UInt<1>, flip id_mreg : UInt<1>, flip id_din : UInt<32>, exe_pc : UInt<32>, exe_alutype : UInt<3>, exe_aluop : UInt<8>, exe_src1 : UInt<32>, exe_src2 : UInt<32>, exe_wa : UInt<5>, exe_wreg : UInt<1>, exe_mreg : UInt<1>, exe_din : UInt<32>}
    
    reg pc_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[idexe_reg.scala 36:29]
    pc_reg <= io.id_pc @[idexe_reg.scala 37:16]
    io.exe_pc <= pc_reg @[idexe_reg.scala 38:16]
    reg alutype_reg : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[idexe_reg.scala 40:30]
    alutype_reg <= io.id_alutype @[idexe_reg.scala 41:21]
    io.exe_alutype <= alutype_reg @[idexe_reg.scala 42:21]
    reg aluop_reg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[idexe_reg.scala 44:32]
    aluop_reg <= io.id_aluop @[idexe_reg.scala 45:19]
    io.exe_aluop <= aluop_reg @[idexe_reg.scala 46:19]
    reg src1_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[idexe_reg.scala 48:31]
    src1_reg <= io.id_src1 @[idexe_reg.scala 49:18]
    io.exe_src1 <= src1_reg @[idexe_reg.scala 50:18]
    reg src2_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[idexe_reg.scala 52:31]
    src2_reg <= io.id_src2 @[idexe_reg.scala 53:18]
    io.exe_src2 <= src2_reg @[idexe_reg.scala 54:18]
    reg wa_reg : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[idexe_reg.scala 56:29]
    wa_reg <= io.id_wa @[idexe_reg.scala 57:16]
    io.exe_wa <= wa_reg @[idexe_reg.scala 58:16]
    reg wreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[idexe_reg.scala 60:31]
    wreg_reg <= io.id_wreg @[idexe_reg.scala 61:18]
    io.exe_wreg <= wreg_reg @[idexe_reg.scala 62:18]
    reg mreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[idexe_reg.scala 64:31]
    mreg_reg <= io.id_mreg @[idexe_reg.scala 65:18]
    io.exe_mreg <= mreg_reg @[idexe_reg.scala 66:18]
    reg din_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[idexe_reg.scala 68:30]
    din_reg <= io.id_din @[idexe_reg.scala 69:17]
    io.exe_din <= din_reg @[idexe_reg.scala 70:17]
    
  module exe_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip exe_pc_i : UInt<32>, flip exe_alutype_i : UInt<3>, flip exe_aluop_i : UInt<8>, flip exe_src1_i : UInt<32>, flip exe_src2_i : UInt<32>, flip exe_wa_i : UInt<5>, flip exe_wreg_i : UInt<1>, flip exe_mreg_i : UInt<1>, flip exe_din_i : UInt<32>, exe_aluop_o : UInt<8>, exe_wa_o : UInt<5>, exe_wreg_o : UInt<1>, exe_wd_o : UInt<32>, exe_mreg_o : UInt<1>, exe_din_o : UInt<32>}
    
    io.exe_aluop_o <= io.exe_aluop_i @[exe_stage.scala 34:18]
    io.exe_mreg_o <= io.exe_mreg_i @[exe_stage.scala 35:18]
    io.exe_din_o <= io.exe_din_i @[exe_stage.scala 36:18]
    io.exe_wa_o <= io.exe_wa_i @[exe_stage.scala 37:18]
    io.exe_wreg_o <= io.exe_wreg_i @[exe_stage.scala 38:18]
    node andAns = and(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 43:32]
    node orAns = or(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 44:32]
    node xorAns = xor(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 45:32]
    node _T = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 46:32]
    node addAns = tail(_T, 1) @[exe_stage.scala 46:32]
    node _T_1 = sub(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 47:32]
    node subAns = tail(_T_1, 1) @[exe_stage.scala 47:32]
    node _T_2 = asSInt(io.exe_src1_i) @[exe_stage.scala 48:43]
    node _T_3 = asSInt(io.exe_src2_i) @[exe_stage.scala 48:68]
    node _T_4 = lt(_T_2, _T_3) @[exe_stage.scala 48:46]
    node sltAns = mux(_T_4, UInt<32>("h01"), UInt<32>("h00")) @[exe_stage.scala 48:21]
    node _T_5 = lt(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 49:46]
    node sltuAns = mux(_T_5, UInt<32>("h01"), UInt<32>("h00")) @[exe_stage.scala 49:21]
    node _T_6 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 50:49]
    node _T_7 = dshl(io.exe_src1_i, _T_6) @[exe_stage.scala 50:33]
    node sllAns = bits(_T_7, 31, 0) @[exe_stage.scala 50:55]
    node _T_8 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 51:49]
    node srlAns = dshr(io.exe_src1_i, _T_8) @[exe_stage.scala 51:33]
    node _T_9 = asSInt(io.exe_src1_i) @[exe_stage.scala 52:39]
    node _T_10 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 52:58]
    node _T_11 = dshr(_T_9, _T_10) @[exe_stage.scala 52:42]
    node sraAns = asUInt(_T_11) @[exe_stage.scala 52:71]
    node _T_12 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 55:32]
    node addiAns = tail(_T_12, 1) @[exe_stage.scala 55:32]
    node _T_13 = asSInt(io.exe_src1_i) @[exe_stage.scala 56:43]
    node _T_14 = asSInt(io.exe_src2_i) @[exe_stage.scala 56:68]
    node _T_15 = lt(_T_13, _T_14) @[exe_stage.scala 56:46]
    node sltiAns = mux(_T_15, UInt<32>("h01"), UInt<32>("h00")) @[exe_stage.scala 56:21]
    node _T_16 = lt(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 57:46]
    node sltiuAns = mux(_T_16, UInt<32>("h01"), UInt<32>("h00")) @[exe_stage.scala 57:21]
    node xoriAns = xor(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 58:32]
    node oriAns = or(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 59:32]
    node andiAns = and(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 60:32]
    node _T_17 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 61:49]
    node _T_18 = dshl(io.exe_src1_i, _T_17) @[exe_stage.scala 61:33]
    node slliAns = bits(_T_18, 31, 0) @[exe_stage.scala 61:55]
    node _T_19 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 62:49]
    node srliAns = dshr(io.exe_src1_i, _T_19) @[exe_stage.scala 62:33]
    node _T_20 = asSInt(io.exe_src1_i) @[exe_stage.scala 63:39]
    node _T_21 = bits(io.exe_src2_i, 4, 0) @[exe_stage.scala 63:58]
    node _T_22 = dshr(_T_20, _T_21) @[exe_stage.scala 63:42]
    node sraiAns = asUInt(_T_22) @[exe_stage.scala 63:71]
    node _T_23 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 64:32]
    node lbAns = tail(_T_23, 1) @[exe_stage.scala 64:32]
    node _T_24 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 65:32]
    node lhAns = tail(_T_24, 1) @[exe_stage.scala 65:32]
    node _T_25 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 66:32]
    node lwAns = tail(_T_25, 1) @[exe_stage.scala 66:32]
    node _T_26 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 67:32]
    node lbuAns = tail(_T_26, 1) @[exe_stage.scala 67:32]
    node _T_27 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 68:32]
    node lhuAns = tail(_T_27, 1) @[exe_stage.scala 68:32]
    node _T_28 = add(io.exe_pc_i, UInt<3>("h04")) @[exe_stage.scala 69:30]
    node jalrAns = tail(_T_28, 1) @[exe_stage.scala 69:30]
    node _T_29 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 72:32]
    node sbAns = tail(_T_29, 1) @[exe_stage.scala 72:32]
    node _T_30 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 73:32]
    node shAns = tail(_T_30, 1) @[exe_stage.scala 73:32]
    node _T_31 = add(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 74:32]
    node swAns = tail(_T_31, 1) @[exe_stage.scala 74:32]
    node _T_32 = dshl(io.exe_src2_i, UInt<4>("h0c")) @[exe_stage.scala 77:33]
    node luiAns = bits(_T_32, 31, 0) @[exe_stage.scala 77:41]
    node _T_33 = dshl(io.exe_src2_i, UInt<4>("h0c")) @[exe_stage.scala 78:34]
    node _T_34 = add(_T_33, io.exe_pc_i) @[exe_stage.scala 78:43]
    node auipcAns = tail(_T_34, 1) @[exe_stage.scala 78:43]
    node _T_35 = add(io.exe_pc_i, UInt<3>("h04")) @[exe_stage.scala 81:30]
    node jalAns = tail(_T_35, 1) @[exe_stage.scala 81:30]
    node _T_36 = asSInt(io.exe_src1_i) @[exe_stage.scala 85:40]
    node _T_37 = asSInt(io.exe_src2_i) @[exe_stage.scala 85:65]
    node _T_38 = mul(_T_36, _T_37) @[exe_stage.scala 85:43]
    node mulAns = bits(_T_38, 31, 0) @[exe_stage.scala 85:68]
    node _T_39 = asSInt(io.exe_src1_i) @[exe_stage.scala 86:40]
    node _T_40 = asSInt(io.exe_src2_i) @[exe_stage.scala 86:65]
    node _T_41 = mul(_T_39, _T_40) @[exe_stage.scala 86:43]
    node mulhAns = bits(_T_41, 63, 32) @[exe_stage.scala 86:68]
    node _T_42 = asSInt(io.exe_src1_i) @[exe_stage.scala 87:40]
    node _T_43 = cvt(io.exe_src2_i) @[exe_stage.scala 87:43]
    node _T_44 = mul(_T_42, _T_43) @[exe_stage.scala 87:43]
    node _T_45 = tail(_T_44, 1) @[exe_stage.scala 87:43]
    node _T_46 = asSInt(_T_45) @[exe_stage.scala 87:43]
    node mulhsuAns = bits(_T_46, 63, 32) @[exe_stage.scala 87:68]
    node _T_47 = mul(io.exe_src1_i, io.exe_src2_i) @[exe_stage.scala 88:43]
    node mulhuAns = bits(_T_47, 63, 32) @[exe_stage.scala 88:68]
    node _T_48 = eq(io.exe_aluop_i, UInt<4>("h0a")) @[exe_stage.scala 93:24]
    node _T_49 = eq(io.exe_aluop_i, UInt<4>("h09")) @[exe_stage.scala 94:28]
    node _T_50 = eq(io.exe_aluop_i, UInt<3>("h06")) @[exe_stage.scala 95:28]
    node _T_51 = eq(io.exe_aluop_i, UInt<5>("h010")) @[exe_stage.scala 96:28]
    node _T_52 = eq(io.exe_aluop_i, UInt<4>("h0f")) @[exe_stage.scala 97:28]
    node _T_53 = eq(io.exe_aluop_i, UInt<4>("h0e")) @[exe_stage.scala 98:28]
    node _T_54 = mux(_T_53, xoriAns, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_55 = mux(_T_52, oriAns, _T_54) @[Mux.scala 98:16]
    node _T_56 = mux(_T_51, andiAns, _T_55) @[Mux.scala 98:16]
    node _T_57 = mux(_T_50, xorAns, _T_56) @[Mux.scala 98:16]
    node _T_58 = mux(_T_49, orAns, _T_57) @[Mux.scala 98:16]
    node logicres = mux(_T_48, andAns, _T_58) @[Mux.scala 98:16]
    node _T_59 = eq(io.exe_aluop_i, UInt<2>("h03")) @[exe_stage.scala 103:24]
    node _T_60 = eq(io.exe_aluop_i, UInt<3>("h07")) @[exe_stage.scala 104:28]
    node _T_61 = eq(io.exe_aluop_i, UInt<4>("h08")) @[exe_stage.scala 105:28]
    node _T_62 = eq(io.exe_aluop_i, UInt<5>("h011")) @[exe_stage.scala 106:28]
    node _T_63 = eq(io.exe_aluop_i, UInt<5>("h012")) @[exe_stage.scala 107:28]
    node _T_64 = eq(io.exe_aluop_i, UInt<5>("h013")) @[exe_stage.scala 108:28]
    node _T_65 = mux(_T_64, sraiAns, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_66 = mux(_T_63, srliAns, _T_65) @[Mux.scala 98:16]
    node _T_67 = mux(_T_62, slliAns, _T_66) @[Mux.scala 98:16]
    node _T_68 = mux(_T_61, sraAns, _T_67) @[Mux.scala 98:16]
    node _T_69 = mux(_T_60, srlAns, _T_68) @[Mux.scala 98:16]
    node shiftres = mux(_T_59, sllAns, _T_69) @[Mux.scala 98:16]
    node _T_70 = eq(io.exe_aluop_i, UInt<1>("h01")) @[exe_stage.scala 113:24]
    node _T_71 = eq(io.exe_aluop_i, UInt<2>("h02")) @[exe_stage.scala 114:28]
    node _T_72 = eq(io.exe_aluop_i, UInt<3>("h04")) @[exe_stage.scala 115:28]
    node _T_73 = eq(io.exe_aluop_i, UInt<3>("h05")) @[exe_stage.scala 116:28]
    node _T_74 = eq(io.exe_aluop_i, UInt<4>("h0b")) @[exe_stage.scala 117:28]
    node _T_75 = eq(io.exe_aluop_i, UInt<4>("h0c")) @[exe_stage.scala 118:28]
    node _T_76 = eq(io.exe_aluop_i, UInt<4>("h0d")) @[exe_stage.scala 119:28]
    node _T_77 = eq(io.exe_aluop_i, UInt<5>("h014")) @[exe_stage.scala 120:28]
    node _T_78 = eq(io.exe_aluop_i, UInt<5>("h015")) @[exe_stage.scala 121:28]
    node _T_79 = eq(io.exe_aluop_i, UInt<5>("h016")) @[exe_stage.scala 122:28]
    node _T_80 = eq(io.exe_aluop_i, UInt<5>("h017")) @[exe_stage.scala 123:28]
    node _T_81 = eq(io.exe_aluop_i, UInt<5>("h018")) @[exe_stage.scala 124:28]
    node _T_82 = eq(io.exe_aluop_i, UInt<5>("h019")) @[exe_stage.scala 125:28]
    node _T_83 = eq(io.exe_aluop_i, UInt<5>("h01a")) @[exe_stage.scala 126:28]
    node _T_84 = eq(io.exe_aluop_i, UInt<5>("h01b")) @[exe_stage.scala 127:28]
    node _T_85 = eq(io.exe_aluop_i, UInt<5>("h01c")) @[exe_stage.scala 128:24]
    node _T_86 = eq(io.exe_aluop_i, UInt<5>("h01d")) @[exe_stage.scala 129:24]
    node _T_87 = eq(io.exe_aluop_i, UInt<6>("h026")) @[exe_stage.scala 131:28]
    node _T_88 = eq(io.exe_aluop_i, UInt<6>("h027")) @[exe_stage.scala 132:28]
    node _T_89 = eq(io.exe_aluop_i, UInt<6>("h028")) @[exe_stage.scala 133:28]
    node _T_90 = eq(io.exe_aluop_i, UInt<6>("h029")) @[exe_stage.scala 134:28]
    node _T_91 = mux(_T_90, mulhuAns, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_92 = mux(_T_89, mulhsuAns, _T_91) @[Mux.scala 98:16]
    node _T_93 = mux(_T_88, mulhAns, _T_92) @[Mux.scala 98:16]
    node _T_94 = mux(_T_87, mulAns, _T_93) @[Mux.scala 98:16]
    node _T_95 = mux(_T_86, auipcAns, _T_94) @[Mux.scala 98:16]
    node _T_96 = mux(_T_85, luiAns, _T_95) @[Mux.scala 98:16]
    node _T_97 = mux(_T_84, swAns, _T_96) @[Mux.scala 98:16]
    node _T_98 = mux(_T_83, shAns, _T_97) @[Mux.scala 98:16]
    node _T_99 = mux(_T_82, sbAns, _T_98) @[Mux.scala 98:16]
    node _T_100 = mux(_T_81, lhuAns, _T_99) @[Mux.scala 98:16]
    node _T_101 = mux(_T_80, lbuAns, _T_100) @[Mux.scala 98:16]
    node _T_102 = mux(_T_79, lwAns, _T_101) @[Mux.scala 98:16]
    node _T_103 = mux(_T_78, lhAns, _T_102) @[Mux.scala 98:16]
    node _T_104 = mux(_T_77, lbAns, _T_103) @[Mux.scala 98:16]
    node _T_105 = mux(_T_76, sltiuAns, _T_104) @[Mux.scala 98:16]
    node _T_106 = mux(_T_75, sltiAns, _T_105) @[Mux.scala 98:16]
    node _T_107 = mux(_T_74, addiAns, _T_106) @[Mux.scala 98:16]
    node _T_108 = mux(_T_73, sltuAns, _T_107) @[Mux.scala 98:16]
    node _T_109 = mux(_T_72, sltAns, _T_108) @[Mux.scala 98:16]
    node _T_110 = mux(_T_71, subAns, _T_109) @[Mux.scala 98:16]
    node arithres = mux(_T_70, addAns, _T_110) @[Mux.scala 98:16]
    node _T_111 = eq(io.exe_aluop_i, UInt<5>("h01e")) @[exe_stage.scala 139:28]
    node _T_112 = eq(io.exe_aluop_i, UInt<6>("h025")) @[exe_stage.scala 140:28]
    node _T_113 = mux(_T_112, jalrAns, UInt<1>("h00")) @[Mux.scala 98:16]
    node ret_addr = mux(_T_111, jalAns, _T_113) @[Mux.scala 98:16]
    node _T_114 = eq(io.exe_alutype_i, UInt<1>("h00")) @[exe_stage.scala 146:24]
    node _T_115 = eq(io.exe_alutype_i, UInt<1>("h01")) @[exe_stage.scala 147:28]
    node _T_116 = eq(io.exe_alutype_i, UInt<2>("h02")) @[exe_stage.scala 148:28]
    node _T_117 = eq(io.exe_alutype_i, UInt<3>("h04")) @[exe_stage.scala 149:24]
    node _T_118 = eq(io.exe_alutype_i, UInt<3>("h05")) @[exe_stage.scala 150:28]
    node _T_119 = mux(_T_118, ret_addr, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_120 = mux(_T_117, shiftres, _T_119) @[Mux.scala 98:16]
    node _T_121 = mux(_T_116, logicres, _T_120) @[Mux.scala 98:16]
    node _T_122 = mux(_T_115, arithres, _T_121) @[Mux.scala 98:16]
    node _T_123 = mux(_T_114, UInt<1>("h00"), _T_122) @[Mux.scala 98:16]
    io.exe_wd_o <= _T_123 @[exe_stage.scala 145:15]
    
  module exemem_reg : 
    input clock : Clock
    input reset : Reset
    output io : {flip exe_aluop : UInt<8>, flip exe_wa : UInt<5>, flip exe_wreg : UInt<1>, flip exe_wd : UInt<32>, flip exe_mreg : UInt<1>, flip exe_din : UInt<32>, mem_aluop : UInt<8>, mem_wa : UInt<5>, mem_wreg : UInt<1>, mem_wd : UInt<32>, mem_mreg : UInt<1>, mem_din : UInt<32>}
    
    reg aluop_reg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[exemem_reg.scala 29:29]
    aluop_reg <= io.exe_aluop @[exemem_reg.scala 30:19]
    io.mem_aluop <= aluop_reg @[exemem_reg.scala 31:19]
    reg wa_reg : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[exemem_reg.scala 33:30]
    wa_reg <= io.exe_wa @[exemem_reg.scala 34:16]
    io.mem_wa <= wa_reg @[exemem_reg.scala 35:16]
    reg wreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[exemem_reg.scala 37:32]
    wreg_reg <= io.exe_wreg @[exemem_reg.scala 38:18]
    io.mem_wreg <= wreg_reg @[exemem_reg.scala 39:18]
    reg wd_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[exemem_reg.scala 41:30]
    wd_reg <= io.exe_wd @[exemem_reg.scala 42:16]
    io.mem_wd <= wd_reg @[exemem_reg.scala 43:16]
    reg mreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[exemem_reg.scala 45:32]
    mreg_reg <= io.exe_mreg @[exemem_reg.scala 46:18]
    io.mem_mreg <= mreg_reg @[exemem_reg.scala 47:18]
    reg din_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[exemem_reg.scala 49:31]
    din_reg <= io.exe_din @[exemem_reg.scala 50:17]
    io.mem_din <= din_reg @[exemem_reg.scala 51:17]
    
  module mem_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip mem_aluop_i : UInt<8>, flip mem_wa_i : UInt<5>, flip mem_wreg_i : UInt<1>, flip mem_wd_i : UInt<32>, flip mem_mreg_i : UInt<1>, flip mem_din_i : UInt<32>, mem_wa_o : UInt<5>, mem_wreg_o : UInt<1>, mem_dreg_o : UInt<32>, mem_mreg_o : UInt<1>, dre : UInt<4>, load_unsign : UInt<1>, dce : UInt<1>, daddr : UInt<32>, dwe : UInt<4>, din : UInt<32>}
    
    io.mem_wa_o <= io.mem_wa_i @[mem_stage.scala 38:20]
    io.mem_wreg_o <= io.mem_wreg_i @[mem_stage.scala 39:24]
    io.mem_dreg_o <= io.mem_wd_i @[mem_stage.scala 40:24]
    io.mem_mreg_o <= io.mem_mreg_i @[mem_stage.scala 41:24]
    node inst_lb = eq(io.mem_aluop_i, UInt<5>("h014")) @[mem_stage.scala 44:39]
    node inst_lh = eq(io.mem_aluop_i, UInt<5>("h015")) @[mem_stage.scala 45:39]
    node inst_lw = eq(io.mem_aluop_i, UInt<5>("h016")) @[mem_stage.scala 46:39]
    node inst_lbu = eq(io.mem_aluop_i, UInt<5>("h017")) @[mem_stage.scala 47:39]
    node inst_lhu = eq(io.mem_aluop_i, UInt<5>("h018")) @[mem_stage.scala 48:39]
    node inst_sb = eq(io.mem_aluop_i, UInt<5>("h019")) @[mem_stage.scala 49:39]
    node inst_sh = eq(io.mem_aluop_i, UInt<5>("h01a")) @[mem_stage.scala 50:39]
    node inst_sw = eq(io.mem_aluop_i, UInt<5>("h01b")) @[mem_stage.scala 51:39]
    node _T = or(inst_lb, inst_lh) @[mem_stage.scala 54:28]
    node _T_1 = or(_T, inst_lw) @[mem_stage.scala 54:40]
    node _T_2 = or(_T_1, inst_lbu) @[mem_stage.scala 54:52]
    node _T_3 = or(_T_2, inst_lhu) @[mem_stage.scala 54:64]
    node _T_4 = or(_T_3, inst_sb) @[mem_stage.scala 54:75]
    node _T_5 = or(_T_4, inst_sh) @[mem_stage.scala 55:28]
    node _T_6 = or(_T_5, inst_sw) @[mem_stage.scala 55:40]
    io.dce <= _T_6 @[mem_stage.scala 54:16]
    io.daddr <= io.mem_wd_i @[mem_stage.scala 58:14]
    wire dre_temp : UInt<1>[4] @[mem_stage.scala 61:28]
    node _T_7 = or(inst_lb, inst_lbu) @[mem_stage.scala 63:34]
    node _T_8 = bits(io.daddr, 1, 0) @[mem_stage.scala 63:57]
    node _T_9 = eq(_T_8, UInt<1>("h00")) @[mem_stage.scala 63:63]
    node _T_10 = and(_T_7, _T_9) @[mem_stage.scala 63:46]
    node _T_11 = or(inst_lh, inst_lhu) @[mem_stage.scala 64:34]
    node _T_12 = bits(io.daddr, 1, 0) @[mem_stage.scala 64:57]
    node _T_13 = eq(_T_12, UInt<1>("h00")) @[mem_stage.scala 64:63]
    node _T_14 = and(_T_11, _T_13) @[mem_stage.scala 64:46]
    node _T_15 = or(_T_10, _T_14) @[mem_stage.scala 63:77]
    node _T_16 = or(_T_15, inst_lw) @[mem_stage.scala 64:77]
    dre_temp[3] <= _T_16 @[mem_stage.scala 63:21]
    node _T_17 = or(inst_lb, inst_lbu) @[mem_stage.scala 67:30]
    node _T_18 = bits(io.daddr, 1, 0) @[mem_stage.scala 67:53]
    node _T_19 = eq(_T_18, UInt<1>("h01")) @[mem_stage.scala 67:59]
    node _T_20 = and(_T_17, _T_19) @[mem_stage.scala 67:42]
    node _T_21 = or(inst_lh, inst_lhu) @[mem_stage.scala 68:30]
    node _T_22 = bits(io.daddr, 1, 0) @[mem_stage.scala 68:53]
    node _T_23 = eq(_T_22, UInt<1>("h00")) @[mem_stage.scala 68:59]
    node _T_24 = and(_T_21, _T_23) @[mem_stage.scala 68:42]
    node _T_25 = or(_T_20, _T_24) @[mem_stage.scala 67:73]
    node _T_26 = or(_T_25, inst_lw) @[mem_stage.scala 68:73]
    dre_temp[2] <= _T_26 @[mem_stage.scala 67:17]
    node _T_27 = or(inst_lb, inst_lbu) @[mem_stage.scala 71:34]
    node _T_28 = bits(io.daddr, 1, 0) @[mem_stage.scala 71:57]
    node _T_29 = eq(_T_28, UInt<2>("h02")) @[mem_stage.scala 71:63]
    node _T_30 = and(_T_27, _T_29) @[mem_stage.scala 71:46]
    node _T_31 = or(inst_lh, inst_lhu) @[mem_stage.scala 72:34]
    node _T_32 = bits(io.daddr, 1, 0) @[mem_stage.scala 72:57]
    node _T_33 = eq(_T_32, UInt<2>("h02")) @[mem_stage.scala 72:63]
    node _T_34 = and(_T_31, _T_33) @[mem_stage.scala 72:46]
    node _T_35 = or(_T_30, _T_34) @[mem_stage.scala 71:77]
    node _T_36 = or(_T_35, inst_lw) @[mem_stage.scala 72:77]
    dre_temp[1] <= _T_36 @[mem_stage.scala 71:21]
    node _T_37 = or(inst_lb, inst_lbu) @[mem_stage.scala 74:34]
    node _T_38 = bits(io.daddr, 1, 0) @[mem_stage.scala 74:57]
    node _T_39 = eq(_T_38, UInt<2>("h03")) @[mem_stage.scala 74:63]
    node _T_40 = and(_T_37, _T_39) @[mem_stage.scala 74:46]
    node _T_41 = or(inst_lh, inst_lhu) @[mem_stage.scala 75:34]
    node _T_42 = bits(io.daddr, 1, 0) @[mem_stage.scala 75:57]
    node _T_43 = eq(_T_42, UInt<2>("h02")) @[mem_stage.scala 75:63]
    node _T_44 = and(_T_41, _T_43) @[mem_stage.scala 75:46]
    node _T_45 = or(_T_40, _T_44) @[mem_stage.scala 74:77]
    node _T_46 = or(_T_45, inst_lw) @[mem_stage.scala 75:77]
    dre_temp[0] <= _T_46 @[mem_stage.scala 74:21]
    node _T_47 = cat(dre_temp[1], dre_temp[0]) @[mem_stage.scala 78:28]
    node _T_48 = cat(dre_temp[3], dre_temp[2]) @[mem_stage.scala 78:28]
    node _T_49 = cat(_T_48, _T_47) @[mem_stage.scala 78:28]
    io.dre <= _T_49 @[mem_stage.scala 78:16]
    node _T_50 = or(inst_lbu, inst_lhu) @[mem_stage.scala 81:36]
    io.load_unsign <= _T_50 @[mem_stage.scala 81:24]
    wire dwe_temp : UInt<1>[4] @[mem_stage.scala 84:28]
    node _T_51 = bits(io.daddr, 1, 0) @[mem_stage.scala 86:44]
    node _T_52 = eq(_T_51, UInt<1>("h00")) @[mem_stage.scala 86:50]
    node _T_53 = and(inst_sb, _T_52) @[mem_stage.scala 86:33]
    node _T_54 = bits(io.daddr, 1, 0) @[mem_stage.scala 87:44]
    node _T_55 = eq(_T_54, UInt<1>("h00")) @[mem_stage.scala 87:50]
    node _T_56 = and(inst_sh, _T_55) @[mem_stage.scala 87:33]
    node _T_57 = or(_T_53, _T_56) @[mem_stage.scala 86:64]
    node _T_58 = or(_T_57, inst_sw) @[mem_stage.scala 87:64]
    dwe_temp[3] <= _T_58 @[mem_stage.scala 86:21]
    node _T_59 = bits(io.daddr, 1, 0) @[mem_stage.scala 90:40]
    node _T_60 = eq(_T_59, UInt<1>("h01")) @[mem_stage.scala 90:46]
    node _T_61 = and(inst_sb, _T_60) @[mem_stage.scala 90:29]
    node _T_62 = bits(io.daddr, 1, 0) @[mem_stage.scala 91:40]
    node _T_63 = eq(_T_62, UInt<1>("h00")) @[mem_stage.scala 91:46]
    node _T_64 = and(inst_sh, _T_63) @[mem_stage.scala 91:29]
    node _T_65 = or(_T_61, _T_64) @[mem_stage.scala 90:60]
    node _T_66 = or(_T_65, inst_sw) @[mem_stage.scala 91:60]
    dwe_temp[2] <= _T_66 @[mem_stage.scala 90:17]
    node _T_67 = bits(io.daddr, 1, 0) @[mem_stage.scala 94:44]
    node _T_68 = eq(_T_67, UInt<2>("h02")) @[mem_stage.scala 94:50]
    node _T_69 = and(inst_sb, _T_68) @[mem_stage.scala 94:33]
    node _T_70 = bits(io.daddr, 1, 0) @[mem_stage.scala 95:44]
    node _T_71 = eq(_T_70, UInt<2>("h02")) @[mem_stage.scala 95:50]
    node _T_72 = and(inst_sh, _T_71) @[mem_stage.scala 95:33]
    node _T_73 = or(_T_69, _T_72) @[mem_stage.scala 94:64]
    node _T_74 = or(_T_73, inst_sw) @[mem_stage.scala 95:64]
    dwe_temp[1] <= _T_74 @[mem_stage.scala 94:21]
    node _T_75 = bits(io.daddr, 1, 0) @[mem_stage.scala 97:44]
    node _T_76 = eq(_T_75, UInt<2>("h03")) @[mem_stage.scala 97:50]
    node _T_77 = and(inst_sb, _T_76) @[mem_stage.scala 97:33]
    node _T_78 = bits(io.daddr, 1, 0) @[mem_stage.scala 98:44]
    node _T_79 = eq(_T_78, UInt<2>("h02")) @[mem_stage.scala 98:50]
    node _T_80 = and(inst_sh, _T_79) @[mem_stage.scala 98:33]
    node _T_81 = or(_T_77, _T_80) @[mem_stage.scala 97:64]
    node _T_82 = or(_T_81, inst_sw) @[mem_stage.scala 98:64]
    dwe_temp[0] <= _T_82 @[mem_stage.scala 97:21]
    node _T_83 = cat(dwe_temp[1], dwe_temp[0]) @[mem_stage.scala 101:28]
    node _T_84 = cat(dwe_temp[3], dwe_temp[2]) @[mem_stage.scala 101:28]
    node _T_85 = cat(_T_84, _T_83) @[mem_stage.scala 101:28]
    io.dwe <= _T_85 @[mem_stage.scala 101:16]
    node _T_86 = eq(io.dwe, UInt<4>("h0f")) @[mem_stage.scala 105:21]
    node _T_87 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 105:55]
    node _T_88 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 105:74]
    node _T_89 = bits(io.mem_din_i, 23, 16) @[mem_stage.scala 105:93]
    node _T_90 = bits(io.mem_din_i, 31, 24) @[mem_stage.scala 105:113]
    node _T_91 = cat(_T_89, _T_90) @[Cat.scala 30:58]
    node _T_92 = cat(_T_87, _T_88) @[Cat.scala 30:58]
    node _T_93 = cat(_T_92, _T_91) @[Cat.scala 30:58]
    node _T_94 = eq(io.dwe, UInt<4>("h08")) @[mem_stage.scala 106:25]
    node _T_95 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 106:59]
    node _T_96 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 106:78]
    node _T_97 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 106:97]
    node _T_98 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 106:117]
    node _T_99 = cat(_T_97, _T_98) @[Cat.scala 30:58]
    node _T_100 = cat(_T_95, _T_96) @[Cat.scala 30:58]
    node _T_101 = cat(_T_100, _T_99) @[Cat.scala 30:58]
    node _T_102 = eq(io.dwe, UInt<3>("h04")) @[mem_stage.scala 107:25]
    node _T_103 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 107:59]
    node _T_104 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 107:78]
    node _T_105 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 107:97]
    node _T_106 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 107:117]
    node _T_107 = cat(_T_105, _T_106) @[Cat.scala 30:58]
    node _T_108 = cat(_T_103, _T_104) @[Cat.scala 30:58]
    node _T_109 = cat(_T_108, _T_107) @[Cat.scala 30:58]
    node _T_110 = eq(io.dwe, UInt<2>("h02")) @[mem_stage.scala 108:25]
    node _T_111 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 108:59]
    node _T_112 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 108:78]
    node _T_113 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 108:97]
    node _T_114 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 108:117]
    node _T_115 = cat(_T_113, _T_114) @[Cat.scala 30:58]
    node _T_116 = cat(_T_111, _T_112) @[Cat.scala 30:58]
    node _T_117 = cat(_T_116, _T_115) @[Cat.scala 30:58]
    node _T_118 = eq(io.dwe, UInt<1>("h01")) @[mem_stage.scala 109:25]
    node _T_119 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 109:59]
    node _T_120 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 109:78]
    node _T_121 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 109:97]
    node _T_122 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 109:117]
    node _T_123 = cat(_T_121, _T_122) @[Cat.scala 30:58]
    node _T_124 = cat(_T_119, _T_120) @[Cat.scala 30:58]
    node _T_125 = cat(_T_124, _T_123) @[Cat.scala 30:58]
    node _T_126 = eq(io.dwe, UInt<4>("h0c")) @[mem_stage.scala 110:25]
    node _T_127 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 110:63]
    node _T_128 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 110:81]
    node _T_129 = cat(_T_127, _T_128) @[Cat.scala 30:58]
    node _T_130 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 110:105]
    node _T_131 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 110:123]
    node _T_132 = cat(_T_130, _T_131) @[Cat.scala 30:58]
    node _T_133 = cat(_T_129, _T_132) @[Cat.scala 30:58]
    node _T_134 = eq(io.dwe, UInt<2>("h03")) @[mem_stage.scala 111:25]
    node _T_135 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 111:63]
    node _T_136 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 111:81]
    node _T_137 = cat(_T_135, _T_136) @[Cat.scala 30:58]
    node _T_138 = bits(io.mem_din_i, 7, 0) @[mem_stage.scala 111:105]
    node _T_139 = bits(io.mem_din_i, 15, 8) @[mem_stage.scala 111:123]
    node _T_140 = cat(_T_138, _T_139) @[Cat.scala 30:58]
    node _T_141 = cat(_T_137, _T_140) @[Cat.scala 30:58]
    node _T_142 = mux(_T_134, _T_141, UInt<1>("h00")) @[Mux.scala 98:16]
    node _T_143 = mux(_T_126, _T_133, _T_142) @[Mux.scala 98:16]
    node _T_144 = mux(_T_118, _T_125, _T_143) @[Mux.scala 98:16]
    node _T_145 = mux(_T_110, _T_117, _T_144) @[Mux.scala 98:16]
    node _T_146 = mux(_T_102, _T_109, _T_145) @[Mux.scala 98:16]
    node _T_147 = mux(_T_94, _T_101, _T_146) @[Mux.scala 98:16]
    node _T_148 = mux(_T_86, _T_93, _T_147) @[Mux.scala 98:16]
    io.din <= _T_148 @[mem_stage.scala 104:16]
    
  module memwb_reg : 
    input clock : Clock
    input reset : Reset
    output io : {flip mem_wa : UInt<5>, flip mem_wreg : UInt<1>, flip mem_dreg : UInt<32>, flip mem_mreg : UInt<1>, flip mem_dre : UInt<4>, flip mem_load_unsign : UInt<1>, wb_wa : UInt<5>, wb_wreg : UInt<1>, wb_dreg : UInt<32>, wb_mreg : UInt<1>, wb_dre : UInt<4>, wb_load_unsign : UInt<1>}
    
    reg wa_reg : UInt<5>, clock with : (reset => (reset, UInt<5>("h00"))) @[memwb_reg.scala 30:30]
    wa_reg <= io.mem_wa @[memwb_reg.scala 31:16]
    io.wb_wa <= wa_reg @[memwb_reg.scala 32:16]
    reg wreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memwb_reg.scala 34:32]
    wreg_reg <= io.mem_wreg @[memwb_reg.scala 35:17]
    io.wb_wreg <= wreg_reg @[memwb_reg.scala 36:17]
    reg dreg_reg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[memwb_reg.scala 38:32]
    dreg_reg <= io.mem_dreg @[memwb_reg.scala 39:18]
    io.wb_dreg <= dreg_reg @[memwb_reg.scala 40:18]
    reg mreg_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memwb_reg.scala 42:32]
    mreg_reg <= io.mem_mreg @[memwb_reg.scala 43:18]
    io.wb_mreg <= mreg_reg @[memwb_reg.scala 44:18]
    reg dre_reg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[memwb_reg.scala 46:27]
    dre_reg <= io.mem_dre @[memwb_reg.scala 47:18]
    io.wb_dre <= dre_reg @[memwb_reg.scala 48:18]
    reg unsign_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memwb_reg.scala 50:34]
    unsign_reg <= io.mem_load_unsign @[memwb_reg.scala 51:18]
    io.wb_load_unsign <= unsign_reg @[memwb_reg.scala 52:23]
    
  module wb_stage : 
    input clock : Clock
    input reset : Reset
    output io : {flip wb_wa_i : UInt<5>, flip wb_wreg_i : UInt<1>, flip wb_dreg_i : UInt<32>, flip wb_mreg_i : UInt<1>, flip wb_dre_i : UInt<4>, flip wb_load_unsign : UInt<1>, flip dm : UInt<32>, wb_wa_o : UInt<5>, wb_wreg_o : UInt<1>, wb_wd_o : UInt<32>}
    
    io.wb_wa_o <= io.wb_wa_i @[wb_stage.scala 31:23]
    io.wb_wreg_o <= io.wb_wreg_i @[wb_stage.scala 32:23]
    wire data : UInt<32>
    data <= UInt<32>("h00")
    node _T = eq(io.wb_load_unsign, UInt<1>("h01")) @[wb_stage.scala 49:32]
    when _T : @[wb_stage.scala 49:40]
      wire _T_1 : UInt<32>
      _T_1 <= UInt<32>("h00")
      node _T_2 = eq(io.wb_dre_i, UInt<4>("h08")) @[wb_stage.scala 53:38]
      node _T_3 = bits(io.dm, 31, 24) @[wb_stage.scala 53:61]
      node _T_4 = eq(io.wb_dre_i, UInt<3>("h04")) @[wb_stage.scala 54:38]
      node _T_5 = bits(io.dm, 23, 16) @[wb_stage.scala 54:61]
      node _T_6 = eq(io.wb_dre_i, UInt<2>("h02")) @[wb_stage.scala 55:38]
      node _T_7 = bits(io.dm, 15, 8) @[wb_stage.scala 55:61]
      node _T_8 = eq(io.wb_dre_i, UInt<1>("h01")) @[wb_stage.scala 56:38]
      node _T_9 = bits(io.dm, 7, 0) @[wb_stage.scala 56:61]
      node _T_10 = eq(io.wb_dre_i, UInt<4>("h0c")) @[wb_stage.scala 57:38]
      node _T_11 = bits(io.dm, 23, 16) @[wb_stage.scala 57:65]
      node _T_12 = bits(io.dm, 31, 24) @[wb_stage.scala 57:78]
      node _T_13 = cat(_T_11, _T_12) @[Cat.scala 30:58]
      node _T_14 = eq(io.wb_dre_i, UInt<2>("h03")) @[wb_stage.scala 58:38]
      node _T_15 = bits(io.dm, 7, 0) @[wb_stage.scala 58:65]
      node _T_16 = bits(io.dm, 15, 8) @[wb_stage.scala 58:76]
      node _T_17 = cat(_T_15, _T_16) @[Cat.scala 30:58]
      node _T_18 = mux(_T_14, _T_17, UInt<1>("h00")) @[Mux.scala 98:16]
      node _T_19 = mux(_T_10, _T_13, _T_18) @[Mux.scala 98:16]
      node _T_20 = mux(_T_8, _T_9, _T_19) @[Mux.scala 98:16]
      node _T_21 = mux(_T_6, _T_7, _T_20) @[Mux.scala 98:16]
      node _T_22 = mux(_T_4, _T_5, _T_21) @[Mux.scala 98:16]
      node _T_23 = mux(_T_2, _T_3, _T_22) @[Mux.scala 98:16]
      _T_1 <= _T_23 @[wb_stage.scala 52:33]
      data <= _T_1 @[wb_stage.scala 60:22]
      skip @[wb_stage.scala 49:40]
    else : @[wb_stage.scala 61:20]
      wire _T_24 : SInt<32>
      _T_24 <= asSInt(UInt<32>("h00"))
      node _T_25 = eq(io.wb_dre_i, UInt<4>("h0f")) @[wb_stage.scala 65:38]
      node _T_26 = bits(io.dm, 7, 0) @[wb_stage.scala 65:65]
      node _T_27 = bits(io.dm, 15, 8) @[wb_stage.scala 65:76]
      node _T_28 = bits(io.dm, 23, 16) @[wb_stage.scala 65:88]
      node _T_29 = bits(io.dm, 31, 24) @[wb_stage.scala 65:101]
      node _T_30 = cat(_T_28, _T_29) @[Cat.scala 30:58]
      node _T_31 = cat(_T_26, _T_27) @[Cat.scala 30:58]
      node _T_32 = cat(_T_31, _T_30) @[Cat.scala 30:58]
      node _T_33 = asSInt(_T_32) @[wb_stage.scala 65:116]
      node _T_34 = eq(io.wb_dre_i, UInt<4>("h08")) @[wb_stage.scala 66:38]
      node _T_35 = bits(io.dm, 31, 24) @[wb_stage.scala 66:61]
      node _T_36 = asSInt(_T_35) @[wb_stage.scala 66:75]
      node _T_37 = eq(io.wb_dre_i, UInt<3>("h04")) @[wb_stage.scala 67:38]
      node _T_38 = bits(io.dm, 23, 16) @[wb_stage.scala 67:61]
      node _T_39 = asSInt(_T_38) @[wb_stage.scala 67:75]
      node _T_40 = eq(io.wb_dre_i, UInt<2>("h02")) @[wb_stage.scala 68:38]
      node _T_41 = bits(io.dm, 15, 8) @[wb_stage.scala 68:61]
      node _T_42 = asSInt(_T_41) @[wb_stage.scala 68:75]
      node _T_43 = eq(io.wb_dre_i, UInt<1>("h01")) @[wb_stage.scala 69:38]
      node _T_44 = bits(io.dm, 7, 0) @[wb_stage.scala 69:61]
      node _T_45 = asSInt(_T_44) @[wb_stage.scala 69:75]
      node _T_46 = eq(io.wb_dre_i, UInt<4>("h0c")) @[wb_stage.scala 70:38]
      node _T_47 = bits(io.dm, 23, 16) @[wb_stage.scala 70:65]
      node _T_48 = bits(io.dm, 31, 24) @[wb_stage.scala 70:78]
      node _T_49 = cat(_T_47, _T_48) @[Cat.scala 30:58]
      node _T_50 = asSInt(_T_49) @[wb_stage.scala 70:93]
      node _T_51 = eq(io.wb_dre_i, UInt<2>("h03")) @[wb_stage.scala 71:38]
      node _T_52 = bits(io.dm, 7, 0) @[wb_stage.scala 71:65]
      node _T_53 = bits(io.dm, 15, 8) @[wb_stage.scala 71:76]
      node _T_54 = cat(_T_52, _T_53) @[Cat.scala 30:58]
      node _T_55 = asSInt(_T_54) @[wb_stage.scala 71:90]
      node _T_56 = mux(_T_51, _T_55, asSInt(UInt<1>("h00"))) @[Mux.scala 98:16]
      node _T_57 = mux(_T_46, _T_50, _T_56) @[Mux.scala 98:16]
      node _T_58 = mux(_T_43, _T_45, _T_57) @[Mux.scala 98:16]
      node _T_59 = mux(_T_40, _T_42, _T_58) @[Mux.scala 98:16]
      node _T_60 = mux(_T_37, _T_39, _T_59) @[Mux.scala 98:16]
      node _T_61 = mux(_T_34, _T_36, _T_60) @[Mux.scala 98:16]
      node _T_62 = mux(_T_25, _T_33, _T_61) @[Mux.scala 98:16]
      _T_24 <= _T_62 @[wb_stage.scala 64:30]
      node _T_63 = asUInt(_T_24) @[wb_stage.scala 73:44]
      data <= _T_63 @[wb_stage.scala 73:22]
      skip @[wb_stage.scala 61:20]
    node _T_64 = eq(io.wb_mreg_i, UInt<1>("h01")) @[wb_stage.scala 76:41]
    node _T_65 = mux(_T_64, data, io.wb_dreg_i) @[wb_stage.scala 76:26]
    io.wb_wd_o <= _T_65 @[wb_stage.scala 76:20]
    
  module regfile : 
    input clock : Clock
    input reset : Reset
    output io : {flip wa : UInt<5>, flip wd : UInt<32>, flip we : UInt<1>, flip ra1 : UInt<5>, flip ra2 : UInt<5>, flip re1 : UInt<1>, flip re2 : UInt<1>, rd1 : UInt<32>, rd2 : UInt<32>}
    
    cmem regs : UInt<32>[32] @[regfile.scala 27:17]
    node _T = eq(io.ra1, UInt<1>("h00")) @[regfile.scala 35:15]
    when _T : @[regfile.scala 35:29]
      io.rd1 <= UInt<1>("h00") @[regfile.scala 36:12]
      skip @[regfile.scala 35:29]
    else : @[regfile.scala 37:72]
      node _T_1 = eq(io.re1, UInt<1>("h01")) @[regfile.scala 37:22]
      node _T_2 = eq(io.ra1, io.wa) @[regfile.scala 37:42]
      node _T_3 = and(_T_1, _T_2) @[regfile.scala 37:31]
      node _T_4 = eq(io.we, UInt<1>("h01")) @[regfile.scala 37:63]
      node _T_5 = and(_T_3, _T_4) @[regfile.scala 37:53]
      when _T_5 : @[regfile.scala 37:72]
        io.rd1 <= io.wd @[regfile.scala 38:12]
        skip @[regfile.scala 37:72]
      else : @[regfile.scala 39:15]
        node _T_6 = eq(io.re1, UInt<1>("h01")) @[regfile.scala 40:27]
        infer mport _T_7 = regs[io.ra1], clock @[regfile.scala 40:41]
        node _T_8 = mux(_T_6, _T_7, UInt<1>("h00")) @[regfile.scala 40:18]
        io.rd1 <= _T_8 @[regfile.scala 40:12]
        skip @[regfile.scala 39:15]
    node _T_9 = eq(io.ra2, UInt<1>("h00")) @[regfile.scala 44:15]
    when _T_9 : @[regfile.scala 44:29]
      io.rd2 <= UInt<1>("h00") @[regfile.scala 45:12]
      skip @[regfile.scala 44:29]
    else : @[regfile.scala 46:72]
      node _T_10 = eq(io.re2, UInt<1>("h01")) @[regfile.scala 46:22]
      node _T_11 = eq(io.ra2, io.wa) @[regfile.scala 46:42]
      node _T_12 = and(_T_10, _T_11) @[regfile.scala 46:31]
      node _T_13 = eq(io.we, UInt<1>("h01")) @[regfile.scala 46:63]
      node _T_14 = and(_T_12, _T_13) @[regfile.scala 46:53]
      when _T_14 : @[regfile.scala 46:72]
        io.rd2 <= io.wd @[regfile.scala 47:12]
        skip @[regfile.scala 46:72]
      else : @[regfile.scala 48:15]
        node _T_15 = eq(io.re2, UInt<1>("h01")) @[regfile.scala 49:27]
        infer mport _T_16 = regs[io.ra2], clock @[regfile.scala 49:41]
        node _T_17 = mux(_T_15, _T_16, UInt<1>("h00")) @[regfile.scala 49:18]
        io.rd2 <= _T_17 @[regfile.scala 49:12]
        skip @[regfile.scala 48:15]
    node _T_18 = eq(io.we, UInt<1>("h01")) @[regfile.scala 53:16]
    node _T_19 = neq(io.wa, UInt<1>("h00")) @[regfile.scala 53:35]
    node _T_20 = and(_T_18, _T_19) @[regfile.scala 53:25]
    when _T_20 : @[regfile.scala 53:52]
      infer mport _T_21 = regs[io.wa], clock @[regfile.scala 54:9]
      _T_21 <= io.wd @[regfile.scala 54:17]
      skip @[regfile.scala 53:52]
    
  module ctrl : 
    input clock : Clock
    input reset : Reset
    output io : {flip jump_flag : UInt<1>, flush_flag_id : UInt<1>}
    
    reg flush_flag_reg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ctrl.scala 15:31]
    io.flush_flag_id <= flush_flag_reg @[ctrl.scala 16:21]
    node _T = eq(io.jump_flag, UInt<1>("h01")) @[ctrl.scala 18:21]
    when _T : @[ctrl.scala 18:29]
      flush_flag_reg <= UInt<1>("h01") @[ctrl.scala 19:21]
      skip @[ctrl.scala 18:29]
    else : @[ctrl.scala 20:14]
      flush_flag_reg <= UInt<1>("h00") @[ctrl.scala 21:21]
      skip @[ctrl.scala 20:14]
    
  module myc01_core : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip inst : UInt<32>, iaddr : UInt<32>, ice : UInt<1>, flip dm : UInt<32>, daddr : UInt<32>, dce : UInt<1>, we : UInt<4>, din : UInt<32>}
    
    inst if_stage of if_stage @[myc01_core.scala 34:32]
    if_stage.clock <= clock
    if_stage.reset <= reset
    inst ifid_reg of ifid_reg @[myc01_core.scala 35:32]
    ifid_reg.clock <= clock
    ifid_reg.reset <= reset
    inst id_stage of id_stage @[myc01_core.scala 36:32]
    id_stage.clock <= clock
    id_stage.reset <= reset
    inst idexe_reg of idexe_reg @[myc01_core.scala 37:32]
    idexe_reg.clock <= clock
    idexe_reg.reset <= reset
    inst exe_stage of exe_stage @[myc01_core.scala 38:32]
    exe_stage.clock <= clock
    exe_stage.reset <= reset
    inst exemem_reg of exemem_reg @[myc01_core.scala 39:32]
    exemem_reg.clock <= clock
    exemem_reg.reset <= reset
    inst mem_stage of mem_stage @[myc01_core.scala 40:32]
    mem_stage.clock <= clock
    mem_stage.reset <= reset
    inst memwb_reg of memwb_reg @[myc01_core.scala 41:32]
    memwb_reg.clock <= clock
    memwb_reg.reset <= reset
    inst wb_stage of wb_stage @[myc01_core.scala 42:32]
    wb_stage.clock <= clock
    wb_stage.reset <= reset
    inst regfile of regfile @[myc01_core.scala 43:32]
    regfile.clock <= clock
    regfile.reset <= reset
    inst ctrl of ctrl @[myc01_core.scala 44:32]
    ctrl.clock <= clock
    ctrl.reset <= reset
    ifid_reg.io.if_pc <= if_stage.io.pc @[myc01_core.scala 47:27]
    id_stage.io.id_pc_i <= ifid_reg.io.id_pc @[myc01_core.scala 50:25]
    id_stage.io.exe2id_wreg <= exe_stage.io.exe_wreg_o @[myc01_core.scala 53:30]
    id_stage.io.exe2id_wa <= exe_stage.io.exe_wa_o @[myc01_core.scala 54:34]
    id_stage.io.exe2id_wd <= exe_stage.io.exe_wd_o @[myc01_core.scala 55:34]
    id_stage.io.mem2id_wreg <= mem_stage.io.mem_wreg_o @[myc01_core.scala 56:34]
    id_stage.io.mem2id_wa <= mem_stage.io.mem_wa_o @[myc01_core.scala 57:34]
    id_stage.io.mem2id_wd <= mem_stage.io.mem_dreg_o @[myc01_core.scala 58:34]
    if_stage.io.jump_addr <= id_stage.io.jump_addr @[myc01_core.scala 61:29]
    if_stage.io.jump_flag <= id_stage.io.jump_flag @[myc01_core.scala 62:33]
    idexe_reg.io.id_pc <= id_stage.io.id_pc_o @[myc01_core.scala 65:29]
    idexe_reg.io.id_alutype <= id_stage.io.id_alutype_o @[myc01_core.scala 66:29]
    idexe_reg.io.id_aluop <= id_stage.io.id_aluop_o @[myc01_core.scala 67:29]
    idexe_reg.io.id_src1 <= id_stage.io.id_src1_o @[myc01_core.scala 68:29]
    idexe_reg.io.id_src2 <= id_stage.io.id_src2_o @[myc01_core.scala 69:29]
    idexe_reg.io.id_wa <= id_stage.io.id_wa_o @[myc01_core.scala 70:29]
    idexe_reg.io.id_wreg <= id_stage.io.id_wreg_o @[myc01_core.scala 71:29]
    idexe_reg.io.id_mreg <= id_stage.io.id_mreg_o @[myc01_core.scala 72:33]
    idexe_reg.io.id_din <= id_stage.io.id_din_o @[myc01_core.scala 73:33]
    regfile.io.ra1 <= id_stage.io.ra1 @[myc01_core.scala 76:24]
    regfile.io.ra2 <= id_stage.io.ra2 @[myc01_core.scala 77:24]
    regfile.io.re1 <= id_stage.io.rreg1 @[myc01_core.scala 78:24]
    regfile.io.re2 <= id_stage.io.rreg2 @[myc01_core.scala 79:24]
    id_stage.io.rd1 <= regfile.io.rd1 @[myc01_core.scala 81:25]
    id_stage.io.rd2 <= regfile.io.rd2 @[myc01_core.scala 82:25]
    exe_stage.io.exe_pc_i <= idexe_reg.io.exe_pc @[myc01_core.scala 85:32]
    exe_stage.io.exe_alutype_i <= idexe_reg.io.exe_alutype @[myc01_core.scala 86:32]
    exe_stage.io.exe_aluop_i <= idexe_reg.io.exe_aluop @[myc01_core.scala 87:32]
    exe_stage.io.exe_src1_i <= idexe_reg.io.exe_src1 @[myc01_core.scala 88:32]
    exe_stage.io.exe_src2_i <= idexe_reg.io.exe_src2 @[myc01_core.scala 89:32]
    exe_stage.io.exe_wa_i <= idexe_reg.io.exe_wa @[myc01_core.scala 90:32]
    exe_stage.io.exe_wreg_i <= idexe_reg.io.exe_wreg @[myc01_core.scala 91:32]
    exe_stage.io.exe_mreg_i <= idexe_reg.io.exe_mreg @[myc01_core.scala 92:36]
    exe_stage.io.exe_din_i <= idexe_reg.io.exe_din @[myc01_core.scala 93:36]
    exemem_reg.io.exe_aluop <= exe_stage.io.exe_aluop_o @[myc01_core.scala 96:29]
    exemem_reg.io.exe_wa <= exe_stage.io.exe_wa_o @[myc01_core.scala 97:33]
    exemem_reg.io.exe_wreg <= exe_stage.io.exe_wreg_o @[myc01_core.scala 98:29]
    exemem_reg.io.exe_wd <= exe_stage.io.exe_wd_o @[myc01_core.scala 99:29]
    exemem_reg.io.exe_mreg <= exe_stage.io.exe_mreg_o @[myc01_core.scala 100:29]
    exemem_reg.io.exe_din <= exe_stage.io.exe_din_o @[myc01_core.scala 101:33]
    mem_stage.io.mem_aluop_i <= exemem_reg.io.mem_aluop @[myc01_core.scala 104:34]
    mem_stage.io.mem_wa_i <= exemem_reg.io.mem_wa @[myc01_core.scala 105:34]
    mem_stage.io.mem_wreg_i <= exemem_reg.io.mem_wreg @[myc01_core.scala 106:34]
    mem_stage.io.mem_wd_i <= exemem_reg.io.mem_wd @[myc01_core.scala 107:34]
    mem_stage.io.mem_mreg_i <= exemem_reg.io.mem_mreg @[myc01_core.scala 108:34]
    mem_stage.io.mem_din_i <= exemem_reg.io.mem_din @[myc01_core.scala 109:34]
    memwb_reg.io.mem_wa <= mem_stage.io.mem_wa_o @[myc01_core.scala 112:27]
    memwb_reg.io.mem_wreg <= mem_stage.io.mem_wreg_o @[myc01_core.scala 113:31]
    memwb_reg.io.mem_dreg <= mem_stage.io.mem_dreg_o @[myc01_core.scala 114:31]
    memwb_reg.io.mem_mreg <= mem_stage.io.mem_mreg_o @[myc01_core.scala 115:31]
    memwb_reg.io.mem_dre <= mem_stage.io.dre @[myc01_core.scala 116:31]
    memwb_reg.io.mem_load_unsign <= mem_stage.io.load_unsign @[myc01_core.scala 117:38]
    wb_stage.io.wb_wa_i <= memwb_reg.io.wb_wa @[myc01_core.scala 120:31]
    wb_stage.io.wb_wreg_i <= memwb_reg.io.wb_wreg @[myc01_core.scala 121:31]
    wb_stage.io.wb_dreg_i <= memwb_reg.io.wb_dreg @[myc01_core.scala 122:27]
    wb_stage.io.wb_mreg_i <= memwb_reg.io.wb_mreg @[myc01_core.scala 123:31]
    wb_stage.io.wb_dre_i <= memwb_reg.io.wb_dre @[myc01_core.scala 124:31]
    wb_stage.io.wb_load_unsign <= memwb_reg.io.wb_load_unsign @[myc01_core.scala 125:36]
    regfile.io.wa <= wb_stage.io.wb_wa_o @[myc01_core.scala 128:23]
    regfile.io.wd <= wb_stage.io.wb_wd_o @[myc01_core.scala 129:23]
    regfile.io.we <= wb_stage.io.wb_wreg_o @[myc01_core.scala 130:23]
    id_stage.io.id_flush_i <= ctrl.io.flush_flag_id @[myc01_core.scala 133:32]
    ctrl.io.jump_flag <= id_stage.io.jump_flag @[myc01_core.scala 134:27]
    io.ice <= if_stage.io.ice @[myc01_core.scala 139:18]
    io.iaddr <= if_stage.io.iaddr @[myc01_core.scala 140:18]
    id_stage.io.id_inst_i <= io.inst @[myc01_core.scala 143:31]
    io.daddr <= mem_stage.io.daddr @[myc01_core.scala 146:14]
    io.dce <= mem_stage.io.dce @[myc01_core.scala 147:18]
    io.we <= mem_stage.io.dwe @[myc01_core.scala 148:18]
    io.din <= mem_stage.io.din @[myc01_core.scala 149:18]
    wb_stage.io.dm <= io.dm @[myc01_core.scala 152:24]
    
