Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: przystawka.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "przystawka.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "przystawka"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : przystawka
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Desktop/SUS/lab6JSAC/counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/SUS/lab6JSAC/przystawka.vhf" in Library work.
Entity <przystawka> compiled.
Entity <przystawka> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <przystawka> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <przystawka> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/lab/Desktop/SUS/lab6JSAC/przystawka.vhf" line 92: Instantiating black box module <Display4x7S>.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/SUS/lab6JSAC/przystawka.vhf" line 100: Instantiating black box module <RS232_RX>.
Entity <przystawka> analyzed. Unit <przystawka> generated.

Analyzing Entity <counter> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/lab/Desktop/SUS/lab6JSAC/counter.vhd" line 64: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <isStarted>, <IN_I>
Entity <counter> analyzed. Unit <counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "C:/Users/lab/Desktop/SUS/lab6JSAC/counter.vhd".
    Found 8-bit updown counter for signal <number>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <przystawka>.
    Related source file is "C:/Users/lab/Desktop/SUS/lab6JSAC/przystawka.vhf".
WARNING:Xst:653 - Signal <XLXI_3_Reset_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_2_DP_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_2_Blank_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <przystawka> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit updown counter                                  : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <Display4x7S.ngc>.
Reading core <RS232_RX.ngc>.
Loading core <Display4x7S> for timing and area information for instance <XLXI_2>.
Loading core <RS232_RX> for timing and area information for instance <XLXI_3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit updown counter                                  : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <przystawka> ...

Optimizing unit <counter> ...
  implementation constraint: INIT=r	 : number_0
  implementation constraint: INIT=r	 : number_1
  implementation constraint: INIT=r	 : number_2
  implementation constraint: INIT=r	 : number_3
  implementation constraint: INIT=r	 : number_4
  implementation constraint: INIT=r	 : number_5
  implementation constraint: INIT=r	 : number_6
  implementation constraint: INIT=r	 : number_7

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : przystawka.ngr
Top Level Output File Name         : przystawka
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 324
#      AND2                        : 133
#      AND3                        : 5
#      AND4                        : 5
#      AND8                        : 1
#      GND                         : 2
#      INV                         : 109
#      OR2                         : 33
#      OR3                         : 7
#      OR4                         : 9
#      OR5                         : 1
#      OR6                         : 2
#      XOR2                        : 17
# FlipFlops/Latches                : 26
#      FD                          : 7
#      FDCE                        : 11
#      FDCPE                       : 8
# IO Buffers                       : 19
#      IBUF                        : 7
#      OBUF                        : 12
=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.75 secs
 
--> 

Total memory usage is 4515660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

