
ECE400_Screen2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d3c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e9c  08007e50  08007e50  00008e50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009cec  08009cec  0000b1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009cec  08009cec  0000acec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009cf4  08009cf4  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009cf4  08009cf4  0000acf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009cf8  08009cf8  0000acf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08009cfc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012c8  200001e8  08009ee4  0000b1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200014b0  08009ee4  0000b4b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff3c  00000000  00000000  0000b211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000252b  00000000  00000000  0001b14d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  0001d678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00018ec0  00000000  00000000  0001e6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00012848  00000000  00000000  000375b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000938af  00000000  00000000  00049df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000dd6a7  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00000ccd  00000000  00000000  000dd6ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005724  00000000  00000000  000de3b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000e3adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08007e34 	.word	0x08007e34

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08007e34 	.word	0x08007e34

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <adc_read_channel>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static uint32_t adc_read_channel(uint32_t channel, uint32_t sample_time) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000f4e:	f107 0308 	add.w	r3, r7, #8
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
 8000f56:	605a      	str	r2, [r3, #4]
 8000f58:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = sample_time;
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000f66:	f107 0308 	add.w	r3, r7, #8
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	480b      	ldr	r0, [pc, #44]	@ (8000f9c <adc_read_channel+0x58>)
 8000f6e:	f001 fe9b 	bl	8002ca8 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc1);
 8000f72:	480a      	ldr	r0, [pc, #40]	@ (8000f9c <adc_read_channel+0x58>)
 8000f74:	f001 fcac 	bl	80028d0 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000f78:	f04f 31ff 	mov.w	r1, #4294967295
 8000f7c:	4807      	ldr	r0, [pc, #28]	@ (8000f9c <adc_read_channel+0x58>)
 8000f7e:	f001 fd81 	bl	8002a84 <HAL_ADC_PollForConversion>
    uint32_t raw = HAL_ADC_GetValue(&hadc1);
 8000f82:	4806      	ldr	r0, [pc, #24]	@ (8000f9c <adc_read_channel+0x58>)
 8000f84:	f001 fe84 	bl	8002c90 <HAL_ADC_GetValue>
 8000f88:	6178      	str	r0, [r7, #20]
    HAL_ADC_Stop(&hadc1);
 8000f8a:	4804      	ldr	r0, [pc, #16]	@ (8000f9c <adc_read_channel+0x58>)
 8000f8c:	f001 fd4e 	bl	8002a2c <HAL_ADC_Stop>
    return raw;
 8000f90:	697b      	ldr	r3, [r7, #20]
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000204 	.word	0x20000204

08000fa0 <get_temp>:

float get_temp(void)
{
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b089      	sub	sp, #36	@ 0x24
 8000fa4:	af00      	add	r7, sp, #0
	// Enable the internal temperature sensor + Vrefint
	// On F1, HAL enables TSVREFE when selecting ADC_CHANNEL_TEMPSENSOR/VREFINT,
	// but give it time to stabilize.
	HAL_Delay(10); // ~10 ms stabilization (conservative)
 8000fa6:	200a      	movs	r0, #10
 8000fa8:	f001 fb96 	bl	80026d8 <HAL_Delay>

	// 1) Read VREFINT to estimate VDDA
	uint32_t raw_vref = adc_read_channel(ADC_CHANNEL_VREFINT, ADC_SAMPLETIME_239CYCLES_5);
 8000fac:	2107      	movs	r1, #7
 8000fae:	2011      	movs	r0, #17
 8000fb0:	f7ff ffc8 	bl	8000f44 <adc_read_channel>
 8000fb4:	61f8      	str	r0, [r7, #28]
	// Typical VREFINT is ~1.20 V
	const float VREFINT_TYP = 1.20f;
 8000fb6:	4b1f      	ldr	r3, [pc, #124]	@ (8001034 <get_temp+0x94>)
 8000fb8:	61bb      	str	r3, [r7, #24]
	float vdda = VREFINT_TYP * 4095.0f / (float)raw_vref;
 8000fba:	491f      	ldr	r1, [pc, #124]	@ (8001038 <get_temp+0x98>)
 8000fbc:	69b8      	ldr	r0, [r7, #24]
 8000fbe:	f7ff fe71 	bl	8000ca4 <__aeabi_fmul>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	461c      	mov	r4, r3
 8000fc6:	69f8      	ldr	r0, [r7, #28]
 8000fc8:	f7ff fe14 	bl	8000bf4 <__aeabi_ui2f>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f7ff ff1b 	bl	8000e0c <__aeabi_fdiv>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	617b      	str	r3, [r7, #20]

	// 2) Read temperature sensor (requires long sampling time)
	uint32_t raw_temp = adc_read_channel(ADC_CHANNEL_TEMPSENSOR, ADC_SAMPLETIME_239CYCLES_5);
 8000fda:	2107      	movs	r1, #7
 8000fdc:	2010      	movs	r0, #16
 8000fde:	f7ff ffb1 	bl	8000f44 <adc_read_channel>
 8000fe2:	6138      	str	r0, [r7, #16]
	float Vsense = vdda * (float)raw_temp / 4095.0f;
 8000fe4:	6938      	ldr	r0, [r7, #16]
 8000fe6:	f7ff fe05 	bl	8000bf4 <__aeabi_ui2f>
 8000fea:	4603      	mov	r3, r0
 8000fec:	6979      	ldr	r1, [r7, #20]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fe58 	bl	8000ca4 <__aeabi_fmul>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	4910      	ldr	r1, [pc, #64]	@ (8001038 <get_temp+0x98>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff ff07 	bl	8000e0c <__aeabi_fdiv>
 8000ffe:	4603      	mov	r3, r0
 8001000:	60fb      	str	r3, [r7, #12]

	// 3) Convert to C using correct sign
	const float V25 = 1.43f;       // typ at 25C
 8001002:	4b0e      	ldr	r3, [pc, #56]	@ (800103c <get_temp+0x9c>)
 8001004:	60bb      	str	r3, [r7, #8]
	const float AvgSlope = 0.0043f; // 4.3 mV/C (positive constant)
 8001006:	4b0e      	ldr	r3, [pc, #56]	@ (8001040 <get_temp+0xa0>)
 8001008:	607b      	str	r3, [r7, #4]
	float temp_c = 25.0f + (V25 - Vsense) / AvgSlope;
 800100a:	68f9      	ldr	r1, [r7, #12]
 800100c:	68b8      	ldr	r0, [r7, #8]
 800100e:	f7ff fd3f 	bl	8000a90 <__aeabi_fsub>
 8001012:	4603      	mov	r3, r0
 8001014:	6879      	ldr	r1, [r7, #4]
 8001016:	4618      	mov	r0, r3
 8001018:	f7ff fef8 	bl	8000e0c <__aeabi_fdiv>
 800101c:	4603      	mov	r3, r0
 800101e:	4909      	ldr	r1, [pc, #36]	@ (8001044 <get_temp+0xa4>)
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff fd37 	bl	8000a94 <__addsf3>
 8001026:	4603      	mov	r3, r0
 8001028:	603b      	str	r3, [r7, #0]

	return temp_c;
 800102a:	683b      	ldr	r3, [r7, #0]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3724      	adds	r7, #36	@ 0x24
 8001030:	46bd      	mov	sp, r7
 8001032:	bd90      	pop	{r4, r7, pc}
 8001034:	3f99999a 	.word	0x3f99999a
 8001038:	457ff000 	.word	0x457ff000
 800103c:	3fb70a3d 	.word	0x3fb70a3d
 8001040:	3b8ce704 	.word	0x3b8ce704
 8001044:	41c80000 	.word	0x41c80000

08001048 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b094      	sub	sp, #80	@ 0x50
 800104c:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800104e:	f001 fae1 	bl	8002614 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001052:	f000 f8c3 	bl	80011dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001056:	f000 fa6d 	bl	8001534 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800105a:	f000 fa41 	bl	80014e0 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800105e:	f000 f993 	bl	8001388 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001062:	f000 f915 	bl	8001290 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001066:	f000 f9c5 	bl	80013f4 <MX_TIM3_Init>
  MX_ADC2_Init();
 800106a:	f000 f94f 	bl	800130c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  Displ_Init(Displ_Orientat_90);		// initialize the display and set the initial display orientation (here is orientaton: 0) - THIS FUNCTION MUST PRECEED ANY OTHER DISPLAY FUNCTION CALL.
 800106e:	2001      	movs	r0, #1
 8001070:	f000 feac 	bl	8001dcc <Displ_Init>
  Displ_CLS(MAGENTA);					// after initialization (above) and before turning on backlight (below), you can draw the initial display appearance. (here I'm just clearing display with a black background)
 8001074:	f64f 001f 	movw	r0, #63519	@ 0xf81f
 8001078:	f000 ffea 	bl	8002050 <Displ_CLS>
  Displ_BackLight('I');  			// initialize backlight and turn it on at init level
 800107c:	2049      	movs	r0, #73	@ 0x49
 800107e:	f001 fa75 	bl	800256c <Displ_BackLight>
  MX_ADC1_Init();
 8001082:	f000 f905 	bl	8001290 <MX_ADC1_Init>
//  tls_temp = HAL_ADC_GetValue(&hadc1);

  HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, 1);
 8001086:	2201      	movs	r2, #1
 8001088:	2101      	movs	r1, #1
 800108a:	484c      	ldr	r0, [pc, #304]	@ (80011bc <main+0x174>)
 800108c:	f002 fa49 	bl	8003522 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start(&hadc2);
 8001090:	484b      	ldr	r0, [pc, #300]	@ (80011c0 <main+0x178>)
 8001092:	f001 fc1d 	bl	80028d0 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8001096:	f04f 31ff 	mov.w	r1, #4294967295
 800109a:	4849      	ldr	r0, [pc, #292]	@ (80011c0 <main+0x178>)
 800109c:	f001 fcf2 	bl	8002a84 <HAL_ADC_PollForConversion>
	  tls_adc = HAL_ADC_GetValue(&hadc2);
 80010a0:	4847      	ldr	r0, [pc, #284]	@ (80011c0 <main+0x178>)
 80010a2:	f001 fdf5 	bl	8002c90 <HAL_ADC_GetValue>
 80010a6:	4603      	mov	r3, r0
 80010a8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	  sprintf(word, "TLS Temp: %5dC", tls_adc);
 80010aa:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80010ac:	463b      	mov	r3, r7
 80010ae:	4945      	ldr	r1, [pc, #276]	@ (80011c4 <main+0x17c>)
 80010b0:	4618      	mov	r0, r3
 80010b2:	f004 fd83 	bl	8005bbc <siprintf>
	  Displ_CString(1, 25, 10, 25+24, word, Font24, 1, WHITE, BLACK);
 80010b6:	2300      	movs	r3, #0
 80010b8:	9306      	str	r3, [sp, #24]
 80010ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010be:	9305      	str	r3, [sp, #20]
 80010c0:	2301      	movs	r3, #1
 80010c2:	9304      	str	r3, [sp, #16]
 80010c4:	4a40      	ldr	r2, [pc, #256]	@ (80011c8 <main+0x180>)
 80010c6:	ab01      	add	r3, sp, #4
 80010c8:	ca07      	ldmia	r2, {r0, r1, r2}
 80010ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80010ce:	463b      	mov	r3, r7
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	2331      	movs	r3, #49	@ 0x31
 80010d4:	220a      	movs	r2, #10
 80010d6:	2119      	movs	r1, #25
 80010d8:	2001      	movs	r0, #1
 80010da:	f001 f95b 	bl	8002394 <Displ_CString>

	  temp = get_temp();
 80010de:	f7ff ff5f 	bl	8000fa0 <get_temp>
 80010e2:	62b8      	str	r0, [r7, #40]	@ 0x28
	  sprintf(word, "STM32 Temp: %.2fC", temp);
 80010e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80010e6:	f7ff f99f 	bl	8000428 <__aeabi_f2d>
 80010ea:	4602      	mov	r2, r0
 80010ec:	460b      	mov	r3, r1
 80010ee:	4638      	mov	r0, r7
 80010f0:	4936      	ldr	r1, [pc, #216]	@ (80011cc <main+0x184>)
 80010f2:	f004 fd63 	bl	8005bbc <siprintf>
	  Displ_CString(1, 1, 10, 24, word, Font24, 1, WHITE, BLACK);
 80010f6:	2300      	movs	r3, #0
 80010f8:	9306      	str	r3, [sp, #24]
 80010fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010fe:	9305      	str	r3, [sp, #20]
 8001100:	2301      	movs	r3, #1
 8001102:	9304      	str	r3, [sp, #16]
 8001104:	4a30      	ldr	r2, [pc, #192]	@ (80011c8 <main+0x180>)
 8001106:	ab01      	add	r3, sp, #4
 8001108:	ca07      	ldmia	r2, {r0, r1, r2}
 800110a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800110e:	463b      	mov	r3, r7
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	2318      	movs	r3, #24
 8001114:	220a      	movs	r2, #10
 8001116:	2101      	movs	r1, #1
 8001118:	2001      	movs	r0, #1
 800111a:	f001 f93b 	bl	8002394 <Displ_CString>

	  if(HAL_GPIO_ReadPin(BLUE_B1_GPIO_Port, BLUE_B1_Pin))
 800111e:	2101      	movs	r1, #1
 8001120:	482b      	ldr	r0, [pc, #172]	@ (80011d0 <main+0x188>)
 8001122:	f002 f9e7 	bl	80034f4 <HAL_GPIO_ReadPin>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d0b1      	beq.n	8001090 <main+0x48>
	  {
		  if(relay_on)
 800112c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001130:	2b00      	cmp	r3, #0
 8001132:	d01c      	beq.n	800116e <main+0x126>
		  {
			  Displ_CString(1, 50, 10, 50+24, "OFF", Font24, 1, WHITE, BLACK);
 8001134:	2300      	movs	r3, #0
 8001136:	9306      	str	r3, [sp, #24]
 8001138:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800113c:	9305      	str	r3, [sp, #20]
 800113e:	2301      	movs	r3, #1
 8001140:	9304      	str	r3, [sp, #16]
 8001142:	4a21      	ldr	r2, [pc, #132]	@ (80011c8 <main+0x180>)
 8001144:	ab01      	add	r3, sp, #4
 8001146:	ca07      	ldmia	r2, {r0, r1, r2}
 8001148:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800114c:	4b21      	ldr	r3, [pc, #132]	@ (80011d4 <main+0x18c>)
 800114e:	9300      	str	r3, [sp, #0]
 8001150:	234a      	movs	r3, #74	@ 0x4a
 8001152:	220a      	movs	r2, #10
 8001154:	2132      	movs	r1, #50	@ 0x32
 8001156:	2001      	movs	r0, #1
 8001158:	f001 f91c 	bl	8002394 <Displ_CString>
			  HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, 0);
 800115c:	2200      	movs	r2, #0
 800115e:	2102      	movs	r1, #2
 8001160:	481b      	ldr	r0, [pc, #108]	@ (80011d0 <main+0x188>)
 8001162:	f002 f9de 	bl	8003522 <HAL_GPIO_WritePin>
			  relay_on = 0;
 8001166:	2300      	movs	r3, #0
 8001168:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800116c:	e01c      	b.n	80011a8 <main+0x160>
		  }
		  else
		  {
			  Displ_CString(1, 50, 10, 50+24, " ON", Font24, 1, WHITE, MAGENTA);
 800116e:	f64f 031f 	movw	r3, #63519	@ 0xf81f
 8001172:	9306      	str	r3, [sp, #24]
 8001174:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001178:	9305      	str	r3, [sp, #20]
 800117a:	2301      	movs	r3, #1
 800117c:	9304      	str	r3, [sp, #16]
 800117e:	4a12      	ldr	r2, [pc, #72]	@ (80011c8 <main+0x180>)
 8001180:	ab01      	add	r3, sp, #4
 8001182:	ca07      	ldmia	r2, {r0, r1, r2}
 8001184:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001188:	4b13      	ldr	r3, [pc, #76]	@ (80011d8 <main+0x190>)
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	234a      	movs	r3, #74	@ 0x4a
 800118e:	220a      	movs	r2, #10
 8001190:	2132      	movs	r1, #50	@ 0x32
 8001192:	2001      	movs	r0, #1
 8001194:	f001 f8fe 	bl	8002394 <Displ_CString>
			  HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, 1);
 8001198:	2201      	movs	r2, #1
 800119a:	2102      	movs	r1, #2
 800119c:	480c      	ldr	r0, [pc, #48]	@ (80011d0 <main+0x188>)
 800119e:	f002 f9c0 	bl	8003522 <HAL_GPIO_WritePin>
			  relay_on = 1;
 80011a2:	2301      	movs	r3, #1
 80011a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		  }
		  while(HAL_GPIO_ReadPin(BLUE_B1_GPIO_Port, BLUE_B1_Pin)){}
 80011a8:	bf00      	nop
 80011aa:	2101      	movs	r1, #1
 80011ac:	4808      	ldr	r0, [pc, #32]	@ (80011d0 <main+0x188>)
 80011ae:	f002 f9a1 	bl	80034f4 <HAL_GPIO_ReadPin>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1f8      	bne.n	80011aa <main+0x162>
	  HAL_ADC_Start(&hadc2);
 80011b8:	e76a      	b.n	8001090 <main+0x48>
 80011ba:	bf00      	nop
 80011bc:	40011000 	.word	0x40011000
 80011c0:	20000234 	.word	0x20000234
 80011c4:	08007e50 	.word	0x08007e50
 80011c8:	20000000 	.word	0x20000000
 80011cc:	08007e60 	.word	0x08007e60
 80011d0:	40010800 	.word	0x40010800
 80011d4:	08007e74 	.word	0x08007e74
 80011d8:	08007e78 	.word	0x08007e78

080011dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b094      	sub	sp, #80	@ 0x50
 80011e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011e6:	2228      	movs	r2, #40	@ 0x28
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f004 fd4b 	bl	8005c86 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f0:	f107 0314 	add.w	r3, r7, #20
 80011f4:	2200      	movs	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
 80011f8:	605a      	str	r2, [r3, #4]
 80011fa:	609a      	str	r2, [r3, #8]
 80011fc:	60da      	str	r2, [r3, #12]
 80011fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800120c:	2301      	movs	r3, #1
 800120e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001210:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001214:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001216:	2300      	movs	r3, #0
 8001218:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800121a:	2301      	movs	r3, #1
 800121c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121e:	2302      	movs	r3, #2
 8001220:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001222:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001226:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8001228:	2300      	movs	r3, #0
 800122a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800122c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001230:	4618      	mov	r0, r3
 8001232:	f002 f9b1 	bl	8003598 <HAL_RCC_OscConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0x64>
  {
    Error_Handler();
 800123c:	f000 fa0c 	bl	8001658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001240:	230f      	movs	r3, #15
 8001242:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001244:	2302      	movs	r3, #2
 8001246:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800124c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001250:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001252:	2300      	movs	r3, #0
 8001254:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f002 fc1d 	bl	8003a9c <HAL_RCC_ClockConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001268:	f000 f9f6 	bl	8001658 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800126c:	2302      	movs	r3, #2
 800126e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001270:	2300      	movs	r3, #0
 8001272:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	4618      	mov	r0, r3
 8001278:	f002 fd9e 	bl	8003db8 <HAL_RCCEx_PeriphCLKConfig>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001282:	f000 f9e9 	bl	8001658 <Error_Handler>
  }
}
 8001286:	bf00      	nop
 8001288:	3750      	adds	r7, #80	@ 0x50
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001296:	1d3b      	adds	r3, r7, #4
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012a0:	4b18      	ldr	r3, [pc, #96]	@ (8001304 <MX_ADC1_Init+0x74>)
 80012a2:	4a19      	ldr	r2, [pc, #100]	@ (8001308 <MX_ADC1_Init+0x78>)
 80012a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012a6:	4b17      	ldr	r3, [pc, #92]	@ (8001304 <MX_ADC1_Init+0x74>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012ac:	4b15      	ldr	r3, [pc, #84]	@ (8001304 <MX_ADC1_Init+0x74>)
 80012ae:	2201      	movs	r2, #1
 80012b0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012b2:	4b14      	ldr	r3, [pc, #80]	@ (8001304 <MX_ADC1_Init+0x74>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012b8:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <MX_ADC1_Init+0x74>)
 80012ba:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80012be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012c0:	4b10      	ldr	r3, [pc, #64]	@ (8001304 <MX_ADC1_Init+0x74>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80012c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <MX_ADC1_Init+0x74>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012cc:	480d      	ldr	r0, [pc, #52]	@ (8001304 <MX_ADC1_Init+0x74>)
 80012ce:	f001 fa27 	bl	8002720 <HAL_ADC_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80012d8:	f000 f9be 	bl	8001658 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80012dc:	2310      	movs	r3, #16
 80012de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012e0:	2301      	movs	r3, #1
 80012e2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80012e4:	2300      	movs	r3, #0
 80012e6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e8:	1d3b      	adds	r3, r7, #4
 80012ea:	4619      	mov	r1, r3
 80012ec:	4805      	ldr	r0, [pc, #20]	@ (8001304 <MX_ADC1_Init+0x74>)
 80012ee:	f001 fcdb 	bl	8002ca8 <HAL_ADC_ConfigChannel>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80012f8:	f000 f9ae 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012fc:	bf00      	nop
 80012fe:	3710      	adds	r7, #16
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000204 	.word	0x20000204
 8001308:	40012400 	.word	0x40012400

0800130c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800131c:	4b18      	ldr	r3, [pc, #96]	@ (8001380 <MX_ADC2_Init+0x74>)
 800131e:	4a19      	ldr	r2, [pc, #100]	@ (8001384 <MX_ADC2_Init+0x78>)
 8001320:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001322:	4b17      	ldr	r3, [pc, #92]	@ (8001380 <MX_ADC2_Init+0x74>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001328:	4b15      	ldr	r3, [pc, #84]	@ (8001380 <MX_ADC2_Init+0x74>)
 800132a:	2201      	movs	r2, #1
 800132c:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800132e:	4b14      	ldr	r3, [pc, #80]	@ (8001380 <MX_ADC2_Init+0x74>)
 8001330:	2200      	movs	r2, #0
 8001332:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001334:	4b12      	ldr	r3, [pc, #72]	@ (8001380 <MX_ADC2_Init+0x74>)
 8001336:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800133a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800133c:	4b10      	ldr	r3, [pc, #64]	@ (8001380 <MX_ADC2_Init+0x74>)
 800133e:	2200      	movs	r2, #0
 8001340:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001342:	4b0f      	ldr	r3, [pc, #60]	@ (8001380 <MX_ADC2_Init+0x74>)
 8001344:	2201      	movs	r2, #1
 8001346:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001348:	480d      	ldr	r0, [pc, #52]	@ (8001380 <MX_ADC2_Init+0x74>)
 800134a:	f001 f9e9 	bl	8002720 <HAL_ADC_Init>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001354:	f000 f980 	bl	8001658 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001358:	230f      	movs	r3, #15
 800135a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800135c:	2301      	movs	r3, #1
 800135e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	4619      	mov	r1, r3
 8001368:	4805      	ldr	r0, [pc, #20]	@ (8001380 <MX_ADC2_Init+0x74>)
 800136a:	f001 fc9d 	bl	8002ca8 <HAL_ADC_ConfigChannel>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001374:	f000 f970 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001378:	bf00      	nop
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000234 	.word	0x20000234
 8001384:	40012800 	.word	0x40012800

08001388 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800138c:	4b17      	ldr	r3, [pc, #92]	@ (80013ec <MX_SPI1_Init+0x64>)
 800138e:	4a18      	ldr	r2, [pc, #96]	@ (80013f0 <MX_SPI1_Init+0x68>)
 8001390:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001392:	4b16      	ldr	r3, [pc, #88]	@ (80013ec <MX_SPI1_Init+0x64>)
 8001394:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001398:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800139a:	4b14      	ldr	r3, [pc, #80]	@ (80013ec <MX_SPI1_Init+0x64>)
 800139c:	2200      	movs	r2, #0
 800139e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013a0:	4b12      	ldr	r3, [pc, #72]	@ (80013ec <MX_SPI1_Init+0x64>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013a6:	4b11      	ldr	r3, [pc, #68]	@ (80013ec <MX_SPI1_Init+0x64>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013ac:	4b0f      	ldr	r3, [pc, #60]	@ (80013ec <MX_SPI1_Init+0x64>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013b2:	4b0e      	ldr	r3, [pc, #56]	@ (80013ec <MX_SPI1_Init+0x64>)
 80013b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80013ba:	4b0c      	ldr	r3, [pc, #48]	@ (80013ec <MX_SPI1_Init+0x64>)
 80013bc:	2208      	movs	r2, #8
 80013be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013c0:	4b0a      	ldr	r3, [pc, #40]	@ (80013ec <MX_SPI1_Init+0x64>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013c6:	4b09      	ldr	r3, [pc, #36]	@ (80013ec <MX_SPI1_Init+0x64>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013cc:	4b07      	ldr	r3, [pc, #28]	@ (80013ec <MX_SPI1_Init+0x64>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013d2:	4b06      	ldr	r3, [pc, #24]	@ (80013ec <MX_SPI1_Init+0x64>)
 80013d4:	220a      	movs	r2, #10
 80013d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013d8:	4804      	ldr	r0, [pc, #16]	@ (80013ec <MX_SPI1_Init+0x64>)
 80013da:	f002 fe59 	bl	8004090 <HAL_SPI_Init>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013e4:	f000 f938 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20000264 	.word	0x20000264
 80013f0:	40013000 	.word	0x40013000

080013f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08e      	sub	sp, #56	@ 0x38
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001408:	f107 0320 	add.w	r3, r7, #32
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]
 8001410:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
 8001420:	615a      	str	r2, [r3, #20]
 8001422:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001424:	4b2c      	ldr	r3, [pc, #176]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 8001426:	4a2d      	ldr	r2, [pc, #180]	@ (80014dc <MX_TIM3_Init+0xe8>)
 8001428:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800142a:	4b2b      	ldr	r3, [pc, #172]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 800142c:	2200      	movs	r2, #0
 800142e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001430:	4b29      	ldr	r3, [pc, #164]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 8001432:	2200      	movs	r2, #0
 8001434:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001436:	4b28      	ldr	r3, [pc, #160]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 8001438:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800143c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143e:	4b26      	ldr	r3, [pc, #152]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 8001440:	2200      	movs	r2, #0
 8001442:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001444:	4b24      	ldr	r3, [pc, #144]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 8001446:	2200      	movs	r2, #0
 8001448:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800144a:	4823      	ldr	r0, [pc, #140]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 800144c:	f003 f8a1 	bl	8004592 <HAL_TIM_Base_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001456:	f000 f8ff 	bl	8001658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800145a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800145e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001460:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001464:	4619      	mov	r1, r3
 8001466:	481c      	ldr	r0, [pc, #112]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 8001468:	f003 f9fc 	bl	8004864 <HAL_TIM_ConfigClockSource>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001472:	f000 f8f1 	bl	8001658 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001476:	4818      	ldr	r0, [pc, #96]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 8001478:	f003 f8da 	bl	8004630 <HAL_TIM_PWM_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001482:	f000 f8e9 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001486:	2300      	movs	r3, #0
 8001488:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800148a:	2300      	movs	r3, #0
 800148c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800148e:	f107 0320 	add.w	r3, r7, #32
 8001492:	4619      	mov	r1, r3
 8001494:	4810      	ldr	r0, [pc, #64]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 8001496:	f003 fd39 	bl	8004f0c <HAL_TIMEx_MasterConfigSynchronization>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80014a0:	f000 f8da 	bl	8001658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014a4:	2360      	movs	r3, #96	@ 0x60
 80014a6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014ac:	2300      	movs	r3, #0
 80014ae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014b0:	2300      	movs	r3, #0
 80014b2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014b4:	1d3b      	adds	r3, r7, #4
 80014b6:	2200      	movs	r2, #0
 80014b8:	4619      	mov	r1, r3
 80014ba:	4807      	ldr	r0, [pc, #28]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 80014bc:	f003 f910 	bl	80046e0 <HAL_TIM_PWM_ConfigChannel>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80014c6:	f000 f8c7 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014ca:	4803      	ldr	r0, [pc, #12]	@ (80014d8 <MX_TIM3_Init+0xe4>)
 80014cc:	f000 f9c4 	bl	8001858 <HAL_TIM_MspPostInit>

}
 80014d0:	bf00      	nop
 80014d2:	3738      	adds	r7, #56	@ 0x38
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	200002bc 	.word	0x200002bc
 80014dc:	40000400 	.word	0x40000400

080014e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014e4:	4b11      	ldr	r3, [pc, #68]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 80014e6:	4a12      	ldr	r2, [pc, #72]	@ (8001530 <MX_USART2_UART_Init+0x50>)
 80014e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014ea:	4b10      	ldr	r3, [pc, #64]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 80014ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014f2:	4b0e      	ldr	r3, [pc, #56]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014f8:	4b0c      	ldr	r3, [pc, #48]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014fe:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 8001500:	2200      	movs	r2, #0
 8001502:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 8001506:	220c      	movs	r2, #12
 8001508:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800150a:	4b08      	ldr	r3, [pc, #32]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 800150c:	2200      	movs	r2, #0
 800150e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001510:	4b06      	ldr	r3, [pc, #24]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 8001512:	2200      	movs	r2, #0
 8001514:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001516:	4805      	ldr	r0, [pc, #20]	@ (800152c <MX_USART2_UART_Init+0x4c>)
 8001518:	f003 fd56 	bl	8004fc8 <HAL_UART_Init>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001522:	f000 f899 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000304 	.word	0x20000304
 8001530:	40004400 	.word	0x40004400

08001534 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b088      	sub	sp, #32
 8001538:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153a:	f107 0310 	add.w	r3, r7, #16
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001548:	4b3f      	ldr	r3, [pc, #252]	@ (8001648 <MX_GPIO_Init+0x114>)
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	4a3e      	ldr	r2, [pc, #248]	@ (8001648 <MX_GPIO_Init+0x114>)
 800154e:	f043 0310 	orr.w	r3, r3, #16
 8001552:	6193      	str	r3, [r2, #24]
 8001554:	4b3c      	ldr	r3, [pc, #240]	@ (8001648 <MX_GPIO_Init+0x114>)
 8001556:	699b      	ldr	r3, [r3, #24]
 8001558:	f003 0310 	and.w	r3, r3, #16
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001560:	4b39      	ldr	r3, [pc, #228]	@ (8001648 <MX_GPIO_Init+0x114>)
 8001562:	699b      	ldr	r3, [r3, #24]
 8001564:	4a38      	ldr	r2, [pc, #224]	@ (8001648 <MX_GPIO_Init+0x114>)
 8001566:	f043 0320 	orr.w	r3, r3, #32
 800156a:	6193      	str	r3, [r2, #24]
 800156c:	4b36      	ldr	r3, [pc, #216]	@ (8001648 <MX_GPIO_Init+0x114>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	f003 0320 	and.w	r3, r3, #32
 8001574:	60bb      	str	r3, [r7, #8]
 8001576:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001578:	4b33      	ldr	r3, [pc, #204]	@ (8001648 <MX_GPIO_Init+0x114>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	4a32      	ldr	r2, [pc, #200]	@ (8001648 <MX_GPIO_Init+0x114>)
 800157e:	f043 0304 	orr.w	r3, r3, #4
 8001582:	6193      	str	r3, [r2, #24]
 8001584:	4b30      	ldr	r3, [pc, #192]	@ (8001648 <MX_GPIO_Init+0x114>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	f003 0304 	and.w	r3, r3, #4
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001590:	4b2d      	ldr	r3, [pc, #180]	@ (8001648 <MX_GPIO_Init+0x114>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	4a2c      	ldr	r2, [pc, #176]	@ (8001648 <MX_GPIO_Init+0x114>)
 8001596:	f043 0308 	orr.w	r3, r3, #8
 800159a:	6193      	str	r3, [r2, #24]
 800159c:	4b2a      	ldr	r3, [pc, #168]	@ (8001648 <MX_GPIO_Init+0x114>)
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	f003 0308 	and.w	r3, r3, #8
 80015a4:	603b      	str	r3, [r7, #0]
 80015a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DISPL_LED_Pin|DISPL_DC_Pin|DISPL_RST_Pin, GPIO_PIN_RESET);
 80015a8:	2200      	movs	r2, #0
 80015aa:	2107      	movs	r1, #7
 80015ac:	4827      	ldr	r0, [pc, #156]	@ (800164c <MX_GPIO_Init+0x118>)
 80015ae:	f001 ffb8 	bl	8003522 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET);
 80015b2:	2201      	movs	r2, #1
 80015b4:	2108      	movs	r1, #8
 80015b6:	4825      	ldr	r0, [pc, #148]	@ (800164c <MX_GPIO_Init+0x118>)
 80015b8:	f001 ffb3 	bl	8003522 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY1_GPIO_Port, RELAY1_Pin, GPIO_PIN_RESET);
 80015bc:	2200      	movs	r2, #0
 80015be:	2102      	movs	r1, #2
 80015c0:	4823      	ldr	r0, [pc, #140]	@ (8001650 <MX_GPIO_Init+0x11c>)
 80015c2:	f001 ffae 	bl	8003522 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015c6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015cc:	4b21      	ldr	r3, [pc, #132]	@ (8001654 <MX_GPIO_Init+0x120>)
 80015ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015d4:	f107 0310 	add.w	r3, r7, #16
 80015d8:	4619      	mov	r1, r3
 80015da:	481c      	ldr	r0, [pc, #112]	@ (800164c <MX_GPIO_Init+0x118>)
 80015dc:	f001 fe06 	bl	80031ec <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPL_LED_Pin DISPL_DC_Pin DISPL_RST_Pin DISPL_CS_Pin */
  GPIO_InitStruct.Pin = DISPL_LED_Pin|DISPL_DC_Pin|DISPL_RST_Pin|DISPL_CS_Pin;
 80015e0:	230f      	movs	r3, #15
 80015e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e4:	2301      	movs	r3, #1
 80015e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ec:	2302      	movs	r3, #2
 80015ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015f0:	f107 0310 	add.w	r3, r7, #16
 80015f4:	4619      	mov	r1, r3
 80015f6:	4815      	ldr	r0, [pc, #84]	@ (800164c <MX_GPIO_Init+0x118>)
 80015f8:	f001 fdf8 	bl	80031ec <HAL_GPIO_Init>

  /*Configure GPIO pin : BLUE_B1_Pin */
  GPIO_InitStruct.Pin = BLUE_B1_Pin;
 80015fc:	2301      	movs	r3, #1
 80015fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001604:	2302      	movs	r3, #2
 8001606:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BLUE_B1_GPIO_Port, &GPIO_InitStruct);
 8001608:	f107 0310 	add.w	r3, r7, #16
 800160c:	4619      	mov	r1, r3
 800160e:	4810      	ldr	r0, [pc, #64]	@ (8001650 <MX_GPIO_Init+0x11c>)
 8001610:	f001 fdec 	bl	80031ec <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY1_Pin */
  GPIO_InitStruct.Pin = RELAY1_Pin;
 8001614:	2302      	movs	r3, #2
 8001616:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2302      	movs	r3, #2
 8001622:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RELAY1_GPIO_Port, &GPIO_InitStruct);
 8001624:	f107 0310 	add.w	r3, r7, #16
 8001628:	4619      	mov	r1, r3
 800162a:	4809      	ldr	r0, [pc, #36]	@ (8001650 <MX_GPIO_Init+0x11c>)
 800162c:	f001 fdde 	bl	80031ec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001630:	2200      	movs	r2, #0
 8001632:	2100      	movs	r1, #0
 8001634:	2028      	movs	r0, #40	@ 0x28
 8001636:	f001 fda2 	bl	800317e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800163a:	2028      	movs	r0, #40	@ 0x28
 800163c:	f001 fdbb 	bl	80031b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001640:	bf00      	nop
 8001642:	3720      	adds	r7, #32
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40021000 	.word	0x40021000
 800164c:	40011000 	.word	0x40011000
 8001650:	40010800 	.word	0x40010800
 8001654:	10110000 	.word	0x10110000

08001658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800165c:	b672      	cpsid	i
}
 800165e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <Error_Handler+0x8>

08001664 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800166a:	4b15      	ldr	r3, [pc, #84]	@ (80016c0 <HAL_MspInit+0x5c>)
 800166c:	699b      	ldr	r3, [r3, #24]
 800166e:	4a14      	ldr	r2, [pc, #80]	@ (80016c0 <HAL_MspInit+0x5c>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6193      	str	r3, [r2, #24]
 8001676:	4b12      	ldr	r3, [pc, #72]	@ (80016c0 <HAL_MspInit+0x5c>)
 8001678:	699b      	ldr	r3, [r3, #24]
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001682:	4b0f      	ldr	r3, [pc, #60]	@ (80016c0 <HAL_MspInit+0x5c>)
 8001684:	69db      	ldr	r3, [r3, #28]
 8001686:	4a0e      	ldr	r2, [pc, #56]	@ (80016c0 <HAL_MspInit+0x5c>)
 8001688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800168c:	61d3      	str	r3, [r2, #28]
 800168e:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <HAL_MspInit+0x5c>)
 8001690:	69db      	ldr	r3, [r3, #28]
 8001692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001696:	607b      	str	r3, [r7, #4]
 8001698:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800169a:	4b0a      	ldr	r3, [pc, #40]	@ (80016c4 <HAL_MspInit+0x60>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	4a04      	ldr	r2, [pc, #16]	@ (80016c4 <HAL_MspInit+0x60>)
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b6:	bf00      	nop
 80016b8:	3714      	adds	r7, #20
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bc80      	pop	{r7}
 80016be:	4770      	bx	lr
 80016c0:	40021000 	.word	0x40021000
 80016c4:	40010000 	.word	0x40010000

080016c8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b08a      	sub	sp, #40	@ 0x28
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d0:	f107 0318 	add.w	r3, r7, #24
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a1d      	ldr	r2, [pc, #116]	@ (8001758 <HAL_ADC_MspInit+0x90>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d10c      	bne.n	8001702 <HAL_ADC_MspInit+0x3a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016e8:	4b1c      	ldr	r3, [pc, #112]	@ (800175c <HAL_ADC_MspInit+0x94>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	4a1b      	ldr	r2, [pc, #108]	@ (800175c <HAL_ADC_MspInit+0x94>)
 80016ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016f2:	6193      	str	r3, [r2, #24]
 80016f4:	4b19      	ldr	r3, [pc, #100]	@ (800175c <HAL_ADC_MspInit+0x94>)
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016fc:	617b      	str	r3, [r7, #20]
 80016fe:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001700:	e026      	b.n	8001750 <HAL_ADC_MspInit+0x88>
  else if(hadc->Instance==ADC2)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a16      	ldr	r2, [pc, #88]	@ (8001760 <HAL_ADC_MspInit+0x98>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d121      	bne.n	8001750 <HAL_ADC_MspInit+0x88>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800170c:	4b13      	ldr	r3, [pc, #76]	@ (800175c <HAL_ADC_MspInit+0x94>)
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	4a12      	ldr	r2, [pc, #72]	@ (800175c <HAL_ADC_MspInit+0x94>)
 8001712:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001716:	6193      	str	r3, [r2, #24]
 8001718:	4b10      	ldr	r3, [pc, #64]	@ (800175c <HAL_ADC_MspInit+0x94>)
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001720:	613b      	str	r3, [r7, #16]
 8001722:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001724:	4b0d      	ldr	r3, [pc, #52]	@ (800175c <HAL_ADC_MspInit+0x94>)
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	4a0c      	ldr	r2, [pc, #48]	@ (800175c <HAL_ADC_MspInit+0x94>)
 800172a:	f043 0310 	orr.w	r3, r3, #16
 800172e:	6193      	str	r3, [r2, #24]
 8001730:	4b0a      	ldr	r3, [pc, #40]	@ (800175c <HAL_ADC_MspInit+0x94>)
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	f003 0310 	and.w	r3, r3, #16
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800173c:	2320      	movs	r3, #32
 800173e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001740:	2303      	movs	r3, #3
 8001742:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001744:	f107 0318 	add.w	r3, r7, #24
 8001748:	4619      	mov	r1, r3
 800174a:	4806      	ldr	r0, [pc, #24]	@ (8001764 <HAL_ADC_MspInit+0x9c>)
 800174c:	f001 fd4e 	bl	80031ec <HAL_GPIO_Init>
}
 8001750:	bf00      	nop
 8001752:	3728      	adds	r7, #40	@ 0x28
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40012400 	.word	0x40012400
 800175c:	40021000 	.word	0x40021000
 8001760:	40012800 	.word	0x40012800
 8001764:	40011000 	.word	0x40011000

08001768 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b08a      	sub	sp, #40	@ 0x28
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a22      	ldr	r2, [pc, #136]	@ (800180c <HAL_SPI_MspInit+0xa4>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d13d      	bne.n	8001804 <HAL_SPI_MspInit+0x9c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001788:	4b21      	ldr	r3, [pc, #132]	@ (8001810 <HAL_SPI_MspInit+0xa8>)
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	4a20      	ldr	r2, [pc, #128]	@ (8001810 <HAL_SPI_MspInit+0xa8>)
 800178e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001792:	6193      	str	r3, [r2, #24]
 8001794:	4b1e      	ldr	r3, [pc, #120]	@ (8001810 <HAL_SPI_MspInit+0xa8>)
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800179c:	613b      	str	r3, [r7, #16]
 800179e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001810 <HAL_SPI_MspInit+0xa8>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001810 <HAL_SPI_MspInit+0xa8>)
 80017a6:	f043 0308 	orr.w	r3, r3, #8
 80017aa:	6193      	str	r3, [r2, #24]
 80017ac:	4b18      	ldr	r3, [pc, #96]	@ (8001810 <HAL_SPI_MspInit+0xa8>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	f003 0308 	and.w	r3, r3, #8
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DISPL_SCK_Pin|DISPL_MOSI_Pin;
 80017b8:	2328      	movs	r3, #40	@ 0x28
 80017ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c0:	2303      	movs	r3, #3
 80017c2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c4:	f107 0314 	add.w	r3, r7, #20
 80017c8:	4619      	mov	r1, r3
 80017ca:	4812      	ldr	r0, [pc, #72]	@ (8001814 <HAL_SPI_MspInit+0xac>)
 80017cc:	f001 fd0e 	bl	80031ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TOUCH_MISO_Pin;
 80017d0:	2310      	movs	r3, #16
 80017d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TOUCH_MISO_GPIO_Port, &GPIO_InitStruct);
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	4619      	mov	r1, r3
 80017e2:	480c      	ldr	r0, [pc, #48]	@ (8001814 <HAL_SPI_MspInit+0xac>)
 80017e4:	f001 fd02 	bl	80031ec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 80017e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <HAL_SPI_MspInit+0xb0>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80017ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80017f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80017f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80017fe:	4a06      	ldr	r2, [pc, #24]	@ (8001818 <HAL_SPI_MspInit+0xb0>)
 8001800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001802:	6053      	str	r3, [r2, #4]

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001804:	bf00      	nop
 8001806:	3728      	adds	r7, #40	@ 0x28
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40013000 	.word	0x40013000
 8001810:	40021000 	.word	0x40021000
 8001814:	40010c00 	.word	0x40010c00
 8001818:	40010000 	.word	0x40010000

0800181c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a09      	ldr	r2, [pc, #36]	@ (8001850 <HAL_TIM_Base_MspInit+0x34>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d10b      	bne.n	8001846 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800182e:	4b09      	ldr	r3, [pc, #36]	@ (8001854 <HAL_TIM_Base_MspInit+0x38>)
 8001830:	69db      	ldr	r3, [r3, #28]
 8001832:	4a08      	ldr	r2, [pc, #32]	@ (8001854 <HAL_TIM_Base_MspInit+0x38>)
 8001834:	f043 0302 	orr.w	r3, r3, #2
 8001838:	61d3      	str	r3, [r2, #28]
 800183a:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <HAL_TIM_Base_MspInit+0x38>)
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001846:	bf00      	nop
 8001848:	3714      	adds	r7, #20
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr
 8001850:	40000400 	.word	0x40000400
 8001854:	40021000 	.word	0x40021000

08001858 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b088      	sub	sp, #32
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 0310 	add.w	r3, r7, #16
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a0f      	ldr	r2, [pc, #60]	@ (80018b0 <HAL_TIM_MspPostInit+0x58>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d117      	bne.n	80018a8 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001878:	4b0e      	ldr	r3, [pc, #56]	@ (80018b4 <HAL_TIM_MspPostInit+0x5c>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	4a0d      	ldr	r2, [pc, #52]	@ (80018b4 <HAL_TIM_MspPostInit+0x5c>)
 800187e:	f043 0304 	orr.w	r3, r3, #4
 8001882:	6193      	str	r3, [r2, #24]
 8001884:	4b0b      	ldr	r3, [pc, #44]	@ (80018b4 <HAL_TIM_MspPostInit+0x5c>)
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	f003 0304 	and.w	r3, r3, #4
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001890:	2340      	movs	r3, #64	@ 0x40
 8001892:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001894:	2302      	movs	r3, #2
 8001896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001898:	2302      	movs	r3, #2
 800189a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189c:	f107 0310 	add.w	r3, r7, #16
 80018a0:	4619      	mov	r1, r3
 80018a2:	4805      	ldr	r0, [pc, #20]	@ (80018b8 <HAL_TIM_MspPostInit+0x60>)
 80018a4:	f001 fca2 	bl	80031ec <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80018a8:	bf00      	nop
 80018aa:	3720      	adds	r7, #32
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40000400 	.word	0x40000400
 80018b4:	40021000 	.word	0x40021000
 80018b8:	40010800 	.word	0x40010800

080018bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b088      	sub	sp, #32
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c4:	f107 0310 	add.w	r3, r7, #16
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a15      	ldr	r2, [pc, #84]	@ (800192c <HAL_UART_MspInit+0x70>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d123      	bne.n	8001924 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018dc:	4b14      	ldr	r3, [pc, #80]	@ (8001930 <HAL_UART_MspInit+0x74>)
 80018de:	69db      	ldr	r3, [r3, #28]
 80018e0:	4a13      	ldr	r2, [pc, #76]	@ (8001930 <HAL_UART_MspInit+0x74>)
 80018e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e6:	61d3      	str	r3, [r2, #28]
 80018e8:	4b11      	ldr	r3, [pc, #68]	@ (8001930 <HAL_UART_MspInit+0x74>)
 80018ea:	69db      	ldr	r3, [r3, #28]
 80018ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f0:	60fb      	str	r3, [r7, #12]
 80018f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001930 <HAL_UART_MspInit+0x74>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001930 <HAL_UART_MspInit+0x74>)
 80018fa:	f043 0304 	orr.w	r3, r3, #4
 80018fe:	6193      	str	r3, [r2, #24]
 8001900:	4b0b      	ldr	r3, [pc, #44]	@ (8001930 <HAL_UART_MspInit+0x74>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	f003 0304 	and.w	r3, r3, #4
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800190c:	230c      	movs	r3, #12
 800190e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001910:	2302      	movs	r3, #2
 8001912:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001914:	2302      	movs	r3, #2
 8001916:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001918:	f107 0310 	add.w	r3, r7, #16
 800191c:	4619      	mov	r1, r3
 800191e:	4805      	ldr	r0, [pc, #20]	@ (8001934 <HAL_UART_MspInit+0x78>)
 8001920:	f001 fc64 	bl	80031ec <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001924:	bf00      	nop
 8001926:	3720      	adds	r7, #32
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40004400 	.word	0x40004400
 8001930:	40021000 	.word	0x40021000
 8001934:	40010800 	.word	0x40010800

08001938 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <NMI_Handler+0x4>

08001940 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <HardFault_Handler+0x4>

08001948 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800194c:	bf00      	nop
 800194e:	e7fd      	b.n	800194c <MemManage_Handler+0x4>

08001950 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001954:	bf00      	nop
 8001956:	e7fd      	b.n	8001954 <BusFault_Handler+0x4>

08001958 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800195c:	bf00      	nop
 800195e:	e7fd      	b.n	800195c <UsageFault_Handler+0x4>

08001960 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	bc80      	pop	{r7}
 800196a:	4770      	bx	lr

0800196c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001970:	bf00      	nop
 8001972:	46bd      	mov	sp, r7
 8001974:	bc80      	pop	{r7}
 8001976:	4770      	bx	lr

08001978 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr

08001984 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001988:	f000 fe8a 	bl	80026a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800198c:	bf00      	nop
 800198e:	bd80      	pop	{r7, pc}

08001990 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001994:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001998:	f001 fddc 	bl	8003554 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	bd80      	pop	{r7, pc}

080019a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  return 1;
 80019a4:	2301      	movs	r3, #1
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bc80      	pop	{r7}
 80019ac:	4770      	bx	lr

080019ae <_kill>:

int _kill(int pid, int sig)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b082      	sub	sp, #8
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
 80019b6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019b8:	f004 f9b8 	bl	8005d2c <__errno>
 80019bc:	4603      	mov	r3, r0
 80019be:	2216      	movs	r2, #22
 80019c0:	601a      	str	r2, [r3, #0]
  return -1;
 80019c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3708      	adds	r7, #8
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <_exit>:

void _exit (int status)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	b082      	sub	sp, #8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019d6:	f04f 31ff 	mov.w	r1, #4294967295
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff ffe7 	bl	80019ae <_kill>
  while (1) {}    /* Make sure we hang here */
 80019e0:	bf00      	nop
 80019e2:	e7fd      	b.n	80019e0 <_exit+0x12>

080019e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]
 80019f4:	e00a      	b.n	8001a0c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019f6:	f3af 8000 	nop.w
 80019fa:	4601      	mov	r1, r0
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	1c5a      	adds	r2, r3, #1
 8001a00:	60ba      	str	r2, [r7, #8]
 8001a02:	b2ca      	uxtb	r2, r1
 8001a04:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	617b      	str	r3, [r7, #20]
 8001a0c:	697a      	ldr	r2, [r7, #20]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	dbf0      	blt.n	80019f6 <_read+0x12>
  }

  return len;
 8001a14:	687b      	ldr	r3, [r7, #4]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b086      	sub	sp, #24
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	60f8      	str	r0, [r7, #12]
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]
 8001a2e:	e009      	b.n	8001a44 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	60ba      	str	r2, [r7, #8]
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	3301      	adds	r3, #1
 8001a42:	617b      	str	r3, [r7, #20]
 8001a44:	697a      	ldr	r2, [r7, #20]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	dbf1      	blt.n	8001a30 <_write+0x12>
  }
  return len;
 8001a4c:	687b      	ldr	r3, [r7, #4]
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3718      	adds	r7, #24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <_close>:

int _close(int file)
{
 8001a56:	b480      	push	{r7}
 8001a58:	b083      	sub	sp, #12
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr

08001a6c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a7c:	605a      	str	r2, [r3, #4]
  return 0;
 8001a7e:	2300      	movs	r3, #0
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	370c      	adds	r7, #12
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bc80      	pop	{r7}
 8001a88:	4770      	bx	lr

08001a8a <_isatty>:

int _isatty(int file)
{
 8001a8a:	b480      	push	{r7}
 8001a8c:	b083      	sub	sp, #12
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a92:	2301      	movs	r3, #1
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bc80      	pop	{r7}
 8001a9c:	4770      	bx	lr

08001a9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	b085      	sub	sp, #20
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	60f8      	str	r0, [r7, #12]
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aaa:	2300      	movs	r3, #0
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr
	...

08001ab8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ac0:	4a14      	ldr	r2, [pc, #80]	@ (8001b14 <_sbrk+0x5c>)
 8001ac2:	4b15      	ldr	r3, [pc, #84]	@ (8001b18 <_sbrk+0x60>)
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001acc:	4b13      	ldr	r3, [pc, #76]	@ (8001b1c <_sbrk+0x64>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d102      	bne.n	8001ada <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ad4:	4b11      	ldr	r3, [pc, #68]	@ (8001b1c <_sbrk+0x64>)
 8001ad6:	4a12      	ldr	r2, [pc, #72]	@ (8001b20 <_sbrk+0x68>)
 8001ad8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ada:	4b10      	ldr	r3, [pc, #64]	@ (8001b1c <_sbrk+0x64>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4413      	add	r3, r2
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d207      	bcs.n	8001af8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ae8:	f004 f920 	bl	8005d2c <__errno>
 8001aec:	4603      	mov	r3, r0
 8001aee:	220c      	movs	r2, #12
 8001af0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001af2:	f04f 33ff 	mov.w	r3, #4294967295
 8001af6:	e009      	b.n	8001b0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001af8:	4b08      	ldr	r3, [pc, #32]	@ (8001b1c <_sbrk+0x64>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001afe:	4b07      	ldr	r3, [pc, #28]	@ (8001b1c <_sbrk+0x64>)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4413      	add	r3, r2
 8001b06:	4a05      	ldr	r2, [pc, #20]	@ (8001b1c <_sbrk+0x64>)
 8001b08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3718      	adds	r7, #24
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20005000 	.word	0x20005000
 8001b18:	00000400 	.word	0x00000400
 8001b1c:	2000034c 	.word	0x2000034c
 8001b20:	200014b0 	.word	0x200014b0

08001b24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b28:	bf00      	nop
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr

08001b30 <Displ_Select>:

/******************************************
 * @brief	enable display, disabling touch
 * 			device selected if CS low
 ******************************************/
void Displ_Select(void) {
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
//	if (TOUCH_SPI==DISPL_SPI){														// if SPI port shared (display <-> touch)
	if (1){
		if (HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display not yet selected
 8001b34:	2108      	movs	r1, #8
 8001b36:	480d      	ldr	r0, [pc, #52]	@ (8001b6c <Displ_Select+0x3c>)
 8001b38:	f001 fcdc 	bl	80034f4 <HAL_GPIO_ReadPin>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d011      	beq.n	8001b66 <Displ_Select+0x36>
//			HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); 		// unselect touch
			SET_DISPL_SPI_BAUDRATE;				   									//change SPI port speed as per display needs
 8001b42:	4b0b      	ldr	r3, [pc, #44]	@ (8001b70 <Displ_Select+0x40>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	490a      	ldr	r1, [pc, #40]	@ (8001b70 <Displ_Select+0x40>)
 8001b48:	f64f 73c7 	movw	r3, #65479	@ 0xffc7
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	600b      	str	r3, [r1, #0]
 8001b50:	4b07      	ldr	r3, [pc, #28]	@ (8001b70 <Displ_Select+0x40>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a06      	ldr	r2, [pc, #24]	@ (8001b70 <Displ_Select+0x40>)
 8001b56:	f043 0308 	orr.w	r3, r3, #8
 8001b5a:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET);	// select display
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	2108      	movs	r1, #8
 8001b60:	4802      	ldr	r0, [pc, #8]	@ (8001b6c <Displ_Select+0x3c>)
 8001b62:	f001 fcde 	bl	8003522 <HAL_GPIO_WritePin>
		}
	}
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40011000 	.word	0x40011000
 8001b70:	40013000 	.word	0x40013000

08001b74 <Displ_Transmit>:
 * @PARAM	DC_Status 	indicates if sending command or data
 * 			data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **************************/
void Displ_Transmit(GPIO_PinState DC_Status, uint8_t* data, uint16_t dataSize, uint8_t isTouchGFXBuffer ){
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6039      	str	r1, [r7, #0]
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	461a      	mov	r2, r3
 8001b80:	4603      	mov	r3, r0
 8001b82:	71fb      	strb	r3, [r7, #7]
 8001b84:	460b      	mov	r3, r1
 8001b86:	80bb      	strh	r3, [r7, #4]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	71bb      	strb	r3, [r7, #6]

	while (!Displ_SpiAvailable) {};  // waiting for a free SPI port. Flag is set to 1 by transmission-complete interrupt callback
 8001b8c:	bf00      	nop
 8001b8e:	4b33      	ldr	r3, [pc, #204]	@ (8001c5c <Displ_Transmit+0xe8>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d0fa      	beq.n	8001b8e <Displ_Transmit+0x1a>

	Displ_Select();
 8001b98:	f7ff ffca 	bl	8001b30 <Displ_Select>
	HAL_GPIO_WritePin(DISPL_DC_GPIO_Port, DISPL_DC_Pin, DC_Status);
 8001b9c:	79fb      	ldrb	r3, [r7, #7]
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	2102      	movs	r1, #2
 8001ba2:	482f      	ldr	r0, [pc, #188]	@ (8001c60 <Displ_Transmit+0xec>)
 8001ba4:	f001 fcbd 	bl	8003522 <HAL_GPIO_WritePin>

	if (isTouchGFXBuffer){
 8001ba8:	79bb      	ldrb	r3, [r7, #6]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d045      	beq.n	8001c3a <Displ_Transmit+0xc6>
			*data32=__REV16(*data32);
		}
#else
//if display color format is RGB666: convert RGB565 received by TouchGFX and swap bytes

		uint8_t *buf8Pos=dispBuffer1; 							//using a local pointer
 8001bae:	4b2d      	ldr	r3, [pc, #180]	@ (8001c64 <Displ_Transmit+0xf0>)
 8001bb0:	617b      	str	r3, [r7, #20]

		uint16_t *limit=(uint16_t*)(data+dataSize);
 8001bb2:	88bb      	ldrh	r3, [r7, #4]
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	613b      	str	r3, [r7, #16]
 8001bbe:	e021      	b.n	8001c04 <Displ_Transmit+0x90>

			*(buf8Pos++)=((*data16 & 0xF800)>>8);  // R color
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	881b      	ldrh	r3, [r3, #0]
 8001bc4:	121b      	asrs	r3, r3, #8
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	1c59      	adds	r1, r3, #1
 8001bcc:	6179      	str	r1, [r7, #20]
 8001bce:	f022 0207 	bic.w	r2, r2, #7
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x07E0)>>3);  // G color
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	881b      	ldrh	r3, [r3, #0]
 8001bda:	10db      	asrs	r3, r3, #3
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	1c59      	adds	r1, r3, #1
 8001be2:	6179      	str	r1, [r7, #20]
 8001be4:	f022 0203 	bic.w	r2, r2, #3
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x001F)<<3);  // B color
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	881b      	ldrh	r3, [r3, #0]
 8001bf0:	b2da      	uxtb	r2, r3
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	1c59      	adds	r1, r3, #1
 8001bf6:	6179      	str	r1, [r7, #20]
 8001bf8:	00d2      	lsls	r2, r2, #3
 8001bfa:	b2d2      	uxtb	r2, r2
 8001bfc:	701a      	strb	r2, [r3, #0]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	3302      	adds	r3, #2
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	bf34      	ite	cc
 8001c0c:	2301      	movcc	r3, #1
 8001c0e:	2300      	movcs	r3, #0
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	4913      	ldr	r1, [pc, #76]	@ (8001c64 <Displ_Transmit+0xf0>)
 8001c16:	1a5b      	subs	r3, r3, r1
 8001c18:	f240 71fc 	movw	r1, #2044	@ 0x7fc
 8001c1c:	428b      	cmp	r3, r1
 8001c1e:	bfd4      	ite	le
 8001c20:	2301      	movle	r3, #1
 8001c22:	2300      	movgt	r3, #0
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	4013      	ands	r3, r2
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1c8      	bne.n	8001bc0 <Displ_Transmit+0x4c>
		}

		data=dispBuffer1; 				//data (pointer to data to transfer via SPI) has to point to converted buffer
 8001c2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c64 <Displ_Transmit+0xf0>)
 8001c30:	603b      	str	r3, [r7, #0]
		dataSize=(buf8Pos-dispBuffer1);	//and dataSize has to contain the converted buffer size
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	4a0b      	ldr	r2, [pc, #44]	@ (8001c64 <Displ_Transmit+0xf0>)
 8001c36:	1a9b      	subs	r3, r3, r2
 8001c38:	80bb      	strh	r3, [r7, #4]
		HAL_SPI_Transmit_IT(&DISPL_SPI_PORT , data, dataSize);
#else
#ifdef DISPLAY_SPI_DMA_MODE
		if (dataSize<DISPL_DMA_CUTOFF) {
#endif //DISPLAY_SPI_DMA_MODE
			Displ_SpiAvailable=0;
 8001c3a:	4b08      	ldr	r3, [pc, #32]	@ (8001c5c <Displ_Transmit+0xe8>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit(&DISPL_SPI_PORT , data, dataSize, HAL_MAX_DELAY);
 8001c40:	88ba      	ldrh	r2, [r7, #4]
 8001c42:	f04f 33ff 	mov.w	r3, #4294967295
 8001c46:	6839      	ldr	r1, [r7, #0]
 8001c48:	4807      	ldr	r0, [pc, #28]	@ (8001c68 <Displ_Transmit+0xf4>)
 8001c4a:	f002 faa5 	bl	8004198 <HAL_SPI_Transmit>
			Displ_SpiAvailable=1;
 8001c4e:	4b03      	ldr	r3, [pc, #12]	@ (8001c5c <Displ_Transmit+0xe8>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	701a      	strb	r2, [r3, #0]
			Displ_SpiAvailable=0;
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
		}
#endif //DISPLAY_SPI_DMA_MODE
#endif //DISPLAY_SPI_INTERRUPT_MODE
	}
 8001c54:	bf00      	nop
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20000010 	.word	0x20000010
 8001c60:	40011000 	.word	0x40011000
 8001c64:	20000358 	.word	0x20000358
 8001c68:	20000264 	.word	0x20000264

08001c6c <Displ_WriteCommand>:


/**********************************
 * @BRIEF	transmit a byte in a SPI_COMMAND format
 **********************************/
void Displ_WriteCommand(uint8_t cmd){
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	71fb      	strb	r3, [r7, #7]
	Displ_Transmit(SPI_COMMAND, &cmd, sizeof(cmd),0);
 8001c76:	1df9      	adds	r1, r7, #7
 8001c78:	2300      	movs	r3, #0
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	2000      	movs	r0, #0
 8001c7e:	f7ff ff79 	bl	8001b74 <Displ_Transmit>
}
 8001c82:	bf00      	nop
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <Displ_WriteData>:
 * @BRIEF	transmit a set of data in a SPI_DATA format
 * @PARAM 	data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **********************************/
void Displ_WriteData(uint8_t* buff, size_t buff_size, uint8_t isTouchGFXBuffer){
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b084      	sub	sp, #16
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	60f8      	str	r0, [r7, #12]
 8001c92:	60b9      	str	r1, [r7, #8]
 8001c94:	4613      	mov	r3, r2
 8001c96:	71fb      	strb	r3, [r7, #7]
	if (buff_size==0) return;
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d007      	beq.n	8001cae <Displ_WriteData+0x24>
	Displ_Transmit(SPI_DATA, buff, buff_size, isTouchGFXBuffer);
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	79fb      	ldrb	r3, [r7, #7]
 8001ca4:	68f9      	ldr	r1, [r7, #12]
 8001ca6:	2001      	movs	r0, #1
 8001ca8:	f7ff ff64 	bl	8001b74 <Displ_Transmit>
 8001cac:	e000      	b.n	8001cb0 <Displ_WriteData+0x26>
	if (buff_size==0) return;
 8001cae:	bf00      	nop
}
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
	...

08001cb8 <ILI9XXX_Init>:


/**********************************
 * @brief	ILIXXX initialization sequence
 **********************************/
void ILI9XXX_Init(){
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	Displ_Select();
 8001cbc:	f7ff ff38 	bl	8001b30 <Displ_Select>

	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	2104      	movs	r1, #4
 8001cc4:	4819      	ldr	r0, [pc, #100]	@ (8001d2c <ILI9XXX_Init+0x74>)
 8001cc6:	f001 fc2c 	bl	8003522 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001cca:	2001      	movs	r0, #1
 8001ccc:	f000 fd04 	bl	80026d8 <HAL_Delay>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_SET);
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	2104      	movs	r1, #4
 8001cd4:	4815      	ldr	r0, [pc, #84]	@ (8001d2c <ILI9XXX_Init+0x74>)
 8001cd6:	f001 fc24 	bl	8003522 <HAL_GPIO_WritePin>
	HAL_Delay(150);
 8001cda:	2096      	movs	r0, #150	@ 0x96
 8001cdc:	f000 fcfc 	bl	80026d8 <HAL_Delay>
		Displ_WriteData(data,3);
	#endif
*/


	Displ_WriteCommand(ILI9XXX_PIXEL_FORMAT);
 8001ce0:	203a      	movs	r0, #58	@ 0x3a
 8001ce2:	f7ff ffc3 	bl	8001c6c <Displ_WriteCommand>
#ifdef Z_RGB666
	Displ_WriteData((uint8_t *)"\x66",1,0);		// RGB666
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2101      	movs	r1, #1
 8001cea:	4811      	ldr	r0, [pc, #68]	@ (8001d30 <ILI9XXX_Init+0x78>)
 8001cec:	f7ff ffcd 	bl	8001c8a <Displ_WriteData>
#endif
#ifdef Z_RGB565
	Displ_WriteData((uint8_t *)"\x55",1,0);		// RGB565
#endif
	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8001cf0:	20b0      	movs	r0, #176	@ 0xb0
 8001cf2:	f7ff ffbb 	bl	8001c6c <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	480e      	ldr	r0, [pc, #56]	@ (8001d34 <ILI9XXX_Init+0x7c>)
 8001cfc:	f7ff ffc5 	bl	8001c8a <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8001d00:	20b0      	movs	r0, #176	@ 0xb0
 8001d02:	f7ff ffb3 	bl	8001c6c <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8001d06:	2200      	movs	r2, #0
 8001d08:	2101      	movs	r1, #1
 8001d0a:	480a      	ldr	r0, [pc, #40]	@ (8001d34 <ILI9XXX_Init+0x7c>)
 8001d0c:	f7ff ffbd 	bl	8001c8a <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_SLEEP_OUT);
 8001d10:	2011      	movs	r0, #17
 8001d12:	f7ff ffab 	bl	8001c6c <Displ_WriteCommand>
	HAL_Delay(120);
 8001d16:	2078      	movs	r0, #120	@ 0x78
 8001d18:	f000 fcde 	bl	80026d8 <HAL_Delay>

	Displ_WriteCommand(ILI9XXX_DISPLAY_ON);
 8001d1c:	2029      	movs	r0, #41	@ 0x29
 8001d1e:	f7ff ffa5 	bl	8001c6c <Displ_WriteCommand>
	HAL_Delay(5);
 8001d22:	2005      	movs	r0, #5
 8001d24:	f000 fcd8 	bl	80026d8 <HAL_Delay>

}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	40011000 	.word	0x40011000
 8001d30:	08007e7c 	.word	0x08007e7c
 8001d34:	08007e80 	.word	0x08007e80

08001d38 <Displ_SetAddressWindow>:
 * 			information
 * @param  x1,y1,x2,y2 top left and bottom
 * 					   right corner of the area
 * 					   to write
 **********************************************/
void Displ_SetAddressWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001d38:	b590      	push	{r4, r7, lr}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4604      	mov	r4, r0
 8001d40:	4608      	mov	r0, r1
 8001d42:	4611      	mov	r1, r2
 8001d44:	461a      	mov	r2, r3
 8001d46:	4623      	mov	r3, r4
 8001d48:	80fb      	strh	r3, [r7, #6]
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	80bb      	strh	r3, [r7, #4]
 8001d4e:	460b      	mov	r3, r1
 8001d50:	807b      	strh	r3, [r7, #2]
 8001d52:	4613      	mov	r3, r2
 8001d54:	803b      	strh	r3, [r7, #0]
	static uint8_t data[4];

	((uint32_t *)data)[0]=(((x2 & 0xFF)<<24) | ((x2 & 0xFF00)<<8) | ((x1 & 0xFF)<<8) | ((x1 & 0xFF00)>>8) );
 8001d56:	887b      	ldrh	r3, [r7, #2]
 8001d58:	061a      	lsls	r2, r3, #24
 8001d5a:	887b      	ldrh	r3, [r7, #2]
 8001d5c:	021b      	lsls	r3, r3, #8
 8001d5e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8001d62:	431a      	orrs	r2, r3
 8001d64:	88fb      	ldrh	r3, [r7, #6]
 8001d66:	021b      	lsls	r3, r3, #8
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	88fa      	ldrh	r2, [r7, #6]
 8001d6e:	0a12      	lsrs	r2, r2, #8
 8001d70:	b292      	uxth	r2, r2
 8001d72:	431a      	orrs	r2, r3
 8001d74:	4b14      	ldr	r3, [pc, #80]	@ (8001dc8 <Displ_SetAddressWindow+0x90>)
 8001d76:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_COLUMN_ADDR);
 8001d78:	202a      	movs	r0, #42	@ 0x2a
 8001d7a:	f7ff ff77 	bl	8001c6c <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2104      	movs	r1, #4
 8001d82:	4811      	ldr	r0, [pc, #68]	@ (8001dc8 <Displ_SetAddressWindow+0x90>)
 8001d84:	f7ff ff81 	bl	8001c8a <Displ_WriteData>

	((uint32_t *)data)[0]=(((y2 & 0xFF)<<24) | ((y2 & 0xFF00)<<8) | ((y1 & 0xFF)<<8) | ((y1 & 0xFF00)>>8) );
 8001d88:	883b      	ldrh	r3, [r7, #0]
 8001d8a:	061a      	lsls	r2, r3, #24
 8001d8c:	883b      	ldrh	r3, [r7, #0]
 8001d8e:	021b      	lsls	r3, r3, #8
 8001d90:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8001d94:	431a      	orrs	r2, r3
 8001d96:	88bb      	ldrh	r3, [r7, #4]
 8001d98:	021b      	lsls	r3, r3, #8
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	88ba      	ldrh	r2, [r7, #4]
 8001da0:	0a12      	lsrs	r2, r2, #8
 8001da2:	b292      	uxth	r2, r2
 8001da4:	431a      	orrs	r2, r3
 8001da6:	4b08      	ldr	r3, [pc, #32]	@ (8001dc8 <Displ_SetAddressWindow+0x90>)
 8001da8:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_PAGE_ADDR);
 8001daa:	202b      	movs	r0, #43	@ 0x2b
 8001dac:	f7ff ff5e 	bl	8001c6c <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8001db0:	2200      	movs	r2, #0
 8001db2:	2104      	movs	r1, #4
 8001db4:	4804      	ldr	r0, [pc, #16]	@ (8001dc8 <Displ_SetAddressWindow+0x90>)
 8001db6:	f7ff ff68 	bl	8001c8a <Displ_WriteData>
	Displ_WriteCommand(ILI9XXX_MEMWR);
 8001dba:	202c      	movs	r0, #44	@ 0x2c
 8001dbc:	f7ff ff56 	bl	8001c6c <Displ_WriteCommand>
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd90      	pop	{r4, r7, pc}
 8001dc8:	20001358 	.word	0x20001358

08001dcc <Displ_Init>:

/*****************************************************
 * @brief				first display initialization.
 * @param	orientation	display orientation
 *****************************************************/
void Displ_Init(Displ_Orientat_e orientation){
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	71fb      	strb	r3, [r7, #7]
//	if (TOUCH_SPI==DISPL_SPI){													// if touch and display share the same SPI port
	if(1){
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display (will be selected at writing time)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	2108      	movs	r1, #8
 8001dda:	4806      	ldr	r0, [pc, #24]	@ (8001df4 <Displ_Init+0x28>)
 8001ddc:	f001 fba1 	bl	8003522 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET); 	// select display
		SET_DISPL_SPI_BAUDRATE;
//		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);	// select touch
//		SET_TOUCH_SPI_BAUDRATE;
	}
	ILI9XXX_Init();
 8001de0:	f7ff ff6a 	bl	8001cb8 <ILI9XXX_Init>
	Displ_Orientation(orientation);
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	4618      	mov	r0, r3
 8001de8:	f000 f806 	bl	8001df8 <Displ_Orientation>
}
 8001dec:	bf00      	nop
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40011000 	.word	0x40011000

08001df8 <Displ_Orientation>:

/**********************************************
 * @brief		set orientation of the display
 * @param  	m	orientation
 **********************************************/
void Displ_Orientation(Displ_Orientat_e orientation){
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	71fb      	strb	r3, [r7, #7]
	static uint8_t data[1];
	switch(orientation) {
 8001e02:	79fb      	ldrb	r3, [r7, #7]
 8001e04:	2b03      	cmp	r3, #3
 8001e06:	d83b      	bhi.n	8001e80 <Displ_Orientation+0x88>
 8001e08:	a201      	add	r2, pc, #4	@ (adr r2, 8001e10 <Displ_Orientation+0x18>)
 8001e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e0e:	bf00      	nop
 8001e10:	08001e21 	.word	0x08001e21
 8001e14:	08001e39 	.word	0x08001e39
 8001e18:	08001e51 	.word	0x08001e51
 8001e1c:	08001e69 	.word	0x08001e69
		case Displ_Orientat_0:
			data[0]=ILI9XXX_MADCTL_0DEG;
 8001e20:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea0 <Displ_Orientation+0xa8>)
 8001e22:	2288      	movs	r2, #136	@ 0x88
 8001e24:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8001e26:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea4 <Displ_Orientation+0xac>)
 8001e28:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001e2c:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8001e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea8 <Displ_Orientation+0xb0>)
 8001e30:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001e34:	801a      	strh	r2, [r3, #0]
			break;
 8001e36:	e023      	b.n	8001e80 <Displ_Orientation+0x88>
		case Displ_Orientat_90:
			data[0]=ILI9XXX_MADCTL_90DEG;
 8001e38:	4b19      	ldr	r3, [pc, #100]	@ (8001ea0 <Displ_Orientation+0xa8>)
 8001e3a:	22e8      	movs	r2, #232	@ 0xe8
 8001e3c:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8001e3e:	4b19      	ldr	r3, [pc, #100]	@ (8001ea4 <Displ_Orientation+0xac>)
 8001e40:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001e44:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8001e46:	4b18      	ldr	r3, [pc, #96]	@ (8001ea8 <Displ_Orientation+0xb0>)
 8001e48:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001e4c:	801a      	strh	r2, [r3, #0]
			break;
 8001e4e:	e017      	b.n	8001e80 <Displ_Orientation+0x88>
		case Displ_Orientat_180:
			data[0]=ILI9XXX_MADCTL_180DEG;
 8001e50:	4b13      	ldr	r3, [pc, #76]	@ (8001ea0 <Displ_Orientation+0xa8>)
 8001e52:	2248      	movs	r2, #72	@ 0x48
 8001e54:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8001e56:	4b13      	ldr	r3, [pc, #76]	@ (8001ea4 <Displ_Orientation+0xac>)
 8001e58:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001e5c:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8001e5e:	4b12      	ldr	r3, [pc, #72]	@ (8001ea8 <Displ_Orientation+0xb0>)
 8001e60:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001e64:	801a      	strh	r2, [r3, #0]
			break;
 8001e66:	e00b      	b.n	8001e80 <Displ_Orientation+0x88>
		case Displ_Orientat_270:
			data[0]=ILI9XXX_MADCTL_270DEG;
 8001e68:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea0 <Displ_Orientation+0xa8>)
 8001e6a:	2228      	movs	r2, #40	@ 0x28
 8001e6c:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8001e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea4 <Displ_Orientation+0xac>)
 8001e70:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001e74:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8001e76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ea8 <Displ_Orientation+0xb0>)
 8001e78:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001e7c:	801a      	strh	r2, [r3, #0]
			break;
 8001e7e:	bf00      	nop
	}
	Displ_WriteCommand(ILI9XXX_MADCTL);
 8001e80:	2036      	movs	r0, #54	@ 0x36
 8001e82:	f7ff fef3 	bl	8001c6c <Displ_WriteCommand>
	Displ_WriteData(data,1,0);
 8001e86:	2200      	movs	r2, #0
 8001e88:	2101      	movs	r1, #1
 8001e8a:	4805      	ldr	r0, [pc, #20]	@ (8001ea0 <Displ_Orientation+0xa8>)
 8001e8c:	f7ff fefd 	bl	8001c8a <Displ_WriteData>
	current_orientation = orientation;  //stores active orientation into a global variable for touch routines
 8001e90:	4a06      	ldr	r2, [pc, #24]	@ (8001eac <Displ_Orientation+0xb4>)
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	7013      	strb	r3, [r2, #0]
}
 8001e96:	bf00      	nop
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	2000135c 	.word	0x2000135c
 8001ea4:	20000354 	.word	0x20000354
 8001ea8:	20000352 	.word	0x20000352
 8001eac:	20000350 	.word	0x20000350

08001eb0 <Displ_FillArea>:
/*****************************
 * @brief	fill a rectangle with a color
 * @param	x, y	top left corner of the rectangle
 * 			w, h 	width and height of the rectangle
 ******************************/
void Displ_FillArea(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001eb0:	b590      	push	{r4, r7, lr}
 8001eb2:	b08b      	sub	sp, #44	@ 0x2c
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4604      	mov	r4, r0
 8001eb8:	4608      	mov	r0, r1
 8001eba:	4611      	mov	r1, r2
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	4623      	mov	r3, r4
 8001ec0:	80fb      	strh	r3, [r7, #6]
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	80bb      	strh	r3, [r7, #4]
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	807b      	strh	r3, [r7, #2]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	803b      	strh	r3, [r7, #0]
 * -	swap buffers
 */

	uint32_t k,x1,y1,area,times;

	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	4a5a      	ldr	r2, [pc, #360]	@ (800203c <Displ_FillArea+0x18c>)
 8001ed2:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	f280 80ab 	bge.w	8002032 <Displ_FillArea+0x182>
 8001edc:	88bb      	ldrh	r3, [r7, #4]
 8001ede:	4a58      	ldr	r2, [pc, #352]	@ (8002040 <Displ_FillArea+0x190>)
 8001ee0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	f280 80a4 	bge.w	8002032 <Displ_FillArea+0x182>
 8001eea:	887b      	ldrh	r3, [r7, #2]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f000 80a0 	beq.w	8002032 <Displ_FillArea+0x182>
 8001ef2:	883b      	ldrh	r3, [r7, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	f000 809c 	beq.w	8002032 <Displ_FillArea+0x182>

	x1=x + w - 1;
 8001efa:	88fa      	ldrh	r2, [r7, #6]
 8001efc:	887b      	ldrh	r3, [r7, #2]
 8001efe:	4413      	add	r3, r2
 8001f00:	3b01      	subs	r3, #1
 8001f02:	623b      	str	r3, [r7, #32]
	if (x1 > _width) {
 8001f04:	4b4d      	ldr	r3, [pc, #308]	@ (800203c <Displ_FillArea+0x18c>)
 8001f06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	6a3b      	ldr	r3, [r7, #32]
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d903      	bls.n	8001f1a <Displ_FillArea+0x6a>
		x1=_width;
 8001f12:	4b4a      	ldr	r3, [pc, #296]	@ (800203c <Displ_FillArea+0x18c>)
 8001f14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f18:	623b      	str	r3, [r7, #32]
	}

	y1=y + h - 1;
 8001f1a:	88ba      	ldrh	r2, [r7, #4]
 8001f1c:	883b      	ldrh	r3, [r7, #0]
 8001f1e:	4413      	add	r3, r2
 8001f20:	3b01      	subs	r3, #1
 8001f22:	61fb      	str	r3, [r7, #28]
	if (y1 > _height) {
 8001f24:	4b46      	ldr	r3, [pc, #280]	@ (8002040 <Displ_FillArea+0x190>)
 8001f26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	69fb      	ldr	r3, [r7, #28]
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d903      	bls.n	8001f3a <Displ_FillArea+0x8a>
		y1=_height;
 8001f32:	4b43      	ldr	r3, [pc, #268]	@ (8002040 <Displ_FillArea+0x190>)
 8001f34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f38:	61fb      	str	r3, [r7, #28]

#endif
#ifdef Z_RGB666 // setting up dispBuffer in RGB666 format
	uint32_t datasize;

	uint8_t Rbyte=(color & 0xF800)>>8;
 8001f3a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001f3c:	121b      	asrs	r3, r3, #8
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	f023 0307 	bic.w	r3, r3, #7
 8001f44:	75fb      	strb	r3, [r7, #23]
	uint8_t Gbyte=(color & 0x07E0)>>3;
 8001f46:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001f48:	10db      	asrs	r3, r3, #3
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	f023 0303 	bic.w	r3, r3, #3
 8001f50:	75bb      	strb	r3, [r7, #22]
	uint8_t Bbyte=(color & 0x001F)<<3;
 8001f52:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	00db      	lsls	r3, r3, #3
 8001f58:	757b      	strb	r3, [r7, #21]

	area=(((y1-y+1)*(x1-x+1))*3); 		// area to fill in bytes (3 bytes per pixel)
 8001f5a:	88bb      	ldrh	r3, [r7, #4]
 8001f5c:	69fa      	ldr	r2, [r7, #28]
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	3301      	adds	r3, #1
 8001f62:	88fa      	ldrh	r2, [r7, #6]
 8001f64:	6a39      	ldr	r1, [r7, #32]
 8001f66:	1a8a      	subs	r2, r1, r2
 8001f68:	3201      	adds	r2, #1
 8001f6a:	fb03 f202 	mul.w	r2, r3, r2
 8001f6e:	4613      	mov	r3, r2
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	4413      	add	r3, r2
 8001f74:	613b      	str	r3, [r7, #16]
	uint8_t *buf8Pos=dispBuffer; 		//using a local pointer: changing values next
 8001f76:	4b33      	ldr	r3, [pc, #204]	@ (8002044 <Displ_FillArea+0x194>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	61bb      	str	r3, [r7, #24]

	datasize = (area<(SIZEBUF-3) ? area : (SIZEBUF-3));  //as buf8Pos receives 3 bytes each cycle we must be sure that SIZEBUF will be not overridden in the next loop
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	f240 72fd 	movw	r2, #2045	@ 0x7fd
 8001f82:	4293      	cmp	r3, r2
 8001f84:	bf28      	it	cs
 8001f86:	4613      	movcs	r3, r2
 8001f88:	60fb      	str	r3, [r7, #12]

	k=0;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	627b      	str	r3, [r7, #36]	@ 0x24
	while ((buf8Pos-dispBuffer)<=datasize){
 8001f8e:	e00e      	b.n	8001fae <Displ_FillArea+0xfe>
		*(buf8Pos++)=Rbyte;
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	1c5a      	adds	r2, r3, #1
 8001f94:	61ba      	str	r2, [r7, #24]
 8001f96:	7dfa      	ldrb	r2, [r7, #23]
 8001f98:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Gbyte;
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	1c5a      	adds	r2, r3, #1
 8001f9e:	61ba      	str	r2, [r7, #24]
 8001fa0:	7dba      	ldrb	r2, [r7, #22]
 8001fa2:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Bbyte;
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	1c5a      	adds	r2, r3, #1
 8001fa8:	61ba      	str	r2, [r7, #24]
 8001faa:	7d7a      	ldrb	r2, [r7, #21]
 8001fac:	701a      	strb	r2, [r3, #0]
	while ((buf8Pos-dispBuffer)<=datasize){
 8001fae:	4b25      	ldr	r3, [pc, #148]	@ (8002044 <Displ_FillArea+0x194>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d2e8      	bcs.n	8001f90 <Displ_FillArea+0xe0>
	}
	datasize=(buf8Pos-dispBuffer);
 8001fbe:	4b21      	ldr	r3, [pc, #132]	@ (8002044 <Displ_FillArea+0x194>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	69ba      	ldr	r2, [r7, #24]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	60fb      	str	r3, [r7, #12]
#endif

//START WRITING TO DISPLAY
	Displ_SetAddressWindow(x, y, x1, y1);
 8001fc8:	6a3b      	ldr	r3, [r7, #32]
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	88b9      	ldrh	r1, [r7, #4]
 8001fd2:	88f8      	ldrh	r0, [r7, #6]
 8001fd4:	f7ff feb0 	bl	8001d38 <Displ_SetAddressWindow>
		Displ_WriteData(dispBuffer,SIZEBUF,0);
	}
	Displ_WriteData(dispBuffer,(area<<1)-(times<<BUFLEVEL),0);
#endif
#ifdef Z_RGB666 // transferring RGB666 format dispBuffer
	times=(area/datasize);  					//how many times buffer must be sent via SPI.
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe0:	60bb      	str	r3, [r7, #8]
	for  (k=0;k<times;k++) {
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fe6:	e009      	b.n	8001ffc <Displ_FillArea+0x14c>
		Displ_WriteData(dispBuffer,datasize,0);
 8001fe8:	4b16      	ldr	r3, [pc, #88]	@ (8002044 <Displ_FillArea+0x194>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2200      	movs	r2, #0
 8001fee:	68f9      	ldr	r1, [r7, #12]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fe4a 	bl	8001c8a <Displ_WriteData>
	for  (k=0;k<times;k++) {
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	429a      	cmp	r2, r3
 8002002:	d3f1      	bcc.n	8001fe8 <Displ_FillArea+0x138>
	}
	Displ_WriteData(dispBuffer,(area-times*datasize),0);      //transfer last data frame
 8002004:	4b0f      	ldr	r3, [pc, #60]	@ (8002044 <Displ_FillArea+0x194>)
 8002006:	6818      	ldr	r0, [r3, #0]
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	fb02 f303 	mul.w	r3, r2, r3
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2200      	movs	r2, #0
 8002016:	4619      	mov	r1, r3
 8002018:	f7ff fe37 	bl	8001c8a <Displ_WriteData>
#endif

//BUFFER SWAP
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 800201c:	4b09      	ldr	r3, [pc, #36]	@ (8002044 <Displ_FillArea+0x194>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a09      	ldr	r2, [pc, #36]	@ (8002048 <Displ_FillArea+0x198>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d101      	bne.n	800202a <Displ_FillArea+0x17a>
 8002026:	4b09      	ldr	r3, [pc, #36]	@ (800204c <Displ_FillArea+0x19c>)
 8002028:	e000      	b.n	800202c <Displ_FillArea+0x17c>
 800202a:	4b07      	ldr	r3, [pc, #28]	@ (8002048 <Displ_FillArea+0x198>)
 800202c:	4a05      	ldr	r2, [pc, #20]	@ (8002044 <Displ_FillArea+0x194>)
 800202e:	6013      	str	r3, [r2, #0]
 8002030:	e000      	b.n	8002034 <Displ_FillArea+0x184>
	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8002032:	bf00      	nop

}
 8002034:	372c      	adds	r7, #44	@ 0x2c
 8002036:	46bd      	mov	sp, r7
 8002038:	bd90      	pop	{r4, r7, pc}
 800203a:	bf00      	nop
 800203c:	20000352 	.word	0x20000352
 8002040:	20000354 	.word	0x20000354
 8002044:	20000014 	.word	0x20000014
 8002048:	20000358 	.word	0x20000358
 800204c:	20000b58 	.word	0x20000b58

08002050 <Displ_CLS>:

/*****************
 * @brief	clear display with a color.
 * @param	bgcolor
 *****************/
void Displ_CLS(uint16_t bgcolor){
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af02      	add	r7, sp, #8
 8002056:	4603      	mov	r3, r0
 8002058:	80fb      	strh	r3, [r7, #6]
	Displ_FillArea(0, 0, _width, _height, bgcolor);
 800205a:	4b09      	ldr	r3, [pc, #36]	@ (8002080 <Displ_CLS+0x30>)
 800205c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002060:	b29a      	uxth	r2, r3
 8002062:	4b08      	ldr	r3, [pc, #32]	@ (8002084 <Displ_CLS+0x34>)
 8002064:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002068:	b299      	uxth	r1, r3
 800206a:	88fb      	ldrh	r3, [r7, #6]
 800206c:	9300      	str	r3, [sp, #0]
 800206e:	460b      	mov	r3, r1
 8002070:	2100      	movs	r1, #0
 8002072:	2000      	movs	r0, #0
 8002074:	f7ff ff1c 	bl	8001eb0 <Displ_FillArea>
}
 8002078:	bf00      	nop
 800207a:	3708      	adds	r7, #8
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	20000352 	.word	0x20000352
 8002084:	20000354 	.word	0x20000354

08002088 <Displ_WChar>:
 * @brief	display one character on the display
 * @param 	x,y: top left corner of the character to be printed
 * 			ch, font, color, bgcolor: as per parameter name
 * 			size: (1 or 2) single or double wided printing
 **********************/
void Displ_WChar(uint16_t x, uint16_t y, char ch, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8002088:	b082      	sub	sp, #8
 800208a:	b590      	push	{r4, r7, lr}
 800208c:	b08d      	sub	sp, #52	@ 0x34
 800208e:	af00      	add	r7, sp, #0
 8002090:	647b      	str	r3, [r7, #68]	@ 0x44
 8002092:	4603      	mov	r3, r0
 8002094:	80fb      	strh	r3, [r7, #6]
 8002096:	460b      	mov	r3, r1
 8002098:	80bb      	strh	r3, [r7, #4]
 800209a:	4613      	mov	r3, r2
 800209c:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, bytes, j, bufSize, mask;

    const uint8_t *pos;
	uint8_t wsize=font.Width; //printing char width
 800209e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80020a2:	76fb      	strb	r3, [r7, #27]

	if (size==2)
 80020a4:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d102      	bne.n	80020b2 <Displ_WChar+0x2a>
		wsize<<= 1;
 80020ac:	7efb      	ldrb	r3, [r7, #27]
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	76fb      	strb	r3, [r7, #27]
	bufSize=0;
 80020b2:	2300      	movs	r3, #0
 80020b4:	623b      	str	r3, [r7, #32]
	bytes=font.Height * font.Size ;
 80020b6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80020ba:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 80020be:	fb02 f303 	mul.w	r3, r2, r3
 80020c2:	617b      	str	r3, [r7, #20]
	pos=font.table+(ch - 32) * bytes ;//that's char position in table
 80020c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80020c6:	78fb      	ldrb	r3, [r7, #3]
 80020c8:	3b20      	subs	r3, #32
 80020ca:	4619      	mov	r1, r3
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fb01 f303 	mul.w	r3, r1, r3
 80020d2:	4413      	add	r3, r2
 80020d4:	613b      	str	r3, [r7, #16]
	switch (font.Size) {
 80020d6:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d005      	beq.n	80020ea <Displ_WChar+0x62>
 80020de:	2b03      	cmp	r3, #3
 80020e0:	d107      	bne.n	80020f2 <Displ_WChar+0x6a>
		case 3:
			mask=0x800000;
 80020e2:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80020e6:	61fb      	str	r3, [r7, #28]
			break;
 80020e8:	e005      	b.n	80020f6 <Displ_WChar+0x6e>
		case 2:
			mask=0x8000;
 80020ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020ee:	61fb      	str	r3, [r7, #28]
			break;
 80020f0:	e001      	b.n	80020f6 <Displ_WChar+0x6e>
		default:
			mask=0x80;
 80020f2:	2380      	movs	r3, #128	@ 0x80
 80020f4:	61fb      	str	r3, [r7, #28]
#endif

#ifdef Z_RGB666
//  setting up char image in RGB666 format

	uint8_t Rcol=(color & 0xF800)>>8;
 80020f6:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 80020fa:	121b      	asrs	r3, r3, #8
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	f023 0307 	bic.w	r3, r3, #7
 8002102:	73fb      	strb	r3, [r7, #15]
	uint8_t Gcol=(color & 0x07E0)>>3;
 8002104:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002108:	10db      	asrs	r3, r3, #3
 800210a:	b2db      	uxtb	r3, r3
 800210c:	f023 0303 	bic.w	r3, r3, #3
 8002110:	73bb      	strb	r3, [r7, #14]
	uint8_t Bcol=(color & 0x001F)<<3;
 8002112:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 8002116:	b2db      	uxtb	r3, r3
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	737b      	strb	r3, [r7, #13]
	uint8_t Rbak=(bgcolor & 0xF800)>>8;
 800211c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002120:	121b      	asrs	r3, r3, #8
 8002122:	b2db      	uxtb	r3, r3
 8002124:	f023 0307 	bic.w	r3, r3, #7
 8002128:	733b      	strb	r3, [r7, #12]
	uint8_t Gbak=(bgcolor & 0x07E0)>>3;
 800212a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800212e:	10db      	asrs	r3, r3, #3
 8002130:	b2db      	uxtb	r3, r3
 8002132:	f023 0303 	bic.w	r3, r3, #3
 8002136:	72fb      	strb	r3, [r7, #11]
	uint8_t Bbak=(bgcolor & 0x001F)<<3;
 8002138:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800213c:	b2db      	uxtb	r3, r3
 800213e:	00db      	lsls	r3, r3, #3
 8002140:	72bb      	strb	r3, [r7, #10]

	for(i = 0; i < (bytes); i+=font.Size){
 8002142:	2300      	movs	r3, #0
 8002144:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002146:	e0af      	b.n	80022a8 <Displ_WChar+0x220>
		b=0;
 8002148:	2300      	movs	r3, #0
 800214a:	62bb      	str	r3, [r7, #40]	@ 0x28
		switch (font.Size) {
 800214c:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002150:	2b02      	cmp	r3, #2
 8002152:	d015      	beq.n	8002180 <Displ_WChar+0xf8>
 8002154:	2b03      	cmp	r3, #3
 8002156:	d120      	bne.n	800219a <Displ_WChar+0x112>
			case 3:
				b=pos[i]<<16 | pos[i+1]<<8 | pos[i+2];
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800215c:	4413      	add	r3, r2
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	041a      	lsls	r2, r3, #16
 8002162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002164:	3301      	adds	r3, #1
 8002166:	6939      	ldr	r1, [r7, #16]
 8002168:	440b      	add	r3, r1
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	021b      	lsls	r3, r3, #8
 800216e:	4313      	orrs	r3, r2
 8002170:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002172:	3202      	adds	r2, #2
 8002174:	6939      	ldr	r1, [r7, #16]
 8002176:	440a      	add	r2, r1
 8002178:	7812      	ldrb	r2, [r2, #0]
 800217a:	4313      	orrs	r3, r2
 800217c:	62bb      	str	r3, [r7, #40]	@ 0x28
				break;
 800217e:	e011      	b.n	80021a4 <Displ_WChar+0x11c>
			case 2:
				b=pos[i]<<8 | pos[i+1];
 8002180:	693a      	ldr	r2, [r7, #16]
 8002182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002184:	4413      	add	r3, r2
 8002186:	781b      	ldrb	r3, [r3, #0]
 8002188:	021b      	lsls	r3, r3, #8
 800218a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800218c:	3201      	adds	r2, #1
 800218e:	6939      	ldr	r1, [r7, #16]
 8002190:	440a      	add	r2, r1
 8002192:	7812      	ldrb	r2, [r2, #0]
 8002194:	4313      	orrs	r3, r2
 8002196:	62bb      	str	r3, [r7, #40]	@ 0x28
				break;
 8002198:	e004      	b.n	80021a4 <Displ_WChar+0x11c>
			default:
				b=pos[i];
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800219e:	4413      	add	r3, r2
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	62bb      	str	r3, [r7, #40]	@ 0x28
		}

		for(j = 0; j < font.Width; j++) {
 80021a4:	2300      	movs	r3, #0
 80021a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80021a8:	e072      	b.n	8002290 <Displ_WChar+0x208>
			if((b << j) & mask)  {
 80021aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ae:	409a      	lsls	r2, r3
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	4013      	ands	r3, r2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d034      	beq.n	8002222 <Displ_WChar+0x19a>
				dispBuffer[bufSize++] = Rcol;
 80021b8:	4b53      	ldr	r3, [pc, #332]	@ (8002308 <Displ_WChar+0x280>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	6a3b      	ldr	r3, [r7, #32]
 80021be:	1c59      	adds	r1, r3, #1
 80021c0:	6239      	str	r1, [r7, #32]
 80021c2:	4413      	add	r3, r2
 80021c4:	7bfa      	ldrb	r2, [r7, #15]
 80021c6:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gcol;
 80021c8:	4b4f      	ldr	r3, [pc, #316]	@ (8002308 <Displ_WChar+0x280>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	6a3b      	ldr	r3, [r7, #32]
 80021ce:	1c59      	adds	r1, r3, #1
 80021d0:	6239      	str	r1, [r7, #32]
 80021d2:	4413      	add	r3, r2
 80021d4:	7bba      	ldrb	r2, [r7, #14]
 80021d6:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bcol;
 80021d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002308 <Displ_WChar+0x280>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	6a3b      	ldr	r3, [r7, #32]
 80021de:	1c59      	adds	r1, r3, #1
 80021e0:	6239      	str	r1, [r7, #32]
 80021e2:	4413      	add	r3, r2
 80021e4:	7b7a      	ldrb	r2, [r7, #13]
 80021e6:	701a      	strb	r2, [r3, #0]

				if (size==2){
 80021e8:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d14c      	bne.n	800228a <Displ_WChar+0x202>
					dispBuffer[bufSize++] = Rcol;
 80021f0:	4b45      	ldr	r3, [pc, #276]	@ (8002308 <Displ_WChar+0x280>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	1c59      	adds	r1, r3, #1
 80021f8:	6239      	str	r1, [r7, #32]
 80021fa:	4413      	add	r3, r2
 80021fc:	7bfa      	ldrb	r2, [r7, #15]
 80021fe:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gcol;
 8002200:	4b41      	ldr	r3, [pc, #260]	@ (8002308 <Displ_WChar+0x280>)
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	6a3b      	ldr	r3, [r7, #32]
 8002206:	1c59      	adds	r1, r3, #1
 8002208:	6239      	str	r1, [r7, #32]
 800220a:	4413      	add	r3, r2
 800220c:	7bba      	ldrb	r2, [r7, #14]
 800220e:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bcol;
 8002210:	4b3d      	ldr	r3, [pc, #244]	@ (8002308 <Displ_WChar+0x280>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	6a3b      	ldr	r3, [r7, #32]
 8002216:	1c59      	adds	r1, r3, #1
 8002218:	6239      	str	r1, [r7, #32]
 800221a:	4413      	add	r3, r2
 800221c:	7b7a      	ldrb	r2, [r7, #13]
 800221e:	701a      	strb	r2, [r3, #0]
 8002220:	e033      	b.n	800228a <Displ_WChar+0x202>
				}
			} else {
				dispBuffer[bufSize++] = Rbak;
 8002222:	4b39      	ldr	r3, [pc, #228]	@ (8002308 <Displ_WChar+0x280>)
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	6a3b      	ldr	r3, [r7, #32]
 8002228:	1c59      	adds	r1, r3, #1
 800222a:	6239      	str	r1, [r7, #32]
 800222c:	4413      	add	r3, r2
 800222e:	7b3a      	ldrb	r2, [r7, #12]
 8002230:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gbak;
 8002232:	4b35      	ldr	r3, [pc, #212]	@ (8002308 <Displ_WChar+0x280>)
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	1c59      	adds	r1, r3, #1
 800223a:	6239      	str	r1, [r7, #32]
 800223c:	4413      	add	r3, r2
 800223e:	7afa      	ldrb	r2, [r7, #11]
 8002240:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bbak;
 8002242:	4b31      	ldr	r3, [pc, #196]	@ (8002308 <Displ_WChar+0x280>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	6a3b      	ldr	r3, [r7, #32]
 8002248:	1c59      	adds	r1, r3, #1
 800224a:	6239      	str	r1, [r7, #32]
 800224c:	4413      	add	r3, r2
 800224e:	7aba      	ldrb	r2, [r7, #10]
 8002250:	701a      	strb	r2, [r3, #0]
				if (size==2) {
 8002252:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8002256:	2b02      	cmp	r3, #2
 8002258:	d117      	bne.n	800228a <Displ_WChar+0x202>
					dispBuffer[bufSize++] = Rbak;
 800225a:	4b2b      	ldr	r3, [pc, #172]	@ (8002308 <Displ_WChar+0x280>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	1c59      	adds	r1, r3, #1
 8002262:	6239      	str	r1, [r7, #32]
 8002264:	4413      	add	r3, r2
 8002266:	7b3a      	ldrb	r2, [r7, #12]
 8002268:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gbak;
 800226a:	4b27      	ldr	r3, [pc, #156]	@ (8002308 <Displ_WChar+0x280>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	6a3b      	ldr	r3, [r7, #32]
 8002270:	1c59      	adds	r1, r3, #1
 8002272:	6239      	str	r1, [r7, #32]
 8002274:	4413      	add	r3, r2
 8002276:	7afa      	ldrb	r2, [r7, #11]
 8002278:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bbak;
 800227a:	4b23      	ldr	r3, [pc, #140]	@ (8002308 <Displ_WChar+0x280>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	6a3b      	ldr	r3, [r7, #32]
 8002280:	1c59      	adds	r1, r3, #1
 8002282:	6239      	str	r1, [r7, #32]
 8002284:	4413      	add	r3, r2
 8002286:	7aba      	ldrb	r2, [r7, #10]
 8002288:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < font.Width; j++) {
 800228a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228c:	3301      	adds	r3, #1
 800228e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002290:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8002294:	461a      	mov	r2, r3
 8002296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002298:	4293      	cmp	r3, r2
 800229a:	d386      	bcc.n	80021aa <Displ_WChar+0x122>
	for(i = 0; i < (bytes); i+=font.Size){
 800229c:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80022a0:	461a      	mov	r2, r3
 80022a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022a4:	4413      	add	r3, r2
 80022a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	f4ff af4b 	bcc.w	8002148 <Displ_WChar+0xc0>
			}
		}
	}
#endif

	Displ_SetAddressWindow(x, y, x+wsize-1, y+font.Height-1);
 80022b2:	7efb      	ldrb	r3, [r7, #27]
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	88fb      	ldrh	r3, [r7, #6]
 80022b8:	4413      	add	r3, r2
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	3b01      	subs	r3, #1
 80022be:	b29c      	uxth	r4, r3
 80022c0:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 80022c4:	88bb      	ldrh	r3, [r7, #4]
 80022c6:	4413      	add	r3, r2
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	3b01      	subs	r3, #1
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	88b9      	ldrh	r1, [r7, #4]
 80022d0:	88f8      	ldrh	r0, [r7, #6]
 80022d2:	4622      	mov	r2, r4
 80022d4:	f7ff fd30 	bl	8001d38 <Displ_SetAddressWindow>
	Displ_WriteData(dispBuffer,bufSize,0);
 80022d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002308 <Displ_WChar+0x280>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2200      	movs	r2, #0
 80022de:	6a39      	ldr	r1, [r7, #32]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f7ff fcd2 	bl	8001c8a <Displ_WriteData>
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 80022e6:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <Displ_WChar+0x280>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a08      	ldr	r2, [pc, #32]	@ (800230c <Displ_WChar+0x284>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d101      	bne.n	80022f4 <Displ_WChar+0x26c>
 80022f0:	4b07      	ldr	r3, [pc, #28]	@ (8002310 <Displ_WChar+0x288>)
 80022f2:	e000      	b.n	80022f6 <Displ_WChar+0x26e>
 80022f4:	4b05      	ldr	r3, [pc, #20]	@ (800230c <Displ_WChar+0x284>)
 80022f6:	4a04      	ldr	r2, [pc, #16]	@ (8002308 <Displ_WChar+0x280>)
 80022f8:	6013      	str	r3, [r2, #0]

}
 80022fa:	bf00      	nop
 80022fc:	3734      	adds	r7, #52	@ 0x34
 80022fe:	46bd      	mov	sp, r7
 8002300:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002304:	b002      	add	sp, #8
 8002306:	4770      	bx	lr
 8002308:	20000014 	.word	0x20000014
 800230c:	20000358 	.word	0x20000358
 8002310:	20000b58 	.word	0x20000b58

08002314 <Displ_WString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_WString(uint16_t x, uint16_t y, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8002314:	b082      	sub	sp, #8
 8002316:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002318:	b08b      	sub	sp, #44	@ 0x2c
 800231a:	af06      	add	r7, sp, #24
 800231c:	603a      	str	r2, [r7, #0]
 800231e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002320:	4603      	mov	r3, r0
 8002322:	80fb      	strh	r3, [r7, #6]
 8002324:	460b      	mov	r3, r1
 8002326:	80bb      	strh	r3, [r7, #4]
	uint16_t delta=font.Width;
 8002328:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800232a:	81fb      	strh	r3, [r7, #14]
	if (size>1)
 800232c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002330:	2b01      	cmp	r3, #1
 8002332:	d922      	bls.n	800237a <Displ_WString+0x66>
		delta<<=1;
 8002334:	89fb      	ldrh	r3, [r7, #14]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	81fb      	strh	r3, [r7, #14]

    while(*str) {
 800233a:	e01e      	b.n	800237a <Displ_WString+0x66>
                str++;
                continue;
            }
        }
 */
        Displ_WChar(x, y, *str, font, size, color, bgcolor);
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	781a      	ldrb	r2, [r3, #0]
 8002340:	88bd      	ldrh	r5, [r7, #4]
 8002342:	88fc      	ldrh	r4, [r7, #6]
 8002344:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002348:	9304      	str	r3, [sp, #16]
 800234a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800234c:	9303      	str	r3, [sp, #12]
 800234e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8002352:	9302      	str	r3, [sp, #8]
 8002354:	466e      	mov	r6, sp
 8002356:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800235a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800235e:	e886 0003 	stmia.w	r6, {r0, r1}
 8002362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002364:	4629      	mov	r1, r5
 8002366:	4620      	mov	r0, r4
 8002368:	f7ff fe8e 	bl	8002088 <Displ_WChar>
        x += delta;
 800236c:	88fa      	ldrh	r2, [r7, #6]
 800236e:	89fb      	ldrh	r3, [r7, #14]
 8002370:	4413      	add	r3, r2
 8002372:	80fb      	strh	r3, [r7, #6]
        str++;
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	3301      	adds	r3, #1
 8002378:	603b      	str	r3, [r7, #0]
    while(*str) {
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1dc      	bne.n	800233c <Displ_WString+0x28>
    }
}
 8002382:	bf00      	nop
 8002384:	bf00      	nop
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800238e:	b002      	add	sp, #8
 8002390:	4770      	bx	lr
	...

08002394 <Displ_CString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_CString(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8002394:	b5b0      	push	{r4, r5, r7, lr}
 8002396:	b08a      	sub	sp, #40	@ 0x28
 8002398:	af06      	add	r7, sp, #24
 800239a:	4604      	mov	r4, r0
 800239c:	4608      	mov	r0, r1
 800239e:	4611      	mov	r1, r2
 80023a0:	461a      	mov	r2, r3
 80023a2:	4623      	mov	r3, r4
 80023a4:	80fb      	strh	r3, [r7, #6]
 80023a6:	4603      	mov	r3, r0
 80023a8:	80bb      	strh	r3, [r7, #4]
 80023aa:	460b      	mov	r3, r1
 80023ac:	807b      	strh	r3, [r7, #2]
 80023ae:	4613      	mov	r3, r2
 80023b0:	803b      	strh	r3, [r7, #0]
	uint16_t x,y;
	uint16_t wsize=font.Width;
 80023b2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80023b4:	817b      	strh	r3, [r7, #10]
	static uint8_t cambia=0;
	if (size>1)
 80023b6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d902      	bls.n	80023c4 <Displ_CString+0x30>
		wsize<<=1;
 80023be:	897b      	ldrh	r3, [r7, #10]
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	817b      	strh	r3, [r7, #10]
	if ((strlen(str)*wsize)>(x1-x0+1))
 80023c4:	6a38      	ldr	r0, [r7, #32]
 80023c6:	f7fd fec3 	bl	8000150 <strlen>
 80023ca:	4602      	mov	r2, r0
 80023cc:	897b      	ldrh	r3, [r7, #10]
 80023ce:	fb02 f303 	mul.w	r3, r2, r3
 80023d2:	8879      	ldrh	r1, [r7, #2]
 80023d4:	88fa      	ldrh	r2, [r7, #6]
 80023d6:	1a8a      	subs	r2, r1, r2
 80023d8:	3201      	adds	r2, #1
 80023da:	4293      	cmp	r3, r2
 80023dc:	d902      	bls.n	80023e4 <Displ_CString+0x50>
		x=x0;
 80023de:	88fb      	ldrh	r3, [r7, #6]
 80023e0:	81fb      	strh	r3, [r7, #14]
 80023e2:	e00e      	b.n	8002402 <Displ_CString+0x6e>
	else
		x=(x1+x0+1-strlen(str)*wsize) >> 1;
 80023e4:	887a      	ldrh	r2, [r7, #2]
 80023e6:	88fb      	ldrh	r3, [r7, #6]
 80023e8:	4413      	add	r3, r2
 80023ea:	461c      	mov	r4, r3
 80023ec:	6a38      	ldr	r0, [r7, #32]
 80023ee:	f7fd feaf 	bl	8000150 <strlen>
 80023f2:	4602      	mov	r2, r0
 80023f4:	897b      	ldrh	r3, [r7, #10]
 80023f6:	fb02 f303 	mul.w	r3, r2, r3
 80023fa:	1ae3      	subs	r3, r4, r3
 80023fc:	3301      	adds	r3, #1
 80023fe:	085b      	lsrs	r3, r3, #1
 8002400:	81fb      	strh	r3, [r7, #14]
	if (font.Height>(y1-y0+1))
 8002402:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002404:	4619      	mov	r1, r3
 8002406:	883a      	ldrh	r2, [r7, #0]
 8002408:	88bb      	ldrh	r3, [r7, #4]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	3301      	adds	r3, #1
 800240e:	4299      	cmp	r1, r3
 8002410:	dd02      	ble.n	8002418 <Displ_CString+0x84>
		y=y0;
 8002412:	88bb      	ldrh	r3, [r7, #4]
 8002414:	81bb      	strh	r3, [r7, #12]
 8002416:	e007      	b.n	8002428 <Displ_CString+0x94>
	else
		y=(y1+y0+1-font.Height) >> 1;
 8002418:	883a      	ldrh	r2, [r7, #0]
 800241a:	88bb      	ldrh	r3, [r7, #4]
 800241c:	4413      	add	r3, r2
 800241e:	3301      	adds	r3, #1
 8002420:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8002422:	1a9b      	subs	r3, r3, r2
 8002424:	105b      	asrs	r3, r3, #1
 8002426:	81bb      	strh	r3, [r7, #12]

	if (x>x0){
 8002428:	89fa      	ldrh	r2, [r7, #14]
 800242a:	88fb      	ldrh	r3, [r7, #6]
 800242c:	429a      	cmp	r2, r3
 800242e:	d912      	bls.n	8002456 <Displ_CString+0xc2>
		Displ_FillArea(x0,y0,x-x0,y1-y0+1,bgcolor);
 8002430:	89fa      	ldrh	r2, [r7, #14]
 8002432:	88fb      	ldrh	r3, [r7, #6]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	b29c      	uxth	r4, r3
 8002438:	883a      	ldrh	r2, [r7, #0]
 800243a:	88bb      	ldrh	r3, [r7, #4]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	b29b      	uxth	r3, r3
 8002440:	3301      	adds	r3, #1
 8002442:	b29a      	uxth	r2, r3
 8002444:	88b9      	ldrh	r1, [r7, #4]
 8002446:	88f8      	ldrh	r0, [r7, #6]
 8002448:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800244a:	9300      	str	r3, [sp, #0]
 800244c:	4613      	mov	r3, r2
 800244e:	4622      	mov	r2, r4
 8002450:	f7ff fd2e 	bl	8001eb0 <Displ_FillArea>
 8002454:	e001      	b.n	800245a <Displ_CString+0xc6>
	} else
		x=x0; // fixing here mistake could be due to roundings: x lower than x0.
 8002456:	88fb      	ldrh	r3, [r7, #6]
 8002458:	81fb      	strh	r3, [r7, #14]
	if (x1>(strlen(str)*wsize+x0))
 800245a:	887c      	ldrh	r4, [r7, #2]
 800245c:	6a38      	ldr	r0, [r7, #32]
 800245e:	f7fd fe77 	bl	8000150 <strlen>
 8002462:	4602      	mov	r2, r0
 8002464:	897b      	ldrh	r3, [r7, #10]
 8002466:	fb03 f202 	mul.w	r2, r3, r2
 800246a:	88fb      	ldrh	r3, [r7, #6]
 800246c:	4413      	add	r3, r2
 800246e:	429c      	cmp	r4, r3
 8002470:	d91b      	bls.n	80024aa <Displ_CString+0x116>
		Displ_FillArea(x1-x+x0-1,y0,x-x0+1,y1-y0+1,bgcolor);
 8002472:	887a      	ldrh	r2, [r7, #2]
 8002474:	89fb      	ldrh	r3, [r7, #14]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	b29a      	uxth	r2, r3
 800247a:	88fb      	ldrh	r3, [r7, #6]
 800247c:	4413      	add	r3, r2
 800247e:	b29b      	uxth	r3, r3
 8002480:	3b01      	subs	r3, #1
 8002482:	b298      	uxth	r0, r3
 8002484:	89fa      	ldrh	r2, [r7, #14]
 8002486:	88fb      	ldrh	r3, [r7, #6]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	b29b      	uxth	r3, r3
 800248c:	3301      	adds	r3, #1
 800248e:	b29c      	uxth	r4, r3
 8002490:	883a      	ldrh	r2, [r7, #0]
 8002492:	88bb      	ldrh	r3, [r7, #4]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	b29b      	uxth	r3, r3
 8002498:	3301      	adds	r3, #1
 800249a:	b29a      	uxth	r2, r3
 800249c:	88b9      	ldrh	r1, [r7, #4]
 800249e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80024a0:	9300      	str	r3, [sp, #0]
 80024a2:	4613      	mov	r3, r2
 80024a4:	4622      	mov	r2, r4
 80024a6:	f7ff fd03 	bl	8001eb0 <Displ_FillArea>

	if (y>y0){
 80024aa:	89ba      	ldrh	r2, [r7, #12]
 80024ac:	88bb      	ldrh	r3, [r7, #4]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d912      	bls.n	80024d8 <Displ_CString+0x144>
		Displ_FillArea(x0,y0,x1-x0+1,y-y0,bgcolor);
 80024b2:	887a      	ldrh	r2, [r7, #2]
 80024b4:	88fb      	ldrh	r3, [r7, #6]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	3301      	adds	r3, #1
 80024bc:	b29c      	uxth	r4, r3
 80024be:	89ba      	ldrh	r2, [r7, #12]
 80024c0:	88bb      	ldrh	r3, [r7, #4]
 80024c2:	1ad3      	subs	r3, r2, r3
 80024c4:	b29a      	uxth	r2, r3
 80024c6:	88b9      	ldrh	r1, [r7, #4]
 80024c8:	88f8      	ldrh	r0, [r7, #6]
 80024ca:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	4613      	mov	r3, r2
 80024d0:	4622      	mov	r2, r4
 80024d2:	f7ff fced 	bl	8001eb0 <Displ_FillArea>
 80024d6:	e001      	b.n	80024dc <Displ_CString+0x148>
	} else
		y=y0; //same comment as above
 80024d8:	88bb      	ldrh	r3, [r7, #4]
 80024da:	81bb      	strh	r3, [r7, #12]
	if (y1>=(font.Height+y0))
 80024dc:	883a      	ldrh	r2, [r7, #0]
 80024de:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80024e0:	4619      	mov	r1, r3
 80024e2:	88bb      	ldrh	r3, [r7, #4]
 80024e4:	440b      	add	r3, r1
 80024e6:	429a      	cmp	r2, r3
 80024e8:	db19      	blt.n	800251e <Displ_CString+0x18a>
		Displ_FillArea(x0,y1-y+y0,x1-x0+1,y-y0+1,bgcolor);
 80024ea:	883a      	ldrh	r2, [r7, #0]
 80024ec:	89bb      	ldrh	r3, [r7, #12]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	b29a      	uxth	r2, r3
 80024f2:	88bb      	ldrh	r3, [r7, #4]
 80024f4:	4413      	add	r3, r2
 80024f6:	b299      	uxth	r1, r3
 80024f8:	887a      	ldrh	r2, [r7, #2]
 80024fa:	88fb      	ldrh	r3, [r7, #6]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	b29b      	uxth	r3, r3
 8002500:	3301      	adds	r3, #1
 8002502:	b29c      	uxth	r4, r3
 8002504:	89ba      	ldrh	r2, [r7, #12]
 8002506:	88bb      	ldrh	r3, [r7, #4]
 8002508:	1ad3      	subs	r3, r2, r3
 800250a:	b29b      	uxth	r3, r3
 800250c:	3301      	adds	r3, #1
 800250e:	b29a      	uxth	r2, r3
 8002510:	88f8      	ldrh	r0, [r7, #6]
 8002512:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	4613      	mov	r3, r2
 8002518:	4622      	mov	r2, r4
 800251a:	f7ff fcc9 	bl	8001eb0 <Displ_FillArea>

	cambia = !cambia;
 800251e:	4b12      	ldr	r3, [pc, #72]	@ (8002568 <Displ_CString+0x1d4>)
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	2b00      	cmp	r3, #0
 8002524:	bf0c      	ite	eq
 8002526:	2301      	moveq	r3, #1
 8002528:	2300      	movne	r3, #0
 800252a:	b2db      	uxtb	r3, r3
 800252c:	461a      	mov	r2, r3
 800252e:	4b0e      	ldr	r3, [pc, #56]	@ (8002568 <Displ_CString+0x1d4>)
 8002530:	701a      	strb	r2, [r3, #0]

	Displ_WString(x, y, str, font, size, color, bgcolor);
 8002532:	89bd      	ldrh	r5, [r7, #12]
 8002534:	89fc      	ldrh	r4, [r7, #14]
 8002536:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002538:	9304      	str	r3, [sp, #16]
 800253a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800253c:	9303      	str	r3, [sp, #12]
 800253e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002542:	9302      	str	r3, [sp, #8]
 8002544:	466a      	mov	r2, sp
 8002546:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800254a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800254e:	e882 0003 	stmia.w	r2, {r0, r1}
 8002552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002554:	6a3a      	ldr	r2, [r7, #32]
 8002556:	4629      	mov	r1, r5
 8002558:	4620      	mov	r0, r4
 800255a:	f7ff fedb 	bl	8002314 <Displ_WString>

}
 800255e:	bf00      	nop
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bdb0      	pop	{r4, r5, r7, pc}
 8002566:	bf00      	nop
 8002568:	2000135d 	.word	0x2000135d

0800256c <Displ_BackLight>:
 *				'0'		set the display level to 0 (off)
 *				'I'		'Initialize'  IT MUST BE in dimming mode
 *              'Q'		do nothing, just return current level
 * @return		current backlight level
 **************************************/
uint32_t  Displ_BackLight(uint8_t cmd) {
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	71fb      	strb	r3, [r7, #7]

#ifdef DISPLAY_DIMMING_MODE
	static uint16_t memCCR1=0;  			//it stores CCR1 value while in stand-by
#endif

	switch (cmd) {
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	2b51      	cmp	r3, #81	@ 0x51
 800257a:	d00a      	beq.n	8002592 <Displ_BackLight+0x26>
 800257c:	2b51      	cmp	r3, #81	@ 0x51
 800257e:	dc16      	bgt.n	80025ae <Displ_BackLight+0x42>
 8002580:	2b46      	cmp	r3, #70	@ 0x46
 8002582:	d008      	beq.n	8002596 <Displ_BackLight+0x2a>
 8002584:	2b46      	cmp	r3, #70	@ 0x46
 8002586:	dc12      	bgt.n	80025ae <Displ_BackLight+0x42>
 8002588:	2b30      	cmp	r3, #48	@ 0x30
 800258a:	d00a      	beq.n	80025a2 <Displ_BackLight+0x36>
 800258c:	2b31      	cmp	r3, #49	@ 0x31
 800258e:	d002      	beq.n	8002596 <Displ_BackLight+0x2a>
	  	HAL_TIM_PWM_Start(&BKLIT_T, BKLIT_CHANNEL);
		BKLIT_TIMER->BKLIT_CCR=BKLIT_INIT_LEVEL;
		break;
#endif
	default:
		break;
 8002590:	e00d      	b.n	80025ae <Displ_BackLight+0x42>
		__NOP();
 8002592:	bf00      	nop
		break;
 8002594:	e00c      	b.n	80025b0 <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_SET);
 8002596:	2201      	movs	r2, #1
 8002598:	2101      	movs	r1, #1
 800259a:	480a      	ldr	r0, [pc, #40]	@ (80025c4 <Displ_BackLight+0x58>)
 800259c:	f000 ffc1 	bl	8003522 <HAL_GPIO_WritePin>
		break;
 80025a0:	e006      	b.n	80025b0 <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2101      	movs	r1, #1
 80025a6:	4807      	ldr	r0, [pc, #28]	@ (80025c4 <Displ_BackLight+0x58>)
 80025a8:	f000 ffbb 	bl	8003522 <HAL_GPIO_WritePin>
		break;
 80025ac:	e000      	b.n	80025b0 <Displ_BackLight+0x44>
		break;
 80025ae:	bf00      	nop
	}
#ifndef DISPLAY_DIMMING_MODE
	return HAL_GPIO_ReadPin(DISPL_LED_GPIO_Port, DISPL_LED_Pin);
 80025b0:	2101      	movs	r1, #1
 80025b2:	4804      	ldr	r0, [pc, #16]	@ (80025c4 <Displ_BackLight+0x58>)
 80025b4:	f000 ff9e 	bl	80034f4 <HAL_GPIO_ReadPin>
 80025b8:	4603      	mov	r3, r0
#else
	return (BKLIT_TIMER->BKLIT_CCR);
#endif
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	40011000 	.word	0x40011000

080025c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025c8:	f7ff faac 	bl	8001b24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025cc:	480b      	ldr	r0, [pc, #44]	@ (80025fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80025ce:	490c      	ldr	r1, [pc, #48]	@ (8002600 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80025d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002604 <LoopFillZerobss+0x16>)
  movs r3, #0
 80025d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025d4:	e002      	b.n	80025dc <LoopCopyDataInit>

080025d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025da:	3304      	adds	r3, #4

080025dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e0:	d3f9      	bcc.n	80025d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025e2:	4a09      	ldr	r2, [pc, #36]	@ (8002608 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80025e4:	4c09      	ldr	r4, [pc, #36]	@ (800260c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025e8:	e001      	b.n	80025ee <LoopFillZerobss>

080025ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025ec:	3204      	adds	r2, #4

080025ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f0:	d3fb      	bcc.n	80025ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025f2:	f003 fba1 	bl	8005d38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025f6:	f7fe fd27 	bl	8001048 <main>
  bx lr
 80025fa:	4770      	bx	lr
  ldr r0, =_sdata
 80025fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002600:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002604:	08009cfc 	.word	0x08009cfc
  ldr r2, =_sbss
 8002608:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800260c:	200014b0 	.word	0x200014b0

08002610 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002610:	e7fe      	b.n	8002610 <ADC1_2_IRQHandler>
	...

08002614 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002618:	4b08      	ldr	r3, [pc, #32]	@ (800263c <HAL_Init+0x28>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a07      	ldr	r2, [pc, #28]	@ (800263c <HAL_Init+0x28>)
 800261e:	f043 0310 	orr.w	r3, r3, #16
 8002622:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002624:	2003      	movs	r0, #3
 8002626:	f000 fd9f 	bl	8003168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800262a:	2000      	movs	r0, #0
 800262c:	f000 f808 	bl	8002640 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002630:	f7ff f818 	bl	8001664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40022000 	.word	0x40022000

08002640 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002648:	4b12      	ldr	r3, [pc, #72]	@ (8002694 <HAL_InitTick+0x54>)
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	4b12      	ldr	r3, [pc, #72]	@ (8002698 <HAL_InitTick+0x58>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	4619      	mov	r1, r3
 8002652:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002656:	fbb3 f3f1 	udiv	r3, r3, r1
 800265a:	fbb2 f3f3 	udiv	r3, r2, r3
 800265e:	4618      	mov	r0, r3
 8002660:	f000 fdb7 	bl	80031d2 <HAL_SYSTICK_Config>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e00e      	b.n	800268c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2b0f      	cmp	r3, #15
 8002672:	d80a      	bhi.n	800268a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002674:	2200      	movs	r2, #0
 8002676:	6879      	ldr	r1, [r7, #4]
 8002678:	f04f 30ff 	mov.w	r0, #4294967295
 800267c:	f000 fd7f 	bl	800317e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002680:	4a06      	ldr	r2, [pc, #24]	@ (800269c <HAL_InitTick+0x5c>)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002686:	2300      	movs	r3, #0
 8002688:	e000      	b.n	800268c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
}
 800268c:	4618      	mov	r0, r3
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	2000000c 	.word	0x2000000c
 8002698:	2000001c 	.word	0x2000001c
 800269c:	20000018 	.word	0x20000018

080026a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026a4:	4b05      	ldr	r3, [pc, #20]	@ (80026bc <HAL_IncTick+0x1c>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	461a      	mov	r2, r3
 80026aa:	4b05      	ldr	r3, [pc, #20]	@ (80026c0 <HAL_IncTick+0x20>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4413      	add	r3, r2
 80026b0:	4a03      	ldr	r2, [pc, #12]	@ (80026c0 <HAL_IncTick+0x20>)
 80026b2:	6013      	str	r3, [r2, #0]
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr
 80026bc:	2000001c 	.word	0x2000001c
 80026c0:	20001360 	.word	0x20001360

080026c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  return uwTick;
 80026c8:	4b02      	ldr	r3, [pc, #8]	@ (80026d4 <HAL_GetTick+0x10>)
 80026ca:	681b      	ldr	r3, [r3, #0]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bc80      	pop	{r7}
 80026d2:	4770      	bx	lr
 80026d4:	20001360 	.word	0x20001360

080026d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026e0:	f7ff fff0 	bl	80026c4 <HAL_GetTick>
 80026e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f0:	d005      	beq.n	80026fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026f2:	4b0a      	ldr	r3, [pc, #40]	@ (800271c <HAL_Delay+0x44>)
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	461a      	mov	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	4413      	add	r3, r2
 80026fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026fe:	bf00      	nop
 8002700:	f7ff ffe0 	bl	80026c4 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	429a      	cmp	r2, r3
 800270e:	d8f7      	bhi.n	8002700 <HAL_Delay+0x28>
  {
  }
}
 8002710:	bf00      	nop
 8002712:	bf00      	nop
 8002714:	3710      	adds	r7, #16
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	2000001c 	.word	0x2000001c

08002720 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002728:	2300      	movs	r3, #0
 800272a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800272c:	2300      	movs	r3, #0
 800272e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002730:	2300      	movs	r3, #0
 8002732:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002734:	2300      	movs	r3, #0
 8002736:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e0be      	b.n	80028c0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274c:	2b00      	cmp	r3, #0
 800274e:	d109      	bne.n	8002764 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7fe ffb2 	bl	80016c8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 fbf1 	bl	8002f4c <ADC_ConversionStop_Disable>
 800276a:	4603      	mov	r3, r0
 800276c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002772:	f003 0310 	and.w	r3, r3, #16
 8002776:	2b00      	cmp	r3, #0
 8002778:	f040 8099 	bne.w	80028ae <HAL_ADC_Init+0x18e>
 800277c:	7dfb      	ldrb	r3, [r7, #23]
 800277e:	2b00      	cmp	r3, #0
 8002780:	f040 8095 	bne.w	80028ae <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002788:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800278c:	f023 0302 	bic.w	r3, r3, #2
 8002790:	f043 0202 	orr.w	r2, r3, #2
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027a0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	7b1b      	ldrb	r3, [r3, #12]
 80027a6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027a8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027aa:	68ba      	ldr	r2, [r7, #8]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027b8:	d003      	beq.n	80027c2 <HAL_ADC_Init+0xa2>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d102      	bne.n	80027c8 <HAL_ADC_Init+0xa8>
 80027c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027c6:	e000      	b.n	80027ca <HAL_ADC_Init+0xaa>
 80027c8:	2300      	movs	r3, #0
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	7d1b      	ldrb	r3, [r3, #20]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d119      	bne.n	800280c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	7b1b      	ldrb	r3, [r3, #12]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d109      	bne.n	80027f4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	3b01      	subs	r3, #1
 80027e6:	035a      	lsls	r2, r3, #13
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80027f0:	613b      	str	r3, [r7, #16]
 80027f2:	e00b      	b.n	800280c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f8:	f043 0220 	orr.w	r2, r3, #32
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002804:	f043 0201 	orr.w	r2, r3, #1
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	430a      	orrs	r2, r1
 800281e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689a      	ldr	r2, [r3, #8]
 8002826:	4b28      	ldr	r3, [pc, #160]	@ (80028c8 <HAL_ADC_Init+0x1a8>)
 8002828:	4013      	ands	r3, r2
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	6812      	ldr	r2, [r2, #0]
 800282e:	68b9      	ldr	r1, [r7, #8]
 8002830:	430b      	orrs	r3, r1
 8002832:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689b      	ldr	r3, [r3, #8]
 8002838:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800283c:	d003      	beq.n	8002846 <HAL_ADC_Init+0x126>
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	2b01      	cmp	r3, #1
 8002844:	d104      	bne.n	8002850 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	691b      	ldr	r3, [r3, #16]
 800284a:	3b01      	subs	r3, #1
 800284c:	051b      	lsls	r3, r3, #20
 800284e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002856:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	430a      	orrs	r2, r1
 8002862:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	4b18      	ldr	r3, [pc, #96]	@ (80028cc <HAL_ADC_Init+0x1ac>)
 800286c:	4013      	ands	r3, r2
 800286e:	68ba      	ldr	r2, [r7, #8]
 8002870:	429a      	cmp	r2, r3
 8002872:	d10b      	bne.n	800288c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287e:	f023 0303 	bic.w	r3, r3, #3
 8002882:	f043 0201 	orr.w	r2, r3, #1
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800288a:	e018      	b.n	80028be <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002890:	f023 0312 	bic.w	r3, r3, #18
 8002894:	f043 0210 	orr.w	r2, r3, #16
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a0:	f043 0201 	orr.w	r2, r3, #1
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028ac:	e007      	b.n	80028be <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b2:	f043 0210 	orr.w	r2, r3, #16
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028be:	7dfb      	ldrb	r3, [r7, #23]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	ffe1f7fd 	.word	0xffe1f7fd
 80028cc:	ff1f0efe 	.word	0xff1f0efe

080028d0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d8:	2300      	movs	r3, #0
 80028da:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d101      	bne.n	80028ea <HAL_ADC_Start+0x1a>
 80028e6:	2302      	movs	r3, #2
 80028e8:	e098      	b.n	8002a1c <HAL_ADC_Start+0x14c>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 fad0 	bl	8002e98 <ADC_Enable>
 80028f8:	4603      	mov	r3, r0
 80028fa:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	f040 8087 	bne.w	8002a12 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002908:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800290c:	f023 0301 	bic.w	r3, r3, #1
 8002910:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a41      	ldr	r2, [pc, #260]	@ (8002a24 <HAL_ADC_Start+0x154>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d105      	bne.n	800292e <HAL_ADC_Start+0x5e>
 8002922:	4b41      	ldr	r3, [pc, #260]	@ (8002a28 <HAL_ADC_Start+0x158>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d115      	bne.n	800295a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002932:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002944:	2b00      	cmp	r3, #0
 8002946:	d026      	beq.n	8002996 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800294c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002950:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002958:	e01d      	b.n	8002996 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800295e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a2f      	ldr	r2, [pc, #188]	@ (8002a28 <HAL_ADC_Start+0x158>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d004      	beq.n	800297a <HAL_ADC_Start+0xaa>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a2b      	ldr	r2, [pc, #172]	@ (8002a24 <HAL_ADC_Start+0x154>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d10d      	bne.n	8002996 <HAL_ADC_Start+0xc6>
 800297a:	4b2b      	ldr	r3, [pc, #172]	@ (8002a28 <HAL_ADC_Start+0x158>)
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002982:	2b00      	cmp	r3, #0
 8002984:	d007      	beq.n	8002996 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800298e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d006      	beq.n	80029b0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029a6:	f023 0206 	bic.w	r2, r3, #6
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80029ae:	e002      	b.n	80029b6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f06f 0202 	mvn.w	r2, #2
 80029c6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80029d2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80029d6:	d113      	bne.n	8002a00 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80029dc:	4a11      	ldr	r2, [pc, #68]	@ (8002a24 <HAL_ADC_Start+0x154>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d105      	bne.n	80029ee <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80029e2:	4b11      	ldr	r3, [pc, #68]	@ (8002a28 <HAL_ADC_Start+0x158>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d108      	bne.n	8002a00 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80029fc:	609a      	str	r2, [r3, #8]
 80029fe:	e00c      	b.n	8002a1a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689a      	ldr	r2, [r3, #8]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002a0e:	609a      	str	r2, [r3, #8]
 8002a10:	e003      	b.n	8002a1a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002a1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3710      	adds	r7, #16
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40012800 	.word	0x40012800
 8002a28:	40012400 	.word	0x40012400

08002a2c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a34:	2300      	movs	r3, #0
 8002a36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d101      	bne.n	8002a46 <HAL_ADC_Stop+0x1a>
 8002a42:	2302      	movs	r3, #2
 8002a44:	e01a      	b.n	8002a7c <HAL_ADC_Stop+0x50>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f000 fa7c 	bl	8002f4c <ADC_ConversionStop_Disable>
 8002a54:	4603      	mov	r3, r0
 8002a56:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002a58:	7bfb      	ldrb	r3, [r7, #15]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d109      	bne.n	8002a72 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a62:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a66:	f023 0301 	bic.w	r3, r3, #1
 8002a6a:	f043 0201 	orr.w	r2, r3, #1
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002a84:	b590      	push	{r4, r7, lr}
 8002a86:	b087      	sub	sp, #28
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002a92:	2300      	movs	r3, #0
 8002a94:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002a9a:	f7ff fe13 	bl	80026c4 <HAL_GetTick>
 8002a9e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d00b      	beq.n	8002ac6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ab2:	f043 0220 	orr.w	r2, r3, #32
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e0d3      	b.n	8002c6e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d131      	bne.n	8002b38 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ada:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d12a      	bne.n	8002b38 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002ae2:	e021      	b.n	8002b28 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aea:	d01d      	beq.n	8002b28 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d007      	beq.n	8002b02 <HAL_ADC_PollForConversion+0x7e>
 8002af2:	f7ff fde7 	bl	80026c4 <HAL_GetTick>
 8002af6:	4602      	mov	r2, r0
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	1ad3      	subs	r3, r2, r3
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d212      	bcs.n	8002b28 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0302 	and.w	r3, r3, #2
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d10b      	bne.n	8002b28 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b14:	f043 0204 	orr.w	r2, r3, #4
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e0a2      	b.n	8002c6e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0d6      	beq.n	8002ae4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002b36:	e070      	b.n	8002c1a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002b38:	4b4f      	ldr	r3, [pc, #316]	@ (8002c78 <HAL_ADC_PollForConversion+0x1f4>)
 8002b3a:	681c      	ldr	r4, [r3, #0]
 8002b3c:	2002      	movs	r0, #2
 8002b3e:	f001 f9f1 	bl	8003f24 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b42:	4603      	mov	r3, r0
 8002b44:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	6919      	ldr	r1, [r3, #16]
 8002b4e:	4b4b      	ldr	r3, [pc, #300]	@ (8002c7c <HAL_ADC_PollForConversion+0x1f8>)
 8002b50:	400b      	ands	r3, r1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d118      	bne.n	8002b88 <HAL_ADC_PollForConversion+0x104>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68d9      	ldr	r1, [r3, #12]
 8002b5c:	4b48      	ldr	r3, [pc, #288]	@ (8002c80 <HAL_ADC_PollForConversion+0x1fc>)
 8002b5e:	400b      	ands	r3, r1
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d111      	bne.n	8002b88 <HAL_ADC_PollForConversion+0x104>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6919      	ldr	r1, [r3, #16]
 8002b6a:	4b46      	ldr	r3, [pc, #280]	@ (8002c84 <HAL_ADC_PollForConversion+0x200>)
 8002b6c:	400b      	ands	r3, r1
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d108      	bne.n	8002b84 <HAL_ADC_PollForConversion+0x100>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	68d9      	ldr	r1, [r3, #12]
 8002b78:	4b43      	ldr	r3, [pc, #268]	@ (8002c88 <HAL_ADC_PollForConversion+0x204>)
 8002b7a:	400b      	ands	r3, r1
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_ADC_PollForConversion+0x100>
 8002b80:	2314      	movs	r3, #20
 8002b82:	e020      	b.n	8002bc6 <HAL_ADC_PollForConversion+0x142>
 8002b84:	2329      	movs	r3, #41	@ 0x29
 8002b86:	e01e      	b.n	8002bc6 <HAL_ADC_PollForConversion+0x142>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	6919      	ldr	r1, [r3, #16]
 8002b8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c84 <HAL_ADC_PollForConversion+0x200>)
 8002b90:	400b      	ands	r3, r1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d106      	bne.n	8002ba4 <HAL_ADC_PollForConversion+0x120>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68d9      	ldr	r1, [r3, #12]
 8002b9c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c88 <HAL_ADC_PollForConversion+0x204>)
 8002b9e:	400b      	ands	r3, r1
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d00d      	beq.n	8002bc0 <HAL_ADC_PollForConversion+0x13c>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	6919      	ldr	r1, [r3, #16]
 8002baa:	4b38      	ldr	r3, [pc, #224]	@ (8002c8c <HAL_ADC_PollForConversion+0x208>)
 8002bac:	400b      	ands	r3, r1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d108      	bne.n	8002bc4 <HAL_ADC_PollForConversion+0x140>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68d9      	ldr	r1, [r3, #12]
 8002bb8:	4b34      	ldr	r3, [pc, #208]	@ (8002c8c <HAL_ADC_PollForConversion+0x208>)
 8002bba:	400b      	ands	r3, r1
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <HAL_ADC_PollForConversion+0x140>
 8002bc0:	2354      	movs	r3, #84	@ 0x54
 8002bc2:	e000      	b.n	8002bc6 <HAL_ADC_PollForConversion+0x142>
 8002bc4:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002bc6:	fb02 f303 	mul.w	r3, r2, r3
 8002bca:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002bcc:	e021      	b.n	8002c12 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd4:	d01a      	beq.n	8002c0c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d007      	beq.n	8002bec <HAL_ADC_PollForConversion+0x168>
 8002bdc:	f7ff fd72 	bl	80026c4 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d20f      	bcs.n	8002c0c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d90b      	bls.n	8002c0c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf8:	f043 0204 	orr.w	r2, r3, #4
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e030      	b.n	8002c6e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	693a      	ldr	r2, [r7, #16]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d8d9      	bhi.n	8002bce <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f06f 0212 	mvn.w	r2, #18
 8002c22:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c28:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002c3a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002c3e:	d115      	bne.n	8002c6c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d111      	bne.n	8002c6c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d105      	bne.n	8002c6c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c64:	f043 0201 	orr.w	r2, r3, #1
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	371c      	adds	r7, #28
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd90      	pop	{r4, r7, pc}
 8002c76:	bf00      	nop
 8002c78:	2000000c 	.word	0x2000000c
 8002c7c:	24924924 	.word	0x24924924
 8002c80:	00924924 	.word	0x00924924
 8002c84:	12492492 	.word	0x12492492
 8002c88:	00492492 	.word	0x00492492
 8002c8c:	00249249 	.word	0x00249249

08002c90 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d101      	bne.n	8002cc8 <HAL_ADC_ConfigChannel+0x20>
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	e0dc      	b.n	8002e82 <HAL_ADC_ConfigChannel+0x1da>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	2b06      	cmp	r3, #6
 8002cd6:	d81c      	bhi.n	8002d12 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685a      	ldr	r2, [r3, #4]
 8002ce2:	4613      	mov	r3, r2
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	4413      	add	r3, r2
 8002ce8:	3b05      	subs	r3, #5
 8002cea:	221f      	movs	r2, #31
 8002cec:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf0:	43db      	mvns	r3, r3
 8002cf2:	4019      	ands	r1, r3
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	6818      	ldr	r0, [r3, #0]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685a      	ldr	r2, [r3, #4]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	3b05      	subs	r3, #5
 8002d04:	fa00 f203 	lsl.w	r2, r0, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d10:	e03c      	b.n	8002d8c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	2b0c      	cmp	r3, #12
 8002d18:	d81c      	bhi.n	8002d54 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	4613      	mov	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4413      	add	r3, r2
 8002d2a:	3b23      	subs	r3, #35	@ 0x23
 8002d2c:	221f      	movs	r2, #31
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	43db      	mvns	r3, r3
 8002d34:	4019      	ands	r1, r3
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	6818      	ldr	r0, [r3, #0]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	4613      	mov	r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	4413      	add	r3, r2
 8002d44:	3b23      	subs	r3, #35	@ 0x23
 8002d46:	fa00 f203 	lsl.w	r2, r0, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d52:	e01b      	b.n	8002d8c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685a      	ldr	r2, [r3, #4]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	4413      	add	r3, r2
 8002d64:	3b41      	subs	r3, #65	@ 0x41
 8002d66:	221f      	movs	r2, #31
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	43db      	mvns	r3, r3
 8002d6e:	4019      	ands	r1, r3
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	6818      	ldr	r0, [r3, #0]
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4413      	add	r3, r2
 8002d7e:	3b41      	subs	r3, #65	@ 0x41
 8002d80:	fa00 f203 	lsl.w	r2, r0, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	2b09      	cmp	r3, #9
 8002d92:	d91c      	bls.n	8002dce <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68d9      	ldr	r1, [r3, #12]
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	4413      	add	r3, r2
 8002da4:	3b1e      	subs	r3, #30
 8002da6:	2207      	movs	r2, #7
 8002da8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dac:	43db      	mvns	r3, r3
 8002dae:	4019      	ands	r1, r3
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	6898      	ldr	r0, [r3, #8]
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	4613      	mov	r3, r2
 8002dba:	005b      	lsls	r3, r3, #1
 8002dbc:	4413      	add	r3, r2
 8002dbe:	3b1e      	subs	r3, #30
 8002dc0:	fa00 f203 	lsl.w	r2, r0, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	430a      	orrs	r2, r1
 8002dca:	60da      	str	r2, [r3, #12]
 8002dcc:	e019      	b.n	8002e02 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6919      	ldr	r1, [r3, #16]
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	4413      	add	r3, r2
 8002dde:	2207      	movs	r2, #7
 8002de0:	fa02 f303 	lsl.w	r3, r2, r3
 8002de4:	43db      	mvns	r3, r3
 8002de6:	4019      	ands	r1, r3
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	6898      	ldr	r0, [r3, #8]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	4613      	mov	r3, r2
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	4413      	add	r3, r2
 8002df6:	fa00 f203 	lsl.w	r2, r0, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2b10      	cmp	r3, #16
 8002e08:	d003      	beq.n	8002e12 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002e0e:	2b11      	cmp	r3, #17
 8002e10:	d132      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a1d      	ldr	r2, [pc, #116]	@ (8002e8c <HAL_ADC_ConfigChannel+0x1e4>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d125      	bne.n	8002e68 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d126      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002e38:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2b10      	cmp	r3, #16
 8002e40:	d11a      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e42:	4b13      	ldr	r3, [pc, #76]	@ (8002e90 <HAL_ADC_ConfigChannel+0x1e8>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a13      	ldr	r2, [pc, #76]	@ (8002e94 <HAL_ADC_ConfigChannel+0x1ec>)
 8002e48:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4c:	0c9a      	lsrs	r2, r3, #18
 8002e4e:	4613      	mov	r3, r2
 8002e50:	009b      	lsls	r3, r3, #2
 8002e52:	4413      	add	r3, r2
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e58:	e002      	b.n	8002e60 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1f9      	bne.n	8002e5a <HAL_ADC_ConfigChannel+0x1b2>
 8002e66:	e007      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e6c:	f043 0220 	orr.w	r2, r3, #32
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3714      	adds	r7, #20
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bc80      	pop	{r7}
 8002e8a:	4770      	bx	lr
 8002e8c:	40012400 	.word	0x40012400
 8002e90:	2000000c 	.word	0x2000000c
 8002e94:	431bde83 	.word	0x431bde83

08002e98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d040      	beq.n	8002f38 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f042 0201 	orr.w	r2, r2, #1
 8002ec4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ec6:	4b1f      	ldr	r3, [pc, #124]	@ (8002f44 <ADC_Enable+0xac>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a1f      	ldr	r2, [pc, #124]	@ (8002f48 <ADC_Enable+0xb0>)
 8002ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed0:	0c9b      	lsrs	r3, r3, #18
 8002ed2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ed4:	e002      	b.n	8002edc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d1f9      	bne.n	8002ed6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ee2:	f7ff fbef 	bl	80026c4 <HAL_GetTick>
 8002ee6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ee8:	e01f      	b.n	8002f2a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002eea:	f7ff fbeb 	bl	80026c4 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d918      	bls.n	8002f2a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b01      	cmp	r3, #1
 8002f04:	d011      	beq.n	8002f2a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f0a:	f043 0210 	orr.w	r2, r3, #16
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f16:	f043 0201 	orr.w	r2, r3, #1
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2200      	movs	r2, #0
 8002f22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e007      	b.n	8002f3a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f003 0301 	and.w	r3, r3, #1
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d1d8      	bne.n	8002eea <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	2000000c 	.word	0x2000000c
 8002f48:	431bde83 	.word	0x431bde83

08002f4c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 0301 	and.w	r3, r3, #1
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d12e      	bne.n	8002fc4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 0201 	bic.w	r2, r2, #1
 8002f74:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f76:	f7ff fba5 	bl	80026c4 <HAL_GetTick>
 8002f7a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f7c:	e01b      	b.n	8002fb6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f7e:	f7ff fba1 	bl	80026c4 <HAL_GetTick>
 8002f82:	4602      	mov	r2, r0
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d914      	bls.n	8002fb6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d10d      	bne.n	8002fb6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f9e:	f043 0210 	orr.w	r2, r3, #16
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002faa:	f043 0201 	orr.w	r2, r3, #1
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e007      	b.n	8002fc6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d0dc      	beq.n	8002f7e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3710      	adds	r7, #16
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
	...

08002fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f003 0307 	and.w	r3, r3, #7
 8002fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8003014 <__NVIC_SetPriorityGrouping+0x44>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fe6:	68ba      	ldr	r2, [r7, #8]
 8002fe8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fec:	4013      	ands	r3, r2
 8002fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ff8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ffc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003002:	4a04      	ldr	r2, [pc, #16]	@ (8003014 <__NVIC_SetPriorityGrouping+0x44>)
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	60d3      	str	r3, [r2, #12]
}
 8003008:	bf00      	nop
 800300a:	3714      	adds	r7, #20
 800300c:	46bd      	mov	sp, r7
 800300e:	bc80      	pop	{r7}
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	e000ed00 	.word	0xe000ed00

08003018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800301c:	4b04      	ldr	r3, [pc, #16]	@ (8003030 <__NVIC_GetPriorityGrouping+0x18>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	0a1b      	lsrs	r3, r3, #8
 8003022:	f003 0307 	and.w	r3, r3, #7
}
 8003026:	4618      	mov	r0, r3
 8003028:	46bd      	mov	sp, r7
 800302a:	bc80      	pop	{r7}
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	e000ed00 	.word	0xe000ed00

08003034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800303e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003042:	2b00      	cmp	r3, #0
 8003044:	db0b      	blt.n	800305e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003046:	79fb      	ldrb	r3, [r7, #7]
 8003048:	f003 021f 	and.w	r2, r3, #31
 800304c:	4906      	ldr	r1, [pc, #24]	@ (8003068 <__NVIC_EnableIRQ+0x34>)
 800304e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003052:	095b      	lsrs	r3, r3, #5
 8003054:	2001      	movs	r0, #1
 8003056:	fa00 f202 	lsl.w	r2, r0, r2
 800305a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	bc80      	pop	{r7}
 8003066:	4770      	bx	lr
 8003068:	e000e100 	.word	0xe000e100

0800306c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	4603      	mov	r3, r0
 8003074:	6039      	str	r1, [r7, #0]
 8003076:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003078:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307c:	2b00      	cmp	r3, #0
 800307e:	db0a      	blt.n	8003096 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	b2da      	uxtb	r2, r3
 8003084:	490c      	ldr	r1, [pc, #48]	@ (80030b8 <__NVIC_SetPriority+0x4c>)
 8003086:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308a:	0112      	lsls	r2, r2, #4
 800308c:	b2d2      	uxtb	r2, r2
 800308e:	440b      	add	r3, r1
 8003090:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003094:	e00a      	b.n	80030ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	b2da      	uxtb	r2, r3
 800309a:	4908      	ldr	r1, [pc, #32]	@ (80030bc <__NVIC_SetPriority+0x50>)
 800309c:	79fb      	ldrb	r3, [r7, #7]
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	3b04      	subs	r3, #4
 80030a4:	0112      	lsls	r2, r2, #4
 80030a6:	b2d2      	uxtb	r2, r2
 80030a8:	440b      	add	r3, r1
 80030aa:	761a      	strb	r2, [r3, #24]
}
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bc80      	pop	{r7}
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	e000e100 	.word	0xe000e100
 80030bc:	e000ed00 	.word	0xe000ed00

080030c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b089      	sub	sp, #36	@ 0x24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f003 0307 	and.w	r3, r3, #7
 80030d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	f1c3 0307 	rsb	r3, r3, #7
 80030da:	2b04      	cmp	r3, #4
 80030dc:	bf28      	it	cs
 80030de:	2304      	movcs	r3, #4
 80030e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	3304      	adds	r3, #4
 80030e6:	2b06      	cmp	r3, #6
 80030e8:	d902      	bls.n	80030f0 <NVIC_EncodePriority+0x30>
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	3b03      	subs	r3, #3
 80030ee:	e000      	b.n	80030f2 <NVIC_EncodePriority+0x32>
 80030f0:	2300      	movs	r3, #0
 80030f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030f4:	f04f 32ff 	mov.w	r2, #4294967295
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	fa02 f303 	lsl.w	r3, r2, r3
 80030fe:	43da      	mvns	r2, r3
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	401a      	ands	r2, r3
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003108:	f04f 31ff 	mov.w	r1, #4294967295
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	fa01 f303 	lsl.w	r3, r1, r3
 8003112:	43d9      	mvns	r1, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003118:	4313      	orrs	r3, r2
         );
}
 800311a:	4618      	mov	r0, r3
 800311c:	3724      	adds	r7, #36	@ 0x24
 800311e:	46bd      	mov	sp, r7
 8003120:	bc80      	pop	{r7}
 8003122:	4770      	bx	lr

08003124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	3b01      	subs	r3, #1
 8003130:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003134:	d301      	bcc.n	800313a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003136:	2301      	movs	r3, #1
 8003138:	e00f      	b.n	800315a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800313a:	4a0a      	ldr	r2, [pc, #40]	@ (8003164 <SysTick_Config+0x40>)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3b01      	subs	r3, #1
 8003140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003142:	210f      	movs	r1, #15
 8003144:	f04f 30ff 	mov.w	r0, #4294967295
 8003148:	f7ff ff90 	bl	800306c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800314c:	4b05      	ldr	r3, [pc, #20]	@ (8003164 <SysTick_Config+0x40>)
 800314e:	2200      	movs	r2, #0
 8003150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003152:	4b04      	ldr	r3, [pc, #16]	@ (8003164 <SysTick_Config+0x40>)
 8003154:	2207      	movs	r2, #7
 8003156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003158:	2300      	movs	r3, #0
}
 800315a:	4618      	mov	r0, r3
 800315c:	3708      	adds	r7, #8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	e000e010 	.word	0xe000e010

08003168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f7ff ff2d 	bl	8002fd0 <__NVIC_SetPriorityGrouping>
}
 8003176:	bf00      	nop
 8003178:	3708      	adds	r7, #8
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}

0800317e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800317e:	b580      	push	{r7, lr}
 8003180:	b086      	sub	sp, #24
 8003182:	af00      	add	r7, sp, #0
 8003184:	4603      	mov	r3, r0
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
 800318a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800318c:	2300      	movs	r3, #0
 800318e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003190:	f7ff ff42 	bl	8003018 <__NVIC_GetPriorityGrouping>
 8003194:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	68b9      	ldr	r1, [r7, #8]
 800319a:	6978      	ldr	r0, [r7, #20]
 800319c:	f7ff ff90 	bl	80030c0 <NVIC_EncodePriority>
 80031a0:	4602      	mov	r2, r0
 80031a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031a6:	4611      	mov	r1, r2
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff ff5f 	bl	800306c <__NVIC_SetPriority>
}
 80031ae:	bf00      	nop
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b082      	sub	sp, #8
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	4603      	mov	r3, r0
 80031be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff ff35 	bl	8003034 <__NVIC_EnableIRQ>
}
 80031ca:	bf00      	nop
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b082      	sub	sp, #8
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7ff ffa2 	bl	8003124 <SysTick_Config>
 80031e0:	4603      	mov	r3, r0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
	...

080031ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b08b      	sub	sp, #44	@ 0x2c
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031f6:	2300      	movs	r3, #0
 80031f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80031fa:	2300      	movs	r3, #0
 80031fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031fe:	e169      	b.n	80034d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003200:	2201      	movs	r2, #1
 8003202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	69fa      	ldr	r2, [r7, #28]
 8003210:	4013      	ands	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003214:	69ba      	ldr	r2, [r7, #24]
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	429a      	cmp	r2, r3
 800321a:	f040 8158 	bne.w	80034ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	4a9a      	ldr	r2, [pc, #616]	@ (800348c <HAL_GPIO_Init+0x2a0>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d05e      	beq.n	80032e6 <HAL_GPIO_Init+0xfa>
 8003228:	4a98      	ldr	r2, [pc, #608]	@ (800348c <HAL_GPIO_Init+0x2a0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d875      	bhi.n	800331a <HAL_GPIO_Init+0x12e>
 800322e:	4a98      	ldr	r2, [pc, #608]	@ (8003490 <HAL_GPIO_Init+0x2a4>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d058      	beq.n	80032e6 <HAL_GPIO_Init+0xfa>
 8003234:	4a96      	ldr	r2, [pc, #600]	@ (8003490 <HAL_GPIO_Init+0x2a4>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d86f      	bhi.n	800331a <HAL_GPIO_Init+0x12e>
 800323a:	4a96      	ldr	r2, [pc, #600]	@ (8003494 <HAL_GPIO_Init+0x2a8>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d052      	beq.n	80032e6 <HAL_GPIO_Init+0xfa>
 8003240:	4a94      	ldr	r2, [pc, #592]	@ (8003494 <HAL_GPIO_Init+0x2a8>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d869      	bhi.n	800331a <HAL_GPIO_Init+0x12e>
 8003246:	4a94      	ldr	r2, [pc, #592]	@ (8003498 <HAL_GPIO_Init+0x2ac>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d04c      	beq.n	80032e6 <HAL_GPIO_Init+0xfa>
 800324c:	4a92      	ldr	r2, [pc, #584]	@ (8003498 <HAL_GPIO_Init+0x2ac>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d863      	bhi.n	800331a <HAL_GPIO_Init+0x12e>
 8003252:	4a92      	ldr	r2, [pc, #584]	@ (800349c <HAL_GPIO_Init+0x2b0>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d046      	beq.n	80032e6 <HAL_GPIO_Init+0xfa>
 8003258:	4a90      	ldr	r2, [pc, #576]	@ (800349c <HAL_GPIO_Init+0x2b0>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d85d      	bhi.n	800331a <HAL_GPIO_Init+0x12e>
 800325e:	2b12      	cmp	r3, #18
 8003260:	d82a      	bhi.n	80032b8 <HAL_GPIO_Init+0xcc>
 8003262:	2b12      	cmp	r3, #18
 8003264:	d859      	bhi.n	800331a <HAL_GPIO_Init+0x12e>
 8003266:	a201      	add	r2, pc, #4	@ (adr r2, 800326c <HAL_GPIO_Init+0x80>)
 8003268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800326c:	080032e7 	.word	0x080032e7
 8003270:	080032c1 	.word	0x080032c1
 8003274:	080032d3 	.word	0x080032d3
 8003278:	08003315 	.word	0x08003315
 800327c:	0800331b 	.word	0x0800331b
 8003280:	0800331b 	.word	0x0800331b
 8003284:	0800331b 	.word	0x0800331b
 8003288:	0800331b 	.word	0x0800331b
 800328c:	0800331b 	.word	0x0800331b
 8003290:	0800331b 	.word	0x0800331b
 8003294:	0800331b 	.word	0x0800331b
 8003298:	0800331b 	.word	0x0800331b
 800329c:	0800331b 	.word	0x0800331b
 80032a0:	0800331b 	.word	0x0800331b
 80032a4:	0800331b 	.word	0x0800331b
 80032a8:	0800331b 	.word	0x0800331b
 80032ac:	0800331b 	.word	0x0800331b
 80032b0:	080032c9 	.word	0x080032c9
 80032b4:	080032dd 	.word	0x080032dd
 80032b8:	4a79      	ldr	r2, [pc, #484]	@ (80034a0 <HAL_GPIO_Init+0x2b4>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d013      	beq.n	80032e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80032be:	e02c      	b.n	800331a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	623b      	str	r3, [r7, #32]
          break;
 80032c6:	e029      	b.n	800331c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	3304      	adds	r3, #4
 80032ce:	623b      	str	r3, [r7, #32]
          break;
 80032d0:	e024      	b.n	800331c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	3308      	adds	r3, #8
 80032d8:	623b      	str	r3, [r7, #32]
          break;
 80032da:	e01f      	b.n	800331c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	330c      	adds	r3, #12
 80032e2:	623b      	str	r3, [r7, #32]
          break;
 80032e4:	e01a      	b.n	800331c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d102      	bne.n	80032f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80032ee:	2304      	movs	r3, #4
 80032f0:	623b      	str	r3, [r7, #32]
          break;
 80032f2:	e013      	b.n	800331c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d105      	bne.n	8003308 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032fc:	2308      	movs	r3, #8
 80032fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	69fa      	ldr	r2, [r7, #28]
 8003304:	611a      	str	r2, [r3, #16]
          break;
 8003306:	e009      	b.n	800331c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003308:	2308      	movs	r3, #8
 800330a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	69fa      	ldr	r2, [r7, #28]
 8003310:	615a      	str	r2, [r3, #20]
          break;
 8003312:	e003      	b.n	800331c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003314:	2300      	movs	r3, #0
 8003316:	623b      	str	r3, [r7, #32]
          break;
 8003318:	e000      	b.n	800331c <HAL_GPIO_Init+0x130>
          break;
 800331a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	2bff      	cmp	r3, #255	@ 0xff
 8003320:	d801      	bhi.n	8003326 <HAL_GPIO_Init+0x13a>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	e001      	b.n	800332a <HAL_GPIO_Init+0x13e>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	3304      	adds	r3, #4
 800332a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800332c:	69bb      	ldr	r3, [r7, #24]
 800332e:	2bff      	cmp	r3, #255	@ 0xff
 8003330:	d802      	bhi.n	8003338 <HAL_GPIO_Init+0x14c>
 8003332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	e002      	b.n	800333e <HAL_GPIO_Init+0x152>
 8003338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800333a:	3b08      	subs	r3, #8
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	210f      	movs	r1, #15
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	fa01 f303 	lsl.w	r3, r1, r3
 800334c:	43db      	mvns	r3, r3
 800334e:	401a      	ands	r2, r3
 8003350:	6a39      	ldr	r1, [r7, #32]
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	fa01 f303 	lsl.w	r3, r1, r3
 8003358:	431a      	orrs	r2, r3
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 80b1 	beq.w	80034ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800336c:	4b4d      	ldr	r3, [pc, #308]	@ (80034a4 <HAL_GPIO_Init+0x2b8>)
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	4a4c      	ldr	r2, [pc, #304]	@ (80034a4 <HAL_GPIO_Init+0x2b8>)
 8003372:	f043 0301 	orr.w	r3, r3, #1
 8003376:	6193      	str	r3, [r2, #24]
 8003378:	4b4a      	ldr	r3, [pc, #296]	@ (80034a4 <HAL_GPIO_Init+0x2b8>)
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	f003 0301 	and.w	r3, r3, #1
 8003380:	60bb      	str	r3, [r7, #8]
 8003382:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003384:	4a48      	ldr	r2, [pc, #288]	@ (80034a8 <HAL_GPIO_Init+0x2bc>)
 8003386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003388:	089b      	lsrs	r3, r3, #2
 800338a:	3302      	adds	r3, #2
 800338c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003390:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	220f      	movs	r2, #15
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	43db      	mvns	r3, r3
 80033a2:	68fa      	ldr	r2, [r7, #12]
 80033a4:	4013      	ands	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	4a40      	ldr	r2, [pc, #256]	@ (80034ac <HAL_GPIO_Init+0x2c0>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d013      	beq.n	80033d8 <HAL_GPIO_Init+0x1ec>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a3f      	ldr	r2, [pc, #252]	@ (80034b0 <HAL_GPIO_Init+0x2c4>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d00d      	beq.n	80033d4 <HAL_GPIO_Init+0x1e8>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a3e      	ldr	r2, [pc, #248]	@ (80034b4 <HAL_GPIO_Init+0x2c8>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d007      	beq.n	80033d0 <HAL_GPIO_Init+0x1e4>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a3d      	ldr	r2, [pc, #244]	@ (80034b8 <HAL_GPIO_Init+0x2cc>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d101      	bne.n	80033cc <HAL_GPIO_Init+0x1e0>
 80033c8:	2303      	movs	r3, #3
 80033ca:	e006      	b.n	80033da <HAL_GPIO_Init+0x1ee>
 80033cc:	2304      	movs	r3, #4
 80033ce:	e004      	b.n	80033da <HAL_GPIO_Init+0x1ee>
 80033d0:	2302      	movs	r3, #2
 80033d2:	e002      	b.n	80033da <HAL_GPIO_Init+0x1ee>
 80033d4:	2301      	movs	r3, #1
 80033d6:	e000      	b.n	80033da <HAL_GPIO_Init+0x1ee>
 80033d8:	2300      	movs	r3, #0
 80033da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033dc:	f002 0203 	and.w	r2, r2, #3
 80033e0:	0092      	lsls	r2, r2, #2
 80033e2:	4093      	lsls	r3, r2
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80033ea:	492f      	ldr	r1, [pc, #188]	@ (80034a8 <HAL_GPIO_Init+0x2bc>)
 80033ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ee:	089b      	lsrs	r3, r3, #2
 80033f0:	3302      	adds	r3, #2
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d006      	beq.n	8003412 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003404:	4b2d      	ldr	r3, [pc, #180]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	492c      	ldr	r1, [pc, #176]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	4313      	orrs	r3, r2
 800340e:	608b      	str	r3, [r1, #8]
 8003410:	e006      	b.n	8003420 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003412:	4b2a      	ldr	r3, [pc, #168]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	43db      	mvns	r3, r3
 800341a:	4928      	ldr	r1, [pc, #160]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 800341c:	4013      	ands	r3, r2
 800341e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d006      	beq.n	800343a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800342c:	4b23      	ldr	r3, [pc, #140]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 800342e:	68da      	ldr	r2, [r3, #12]
 8003430:	4922      	ldr	r1, [pc, #136]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	4313      	orrs	r3, r2
 8003436:	60cb      	str	r3, [r1, #12]
 8003438:	e006      	b.n	8003448 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800343a:	4b20      	ldr	r3, [pc, #128]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 800343c:	68da      	ldr	r2, [r3, #12]
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	43db      	mvns	r3, r3
 8003442:	491e      	ldr	r1, [pc, #120]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 8003444:	4013      	ands	r3, r2
 8003446:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d006      	beq.n	8003462 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003454:	4b19      	ldr	r3, [pc, #100]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 8003456:	685a      	ldr	r2, [r3, #4]
 8003458:	4918      	ldr	r1, [pc, #96]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 800345a:	69bb      	ldr	r3, [r7, #24]
 800345c:	4313      	orrs	r3, r2
 800345e:	604b      	str	r3, [r1, #4]
 8003460:	e006      	b.n	8003470 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003462:	4b16      	ldr	r3, [pc, #88]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 8003464:	685a      	ldr	r2, [r3, #4]
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	43db      	mvns	r3, r3
 800346a:	4914      	ldr	r1, [pc, #80]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 800346c:	4013      	ands	r3, r2
 800346e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d021      	beq.n	80034c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800347c:	4b0f      	ldr	r3, [pc, #60]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	490e      	ldr	r1, [pc, #56]	@ (80034bc <HAL_GPIO_Init+0x2d0>)
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	4313      	orrs	r3, r2
 8003486:	600b      	str	r3, [r1, #0]
 8003488:	e021      	b.n	80034ce <HAL_GPIO_Init+0x2e2>
 800348a:	bf00      	nop
 800348c:	10320000 	.word	0x10320000
 8003490:	10310000 	.word	0x10310000
 8003494:	10220000 	.word	0x10220000
 8003498:	10210000 	.word	0x10210000
 800349c:	10120000 	.word	0x10120000
 80034a0:	10110000 	.word	0x10110000
 80034a4:	40021000 	.word	0x40021000
 80034a8:	40010000 	.word	0x40010000
 80034ac:	40010800 	.word	0x40010800
 80034b0:	40010c00 	.word	0x40010c00
 80034b4:	40011000 	.word	0x40011000
 80034b8:	40011400 	.word	0x40011400
 80034bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80034c0:	4b0b      	ldr	r3, [pc, #44]	@ (80034f0 <HAL_GPIO_Init+0x304>)
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	43db      	mvns	r3, r3
 80034c8:	4909      	ldr	r1, [pc, #36]	@ (80034f0 <HAL_GPIO_Init+0x304>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80034ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d0:	3301      	adds	r3, #1
 80034d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034da:	fa22 f303 	lsr.w	r3, r2, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	f47f ae8e 	bne.w	8003200 <HAL_GPIO_Init+0x14>
  }
}
 80034e4:	bf00      	nop
 80034e6:	bf00      	nop
 80034e8:	372c      	adds	r7, #44	@ 0x2c
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr
 80034f0:	40010400 	.word	0x40010400

080034f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b085      	sub	sp, #20
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	460b      	mov	r3, r1
 80034fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	887b      	ldrh	r3, [r7, #2]
 8003506:	4013      	ands	r3, r2
 8003508:	2b00      	cmp	r3, #0
 800350a:	d002      	beq.n	8003512 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800350c:	2301      	movs	r3, #1
 800350e:	73fb      	strb	r3, [r7, #15]
 8003510:	e001      	b.n	8003516 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003512:	2300      	movs	r3, #0
 8003514:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003516:	7bfb      	ldrb	r3, [r7, #15]
}
 8003518:	4618      	mov	r0, r3
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	bc80      	pop	{r7}
 8003520:	4770      	bx	lr

08003522 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003522:	b480      	push	{r7}
 8003524:	b083      	sub	sp, #12
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
 800352a:	460b      	mov	r3, r1
 800352c:	807b      	strh	r3, [r7, #2]
 800352e:	4613      	mov	r3, r2
 8003530:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003532:	787b      	ldrb	r3, [r7, #1]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d003      	beq.n	8003540 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003538:	887a      	ldrh	r2, [r7, #2]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800353e:	e003      	b.n	8003548 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003540:	887b      	ldrh	r3, [r7, #2]
 8003542:	041a      	lsls	r2, r3, #16
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	611a      	str	r2, [r3, #16]
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	bc80      	pop	{r7}
 8003550:	4770      	bx	lr
	...

08003554 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	4603      	mov	r3, r0
 800355c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800355e:	4b08      	ldr	r3, [pc, #32]	@ (8003580 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003560:	695a      	ldr	r2, [r3, #20]
 8003562:	88fb      	ldrh	r3, [r7, #6]
 8003564:	4013      	ands	r3, r2
 8003566:	2b00      	cmp	r3, #0
 8003568:	d006      	beq.n	8003578 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800356a:	4a05      	ldr	r2, [pc, #20]	@ (8003580 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800356c:	88fb      	ldrh	r3, [r7, #6]
 800356e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003570:	88fb      	ldrh	r3, [r7, #6]
 8003572:	4618      	mov	r0, r3
 8003574:	f000 f806 	bl	8003584 <HAL_GPIO_EXTI_Callback>
  }
}
 8003578:	bf00      	nop
 800357a:	3708      	adds	r7, #8
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40010400 	.word	0x40010400

08003584 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	4603      	mov	r3, r0
 800358c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800358e:	bf00      	nop
 8003590:	370c      	adds	r7, #12
 8003592:	46bd      	mov	sp, r7
 8003594:	bc80      	pop	{r7}
 8003596:	4770      	bx	lr

08003598 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b086      	sub	sp, #24
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e272      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	f000 8087 	beq.w	80036c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80035b8:	4b92      	ldr	r3, [pc, #584]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f003 030c 	and.w	r3, r3, #12
 80035c0:	2b04      	cmp	r3, #4
 80035c2:	d00c      	beq.n	80035de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80035c4:	4b8f      	ldr	r3, [pc, #572]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f003 030c 	and.w	r3, r3, #12
 80035cc:	2b08      	cmp	r3, #8
 80035ce:	d112      	bne.n	80035f6 <HAL_RCC_OscConfig+0x5e>
 80035d0:	4b8c      	ldr	r3, [pc, #560]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035dc:	d10b      	bne.n	80035f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035de:	4b89      	ldr	r3, [pc, #548]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d06c      	beq.n	80036c4 <HAL_RCC_OscConfig+0x12c>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d168      	bne.n	80036c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e24c      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80035fe:	d106      	bne.n	800360e <HAL_RCC_OscConfig+0x76>
 8003600:	4b80      	ldr	r3, [pc, #512]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a7f      	ldr	r2, [pc, #508]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003606:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800360a:	6013      	str	r3, [r2, #0]
 800360c:	e02e      	b.n	800366c <HAL_RCC_OscConfig+0xd4>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d10c      	bne.n	8003630 <HAL_RCC_OscConfig+0x98>
 8003616:	4b7b      	ldr	r3, [pc, #492]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a7a      	ldr	r2, [pc, #488]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800361c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	4b78      	ldr	r3, [pc, #480]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a77      	ldr	r2, [pc, #476]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003628:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800362c:	6013      	str	r3, [r2, #0]
 800362e:	e01d      	b.n	800366c <HAL_RCC_OscConfig+0xd4>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003638:	d10c      	bne.n	8003654 <HAL_RCC_OscConfig+0xbc>
 800363a:	4b72      	ldr	r3, [pc, #456]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a71      	ldr	r2, [pc, #452]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003640:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003644:	6013      	str	r3, [r2, #0]
 8003646:	4b6f      	ldr	r3, [pc, #444]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a6e      	ldr	r2, [pc, #440]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800364c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003650:	6013      	str	r3, [r2, #0]
 8003652:	e00b      	b.n	800366c <HAL_RCC_OscConfig+0xd4>
 8003654:	4b6b      	ldr	r3, [pc, #428]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a6a      	ldr	r2, [pc, #424]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800365a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800365e:	6013      	str	r3, [r2, #0]
 8003660:	4b68      	ldr	r3, [pc, #416]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a67      	ldr	r2, [pc, #412]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003666:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800366a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d013      	beq.n	800369c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003674:	f7ff f826 	bl	80026c4 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800367a:	e008      	b.n	800368e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800367c:	f7ff f822 	bl	80026c4 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b64      	cmp	r3, #100	@ 0x64
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e200      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800368e:	4b5d      	ldr	r3, [pc, #372]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0f0      	beq.n	800367c <HAL_RCC_OscConfig+0xe4>
 800369a:	e014      	b.n	80036c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800369c:	f7ff f812 	bl	80026c4 <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036a4:	f7ff f80e 	bl	80026c4 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b64      	cmp	r3, #100	@ 0x64
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e1ec      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036b6:	4b53      	ldr	r3, [pc, #332]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d1f0      	bne.n	80036a4 <HAL_RCC_OscConfig+0x10c>
 80036c2:	e000      	b.n	80036c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0302 	and.w	r3, r3, #2
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d063      	beq.n	800379a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80036d2:	4b4c      	ldr	r3, [pc, #304]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	f003 030c 	and.w	r3, r3, #12
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00b      	beq.n	80036f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80036de:	4b49      	ldr	r3, [pc, #292]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	f003 030c 	and.w	r3, r3, #12
 80036e6:	2b08      	cmp	r3, #8
 80036e8:	d11c      	bne.n	8003724 <HAL_RCC_OscConfig+0x18c>
 80036ea:	4b46      	ldr	r3, [pc, #280]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d116      	bne.n	8003724 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036f6:	4b43      	ldr	r3, [pc, #268]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d005      	beq.n	800370e <HAL_RCC_OscConfig+0x176>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d001      	beq.n	800370e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e1c0      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800370e:	4b3d      	ldr	r3, [pc, #244]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	00db      	lsls	r3, r3, #3
 800371c:	4939      	ldr	r1, [pc, #228]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800371e:	4313      	orrs	r3, r2
 8003720:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003722:	e03a      	b.n	800379a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d020      	beq.n	800376e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800372c:	4b36      	ldr	r3, [pc, #216]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 800372e:	2201      	movs	r2, #1
 8003730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003732:	f7fe ffc7 	bl	80026c4 <HAL_GetTick>
 8003736:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003738:	e008      	b.n	800374c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800373a:	f7fe ffc3 	bl	80026c4 <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b02      	cmp	r3, #2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e1a1      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800374c:	4b2d      	ldr	r3, [pc, #180]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0f0      	beq.n	800373a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003758:	4b2a      	ldr	r3, [pc, #168]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	695b      	ldr	r3, [r3, #20]
 8003764:	00db      	lsls	r3, r3, #3
 8003766:	4927      	ldr	r1, [pc, #156]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003768:	4313      	orrs	r3, r2
 800376a:	600b      	str	r3, [r1, #0]
 800376c:	e015      	b.n	800379a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800376e:	4b26      	ldr	r3, [pc, #152]	@ (8003808 <HAL_RCC_OscConfig+0x270>)
 8003770:	2200      	movs	r2, #0
 8003772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003774:	f7fe ffa6 	bl	80026c4 <HAL_GetTick>
 8003778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800377a:	e008      	b.n	800378e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800377c:	f7fe ffa2 	bl	80026c4 <HAL_GetTick>
 8003780:	4602      	mov	r2, r0
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	1ad3      	subs	r3, r2, r3
 8003786:	2b02      	cmp	r3, #2
 8003788:	d901      	bls.n	800378e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800378a:	2303      	movs	r3, #3
 800378c:	e180      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800378e:	4b1d      	ldr	r3, [pc, #116]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1f0      	bne.n	800377c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0308 	and.w	r3, r3, #8
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d03a      	beq.n	800381c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d019      	beq.n	80037e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037ae:	4b17      	ldr	r3, [pc, #92]	@ (800380c <HAL_RCC_OscConfig+0x274>)
 80037b0:	2201      	movs	r2, #1
 80037b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037b4:	f7fe ff86 	bl	80026c4 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037bc:	f7fe ff82 	bl	80026c4 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e160      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003804 <HAL_RCC_OscConfig+0x26c>)
 80037d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0f0      	beq.n	80037bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80037da:	2001      	movs	r0, #1
 80037dc:	f000 face 	bl	8003d7c <RCC_Delay>
 80037e0:	e01c      	b.n	800381c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037e2:	4b0a      	ldr	r3, [pc, #40]	@ (800380c <HAL_RCC_OscConfig+0x274>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037e8:	f7fe ff6c 	bl	80026c4 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037ee:	e00f      	b.n	8003810 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037f0:	f7fe ff68 	bl	80026c4 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d908      	bls.n	8003810 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e146      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
 8003802:	bf00      	nop
 8003804:	40021000 	.word	0x40021000
 8003808:	42420000 	.word	0x42420000
 800380c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003810:	4b92      	ldr	r3, [pc, #584]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d1e9      	bne.n	80037f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0304 	and.w	r3, r3, #4
 8003824:	2b00      	cmp	r3, #0
 8003826:	f000 80a6 	beq.w	8003976 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800382a:	2300      	movs	r3, #0
 800382c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800382e:	4b8b      	ldr	r3, [pc, #556]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d10d      	bne.n	8003856 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800383a:	4b88      	ldr	r3, [pc, #544]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	4a87      	ldr	r2, [pc, #540]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003844:	61d3      	str	r3, [r2, #28]
 8003846:	4b85      	ldr	r3, [pc, #532]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003848:	69db      	ldr	r3, [r3, #28]
 800384a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800384e:	60bb      	str	r3, [r7, #8]
 8003850:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003852:	2301      	movs	r3, #1
 8003854:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003856:	4b82      	ldr	r3, [pc, #520]	@ (8003a60 <HAL_RCC_OscConfig+0x4c8>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800385e:	2b00      	cmp	r3, #0
 8003860:	d118      	bne.n	8003894 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003862:	4b7f      	ldr	r3, [pc, #508]	@ (8003a60 <HAL_RCC_OscConfig+0x4c8>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a7e      	ldr	r2, [pc, #504]	@ (8003a60 <HAL_RCC_OscConfig+0x4c8>)
 8003868:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800386c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800386e:	f7fe ff29 	bl	80026c4 <HAL_GetTick>
 8003872:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003874:	e008      	b.n	8003888 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003876:	f7fe ff25 	bl	80026c4 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	2b64      	cmp	r3, #100	@ 0x64
 8003882:	d901      	bls.n	8003888 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e103      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003888:	4b75      	ldr	r3, [pc, #468]	@ (8003a60 <HAL_RCC_OscConfig+0x4c8>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003890:	2b00      	cmp	r3, #0
 8003892:	d0f0      	beq.n	8003876 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d106      	bne.n	80038aa <HAL_RCC_OscConfig+0x312>
 800389c:	4b6f      	ldr	r3, [pc, #444]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	4a6e      	ldr	r2, [pc, #440]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6213      	str	r3, [r2, #32]
 80038a8:	e02d      	b.n	8003906 <HAL_RCC_OscConfig+0x36e>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d10c      	bne.n	80038cc <HAL_RCC_OscConfig+0x334>
 80038b2:	4b6a      	ldr	r3, [pc, #424]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	4a69      	ldr	r2, [pc, #420]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038b8:	f023 0301 	bic.w	r3, r3, #1
 80038bc:	6213      	str	r3, [r2, #32]
 80038be:	4b67      	ldr	r3, [pc, #412]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038c0:	6a1b      	ldr	r3, [r3, #32]
 80038c2:	4a66      	ldr	r2, [pc, #408]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038c4:	f023 0304 	bic.w	r3, r3, #4
 80038c8:	6213      	str	r3, [r2, #32]
 80038ca:	e01c      	b.n	8003906 <HAL_RCC_OscConfig+0x36e>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	2b05      	cmp	r3, #5
 80038d2:	d10c      	bne.n	80038ee <HAL_RCC_OscConfig+0x356>
 80038d4:	4b61      	ldr	r3, [pc, #388]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	4a60      	ldr	r2, [pc, #384]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038da:	f043 0304 	orr.w	r3, r3, #4
 80038de:	6213      	str	r3, [r2, #32]
 80038e0:	4b5e      	ldr	r3, [pc, #376]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	4a5d      	ldr	r2, [pc, #372]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038e6:	f043 0301 	orr.w	r3, r3, #1
 80038ea:	6213      	str	r3, [r2, #32]
 80038ec:	e00b      	b.n	8003906 <HAL_RCC_OscConfig+0x36e>
 80038ee:	4b5b      	ldr	r3, [pc, #364]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	4a5a      	ldr	r2, [pc, #360]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038f4:	f023 0301 	bic.w	r3, r3, #1
 80038f8:	6213      	str	r3, [r2, #32]
 80038fa:	4b58      	ldr	r3, [pc, #352]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	4a57      	ldr	r2, [pc, #348]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003900:	f023 0304 	bic.w	r3, r3, #4
 8003904:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d015      	beq.n	800393a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800390e:	f7fe fed9 	bl	80026c4 <HAL_GetTick>
 8003912:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003914:	e00a      	b.n	800392c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003916:	f7fe fed5 	bl	80026c4 <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003924:	4293      	cmp	r3, r2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e0b1      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800392c:	4b4b      	ldr	r3, [pc, #300]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 800392e:	6a1b      	ldr	r3, [r3, #32]
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0ee      	beq.n	8003916 <HAL_RCC_OscConfig+0x37e>
 8003938:	e014      	b.n	8003964 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800393a:	f7fe fec3 	bl	80026c4 <HAL_GetTick>
 800393e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003940:	e00a      	b.n	8003958 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003942:	f7fe febf 	bl	80026c4 <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003950:	4293      	cmp	r3, r2
 8003952:	d901      	bls.n	8003958 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003954:	2303      	movs	r3, #3
 8003956:	e09b      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003958:	4b40      	ldr	r3, [pc, #256]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1ee      	bne.n	8003942 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003964:	7dfb      	ldrb	r3, [r7, #23]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d105      	bne.n	8003976 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800396a:	4b3c      	ldr	r3, [pc, #240]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 800396c:	69db      	ldr	r3, [r3, #28]
 800396e:	4a3b      	ldr	r2, [pc, #236]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003970:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003974:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	69db      	ldr	r3, [r3, #28]
 800397a:	2b00      	cmp	r3, #0
 800397c:	f000 8087 	beq.w	8003a8e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003980:	4b36      	ldr	r3, [pc, #216]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f003 030c 	and.w	r3, r3, #12
 8003988:	2b08      	cmp	r3, #8
 800398a:	d061      	beq.n	8003a50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	69db      	ldr	r3, [r3, #28]
 8003990:	2b02      	cmp	r3, #2
 8003992:	d146      	bne.n	8003a22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003994:	4b33      	ldr	r3, [pc, #204]	@ (8003a64 <HAL_RCC_OscConfig+0x4cc>)
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399a:	f7fe fe93 	bl	80026c4 <HAL_GetTick>
 800399e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039a0:	e008      	b.n	80039b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039a2:	f7fe fe8f 	bl	80026c4 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b02      	cmp	r3, #2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e06d      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039b4:	4b29      	ldr	r3, [pc, #164]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1f0      	bne.n	80039a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039c8:	d108      	bne.n	80039dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80039ca:	4b24      	ldr	r3, [pc, #144]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	4921      	ldr	r1, [pc, #132]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039dc:	4b1f      	ldr	r3, [pc, #124]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a19      	ldr	r1, [r3, #32]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ec:	430b      	orrs	r3, r1
 80039ee:	491b      	ldr	r1, [pc, #108]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a64 <HAL_RCC_OscConfig+0x4cc>)
 80039f6:	2201      	movs	r2, #1
 80039f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039fa:	f7fe fe63 	bl	80026c4 <HAL_GetTick>
 80039fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a00:	e008      	b.n	8003a14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a02:	f7fe fe5f 	bl	80026c4 <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d901      	bls.n	8003a14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e03d      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a14:	4b11      	ldr	r3, [pc, #68]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0f0      	beq.n	8003a02 <HAL_RCC_OscConfig+0x46a>
 8003a20:	e035      	b.n	8003a8e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a22:	4b10      	ldr	r3, [pc, #64]	@ (8003a64 <HAL_RCC_OscConfig+0x4cc>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a28:	f7fe fe4c 	bl	80026c4 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a30:	f7fe fe48 	bl	80026c4 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e026      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a42:	4b06      	ldr	r3, [pc, #24]	@ (8003a5c <HAL_RCC_OscConfig+0x4c4>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1f0      	bne.n	8003a30 <HAL_RCC_OscConfig+0x498>
 8003a4e:	e01e      	b.n	8003a8e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	69db      	ldr	r3, [r3, #28]
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d107      	bne.n	8003a68 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e019      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	40007000 	.word	0x40007000
 8003a64:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a68:	4b0b      	ldr	r3, [pc, #44]	@ (8003a98 <HAL_RCC_OscConfig+0x500>)
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a1b      	ldr	r3, [r3, #32]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d106      	bne.n	8003a8a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d001      	beq.n	8003a8e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	40021000 	.word	0x40021000

08003a9c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b084      	sub	sp, #16
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d101      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e0d0      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab0:	4b6a      	ldr	r3, [pc, #424]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d910      	bls.n	8003ae0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003abe:	4b67      	ldr	r3, [pc, #412]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f023 0207 	bic.w	r2, r3, #7
 8003ac6:	4965      	ldr	r1, [pc, #404]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ace:	4b63      	ldr	r3, [pc, #396]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e0b8      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d020      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0304 	and.w	r3, r3, #4
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d005      	beq.n	8003b04 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003af8:	4b59      	ldr	r3, [pc, #356]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	4a58      	ldr	r2, [pc, #352]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003afe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003b02:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0308 	and.w	r3, r3, #8
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d005      	beq.n	8003b1c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b10:	4b53      	ldr	r3, [pc, #332]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	4a52      	ldr	r2, [pc, #328]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b16:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003b1a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b1c:	4b50      	ldr	r3, [pc, #320]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	494d      	ldr	r1, [pc, #308]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d040      	beq.n	8003bbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d107      	bne.n	8003b52 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b42:	4b47      	ldr	r3, [pc, #284]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d115      	bne.n	8003b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e07f      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d107      	bne.n	8003b6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b5a:	4b41      	ldr	r3, [pc, #260]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d109      	bne.n	8003b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e073      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b6a:	4b3d      	ldr	r3, [pc, #244]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0302 	and.w	r3, r3, #2
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e06b      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b7a:	4b39      	ldr	r3, [pc, #228]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	f023 0203 	bic.w	r2, r3, #3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	4936      	ldr	r1, [pc, #216]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b8c:	f7fe fd9a 	bl	80026c4 <HAL_GetTick>
 8003b90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b92:	e00a      	b.n	8003baa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b94:	f7fe fd96 	bl	80026c4 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d901      	bls.n	8003baa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e053      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003baa:	4b2d      	ldr	r3, [pc, #180]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f003 020c 	and.w	r2, r3, #12
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	009b      	lsls	r3, r3, #2
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d1eb      	bne.n	8003b94 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bbc:	4b27      	ldr	r3, [pc, #156]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0307 	and.w	r3, r3, #7
 8003bc4:	683a      	ldr	r2, [r7, #0]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d210      	bcs.n	8003bec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bca:	4b24      	ldr	r3, [pc, #144]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f023 0207 	bic.w	r2, r3, #7
 8003bd2:	4922      	ldr	r1, [pc, #136]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bda:	4b20      	ldr	r3, [pc, #128]	@ (8003c5c <HAL_RCC_ClockConfig+0x1c0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0307 	and.w	r3, r3, #7
 8003be2:	683a      	ldr	r2, [r7, #0]
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e032      	b.n	8003c52 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d008      	beq.n	8003c0a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bf8:	4b19      	ldr	r3, [pc, #100]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	4916      	ldr	r1, [pc, #88]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d009      	beq.n	8003c2a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003c16:	4b12      	ldr	r3, [pc, #72]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	490e      	ldr	r1, [pc, #56]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003c2a:	f000 f821 	bl	8003c70 <HAL_RCC_GetSysClockFreq>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	4b0b      	ldr	r3, [pc, #44]	@ (8003c60 <HAL_RCC_ClockConfig+0x1c4>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	091b      	lsrs	r3, r3, #4
 8003c36:	f003 030f 	and.w	r3, r3, #15
 8003c3a:	490a      	ldr	r1, [pc, #40]	@ (8003c64 <HAL_RCC_ClockConfig+0x1c8>)
 8003c3c:	5ccb      	ldrb	r3, [r1, r3]
 8003c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c42:	4a09      	ldr	r2, [pc, #36]	@ (8003c68 <HAL_RCC_ClockConfig+0x1cc>)
 8003c44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003c46:	4b09      	ldr	r3, [pc, #36]	@ (8003c6c <HAL_RCC_ClockConfig+0x1d0>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe fcf8 	bl	8002640 <HAL_InitTick>

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	40022000 	.word	0x40022000
 8003c60:	40021000 	.word	0x40021000
 8003c64:	0800993c 	.word	0x0800993c
 8003c68:	2000000c 	.word	0x2000000c
 8003c6c:	20000018 	.word	0x20000018

08003c70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b087      	sub	sp, #28
 8003c74:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	60fb      	str	r3, [r7, #12]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	60bb      	str	r3, [r7, #8]
 8003c7e:	2300      	movs	r3, #0
 8003c80:	617b      	str	r3, [r7, #20]
 8003c82:	2300      	movs	r3, #0
 8003c84:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c86:	2300      	movs	r3, #0
 8003c88:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d002      	beq.n	8003ca0 <HAL_RCC_GetSysClockFreq+0x30>
 8003c9a:	2b08      	cmp	r3, #8
 8003c9c:	d003      	beq.n	8003ca6 <HAL_RCC_GetSysClockFreq+0x36>
 8003c9e:	e027      	b.n	8003cf0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ca0:	4b19      	ldr	r3, [pc, #100]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ca2:	613b      	str	r3, [r7, #16]
      break;
 8003ca4:	e027      	b.n	8003cf6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	0c9b      	lsrs	r3, r3, #18
 8003caa:	f003 030f 	and.w	r3, r3, #15
 8003cae:	4a17      	ldr	r2, [pc, #92]	@ (8003d0c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003cb0:	5cd3      	ldrb	r3, [r2, r3]
 8003cb2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d010      	beq.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003cbe:	4b11      	ldr	r3, [pc, #68]	@ (8003d04 <HAL_RCC_GetSysClockFreq+0x94>)
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	0c5b      	lsrs	r3, r3, #17
 8003cc4:	f003 0301 	and.w	r3, r3, #1
 8003cc8:	4a11      	ldr	r2, [pc, #68]	@ (8003d10 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003cca:	5cd3      	ldrb	r3, [r2, r3]
 8003ccc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cd2:	fb03 f202 	mul.w	r2, r3, r2
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cdc:	617b      	str	r3, [r7, #20]
 8003cde:	e004      	b.n	8003cea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a0c      	ldr	r2, [pc, #48]	@ (8003d14 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003ce4:	fb02 f303 	mul.w	r3, r2, r3
 8003ce8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	613b      	str	r3, [r7, #16]
      break;
 8003cee:	e002      	b.n	8003cf6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003cf0:	4b05      	ldr	r3, [pc, #20]	@ (8003d08 <HAL_RCC_GetSysClockFreq+0x98>)
 8003cf2:	613b      	str	r3, [r7, #16]
      break;
 8003cf4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003cf6:	693b      	ldr	r3, [r7, #16]
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	371c      	adds	r7, #28
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bc80      	pop	{r7}
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40021000 	.word	0x40021000
 8003d08:	007a1200 	.word	0x007a1200
 8003d0c:	08009954 	.word	0x08009954
 8003d10:	08009964 	.word	0x08009964
 8003d14:	003d0900 	.word	0x003d0900

08003d18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d1c:	4b02      	ldr	r3, [pc, #8]	@ (8003d28 <HAL_RCC_GetHCLKFreq+0x10>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bc80      	pop	{r7}
 8003d26:	4770      	bx	lr
 8003d28:	2000000c 	.word	0x2000000c

08003d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003d30:	f7ff fff2 	bl	8003d18 <HAL_RCC_GetHCLKFreq>
 8003d34:	4602      	mov	r2, r0
 8003d36:	4b05      	ldr	r3, [pc, #20]	@ (8003d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	0a1b      	lsrs	r3, r3, #8
 8003d3c:	f003 0307 	and.w	r3, r3, #7
 8003d40:	4903      	ldr	r1, [pc, #12]	@ (8003d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d42:	5ccb      	ldrb	r3, [r1, r3]
 8003d44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	bd80      	pop	{r7, pc}
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	0800994c 	.word	0x0800994c

08003d54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d58:	f7ff ffde 	bl	8003d18 <HAL_RCC_GetHCLKFreq>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	4b05      	ldr	r3, [pc, #20]	@ (8003d74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	0adb      	lsrs	r3, r3, #11
 8003d64:	f003 0307 	and.w	r3, r3, #7
 8003d68:	4903      	ldr	r1, [pc, #12]	@ (8003d78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d6a:	5ccb      	ldrb	r3, [r1, r3]
 8003d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40021000 	.word	0x40021000
 8003d78:	0800994c 	.word	0x0800994c

08003d7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b085      	sub	sp, #20
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d84:	4b0a      	ldr	r3, [pc, #40]	@ (8003db0 <RCC_Delay+0x34>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a0a      	ldr	r2, [pc, #40]	@ (8003db4 <RCC_Delay+0x38>)
 8003d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d8e:	0a5b      	lsrs	r3, r3, #9
 8003d90:	687a      	ldr	r2, [r7, #4]
 8003d92:	fb02 f303 	mul.w	r3, r2, r3
 8003d96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d98:	bf00      	nop
  }
  while (Delay --);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	1e5a      	subs	r2, r3, #1
 8003d9e:	60fa      	str	r2, [r7, #12]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1f9      	bne.n	8003d98 <RCC_Delay+0x1c>
}
 8003da4:	bf00      	nop
 8003da6:	bf00      	nop
 8003da8:	3714      	adds	r7, #20
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bc80      	pop	{r7}
 8003dae:	4770      	bx	lr
 8003db0:	2000000c 	.word	0x2000000c
 8003db4:	10624dd3 	.word	0x10624dd3

08003db8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b086      	sub	sp, #24
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	613b      	str	r3, [r7, #16]
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d07d      	beq.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dd8:	4b4f      	ldr	r3, [pc, #316]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dda:	69db      	ldr	r3, [r3, #28]
 8003ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d10d      	bne.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003de4:	4b4c      	ldr	r3, [pc, #304]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003de6:	69db      	ldr	r3, [r3, #28]
 8003de8:	4a4b      	ldr	r2, [pc, #300]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003dee:	61d3      	str	r3, [r2, #28]
 8003df0:	4b49      	ldr	r3, [pc, #292]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003df2:	69db      	ldr	r3, [r3, #28]
 8003df4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003df8:	60bb      	str	r3, [r7, #8]
 8003dfa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e00:	4b46      	ldr	r3, [pc, #280]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d118      	bne.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e0c:	4b43      	ldr	r3, [pc, #268]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a42      	ldr	r2, [pc, #264]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e18:	f7fe fc54 	bl	80026c4 <HAL_GetTick>
 8003e1c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e1e:	e008      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e20:	f7fe fc50 	bl	80026c4 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b64      	cmp	r3, #100	@ 0x64
 8003e2c:	d901      	bls.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	e06d      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e32:	4b3a      	ldr	r3, [pc, #232]	@ (8003f1c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d0f0      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e3e:	4b36      	ldr	r3, [pc, #216]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e40:	6a1b      	ldr	r3, [r3, #32]
 8003e42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e46:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d02e      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d027      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e5c:	4b2e      	ldr	r3, [pc, #184]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e64:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003e66:	4b2e      	ldr	r3, [pc, #184]	@ (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e68:	2201      	movs	r2, #1
 8003e6a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e6c:	4b2c      	ldr	r3, [pc, #176]	@ (8003f20 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003e72:	4a29      	ldr	r2, [pc, #164]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d014      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e82:	f7fe fc1f 	bl	80026c4 <HAL_GetTick>
 8003e86:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e88:	e00a      	b.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e8a:	f7fe fc1b 	bl	80026c4 <HAL_GetTick>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d901      	bls.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e036      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	f003 0302 	and.w	r3, r3, #2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d0ee      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003eac:	4b1a      	ldr	r3, [pc, #104]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eae:	6a1b      	ldr	r3, [r3, #32]
 8003eb0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	4917      	ldr	r1, [pc, #92]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ebe:	7dfb      	ldrb	r3, [r7, #23]
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d105      	bne.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ec4:	4b14      	ldr	r3, [pc, #80]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ec6:	69db      	ldr	r3, [r3, #28]
 8003ec8:	4a13      	ldr	r2, [pc, #76]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ece:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d008      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003edc:	4b0e      	ldr	r3, [pc, #56]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	490b      	ldr	r1, [pc, #44]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0310 	and.w	r3, r3, #16
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d008      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003efa:	4b07      	ldr	r3, [pc, #28]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	4904      	ldr	r1, [pc, #16]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3718      	adds	r7, #24
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
 8003f16:	bf00      	nop
 8003f18:	40021000 	.word	0x40021000
 8003f1c:	40007000 	.word	0x40007000
 8003f20:	42420440 	.word	0x42420440

08003f24 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b088      	sub	sp, #32
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	617b      	str	r3, [r7, #20]
 8003f30:	2300      	movs	r3, #0
 8003f32:	61fb      	str	r3, [r7, #28]
 8003f34:	2300      	movs	r3, #0
 8003f36:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	60fb      	str	r3, [r7, #12]
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2b10      	cmp	r3, #16
 8003f44:	d00a      	beq.n	8003f5c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2b10      	cmp	r3, #16
 8003f4a:	f200 808a 	bhi.w	8004062 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d045      	beq.n	8003fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d075      	beq.n	8004046 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003f5a:	e082      	b.n	8004062 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003f5c:	4b46      	ldr	r3, [pc, #280]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003f62:	4b45      	ldr	r3, [pc, #276]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d07b      	beq.n	8004066 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	0c9b      	lsrs	r3, r3, #18
 8003f72:	f003 030f 	and.w	r3, r3, #15
 8003f76:	4a41      	ldr	r2, [pc, #260]	@ (800407c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003f78:	5cd3      	ldrb	r3, [r2, r3]
 8003f7a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d015      	beq.n	8003fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f86:	4b3c      	ldr	r3, [pc, #240]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	0c5b      	lsrs	r3, r3, #17
 8003f8c:	f003 0301 	and.w	r3, r3, #1
 8003f90:	4a3b      	ldr	r2, [pc, #236]	@ (8004080 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003f92:	5cd3      	ldrb	r3, [r2, r3]
 8003f94:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d00d      	beq.n	8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003fa0:	4a38      	ldr	r2, [pc, #224]	@ (8004084 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	fb02 f303 	mul.w	r3, r2, r3
 8003fae:	61fb      	str	r3, [r7, #28]
 8003fb0:	e004      	b.n	8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	4a34      	ldr	r2, [pc, #208]	@ (8004088 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003fb6:	fb02 f303 	mul.w	r3, r2, r3
 8003fba:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003fbc:	4b2e      	ldr	r3, [pc, #184]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fc8:	d102      	bne.n	8003fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	61bb      	str	r3, [r7, #24]
      break;
 8003fce:	e04a      	b.n	8004066 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	005b      	lsls	r3, r3, #1
 8003fd4:	4a2d      	ldr	r2, [pc, #180]	@ (800408c <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fda:	085b      	lsrs	r3, r3, #1
 8003fdc:	61bb      	str	r3, [r7, #24]
      break;
 8003fde:	e042      	b.n	8004066 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003fe0:	4b25      	ldr	r3, [pc, #148]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003fe2:	6a1b      	ldr	r3, [r3, #32]
 8003fe4:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ff0:	d108      	bne.n	8004004 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d003      	beq.n	8004004 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003ffc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004000:	61bb      	str	r3, [r7, #24]
 8004002:	e01f      	b.n	8004044 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800400a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800400e:	d109      	bne.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004010:	4b19      	ldr	r3, [pc, #100]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d003      	beq.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800401c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004020:	61bb      	str	r3, [r7, #24]
 8004022:	e00f      	b.n	8004044 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800402a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800402e:	d11c      	bne.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004030:	4b11      	ldr	r3, [pc, #68]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d016      	beq.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800403c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004040:	61bb      	str	r3, [r7, #24]
      break;
 8004042:	e012      	b.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004044:	e011      	b.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004046:	f7ff fe85 	bl	8003d54 <HAL_RCC_GetPCLK2Freq>
 800404a:	4602      	mov	r2, r0
 800404c:	4b0a      	ldr	r3, [pc, #40]	@ (8004078 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	0b9b      	lsrs	r3, r3, #14
 8004052:	f003 0303 	and.w	r3, r3, #3
 8004056:	3301      	adds	r3, #1
 8004058:	005b      	lsls	r3, r3, #1
 800405a:	fbb2 f3f3 	udiv	r3, r2, r3
 800405e:	61bb      	str	r3, [r7, #24]
      break;
 8004060:	e004      	b.n	800406c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004062:	bf00      	nop
 8004064:	e002      	b.n	800406c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004066:	bf00      	nop
 8004068:	e000      	b.n	800406c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800406a:	bf00      	nop
    }
  }
  return (frequency);
 800406c:	69bb      	ldr	r3, [r7, #24]
}
 800406e:	4618      	mov	r0, r3
 8004070:	3720      	adds	r7, #32
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
 8004076:	bf00      	nop
 8004078:	40021000 	.word	0x40021000
 800407c:	08009968 	.word	0x08009968
 8004080:	08009978 	.word	0x08009978
 8004084:	007a1200 	.word	0x007a1200
 8004088:	003d0900 	.word	0x003d0900
 800408c:	aaaaaaab 	.word	0xaaaaaaab

08004090 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b082      	sub	sp, #8
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e076      	b.n	8004190 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d108      	bne.n	80040bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040b2:	d009      	beq.n	80040c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2200      	movs	r2, #0
 80040b8:	61da      	str	r2, [r3, #28]
 80040ba:	e005      	b.n	80040c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040d4:	b2db      	uxtb	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d106      	bne.n	80040e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7fd fb40 	bl	8001768 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2202      	movs	r2, #2
 80040ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004110:	431a      	orrs	r2, r3
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800411a:	431a      	orrs	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	431a      	orrs	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	431a      	orrs	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	699b      	ldr	r3, [r3, #24]
 8004134:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004138:	431a      	orrs	r2, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	69db      	ldr	r3, [r3, #28]
 800413e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004142:	431a      	orrs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a1b      	ldr	r3, [r3, #32]
 8004148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800414c:	ea42 0103 	orr.w	r1, r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004154:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	0c1a      	lsrs	r2, r3, #16
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f002 0204 	and.w	r2, r2, #4
 800416e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	69da      	ldr	r2, [r3, #28]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800417e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800418e:	2300      	movs	r3, #0
}
 8004190:	4618      	mov	r0, r3
 8004192:	3708      	adds	r7, #8
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b088      	sub	sp, #32
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	603b      	str	r3, [r7, #0]
 80041a4:	4613      	mov	r3, r2
 80041a6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041a8:	f7fe fa8c 	bl	80026c4 <HAL_GetTick>
 80041ac:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80041ae:	88fb      	ldrh	r3, [r7, #6]
 80041b0:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b01      	cmp	r3, #1
 80041bc:	d001      	beq.n	80041c2 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80041be:	2302      	movs	r3, #2
 80041c0:	e12a      	b.n	8004418 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d002      	beq.n	80041ce <HAL_SPI_Transmit+0x36>
 80041c8:	88fb      	ldrh	r3, [r7, #6]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e122      	b.n	8004418 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d101      	bne.n	80041e0 <HAL_SPI_Transmit+0x48>
 80041dc:	2302      	movs	r3, #2
 80041de:	e11b      	b.n	8004418 <HAL_SPI_Transmit+0x280>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2203      	movs	r2, #3
 80041ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2200      	movs	r2, #0
 80041f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	68ba      	ldr	r2, [r7, #8]
 80041fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	88fa      	ldrh	r2, [r7, #6]
 8004200:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	88fa      	ldrh	r2, [r7, #6]
 8004206:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2200      	movs	r2, #0
 800421e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2200      	movs	r2, #0
 8004224:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800422e:	d10f      	bne.n	8004250 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800423e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800424e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800425a:	2b40      	cmp	r3, #64	@ 0x40
 800425c:	d007      	beq.n	800426e <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800426c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004276:	d152      	bne.n	800431e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d002      	beq.n	8004286 <HAL_SPI_Transmit+0xee>
 8004280:	8b7b      	ldrh	r3, [r7, #26]
 8004282:	2b01      	cmp	r3, #1
 8004284:	d145      	bne.n	8004312 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800428a:	881a      	ldrh	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004296:	1c9a      	adds	r2, r3, #2
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	3b01      	subs	r3, #1
 80042a4:	b29a      	uxth	r2, r3
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80042aa:	e032      	b.n	8004312 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b02      	cmp	r3, #2
 80042b8:	d112      	bne.n	80042e0 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042be:	881a      	ldrh	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ca:	1c9a      	adds	r2, r3, #2
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29a      	uxth	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80042de:	e018      	b.n	8004312 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042e0:	f7fe f9f0 	bl	80026c4 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	683a      	ldr	r2, [r7, #0]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d803      	bhi.n	80042f8 <HAL_SPI_Transmit+0x160>
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f6:	d102      	bne.n	80042fe <HAL_SPI_Transmit+0x166>
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d109      	bne.n	8004312 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2201      	movs	r2, #1
 8004302:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2200      	movs	r2, #0
 800430a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e082      	b.n	8004418 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004316:	b29b      	uxth	r3, r3
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1c7      	bne.n	80042ac <HAL_SPI_Transmit+0x114>
 800431c:	e053      	b.n	80043c6 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_SPI_Transmit+0x194>
 8004326:	8b7b      	ldrh	r3, [r7, #26]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d147      	bne.n	80043bc <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	330c      	adds	r3, #12
 8004336:	7812      	ldrb	r2, [r2, #0]
 8004338:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800433e:	1c5a      	adds	r2, r3, #1
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004348:	b29b      	uxth	r3, r3
 800434a:	3b01      	subs	r3, #1
 800434c:	b29a      	uxth	r2, r3
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004352:	e033      	b.n	80043bc <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f003 0302 	and.w	r3, r3, #2
 800435e:	2b02      	cmp	r3, #2
 8004360:	d113      	bne.n	800438a <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	330c      	adds	r3, #12
 800436c:	7812      	ldrb	r2, [r2, #0]
 800436e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004374:	1c5a      	adds	r2, r3, #1
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800437e:	b29b      	uxth	r3, r3
 8004380:	3b01      	subs	r3, #1
 8004382:	b29a      	uxth	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004388:	e018      	b.n	80043bc <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800438a:	f7fe f99b 	bl	80026c4 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	683a      	ldr	r2, [r7, #0]
 8004396:	429a      	cmp	r2, r3
 8004398:	d803      	bhi.n	80043a2 <HAL_SPI_Transmit+0x20a>
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a0:	d102      	bne.n	80043a8 <HAL_SPI_Transmit+0x210>
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d109      	bne.n	80043bc <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e02d      	b.n	8004418 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1c6      	bne.n	8004354 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80043c6:	69fa      	ldr	r2, [r7, #28]
 80043c8:	6839      	ldr	r1, [r7, #0]
 80043ca:	68f8      	ldr	r0, [r7, #12]
 80043cc:	f000 f8b0 	bl	8004530 <SPI_EndRxTxTransaction>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2220      	movs	r2, #32
 80043da:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10a      	bne.n	80043fa <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043e4:	2300      	movs	r3, #0
 80043e6:	617b      	str	r3, [r7, #20]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	617b      	str	r3, [r7, #20]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	617b      	str	r3, [r7, #20]
 80043f8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800440e:	2b00      	cmp	r3, #0
 8004410:	d001      	beq.n	8004416 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	e000      	b.n	8004418 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004416:	2300      	movs	r3, #0
  }
}
 8004418:	4618      	mov	r0, r3
 800441a:	3720      	adds	r7, #32
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b088      	sub	sp, #32
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	603b      	str	r3, [r7, #0]
 800442c:	4613      	mov	r3, r2
 800442e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004430:	f7fe f948 	bl	80026c4 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004438:	1a9b      	subs	r3, r3, r2
 800443a:	683a      	ldr	r2, [r7, #0]
 800443c:	4413      	add	r3, r2
 800443e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004440:	f7fe f940 	bl	80026c4 <HAL_GetTick>
 8004444:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004446:	4b39      	ldr	r3, [pc, #228]	@ (800452c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	015b      	lsls	r3, r3, #5
 800444c:	0d1b      	lsrs	r3, r3, #20
 800444e:	69fa      	ldr	r2, [r7, #28]
 8004450:	fb02 f303 	mul.w	r3, r2, r3
 8004454:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004456:	e054      	b.n	8004502 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445e:	d050      	beq.n	8004502 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004460:	f7fe f930 	bl	80026c4 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	69fa      	ldr	r2, [r7, #28]
 800446c:	429a      	cmp	r2, r3
 800446e:	d902      	bls.n	8004476 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d13d      	bne.n	80044f2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004484:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800448e:	d111      	bne.n	80044b4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004498:	d004      	beq.n	80044a4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044a2:	d107      	bne.n	80044b4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044b2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044bc:	d10f      	bne.n	80044de <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044cc:	601a      	str	r2, [r3, #0]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044dc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e017      	b.n	8004522 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	3b01      	subs	r3, #1
 8004500:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	689a      	ldr	r2, [r3, #8]
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	4013      	ands	r3, r2
 800450c:	68ba      	ldr	r2, [r7, #8]
 800450e:	429a      	cmp	r2, r3
 8004510:	bf0c      	ite	eq
 8004512:	2301      	moveq	r3, #1
 8004514:	2300      	movne	r3, #0
 8004516:	b2db      	uxtb	r3, r3
 8004518:	461a      	mov	r2, r3
 800451a:	79fb      	ldrb	r3, [r7, #7]
 800451c:	429a      	cmp	r2, r3
 800451e:	d19b      	bne.n	8004458 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	3720      	adds	r7, #32
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	2000000c 	.word	0x2000000c

08004530 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af02      	add	r7, sp, #8
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	2201      	movs	r2, #1
 8004544:	2102      	movs	r1, #2
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f7ff ff6a 	bl	8004420 <SPI_WaitFlagStateUntilTimeout>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d007      	beq.n	8004562 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004556:	f043 0220 	orr.w	r2, r3, #32
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e013      	b.n	800458a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	9300      	str	r3, [sp, #0]
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	2200      	movs	r2, #0
 800456a:	2180      	movs	r1, #128	@ 0x80
 800456c:	68f8      	ldr	r0, [r7, #12]
 800456e:	f7ff ff57 	bl	8004420 <SPI_WaitFlagStateUntilTimeout>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d007      	beq.n	8004588 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457c:	f043 0220 	orr.w	r2, r3, #32
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e000      	b.n	800458a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b082      	sub	sp, #8
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d101      	bne.n	80045a4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e041      	b.n	8004628 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d106      	bne.n	80045be <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f7fd f92f 	bl	800181c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2202      	movs	r2, #2
 80045c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	3304      	adds	r3, #4
 80045ce:	4619      	mov	r1, r3
 80045d0:	4610      	mov	r0, r2
 80045d2:	f000 fa0f 	bl	80049f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2201      	movs	r2, #1
 80045da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2201      	movs	r2, #1
 80045e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2201      	movs	r2, #1
 80045ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2201      	movs	r2, #1
 800460a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2201      	movs	r2, #1
 8004612:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3708      	adds	r7, #8
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e041      	b.n	80046c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004648:	b2db      	uxtb	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	d106      	bne.n	800465c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2200      	movs	r2, #0
 8004652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f839 	bl	80046ce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2202      	movs	r2, #2
 8004660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	3304      	adds	r3, #4
 800466c:	4619      	mov	r1, r3
 800466e:	4610      	mov	r0, r2
 8004670:	f000 f9c0 	bl	80049f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3708      	adds	r7, #8
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}

080046ce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80046ce:	b480      	push	{r7}
 80046d0:	b083      	sub	sp, #12
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80046d6:	bf00      	nop
 80046d8:	370c      	adds	r7, #12
 80046da:	46bd      	mov	sp, r7
 80046dc:	bc80      	pop	{r7}
 80046de:	4770      	bx	lr

080046e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b086      	sub	sp, #24
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	60b9      	str	r1, [r7, #8]
 80046ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046ec:	2300      	movs	r3, #0
 80046ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d101      	bne.n	80046fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80046fa:	2302      	movs	r3, #2
 80046fc:	e0ae      	b.n	800485c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2201      	movs	r2, #1
 8004702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2b0c      	cmp	r3, #12
 800470a:	f200 809f 	bhi.w	800484c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800470e:	a201      	add	r2, pc, #4	@ (adr r2, 8004714 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004714:	08004749 	.word	0x08004749
 8004718:	0800484d 	.word	0x0800484d
 800471c:	0800484d 	.word	0x0800484d
 8004720:	0800484d 	.word	0x0800484d
 8004724:	08004789 	.word	0x08004789
 8004728:	0800484d 	.word	0x0800484d
 800472c:	0800484d 	.word	0x0800484d
 8004730:	0800484d 	.word	0x0800484d
 8004734:	080047cb 	.word	0x080047cb
 8004738:	0800484d 	.word	0x0800484d
 800473c:	0800484d 	.word	0x0800484d
 8004740:	0800484d 	.word	0x0800484d
 8004744:	0800480b 	.word	0x0800480b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68b9      	ldr	r1, [r7, #8]
 800474e:	4618      	mov	r0, r3
 8004750:	f000 f9be 	bl	8004ad0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	699a      	ldr	r2, [r3, #24]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f042 0208 	orr.w	r2, r2, #8
 8004762:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	699a      	ldr	r2, [r3, #24]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f022 0204 	bic.w	r2, r2, #4
 8004772:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6999      	ldr	r1, [r3, #24]
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	691a      	ldr	r2, [r3, #16]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	619a      	str	r2, [r3, #24]
      break;
 8004786:	e064      	b.n	8004852 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68b9      	ldr	r1, [r7, #8]
 800478e:	4618      	mov	r0, r3
 8004790:	f000 fa04 	bl	8004b9c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	699a      	ldr	r2, [r3, #24]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	699a      	ldr	r2, [r3, #24]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	6999      	ldr	r1, [r3, #24]
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	021a      	lsls	r2, r3, #8
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	619a      	str	r2, [r3, #24]
      break;
 80047c8:	e043      	b.n	8004852 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 fa4d 	bl	8004c70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	69da      	ldr	r2, [r3, #28]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f042 0208 	orr.w	r2, r2, #8
 80047e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	69da      	ldr	r2, [r3, #28]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f022 0204 	bic.w	r2, r2, #4
 80047f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	69d9      	ldr	r1, [r3, #28]
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	691a      	ldr	r2, [r3, #16]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	430a      	orrs	r2, r1
 8004806:	61da      	str	r2, [r3, #28]
      break;
 8004808:	e023      	b.n	8004852 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68b9      	ldr	r1, [r7, #8]
 8004810:	4618      	mov	r0, r3
 8004812:	f000 fa97 	bl	8004d44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	69da      	ldr	r2, [r3, #28]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004824:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	69da      	ldr	r2, [r3, #28]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004834:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	69d9      	ldr	r1, [r3, #28]
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	021a      	lsls	r2, r3, #8
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	430a      	orrs	r2, r1
 8004848:	61da      	str	r2, [r3, #28]
      break;
 800484a:	e002      	b.n	8004852 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	75fb      	strb	r3, [r7, #23]
      break;
 8004850:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800485a:	7dfb      	ldrb	r3, [r7, #23]
}
 800485c:	4618      	mov	r0, r3
 800485e:	3718      	adds	r7, #24
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800486e:	2300      	movs	r3, #0
 8004870:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004878:	2b01      	cmp	r3, #1
 800487a:	d101      	bne.n	8004880 <HAL_TIM_ConfigClockSource+0x1c>
 800487c:	2302      	movs	r3, #2
 800487e:	e0b4      	b.n	80049ea <HAL_TIM_ConfigClockSource+0x186>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2202      	movs	r2, #2
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800489e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68ba      	ldr	r2, [r7, #8]
 80048ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048b8:	d03e      	beq.n	8004938 <HAL_TIM_ConfigClockSource+0xd4>
 80048ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048be:	f200 8087 	bhi.w	80049d0 <HAL_TIM_ConfigClockSource+0x16c>
 80048c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048c6:	f000 8086 	beq.w	80049d6 <HAL_TIM_ConfigClockSource+0x172>
 80048ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ce:	d87f      	bhi.n	80049d0 <HAL_TIM_ConfigClockSource+0x16c>
 80048d0:	2b70      	cmp	r3, #112	@ 0x70
 80048d2:	d01a      	beq.n	800490a <HAL_TIM_ConfigClockSource+0xa6>
 80048d4:	2b70      	cmp	r3, #112	@ 0x70
 80048d6:	d87b      	bhi.n	80049d0 <HAL_TIM_ConfigClockSource+0x16c>
 80048d8:	2b60      	cmp	r3, #96	@ 0x60
 80048da:	d050      	beq.n	800497e <HAL_TIM_ConfigClockSource+0x11a>
 80048dc:	2b60      	cmp	r3, #96	@ 0x60
 80048de:	d877      	bhi.n	80049d0 <HAL_TIM_ConfigClockSource+0x16c>
 80048e0:	2b50      	cmp	r3, #80	@ 0x50
 80048e2:	d03c      	beq.n	800495e <HAL_TIM_ConfigClockSource+0xfa>
 80048e4:	2b50      	cmp	r3, #80	@ 0x50
 80048e6:	d873      	bhi.n	80049d0 <HAL_TIM_ConfigClockSource+0x16c>
 80048e8:	2b40      	cmp	r3, #64	@ 0x40
 80048ea:	d058      	beq.n	800499e <HAL_TIM_ConfigClockSource+0x13a>
 80048ec:	2b40      	cmp	r3, #64	@ 0x40
 80048ee:	d86f      	bhi.n	80049d0 <HAL_TIM_ConfigClockSource+0x16c>
 80048f0:	2b30      	cmp	r3, #48	@ 0x30
 80048f2:	d064      	beq.n	80049be <HAL_TIM_ConfigClockSource+0x15a>
 80048f4:	2b30      	cmp	r3, #48	@ 0x30
 80048f6:	d86b      	bhi.n	80049d0 <HAL_TIM_ConfigClockSource+0x16c>
 80048f8:	2b20      	cmp	r3, #32
 80048fa:	d060      	beq.n	80049be <HAL_TIM_ConfigClockSource+0x15a>
 80048fc:	2b20      	cmp	r3, #32
 80048fe:	d867      	bhi.n	80049d0 <HAL_TIM_ConfigClockSource+0x16c>
 8004900:	2b00      	cmp	r3, #0
 8004902:	d05c      	beq.n	80049be <HAL_TIM_ConfigClockSource+0x15a>
 8004904:	2b10      	cmp	r3, #16
 8004906:	d05a      	beq.n	80049be <HAL_TIM_ConfigClockSource+0x15a>
 8004908:	e062      	b.n	80049d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800491a:	f000 fad8 	bl	8004ece <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800492c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	68ba      	ldr	r2, [r7, #8]
 8004934:	609a      	str	r2, [r3, #8]
      break;
 8004936:	e04f      	b.n	80049d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004948:	f000 fac1 	bl	8004ece <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	689a      	ldr	r2, [r3, #8]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800495a:	609a      	str	r2, [r3, #8]
      break;
 800495c:	e03c      	b.n	80049d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800496a:	461a      	mov	r2, r3
 800496c:	f000 fa38 	bl	8004de0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2150      	movs	r1, #80	@ 0x50
 8004976:	4618      	mov	r0, r3
 8004978:	f000 fa8f 	bl	8004e9a <TIM_ITRx_SetConfig>
      break;
 800497c:	e02c      	b.n	80049d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800498a:	461a      	mov	r2, r3
 800498c:	f000 fa56 	bl	8004e3c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2160      	movs	r1, #96	@ 0x60
 8004996:	4618      	mov	r0, r3
 8004998:	f000 fa7f 	bl	8004e9a <TIM_ITRx_SetConfig>
      break;
 800499c:	e01c      	b.n	80049d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049aa:	461a      	mov	r2, r3
 80049ac:	f000 fa18 	bl	8004de0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2140      	movs	r1, #64	@ 0x40
 80049b6:	4618      	mov	r0, r3
 80049b8:	f000 fa6f 	bl	8004e9a <TIM_ITRx_SetConfig>
      break;
 80049bc:	e00c      	b.n	80049d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	4619      	mov	r1, r3
 80049c8:	4610      	mov	r0, r2
 80049ca:	f000 fa66 	bl	8004e9a <TIM_ITRx_SetConfig>
      break;
 80049ce:	e003      	b.n	80049d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	73fb      	strb	r3, [r7, #15]
      break;
 80049d4:	e000      	b.n	80049d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80049d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3710      	adds	r7, #16
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
	...

080049f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a2f      	ldr	r2, [pc, #188]	@ (8004ac4 <TIM_Base_SetConfig+0xd0>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d00b      	beq.n	8004a24 <TIM_Base_SetConfig+0x30>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a12:	d007      	beq.n	8004a24 <TIM_Base_SetConfig+0x30>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a2c      	ldr	r2, [pc, #176]	@ (8004ac8 <TIM_Base_SetConfig+0xd4>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d003      	beq.n	8004a24 <TIM_Base_SetConfig+0x30>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a2b      	ldr	r2, [pc, #172]	@ (8004acc <TIM_Base_SetConfig+0xd8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d108      	bne.n	8004a36 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a22      	ldr	r2, [pc, #136]	@ (8004ac4 <TIM_Base_SetConfig+0xd0>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d00b      	beq.n	8004a56 <TIM_Base_SetConfig+0x62>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a44:	d007      	beq.n	8004a56 <TIM_Base_SetConfig+0x62>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a1f      	ldr	r2, [pc, #124]	@ (8004ac8 <TIM_Base_SetConfig+0xd4>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d003      	beq.n	8004a56 <TIM_Base_SetConfig+0x62>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a1e      	ldr	r2, [pc, #120]	@ (8004acc <TIM_Base_SetConfig+0xd8>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d108      	bne.n	8004a68 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	689a      	ldr	r2, [r3, #8]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a0d      	ldr	r2, [pc, #52]	@ (8004ac4 <TIM_Base_SetConfig+0xd0>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d103      	bne.n	8004a9c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	691a      	ldr	r2, [r3, #16]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d005      	beq.n	8004aba <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	f023 0201 	bic.w	r2, r3, #1
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	611a      	str	r2, [r3, #16]
  }
}
 8004aba:	bf00      	nop
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr
 8004ac4:	40012c00 	.word	0x40012c00
 8004ac8:	40000400 	.word	0x40000400
 8004acc:	40000800 	.word	0x40000800

08004ad0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b087      	sub	sp, #28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a1b      	ldr	r3, [r3, #32]
 8004ae4:	f023 0201 	bic.w	r2, r3, #1
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f023 0303 	bic.w	r3, r3, #3
 8004b06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	f023 0302 	bic.w	r3, r3, #2
 8004b18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a1c      	ldr	r2, [pc, #112]	@ (8004b98 <TIM_OC1_SetConfig+0xc8>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d10c      	bne.n	8004b46 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f023 0308 	bic.w	r3, r3, #8
 8004b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f023 0304 	bic.w	r3, r3, #4
 8004b44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a13      	ldr	r2, [pc, #76]	@ (8004b98 <TIM_OC1_SetConfig+0xc8>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d111      	bne.n	8004b72 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	699b      	ldr	r3, [r3, #24]
 8004b6c:	693a      	ldr	r2, [r7, #16]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	685a      	ldr	r2, [r3, #4]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	621a      	str	r2, [r3, #32]
}
 8004b8c:	bf00      	nop
 8004b8e:	371c      	adds	r7, #28
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bc80      	pop	{r7}
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	40012c00 	.word	0x40012c00

08004b9c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a1b      	ldr	r3, [r3, #32]
 8004bb0:	f023 0210 	bic.w	r2, r3, #16
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	021b      	lsls	r3, r3, #8
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	f023 0320 	bic.w	r3, r3, #32
 8004be6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	011b      	lsls	r3, r3, #4
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a1d      	ldr	r2, [pc, #116]	@ (8004c6c <TIM_OC2_SetConfig+0xd0>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d10d      	bne.n	8004c18 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	011b      	lsls	r3, r3, #4
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a14      	ldr	r2, [pc, #80]	@ (8004c6c <TIM_OC2_SetConfig+0xd0>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d113      	bne.n	8004c48 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004c28:	693b      	ldr	r3, [r7, #16]
 8004c2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	695b      	ldr	r3, [r3, #20]
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	693a      	ldr	r2, [r7, #16]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685a      	ldr	r2, [r3, #4]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	621a      	str	r2, [r3, #32]
}
 8004c62:	bf00      	nop
 8004c64:	371c      	adds	r7, #28
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bc80      	pop	{r7}
 8004c6a:	4770      	bx	lr
 8004c6c:	40012c00 	.word	0x40012c00

08004c70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b087      	sub	sp, #28
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a1b      	ldr	r3, [r3, #32]
 8004c7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a1b      	ldr	r3, [r3, #32]
 8004c84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	69db      	ldr	r3, [r3, #28]
 8004c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f023 0303 	bic.w	r3, r3, #3
 8004ca6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68fa      	ldr	r2, [r7, #12]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004cb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	021b      	lsls	r3, r3, #8
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004d40 <TIM_OC3_SetConfig+0xd0>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d10d      	bne.n	8004cea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004cd4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	021b      	lsls	r3, r3, #8
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ce8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a14      	ldr	r2, [pc, #80]	@ (8004d40 <TIM_OC3_SetConfig+0xd0>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d113      	bne.n	8004d1a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	695b      	ldr	r3, [r3, #20]
 8004d06:	011b      	lsls	r3, r3, #4
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	699b      	ldr	r3, [r3, #24]
 8004d12:	011b      	lsls	r3, r3, #4
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	4313      	orrs	r3, r2
 8004d18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	693a      	ldr	r2, [r7, #16]
 8004d1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68fa      	ldr	r2, [r7, #12]
 8004d24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	621a      	str	r2, [r3, #32]
}
 8004d34:	bf00      	nop
 8004d36:	371c      	adds	r7, #28
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bc80      	pop	{r7}
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	40012c00 	.word	0x40012c00

08004d44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b087      	sub	sp, #28
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a1b      	ldr	r3, [r3, #32]
 8004d58:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	69db      	ldr	r3, [r3, #28]
 8004d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	021b      	lsls	r3, r3, #8
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	031b      	lsls	r3, r3, #12
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a0f      	ldr	r2, [pc, #60]	@ (8004ddc <TIM_OC4_SetConfig+0x98>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d109      	bne.n	8004db8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004daa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	695b      	ldr	r3, [r3, #20]
 8004db0:	019b      	lsls	r3, r3, #6
 8004db2:	697a      	ldr	r2, [r7, #20]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	697a      	ldr	r2, [r7, #20]
 8004dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	685a      	ldr	r2, [r3, #4]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	693a      	ldr	r2, [r7, #16]
 8004dd0:	621a      	str	r2, [r3, #32]
}
 8004dd2:	bf00      	nop
 8004dd4:	371c      	adds	r7, #28
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bc80      	pop	{r7}
 8004dda:	4770      	bx	lr
 8004ddc:	40012c00 	.word	0x40012c00

08004de0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	6a1b      	ldr	r3, [r3, #32]
 8004df6:	f023 0201 	bic.w	r2, r3, #1
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004e0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	011b      	lsls	r3, r3, #4
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f023 030a 	bic.w	r3, r3, #10
 8004e1c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e1e:	697a      	ldr	r2, [r7, #20]
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	621a      	str	r2, [r3, #32]
}
 8004e32:	bf00      	nop
 8004e34:	371c      	adds	r7, #28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bc80      	pop	{r7}
 8004e3a:	4770      	bx	lr

08004e3c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b087      	sub	sp, #28
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6a1b      	ldr	r3, [r3, #32]
 8004e4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	f023 0210 	bic.w	r2, r3, #16
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	031b      	lsls	r3, r3, #12
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e78:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	697a      	ldr	r2, [r7, #20]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	693a      	ldr	r2, [r7, #16]
 8004e88:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	621a      	str	r2, [r3, #32]
}
 8004e90:	bf00      	nop
 8004e92:	371c      	adds	r7, #28
 8004e94:	46bd      	mov	sp, r7
 8004e96:	bc80      	pop	{r7}
 8004e98:	4770      	bx	lr

08004e9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e9a:	b480      	push	{r7}
 8004e9c:	b085      	sub	sp, #20
 8004e9e:	af00      	add	r7, sp, #0
 8004ea0:	6078      	str	r0, [r7, #4]
 8004ea2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004eb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004eb2:	683a      	ldr	r2, [r7, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	f043 0307 	orr.w	r3, r3, #7
 8004ebc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	609a      	str	r2, [r3, #8]
}
 8004ec4:	bf00      	nop
 8004ec6:	3714      	adds	r7, #20
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bc80      	pop	{r7}
 8004ecc:	4770      	bx	lr

08004ece <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ece:	b480      	push	{r7}
 8004ed0:	b087      	sub	sp, #28
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	60f8      	str	r0, [r7, #12]
 8004ed6:	60b9      	str	r1, [r7, #8]
 8004ed8:	607a      	str	r2, [r7, #4]
 8004eda:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004ee8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	021a      	lsls	r2, r3, #8
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	431a      	orrs	r2, r3
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	697a      	ldr	r2, [r7, #20]
 8004f00:	609a      	str	r2, [r3, #8]
}
 8004f02:	bf00      	nop
 8004f04:	371c      	adds	r7, #28
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bc80      	pop	{r7}
 8004f0a:	4770      	bx	lr

08004f0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	d101      	bne.n	8004f24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f20:	2302      	movs	r3, #2
 8004f22:	e046      	b.n	8004fb2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68fa      	ldr	r2, [r7, #12]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a16      	ldr	r2, [pc, #88]	@ (8004fbc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d00e      	beq.n	8004f86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f70:	d009      	beq.n	8004f86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a12      	ldr	r2, [pc, #72]	@ (8004fc0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d004      	beq.n	8004f86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a10      	ldr	r2, [pc, #64]	@ (8004fc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d10c      	bne.n	8004fa0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	68ba      	ldr	r2, [r7, #8]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	68ba      	ldr	r2, [r7, #8]
 8004f9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2200      	movs	r2, #0
 8004fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3714      	adds	r7, #20
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bc80      	pop	{r7}
 8004fba:	4770      	bx	lr
 8004fbc:	40012c00 	.word	0x40012c00
 8004fc0:	40000400 	.word	0x40000400
 8004fc4:	40000800 	.word	0x40000800

08004fc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b082      	sub	sp, #8
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d101      	bne.n	8004fda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e042      	b.n	8005060 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d106      	bne.n	8004ff4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7fc fc64 	bl	80018bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2224      	movs	r2, #36	@ 0x24
 8004ff8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68da      	ldr	r2, [r3, #12]
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800500a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f000 f82b 	bl	8005068 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	691a      	ldr	r2, [r3, #16]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005020:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695a      	ldr	r2, [r3, #20]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005030:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68da      	ldr	r2, [r3, #12]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005040:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2220      	movs	r2, #32
 800504c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2220      	movs	r2, #32
 8005054:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800505e:	2300      	movs	r3, #0
}
 8005060:	4618      	mov	r0, r3
 8005062:	3708      	adds	r7, #8
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	68da      	ldr	r2, [r3, #12]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	689a      	ldr	r2, [r3, #8]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	431a      	orrs	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	695b      	ldr	r3, [r3, #20]
 8005094:	4313      	orrs	r3, r2
 8005096:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80050a2:	f023 030c 	bic.w	r3, r3, #12
 80050a6:	687a      	ldr	r2, [r7, #4]
 80050a8:	6812      	ldr	r2, [r2, #0]
 80050aa:	68b9      	ldr	r1, [r7, #8]
 80050ac:	430b      	orrs	r3, r1
 80050ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	699a      	ldr	r2, [r3, #24]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a2c      	ldr	r2, [pc, #176]	@ (800517c <UART_SetConfig+0x114>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d103      	bne.n	80050d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80050d0:	f7fe fe40 	bl	8003d54 <HAL_RCC_GetPCLK2Freq>
 80050d4:	60f8      	str	r0, [r7, #12]
 80050d6:	e002      	b.n	80050de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80050d8:	f7fe fe28 	bl	8003d2c <HAL_RCC_GetPCLK1Freq>
 80050dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050de:	68fa      	ldr	r2, [r7, #12]
 80050e0:	4613      	mov	r3, r2
 80050e2:	009b      	lsls	r3, r3, #2
 80050e4:	4413      	add	r3, r2
 80050e6:	009a      	lsls	r2, r3, #2
 80050e8:	441a      	add	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f4:	4a22      	ldr	r2, [pc, #136]	@ (8005180 <UART_SetConfig+0x118>)
 80050f6:	fba2 2303 	umull	r2, r3, r2, r3
 80050fa:	095b      	lsrs	r3, r3, #5
 80050fc:	0119      	lsls	r1, r3, #4
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4613      	mov	r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	4413      	add	r3, r2
 8005106:	009a      	lsls	r2, r3, #2
 8005108:	441a      	add	r2, r3
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	fbb2 f2f3 	udiv	r2, r2, r3
 8005114:	4b1a      	ldr	r3, [pc, #104]	@ (8005180 <UART_SetConfig+0x118>)
 8005116:	fba3 0302 	umull	r0, r3, r3, r2
 800511a:	095b      	lsrs	r3, r3, #5
 800511c:	2064      	movs	r0, #100	@ 0x64
 800511e:	fb00 f303 	mul.w	r3, r0, r3
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	011b      	lsls	r3, r3, #4
 8005126:	3332      	adds	r3, #50	@ 0x32
 8005128:	4a15      	ldr	r2, [pc, #84]	@ (8005180 <UART_SetConfig+0x118>)
 800512a:	fba2 2303 	umull	r2, r3, r2, r3
 800512e:	095b      	lsrs	r3, r3, #5
 8005130:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005134:	4419      	add	r1, r3
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	4613      	mov	r3, r2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	4413      	add	r3, r2
 800513e:	009a      	lsls	r2, r3, #2
 8005140:	441a      	add	r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	fbb2 f2f3 	udiv	r2, r2, r3
 800514c:	4b0c      	ldr	r3, [pc, #48]	@ (8005180 <UART_SetConfig+0x118>)
 800514e:	fba3 0302 	umull	r0, r3, r3, r2
 8005152:	095b      	lsrs	r3, r3, #5
 8005154:	2064      	movs	r0, #100	@ 0x64
 8005156:	fb00 f303 	mul.w	r3, r0, r3
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	011b      	lsls	r3, r3, #4
 800515e:	3332      	adds	r3, #50	@ 0x32
 8005160:	4a07      	ldr	r2, [pc, #28]	@ (8005180 <UART_SetConfig+0x118>)
 8005162:	fba2 2303 	umull	r2, r3, r2, r3
 8005166:	095b      	lsrs	r3, r3, #5
 8005168:	f003 020f 	and.w	r2, r3, #15
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	440a      	add	r2, r1
 8005172:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005174:	bf00      	nop
 8005176:	3710      	adds	r7, #16
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	40013800 	.word	0x40013800
 8005180:	51eb851f 	.word	0x51eb851f

08005184 <__cvt>:
 8005184:	2b00      	cmp	r3, #0
 8005186:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800518a:	461d      	mov	r5, r3
 800518c:	bfbb      	ittet	lt
 800518e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005192:	461d      	movlt	r5, r3
 8005194:	2300      	movge	r3, #0
 8005196:	232d      	movlt	r3, #45	@ 0x2d
 8005198:	b088      	sub	sp, #32
 800519a:	4614      	mov	r4, r2
 800519c:	bfb8      	it	lt
 800519e:	4614      	movlt	r4, r2
 80051a0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80051a2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80051a4:	7013      	strb	r3, [r2, #0]
 80051a6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80051a8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80051ac:	f023 0820 	bic.w	r8, r3, #32
 80051b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051b4:	d005      	beq.n	80051c2 <__cvt+0x3e>
 80051b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80051ba:	d100      	bne.n	80051be <__cvt+0x3a>
 80051bc:	3601      	adds	r6, #1
 80051be:	2302      	movs	r3, #2
 80051c0:	e000      	b.n	80051c4 <__cvt+0x40>
 80051c2:	2303      	movs	r3, #3
 80051c4:	aa07      	add	r2, sp, #28
 80051c6:	9204      	str	r2, [sp, #16]
 80051c8:	aa06      	add	r2, sp, #24
 80051ca:	e9cd a202 	strd	sl, r2, [sp, #8]
 80051ce:	e9cd 3600 	strd	r3, r6, [sp]
 80051d2:	4622      	mov	r2, r4
 80051d4:	462b      	mov	r3, r5
 80051d6:	f000 fe8b 	bl	8005ef0 <_dtoa_r>
 80051da:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80051de:	4607      	mov	r7, r0
 80051e0:	d119      	bne.n	8005216 <__cvt+0x92>
 80051e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80051e4:	07db      	lsls	r3, r3, #31
 80051e6:	d50e      	bpl.n	8005206 <__cvt+0x82>
 80051e8:	eb00 0906 	add.w	r9, r0, r6
 80051ec:	2200      	movs	r2, #0
 80051ee:	2300      	movs	r3, #0
 80051f0:	4620      	mov	r0, r4
 80051f2:	4629      	mov	r1, r5
 80051f4:	f7fb fbd8 	bl	80009a8 <__aeabi_dcmpeq>
 80051f8:	b108      	cbz	r0, 80051fe <__cvt+0x7a>
 80051fa:	f8cd 901c 	str.w	r9, [sp, #28]
 80051fe:	2230      	movs	r2, #48	@ 0x30
 8005200:	9b07      	ldr	r3, [sp, #28]
 8005202:	454b      	cmp	r3, r9
 8005204:	d31e      	bcc.n	8005244 <__cvt+0xc0>
 8005206:	4638      	mov	r0, r7
 8005208:	9b07      	ldr	r3, [sp, #28]
 800520a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800520c:	1bdb      	subs	r3, r3, r7
 800520e:	6013      	str	r3, [r2, #0]
 8005210:	b008      	add	sp, #32
 8005212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005216:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800521a:	eb00 0906 	add.w	r9, r0, r6
 800521e:	d1e5      	bne.n	80051ec <__cvt+0x68>
 8005220:	7803      	ldrb	r3, [r0, #0]
 8005222:	2b30      	cmp	r3, #48	@ 0x30
 8005224:	d10a      	bne.n	800523c <__cvt+0xb8>
 8005226:	2200      	movs	r2, #0
 8005228:	2300      	movs	r3, #0
 800522a:	4620      	mov	r0, r4
 800522c:	4629      	mov	r1, r5
 800522e:	f7fb fbbb 	bl	80009a8 <__aeabi_dcmpeq>
 8005232:	b918      	cbnz	r0, 800523c <__cvt+0xb8>
 8005234:	f1c6 0601 	rsb	r6, r6, #1
 8005238:	f8ca 6000 	str.w	r6, [sl]
 800523c:	f8da 3000 	ldr.w	r3, [sl]
 8005240:	4499      	add	r9, r3
 8005242:	e7d3      	b.n	80051ec <__cvt+0x68>
 8005244:	1c59      	adds	r1, r3, #1
 8005246:	9107      	str	r1, [sp, #28]
 8005248:	701a      	strb	r2, [r3, #0]
 800524a:	e7d9      	b.n	8005200 <__cvt+0x7c>

0800524c <__exponent>:
 800524c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800524e:	2900      	cmp	r1, #0
 8005250:	bfb6      	itet	lt
 8005252:	232d      	movlt	r3, #45	@ 0x2d
 8005254:	232b      	movge	r3, #43	@ 0x2b
 8005256:	4249      	neglt	r1, r1
 8005258:	2909      	cmp	r1, #9
 800525a:	7002      	strb	r2, [r0, #0]
 800525c:	7043      	strb	r3, [r0, #1]
 800525e:	dd29      	ble.n	80052b4 <__exponent+0x68>
 8005260:	f10d 0307 	add.w	r3, sp, #7
 8005264:	461d      	mov	r5, r3
 8005266:	270a      	movs	r7, #10
 8005268:	fbb1 f6f7 	udiv	r6, r1, r7
 800526c:	461a      	mov	r2, r3
 800526e:	fb07 1416 	mls	r4, r7, r6, r1
 8005272:	3430      	adds	r4, #48	@ 0x30
 8005274:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005278:	460c      	mov	r4, r1
 800527a:	2c63      	cmp	r4, #99	@ 0x63
 800527c:	4631      	mov	r1, r6
 800527e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005282:	dcf1      	bgt.n	8005268 <__exponent+0x1c>
 8005284:	3130      	adds	r1, #48	@ 0x30
 8005286:	1e94      	subs	r4, r2, #2
 8005288:	f803 1c01 	strb.w	r1, [r3, #-1]
 800528c:	4623      	mov	r3, r4
 800528e:	1c41      	adds	r1, r0, #1
 8005290:	42ab      	cmp	r3, r5
 8005292:	d30a      	bcc.n	80052aa <__exponent+0x5e>
 8005294:	f10d 0309 	add.w	r3, sp, #9
 8005298:	1a9b      	subs	r3, r3, r2
 800529a:	42ac      	cmp	r4, r5
 800529c:	bf88      	it	hi
 800529e:	2300      	movhi	r3, #0
 80052a0:	3302      	adds	r3, #2
 80052a2:	4403      	add	r3, r0
 80052a4:	1a18      	subs	r0, r3, r0
 80052a6:	b003      	add	sp, #12
 80052a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052aa:	f813 6b01 	ldrb.w	r6, [r3], #1
 80052ae:	f801 6f01 	strb.w	r6, [r1, #1]!
 80052b2:	e7ed      	b.n	8005290 <__exponent+0x44>
 80052b4:	2330      	movs	r3, #48	@ 0x30
 80052b6:	3130      	adds	r1, #48	@ 0x30
 80052b8:	7083      	strb	r3, [r0, #2]
 80052ba:	70c1      	strb	r1, [r0, #3]
 80052bc:	1d03      	adds	r3, r0, #4
 80052be:	e7f1      	b.n	80052a4 <__exponent+0x58>

080052c0 <_printf_float>:
 80052c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c4:	b091      	sub	sp, #68	@ 0x44
 80052c6:	460c      	mov	r4, r1
 80052c8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80052cc:	4616      	mov	r6, r2
 80052ce:	461f      	mov	r7, r3
 80052d0:	4605      	mov	r5, r0
 80052d2:	f000 fce1 	bl	8005c98 <_localeconv_r>
 80052d6:	6803      	ldr	r3, [r0, #0]
 80052d8:	4618      	mov	r0, r3
 80052da:	9308      	str	r3, [sp, #32]
 80052dc:	f7fa ff38 	bl	8000150 <strlen>
 80052e0:	2300      	movs	r3, #0
 80052e2:	930e      	str	r3, [sp, #56]	@ 0x38
 80052e4:	f8d8 3000 	ldr.w	r3, [r8]
 80052e8:	9009      	str	r0, [sp, #36]	@ 0x24
 80052ea:	3307      	adds	r3, #7
 80052ec:	f023 0307 	bic.w	r3, r3, #7
 80052f0:	f103 0208 	add.w	r2, r3, #8
 80052f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80052f8:	f8d4 b000 	ldr.w	fp, [r4]
 80052fc:	f8c8 2000 	str.w	r2, [r8]
 8005300:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005304:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005308:	930b      	str	r3, [sp, #44]	@ 0x2c
 800530a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800530e:	f04f 32ff 	mov.w	r2, #4294967295
 8005312:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005316:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800531a:	4b9c      	ldr	r3, [pc, #624]	@ (800558c <_printf_float+0x2cc>)
 800531c:	f7fb fb76 	bl	8000a0c <__aeabi_dcmpun>
 8005320:	bb70      	cbnz	r0, 8005380 <_printf_float+0xc0>
 8005322:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005326:	f04f 32ff 	mov.w	r2, #4294967295
 800532a:	4b98      	ldr	r3, [pc, #608]	@ (800558c <_printf_float+0x2cc>)
 800532c:	f7fb fb50 	bl	80009d0 <__aeabi_dcmple>
 8005330:	bb30      	cbnz	r0, 8005380 <_printf_float+0xc0>
 8005332:	2200      	movs	r2, #0
 8005334:	2300      	movs	r3, #0
 8005336:	4640      	mov	r0, r8
 8005338:	4649      	mov	r1, r9
 800533a:	f7fb fb3f 	bl	80009bc <__aeabi_dcmplt>
 800533e:	b110      	cbz	r0, 8005346 <_printf_float+0x86>
 8005340:	232d      	movs	r3, #45	@ 0x2d
 8005342:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005346:	4a92      	ldr	r2, [pc, #584]	@ (8005590 <_printf_float+0x2d0>)
 8005348:	4b92      	ldr	r3, [pc, #584]	@ (8005594 <_printf_float+0x2d4>)
 800534a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800534e:	bf8c      	ite	hi
 8005350:	4690      	movhi	r8, r2
 8005352:	4698      	movls	r8, r3
 8005354:	2303      	movs	r3, #3
 8005356:	f04f 0900 	mov.w	r9, #0
 800535a:	6123      	str	r3, [r4, #16]
 800535c:	f02b 0304 	bic.w	r3, fp, #4
 8005360:	6023      	str	r3, [r4, #0]
 8005362:	4633      	mov	r3, r6
 8005364:	4621      	mov	r1, r4
 8005366:	4628      	mov	r0, r5
 8005368:	9700      	str	r7, [sp, #0]
 800536a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800536c:	f000 f9d4 	bl	8005718 <_printf_common>
 8005370:	3001      	adds	r0, #1
 8005372:	f040 8090 	bne.w	8005496 <_printf_float+0x1d6>
 8005376:	f04f 30ff 	mov.w	r0, #4294967295
 800537a:	b011      	add	sp, #68	@ 0x44
 800537c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005380:	4642      	mov	r2, r8
 8005382:	464b      	mov	r3, r9
 8005384:	4640      	mov	r0, r8
 8005386:	4649      	mov	r1, r9
 8005388:	f7fb fb40 	bl	8000a0c <__aeabi_dcmpun>
 800538c:	b148      	cbz	r0, 80053a2 <_printf_float+0xe2>
 800538e:	464b      	mov	r3, r9
 8005390:	2b00      	cmp	r3, #0
 8005392:	bfb8      	it	lt
 8005394:	232d      	movlt	r3, #45	@ 0x2d
 8005396:	4a80      	ldr	r2, [pc, #512]	@ (8005598 <_printf_float+0x2d8>)
 8005398:	bfb8      	it	lt
 800539a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800539e:	4b7f      	ldr	r3, [pc, #508]	@ (800559c <_printf_float+0x2dc>)
 80053a0:	e7d3      	b.n	800534a <_printf_float+0x8a>
 80053a2:	6863      	ldr	r3, [r4, #4]
 80053a4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80053a8:	1c5a      	adds	r2, r3, #1
 80053aa:	d13f      	bne.n	800542c <_printf_float+0x16c>
 80053ac:	2306      	movs	r3, #6
 80053ae:	6063      	str	r3, [r4, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80053b6:	6023      	str	r3, [r4, #0]
 80053b8:	9206      	str	r2, [sp, #24]
 80053ba:	aa0e      	add	r2, sp, #56	@ 0x38
 80053bc:	e9cd a204 	strd	sl, r2, [sp, #16]
 80053c0:	aa0d      	add	r2, sp, #52	@ 0x34
 80053c2:	9203      	str	r2, [sp, #12]
 80053c4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80053c8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80053cc:	6863      	ldr	r3, [r4, #4]
 80053ce:	4642      	mov	r2, r8
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	4628      	mov	r0, r5
 80053d4:	464b      	mov	r3, r9
 80053d6:	910a      	str	r1, [sp, #40]	@ 0x28
 80053d8:	f7ff fed4 	bl	8005184 <__cvt>
 80053dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80053de:	4680      	mov	r8, r0
 80053e0:	2947      	cmp	r1, #71	@ 0x47
 80053e2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80053e4:	d128      	bne.n	8005438 <_printf_float+0x178>
 80053e6:	1cc8      	adds	r0, r1, #3
 80053e8:	db02      	blt.n	80053f0 <_printf_float+0x130>
 80053ea:	6863      	ldr	r3, [r4, #4]
 80053ec:	4299      	cmp	r1, r3
 80053ee:	dd40      	ble.n	8005472 <_printf_float+0x1b2>
 80053f0:	f1aa 0a02 	sub.w	sl, sl, #2
 80053f4:	fa5f fa8a 	uxtb.w	sl, sl
 80053f8:	4652      	mov	r2, sl
 80053fa:	3901      	subs	r1, #1
 80053fc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005400:	910d      	str	r1, [sp, #52]	@ 0x34
 8005402:	f7ff ff23 	bl	800524c <__exponent>
 8005406:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005408:	4681      	mov	r9, r0
 800540a:	1813      	adds	r3, r2, r0
 800540c:	2a01      	cmp	r2, #1
 800540e:	6123      	str	r3, [r4, #16]
 8005410:	dc02      	bgt.n	8005418 <_printf_float+0x158>
 8005412:	6822      	ldr	r2, [r4, #0]
 8005414:	07d2      	lsls	r2, r2, #31
 8005416:	d501      	bpl.n	800541c <_printf_float+0x15c>
 8005418:	3301      	adds	r3, #1
 800541a:	6123      	str	r3, [r4, #16]
 800541c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005420:	2b00      	cmp	r3, #0
 8005422:	d09e      	beq.n	8005362 <_printf_float+0xa2>
 8005424:	232d      	movs	r3, #45	@ 0x2d
 8005426:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800542a:	e79a      	b.n	8005362 <_printf_float+0xa2>
 800542c:	2947      	cmp	r1, #71	@ 0x47
 800542e:	d1bf      	bne.n	80053b0 <_printf_float+0xf0>
 8005430:	2b00      	cmp	r3, #0
 8005432:	d1bd      	bne.n	80053b0 <_printf_float+0xf0>
 8005434:	2301      	movs	r3, #1
 8005436:	e7ba      	b.n	80053ae <_printf_float+0xee>
 8005438:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800543c:	d9dc      	bls.n	80053f8 <_printf_float+0x138>
 800543e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005442:	d118      	bne.n	8005476 <_printf_float+0x1b6>
 8005444:	2900      	cmp	r1, #0
 8005446:	6863      	ldr	r3, [r4, #4]
 8005448:	dd0b      	ble.n	8005462 <_printf_float+0x1a2>
 800544a:	6121      	str	r1, [r4, #16]
 800544c:	b913      	cbnz	r3, 8005454 <_printf_float+0x194>
 800544e:	6822      	ldr	r2, [r4, #0]
 8005450:	07d0      	lsls	r0, r2, #31
 8005452:	d502      	bpl.n	800545a <_printf_float+0x19a>
 8005454:	3301      	adds	r3, #1
 8005456:	440b      	add	r3, r1
 8005458:	6123      	str	r3, [r4, #16]
 800545a:	f04f 0900 	mov.w	r9, #0
 800545e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005460:	e7dc      	b.n	800541c <_printf_float+0x15c>
 8005462:	b913      	cbnz	r3, 800546a <_printf_float+0x1aa>
 8005464:	6822      	ldr	r2, [r4, #0]
 8005466:	07d2      	lsls	r2, r2, #31
 8005468:	d501      	bpl.n	800546e <_printf_float+0x1ae>
 800546a:	3302      	adds	r3, #2
 800546c:	e7f4      	b.n	8005458 <_printf_float+0x198>
 800546e:	2301      	movs	r3, #1
 8005470:	e7f2      	b.n	8005458 <_printf_float+0x198>
 8005472:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005476:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005478:	4299      	cmp	r1, r3
 800547a:	db05      	blt.n	8005488 <_printf_float+0x1c8>
 800547c:	6823      	ldr	r3, [r4, #0]
 800547e:	6121      	str	r1, [r4, #16]
 8005480:	07d8      	lsls	r0, r3, #31
 8005482:	d5ea      	bpl.n	800545a <_printf_float+0x19a>
 8005484:	1c4b      	adds	r3, r1, #1
 8005486:	e7e7      	b.n	8005458 <_printf_float+0x198>
 8005488:	2900      	cmp	r1, #0
 800548a:	bfcc      	ite	gt
 800548c:	2201      	movgt	r2, #1
 800548e:	f1c1 0202 	rsble	r2, r1, #2
 8005492:	4413      	add	r3, r2
 8005494:	e7e0      	b.n	8005458 <_printf_float+0x198>
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	055a      	lsls	r2, r3, #21
 800549a:	d407      	bmi.n	80054ac <_printf_float+0x1ec>
 800549c:	6923      	ldr	r3, [r4, #16]
 800549e:	4642      	mov	r2, r8
 80054a0:	4631      	mov	r1, r6
 80054a2:	4628      	mov	r0, r5
 80054a4:	47b8      	blx	r7
 80054a6:	3001      	adds	r0, #1
 80054a8:	d12b      	bne.n	8005502 <_printf_float+0x242>
 80054aa:	e764      	b.n	8005376 <_printf_float+0xb6>
 80054ac:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80054b0:	f240 80dc 	bls.w	800566c <_printf_float+0x3ac>
 80054b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80054b8:	2200      	movs	r2, #0
 80054ba:	2300      	movs	r3, #0
 80054bc:	f7fb fa74 	bl	80009a8 <__aeabi_dcmpeq>
 80054c0:	2800      	cmp	r0, #0
 80054c2:	d033      	beq.n	800552c <_printf_float+0x26c>
 80054c4:	2301      	movs	r3, #1
 80054c6:	4631      	mov	r1, r6
 80054c8:	4628      	mov	r0, r5
 80054ca:	4a35      	ldr	r2, [pc, #212]	@ (80055a0 <_printf_float+0x2e0>)
 80054cc:	47b8      	blx	r7
 80054ce:	3001      	adds	r0, #1
 80054d0:	f43f af51 	beq.w	8005376 <_printf_float+0xb6>
 80054d4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80054d8:	4543      	cmp	r3, r8
 80054da:	db02      	blt.n	80054e2 <_printf_float+0x222>
 80054dc:	6823      	ldr	r3, [r4, #0]
 80054de:	07d8      	lsls	r0, r3, #31
 80054e0:	d50f      	bpl.n	8005502 <_printf_float+0x242>
 80054e2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054e6:	4631      	mov	r1, r6
 80054e8:	4628      	mov	r0, r5
 80054ea:	47b8      	blx	r7
 80054ec:	3001      	adds	r0, #1
 80054ee:	f43f af42 	beq.w	8005376 <_printf_float+0xb6>
 80054f2:	f04f 0900 	mov.w	r9, #0
 80054f6:	f108 38ff 	add.w	r8, r8, #4294967295
 80054fa:	f104 0a1a 	add.w	sl, r4, #26
 80054fe:	45c8      	cmp	r8, r9
 8005500:	dc09      	bgt.n	8005516 <_printf_float+0x256>
 8005502:	6823      	ldr	r3, [r4, #0]
 8005504:	079b      	lsls	r3, r3, #30
 8005506:	f100 8102 	bmi.w	800570e <_printf_float+0x44e>
 800550a:	68e0      	ldr	r0, [r4, #12]
 800550c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800550e:	4298      	cmp	r0, r3
 8005510:	bfb8      	it	lt
 8005512:	4618      	movlt	r0, r3
 8005514:	e731      	b.n	800537a <_printf_float+0xba>
 8005516:	2301      	movs	r3, #1
 8005518:	4652      	mov	r2, sl
 800551a:	4631      	mov	r1, r6
 800551c:	4628      	mov	r0, r5
 800551e:	47b8      	blx	r7
 8005520:	3001      	adds	r0, #1
 8005522:	f43f af28 	beq.w	8005376 <_printf_float+0xb6>
 8005526:	f109 0901 	add.w	r9, r9, #1
 800552a:	e7e8      	b.n	80054fe <_printf_float+0x23e>
 800552c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800552e:	2b00      	cmp	r3, #0
 8005530:	dc38      	bgt.n	80055a4 <_printf_float+0x2e4>
 8005532:	2301      	movs	r3, #1
 8005534:	4631      	mov	r1, r6
 8005536:	4628      	mov	r0, r5
 8005538:	4a19      	ldr	r2, [pc, #100]	@ (80055a0 <_printf_float+0x2e0>)
 800553a:	47b8      	blx	r7
 800553c:	3001      	adds	r0, #1
 800553e:	f43f af1a 	beq.w	8005376 <_printf_float+0xb6>
 8005542:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005546:	ea59 0303 	orrs.w	r3, r9, r3
 800554a:	d102      	bne.n	8005552 <_printf_float+0x292>
 800554c:	6823      	ldr	r3, [r4, #0]
 800554e:	07d9      	lsls	r1, r3, #31
 8005550:	d5d7      	bpl.n	8005502 <_printf_float+0x242>
 8005552:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005556:	4631      	mov	r1, r6
 8005558:	4628      	mov	r0, r5
 800555a:	47b8      	blx	r7
 800555c:	3001      	adds	r0, #1
 800555e:	f43f af0a 	beq.w	8005376 <_printf_float+0xb6>
 8005562:	f04f 0a00 	mov.w	sl, #0
 8005566:	f104 0b1a 	add.w	fp, r4, #26
 800556a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800556c:	425b      	negs	r3, r3
 800556e:	4553      	cmp	r3, sl
 8005570:	dc01      	bgt.n	8005576 <_printf_float+0x2b6>
 8005572:	464b      	mov	r3, r9
 8005574:	e793      	b.n	800549e <_printf_float+0x1de>
 8005576:	2301      	movs	r3, #1
 8005578:	465a      	mov	r2, fp
 800557a:	4631      	mov	r1, r6
 800557c:	4628      	mov	r0, r5
 800557e:	47b8      	blx	r7
 8005580:	3001      	adds	r0, #1
 8005582:	f43f aef8 	beq.w	8005376 <_printf_float+0xb6>
 8005586:	f10a 0a01 	add.w	sl, sl, #1
 800558a:	e7ee      	b.n	800556a <_printf_float+0x2aa>
 800558c:	7fefffff 	.word	0x7fefffff
 8005590:	0800997e 	.word	0x0800997e
 8005594:	0800997a 	.word	0x0800997a
 8005598:	08009986 	.word	0x08009986
 800559c:	08009982 	.word	0x08009982
 80055a0:	0800998a 	.word	0x0800998a
 80055a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055a6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80055aa:	4553      	cmp	r3, sl
 80055ac:	bfa8      	it	ge
 80055ae:	4653      	movge	r3, sl
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	4699      	mov	r9, r3
 80055b4:	dc36      	bgt.n	8005624 <_printf_float+0x364>
 80055b6:	f04f 0b00 	mov.w	fp, #0
 80055ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055be:	f104 021a 	add.w	r2, r4, #26
 80055c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80055c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80055c6:	eba3 0309 	sub.w	r3, r3, r9
 80055ca:	455b      	cmp	r3, fp
 80055cc:	dc31      	bgt.n	8005632 <_printf_float+0x372>
 80055ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055d0:	459a      	cmp	sl, r3
 80055d2:	dc3a      	bgt.n	800564a <_printf_float+0x38a>
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	07da      	lsls	r2, r3, #31
 80055d8:	d437      	bmi.n	800564a <_printf_float+0x38a>
 80055da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055dc:	ebaa 0903 	sub.w	r9, sl, r3
 80055e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055e2:	ebaa 0303 	sub.w	r3, sl, r3
 80055e6:	4599      	cmp	r9, r3
 80055e8:	bfa8      	it	ge
 80055ea:	4699      	movge	r9, r3
 80055ec:	f1b9 0f00 	cmp.w	r9, #0
 80055f0:	dc33      	bgt.n	800565a <_printf_float+0x39a>
 80055f2:	f04f 0800 	mov.w	r8, #0
 80055f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055fa:	f104 0b1a 	add.w	fp, r4, #26
 80055fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005600:	ebaa 0303 	sub.w	r3, sl, r3
 8005604:	eba3 0309 	sub.w	r3, r3, r9
 8005608:	4543      	cmp	r3, r8
 800560a:	f77f af7a 	ble.w	8005502 <_printf_float+0x242>
 800560e:	2301      	movs	r3, #1
 8005610:	465a      	mov	r2, fp
 8005612:	4631      	mov	r1, r6
 8005614:	4628      	mov	r0, r5
 8005616:	47b8      	blx	r7
 8005618:	3001      	adds	r0, #1
 800561a:	f43f aeac 	beq.w	8005376 <_printf_float+0xb6>
 800561e:	f108 0801 	add.w	r8, r8, #1
 8005622:	e7ec      	b.n	80055fe <_printf_float+0x33e>
 8005624:	4642      	mov	r2, r8
 8005626:	4631      	mov	r1, r6
 8005628:	4628      	mov	r0, r5
 800562a:	47b8      	blx	r7
 800562c:	3001      	adds	r0, #1
 800562e:	d1c2      	bne.n	80055b6 <_printf_float+0x2f6>
 8005630:	e6a1      	b.n	8005376 <_printf_float+0xb6>
 8005632:	2301      	movs	r3, #1
 8005634:	4631      	mov	r1, r6
 8005636:	4628      	mov	r0, r5
 8005638:	920a      	str	r2, [sp, #40]	@ 0x28
 800563a:	47b8      	blx	r7
 800563c:	3001      	adds	r0, #1
 800563e:	f43f ae9a 	beq.w	8005376 <_printf_float+0xb6>
 8005642:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005644:	f10b 0b01 	add.w	fp, fp, #1
 8005648:	e7bb      	b.n	80055c2 <_printf_float+0x302>
 800564a:	4631      	mov	r1, r6
 800564c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005650:	4628      	mov	r0, r5
 8005652:	47b8      	blx	r7
 8005654:	3001      	adds	r0, #1
 8005656:	d1c0      	bne.n	80055da <_printf_float+0x31a>
 8005658:	e68d      	b.n	8005376 <_printf_float+0xb6>
 800565a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800565c:	464b      	mov	r3, r9
 800565e:	4631      	mov	r1, r6
 8005660:	4628      	mov	r0, r5
 8005662:	4442      	add	r2, r8
 8005664:	47b8      	blx	r7
 8005666:	3001      	adds	r0, #1
 8005668:	d1c3      	bne.n	80055f2 <_printf_float+0x332>
 800566a:	e684      	b.n	8005376 <_printf_float+0xb6>
 800566c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005670:	f1ba 0f01 	cmp.w	sl, #1
 8005674:	dc01      	bgt.n	800567a <_printf_float+0x3ba>
 8005676:	07db      	lsls	r3, r3, #31
 8005678:	d536      	bpl.n	80056e8 <_printf_float+0x428>
 800567a:	2301      	movs	r3, #1
 800567c:	4642      	mov	r2, r8
 800567e:	4631      	mov	r1, r6
 8005680:	4628      	mov	r0, r5
 8005682:	47b8      	blx	r7
 8005684:	3001      	adds	r0, #1
 8005686:	f43f ae76 	beq.w	8005376 <_printf_float+0xb6>
 800568a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800568e:	4631      	mov	r1, r6
 8005690:	4628      	mov	r0, r5
 8005692:	47b8      	blx	r7
 8005694:	3001      	adds	r0, #1
 8005696:	f43f ae6e 	beq.w	8005376 <_printf_float+0xb6>
 800569a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800569e:	2200      	movs	r2, #0
 80056a0:	2300      	movs	r3, #0
 80056a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056a6:	f7fb f97f 	bl	80009a8 <__aeabi_dcmpeq>
 80056aa:	b9c0      	cbnz	r0, 80056de <_printf_float+0x41e>
 80056ac:	4653      	mov	r3, sl
 80056ae:	f108 0201 	add.w	r2, r8, #1
 80056b2:	4631      	mov	r1, r6
 80056b4:	4628      	mov	r0, r5
 80056b6:	47b8      	blx	r7
 80056b8:	3001      	adds	r0, #1
 80056ba:	d10c      	bne.n	80056d6 <_printf_float+0x416>
 80056bc:	e65b      	b.n	8005376 <_printf_float+0xb6>
 80056be:	2301      	movs	r3, #1
 80056c0:	465a      	mov	r2, fp
 80056c2:	4631      	mov	r1, r6
 80056c4:	4628      	mov	r0, r5
 80056c6:	47b8      	blx	r7
 80056c8:	3001      	adds	r0, #1
 80056ca:	f43f ae54 	beq.w	8005376 <_printf_float+0xb6>
 80056ce:	f108 0801 	add.w	r8, r8, #1
 80056d2:	45d0      	cmp	r8, sl
 80056d4:	dbf3      	blt.n	80056be <_printf_float+0x3fe>
 80056d6:	464b      	mov	r3, r9
 80056d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80056dc:	e6e0      	b.n	80054a0 <_printf_float+0x1e0>
 80056de:	f04f 0800 	mov.w	r8, #0
 80056e2:	f104 0b1a 	add.w	fp, r4, #26
 80056e6:	e7f4      	b.n	80056d2 <_printf_float+0x412>
 80056e8:	2301      	movs	r3, #1
 80056ea:	4642      	mov	r2, r8
 80056ec:	e7e1      	b.n	80056b2 <_printf_float+0x3f2>
 80056ee:	2301      	movs	r3, #1
 80056f0:	464a      	mov	r2, r9
 80056f2:	4631      	mov	r1, r6
 80056f4:	4628      	mov	r0, r5
 80056f6:	47b8      	blx	r7
 80056f8:	3001      	adds	r0, #1
 80056fa:	f43f ae3c 	beq.w	8005376 <_printf_float+0xb6>
 80056fe:	f108 0801 	add.w	r8, r8, #1
 8005702:	68e3      	ldr	r3, [r4, #12]
 8005704:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005706:	1a5b      	subs	r3, r3, r1
 8005708:	4543      	cmp	r3, r8
 800570a:	dcf0      	bgt.n	80056ee <_printf_float+0x42e>
 800570c:	e6fd      	b.n	800550a <_printf_float+0x24a>
 800570e:	f04f 0800 	mov.w	r8, #0
 8005712:	f104 0919 	add.w	r9, r4, #25
 8005716:	e7f4      	b.n	8005702 <_printf_float+0x442>

08005718 <_printf_common>:
 8005718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800571c:	4616      	mov	r6, r2
 800571e:	4698      	mov	r8, r3
 8005720:	688a      	ldr	r2, [r1, #8]
 8005722:	690b      	ldr	r3, [r1, #16]
 8005724:	4607      	mov	r7, r0
 8005726:	4293      	cmp	r3, r2
 8005728:	bfb8      	it	lt
 800572a:	4613      	movlt	r3, r2
 800572c:	6033      	str	r3, [r6, #0]
 800572e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005732:	460c      	mov	r4, r1
 8005734:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005738:	b10a      	cbz	r2, 800573e <_printf_common+0x26>
 800573a:	3301      	adds	r3, #1
 800573c:	6033      	str	r3, [r6, #0]
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	0699      	lsls	r1, r3, #26
 8005742:	bf42      	ittt	mi
 8005744:	6833      	ldrmi	r3, [r6, #0]
 8005746:	3302      	addmi	r3, #2
 8005748:	6033      	strmi	r3, [r6, #0]
 800574a:	6825      	ldr	r5, [r4, #0]
 800574c:	f015 0506 	ands.w	r5, r5, #6
 8005750:	d106      	bne.n	8005760 <_printf_common+0x48>
 8005752:	f104 0a19 	add.w	sl, r4, #25
 8005756:	68e3      	ldr	r3, [r4, #12]
 8005758:	6832      	ldr	r2, [r6, #0]
 800575a:	1a9b      	subs	r3, r3, r2
 800575c:	42ab      	cmp	r3, r5
 800575e:	dc2b      	bgt.n	80057b8 <_printf_common+0xa0>
 8005760:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005764:	6822      	ldr	r2, [r4, #0]
 8005766:	3b00      	subs	r3, #0
 8005768:	bf18      	it	ne
 800576a:	2301      	movne	r3, #1
 800576c:	0692      	lsls	r2, r2, #26
 800576e:	d430      	bmi.n	80057d2 <_printf_common+0xba>
 8005770:	4641      	mov	r1, r8
 8005772:	4638      	mov	r0, r7
 8005774:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005778:	47c8      	blx	r9
 800577a:	3001      	adds	r0, #1
 800577c:	d023      	beq.n	80057c6 <_printf_common+0xae>
 800577e:	6823      	ldr	r3, [r4, #0]
 8005780:	6922      	ldr	r2, [r4, #16]
 8005782:	f003 0306 	and.w	r3, r3, #6
 8005786:	2b04      	cmp	r3, #4
 8005788:	bf14      	ite	ne
 800578a:	2500      	movne	r5, #0
 800578c:	6833      	ldreq	r3, [r6, #0]
 800578e:	f04f 0600 	mov.w	r6, #0
 8005792:	bf08      	it	eq
 8005794:	68e5      	ldreq	r5, [r4, #12]
 8005796:	f104 041a 	add.w	r4, r4, #26
 800579a:	bf08      	it	eq
 800579c:	1aed      	subeq	r5, r5, r3
 800579e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80057a2:	bf08      	it	eq
 80057a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057a8:	4293      	cmp	r3, r2
 80057aa:	bfc4      	itt	gt
 80057ac:	1a9b      	subgt	r3, r3, r2
 80057ae:	18ed      	addgt	r5, r5, r3
 80057b0:	42b5      	cmp	r5, r6
 80057b2:	d11a      	bne.n	80057ea <_printf_common+0xd2>
 80057b4:	2000      	movs	r0, #0
 80057b6:	e008      	b.n	80057ca <_printf_common+0xb2>
 80057b8:	2301      	movs	r3, #1
 80057ba:	4652      	mov	r2, sl
 80057bc:	4641      	mov	r1, r8
 80057be:	4638      	mov	r0, r7
 80057c0:	47c8      	blx	r9
 80057c2:	3001      	adds	r0, #1
 80057c4:	d103      	bne.n	80057ce <_printf_common+0xb6>
 80057c6:	f04f 30ff 	mov.w	r0, #4294967295
 80057ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057ce:	3501      	adds	r5, #1
 80057d0:	e7c1      	b.n	8005756 <_printf_common+0x3e>
 80057d2:	2030      	movs	r0, #48	@ 0x30
 80057d4:	18e1      	adds	r1, r4, r3
 80057d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80057da:	1c5a      	adds	r2, r3, #1
 80057dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80057e0:	4422      	add	r2, r4
 80057e2:	3302      	adds	r3, #2
 80057e4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80057e8:	e7c2      	b.n	8005770 <_printf_common+0x58>
 80057ea:	2301      	movs	r3, #1
 80057ec:	4622      	mov	r2, r4
 80057ee:	4641      	mov	r1, r8
 80057f0:	4638      	mov	r0, r7
 80057f2:	47c8      	blx	r9
 80057f4:	3001      	adds	r0, #1
 80057f6:	d0e6      	beq.n	80057c6 <_printf_common+0xae>
 80057f8:	3601      	adds	r6, #1
 80057fa:	e7d9      	b.n	80057b0 <_printf_common+0x98>

080057fc <_printf_i>:
 80057fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005800:	7e0f      	ldrb	r7, [r1, #24]
 8005802:	4691      	mov	r9, r2
 8005804:	2f78      	cmp	r7, #120	@ 0x78
 8005806:	4680      	mov	r8, r0
 8005808:	460c      	mov	r4, r1
 800580a:	469a      	mov	sl, r3
 800580c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800580e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005812:	d807      	bhi.n	8005824 <_printf_i+0x28>
 8005814:	2f62      	cmp	r7, #98	@ 0x62
 8005816:	d80a      	bhi.n	800582e <_printf_i+0x32>
 8005818:	2f00      	cmp	r7, #0
 800581a:	f000 80d1 	beq.w	80059c0 <_printf_i+0x1c4>
 800581e:	2f58      	cmp	r7, #88	@ 0x58
 8005820:	f000 80b8 	beq.w	8005994 <_printf_i+0x198>
 8005824:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005828:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800582c:	e03a      	b.n	80058a4 <_printf_i+0xa8>
 800582e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005832:	2b15      	cmp	r3, #21
 8005834:	d8f6      	bhi.n	8005824 <_printf_i+0x28>
 8005836:	a101      	add	r1, pc, #4	@ (adr r1, 800583c <_printf_i+0x40>)
 8005838:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800583c:	08005895 	.word	0x08005895
 8005840:	080058a9 	.word	0x080058a9
 8005844:	08005825 	.word	0x08005825
 8005848:	08005825 	.word	0x08005825
 800584c:	08005825 	.word	0x08005825
 8005850:	08005825 	.word	0x08005825
 8005854:	080058a9 	.word	0x080058a9
 8005858:	08005825 	.word	0x08005825
 800585c:	08005825 	.word	0x08005825
 8005860:	08005825 	.word	0x08005825
 8005864:	08005825 	.word	0x08005825
 8005868:	080059a7 	.word	0x080059a7
 800586c:	080058d3 	.word	0x080058d3
 8005870:	08005961 	.word	0x08005961
 8005874:	08005825 	.word	0x08005825
 8005878:	08005825 	.word	0x08005825
 800587c:	080059c9 	.word	0x080059c9
 8005880:	08005825 	.word	0x08005825
 8005884:	080058d3 	.word	0x080058d3
 8005888:	08005825 	.word	0x08005825
 800588c:	08005825 	.word	0x08005825
 8005890:	08005969 	.word	0x08005969
 8005894:	6833      	ldr	r3, [r6, #0]
 8005896:	1d1a      	adds	r2, r3, #4
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	6032      	str	r2, [r6, #0]
 800589c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80058a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80058a4:	2301      	movs	r3, #1
 80058a6:	e09c      	b.n	80059e2 <_printf_i+0x1e6>
 80058a8:	6833      	ldr	r3, [r6, #0]
 80058aa:	6820      	ldr	r0, [r4, #0]
 80058ac:	1d19      	adds	r1, r3, #4
 80058ae:	6031      	str	r1, [r6, #0]
 80058b0:	0606      	lsls	r6, r0, #24
 80058b2:	d501      	bpl.n	80058b8 <_printf_i+0xbc>
 80058b4:	681d      	ldr	r5, [r3, #0]
 80058b6:	e003      	b.n	80058c0 <_printf_i+0xc4>
 80058b8:	0645      	lsls	r5, r0, #25
 80058ba:	d5fb      	bpl.n	80058b4 <_printf_i+0xb8>
 80058bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80058c0:	2d00      	cmp	r5, #0
 80058c2:	da03      	bge.n	80058cc <_printf_i+0xd0>
 80058c4:	232d      	movs	r3, #45	@ 0x2d
 80058c6:	426d      	negs	r5, r5
 80058c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80058cc:	230a      	movs	r3, #10
 80058ce:	4858      	ldr	r0, [pc, #352]	@ (8005a30 <_printf_i+0x234>)
 80058d0:	e011      	b.n	80058f6 <_printf_i+0xfa>
 80058d2:	6821      	ldr	r1, [r4, #0]
 80058d4:	6833      	ldr	r3, [r6, #0]
 80058d6:	0608      	lsls	r0, r1, #24
 80058d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80058dc:	d402      	bmi.n	80058e4 <_printf_i+0xe8>
 80058de:	0649      	lsls	r1, r1, #25
 80058e0:	bf48      	it	mi
 80058e2:	b2ad      	uxthmi	r5, r5
 80058e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80058e6:	6033      	str	r3, [r6, #0]
 80058e8:	bf14      	ite	ne
 80058ea:	230a      	movne	r3, #10
 80058ec:	2308      	moveq	r3, #8
 80058ee:	4850      	ldr	r0, [pc, #320]	@ (8005a30 <_printf_i+0x234>)
 80058f0:	2100      	movs	r1, #0
 80058f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80058f6:	6866      	ldr	r6, [r4, #4]
 80058f8:	2e00      	cmp	r6, #0
 80058fa:	60a6      	str	r6, [r4, #8]
 80058fc:	db05      	blt.n	800590a <_printf_i+0x10e>
 80058fe:	6821      	ldr	r1, [r4, #0]
 8005900:	432e      	orrs	r6, r5
 8005902:	f021 0104 	bic.w	r1, r1, #4
 8005906:	6021      	str	r1, [r4, #0]
 8005908:	d04b      	beq.n	80059a2 <_printf_i+0x1a6>
 800590a:	4616      	mov	r6, r2
 800590c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005910:	fb03 5711 	mls	r7, r3, r1, r5
 8005914:	5dc7      	ldrb	r7, [r0, r7]
 8005916:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800591a:	462f      	mov	r7, r5
 800591c:	42bb      	cmp	r3, r7
 800591e:	460d      	mov	r5, r1
 8005920:	d9f4      	bls.n	800590c <_printf_i+0x110>
 8005922:	2b08      	cmp	r3, #8
 8005924:	d10b      	bne.n	800593e <_printf_i+0x142>
 8005926:	6823      	ldr	r3, [r4, #0]
 8005928:	07df      	lsls	r7, r3, #31
 800592a:	d508      	bpl.n	800593e <_printf_i+0x142>
 800592c:	6923      	ldr	r3, [r4, #16]
 800592e:	6861      	ldr	r1, [r4, #4]
 8005930:	4299      	cmp	r1, r3
 8005932:	bfde      	ittt	le
 8005934:	2330      	movle	r3, #48	@ 0x30
 8005936:	f806 3c01 	strble.w	r3, [r6, #-1]
 800593a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800593e:	1b92      	subs	r2, r2, r6
 8005940:	6122      	str	r2, [r4, #16]
 8005942:	464b      	mov	r3, r9
 8005944:	4621      	mov	r1, r4
 8005946:	4640      	mov	r0, r8
 8005948:	f8cd a000 	str.w	sl, [sp]
 800594c:	aa03      	add	r2, sp, #12
 800594e:	f7ff fee3 	bl	8005718 <_printf_common>
 8005952:	3001      	adds	r0, #1
 8005954:	d14a      	bne.n	80059ec <_printf_i+0x1f0>
 8005956:	f04f 30ff 	mov.w	r0, #4294967295
 800595a:	b004      	add	sp, #16
 800595c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	f043 0320 	orr.w	r3, r3, #32
 8005966:	6023      	str	r3, [r4, #0]
 8005968:	2778      	movs	r7, #120	@ 0x78
 800596a:	4832      	ldr	r0, [pc, #200]	@ (8005a34 <_printf_i+0x238>)
 800596c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005970:	6823      	ldr	r3, [r4, #0]
 8005972:	6831      	ldr	r1, [r6, #0]
 8005974:	061f      	lsls	r7, r3, #24
 8005976:	f851 5b04 	ldr.w	r5, [r1], #4
 800597a:	d402      	bmi.n	8005982 <_printf_i+0x186>
 800597c:	065f      	lsls	r7, r3, #25
 800597e:	bf48      	it	mi
 8005980:	b2ad      	uxthmi	r5, r5
 8005982:	6031      	str	r1, [r6, #0]
 8005984:	07d9      	lsls	r1, r3, #31
 8005986:	bf44      	itt	mi
 8005988:	f043 0320 	orrmi.w	r3, r3, #32
 800598c:	6023      	strmi	r3, [r4, #0]
 800598e:	b11d      	cbz	r5, 8005998 <_printf_i+0x19c>
 8005990:	2310      	movs	r3, #16
 8005992:	e7ad      	b.n	80058f0 <_printf_i+0xf4>
 8005994:	4826      	ldr	r0, [pc, #152]	@ (8005a30 <_printf_i+0x234>)
 8005996:	e7e9      	b.n	800596c <_printf_i+0x170>
 8005998:	6823      	ldr	r3, [r4, #0]
 800599a:	f023 0320 	bic.w	r3, r3, #32
 800599e:	6023      	str	r3, [r4, #0]
 80059a0:	e7f6      	b.n	8005990 <_printf_i+0x194>
 80059a2:	4616      	mov	r6, r2
 80059a4:	e7bd      	b.n	8005922 <_printf_i+0x126>
 80059a6:	6833      	ldr	r3, [r6, #0]
 80059a8:	6825      	ldr	r5, [r4, #0]
 80059aa:	1d18      	adds	r0, r3, #4
 80059ac:	6961      	ldr	r1, [r4, #20]
 80059ae:	6030      	str	r0, [r6, #0]
 80059b0:	062e      	lsls	r6, r5, #24
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	d501      	bpl.n	80059ba <_printf_i+0x1be>
 80059b6:	6019      	str	r1, [r3, #0]
 80059b8:	e002      	b.n	80059c0 <_printf_i+0x1c4>
 80059ba:	0668      	lsls	r0, r5, #25
 80059bc:	d5fb      	bpl.n	80059b6 <_printf_i+0x1ba>
 80059be:	8019      	strh	r1, [r3, #0]
 80059c0:	2300      	movs	r3, #0
 80059c2:	4616      	mov	r6, r2
 80059c4:	6123      	str	r3, [r4, #16]
 80059c6:	e7bc      	b.n	8005942 <_printf_i+0x146>
 80059c8:	6833      	ldr	r3, [r6, #0]
 80059ca:	2100      	movs	r1, #0
 80059cc:	1d1a      	adds	r2, r3, #4
 80059ce:	6032      	str	r2, [r6, #0]
 80059d0:	681e      	ldr	r6, [r3, #0]
 80059d2:	6862      	ldr	r2, [r4, #4]
 80059d4:	4630      	mov	r0, r6
 80059d6:	f000 f9d6 	bl	8005d86 <memchr>
 80059da:	b108      	cbz	r0, 80059e0 <_printf_i+0x1e4>
 80059dc:	1b80      	subs	r0, r0, r6
 80059de:	6060      	str	r0, [r4, #4]
 80059e0:	6863      	ldr	r3, [r4, #4]
 80059e2:	6123      	str	r3, [r4, #16]
 80059e4:	2300      	movs	r3, #0
 80059e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059ea:	e7aa      	b.n	8005942 <_printf_i+0x146>
 80059ec:	4632      	mov	r2, r6
 80059ee:	4649      	mov	r1, r9
 80059f0:	4640      	mov	r0, r8
 80059f2:	6923      	ldr	r3, [r4, #16]
 80059f4:	47d0      	blx	sl
 80059f6:	3001      	adds	r0, #1
 80059f8:	d0ad      	beq.n	8005956 <_printf_i+0x15a>
 80059fa:	6823      	ldr	r3, [r4, #0]
 80059fc:	079b      	lsls	r3, r3, #30
 80059fe:	d413      	bmi.n	8005a28 <_printf_i+0x22c>
 8005a00:	68e0      	ldr	r0, [r4, #12]
 8005a02:	9b03      	ldr	r3, [sp, #12]
 8005a04:	4298      	cmp	r0, r3
 8005a06:	bfb8      	it	lt
 8005a08:	4618      	movlt	r0, r3
 8005a0a:	e7a6      	b.n	800595a <_printf_i+0x15e>
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	4632      	mov	r2, r6
 8005a10:	4649      	mov	r1, r9
 8005a12:	4640      	mov	r0, r8
 8005a14:	47d0      	blx	sl
 8005a16:	3001      	adds	r0, #1
 8005a18:	d09d      	beq.n	8005956 <_printf_i+0x15a>
 8005a1a:	3501      	adds	r5, #1
 8005a1c:	68e3      	ldr	r3, [r4, #12]
 8005a1e:	9903      	ldr	r1, [sp, #12]
 8005a20:	1a5b      	subs	r3, r3, r1
 8005a22:	42ab      	cmp	r3, r5
 8005a24:	dcf2      	bgt.n	8005a0c <_printf_i+0x210>
 8005a26:	e7eb      	b.n	8005a00 <_printf_i+0x204>
 8005a28:	2500      	movs	r5, #0
 8005a2a:	f104 0619 	add.w	r6, r4, #25
 8005a2e:	e7f5      	b.n	8005a1c <_printf_i+0x220>
 8005a30:	0800998c 	.word	0x0800998c
 8005a34:	0800999d 	.word	0x0800999d

08005a38 <std>:
 8005a38:	2300      	movs	r3, #0
 8005a3a:	b510      	push	{r4, lr}
 8005a3c:	4604      	mov	r4, r0
 8005a3e:	e9c0 3300 	strd	r3, r3, [r0]
 8005a42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a46:	6083      	str	r3, [r0, #8]
 8005a48:	8181      	strh	r1, [r0, #12]
 8005a4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a4c:	81c2      	strh	r2, [r0, #14]
 8005a4e:	6183      	str	r3, [r0, #24]
 8005a50:	4619      	mov	r1, r3
 8005a52:	2208      	movs	r2, #8
 8005a54:	305c      	adds	r0, #92	@ 0x5c
 8005a56:	f000 f916 	bl	8005c86 <memset>
 8005a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a90 <std+0x58>)
 8005a5c:	6224      	str	r4, [r4, #32]
 8005a5e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a60:	4b0c      	ldr	r3, [pc, #48]	@ (8005a94 <std+0x5c>)
 8005a62:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a64:	4b0c      	ldr	r3, [pc, #48]	@ (8005a98 <std+0x60>)
 8005a66:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a68:	4b0c      	ldr	r3, [pc, #48]	@ (8005a9c <std+0x64>)
 8005a6a:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005aa0 <std+0x68>)
 8005a6e:	429c      	cmp	r4, r3
 8005a70:	d006      	beq.n	8005a80 <std+0x48>
 8005a72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005a76:	4294      	cmp	r4, r2
 8005a78:	d002      	beq.n	8005a80 <std+0x48>
 8005a7a:	33d0      	adds	r3, #208	@ 0xd0
 8005a7c:	429c      	cmp	r4, r3
 8005a7e:	d105      	bne.n	8005a8c <std+0x54>
 8005a80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005a84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a88:	f000 b97a 	b.w	8005d80 <__retarget_lock_init_recursive>
 8005a8c:	bd10      	pop	{r4, pc}
 8005a8e:	bf00      	nop
 8005a90:	08005c01 	.word	0x08005c01
 8005a94:	08005c23 	.word	0x08005c23
 8005a98:	08005c5b 	.word	0x08005c5b
 8005a9c:	08005c7f 	.word	0x08005c7f
 8005aa0:	20001364 	.word	0x20001364

08005aa4 <stdio_exit_handler>:
 8005aa4:	4a02      	ldr	r2, [pc, #8]	@ (8005ab0 <stdio_exit_handler+0xc>)
 8005aa6:	4903      	ldr	r1, [pc, #12]	@ (8005ab4 <stdio_exit_handler+0x10>)
 8005aa8:	4803      	ldr	r0, [pc, #12]	@ (8005ab8 <stdio_exit_handler+0x14>)
 8005aaa:	f000 b869 	b.w	8005b80 <_fwalk_sglue>
 8005aae:	bf00      	nop
 8005ab0:	20000020 	.word	0x20000020
 8005ab4:	08007739 	.word	0x08007739
 8005ab8:	20000030 	.word	0x20000030

08005abc <cleanup_stdio>:
 8005abc:	6841      	ldr	r1, [r0, #4]
 8005abe:	4b0c      	ldr	r3, [pc, #48]	@ (8005af0 <cleanup_stdio+0x34>)
 8005ac0:	b510      	push	{r4, lr}
 8005ac2:	4299      	cmp	r1, r3
 8005ac4:	4604      	mov	r4, r0
 8005ac6:	d001      	beq.n	8005acc <cleanup_stdio+0x10>
 8005ac8:	f001 fe36 	bl	8007738 <_fflush_r>
 8005acc:	68a1      	ldr	r1, [r4, #8]
 8005ace:	4b09      	ldr	r3, [pc, #36]	@ (8005af4 <cleanup_stdio+0x38>)
 8005ad0:	4299      	cmp	r1, r3
 8005ad2:	d002      	beq.n	8005ada <cleanup_stdio+0x1e>
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	f001 fe2f 	bl	8007738 <_fflush_r>
 8005ada:	68e1      	ldr	r1, [r4, #12]
 8005adc:	4b06      	ldr	r3, [pc, #24]	@ (8005af8 <cleanup_stdio+0x3c>)
 8005ade:	4299      	cmp	r1, r3
 8005ae0:	d004      	beq.n	8005aec <cleanup_stdio+0x30>
 8005ae2:	4620      	mov	r0, r4
 8005ae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ae8:	f001 be26 	b.w	8007738 <_fflush_r>
 8005aec:	bd10      	pop	{r4, pc}
 8005aee:	bf00      	nop
 8005af0:	20001364 	.word	0x20001364
 8005af4:	200013cc 	.word	0x200013cc
 8005af8:	20001434 	.word	0x20001434

08005afc <global_stdio_init.part.0>:
 8005afc:	b510      	push	{r4, lr}
 8005afe:	4b0b      	ldr	r3, [pc, #44]	@ (8005b2c <global_stdio_init.part.0+0x30>)
 8005b00:	4c0b      	ldr	r4, [pc, #44]	@ (8005b30 <global_stdio_init.part.0+0x34>)
 8005b02:	4a0c      	ldr	r2, [pc, #48]	@ (8005b34 <global_stdio_init.part.0+0x38>)
 8005b04:	4620      	mov	r0, r4
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	2104      	movs	r1, #4
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f7ff ff94 	bl	8005a38 <std>
 8005b10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b14:	2201      	movs	r2, #1
 8005b16:	2109      	movs	r1, #9
 8005b18:	f7ff ff8e 	bl	8005a38 <std>
 8005b1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b20:	2202      	movs	r2, #2
 8005b22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b26:	2112      	movs	r1, #18
 8005b28:	f7ff bf86 	b.w	8005a38 <std>
 8005b2c:	2000149c 	.word	0x2000149c
 8005b30:	20001364 	.word	0x20001364
 8005b34:	08005aa5 	.word	0x08005aa5

08005b38 <__sfp_lock_acquire>:
 8005b38:	4801      	ldr	r0, [pc, #4]	@ (8005b40 <__sfp_lock_acquire+0x8>)
 8005b3a:	f000 b922 	b.w	8005d82 <__retarget_lock_acquire_recursive>
 8005b3e:	bf00      	nop
 8005b40:	200014a5 	.word	0x200014a5

08005b44 <__sfp_lock_release>:
 8005b44:	4801      	ldr	r0, [pc, #4]	@ (8005b4c <__sfp_lock_release+0x8>)
 8005b46:	f000 b91d 	b.w	8005d84 <__retarget_lock_release_recursive>
 8005b4a:	bf00      	nop
 8005b4c:	200014a5 	.word	0x200014a5

08005b50 <__sinit>:
 8005b50:	b510      	push	{r4, lr}
 8005b52:	4604      	mov	r4, r0
 8005b54:	f7ff fff0 	bl	8005b38 <__sfp_lock_acquire>
 8005b58:	6a23      	ldr	r3, [r4, #32]
 8005b5a:	b11b      	cbz	r3, 8005b64 <__sinit+0x14>
 8005b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b60:	f7ff bff0 	b.w	8005b44 <__sfp_lock_release>
 8005b64:	4b04      	ldr	r3, [pc, #16]	@ (8005b78 <__sinit+0x28>)
 8005b66:	6223      	str	r3, [r4, #32]
 8005b68:	4b04      	ldr	r3, [pc, #16]	@ (8005b7c <__sinit+0x2c>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1f5      	bne.n	8005b5c <__sinit+0xc>
 8005b70:	f7ff ffc4 	bl	8005afc <global_stdio_init.part.0>
 8005b74:	e7f2      	b.n	8005b5c <__sinit+0xc>
 8005b76:	bf00      	nop
 8005b78:	08005abd 	.word	0x08005abd
 8005b7c:	2000149c 	.word	0x2000149c

08005b80 <_fwalk_sglue>:
 8005b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b84:	4607      	mov	r7, r0
 8005b86:	4688      	mov	r8, r1
 8005b88:	4614      	mov	r4, r2
 8005b8a:	2600      	movs	r6, #0
 8005b8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b90:	f1b9 0901 	subs.w	r9, r9, #1
 8005b94:	d505      	bpl.n	8005ba2 <_fwalk_sglue+0x22>
 8005b96:	6824      	ldr	r4, [r4, #0]
 8005b98:	2c00      	cmp	r4, #0
 8005b9a:	d1f7      	bne.n	8005b8c <_fwalk_sglue+0xc>
 8005b9c:	4630      	mov	r0, r6
 8005b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ba2:	89ab      	ldrh	r3, [r5, #12]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d907      	bls.n	8005bb8 <_fwalk_sglue+0x38>
 8005ba8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005bac:	3301      	adds	r3, #1
 8005bae:	d003      	beq.n	8005bb8 <_fwalk_sglue+0x38>
 8005bb0:	4629      	mov	r1, r5
 8005bb2:	4638      	mov	r0, r7
 8005bb4:	47c0      	blx	r8
 8005bb6:	4306      	orrs	r6, r0
 8005bb8:	3568      	adds	r5, #104	@ 0x68
 8005bba:	e7e9      	b.n	8005b90 <_fwalk_sglue+0x10>

08005bbc <siprintf>:
 8005bbc:	b40e      	push	{r1, r2, r3}
 8005bbe:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005bc2:	b510      	push	{r4, lr}
 8005bc4:	2400      	movs	r4, #0
 8005bc6:	b09d      	sub	sp, #116	@ 0x74
 8005bc8:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005bca:	9002      	str	r0, [sp, #8]
 8005bcc:	9006      	str	r0, [sp, #24]
 8005bce:	9107      	str	r1, [sp, #28]
 8005bd0:	9104      	str	r1, [sp, #16]
 8005bd2:	4809      	ldr	r0, [pc, #36]	@ (8005bf8 <siprintf+0x3c>)
 8005bd4:	4909      	ldr	r1, [pc, #36]	@ (8005bfc <siprintf+0x40>)
 8005bd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bda:	9105      	str	r1, [sp, #20]
 8005bdc:	6800      	ldr	r0, [r0, #0]
 8005bde:	a902      	add	r1, sp, #8
 8005be0:	9301      	str	r3, [sp, #4]
 8005be2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005be4:	f001 fc2c 	bl	8007440 <_svfiprintf_r>
 8005be8:	9b02      	ldr	r3, [sp, #8]
 8005bea:	701c      	strb	r4, [r3, #0]
 8005bec:	b01d      	add	sp, #116	@ 0x74
 8005bee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bf2:	b003      	add	sp, #12
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	2000002c 	.word	0x2000002c
 8005bfc:	ffff0208 	.word	0xffff0208

08005c00 <__sread>:
 8005c00:	b510      	push	{r4, lr}
 8005c02:	460c      	mov	r4, r1
 8005c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c08:	f000 f86c 	bl	8005ce4 <_read_r>
 8005c0c:	2800      	cmp	r0, #0
 8005c0e:	bfab      	itete	ge
 8005c10:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c12:	89a3      	ldrhlt	r3, [r4, #12]
 8005c14:	181b      	addge	r3, r3, r0
 8005c16:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005c1a:	bfac      	ite	ge
 8005c1c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005c1e:	81a3      	strhlt	r3, [r4, #12]
 8005c20:	bd10      	pop	{r4, pc}

08005c22 <__swrite>:
 8005c22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c26:	461f      	mov	r7, r3
 8005c28:	898b      	ldrh	r3, [r1, #12]
 8005c2a:	4605      	mov	r5, r0
 8005c2c:	05db      	lsls	r3, r3, #23
 8005c2e:	460c      	mov	r4, r1
 8005c30:	4616      	mov	r6, r2
 8005c32:	d505      	bpl.n	8005c40 <__swrite+0x1e>
 8005c34:	2302      	movs	r3, #2
 8005c36:	2200      	movs	r2, #0
 8005c38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c3c:	f000 f840 	bl	8005cc0 <_lseek_r>
 8005c40:	89a3      	ldrh	r3, [r4, #12]
 8005c42:	4632      	mov	r2, r6
 8005c44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c48:	81a3      	strh	r3, [r4, #12]
 8005c4a:	4628      	mov	r0, r5
 8005c4c:	463b      	mov	r3, r7
 8005c4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c56:	f000 b857 	b.w	8005d08 <_write_r>

08005c5a <__sseek>:
 8005c5a:	b510      	push	{r4, lr}
 8005c5c:	460c      	mov	r4, r1
 8005c5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c62:	f000 f82d 	bl	8005cc0 <_lseek_r>
 8005c66:	1c43      	adds	r3, r0, #1
 8005c68:	89a3      	ldrh	r3, [r4, #12]
 8005c6a:	bf15      	itete	ne
 8005c6c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005c6e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005c72:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005c76:	81a3      	strheq	r3, [r4, #12]
 8005c78:	bf18      	it	ne
 8005c7a:	81a3      	strhne	r3, [r4, #12]
 8005c7c:	bd10      	pop	{r4, pc}

08005c7e <__sclose>:
 8005c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c82:	f000 b80d 	b.w	8005ca0 <_close_r>

08005c86 <memset>:
 8005c86:	4603      	mov	r3, r0
 8005c88:	4402      	add	r2, r0
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d100      	bne.n	8005c90 <memset+0xa>
 8005c8e:	4770      	bx	lr
 8005c90:	f803 1b01 	strb.w	r1, [r3], #1
 8005c94:	e7f9      	b.n	8005c8a <memset+0x4>
	...

08005c98 <_localeconv_r>:
 8005c98:	4800      	ldr	r0, [pc, #0]	@ (8005c9c <_localeconv_r+0x4>)
 8005c9a:	4770      	bx	lr
 8005c9c:	2000016c 	.word	0x2000016c

08005ca0 <_close_r>:
 8005ca0:	b538      	push	{r3, r4, r5, lr}
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	4d05      	ldr	r5, [pc, #20]	@ (8005cbc <_close_r+0x1c>)
 8005ca6:	4604      	mov	r4, r0
 8005ca8:	4608      	mov	r0, r1
 8005caa:	602b      	str	r3, [r5, #0]
 8005cac:	f7fb fed3 	bl	8001a56 <_close>
 8005cb0:	1c43      	adds	r3, r0, #1
 8005cb2:	d102      	bne.n	8005cba <_close_r+0x1a>
 8005cb4:	682b      	ldr	r3, [r5, #0]
 8005cb6:	b103      	cbz	r3, 8005cba <_close_r+0x1a>
 8005cb8:	6023      	str	r3, [r4, #0]
 8005cba:	bd38      	pop	{r3, r4, r5, pc}
 8005cbc:	200014a0 	.word	0x200014a0

08005cc0 <_lseek_r>:
 8005cc0:	b538      	push	{r3, r4, r5, lr}
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	4608      	mov	r0, r1
 8005cc6:	4611      	mov	r1, r2
 8005cc8:	2200      	movs	r2, #0
 8005cca:	4d05      	ldr	r5, [pc, #20]	@ (8005ce0 <_lseek_r+0x20>)
 8005ccc:	602a      	str	r2, [r5, #0]
 8005cce:	461a      	mov	r2, r3
 8005cd0:	f7fb fee5 	bl	8001a9e <_lseek>
 8005cd4:	1c43      	adds	r3, r0, #1
 8005cd6:	d102      	bne.n	8005cde <_lseek_r+0x1e>
 8005cd8:	682b      	ldr	r3, [r5, #0]
 8005cda:	b103      	cbz	r3, 8005cde <_lseek_r+0x1e>
 8005cdc:	6023      	str	r3, [r4, #0]
 8005cde:	bd38      	pop	{r3, r4, r5, pc}
 8005ce0:	200014a0 	.word	0x200014a0

08005ce4 <_read_r>:
 8005ce4:	b538      	push	{r3, r4, r5, lr}
 8005ce6:	4604      	mov	r4, r0
 8005ce8:	4608      	mov	r0, r1
 8005cea:	4611      	mov	r1, r2
 8005cec:	2200      	movs	r2, #0
 8005cee:	4d05      	ldr	r5, [pc, #20]	@ (8005d04 <_read_r+0x20>)
 8005cf0:	602a      	str	r2, [r5, #0]
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	f7fb fe76 	bl	80019e4 <_read>
 8005cf8:	1c43      	adds	r3, r0, #1
 8005cfa:	d102      	bne.n	8005d02 <_read_r+0x1e>
 8005cfc:	682b      	ldr	r3, [r5, #0]
 8005cfe:	b103      	cbz	r3, 8005d02 <_read_r+0x1e>
 8005d00:	6023      	str	r3, [r4, #0]
 8005d02:	bd38      	pop	{r3, r4, r5, pc}
 8005d04:	200014a0 	.word	0x200014a0

08005d08 <_write_r>:
 8005d08:	b538      	push	{r3, r4, r5, lr}
 8005d0a:	4604      	mov	r4, r0
 8005d0c:	4608      	mov	r0, r1
 8005d0e:	4611      	mov	r1, r2
 8005d10:	2200      	movs	r2, #0
 8005d12:	4d05      	ldr	r5, [pc, #20]	@ (8005d28 <_write_r+0x20>)
 8005d14:	602a      	str	r2, [r5, #0]
 8005d16:	461a      	mov	r2, r3
 8005d18:	f7fb fe81 	bl	8001a1e <_write>
 8005d1c:	1c43      	adds	r3, r0, #1
 8005d1e:	d102      	bne.n	8005d26 <_write_r+0x1e>
 8005d20:	682b      	ldr	r3, [r5, #0]
 8005d22:	b103      	cbz	r3, 8005d26 <_write_r+0x1e>
 8005d24:	6023      	str	r3, [r4, #0]
 8005d26:	bd38      	pop	{r3, r4, r5, pc}
 8005d28:	200014a0 	.word	0x200014a0

08005d2c <__errno>:
 8005d2c:	4b01      	ldr	r3, [pc, #4]	@ (8005d34 <__errno+0x8>)
 8005d2e:	6818      	ldr	r0, [r3, #0]
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	2000002c 	.word	0x2000002c

08005d38 <__libc_init_array>:
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	2600      	movs	r6, #0
 8005d3c:	4d0c      	ldr	r5, [pc, #48]	@ (8005d70 <__libc_init_array+0x38>)
 8005d3e:	4c0d      	ldr	r4, [pc, #52]	@ (8005d74 <__libc_init_array+0x3c>)
 8005d40:	1b64      	subs	r4, r4, r5
 8005d42:	10a4      	asrs	r4, r4, #2
 8005d44:	42a6      	cmp	r6, r4
 8005d46:	d109      	bne.n	8005d5c <__libc_init_array+0x24>
 8005d48:	f002 f874 	bl	8007e34 <_init>
 8005d4c:	2600      	movs	r6, #0
 8005d4e:	4d0a      	ldr	r5, [pc, #40]	@ (8005d78 <__libc_init_array+0x40>)
 8005d50:	4c0a      	ldr	r4, [pc, #40]	@ (8005d7c <__libc_init_array+0x44>)
 8005d52:	1b64      	subs	r4, r4, r5
 8005d54:	10a4      	asrs	r4, r4, #2
 8005d56:	42a6      	cmp	r6, r4
 8005d58:	d105      	bne.n	8005d66 <__libc_init_array+0x2e>
 8005d5a:	bd70      	pop	{r4, r5, r6, pc}
 8005d5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d60:	4798      	blx	r3
 8005d62:	3601      	adds	r6, #1
 8005d64:	e7ee      	b.n	8005d44 <__libc_init_array+0xc>
 8005d66:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d6a:	4798      	blx	r3
 8005d6c:	3601      	adds	r6, #1
 8005d6e:	e7f2      	b.n	8005d56 <__libc_init_array+0x1e>
 8005d70:	08009cf4 	.word	0x08009cf4
 8005d74:	08009cf4 	.word	0x08009cf4
 8005d78:	08009cf4 	.word	0x08009cf4
 8005d7c:	08009cf8 	.word	0x08009cf8

08005d80 <__retarget_lock_init_recursive>:
 8005d80:	4770      	bx	lr

08005d82 <__retarget_lock_acquire_recursive>:
 8005d82:	4770      	bx	lr

08005d84 <__retarget_lock_release_recursive>:
 8005d84:	4770      	bx	lr

08005d86 <memchr>:
 8005d86:	4603      	mov	r3, r0
 8005d88:	b510      	push	{r4, lr}
 8005d8a:	b2c9      	uxtb	r1, r1
 8005d8c:	4402      	add	r2, r0
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	4618      	mov	r0, r3
 8005d92:	d101      	bne.n	8005d98 <memchr+0x12>
 8005d94:	2000      	movs	r0, #0
 8005d96:	e003      	b.n	8005da0 <memchr+0x1a>
 8005d98:	7804      	ldrb	r4, [r0, #0]
 8005d9a:	3301      	adds	r3, #1
 8005d9c:	428c      	cmp	r4, r1
 8005d9e:	d1f6      	bne.n	8005d8e <memchr+0x8>
 8005da0:	bd10      	pop	{r4, pc}
	...

08005da4 <__assert_func>:
 8005da4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005da6:	4614      	mov	r4, r2
 8005da8:	461a      	mov	r2, r3
 8005daa:	4b09      	ldr	r3, [pc, #36]	@ (8005dd0 <__assert_func+0x2c>)
 8005dac:	4605      	mov	r5, r0
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68d8      	ldr	r0, [r3, #12]
 8005db2:	b14c      	cbz	r4, 8005dc8 <__assert_func+0x24>
 8005db4:	4b07      	ldr	r3, [pc, #28]	@ (8005dd4 <__assert_func+0x30>)
 8005db6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005dba:	9100      	str	r1, [sp, #0]
 8005dbc:	462b      	mov	r3, r5
 8005dbe:	4906      	ldr	r1, [pc, #24]	@ (8005dd8 <__assert_func+0x34>)
 8005dc0:	f001 fce2 	bl	8007788 <fiprintf>
 8005dc4:	f001 fd2a 	bl	800781c <abort>
 8005dc8:	4b04      	ldr	r3, [pc, #16]	@ (8005ddc <__assert_func+0x38>)
 8005dca:	461c      	mov	r4, r3
 8005dcc:	e7f3      	b.n	8005db6 <__assert_func+0x12>
 8005dce:	bf00      	nop
 8005dd0:	2000002c 	.word	0x2000002c
 8005dd4:	080099ae 	.word	0x080099ae
 8005dd8:	080099bb 	.word	0x080099bb
 8005ddc:	080099e9 	.word	0x080099e9

08005de0 <quorem>:
 8005de0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de4:	6903      	ldr	r3, [r0, #16]
 8005de6:	690c      	ldr	r4, [r1, #16]
 8005de8:	4607      	mov	r7, r0
 8005dea:	42a3      	cmp	r3, r4
 8005dec:	db7e      	blt.n	8005eec <quorem+0x10c>
 8005dee:	3c01      	subs	r4, #1
 8005df0:	00a3      	lsls	r3, r4, #2
 8005df2:	f100 0514 	add.w	r5, r0, #20
 8005df6:	f101 0814 	add.w	r8, r1, #20
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e00:	9301      	str	r3, [sp, #4]
 8005e02:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e0a:	3301      	adds	r3, #1
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e12:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e16:	d32e      	bcc.n	8005e76 <quorem+0x96>
 8005e18:	f04f 0a00 	mov.w	sl, #0
 8005e1c:	46c4      	mov	ip, r8
 8005e1e:	46ae      	mov	lr, r5
 8005e20:	46d3      	mov	fp, sl
 8005e22:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005e26:	b298      	uxth	r0, r3
 8005e28:	fb06 a000 	mla	r0, r6, r0, sl
 8005e2c:	0c1b      	lsrs	r3, r3, #16
 8005e2e:	0c02      	lsrs	r2, r0, #16
 8005e30:	fb06 2303 	mla	r3, r6, r3, r2
 8005e34:	f8de 2000 	ldr.w	r2, [lr]
 8005e38:	b280      	uxth	r0, r0
 8005e3a:	b292      	uxth	r2, r2
 8005e3c:	1a12      	subs	r2, r2, r0
 8005e3e:	445a      	add	r2, fp
 8005e40:	f8de 0000 	ldr.w	r0, [lr]
 8005e44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005e4e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005e52:	b292      	uxth	r2, r2
 8005e54:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005e58:	45e1      	cmp	r9, ip
 8005e5a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005e5e:	f84e 2b04 	str.w	r2, [lr], #4
 8005e62:	d2de      	bcs.n	8005e22 <quorem+0x42>
 8005e64:	9b00      	ldr	r3, [sp, #0]
 8005e66:	58eb      	ldr	r3, [r5, r3]
 8005e68:	b92b      	cbnz	r3, 8005e76 <quorem+0x96>
 8005e6a:	9b01      	ldr	r3, [sp, #4]
 8005e6c:	3b04      	subs	r3, #4
 8005e6e:	429d      	cmp	r5, r3
 8005e70:	461a      	mov	r2, r3
 8005e72:	d32f      	bcc.n	8005ed4 <quorem+0xf4>
 8005e74:	613c      	str	r4, [r7, #16]
 8005e76:	4638      	mov	r0, r7
 8005e78:	f001 f97e 	bl	8007178 <__mcmp>
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	db25      	blt.n	8005ecc <quorem+0xec>
 8005e80:	4629      	mov	r1, r5
 8005e82:	2000      	movs	r0, #0
 8005e84:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e88:	f8d1 c000 	ldr.w	ip, [r1]
 8005e8c:	fa1f fe82 	uxth.w	lr, r2
 8005e90:	fa1f f38c 	uxth.w	r3, ip
 8005e94:	eba3 030e 	sub.w	r3, r3, lr
 8005e98:	4403      	add	r3, r0
 8005e9a:	0c12      	lsrs	r2, r2, #16
 8005e9c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005ea0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005eaa:	45c1      	cmp	r9, r8
 8005eac:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005eb0:	f841 3b04 	str.w	r3, [r1], #4
 8005eb4:	d2e6      	bcs.n	8005e84 <quorem+0xa4>
 8005eb6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005eba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ebe:	b922      	cbnz	r2, 8005eca <quorem+0xea>
 8005ec0:	3b04      	subs	r3, #4
 8005ec2:	429d      	cmp	r5, r3
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	d30b      	bcc.n	8005ee0 <quorem+0x100>
 8005ec8:	613c      	str	r4, [r7, #16]
 8005eca:	3601      	adds	r6, #1
 8005ecc:	4630      	mov	r0, r6
 8005ece:	b003      	add	sp, #12
 8005ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed4:	6812      	ldr	r2, [r2, #0]
 8005ed6:	3b04      	subs	r3, #4
 8005ed8:	2a00      	cmp	r2, #0
 8005eda:	d1cb      	bne.n	8005e74 <quorem+0x94>
 8005edc:	3c01      	subs	r4, #1
 8005ede:	e7c6      	b.n	8005e6e <quorem+0x8e>
 8005ee0:	6812      	ldr	r2, [r2, #0]
 8005ee2:	3b04      	subs	r3, #4
 8005ee4:	2a00      	cmp	r2, #0
 8005ee6:	d1ef      	bne.n	8005ec8 <quorem+0xe8>
 8005ee8:	3c01      	subs	r4, #1
 8005eea:	e7ea      	b.n	8005ec2 <quorem+0xe2>
 8005eec:	2000      	movs	r0, #0
 8005eee:	e7ee      	b.n	8005ece <quorem+0xee>

08005ef0 <_dtoa_r>:
 8005ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef4:	4614      	mov	r4, r2
 8005ef6:	461d      	mov	r5, r3
 8005ef8:	69c7      	ldr	r7, [r0, #28]
 8005efa:	b097      	sub	sp, #92	@ 0x5c
 8005efc:	4681      	mov	r9, r0
 8005efe:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005f02:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005f04:	b97f      	cbnz	r7, 8005f26 <_dtoa_r+0x36>
 8005f06:	2010      	movs	r0, #16
 8005f08:	f000 fe0e 	bl	8006b28 <malloc>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	f8c9 001c 	str.w	r0, [r9, #28]
 8005f12:	b920      	cbnz	r0, 8005f1e <_dtoa_r+0x2e>
 8005f14:	21ef      	movs	r1, #239	@ 0xef
 8005f16:	4bac      	ldr	r3, [pc, #688]	@ (80061c8 <_dtoa_r+0x2d8>)
 8005f18:	48ac      	ldr	r0, [pc, #688]	@ (80061cc <_dtoa_r+0x2dc>)
 8005f1a:	f7ff ff43 	bl	8005da4 <__assert_func>
 8005f1e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005f22:	6007      	str	r7, [r0, #0]
 8005f24:	60c7      	str	r7, [r0, #12]
 8005f26:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f2a:	6819      	ldr	r1, [r3, #0]
 8005f2c:	b159      	cbz	r1, 8005f46 <_dtoa_r+0x56>
 8005f2e:	685a      	ldr	r2, [r3, #4]
 8005f30:	2301      	movs	r3, #1
 8005f32:	4093      	lsls	r3, r2
 8005f34:	604a      	str	r2, [r1, #4]
 8005f36:	608b      	str	r3, [r1, #8]
 8005f38:	4648      	mov	r0, r9
 8005f3a:	f000 feeb 	bl	8006d14 <_Bfree>
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005f44:	601a      	str	r2, [r3, #0]
 8005f46:	1e2b      	subs	r3, r5, #0
 8005f48:	bfaf      	iteee	ge
 8005f4a:	2300      	movge	r3, #0
 8005f4c:	2201      	movlt	r2, #1
 8005f4e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005f52:	9307      	strlt	r3, [sp, #28]
 8005f54:	bfa8      	it	ge
 8005f56:	6033      	strge	r3, [r6, #0]
 8005f58:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005f5c:	4b9c      	ldr	r3, [pc, #624]	@ (80061d0 <_dtoa_r+0x2e0>)
 8005f5e:	bfb8      	it	lt
 8005f60:	6032      	strlt	r2, [r6, #0]
 8005f62:	ea33 0308 	bics.w	r3, r3, r8
 8005f66:	d112      	bne.n	8005f8e <_dtoa_r+0x9e>
 8005f68:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005f6c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005f74:	4323      	orrs	r3, r4
 8005f76:	f000 855e 	beq.w	8006a36 <_dtoa_r+0xb46>
 8005f7a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005f7c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80061d4 <_dtoa_r+0x2e4>
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f000 8560 	beq.w	8006a46 <_dtoa_r+0xb56>
 8005f86:	f10a 0303 	add.w	r3, sl, #3
 8005f8a:	f000 bd5a 	b.w	8006a42 <_dtoa_r+0xb52>
 8005f8e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f92:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005f96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	f7fa fd03 	bl	80009a8 <__aeabi_dcmpeq>
 8005fa2:	4607      	mov	r7, r0
 8005fa4:	b158      	cbz	r0, 8005fbe <_dtoa_r+0xce>
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005faa:	6013      	str	r3, [r2, #0]
 8005fac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005fae:	b113      	cbz	r3, 8005fb6 <_dtoa_r+0xc6>
 8005fb0:	4b89      	ldr	r3, [pc, #548]	@ (80061d8 <_dtoa_r+0x2e8>)
 8005fb2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005fb4:	6013      	str	r3, [r2, #0]
 8005fb6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80061dc <_dtoa_r+0x2ec>
 8005fba:	f000 bd44 	b.w	8006a46 <_dtoa_r+0xb56>
 8005fbe:	ab14      	add	r3, sp, #80	@ 0x50
 8005fc0:	9301      	str	r3, [sp, #4]
 8005fc2:	ab15      	add	r3, sp, #84	@ 0x54
 8005fc4:	9300      	str	r3, [sp, #0]
 8005fc6:	4648      	mov	r0, r9
 8005fc8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005fcc:	f001 f984 	bl	80072d8 <__d2b>
 8005fd0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005fd4:	9003      	str	r0, [sp, #12]
 8005fd6:	2e00      	cmp	r6, #0
 8005fd8:	d078      	beq.n	80060cc <_dtoa_r+0x1dc>
 8005fda:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005fde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fe0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005fe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fe8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005fec:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005ff0:	9712      	str	r7, [sp, #72]	@ 0x48
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	4b7a      	ldr	r3, [pc, #488]	@ (80061e0 <_dtoa_r+0x2f0>)
 8005ff8:	f7fa f8b6 	bl	8000168 <__aeabi_dsub>
 8005ffc:	a36c      	add	r3, pc, #432	@ (adr r3, 80061b0 <_dtoa_r+0x2c0>)
 8005ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006002:	f7fa fa69 	bl	80004d8 <__aeabi_dmul>
 8006006:	a36c      	add	r3, pc, #432	@ (adr r3, 80061b8 <_dtoa_r+0x2c8>)
 8006008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600c:	f7fa f8ae 	bl	800016c <__adddf3>
 8006010:	4604      	mov	r4, r0
 8006012:	4630      	mov	r0, r6
 8006014:	460d      	mov	r5, r1
 8006016:	f7fa f9f5 	bl	8000404 <__aeabi_i2d>
 800601a:	a369      	add	r3, pc, #420	@ (adr r3, 80061c0 <_dtoa_r+0x2d0>)
 800601c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006020:	f7fa fa5a 	bl	80004d8 <__aeabi_dmul>
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	4620      	mov	r0, r4
 800602a:	4629      	mov	r1, r5
 800602c:	f7fa f89e 	bl	800016c <__adddf3>
 8006030:	4604      	mov	r4, r0
 8006032:	460d      	mov	r5, r1
 8006034:	f7fa fd00 	bl	8000a38 <__aeabi_d2iz>
 8006038:	2200      	movs	r2, #0
 800603a:	4607      	mov	r7, r0
 800603c:	2300      	movs	r3, #0
 800603e:	4620      	mov	r0, r4
 8006040:	4629      	mov	r1, r5
 8006042:	f7fa fcbb 	bl	80009bc <__aeabi_dcmplt>
 8006046:	b140      	cbz	r0, 800605a <_dtoa_r+0x16a>
 8006048:	4638      	mov	r0, r7
 800604a:	f7fa f9db 	bl	8000404 <__aeabi_i2d>
 800604e:	4622      	mov	r2, r4
 8006050:	462b      	mov	r3, r5
 8006052:	f7fa fca9 	bl	80009a8 <__aeabi_dcmpeq>
 8006056:	b900      	cbnz	r0, 800605a <_dtoa_r+0x16a>
 8006058:	3f01      	subs	r7, #1
 800605a:	2f16      	cmp	r7, #22
 800605c:	d854      	bhi.n	8006108 <_dtoa_r+0x218>
 800605e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006062:	4b60      	ldr	r3, [pc, #384]	@ (80061e4 <_dtoa_r+0x2f4>)
 8006064:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800606c:	f7fa fca6 	bl	80009bc <__aeabi_dcmplt>
 8006070:	2800      	cmp	r0, #0
 8006072:	d04b      	beq.n	800610c <_dtoa_r+0x21c>
 8006074:	2300      	movs	r3, #0
 8006076:	3f01      	subs	r7, #1
 8006078:	930f      	str	r3, [sp, #60]	@ 0x3c
 800607a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800607c:	1b9b      	subs	r3, r3, r6
 800607e:	1e5a      	subs	r2, r3, #1
 8006080:	bf49      	itett	mi
 8006082:	f1c3 0301 	rsbmi	r3, r3, #1
 8006086:	2300      	movpl	r3, #0
 8006088:	9304      	strmi	r3, [sp, #16]
 800608a:	2300      	movmi	r3, #0
 800608c:	9209      	str	r2, [sp, #36]	@ 0x24
 800608e:	bf54      	ite	pl
 8006090:	9304      	strpl	r3, [sp, #16]
 8006092:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006094:	2f00      	cmp	r7, #0
 8006096:	db3b      	blt.n	8006110 <_dtoa_r+0x220>
 8006098:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800609a:	970e      	str	r7, [sp, #56]	@ 0x38
 800609c:	443b      	add	r3, r7
 800609e:	9309      	str	r3, [sp, #36]	@ 0x24
 80060a0:	2300      	movs	r3, #0
 80060a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80060a4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060a6:	2b09      	cmp	r3, #9
 80060a8:	d865      	bhi.n	8006176 <_dtoa_r+0x286>
 80060aa:	2b05      	cmp	r3, #5
 80060ac:	bfc4      	itt	gt
 80060ae:	3b04      	subgt	r3, #4
 80060b0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80060b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060b4:	bfc8      	it	gt
 80060b6:	2400      	movgt	r4, #0
 80060b8:	f1a3 0302 	sub.w	r3, r3, #2
 80060bc:	bfd8      	it	le
 80060be:	2401      	movle	r4, #1
 80060c0:	2b03      	cmp	r3, #3
 80060c2:	d864      	bhi.n	800618e <_dtoa_r+0x29e>
 80060c4:	e8df f003 	tbb	[pc, r3]
 80060c8:	2c385553 	.word	0x2c385553
 80060cc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80060d0:	441e      	add	r6, r3
 80060d2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80060d6:	2b20      	cmp	r3, #32
 80060d8:	bfc1      	itttt	gt
 80060da:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80060de:	fa08 f803 	lslgt.w	r8, r8, r3
 80060e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80060e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80060ea:	bfd6      	itet	le
 80060ec:	f1c3 0320 	rsble	r3, r3, #32
 80060f0:	ea48 0003 	orrgt.w	r0, r8, r3
 80060f4:	fa04 f003 	lslle.w	r0, r4, r3
 80060f8:	f7fa f974 	bl	80003e4 <__aeabi_ui2d>
 80060fc:	2201      	movs	r2, #1
 80060fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006102:	3e01      	subs	r6, #1
 8006104:	9212      	str	r2, [sp, #72]	@ 0x48
 8006106:	e774      	b.n	8005ff2 <_dtoa_r+0x102>
 8006108:	2301      	movs	r3, #1
 800610a:	e7b5      	b.n	8006078 <_dtoa_r+0x188>
 800610c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800610e:	e7b4      	b.n	800607a <_dtoa_r+0x18a>
 8006110:	9b04      	ldr	r3, [sp, #16]
 8006112:	1bdb      	subs	r3, r3, r7
 8006114:	9304      	str	r3, [sp, #16]
 8006116:	427b      	negs	r3, r7
 8006118:	930a      	str	r3, [sp, #40]	@ 0x28
 800611a:	2300      	movs	r3, #0
 800611c:	930e      	str	r3, [sp, #56]	@ 0x38
 800611e:	e7c1      	b.n	80060a4 <_dtoa_r+0x1b4>
 8006120:	2301      	movs	r3, #1
 8006122:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006124:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006126:	eb07 0b03 	add.w	fp, r7, r3
 800612a:	f10b 0301 	add.w	r3, fp, #1
 800612e:	2b01      	cmp	r3, #1
 8006130:	9308      	str	r3, [sp, #32]
 8006132:	bfb8      	it	lt
 8006134:	2301      	movlt	r3, #1
 8006136:	e006      	b.n	8006146 <_dtoa_r+0x256>
 8006138:	2301      	movs	r3, #1
 800613a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800613c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800613e:	2b00      	cmp	r3, #0
 8006140:	dd28      	ble.n	8006194 <_dtoa_r+0x2a4>
 8006142:	469b      	mov	fp, r3
 8006144:	9308      	str	r3, [sp, #32]
 8006146:	2100      	movs	r1, #0
 8006148:	2204      	movs	r2, #4
 800614a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800614e:	f102 0514 	add.w	r5, r2, #20
 8006152:	429d      	cmp	r5, r3
 8006154:	d926      	bls.n	80061a4 <_dtoa_r+0x2b4>
 8006156:	6041      	str	r1, [r0, #4]
 8006158:	4648      	mov	r0, r9
 800615a:	f000 fd9b 	bl	8006c94 <_Balloc>
 800615e:	4682      	mov	sl, r0
 8006160:	2800      	cmp	r0, #0
 8006162:	d143      	bne.n	80061ec <_dtoa_r+0x2fc>
 8006164:	4602      	mov	r2, r0
 8006166:	f240 11af 	movw	r1, #431	@ 0x1af
 800616a:	4b1f      	ldr	r3, [pc, #124]	@ (80061e8 <_dtoa_r+0x2f8>)
 800616c:	e6d4      	b.n	8005f18 <_dtoa_r+0x28>
 800616e:	2300      	movs	r3, #0
 8006170:	e7e3      	b.n	800613a <_dtoa_r+0x24a>
 8006172:	2300      	movs	r3, #0
 8006174:	e7d5      	b.n	8006122 <_dtoa_r+0x232>
 8006176:	2401      	movs	r4, #1
 8006178:	2300      	movs	r3, #0
 800617a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800617c:	9320      	str	r3, [sp, #128]	@ 0x80
 800617e:	f04f 3bff 	mov.w	fp, #4294967295
 8006182:	2200      	movs	r2, #0
 8006184:	2312      	movs	r3, #18
 8006186:	f8cd b020 	str.w	fp, [sp, #32]
 800618a:	9221      	str	r2, [sp, #132]	@ 0x84
 800618c:	e7db      	b.n	8006146 <_dtoa_r+0x256>
 800618e:	2301      	movs	r3, #1
 8006190:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006192:	e7f4      	b.n	800617e <_dtoa_r+0x28e>
 8006194:	f04f 0b01 	mov.w	fp, #1
 8006198:	465b      	mov	r3, fp
 800619a:	f8cd b020 	str.w	fp, [sp, #32]
 800619e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80061a2:	e7d0      	b.n	8006146 <_dtoa_r+0x256>
 80061a4:	3101      	adds	r1, #1
 80061a6:	0052      	lsls	r2, r2, #1
 80061a8:	e7d1      	b.n	800614e <_dtoa_r+0x25e>
 80061aa:	bf00      	nop
 80061ac:	f3af 8000 	nop.w
 80061b0:	636f4361 	.word	0x636f4361
 80061b4:	3fd287a7 	.word	0x3fd287a7
 80061b8:	8b60c8b3 	.word	0x8b60c8b3
 80061bc:	3fc68a28 	.word	0x3fc68a28
 80061c0:	509f79fb 	.word	0x509f79fb
 80061c4:	3fd34413 	.word	0x3fd34413
 80061c8:	080099f7 	.word	0x080099f7
 80061cc:	08009a0e 	.word	0x08009a0e
 80061d0:	7ff00000 	.word	0x7ff00000
 80061d4:	080099f3 	.word	0x080099f3
 80061d8:	0800998b 	.word	0x0800998b
 80061dc:	0800998a 	.word	0x0800998a
 80061e0:	3ff80000 	.word	0x3ff80000
 80061e4:	08009b20 	.word	0x08009b20
 80061e8:	08009a66 	.word	0x08009a66
 80061ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80061f0:	6018      	str	r0, [r3, #0]
 80061f2:	9b08      	ldr	r3, [sp, #32]
 80061f4:	2b0e      	cmp	r3, #14
 80061f6:	f200 80a1 	bhi.w	800633c <_dtoa_r+0x44c>
 80061fa:	2c00      	cmp	r4, #0
 80061fc:	f000 809e 	beq.w	800633c <_dtoa_r+0x44c>
 8006200:	2f00      	cmp	r7, #0
 8006202:	dd33      	ble.n	800626c <_dtoa_r+0x37c>
 8006204:	4b9c      	ldr	r3, [pc, #624]	@ (8006478 <_dtoa_r+0x588>)
 8006206:	f007 020f 	and.w	r2, r7, #15
 800620a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800620e:	05f8      	lsls	r0, r7, #23
 8006210:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006214:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006218:	ea4f 1427 	mov.w	r4, r7, asr #4
 800621c:	d516      	bpl.n	800624c <_dtoa_r+0x35c>
 800621e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006222:	4b96      	ldr	r3, [pc, #600]	@ (800647c <_dtoa_r+0x58c>)
 8006224:	2603      	movs	r6, #3
 8006226:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800622a:	f7fa fa7f 	bl	800072c <__aeabi_ddiv>
 800622e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006232:	f004 040f 	and.w	r4, r4, #15
 8006236:	4d91      	ldr	r5, [pc, #580]	@ (800647c <_dtoa_r+0x58c>)
 8006238:	b954      	cbnz	r4, 8006250 <_dtoa_r+0x360>
 800623a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800623e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006242:	f7fa fa73 	bl	800072c <__aeabi_ddiv>
 8006246:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800624a:	e028      	b.n	800629e <_dtoa_r+0x3ae>
 800624c:	2602      	movs	r6, #2
 800624e:	e7f2      	b.n	8006236 <_dtoa_r+0x346>
 8006250:	07e1      	lsls	r1, r4, #31
 8006252:	d508      	bpl.n	8006266 <_dtoa_r+0x376>
 8006254:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006258:	e9d5 2300 	ldrd	r2, r3, [r5]
 800625c:	f7fa f93c 	bl	80004d8 <__aeabi_dmul>
 8006260:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006264:	3601      	adds	r6, #1
 8006266:	1064      	asrs	r4, r4, #1
 8006268:	3508      	adds	r5, #8
 800626a:	e7e5      	b.n	8006238 <_dtoa_r+0x348>
 800626c:	f000 80af 	beq.w	80063ce <_dtoa_r+0x4de>
 8006270:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006274:	427c      	negs	r4, r7
 8006276:	4b80      	ldr	r3, [pc, #512]	@ (8006478 <_dtoa_r+0x588>)
 8006278:	f004 020f 	and.w	r2, r4, #15
 800627c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006284:	f7fa f928 	bl	80004d8 <__aeabi_dmul>
 8006288:	2602      	movs	r6, #2
 800628a:	2300      	movs	r3, #0
 800628c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006290:	4d7a      	ldr	r5, [pc, #488]	@ (800647c <_dtoa_r+0x58c>)
 8006292:	1124      	asrs	r4, r4, #4
 8006294:	2c00      	cmp	r4, #0
 8006296:	f040 808f 	bne.w	80063b8 <_dtoa_r+0x4c8>
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1d3      	bne.n	8006246 <_dtoa_r+0x356>
 800629e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80062a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 8094 	beq.w	80063d2 <_dtoa_r+0x4e2>
 80062aa:	2200      	movs	r2, #0
 80062ac:	4620      	mov	r0, r4
 80062ae:	4629      	mov	r1, r5
 80062b0:	4b73      	ldr	r3, [pc, #460]	@ (8006480 <_dtoa_r+0x590>)
 80062b2:	f7fa fb83 	bl	80009bc <__aeabi_dcmplt>
 80062b6:	2800      	cmp	r0, #0
 80062b8:	f000 808b 	beq.w	80063d2 <_dtoa_r+0x4e2>
 80062bc:	9b08      	ldr	r3, [sp, #32]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	f000 8087 	beq.w	80063d2 <_dtoa_r+0x4e2>
 80062c4:	f1bb 0f00 	cmp.w	fp, #0
 80062c8:	dd34      	ble.n	8006334 <_dtoa_r+0x444>
 80062ca:	4620      	mov	r0, r4
 80062cc:	2200      	movs	r2, #0
 80062ce:	4629      	mov	r1, r5
 80062d0:	4b6c      	ldr	r3, [pc, #432]	@ (8006484 <_dtoa_r+0x594>)
 80062d2:	f7fa f901 	bl	80004d8 <__aeabi_dmul>
 80062d6:	465c      	mov	r4, fp
 80062d8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80062dc:	f107 38ff 	add.w	r8, r7, #4294967295
 80062e0:	3601      	adds	r6, #1
 80062e2:	4630      	mov	r0, r6
 80062e4:	f7fa f88e 	bl	8000404 <__aeabi_i2d>
 80062e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062ec:	f7fa f8f4 	bl	80004d8 <__aeabi_dmul>
 80062f0:	2200      	movs	r2, #0
 80062f2:	4b65      	ldr	r3, [pc, #404]	@ (8006488 <_dtoa_r+0x598>)
 80062f4:	f7f9 ff3a 	bl	800016c <__adddf3>
 80062f8:	4605      	mov	r5, r0
 80062fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80062fe:	2c00      	cmp	r4, #0
 8006300:	d16a      	bne.n	80063d8 <_dtoa_r+0x4e8>
 8006302:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006306:	2200      	movs	r2, #0
 8006308:	4b60      	ldr	r3, [pc, #384]	@ (800648c <_dtoa_r+0x59c>)
 800630a:	f7f9 ff2d 	bl	8000168 <__aeabi_dsub>
 800630e:	4602      	mov	r2, r0
 8006310:	460b      	mov	r3, r1
 8006312:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006316:	462a      	mov	r2, r5
 8006318:	4633      	mov	r3, r6
 800631a:	f7fa fb6d 	bl	80009f8 <__aeabi_dcmpgt>
 800631e:	2800      	cmp	r0, #0
 8006320:	f040 8298 	bne.w	8006854 <_dtoa_r+0x964>
 8006324:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006328:	462a      	mov	r2, r5
 800632a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800632e:	f7fa fb45 	bl	80009bc <__aeabi_dcmplt>
 8006332:	bb38      	cbnz	r0, 8006384 <_dtoa_r+0x494>
 8006334:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006338:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800633c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800633e:	2b00      	cmp	r3, #0
 8006340:	f2c0 8157 	blt.w	80065f2 <_dtoa_r+0x702>
 8006344:	2f0e      	cmp	r7, #14
 8006346:	f300 8154 	bgt.w	80065f2 <_dtoa_r+0x702>
 800634a:	4b4b      	ldr	r3, [pc, #300]	@ (8006478 <_dtoa_r+0x588>)
 800634c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006350:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006354:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006358:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800635a:	2b00      	cmp	r3, #0
 800635c:	f280 80e5 	bge.w	800652a <_dtoa_r+0x63a>
 8006360:	9b08      	ldr	r3, [sp, #32]
 8006362:	2b00      	cmp	r3, #0
 8006364:	f300 80e1 	bgt.w	800652a <_dtoa_r+0x63a>
 8006368:	d10c      	bne.n	8006384 <_dtoa_r+0x494>
 800636a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800636e:	2200      	movs	r2, #0
 8006370:	4b46      	ldr	r3, [pc, #280]	@ (800648c <_dtoa_r+0x59c>)
 8006372:	f7fa f8b1 	bl	80004d8 <__aeabi_dmul>
 8006376:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800637a:	f7fa fb33 	bl	80009e4 <__aeabi_dcmpge>
 800637e:	2800      	cmp	r0, #0
 8006380:	f000 8266 	beq.w	8006850 <_dtoa_r+0x960>
 8006384:	2400      	movs	r4, #0
 8006386:	4625      	mov	r5, r4
 8006388:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800638a:	4656      	mov	r6, sl
 800638c:	ea6f 0803 	mvn.w	r8, r3
 8006390:	2700      	movs	r7, #0
 8006392:	4621      	mov	r1, r4
 8006394:	4648      	mov	r0, r9
 8006396:	f000 fcbd 	bl	8006d14 <_Bfree>
 800639a:	2d00      	cmp	r5, #0
 800639c:	f000 80bd 	beq.w	800651a <_dtoa_r+0x62a>
 80063a0:	b12f      	cbz	r7, 80063ae <_dtoa_r+0x4be>
 80063a2:	42af      	cmp	r7, r5
 80063a4:	d003      	beq.n	80063ae <_dtoa_r+0x4be>
 80063a6:	4639      	mov	r1, r7
 80063a8:	4648      	mov	r0, r9
 80063aa:	f000 fcb3 	bl	8006d14 <_Bfree>
 80063ae:	4629      	mov	r1, r5
 80063b0:	4648      	mov	r0, r9
 80063b2:	f000 fcaf 	bl	8006d14 <_Bfree>
 80063b6:	e0b0      	b.n	800651a <_dtoa_r+0x62a>
 80063b8:	07e2      	lsls	r2, r4, #31
 80063ba:	d505      	bpl.n	80063c8 <_dtoa_r+0x4d8>
 80063bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80063c0:	f7fa f88a 	bl	80004d8 <__aeabi_dmul>
 80063c4:	2301      	movs	r3, #1
 80063c6:	3601      	adds	r6, #1
 80063c8:	1064      	asrs	r4, r4, #1
 80063ca:	3508      	adds	r5, #8
 80063cc:	e762      	b.n	8006294 <_dtoa_r+0x3a4>
 80063ce:	2602      	movs	r6, #2
 80063d0:	e765      	b.n	800629e <_dtoa_r+0x3ae>
 80063d2:	46b8      	mov	r8, r7
 80063d4:	9c08      	ldr	r4, [sp, #32]
 80063d6:	e784      	b.n	80062e2 <_dtoa_r+0x3f2>
 80063d8:	4b27      	ldr	r3, [pc, #156]	@ (8006478 <_dtoa_r+0x588>)
 80063da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80063e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063e4:	4454      	add	r4, sl
 80063e6:	2900      	cmp	r1, #0
 80063e8:	d054      	beq.n	8006494 <_dtoa_r+0x5a4>
 80063ea:	2000      	movs	r0, #0
 80063ec:	4928      	ldr	r1, [pc, #160]	@ (8006490 <_dtoa_r+0x5a0>)
 80063ee:	f7fa f99d 	bl	800072c <__aeabi_ddiv>
 80063f2:	4633      	mov	r3, r6
 80063f4:	462a      	mov	r2, r5
 80063f6:	f7f9 feb7 	bl	8000168 <__aeabi_dsub>
 80063fa:	4656      	mov	r6, sl
 80063fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006400:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006404:	f7fa fb18 	bl	8000a38 <__aeabi_d2iz>
 8006408:	4605      	mov	r5, r0
 800640a:	f7f9 fffb 	bl	8000404 <__aeabi_i2d>
 800640e:	4602      	mov	r2, r0
 8006410:	460b      	mov	r3, r1
 8006412:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006416:	f7f9 fea7 	bl	8000168 <__aeabi_dsub>
 800641a:	4602      	mov	r2, r0
 800641c:	460b      	mov	r3, r1
 800641e:	3530      	adds	r5, #48	@ 0x30
 8006420:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006424:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006428:	f806 5b01 	strb.w	r5, [r6], #1
 800642c:	f7fa fac6 	bl	80009bc <__aeabi_dcmplt>
 8006430:	2800      	cmp	r0, #0
 8006432:	d172      	bne.n	800651a <_dtoa_r+0x62a>
 8006434:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006438:	2000      	movs	r0, #0
 800643a:	4911      	ldr	r1, [pc, #68]	@ (8006480 <_dtoa_r+0x590>)
 800643c:	f7f9 fe94 	bl	8000168 <__aeabi_dsub>
 8006440:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006444:	f7fa faba 	bl	80009bc <__aeabi_dcmplt>
 8006448:	2800      	cmp	r0, #0
 800644a:	f040 80b4 	bne.w	80065b6 <_dtoa_r+0x6c6>
 800644e:	42a6      	cmp	r6, r4
 8006450:	f43f af70 	beq.w	8006334 <_dtoa_r+0x444>
 8006454:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006458:	2200      	movs	r2, #0
 800645a:	4b0a      	ldr	r3, [pc, #40]	@ (8006484 <_dtoa_r+0x594>)
 800645c:	f7fa f83c 	bl	80004d8 <__aeabi_dmul>
 8006460:	2200      	movs	r2, #0
 8006462:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006466:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800646a:	4b06      	ldr	r3, [pc, #24]	@ (8006484 <_dtoa_r+0x594>)
 800646c:	f7fa f834 	bl	80004d8 <__aeabi_dmul>
 8006470:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006474:	e7c4      	b.n	8006400 <_dtoa_r+0x510>
 8006476:	bf00      	nop
 8006478:	08009b20 	.word	0x08009b20
 800647c:	08009af8 	.word	0x08009af8
 8006480:	3ff00000 	.word	0x3ff00000
 8006484:	40240000 	.word	0x40240000
 8006488:	401c0000 	.word	0x401c0000
 800648c:	40140000 	.word	0x40140000
 8006490:	3fe00000 	.word	0x3fe00000
 8006494:	4631      	mov	r1, r6
 8006496:	4628      	mov	r0, r5
 8006498:	f7fa f81e 	bl	80004d8 <__aeabi_dmul>
 800649c:	4656      	mov	r6, sl
 800649e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80064a2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80064a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064a8:	f7fa fac6 	bl	8000a38 <__aeabi_d2iz>
 80064ac:	4605      	mov	r5, r0
 80064ae:	f7f9 ffa9 	bl	8000404 <__aeabi_i2d>
 80064b2:	4602      	mov	r2, r0
 80064b4:	460b      	mov	r3, r1
 80064b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064ba:	f7f9 fe55 	bl	8000168 <__aeabi_dsub>
 80064be:	4602      	mov	r2, r0
 80064c0:	460b      	mov	r3, r1
 80064c2:	3530      	adds	r5, #48	@ 0x30
 80064c4:	f806 5b01 	strb.w	r5, [r6], #1
 80064c8:	42a6      	cmp	r6, r4
 80064ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80064ce:	f04f 0200 	mov.w	r2, #0
 80064d2:	d124      	bne.n	800651e <_dtoa_r+0x62e>
 80064d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80064d8:	4bae      	ldr	r3, [pc, #696]	@ (8006794 <_dtoa_r+0x8a4>)
 80064da:	f7f9 fe47 	bl	800016c <__adddf3>
 80064de:	4602      	mov	r2, r0
 80064e0:	460b      	mov	r3, r1
 80064e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064e6:	f7fa fa87 	bl	80009f8 <__aeabi_dcmpgt>
 80064ea:	2800      	cmp	r0, #0
 80064ec:	d163      	bne.n	80065b6 <_dtoa_r+0x6c6>
 80064ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80064f2:	2000      	movs	r0, #0
 80064f4:	49a7      	ldr	r1, [pc, #668]	@ (8006794 <_dtoa_r+0x8a4>)
 80064f6:	f7f9 fe37 	bl	8000168 <__aeabi_dsub>
 80064fa:	4602      	mov	r2, r0
 80064fc:	460b      	mov	r3, r1
 80064fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006502:	f7fa fa5b 	bl	80009bc <__aeabi_dcmplt>
 8006506:	2800      	cmp	r0, #0
 8006508:	f43f af14 	beq.w	8006334 <_dtoa_r+0x444>
 800650c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800650e:	1e73      	subs	r3, r6, #1
 8006510:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006512:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006516:	2b30      	cmp	r3, #48	@ 0x30
 8006518:	d0f8      	beq.n	800650c <_dtoa_r+0x61c>
 800651a:	4647      	mov	r7, r8
 800651c:	e03b      	b.n	8006596 <_dtoa_r+0x6a6>
 800651e:	4b9e      	ldr	r3, [pc, #632]	@ (8006798 <_dtoa_r+0x8a8>)
 8006520:	f7f9 ffda 	bl	80004d8 <__aeabi_dmul>
 8006524:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006528:	e7bc      	b.n	80064a4 <_dtoa_r+0x5b4>
 800652a:	4656      	mov	r6, sl
 800652c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006530:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006534:	4620      	mov	r0, r4
 8006536:	4629      	mov	r1, r5
 8006538:	f7fa f8f8 	bl	800072c <__aeabi_ddiv>
 800653c:	f7fa fa7c 	bl	8000a38 <__aeabi_d2iz>
 8006540:	4680      	mov	r8, r0
 8006542:	f7f9 ff5f 	bl	8000404 <__aeabi_i2d>
 8006546:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800654a:	f7f9 ffc5 	bl	80004d8 <__aeabi_dmul>
 800654e:	4602      	mov	r2, r0
 8006550:	460b      	mov	r3, r1
 8006552:	4620      	mov	r0, r4
 8006554:	4629      	mov	r1, r5
 8006556:	f7f9 fe07 	bl	8000168 <__aeabi_dsub>
 800655a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800655e:	9d08      	ldr	r5, [sp, #32]
 8006560:	f806 4b01 	strb.w	r4, [r6], #1
 8006564:	eba6 040a 	sub.w	r4, r6, sl
 8006568:	42a5      	cmp	r5, r4
 800656a:	4602      	mov	r2, r0
 800656c:	460b      	mov	r3, r1
 800656e:	d133      	bne.n	80065d8 <_dtoa_r+0x6e8>
 8006570:	f7f9 fdfc 	bl	800016c <__adddf3>
 8006574:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006578:	4604      	mov	r4, r0
 800657a:	460d      	mov	r5, r1
 800657c:	f7fa fa3c 	bl	80009f8 <__aeabi_dcmpgt>
 8006580:	b9c0      	cbnz	r0, 80065b4 <_dtoa_r+0x6c4>
 8006582:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006586:	4620      	mov	r0, r4
 8006588:	4629      	mov	r1, r5
 800658a:	f7fa fa0d 	bl	80009a8 <__aeabi_dcmpeq>
 800658e:	b110      	cbz	r0, 8006596 <_dtoa_r+0x6a6>
 8006590:	f018 0f01 	tst.w	r8, #1
 8006594:	d10e      	bne.n	80065b4 <_dtoa_r+0x6c4>
 8006596:	4648      	mov	r0, r9
 8006598:	9903      	ldr	r1, [sp, #12]
 800659a:	f000 fbbb 	bl	8006d14 <_Bfree>
 800659e:	2300      	movs	r3, #0
 80065a0:	7033      	strb	r3, [r6, #0]
 80065a2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80065a4:	3701      	adds	r7, #1
 80065a6:	601f      	str	r7, [r3, #0]
 80065a8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	f000 824b 	beq.w	8006a46 <_dtoa_r+0xb56>
 80065b0:	601e      	str	r6, [r3, #0]
 80065b2:	e248      	b.n	8006a46 <_dtoa_r+0xb56>
 80065b4:	46b8      	mov	r8, r7
 80065b6:	4633      	mov	r3, r6
 80065b8:	461e      	mov	r6, r3
 80065ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065be:	2a39      	cmp	r2, #57	@ 0x39
 80065c0:	d106      	bne.n	80065d0 <_dtoa_r+0x6e0>
 80065c2:	459a      	cmp	sl, r3
 80065c4:	d1f8      	bne.n	80065b8 <_dtoa_r+0x6c8>
 80065c6:	2230      	movs	r2, #48	@ 0x30
 80065c8:	f108 0801 	add.w	r8, r8, #1
 80065cc:	f88a 2000 	strb.w	r2, [sl]
 80065d0:	781a      	ldrb	r2, [r3, #0]
 80065d2:	3201      	adds	r2, #1
 80065d4:	701a      	strb	r2, [r3, #0]
 80065d6:	e7a0      	b.n	800651a <_dtoa_r+0x62a>
 80065d8:	2200      	movs	r2, #0
 80065da:	4b6f      	ldr	r3, [pc, #444]	@ (8006798 <_dtoa_r+0x8a8>)
 80065dc:	f7f9 ff7c 	bl	80004d8 <__aeabi_dmul>
 80065e0:	2200      	movs	r2, #0
 80065e2:	2300      	movs	r3, #0
 80065e4:	4604      	mov	r4, r0
 80065e6:	460d      	mov	r5, r1
 80065e8:	f7fa f9de 	bl	80009a8 <__aeabi_dcmpeq>
 80065ec:	2800      	cmp	r0, #0
 80065ee:	d09f      	beq.n	8006530 <_dtoa_r+0x640>
 80065f0:	e7d1      	b.n	8006596 <_dtoa_r+0x6a6>
 80065f2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80065f4:	2a00      	cmp	r2, #0
 80065f6:	f000 80ea 	beq.w	80067ce <_dtoa_r+0x8de>
 80065fa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80065fc:	2a01      	cmp	r2, #1
 80065fe:	f300 80cd 	bgt.w	800679c <_dtoa_r+0x8ac>
 8006602:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006604:	2a00      	cmp	r2, #0
 8006606:	f000 80c1 	beq.w	800678c <_dtoa_r+0x89c>
 800660a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800660e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006610:	9e04      	ldr	r6, [sp, #16]
 8006612:	9a04      	ldr	r2, [sp, #16]
 8006614:	2101      	movs	r1, #1
 8006616:	441a      	add	r2, r3
 8006618:	9204      	str	r2, [sp, #16]
 800661a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800661c:	4648      	mov	r0, r9
 800661e:	441a      	add	r2, r3
 8006620:	9209      	str	r2, [sp, #36]	@ 0x24
 8006622:	f000 fc2b 	bl	8006e7c <__i2b>
 8006626:	4605      	mov	r5, r0
 8006628:	b166      	cbz	r6, 8006644 <_dtoa_r+0x754>
 800662a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800662c:	2b00      	cmp	r3, #0
 800662e:	dd09      	ble.n	8006644 <_dtoa_r+0x754>
 8006630:	42b3      	cmp	r3, r6
 8006632:	bfa8      	it	ge
 8006634:	4633      	movge	r3, r6
 8006636:	9a04      	ldr	r2, [sp, #16]
 8006638:	1af6      	subs	r6, r6, r3
 800663a:	1ad2      	subs	r2, r2, r3
 800663c:	9204      	str	r2, [sp, #16]
 800663e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	9309      	str	r3, [sp, #36]	@ 0x24
 8006644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006646:	b30b      	cbz	r3, 800668c <_dtoa_r+0x79c>
 8006648:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800664a:	2b00      	cmp	r3, #0
 800664c:	f000 80c6 	beq.w	80067dc <_dtoa_r+0x8ec>
 8006650:	2c00      	cmp	r4, #0
 8006652:	f000 80c0 	beq.w	80067d6 <_dtoa_r+0x8e6>
 8006656:	4629      	mov	r1, r5
 8006658:	4622      	mov	r2, r4
 800665a:	4648      	mov	r0, r9
 800665c:	f000 fcc6 	bl	8006fec <__pow5mult>
 8006660:	9a03      	ldr	r2, [sp, #12]
 8006662:	4601      	mov	r1, r0
 8006664:	4605      	mov	r5, r0
 8006666:	4648      	mov	r0, r9
 8006668:	f000 fc1e 	bl	8006ea8 <__multiply>
 800666c:	9903      	ldr	r1, [sp, #12]
 800666e:	4680      	mov	r8, r0
 8006670:	4648      	mov	r0, r9
 8006672:	f000 fb4f 	bl	8006d14 <_Bfree>
 8006676:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006678:	1b1b      	subs	r3, r3, r4
 800667a:	930a      	str	r3, [sp, #40]	@ 0x28
 800667c:	f000 80b1 	beq.w	80067e2 <_dtoa_r+0x8f2>
 8006680:	4641      	mov	r1, r8
 8006682:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006684:	4648      	mov	r0, r9
 8006686:	f000 fcb1 	bl	8006fec <__pow5mult>
 800668a:	9003      	str	r0, [sp, #12]
 800668c:	2101      	movs	r1, #1
 800668e:	4648      	mov	r0, r9
 8006690:	f000 fbf4 	bl	8006e7c <__i2b>
 8006694:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006696:	4604      	mov	r4, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	f000 81d8 	beq.w	8006a4e <_dtoa_r+0xb5e>
 800669e:	461a      	mov	r2, r3
 80066a0:	4601      	mov	r1, r0
 80066a2:	4648      	mov	r0, r9
 80066a4:	f000 fca2 	bl	8006fec <__pow5mult>
 80066a8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066aa:	4604      	mov	r4, r0
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	f300 809f 	bgt.w	80067f0 <_dtoa_r+0x900>
 80066b2:	9b06      	ldr	r3, [sp, #24]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	f040 8097 	bne.w	80067e8 <_dtoa_r+0x8f8>
 80066ba:	9b07      	ldr	r3, [sp, #28]
 80066bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f040 8093 	bne.w	80067ec <_dtoa_r+0x8fc>
 80066c6:	9b07      	ldr	r3, [sp, #28]
 80066c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80066cc:	0d1b      	lsrs	r3, r3, #20
 80066ce:	051b      	lsls	r3, r3, #20
 80066d0:	b133      	cbz	r3, 80066e0 <_dtoa_r+0x7f0>
 80066d2:	9b04      	ldr	r3, [sp, #16]
 80066d4:	3301      	adds	r3, #1
 80066d6:	9304      	str	r3, [sp, #16]
 80066d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066da:	3301      	adds	r3, #1
 80066dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80066de:	2301      	movs	r3, #1
 80066e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80066e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f000 81b8 	beq.w	8006a5a <_dtoa_r+0xb6a>
 80066ea:	6923      	ldr	r3, [r4, #16]
 80066ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066f0:	6918      	ldr	r0, [r3, #16]
 80066f2:	f000 fb77 	bl	8006de4 <__hi0bits>
 80066f6:	f1c0 0020 	rsb	r0, r0, #32
 80066fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066fc:	4418      	add	r0, r3
 80066fe:	f010 001f 	ands.w	r0, r0, #31
 8006702:	f000 8082 	beq.w	800680a <_dtoa_r+0x91a>
 8006706:	f1c0 0320 	rsb	r3, r0, #32
 800670a:	2b04      	cmp	r3, #4
 800670c:	dd73      	ble.n	80067f6 <_dtoa_r+0x906>
 800670e:	9b04      	ldr	r3, [sp, #16]
 8006710:	f1c0 001c 	rsb	r0, r0, #28
 8006714:	4403      	add	r3, r0
 8006716:	9304      	str	r3, [sp, #16]
 8006718:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800671a:	4406      	add	r6, r0
 800671c:	4403      	add	r3, r0
 800671e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006720:	9b04      	ldr	r3, [sp, #16]
 8006722:	2b00      	cmp	r3, #0
 8006724:	dd05      	ble.n	8006732 <_dtoa_r+0x842>
 8006726:	461a      	mov	r2, r3
 8006728:	4648      	mov	r0, r9
 800672a:	9903      	ldr	r1, [sp, #12]
 800672c:	f000 fcb8 	bl	80070a0 <__lshift>
 8006730:	9003      	str	r0, [sp, #12]
 8006732:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006734:	2b00      	cmp	r3, #0
 8006736:	dd05      	ble.n	8006744 <_dtoa_r+0x854>
 8006738:	4621      	mov	r1, r4
 800673a:	461a      	mov	r2, r3
 800673c:	4648      	mov	r0, r9
 800673e:	f000 fcaf 	bl	80070a0 <__lshift>
 8006742:	4604      	mov	r4, r0
 8006744:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006746:	2b00      	cmp	r3, #0
 8006748:	d061      	beq.n	800680e <_dtoa_r+0x91e>
 800674a:	4621      	mov	r1, r4
 800674c:	9803      	ldr	r0, [sp, #12]
 800674e:	f000 fd13 	bl	8007178 <__mcmp>
 8006752:	2800      	cmp	r0, #0
 8006754:	da5b      	bge.n	800680e <_dtoa_r+0x91e>
 8006756:	2300      	movs	r3, #0
 8006758:	220a      	movs	r2, #10
 800675a:	4648      	mov	r0, r9
 800675c:	9903      	ldr	r1, [sp, #12]
 800675e:	f000 fafb 	bl	8006d58 <__multadd>
 8006762:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006764:	f107 38ff 	add.w	r8, r7, #4294967295
 8006768:	9003      	str	r0, [sp, #12]
 800676a:	2b00      	cmp	r3, #0
 800676c:	f000 8177 	beq.w	8006a5e <_dtoa_r+0xb6e>
 8006770:	4629      	mov	r1, r5
 8006772:	2300      	movs	r3, #0
 8006774:	220a      	movs	r2, #10
 8006776:	4648      	mov	r0, r9
 8006778:	f000 faee 	bl	8006d58 <__multadd>
 800677c:	f1bb 0f00 	cmp.w	fp, #0
 8006780:	4605      	mov	r5, r0
 8006782:	dc6f      	bgt.n	8006864 <_dtoa_r+0x974>
 8006784:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006786:	2b02      	cmp	r3, #2
 8006788:	dc49      	bgt.n	800681e <_dtoa_r+0x92e>
 800678a:	e06b      	b.n	8006864 <_dtoa_r+0x974>
 800678c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800678e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006792:	e73c      	b.n	800660e <_dtoa_r+0x71e>
 8006794:	3fe00000 	.word	0x3fe00000
 8006798:	40240000 	.word	0x40240000
 800679c:	9b08      	ldr	r3, [sp, #32]
 800679e:	1e5c      	subs	r4, r3, #1
 80067a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067a2:	42a3      	cmp	r3, r4
 80067a4:	db09      	blt.n	80067ba <_dtoa_r+0x8ca>
 80067a6:	1b1c      	subs	r4, r3, r4
 80067a8:	9b08      	ldr	r3, [sp, #32]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	f6bf af30 	bge.w	8006610 <_dtoa_r+0x720>
 80067b0:	9b04      	ldr	r3, [sp, #16]
 80067b2:	9a08      	ldr	r2, [sp, #32]
 80067b4:	1a9e      	subs	r6, r3, r2
 80067b6:	2300      	movs	r3, #0
 80067b8:	e72b      	b.n	8006612 <_dtoa_r+0x722>
 80067ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80067be:	1ae3      	subs	r3, r4, r3
 80067c0:	441a      	add	r2, r3
 80067c2:	940a      	str	r4, [sp, #40]	@ 0x28
 80067c4:	9e04      	ldr	r6, [sp, #16]
 80067c6:	2400      	movs	r4, #0
 80067c8:	9b08      	ldr	r3, [sp, #32]
 80067ca:	920e      	str	r2, [sp, #56]	@ 0x38
 80067cc:	e721      	b.n	8006612 <_dtoa_r+0x722>
 80067ce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80067d0:	9e04      	ldr	r6, [sp, #16]
 80067d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80067d4:	e728      	b.n	8006628 <_dtoa_r+0x738>
 80067d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80067da:	e751      	b.n	8006680 <_dtoa_r+0x790>
 80067dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067de:	9903      	ldr	r1, [sp, #12]
 80067e0:	e750      	b.n	8006684 <_dtoa_r+0x794>
 80067e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80067e6:	e751      	b.n	800668c <_dtoa_r+0x79c>
 80067e8:	2300      	movs	r3, #0
 80067ea:	e779      	b.n	80066e0 <_dtoa_r+0x7f0>
 80067ec:	9b06      	ldr	r3, [sp, #24]
 80067ee:	e777      	b.n	80066e0 <_dtoa_r+0x7f0>
 80067f0:	2300      	movs	r3, #0
 80067f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80067f4:	e779      	b.n	80066ea <_dtoa_r+0x7fa>
 80067f6:	d093      	beq.n	8006720 <_dtoa_r+0x830>
 80067f8:	9a04      	ldr	r2, [sp, #16]
 80067fa:	331c      	adds	r3, #28
 80067fc:	441a      	add	r2, r3
 80067fe:	9204      	str	r2, [sp, #16]
 8006800:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006802:	441e      	add	r6, r3
 8006804:	441a      	add	r2, r3
 8006806:	9209      	str	r2, [sp, #36]	@ 0x24
 8006808:	e78a      	b.n	8006720 <_dtoa_r+0x830>
 800680a:	4603      	mov	r3, r0
 800680c:	e7f4      	b.n	80067f8 <_dtoa_r+0x908>
 800680e:	9b08      	ldr	r3, [sp, #32]
 8006810:	46b8      	mov	r8, r7
 8006812:	2b00      	cmp	r3, #0
 8006814:	dc20      	bgt.n	8006858 <_dtoa_r+0x968>
 8006816:	469b      	mov	fp, r3
 8006818:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800681a:	2b02      	cmp	r3, #2
 800681c:	dd1e      	ble.n	800685c <_dtoa_r+0x96c>
 800681e:	f1bb 0f00 	cmp.w	fp, #0
 8006822:	f47f adb1 	bne.w	8006388 <_dtoa_r+0x498>
 8006826:	4621      	mov	r1, r4
 8006828:	465b      	mov	r3, fp
 800682a:	2205      	movs	r2, #5
 800682c:	4648      	mov	r0, r9
 800682e:	f000 fa93 	bl	8006d58 <__multadd>
 8006832:	4601      	mov	r1, r0
 8006834:	4604      	mov	r4, r0
 8006836:	9803      	ldr	r0, [sp, #12]
 8006838:	f000 fc9e 	bl	8007178 <__mcmp>
 800683c:	2800      	cmp	r0, #0
 800683e:	f77f ada3 	ble.w	8006388 <_dtoa_r+0x498>
 8006842:	4656      	mov	r6, sl
 8006844:	2331      	movs	r3, #49	@ 0x31
 8006846:	f108 0801 	add.w	r8, r8, #1
 800684a:	f806 3b01 	strb.w	r3, [r6], #1
 800684e:	e59f      	b.n	8006390 <_dtoa_r+0x4a0>
 8006850:	46b8      	mov	r8, r7
 8006852:	9c08      	ldr	r4, [sp, #32]
 8006854:	4625      	mov	r5, r4
 8006856:	e7f4      	b.n	8006842 <_dtoa_r+0x952>
 8006858:	f8dd b020 	ldr.w	fp, [sp, #32]
 800685c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800685e:	2b00      	cmp	r3, #0
 8006860:	f000 8101 	beq.w	8006a66 <_dtoa_r+0xb76>
 8006864:	2e00      	cmp	r6, #0
 8006866:	dd05      	ble.n	8006874 <_dtoa_r+0x984>
 8006868:	4629      	mov	r1, r5
 800686a:	4632      	mov	r2, r6
 800686c:	4648      	mov	r0, r9
 800686e:	f000 fc17 	bl	80070a0 <__lshift>
 8006872:	4605      	mov	r5, r0
 8006874:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006876:	2b00      	cmp	r3, #0
 8006878:	d05c      	beq.n	8006934 <_dtoa_r+0xa44>
 800687a:	4648      	mov	r0, r9
 800687c:	6869      	ldr	r1, [r5, #4]
 800687e:	f000 fa09 	bl	8006c94 <_Balloc>
 8006882:	4606      	mov	r6, r0
 8006884:	b928      	cbnz	r0, 8006892 <_dtoa_r+0x9a2>
 8006886:	4602      	mov	r2, r0
 8006888:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800688c:	4b80      	ldr	r3, [pc, #512]	@ (8006a90 <_dtoa_r+0xba0>)
 800688e:	f7ff bb43 	b.w	8005f18 <_dtoa_r+0x28>
 8006892:	692a      	ldr	r2, [r5, #16]
 8006894:	f105 010c 	add.w	r1, r5, #12
 8006898:	3202      	adds	r2, #2
 800689a:	0092      	lsls	r2, r2, #2
 800689c:	300c      	adds	r0, #12
 800689e:	f000 ffaf 	bl	8007800 <memcpy>
 80068a2:	2201      	movs	r2, #1
 80068a4:	4631      	mov	r1, r6
 80068a6:	4648      	mov	r0, r9
 80068a8:	f000 fbfa 	bl	80070a0 <__lshift>
 80068ac:	462f      	mov	r7, r5
 80068ae:	4605      	mov	r5, r0
 80068b0:	f10a 0301 	add.w	r3, sl, #1
 80068b4:	9304      	str	r3, [sp, #16]
 80068b6:	eb0a 030b 	add.w	r3, sl, fp
 80068ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80068bc:	9b06      	ldr	r3, [sp, #24]
 80068be:	f003 0301 	and.w	r3, r3, #1
 80068c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80068c4:	9b04      	ldr	r3, [sp, #16]
 80068c6:	4621      	mov	r1, r4
 80068c8:	9803      	ldr	r0, [sp, #12]
 80068ca:	f103 3bff 	add.w	fp, r3, #4294967295
 80068ce:	f7ff fa87 	bl	8005de0 <quorem>
 80068d2:	4603      	mov	r3, r0
 80068d4:	4639      	mov	r1, r7
 80068d6:	3330      	adds	r3, #48	@ 0x30
 80068d8:	9006      	str	r0, [sp, #24]
 80068da:	9803      	ldr	r0, [sp, #12]
 80068dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80068de:	f000 fc4b 	bl	8007178 <__mcmp>
 80068e2:	462a      	mov	r2, r5
 80068e4:	9008      	str	r0, [sp, #32]
 80068e6:	4621      	mov	r1, r4
 80068e8:	4648      	mov	r0, r9
 80068ea:	f000 fc61 	bl	80071b0 <__mdiff>
 80068ee:	68c2      	ldr	r2, [r0, #12]
 80068f0:	4606      	mov	r6, r0
 80068f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068f4:	bb02      	cbnz	r2, 8006938 <_dtoa_r+0xa48>
 80068f6:	4601      	mov	r1, r0
 80068f8:	9803      	ldr	r0, [sp, #12]
 80068fa:	f000 fc3d 	bl	8007178 <__mcmp>
 80068fe:	4602      	mov	r2, r0
 8006900:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006902:	4631      	mov	r1, r6
 8006904:	4648      	mov	r0, r9
 8006906:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800690a:	f000 fa03 	bl	8006d14 <_Bfree>
 800690e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006910:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006912:	9e04      	ldr	r6, [sp, #16]
 8006914:	ea42 0103 	orr.w	r1, r2, r3
 8006918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800691a:	4319      	orrs	r1, r3
 800691c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800691e:	d10d      	bne.n	800693c <_dtoa_r+0xa4c>
 8006920:	2b39      	cmp	r3, #57	@ 0x39
 8006922:	d027      	beq.n	8006974 <_dtoa_r+0xa84>
 8006924:	9a08      	ldr	r2, [sp, #32]
 8006926:	2a00      	cmp	r2, #0
 8006928:	dd01      	ble.n	800692e <_dtoa_r+0xa3e>
 800692a:	9b06      	ldr	r3, [sp, #24]
 800692c:	3331      	adds	r3, #49	@ 0x31
 800692e:	f88b 3000 	strb.w	r3, [fp]
 8006932:	e52e      	b.n	8006392 <_dtoa_r+0x4a2>
 8006934:	4628      	mov	r0, r5
 8006936:	e7b9      	b.n	80068ac <_dtoa_r+0x9bc>
 8006938:	2201      	movs	r2, #1
 800693a:	e7e2      	b.n	8006902 <_dtoa_r+0xa12>
 800693c:	9908      	ldr	r1, [sp, #32]
 800693e:	2900      	cmp	r1, #0
 8006940:	db04      	blt.n	800694c <_dtoa_r+0xa5c>
 8006942:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006944:	4301      	orrs	r1, r0
 8006946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006948:	4301      	orrs	r1, r0
 800694a:	d120      	bne.n	800698e <_dtoa_r+0xa9e>
 800694c:	2a00      	cmp	r2, #0
 800694e:	ddee      	ble.n	800692e <_dtoa_r+0xa3e>
 8006950:	2201      	movs	r2, #1
 8006952:	9903      	ldr	r1, [sp, #12]
 8006954:	4648      	mov	r0, r9
 8006956:	9304      	str	r3, [sp, #16]
 8006958:	f000 fba2 	bl	80070a0 <__lshift>
 800695c:	4621      	mov	r1, r4
 800695e:	9003      	str	r0, [sp, #12]
 8006960:	f000 fc0a 	bl	8007178 <__mcmp>
 8006964:	2800      	cmp	r0, #0
 8006966:	9b04      	ldr	r3, [sp, #16]
 8006968:	dc02      	bgt.n	8006970 <_dtoa_r+0xa80>
 800696a:	d1e0      	bne.n	800692e <_dtoa_r+0xa3e>
 800696c:	07da      	lsls	r2, r3, #31
 800696e:	d5de      	bpl.n	800692e <_dtoa_r+0xa3e>
 8006970:	2b39      	cmp	r3, #57	@ 0x39
 8006972:	d1da      	bne.n	800692a <_dtoa_r+0xa3a>
 8006974:	2339      	movs	r3, #57	@ 0x39
 8006976:	f88b 3000 	strb.w	r3, [fp]
 800697a:	4633      	mov	r3, r6
 800697c:	461e      	mov	r6, r3
 800697e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006982:	3b01      	subs	r3, #1
 8006984:	2a39      	cmp	r2, #57	@ 0x39
 8006986:	d04e      	beq.n	8006a26 <_dtoa_r+0xb36>
 8006988:	3201      	adds	r2, #1
 800698a:	701a      	strb	r2, [r3, #0]
 800698c:	e501      	b.n	8006392 <_dtoa_r+0x4a2>
 800698e:	2a00      	cmp	r2, #0
 8006990:	dd03      	ble.n	800699a <_dtoa_r+0xaaa>
 8006992:	2b39      	cmp	r3, #57	@ 0x39
 8006994:	d0ee      	beq.n	8006974 <_dtoa_r+0xa84>
 8006996:	3301      	adds	r3, #1
 8006998:	e7c9      	b.n	800692e <_dtoa_r+0xa3e>
 800699a:	9a04      	ldr	r2, [sp, #16]
 800699c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800699e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80069a2:	428a      	cmp	r2, r1
 80069a4:	d028      	beq.n	80069f8 <_dtoa_r+0xb08>
 80069a6:	2300      	movs	r3, #0
 80069a8:	220a      	movs	r2, #10
 80069aa:	9903      	ldr	r1, [sp, #12]
 80069ac:	4648      	mov	r0, r9
 80069ae:	f000 f9d3 	bl	8006d58 <__multadd>
 80069b2:	42af      	cmp	r7, r5
 80069b4:	9003      	str	r0, [sp, #12]
 80069b6:	f04f 0300 	mov.w	r3, #0
 80069ba:	f04f 020a 	mov.w	r2, #10
 80069be:	4639      	mov	r1, r7
 80069c0:	4648      	mov	r0, r9
 80069c2:	d107      	bne.n	80069d4 <_dtoa_r+0xae4>
 80069c4:	f000 f9c8 	bl	8006d58 <__multadd>
 80069c8:	4607      	mov	r7, r0
 80069ca:	4605      	mov	r5, r0
 80069cc:	9b04      	ldr	r3, [sp, #16]
 80069ce:	3301      	adds	r3, #1
 80069d0:	9304      	str	r3, [sp, #16]
 80069d2:	e777      	b.n	80068c4 <_dtoa_r+0x9d4>
 80069d4:	f000 f9c0 	bl	8006d58 <__multadd>
 80069d8:	4629      	mov	r1, r5
 80069da:	4607      	mov	r7, r0
 80069dc:	2300      	movs	r3, #0
 80069de:	220a      	movs	r2, #10
 80069e0:	4648      	mov	r0, r9
 80069e2:	f000 f9b9 	bl	8006d58 <__multadd>
 80069e6:	4605      	mov	r5, r0
 80069e8:	e7f0      	b.n	80069cc <_dtoa_r+0xadc>
 80069ea:	f1bb 0f00 	cmp.w	fp, #0
 80069ee:	bfcc      	ite	gt
 80069f0:	465e      	movgt	r6, fp
 80069f2:	2601      	movle	r6, #1
 80069f4:	2700      	movs	r7, #0
 80069f6:	4456      	add	r6, sl
 80069f8:	2201      	movs	r2, #1
 80069fa:	9903      	ldr	r1, [sp, #12]
 80069fc:	4648      	mov	r0, r9
 80069fe:	9304      	str	r3, [sp, #16]
 8006a00:	f000 fb4e 	bl	80070a0 <__lshift>
 8006a04:	4621      	mov	r1, r4
 8006a06:	9003      	str	r0, [sp, #12]
 8006a08:	f000 fbb6 	bl	8007178 <__mcmp>
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	dcb4      	bgt.n	800697a <_dtoa_r+0xa8a>
 8006a10:	d102      	bne.n	8006a18 <_dtoa_r+0xb28>
 8006a12:	9b04      	ldr	r3, [sp, #16]
 8006a14:	07db      	lsls	r3, r3, #31
 8006a16:	d4b0      	bmi.n	800697a <_dtoa_r+0xa8a>
 8006a18:	4633      	mov	r3, r6
 8006a1a:	461e      	mov	r6, r3
 8006a1c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a20:	2a30      	cmp	r2, #48	@ 0x30
 8006a22:	d0fa      	beq.n	8006a1a <_dtoa_r+0xb2a>
 8006a24:	e4b5      	b.n	8006392 <_dtoa_r+0x4a2>
 8006a26:	459a      	cmp	sl, r3
 8006a28:	d1a8      	bne.n	800697c <_dtoa_r+0xa8c>
 8006a2a:	2331      	movs	r3, #49	@ 0x31
 8006a2c:	f108 0801 	add.w	r8, r8, #1
 8006a30:	f88a 3000 	strb.w	r3, [sl]
 8006a34:	e4ad      	b.n	8006392 <_dtoa_r+0x4a2>
 8006a36:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a38:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006a94 <_dtoa_r+0xba4>
 8006a3c:	b11b      	cbz	r3, 8006a46 <_dtoa_r+0xb56>
 8006a3e:	f10a 0308 	add.w	r3, sl, #8
 8006a42:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006a44:	6013      	str	r3, [r2, #0]
 8006a46:	4650      	mov	r0, sl
 8006a48:	b017      	add	sp, #92	@ 0x5c
 8006a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	f77f ae2e 	ble.w	80066b2 <_dtoa_r+0x7c2>
 8006a56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a58:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a5a:	2001      	movs	r0, #1
 8006a5c:	e64d      	b.n	80066fa <_dtoa_r+0x80a>
 8006a5e:	f1bb 0f00 	cmp.w	fp, #0
 8006a62:	f77f aed9 	ble.w	8006818 <_dtoa_r+0x928>
 8006a66:	4656      	mov	r6, sl
 8006a68:	4621      	mov	r1, r4
 8006a6a:	9803      	ldr	r0, [sp, #12]
 8006a6c:	f7ff f9b8 	bl	8005de0 <quorem>
 8006a70:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006a74:	f806 3b01 	strb.w	r3, [r6], #1
 8006a78:	eba6 020a 	sub.w	r2, r6, sl
 8006a7c:	4593      	cmp	fp, r2
 8006a7e:	ddb4      	ble.n	80069ea <_dtoa_r+0xafa>
 8006a80:	2300      	movs	r3, #0
 8006a82:	220a      	movs	r2, #10
 8006a84:	4648      	mov	r0, r9
 8006a86:	9903      	ldr	r1, [sp, #12]
 8006a88:	f000 f966 	bl	8006d58 <__multadd>
 8006a8c:	9003      	str	r0, [sp, #12]
 8006a8e:	e7eb      	b.n	8006a68 <_dtoa_r+0xb78>
 8006a90:	08009a66 	.word	0x08009a66
 8006a94:	080099ea 	.word	0x080099ea

08006a98 <_free_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	4605      	mov	r5, r0
 8006a9c:	2900      	cmp	r1, #0
 8006a9e:	d040      	beq.n	8006b22 <_free_r+0x8a>
 8006aa0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006aa4:	1f0c      	subs	r4, r1, #4
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	bfb8      	it	lt
 8006aaa:	18e4      	addlt	r4, r4, r3
 8006aac:	f000 f8e6 	bl	8006c7c <__malloc_lock>
 8006ab0:	4a1c      	ldr	r2, [pc, #112]	@ (8006b24 <_free_r+0x8c>)
 8006ab2:	6813      	ldr	r3, [r2, #0]
 8006ab4:	b933      	cbnz	r3, 8006ac4 <_free_r+0x2c>
 8006ab6:	6063      	str	r3, [r4, #4]
 8006ab8:	6014      	str	r4, [r2, #0]
 8006aba:	4628      	mov	r0, r5
 8006abc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ac0:	f000 b8e2 	b.w	8006c88 <__malloc_unlock>
 8006ac4:	42a3      	cmp	r3, r4
 8006ac6:	d908      	bls.n	8006ada <_free_r+0x42>
 8006ac8:	6820      	ldr	r0, [r4, #0]
 8006aca:	1821      	adds	r1, r4, r0
 8006acc:	428b      	cmp	r3, r1
 8006ace:	bf01      	itttt	eq
 8006ad0:	6819      	ldreq	r1, [r3, #0]
 8006ad2:	685b      	ldreq	r3, [r3, #4]
 8006ad4:	1809      	addeq	r1, r1, r0
 8006ad6:	6021      	streq	r1, [r4, #0]
 8006ad8:	e7ed      	b.n	8006ab6 <_free_r+0x1e>
 8006ada:	461a      	mov	r2, r3
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	b10b      	cbz	r3, 8006ae4 <_free_r+0x4c>
 8006ae0:	42a3      	cmp	r3, r4
 8006ae2:	d9fa      	bls.n	8006ada <_free_r+0x42>
 8006ae4:	6811      	ldr	r1, [r2, #0]
 8006ae6:	1850      	adds	r0, r2, r1
 8006ae8:	42a0      	cmp	r0, r4
 8006aea:	d10b      	bne.n	8006b04 <_free_r+0x6c>
 8006aec:	6820      	ldr	r0, [r4, #0]
 8006aee:	4401      	add	r1, r0
 8006af0:	1850      	adds	r0, r2, r1
 8006af2:	4283      	cmp	r3, r0
 8006af4:	6011      	str	r1, [r2, #0]
 8006af6:	d1e0      	bne.n	8006aba <_free_r+0x22>
 8006af8:	6818      	ldr	r0, [r3, #0]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	4408      	add	r0, r1
 8006afe:	6010      	str	r0, [r2, #0]
 8006b00:	6053      	str	r3, [r2, #4]
 8006b02:	e7da      	b.n	8006aba <_free_r+0x22>
 8006b04:	d902      	bls.n	8006b0c <_free_r+0x74>
 8006b06:	230c      	movs	r3, #12
 8006b08:	602b      	str	r3, [r5, #0]
 8006b0a:	e7d6      	b.n	8006aba <_free_r+0x22>
 8006b0c:	6820      	ldr	r0, [r4, #0]
 8006b0e:	1821      	adds	r1, r4, r0
 8006b10:	428b      	cmp	r3, r1
 8006b12:	bf01      	itttt	eq
 8006b14:	6819      	ldreq	r1, [r3, #0]
 8006b16:	685b      	ldreq	r3, [r3, #4]
 8006b18:	1809      	addeq	r1, r1, r0
 8006b1a:	6021      	streq	r1, [r4, #0]
 8006b1c:	6063      	str	r3, [r4, #4]
 8006b1e:	6054      	str	r4, [r2, #4]
 8006b20:	e7cb      	b.n	8006aba <_free_r+0x22>
 8006b22:	bd38      	pop	{r3, r4, r5, pc}
 8006b24:	200014ac 	.word	0x200014ac

08006b28 <malloc>:
 8006b28:	4b02      	ldr	r3, [pc, #8]	@ (8006b34 <malloc+0xc>)
 8006b2a:	4601      	mov	r1, r0
 8006b2c:	6818      	ldr	r0, [r3, #0]
 8006b2e:	f000 b825 	b.w	8006b7c <_malloc_r>
 8006b32:	bf00      	nop
 8006b34:	2000002c 	.word	0x2000002c

08006b38 <sbrk_aligned>:
 8006b38:	b570      	push	{r4, r5, r6, lr}
 8006b3a:	4e0f      	ldr	r6, [pc, #60]	@ (8006b78 <sbrk_aligned+0x40>)
 8006b3c:	460c      	mov	r4, r1
 8006b3e:	6831      	ldr	r1, [r6, #0]
 8006b40:	4605      	mov	r5, r0
 8006b42:	b911      	cbnz	r1, 8006b4a <sbrk_aligned+0x12>
 8006b44:	f000 fe4c 	bl	80077e0 <_sbrk_r>
 8006b48:	6030      	str	r0, [r6, #0]
 8006b4a:	4621      	mov	r1, r4
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	f000 fe47 	bl	80077e0 <_sbrk_r>
 8006b52:	1c43      	adds	r3, r0, #1
 8006b54:	d103      	bne.n	8006b5e <sbrk_aligned+0x26>
 8006b56:	f04f 34ff 	mov.w	r4, #4294967295
 8006b5a:	4620      	mov	r0, r4
 8006b5c:	bd70      	pop	{r4, r5, r6, pc}
 8006b5e:	1cc4      	adds	r4, r0, #3
 8006b60:	f024 0403 	bic.w	r4, r4, #3
 8006b64:	42a0      	cmp	r0, r4
 8006b66:	d0f8      	beq.n	8006b5a <sbrk_aligned+0x22>
 8006b68:	1a21      	subs	r1, r4, r0
 8006b6a:	4628      	mov	r0, r5
 8006b6c:	f000 fe38 	bl	80077e0 <_sbrk_r>
 8006b70:	3001      	adds	r0, #1
 8006b72:	d1f2      	bne.n	8006b5a <sbrk_aligned+0x22>
 8006b74:	e7ef      	b.n	8006b56 <sbrk_aligned+0x1e>
 8006b76:	bf00      	nop
 8006b78:	200014a8 	.word	0x200014a8

08006b7c <_malloc_r>:
 8006b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b80:	1ccd      	adds	r5, r1, #3
 8006b82:	f025 0503 	bic.w	r5, r5, #3
 8006b86:	3508      	adds	r5, #8
 8006b88:	2d0c      	cmp	r5, #12
 8006b8a:	bf38      	it	cc
 8006b8c:	250c      	movcc	r5, #12
 8006b8e:	2d00      	cmp	r5, #0
 8006b90:	4606      	mov	r6, r0
 8006b92:	db01      	blt.n	8006b98 <_malloc_r+0x1c>
 8006b94:	42a9      	cmp	r1, r5
 8006b96:	d904      	bls.n	8006ba2 <_malloc_r+0x26>
 8006b98:	230c      	movs	r3, #12
 8006b9a:	6033      	str	r3, [r6, #0]
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ba2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006c78 <_malloc_r+0xfc>
 8006ba6:	f000 f869 	bl	8006c7c <__malloc_lock>
 8006baa:	f8d8 3000 	ldr.w	r3, [r8]
 8006bae:	461c      	mov	r4, r3
 8006bb0:	bb44      	cbnz	r4, 8006c04 <_malloc_r+0x88>
 8006bb2:	4629      	mov	r1, r5
 8006bb4:	4630      	mov	r0, r6
 8006bb6:	f7ff ffbf 	bl	8006b38 <sbrk_aligned>
 8006bba:	1c43      	adds	r3, r0, #1
 8006bbc:	4604      	mov	r4, r0
 8006bbe:	d158      	bne.n	8006c72 <_malloc_r+0xf6>
 8006bc0:	f8d8 4000 	ldr.w	r4, [r8]
 8006bc4:	4627      	mov	r7, r4
 8006bc6:	2f00      	cmp	r7, #0
 8006bc8:	d143      	bne.n	8006c52 <_malloc_r+0xd6>
 8006bca:	2c00      	cmp	r4, #0
 8006bcc:	d04b      	beq.n	8006c66 <_malloc_r+0xea>
 8006bce:	6823      	ldr	r3, [r4, #0]
 8006bd0:	4639      	mov	r1, r7
 8006bd2:	4630      	mov	r0, r6
 8006bd4:	eb04 0903 	add.w	r9, r4, r3
 8006bd8:	f000 fe02 	bl	80077e0 <_sbrk_r>
 8006bdc:	4581      	cmp	r9, r0
 8006bde:	d142      	bne.n	8006c66 <_malloc_r+0xea>
 8006be0:	6821      	ldr	r1, [r4, #0]
 8006be2:	4630      	mov	r0, r6
 8006be4:	1a6d      	subs	r5, r5, r1
 8006be6:	4629      	mov	r1, r5
 8006be8:	f7ff ffa6 	bl	8006b38 <sbrk_aligned>
 8006bec:	3001      	adds	r0, #1
 8006bee:	d03a      	beq.n	8006c66 <_malloc_r+0xea>
 8006bf0:	6823      	ldr	r3, [r4, #0]
 8006bf2:	442b      	add	r3, r5
 8006bf4:	6023      	str	r3, [r4, #0]
 8006bf6:	f8d8 3000 	ldr.w	r3, [r8]
 8006bfa:	685a      	ldr	r2, [r3, #4]
 8006bfc:	bb62      	cbnz	r2, 8006c58 <_malloc_r+0xdc>
 8006bfe:	f8c8 7000 	str.w	r7, [r8]
 8006c02:	e00f      	b.n	8006c24 <_malloc_r+0xa8>
 8006c04:	6822      	ldr	r2, [r4, #0]
 8006c06:	1b52      	subs	r2, r2, r5
 8006c08:	d420      	bmi.n	8006c4c <_malloc_r+0xd0>
 8006c0a:	2a0b      	cmp	r2, #11
 8006c0c:	d917      	bls.n	8006c3e <_malloc_r+0xc2>
 8006c0e:	1961      	adds	r1, r4, r5
 8006c10:	42a3      	cmp	r3, r4
 8006c12:	6025      	str	r5, [r4, #0]
 8006c14:	bf18      	it	ne
 8006c16:	6059      	strne	r1, [r3, #4]
 8006c18:	6863      	ldr	r3, [r4, #4]
 8006c1a:	bf08      	it	eq
 8006c1c:	f8c8 1000 	streq.w	r1, [r8]
 8006c20:	5162      	str	r2, [r4, r5]
 8006c22:	604b      	str	r3, [r1, #4]
 8006c24:	4630      	mov	r0, r6
 8006c26:	f000 f82f 	bl	8006c88 <__malloc_unlock>
 8006c2a:	f104 000b 	add.w	r0, r4, #11
 8006c2e:	1d23      	adds	r3, r4, #4
 8006c30:	f020 0007 	bic.w	r0, r0, #7
 8006c34:	1ac2      	subs	r2, r0, r3
 8006c36:	bf1c      	itt	ne
 8006c38:	1a1b      	subne	r3, r3, r0
 8006c3a:	50a3      	strne	r3, [r4, r2]
 8006c3c:	e7af      	b.n	8006b9e <_malloc_r+0x22>
 8006c3e:	6862      	ldr	r2, [r4, #4]
 8006c40:	42a3      	cmp	r3, r4
 8006c42:	bf0c      	ite	eq
 8006c44:	f8c8 2000 	streq.w	r2, [r8]
 8006c48:	605a      	strne	r2, [r3, #4]
 8006c4a:	e7eb      	b.n	8006c24 <_malloc_r+0xa8>
 8006c4c:	4623      	mov	r3, r4
 8006c4e:	6864      	ldr	r4, [r4, #4]
 8006c50:	e7ae      	b.n	8006bb0 <_malloc_r+0x34>
 8006c52:	463c      	mov	r4, r7
 8006c54:	687f      	ldr	r7, [r7, #4]
 8006c56:	e7b6      	b.n	8006bc6 <_malloc_r+0x4a>
 8006c58:	461a      	mov	r2, r3
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	42a3      	cmp	r3, r4
 8006c5e:	d1fb      	bne.n	8006c58 <_malloc_r+0xdc>
 8006c60:	2300      	movs	r3, #0
 8006c62:	6053      	str	r3, [r2, #4]
 8006c64:	e7de      	b.n	8006c24 <_malloc_r+0xa8>
 8006c66:	230c      	movs	r3, #12
 8006c68:	4630      	mov	r0, r6
 8006c6a:	6033      	str	r3, [r6, #0]
 8006c6c:	f000 f80c 	bl	8006c88 <__malloc_unlock>
 8006c70:	e794      	b.n	8006b9c <_malloc_r+0x20>
 8006c72:	6005      	str	r5, [r0, #0]
 8006c74:	e7d6      	b.n	8006c24 <_malloc_r+0xa8>
 8006c76:	bf00      	nop
 8006c78:	200014ac 	.word	0x200014ac

08006c7c <__malloc_lock>:
 8006c7c:	4801      	ldr	r0, [pc, #4]	@ (8006c84 <__malloc_lock+0x8>)
 8006c7e:	f7ff b880 	b.w	8005d82 <__retarget_lock_acquire_recursive>
 8006c82:	bf00      	nop
 8006c84:	200014a4 	.word	0x200014a4

08006c88 <__malloc_unlock>:
 8006c88:	4801      	ldr	r0, [pc, #4]	@ (8006c90 <__malloc_unlock+0x8>)
 8006c8a:	f7ff b87b 	b.w	8005d84 <__retarget_lock_release_recursive>
 8006c8e:	bf00      	nop
 8006c90:	200014a4 	.word	0x200014a4

08006c94 <_Balloc>:
 8006c94:	b570      	push	{r4, r5, r6, lr}
 8006c96:	69c6      	ldr	r6, [r0, #28]
 8006c98:	4604      	mov	r4, r0
 8006c9a:	460d      	mov	r5, r1
 8006c9c:	b976      	cbnz	r6, 8006cbc <_Balloc+0x28>
 8006c9e:	2010      	movs	r0, #16
 8006ca0:	f7ff ff42 	bl	8006b28 <malloc>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	61e0      	str	r0, [r4, #28]
 8006ca8:	b920      	cbnz	r0, 8006cb4 <_Balloc+0x20>
 8006caa:	216b      	movs	r1, #107	@ 0x6b
 8006cac:	4b17      	ldr	r3, [pc, #92]	@ (8006d0c <_Balloc+0x78>)
 8006cae:	4818      	ldr	r0, [pc, #96]	@ (8006d10 <_Balloc+0x7c>)
 8006cb0:	f7ff f878 	bl	8005da4 <__assert_func>
 8006cb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cb8:	6006      	str	r6, [r0, #0]
 8006cba:	60c6      	str	r6, [r0, #12]
 8006cbc:	69e6      	ldr	r6, [r4, #28]
 8006cbe:	68f3      	ldr	r3, [r6, #12]
 8006cc0:	b183      	cbz	r3, 8006ce4 <_Balloc+0x50>
 8006cc2:	69e3      	ldr	r3, [r4, #28]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006cca:	b9b8      	cbnz	r0, 8006cfc <_Balloc+0x68>
 8006ccc:	2101      	movs	r1, #1
 8006cce:	fa01 f605 	lsl.w	r6, r1, r5
 8006cd2:	1d72      	adds	r2, r6, #5
 8006cd4:	4620      	mov	r0, r4
 8006cd6:	0092      	lsls	r2, r2, #2
 8006cd8:	f000 fda7 	bl	800782a <_calloc_r>
 8006cdc:	b160      	cbz	r0, 8006cf8 <_Balloc+0x64>
 8006cde:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006ce2:	e00e      	b.n	8006d02 <_Balloc+0x6e>
 8006ce4:	2221      	movs	r2, #33	@ 0x21
 8006ce6:	2104      	movs	r1, #4
 8006ce8:	4620      	mov	r0, r4
 8006cea:	f000 fd9e 	bl	800782a <_calloc_r>
 8006cee:	69e3      	ldr	r3, [r4, #28]
 8006cf0:	60f0      	str	r0, [r6, #12]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1e4      	bne.n	8006cc2 <_Balloc+0x2e>
 8006cf8:	2000      	movs	r0, #0
 8006cfa:	bd70      	pop	{r4, r5, r6, pc}
 8006cfc:	6802      	ldr	r2, [r0, #0]
 8006cfe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d02:	2300      	movs	r3, #0
 8006d04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d08:	e7f7      	b.n	8006cfa <_Balloc+0x66>
 8006d0a:	bf00      	nop
 8006d0c:	080099f7 	.word	0x080099f7
 8006d10:	08009a77 	.word	0x08009a77

08006d14 <_Bfree>:
 8006d14:	b570      	push	{r4, r5, r6, lr}
 8006d16:	69c6      	ldr	r6, [r0, #28]
 8006d18:	4605      	mov	r5, r0
 8006d1a:	460c      	mov	r4, r1
 8006d1c:	b976      	cbnz	r6, 8006d3c <_Bfree+0x28>
 8006d1e:	2010      	movs	r0, #16
 8006d20:	f7ff ff02 	bl	8006b28 <malloc>
 8006d24:	4602      	mov	r2, r0
 8006d26:	61e8      	str	r0, [r5, #28]
 8006d28:	b920      	cbnz	r0, 8006d34 <_Bfree+0x20>
 8006d2a:	218f      	movs	r1, #143	@ 0x8f
 8006d2c:	4b08      	ldr	r3, [pc, #32]	@ (8006d50 <_Bfree+0x3c>)
 8006d2e:	4809      	ldr	r0, [pc, #36]	@ (8006d54 <_Bfree+0x40>)
 8006d30:	f7ff f838 	bl	8005da4 <__assert_func>
 8006d34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d38:	6006      	str	r6, [r0, #0]
 8006d3a:	60c6      	str	r6, [r0, #12]
 8006d3c:	b13c      	cbz	r4, 8006d4e <_Bfree+0x3a>
 8006d3e:	69eb      	ldr	r3, [r5, #28]
 8006d40:	6862      	ldr	r2, [r4, #4]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d48:	6021      	str	r1, [r4, #0]
 8006d4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d4e:	bd70      	pop	{r4, r5, r6, pc}
 8006d50:	080099f7 	.word	0x080099f7
 8006d54:	08009a77 	.word	0x08009a77

08006d58 <__multadd>:
 8006d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d5c:	4607      	mov	r7, r0
 8006d5e:	460c      	mov	r4, r1
 8006d60:	461e      	mov	r6, r3
 8006d62:	2000      	movs	r0, #0
 8006d64:	690d      	ldr	r5, [r1, #16]
 8006d66:	f101 0c14 	add.w	ip, r1, #20
 8006d6a:	f8dc 3000 	ldr.w	r3, [ip]
 8006d6e:	3001      	adds	r0, #1
 8006d70:	b299      	uxth	r1, r3
 8006d72:	fb02 6101 	mla	r1, r2, r1, r6
 8006d76:	0c1e      	lsrs	r6, r3, #16
 8006d78:	0c0b      	lsrs	r3, r1, #16
 8006d7a:	fb02 3306 	mla	r3, r2, r6, r3
 8006d7e:	b289      	uxth	r1, r1
 8006d80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d84:	4285      	cmp	r5, r0
 8006d86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d8a:	f84c 1b04 	str.w	r1, [ip], #4
 8006d8e:	dcec      	bgt.n	8006d6a <__multadd+0x12>
 8006d90:	b30e      	cbz	r6, 8006dd6 <__multadd+0x7e>
 8006d92:	68a3      	ldr	r3, [r4, #8]
 8006d94:	42ab      	cmp	r3, r5
 8006d96:	dc19      	bgt.n	8006dcc <__multadd+0x74>
 8006d98:	6861      	ldr	r1, [r4, #4]
 8006d9a:	4638      	mov	r0, r7
 8006d9c:	3101      	adds	r1, #1
 8006d9e:	f7ff ff79 	bl	8006c94 <_Balloc>
 8006da2:	4680      	mov	r8, r0
 8006da4:	b928      	cbnz	r0, 8006db2 <__multadd+0x5a>
 8006da6:	4602      	mov	r2, r0
 8006da8:	21ba      	movs	r1, #186	@ 0xba
 8006daa:	4b0c      	ldr	r3, [pc, #48]	@ (8006ddc <__multadd+0x84>)
 8006dac:	480c      	ldr	r0, [pc, #48]	@ (8006de0 <__multadd+0x88>)
 8006dae:	f7fe fff9 	bl	8005da4 <__assert_func>
 8006db2:	6922      	ldr	r2, [r4, #16]
 8006db4:	f104 010c 	add.w	r1, r4, #12
 8006db8:	3202      	adds	r2, #2
 8006dba:	0092      	lsls	r2, r2, #2
 8006dbc:	300c      	adds	r0, #12
 8006dbe:	f000 fd1f 	bl	8007800 <memcpy>
 8006dc2:	4621      	mov	r1, r4
 8006dc4:	4638      	mov	r0, r7
 8006dc6:	f7ff ffa5 	bl	8006d14 <_Bfree>
 8006dca:	4644      	mov	r4, r8
 8006dcc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006dd0:	3501      	adds	r5, #1
 8006dd2:	615e      	str	r6, [r3, #20]
 8006dd4:	6125      	str	r5, [r4, #16]
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ddc:	08009a66 	.word	0x08009a66
 8006de0:	08009a77 	.word	0x08009a77

08006de4 <__hi0bits>:
 8006de4:	4603      	mov	r3, r0
 8006de6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006dea:	bf3a      	itte	cc
 8006dec:	0403      	lslcc	r3, r0, #16
 8006dee:	2010      	movcc	r0, #16
 8006df0:	2000      	movcs	r0, #0
 8006df2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006df6:	bf3c      	itt	cc
 8006df8:	021b      	lslcc	r3, r3, #8
 8006dfa:	3008      	addcc	r0, #8
 8006dfc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e00:	bf3c      	itt	cc
 8006e02:	011b      	lslcc	r3, r3, #4
 8006e04:	3004      	addcc	r0, #4
 8006e06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e0a:	bf3c      	itt	cc
 8006e0c:	009b      	lslcc	r3, r3, #2
 8006e0e:	3002      	addcc	r0, #2
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	db05      	blt.n	8006e20 <__hi0bits+0x3c>
 8006e14:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006e18:	f100 0001 	add.w	r0, r0, #1
 8006e1c:	bf08      	it	eq
 8006e1e:	2020      	moveq	r0, #32
 8006e20:	4770      	bx	lr

08006e22 <__lo0bits>:
 8006e22:	6803      	ldr	r3, [r0, #0]
 8006e24:	4602      	mov	r2, r0
 8006e26:	f013 0007 	ands.w	r0, r3, #7
 8006e2a:	d00b      	beq.n	8006e44 <__lo0bits+0x22>
 8006e2c:	07d9      	lsls	r1, r3, #31
 8006e2e:	d421      	bmi.n	8006e74 <__lo0bits+0x52>
 8006e30:	0798      	lsls	r0, r3, #30
 8006e32:	bf49      	itett	mi
 8006e34:	085b      	lsrmi	r3, r3, #1
 8006e36:	089b      	lsrpl	r3, r3, #2
 8006e38:	2001      	movmi	r0, #1
 8006e3a:	6013      	strmi	r3, [r2, #0]
 8006e3c:	bf5c      	itt	pl
 8006e3e:	2002      	movpl	r0, #2
 8006e40:	6013      	strpl	r3, [r2, #0]
 8006e42:	4770      	bx	lr
 8006e44:	b299      	uxth	r1, r3
 8006e46:	b909      	cbnz	r1, 8006e4c <__lo0bits+0x2a>
 8006e48:	2010      	movs	r0, #16
 8006e4a:	0c1b      	lsrs	r3, r3, #16
 8006e4c:	b2d9      	uxtb	r1, r3
 8006e4e:	b909      	cbnz	r1, 8006e54 <__lo0bits+0x32>
 8006e50:	3008      	adds	r0, #8
 8006e52:	0a1b      	lsrs	r3, r3, #8
 8006e54:	0719      	lsls	r1, r3, #28
 8006e56:	bf04      	itt	eq
 8006e58:	091b      	lsreq	r3, r3, #4
 8006e5a:	3004      	addeq	r0, #4
 8006e5c:	0799      	lsls	r1, r3, #30
 8006e5e:	bf04      	itt	eq
 8006e60:	089b      	lsreq	r3, r3, #2
 8006e62:	3002      	addeq	r0, #2
 8006e64:	07d9      	lsls	r1, r3, #31
 8006e66:	d403      	bmi.n	8006e70 <__lo0bits+0x4e>
 8006e68:	085b      	lsrs	r3, r3, #1
 8006e6a:	f100 0001 	add.w	r0, r0, #1
 8006e6e:	d003      	beq.n	8006e78 <__lo0bits+0x56>
 8006e70:	6013      	str	r3, [r2, #0]
 8006e72:	4770      	bx	lr
 8006e74:	2000      	movs	r0, #0
 8006e76:	4770      	bx	lr
 8006e78:	2020      	movs	r0, #32
 8006e7a:	4770      	bx	lr

08006e7c <__i2b>:
 8006e7c:	b510      	push	{r4, lr}
 8006e7e:	460c      	mov	r4, r1
 8006e80:	2101      	movs	r1, #1
 8006e82:	f7ff ff07 	bl	8006c94 <_Balloc>
 8006e86:	4602      	mov	r2, r0
 8006e88:	b928      	cbnz	r0, 8006e96 <__i2b+0x1a>
 8006e8a:	f240 1145 	movw	r1, #325	@ 0x145
 8006e8e:	4b04      	ldr	r3, [pc, #16]	@ (8006ea0 <__i2b+0x24>)
 8006e90:	4804      	ldr	r0, [pc, #16]	@ (8006ea4 <__i2b+0x28>)
 8006e92:	f7fe ff87 	bl	8005da4 <__assert_func>
 8006e96:	2301      	movs	r3, #1
 8006e98:	6144      	str	r4, [r0, #20]
 8006e9a:	6103      	str	r3, [r0, #16]
 8006e9c:	bd10      	pop	{r4, pc}
 8006e9e:	bf00      	nop
 8006ea0:	08009a66 	.word	0x08009a66
 8006ea4:	08009a77 	.word	0x08009a77

08006ea8 <__multiply>:
 8006ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eac:	4617      	mov	r7, r2
 8006eae:	690a      	ldr	r2, [r1, #16]
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	4689      	mov	r9, r1
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	bfa2      	ittt	ge
 8006eb8:	463b      	movge	r3, r7
 8006eba:	460f      	movge	r7, r1
 8006ebc:	4699      	movge	r9, r3
 8006ebe:	693d      	ldr	r5, [r7, #16]
 8006ec0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	6879      	ldr	r1, [r7, #4]
 8006ec8:	eb05 060a 	add.w	r6, r5, sl
 8006ecc:	42b3      	cmp	r3, r6
 8006ece:	b085      	sub	sp, #20
 8006ed0:	bfb8      	it	lt
 8006ed2:	3101      	addlt	r1, #1
 8006ed4:	f7ff fede 	bl	8006c94 <_Balloc>
 8006ed8:	b930      	cbnz	r0, 8006ee8 <__multiply+0x40>
 8006eda:	4602      	mov	r2, r0
 8006edc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006ee0:	4b40      	ldr	r3, [pc, #256]	@ (8006fe4 <__multiply+0x13c>)
 8006ee2:	4841      	ldr	r0, [pc, #260]	@ (8006fe8 <__multiply+0x140>)
 8006ee4:	f7fe ff5e 	bl	8005da4 <__assert_func>
 8006ee8:	f100 0414 	add.w	r4, r0, #20
 8006eec:	4623      	mov	r3, r4
 8006eee:	2200      	movs	r2, #0
 8006ef0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006ef4:	4573      	cmp	r3, lr
 8006ef6:	d320      	bcc.n	8006f3a <__multiply+0x92>
 8006ef8:	f107 0814 	add.w	r8, r7, #20
 8006efc:	f109 0114 	add.w	r1, r9, #20
 8006f00:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006f04:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006f08:	9302      	str	r3, [sp, #8]
 8006f0a:	1beb      	subs	r3, r5, r7
 8006f0c:	3b15      	subs	r3, #21
 8006f0e:	f023 0303 	bic.w	r3, r3, #3
 8006f12:	3304      	adds	r3, #4
 8006f14:	3715      	adds	r7, #21
 8006f16:	42bd      	cmp	r5, r7
 8006f18:	bf38      	it	cc
 8006f1a:	2304      	movcc	r3, #4
 8006f1c:	9301      	str	r3, [sp, #4]
 8006f1e:	9b02      	ldr	r3, [sp, #8]
 8006f20:	9103      	str	r1, [sp, #12]
 8006f22:	428b      	cmp	r3, r1
 8006f24:	d80c      	bhi.n	8006f40 <__multiply+0x98>
 8006f26:	2e00      	cmp	r6, #0
 8006f28:	dd03      	ble.n	8006f32 <__multiply+0x8a>
 8006f2a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d055      	beq.n	8006fde <__multiply+0x136>
 8006f32:	6106      	str	r6, [r0, #16]
 8006f34:	b005      	add	sp, #20
 8006f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f3a:	f843 2b04 	str.w	r2, [r3], #4
 8006f3e:	e7d9      	b.n	8006ef4 <__multiply+0x4c>
 8006f40:	f8b1 a000 	ldrh.w	sl, [r1]
 8006f44:	f1ba 0f00 	cmp.w	sl, #0
 8006f48:	d01f      	beq.n	8006f8a <__multiply+0xe2>
 8006f4a:	46c4      	mov	ip, r8
 8006f4c:	46a1      	mov	r9, r4
 8006f4e:	2700      	movs	r7, #0
 8006f50:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006f54:	f8d9 3000 	ldr.w	r3, [r9]
 8006f58:	fa1f fb82 	uxth.w	fp, r2
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006f62:	443b      	add	r3, r7
 8006f64:	f8d9 7000 	ldr.w	r7, [r9]
 8006f68:	0c12      	lsrs	r2, r2, #16
 8006f6a:	0c3f      	lsrs	r7, r7, #16
 8006f6c:	fb0a 7202 	mla	r2, sl, r2, r7
 8006f70:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f7a:	4565      	cmp	r5, ip
 8006f7c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006f80:	f849 3b04 	str.w	r3, [r9], #4
 8006f84:	d8e4      	bhi.n	8006f50 <__multiply+0xa8>
 8006f86:	9b01      	ldr	r3, [sp, #4]
 8006f88:	50e7      	str	r7, [r4, r3]
 8006f8a:	9b03      	ldr	r3, [sp, #12]
 8006f8c:	3104      	adds	r1, #4
 8006f8e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006f92:	f1b9 0f00 	cmp.w	r9, #0
 8006f96:	d020      	beq.n	8006fda <__multiply+0x132>
 8006f98:	4647      	mov	r7, r8
 8006f9a:	46a4      	mov	ip, r4
 8006f9c:	f04f 0a00 	mov.w	sl, #0
 8006fa0:	6823      	ldr	r3, [r4, #0]
 8006fa2:	f8b7 b000 	ldrh.w	fp, [r7]
 8006fa6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	fb09 220b 	mla	r2, r9, fp, r2
 8006fb0:	4452      	add	r2, sl
 8006fb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fb6:	f84c 3b04 	str.w	r3, [ip], #4
 8006fba:	f857 3b04 	ldr.w	r3, [r7], #4
 8006fbe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fc2:	f8bc 3000 	ldrh.w	r3, [ip]
 8006fc6:	42bd      	cmp	r5, r7
 8006fc8:	fb09 330a 	mla	r3, r9, sl, r3
 8006fcc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006fd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006fd4:	d8e5      	bhi.n	8006fa2 <__multiply+0xfa>
 8006fd6:	9a01      	ldr	r2, [sp, #4]
 8006fd8:	50a3      	str	r3, [r4, r2]
 8006fda:	3404      	adds	r4, #4
 8006fdc:	e79f      	b.n	8006f1e <__multiply+0x76>
 8006fde:	3e01      	subs	r6, #1
 8006fe0:	e7a1      	b.n	8006f26 <__multiply+0x7e>
 8006fe2:	bf00      	nop
 8006fe4:	08009a66 	.word	0x08009a66
 8006fe8:	08009a77 	.word	0x08009a77

08006fec <__pow5mult>:
 8006fec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ff0:	4615      	mov	r5, r2
 8006ff2:	f012 0203 	ands.w	r2, r2, #3
 8006ff6:	4607      	mov	r7, r0
 8006ff8:	460e      	mov	r6, r1
 8006ffa:	d007      	beq.n	800700c <__pow5mult+0x20>
 8006ffc:	4c25      	ldr	r4, [pc, #148]	@ (8007094 <__pow5mult+0xa8>)
 8006ffe:	3a01      	subs	r2, #1
 8007000:	2300      	movs	r3, #0
 8007002:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007006:	f7ff fea7 	bl	8006d58 <__multadd>
 800700a:	4606      	mov	r6, r0
 800700c:	10ad      	asrs	r5, r5, #2
 800700e:	d03d      	beq.n	800708c <__pow5mult+0xa0>
 8007010:	69fc      	ldr	r4, [r7, #28]
 8007012:	b97c      	cbnz	r4, 8007034 <__pow5mult+0x48>
 8007014:	2010      	movs	r0, #16
 8007016:	f7ff fd87 	bl	8006b28 <malloc>
 800701a:	4602      	mov	r2, r0
 800701c:	61f8      	str	r0, [r7, #28]
 800701e:	b928      	cbnz	r0, 800702c <__pow5mult+0x40>
 8007020:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007024:	4b1c      	ldr	r3, [pc, #112]	@ (8007098 <__pow5mult+0xac>)
 8007026:	481d      	ldr	r0, [pc, #116]	@ (800709c <__pow5mult+0xb0>)
 8007028:	f7fe febc 	bl	8005da4 <__assert_func>
 800702c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007030:	6004      	str	r4, [r0, #0]
 8007032:	60c4      	str	r4, [r0, #12]
 8007034:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007038:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800703c:	b94c      	cbnz	r4, 8007052 <__pow5mult+0x66>
 800703e:	f240 2171 	movw	r1, #625	@ 0x271
 8007042:	4638      	mov	r0, r7
 8007044:	f7ff ff1a 	bl	8006e7c <__i2b>
 8007048:	2300      	movs	r3, #0
 800704a:	4604      	mov	r4, r0
 800704c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007050:	6003      	str	r3, [r0, #0]
 8007052:	f04f 0900 	mov.w	r9, #0
 8007056:	07eb      	lsls	r3, r5, #31
 8007058:	d50a      	bpl.n	8007070 <__pow5mult+0x84>
 800705a:	4631      	mov	r1, r6
 800705c:	4622      	mov	r2, r4
 800705e:	4638      	mov	r0, r7
 8007060:	f7ff ff22 	bl	8006ea8 <__multiply>
 8007064:	4680      	mov	r8, r0
 8007066:	4631      	mov	r1, r6
 8007068:	4638      	mov	r0, r7
 800706a:	f7ff fe53 	bl	8006d14 <_Bfree>
 800706e:	4646      	mov	r6, r8
 8007070:	106d      	asrs	r5, r5, #1
 8007072:	d00b      	beq.n	800708c <__pow5mult+0xa0>
 8007074:	6820      	ldr	r0, [r4, #0]
 8007076:	b938      	cbnz	r0, 8007088 <__pow5mult+0x9c>
 8007078:	4622      	mov	r2, r4
 800707a:	4621      	mov	r1, r4
 800707c:	4638      	mov	r0, r7
 800707e:	f7ff ff13 	bl	8006ea8 <__multiply>
 8007082:	6020      	str	r0, [r4, #0]
 8007084:	f8c0 9000 	str.w	r9, [r0]
 8007088:	4604      	mov	r4, r0
 800708a:	e7e4      	b.n	8007056 <__pow5mult+0x6a>
 800708c:	4630      	mov	r0, r6
 800708e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007092:	bf00      	nop
 8007094:	08009aec 	.word	0x08009aec
 8007098:	080099f7 	.word	0x080099f7
 800709c:	08009a77 	.word	0x08009a77

080070a0 <__lshift>:
 80070a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a4:	460c      	mov	r4, r1
 80070a6:	4607      	mov	r7, r0
 80070a8:	4691      	mov	r9, r2
 80070aa:	6923      	ldr	r3, [r4, #16]
 80070ac:	6849      	ldr	r1, [r1, #4]
 80070ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070b2:	68a3      	ldr	r3, [r4, #8]
 80070b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070b8:	f108 0601 	add.w	r6, r8, #1
 80070bc:	42b3      	cmp	r3, r6
 80070be:	db0b      	blt.n	80070d8 <__lshift+0x38>
 80070c0:	4638      	mov	r0, r7
 80070c2:	f7ff fde7 	bl	8006c94 <_Balloc>
 80070c6:	4605      	mov	r5, r0
 80070c8:	b948      	cbnz	r0, 80070de <__lshift+0x3e>
 80070ca:	4602      	mov	r2, r0
 80070cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80070d0:	4b27      	ldr	r3, [pc, #156]	@ (8007170 <__lshift+0xd0>)
 80070d2:	4828      	ldr	r0, [pc, #160]	@ (8007174 <__lshift+0xd4>)
 80070d4:	f7fe fe66 	bl	8005da4 <__assert_func>
 80070d8:	3101      	adds	r1, #1
 80070da:	005b      	lsls	r3, r3, #1
 80070dc:	e7ee      	b.n	80070bc <__lshift+0x1c>
 80070de:	2300      	movs	r3, #0
 80070e0:	f100 0114 	add.w	r1, r0, #20
 80070e4:	f100 0210 	add.w	r2, r0, #16
 80070e8:	4618      	mov	r0, r3
 80070ea:	4553      	cmp	r3, sl
 80070ec:	db33      	blt.n	8007156 <__lshift+0xb6>
 80070ee:	6920      	ldr	r0, [r4, #16]
 80070f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80070f4:	f104 0314 	add.w	r3, r4, #20
 80070f8:	f019 091f 	ands.w	r9, r9, #31
 80070fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007100:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007104:	d02b      	beq.n	800715e <__lshift+0xbe>
 8007106:	468a      	mov	sl, r1
 8007108:	2200      	movs	r2, #0
 800710a:	f1c9 0e20 	rsb	lr, r9, #32
 800710e:	6818      	ldr	r0, [r3, #0]
 8007110:	fa00 f009 	lsl.w	r0, r0, r9
 8007114:	4310      	orrs	r0, r2
 8007116:	f84a 0b04 	str.w	r0, [sl], #4
 800711a:	f853 2b04 	ldr.w	r2, [r3], #4
 800711e:	459c      	cmp	ip, r3
 8007120:	fa22 f20e 	lsr.w	r2, r2, lr
 8007124:	d8f3      	bhi.n	800710e <__lshift+0x6e>
 8007126:	ebac 0304 	sub.w	r3, ip, r4
 800712a:	3b15      	subs	r3, #21
 800712c:	f023 0303 	bic.w	r3, r3, #3
 8007130:	3304      	adds	r3, #4
 8007132:	f104 0015 	add.w	r0, r4, #21
 8007136:	4560      	cmp	r0, ip
 8007138:	bf88      	it	hi
 800713a:	2304      	movhi	r3, #4
 800713c:	50ca      	str	r2, [r1, r3]
 800713e:	b10a      	cbz	r2, 8007144 <__lshift+0xa4>
 8007140:	f108 0602 	add.w	r6, r8, #2
 8007144:	3e01      	subs	r6, #1
 8007146:	4638      	mov	r0, r7
 8007148:	4621      	mov	r1, r4
 800714a:	612e      	str	r6, [r5, #16]
 800714c:	f7ff fde2 	bl	8006d14 <_Bfree>
 8007150:	4628      	mov	r0, r5
 8007152:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007156:	f842 0f04 	str.w	r0, [r2, #4]!
 800715a:	3301      	adds	r3, #1
 800715c:	e7c5      	b.n	80070ea <__lshift+0x4a>
 800715e:	3904      	subs	r1, #4
 8007160:	f853 2b04 	ldr.w	r2, [r3], #4
 8007164:	459c      	cmp	ip, r3
 8007166:	f841 2f04 	str.w	r2, [r1, #4]!
 800716a:	d8f9      	bhi.n	8007160 <__lshift+0xc0>
 800716c:	e7ea      	b.n	8007144 <__lshift+0xa4>
 800716e:	bf00      	nop
 8007170:	08009a66 	.word	0x08009a66
 8007174:	08009a77 	.word	0x08009a77

08007178 <__mcmp>:
 8007178:	4603      	mov	r3, r0
 800717a:	690a      	ldr	r2, [r1, #16]
 800717c:	6900      	ldr	r0, [r0, #16]
 800717e:	b530      	push	{r4, r5, lr}
 8007180:	1a80      	subs	r0, r0, r2
 8007182:	d10e      	bne.n	80071a2 <__mcmp+0x2a>
 8007184:	3314      	adds	r3, #20
 8007186:	3114      	adds	r1, #20
 8007188:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800718c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007190:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007194:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007198:	4295      	cmp	r5, r2
 800719a:	d003      	beq.n	80071a4 <__mcmp+0x2c>
 800719c:	d205      	bcs.n	80071aa <__mcmp+0x32>
 800719e:	f04f 30ff 	mov.w	r0, #4294967295
 80071a2:	bd30      	pop	{r4, r5, pc}
 80071a4:	42a3      	cmp	r3, r4
 80071a6:	d3f3      	bcc.n	8007190 <__mcmp+0x18>
 80071a8:	e7fb      	b.n	80071a2 <__mcmp+0x2a>
 80071aa:	2001      	movs	r0, #1
 80071ac:	e7f9      	b.n	80071a2 <__mcmp+0x2a>
	...

080071b0 <__mdiff>:
 80071b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071b4:	4689      	mov	r9, r1
 80071b6:	4606      	mov	r6, r0
 80071b8:	4611      	mov	r1, r2
 80071ba:	4648      	mov	r0, r9
 80071bc:	4614      	mov	r4, r2
 80071be:	f7ff ffdb 	bl	8007178 <__mcmp>
 80071c2:	1e05      	subs	r5, r0, #0
 80071c4:	d112      	bne.n	80071ec <__mdiff+0x3c>
 80071c6:	4629      	mov	r1, r5
 80071c8:	4630      	mov	r0, r6
 80071ca:	f7ff fd63 	bl	8006c94 <_Balloc>
 80071ce:	4602      	mov	r2, r0
 80071d0:	b928      	cbnz	r0, 80071de <__mdiff+0x2e>
 80071d2:	f240 2137 	movw	r1, #567	@ 0x237
 80071d6:	4b3e      	ldr	r3, [pc, #248]	@ (80072d0 <__mdiff+0x120>)
 80071d8:	483e      	ldr	r0, [pc, #248]	@ (80072d4 <__mdiff+0x124>)
 80071da:	f7fe fde3 	bl	8005da4 <__assert_func>
 80071de:	2301      	movs	r3, #1
 80071e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80071e4:	4610      	mov	r0, r2
 80071e6:	b003      	add	sp, #12
 80071e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ec:	bfbc      	itt	lt
 80071ee:	464b      	movlt	r3, r9
 80071f0:	46a1      	movlt	r9, r4
 80071f2:	4630      	mov	r0, r6
 80071f4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80071f8:	bfba      	itte	lt
 80071fa:	461c      	movlt	r4, r3
 80071fc:	2501      	movlt	r5, #1
 80071fe:	2500      	movge	r5, #0
 8007200:	f7ff fd48 	bl	8006c94 <_Balloc>
 8007204:	4602      	mov	r2, r0
 8007206:	b918      	cbnz	r0, 8007210 <__mdiff+0x60>
 8007208:	f240 2145 	movw	r1, #581	@ 0x245
 800720c:	4b30      	ldr	r3, [pc, #192]	@ (80072d0 <__mdiff+0x120>)
 800720e:	e7e3      	b.n	80071d8 <__mdiff+0x28>
 8007210:	f100 0b14 	add.w	fp, r0, #20
 8007214:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007218:	f109 0310 	add.w	r3, r9, #16
 800721c:	60c5      	str	r5, [r0, #12]
 800721e:	f04f 0c00 	mov.w	ip, #0
 8007222:	f109 0514 	add.w	r5, r9, #20
 8007226:	46d9      	mov	r9, fp
 8007228:	6926      	ldr	r6, [r4, #16]
 800722a:	f104 0e14 	add.w	lr, r4, #20
 800722e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007232:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007236:	9301      	str	r3, [sp, #4]
 8007238:	9b01      	ldr	r3, [sp, #4]
 800723a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800723e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007242:	b281      	uxth	r1, r0
 8007244:	9301      	str	r3, [sp, #4]
 8007246:	fa1f f38a 	uxth.w	r3, sl
 800724a:	1a5b      	subs	r3, r3, r1
 800724c:	0c00      	lsrs	r0, r0, #16
 800724e:	4463      	add	r3, ip
 8007250:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007254:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007258:	b29b      	uxth	r3, r3
 800725a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800725e:	4576      	cmp	r6, lr
 8007260:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007264:	f849 3b04 	str.w	r3, [r9], #4
 8007268:	d8e6      	bhi.n	8007238 <__mdiff+0x88>
 800726a:	1b33      	subs	r3, r6, r4
 800726c:	3b15      	subs	r3, #21
 800726e:	f023 0303 	bic.w	r3, r3, #3
 8007272:	3415      	adds	r4, #21
 8007274:	3304      	adds	r3, #4
 8007276:	42a6      	cmp	r6, r4
 8007278:	bf38      	it	cc
 800727a:	2304      	movcc	r3, #4
 800727c:	441d      	add	r5, r3
 800727e:	445b      	add	r3, fp
 8007280:	461e      	mov	r6, r3
 8007282:	462c      	mov	r4, r5
 8007284:	4544      	cmp	r4, r8
 8007286:	d30e      	bcc.n	80072a6 <__mdiff+0xf6>
 8007288:	f108 0103 	add.w	r1, r8, #3
 800728c:	1b49      	subs	r1, r1, r5
 800728e:	f021 0103 	bic.w	r1, r1, #3
 8007292:	3d03      	subs	r5, #3
 8007294:	45a8      	cmp	r8, r5
 8007296:	bf38      	it	cc
 8007298:	2100      	movcc	r1, #0
 800729a:	440b      	add	r3, r1
 800729c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80072a0:	b199      	cbz	r1, 80072ca <__mdiff+0x11a>
 80072a2:	6117      	str	r7, [r2, #16]
 80072a4:	e79e      	b.n	80071e4 <__mdiff+0x34>
 80072a6:	46e6      	mov	lr, ip
 80072a8:	f854 1b04 	ldr.w	r1, [r4], #4
 80072ac:	fa1f fc81 	uxth.w	ip, r1
 80072b0:	44f4      	add	ip, lr
 80072b2:	0c08      	lsrs	r0, r1, #16
 80072b4:	4471      	add	r1, lr
 80072b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80072ba:	b289      	uxth	r1, r1
 80072bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80072c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80072c4:	f846 1b04 	str.w	r1, [r6], #4
 80072c8:	e7dc      	b.n	8007284 <__mdiff+0xd4>
 80072ca:	3f01      	subs	r7, #1
 80072cc:	e7e6      	b.n	800729c <__mdiff+0xec>
 80072ce:	bf00      	nop
 80072d0:	08009a66 	.word	0x08009a66
 80072d4:	08009a77 	.word	0x08009a77

080072d8 <__d2b>:
 80072d8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80072dc:	2101      	movs	r1, #1
 80072de:	4690      	mov	r8, r2
 80072e0:	4699      	mov	r9, r3
 80072e2:	9e08      	ldr	r6, [sp, #32]
 80072e4:	f7ff fcd6 	bl	8006c94 <_Balloc>
 80072e8:	4604      	mov	r4, r0
 80072ea:	b930      	cbnz	r0, 80072fa <__d2b+0x22>
 80072ec:	4602      	mov	r2, r0
 80072ee:	f240 310f 	movw	r1, #783	@ 0x30f
 80072f2:	4b23      	ldr	r3, [pc, #140]	@ (8007380 <__d2b+0xa8>)
 80072f4:	4823      	ldr	r0, [pc, #140]	@ (8007384 <__d2b+0xac>)
 80072f6:	f7fe fd55 	bl	8005da4 <__assert_func>
 80072fa:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80072fe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007302:	b10d      	cbz	r5, 8007308 <__d2b+0x30>
 8007304:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007308:	9301      	str	r3, [sp, #4]
 800730a:	f1b8 0300 	subs.w	r3, r8, #0
 800730e:	d024      	beq.n	800735a <__d2b+0x82>
 8007310:	4668      	mov	r0, sp
 8007312:	9300      	str	r3, [sp, #0]
 8007314:	f7ff fd85 	bl	8006e22 <__lo0bits>
 8007318:	e9dd 1200 	ldrd	r1, r2, [sp]
 800731c:	b1d8      	cbz	r0, 8007356 <__d2b+0x7e>
 800731e:	f1c0 0320 	rsb	r3, r0, #32
 8007322:	fa02 f303 	lsl.w	r3, r2, r3
 8007326:	430b      	orrs	r3, r1
 8007328:	40c2      	lsrs	r2, r0
 800732a:	6163      	str	r3, [r4, #20]
 800732c:	9201      	str	r2, [sp, #4]
 800732e:	9b01      	ldr	r3, [sp, #4]
 8007330:	2b00      	cmp	r3, #0
 8007332:	bf0c      	ite	eq
 8007334:	2201      	moveq	r2, #1
 8007336:	2202      	movne	r2, #2
 8007338:	61a3      	str	r3, [r4, #24]
 800733a:	6122      	str	r2, [r4, #16]
 800733c:	b1ad      	cbz	r5, 800736a <__d2b+0x92>
 800733e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007342:	4405      	add	r5, r0
 8007344:	6035      	str	r5, [r6, #0]
 8007346:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800734a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800734c:	6018      	str	r0, [r3, #0]
 800734e:	4620      	mov	r0, r4
 8007350:	b002      	add	sp, #8
 8007352:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007356:	6161      	str	r1, [r4, #20]
 8007358:	e7e9      	b.n	800732e <__d2b+0x56>
 800735a:	a801      	add	r0, sp, #4
 800735c:	f7ff fd61 	bl	8006e22 <__lo0bits>
 8007360:	9b01      	ldr	r3, [sp, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	6163      	str	r3, [r4, #20]
 8007366:	3020      	adds	r0, #32
 8007368:	e7e7      	b.n	800733a <__d2b+0x62>
 800736a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800736e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007372:	6030      	str	r0, [r6, #0]
 8007374:	6918      	ldr	r0, [r3, #16]
 8007376:	f7ff fd35 	bl	8006de4 <__hi0bits>
 800737a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800737e:	e7e4      	b.n	800734a <__d2b+0x72>
 8007380:	08009a66 	.word	0x08009a66
 8007384:	08009a77 	.word	0x08009a77

08007388 <__ssputs_r>:
 8007388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800738c:	461f      	mov	r7, r3
 800738e:	688e      	ldr	r6, [r1, #8]
 8007390:	4682      	mov	sl, r0
 8007392:	42be      	cmp	r6, r7
 8007394:	460c      	mov	r4, r1
 8007396:	4690      	mov	r8, r2
 8007398:	680b      	ldr	r3, [r1, #0]
 800739a:	d82d      	bhi.n	80073f8 <__ssputs_r+0x70>
 800739c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80073a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80073a4:	d026      	beq.n	80073f4 <__ssputs_r+0x6c>
 80073a6:	6965      	ldr	r5, [r4, #20]
 80073a8:	6909      	ldr	r1, [r1, #16]
 80073aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80073ae:	eba3 0901 	sub.w	r9, r3, r1
 80073b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80073b6:	1c7b      	adds	r3, r7, #1
 80073b8:	444b      	add	r3, r9
 80073ba:	106d      	asrs	r5, r5, #1
 80073bc:	429d      	cmp	r5, r3
 80073be:	bf38      	it	cc
 80073c0:	461d      	movcc	r5, r3
 80073c2:	0553      	lsls	r3, r2, #21
 80073c4:	d527      	bpl.n	8007416 <__ssputs_r+0x8e>
 80073c6:	4629      	mov	r1, r5
 80073c8:	f7ff fbd8 	bl	8006b7c <_malloc_r>
 80073cc:	4606      	mov	r6, r0
 80073ce:	b360      	cbz	r0, 800742a <__ssputs_r+0xa2>
 80073d0:	464a      	mov	r2, r9
 80073d2:	6921      	ldr	r1, [r4, #16]
 80073d4:	f000 fa14 	bl	8007800 <memcpy>
 80073d8:	89a3      	ldrh	r3, [r4, #12]
 80073da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80073de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80073e2:	81a3      	strh	r3, [r4, #12]
 80073e4:	6126      	str	r6, [r4, #16]
 80073e6:	444e      	add	r6, r9
 80073e8:	6026      	str	r6, [r4, #0]
 80073ea:	463e      	mov	r6, r7
 80073ec:	6165      	str	r5, [r4, #20]
 80073ee:	eba5 0509 	sub.w	r5, r5, r9
 80073f2:	60a5      	str	r5, [r4, #8]
 80073f4:	42be      	cmp	r6, r7
 80073f6:	d900      	bls.n	80073fa <__ssputs_r+0x72>
 80073f8:	463e      	mov	r6, r7
 80073fa:	4632      	mov	r2, r6
 80073fc:	4641      	mov	r1, r8
 80073fe:	6820      	ldr	r0, [r4, #0]
 8007400:	f000 f9d4 	bl	80077ac <memmove>
 8007404:	2000      	movs	r0, #0
 8007406:	68a3      	ldr	r3, [r4, #8]
 8007408:	1b9b      	subs	r3, r3, r6
 800740a:	60a3      	str	r3, [r4, #8]
 800740c:	6823      	ldr	r3, [r4, #0]
 800740e:	4433      	add	r3, r6
 8007410:	6023      	str	r3, [r4, #0]
 8007412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007416:	462a      	mov	r2, r5
 8007418:	f000 fa2d 	bl	8007876 <_realloc_r>
 800741c:	4606      	mov	r6, r0
 800741e:	2800      	cmp	r0, #0
 8007420:	d1e0      	bne.n	80073e4 <__ssputs_r+0x5c>
 8007422:	4650      	mov	r0, sl
 8007424:	6921      	ldr	r1, [r4, #16]
 8007426:	f7ff fb37 	bl	8006a98 <_free_r>
 800742a:	230c      	movs	r3, #12
 800742c:	f8ca 3000 	str.w	r3, [sl]
 8007430:	89a3      	ldrh	r3, [r4, #12]
 8007432:	f04f 30ff 	mov.w	r0, #4294967295
 8007436:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800743a:	81a3      	strh	r3, [r4, #12]
 800743c:	e7e9      	b.n	8007412 <__ssputs_r+0x8a>
	...

08007440 <_svfiprintf_r>:
 8007440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007444:	4698      	mov	r8, r3
 8007446:	898b      	ldrh	r3, [r1, #12]
 8007448:	4607      	mov	r7, r0
 800744a:	061b      	lsls	r3, r3, #24
 800744c:	460d      	mov	r5, r1
 800744e:	4614      	mov	r4, r2
 8007450:	b09d      	sub	sp, #116	@ 0x74
 8007452:	d510      	bpl.n	8007476 <_svfiprintf_r+0x36>
 8007454:	690b      	ldr	r3, [r1, #16]
 8007456:	b973      	cbnz	r3, 8007476 <_svfiprintf_r+0x36>
 8007458:	2140      	movs	r1, #64	@ 0x40
 800745a:	f7ff fb8f 	bl	8006b7c <_malloc_r>
 800745e:	6028      	str	r0, [r5, #0]
 8007460:	6128      	str	r0, [r5, #16]
 8007462:	b930      	cbnz	r0, 8007472 <_svfiprintf_r+0x32>
 8007464:	230c      	movs	r3, #12
 8007466:	603b      	str	r3, [r7, #0]
 8007468:	f04f 30ff 	mov.w	r0, #4294967295
 800746c:	b01d      	add	sp, #116	@ 0x74
 800746e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007472:	2340      	movs	r3, #64	@ 0x40
 8007474:	616b      	str	r3, [r5, #20]
 8007476:	2300      	movs	r3, #0
 8007478:	9309      	str	r3, [sp, #36]	@ 0x24
 800747a:	2320      	movs	r3, #32
 800747c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007480:	2330      	movs	r3, #48	@ 0x30
 8007482:	f04f 0901 	mov.w	r9, #1
 8007486:	f8cd 800c 	str.w	r8, [sp, #12]
 800748a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007624 <_svfiprintf_r+0x1e4>
 800748e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007492:	4623      	mov	r3, r4
 8007494:	469a      	mov	sl, r3
 8007496:	f813 2b01 	ldrb.w	r2, [r3], #1
 800749a:	b10a      	cbz	r2, 80074a0 <_svfiprintf_r+0x60>
 800749c:	2a25      	cmp	r2, #37	@ 0x25
 800749e:	d1f9      	bne.n	8007494 <_svfiprintf_r+0x54>
 80074a0:	ebba 0b04 	subs.w	fp, sl, r4
 80074a4:	d00b      	beq.n	80074be <_svfiprintf_r+0x7e>
 80074a6:	465b      	mov	r3, fp
 80074a8:	4622      	mov	r2, r4
 80074aa:	4629      	mov	r1, r5
 80074ac:	4638      	mov	r0, r7
 80074ae:	f7ff ff6b 	bl	8007388 <__ssputs_r>
 80074b2:	3001      	adds	r0, #1
 80074b4:	f000 80a7 	beq.w	8007606 <_svfiprintf_r+0x1c6>
 80074b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074ba:	445a      	add	r2, fp
 80074bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80074be:	f89a 3000 	ldrb.w	r3, [sl]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f000 809f 	beq.w	8007606 <_svfiprintf_r+0x1c6>
 80074c8:	2300      	movs	r3, #0
 80074ca:	f04f 32ff 	mov.w	r2, #4294967295
 80074ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074d2:	f10a 0a01 	add.w	sl, sl, #1
 80074d6:	9304      	str	r3, [sp, #16]
 80074d8:	9307      	str	r3, [sp, #28]
 80074da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074de:	931a      	str	r3, [sp, #104]	@ 0x68
 80074e0:	4654      	mov	r4, sl
 80074e2:	2205      	movs	r2, #5
 80074e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074e8:	484e      	ldr	r0, [pc, #312]	@ (8007624 <_svfiprintf_r+0x1e4>)
 80074ea:	f7fe fc4c 	bl	8005d86 <memchr>
 80074ee:	9a04      	ldr	r2, [sp, #16]
 80074f0:	b9d8      	cbnz	r0, 800752a <_svfiprintf_r+0xea>
 80074f2:	06d0      	lsls	r0, r2, #27
 80074f4:	bf44      	itt	mi
 80074f6:	2320      	movmi	r3, #32
 80074f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074fc:	0711      	lsls	r1, r2, #28
 80074fe:	bf44      	itt	mi
 8007500:	232b      	movmi	r3, #43	@ 0x2b
 8007502:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007506:	f89a 3000 	ldrb.w	r3, [sl]
 800750a:	2b2a      	cmp	r3, #42	@ 0x2a
 800750c:	d015      	beq.n	800753a <_svfiprintf_r+0xfa>
 800750e:	4654      	mov	r4, sl
 8007510:	2000      	movs	r0, #0
 8007512:	f04f 0c0a 	mov.w	ip, #10
 8007516:	9a07      	ldr	r2, [sp, #28]
 8007518:	4621      	mov	r1, r4
 800751a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800751e:	3b30      	subs	r3, #48	@ 0x30
 8007520:	2b09      	cmp	r3, #9
 8007522:	d94b      	bls.n	80075bc <_svfiprintf_r+0x17c>
 8007524:	b1b0      	cbz	r0, 8007554 <_svfiprintf_r+0x114>
 8007526:	9207      	str	r2, [sp, #28]
 8007528:	e014      	b.n	8007554 <_svfiprintf_r+0x114>
 800752a:	eba0 0308 	sub.w	r3, r0, r8
 800752e:	fa09 f303 	lsl.w	r3, r9, r3
 8007532:	4313      	orrs	r3, r2
 8007534:	46a2      	mov	sl, r4
 8007536:	9304      	str	r3, [sp, #16]
 8007538:	e7d2      	b.n	80074e0 <_svfiprintf_r+0xa0>
 800753a:	9b03      	ldr	r3, [sp, #12]
 800753c:	1d19      	adds	r1, r3, #4
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	9103      	str	r1, [sp, #12]
 8007542:	2b00      	cmp	r3, #0
 8007544:	bfbb      	ittet	lt
 8007546:	425b      	neglt	r3, r3
 8007548:	f042 0202 	orrlt.w	r2, r2, #2
 800754c:	9307      	strge	r3, [sp, #28]
 800754e:	9307      	strlt	r3, [sp, #28]
 8007550:	bfb8      	it	lt
 8007552:	9204      	strlt	r2, [sp, #16]
 8007554:	7823      	ldrb	r3, [r4, #0]
 8007556:	2b2e      	cmp	r3, #46	@ 0x2e
 8007558:	d10a      	bne.n	8007570 <_svfiprintf_r+0x130>
 800755a:	7863      	ldrb	r3, [r4, #1]
 800755c:	2b2a      	cmp	r3, #42	@ 0x2a
 800755e:	d132      	bne.n	80075c6 <_svfiprintf_r+0x186>
 8007560:	9b03      	ldr	r3, [sp, #12]
 8007562:	3402      	adds	r4, #2
 8007564:	1d1a      	adds	r2, r3, #4
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	9203      	str	r2, [sp, #12]
 800756a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800756e:	9305      	str	r3, [sp, #20]
 8007570:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007628 <_svfiprintf_r+0x1e8>
 8007574:	2203      	movs	r2, #3
 8007576:	4650      	mov	r0, sl
 8007578:	7821      	ldrb	r1, [r4, #0]
 800757a:	f7fe fc04 	bl	8005d86 <memchr>
 800757e:	b138      	cbz	r0, 8007590 <_svfiprintf_r+0x150>
 8007580:	2240      	movs	r2, #64	@ 0x40
 8007582:	9b04      	ldr	r3, [sp, #16]
 8007584:	eba0 000a 	sub.w	r0, r0, sl
 8007588:	4082      	lsls	r2, r0
 800758a:	4313      	orrs	r3, r2
 800758c:	3401      	adds	r4, #1
 800758e:	9304      	str	r3, [sp, #16]
 8007590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007594:	2206      	movs	r2, #6
 8007596:	4825      	ldr	r0, [pc, #148]	@ (800762c <_svfiprintf_r+0x1ec>)
 8007598:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800759c:	f7fe fbf3 	bl	8005d86 <memchr>
 80075a0:	2800      	cmp	r0, #0
 80075a2:	d036      	beq.n	8007612 <_svfiprintf_r+0x1d2>
 80075a4:	4b22      	ldr	r3, [pc, #136]	@ (8007630 <_svfiprintf_r+0x1f0>)
 80075a6:	bb1b      	cbnz	r3, 80075f0 <_svfiprintf_r+0x1b0>
 80075a8:	9b03      	ldr	r3, [sp, #12]
 80075aa:	3307      	adds	r3, #7
 80075ac:	f023 0307 	bic.w	r3, r3, #7
 80075b0:	3308      	adds	r3, #8
 80075b2:	9303      	str	r3, [sp, #12]
 80075b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075b6:	4433      	add	r3, r6
 80075b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80075ba:	e76a      	b.n	8007492 <_svfiprintf_r+0x52>
 80075bc:	460c      	mov	r4, r1
 80075be:	2001      	movs	r0, #1
 80075c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80075c4:	e7a8      	b.n	8007518 <_svfiprintf_r+0xd8>
 80075c6:	2300      	movs	r3, #0
 80075c8:	f04f 0c0a 	mov.w	ip, #10
 80075cc:	4619      	mov	r1, r3
 80075ce:	3401      	adds	r4, #1
 80075d0:	9305      	str	r3, [sp, #20]
 80075d2:	4620      	mov	r0, r4
 80075d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075d8:	3a30      	subs	r2, #48	@ 0x30
 80075da:	2a09      	cmp	r2, #9
 80075dc:	d903      	bls.n	80075e6 <_svfiprintf_r+0x1a6>
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d0c6      	beq.n	8007570 <_svfiprintf_r+0x130>
 80075e2:	9105      	str	r1, [sp, #20]
 80075e4:	e7c4      	b.n	8007570 <_svfiprintf_r+0x130>
 80075e6:	4604      	mov	r4, r0
 80075e8:	2301      	movs	r3, #1
 80075ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80075ee:	e7f0      	b.n	80075d2 <_svfiprintf_r+0x192>
 80075f0:	ab03      	add	r3, sp, #12
 80075f2:	9300      	str	r3, [sp, #0]
 80075f4:	462a      	mov	r2, r5
 80075f6:	4638      	mov	r0, r7
 80075f8:	4b0e      	ldr	r3, [pc, #56]	@ (8007634 <_svfiprintf_r+0x1f4>)
 80075fa:	a904      	add	r1, sp, #16
 80075fc:	f7fd fe60 	bl	80052c0 <_printf_float>
 8007600:	1c42      	adds	r2, r0, #1
 8007602:	4606      	mov	r6, r0
 8007604:	d1d6      	bne.n	80075b4 <_svfiprintf_r+0x174>
 8007606:	89ab      	ldrh	r3, [r5, #12]
 8007608:	065b      	lsls	r3, r3, #25
 800760a:	f53f af2d 	bmi.w	8007468 <_svfiprintf_r+0x28>
 800760e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007610:	e72c      	b.n	800746c <_svfiprintf_r+0x2c>
 8007612:	ab03      	add	r3, sp, #12
 8007614:	9300      	str	r3, [sp, #0]
 8007616:	462a      	mov	r2, r5
 8007618:	4638      	mov	r0, r7
 800761a:	4b06      	ldr	r3, [pc, #24]	@ (8007634 <_svfiprintf_r+0x1f4>)
 800761c:	a904      	add	r1, sp, #16
 800761e:	f7fe f8ed 	bl	80057fc <_printf_i>
 8007622:	e7ed      	b.n	8007600 <_svfiprintf_r+0x1c0>
 8007624:	08009ad0 	.word	0x08009ad0
 8007628:	08009ad6 	.word	0x08009ad6
 800762c:	08009ada 	.word	0x08009ada
 8007630:	080052c1 	.word	0x080052c1
 8007634:	08007389 	.word	0x08007389

08007638 <__sflush_r>:
 8007638:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800763c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800763e:	0716      	lsls	r6, r2, #28
 8007640:	4605      	mov	r5, r0
 8007642:	460c      	mov	r4, r1
 8007644:	d454      	bmi.n	80076f0 <__sflush_r+0xb8>
 8007646:	684b      	ldr	r3, [r1, #4]
 8007648:	2b00      	cmp	r3, #0
 800764a:	dc02      	bgt.n	8007652 <__sflush_r+0x1a>
 800764c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800764e:	2b00      	cmp	r3, #0
 8007650:	dd48      	ble.n	80076e4 <__sflush_r+0xac>
 8007652:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007654:	2e00      	cmp	r6, #0
 8007656:	d045      	beq.n	80076e4 <__sflush_r+0xac>
 8007658:	2300      	movs	r3, #0
 800765a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800765e:	682f      	ldr	r7, [r5, #0]
 8007660:	6a21      	ldr	r1, [r4, #32]
 8007662:	602b      	str	r3, [r5, #0]
 8007664:	d030      	beq.n	80076c8 <__sflush_r+0x90>
 8007666:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007668:	89a3      	ldrh	r3, [r4, #12]
 800766a:	0759      	lsls	r1, r3, #29
 800766c:	d505      	bpl.n	800767a <__sflush_r+0x42>
 800766e:	6863      	ldr	r3, [r4, #4]
 8007670:	1ad2      	subs	r2, r2, r3
 8007672:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007674:	b10b      	cbz	r3, 800767a <__sflush_r+0x42>
 8007676:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007678:	1ad2      	subs	r2, r2, r3
 800767a:	2300      	movs	r3, #0
 800767c:	4628      	mov	r0, r5
 800767e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007680:	6a21      	ldr	r1, [r4, #32]
 8007682:	47b0      	blx	r6
 8007684:	1c43      	adds	r3, r0, #1
 8007686:	89a3      	ldrh	r3, [r4, #12]
 8007688:	d106      	bne.n	8007698 <__sflush_r+0x60>
 800768a:	6829      	ldr	r1, [r5, #0]
 800768c:	291d      	cmp	r1, #29
 800768e:	d82b      	bhi.n	80076e8 <__sflush_r+0xb0>
 8007690:	4a28      	ldr	r2, [pc, #160]	@ (8007734 <__sflush_r+0xfc>)
 8007692:	40ca      	lsrs	r2, r1
 8007694:	07d6      	lsls	r6, r2, #31
 8007696:	d527      	bpl.n	80076e8 <__sflush_r+0xb0>
 8007698:	2200      	movs	r2, #0
 800769a:	6062      	str	r2, [r4, #4]
 800769c:	6922      	ldr	r2, [r4, #16]
 800769e:	04d9      	lsls	r1, r3, #19
 80076a0:	6022      	str	r2, [r4, #0]
 80076a2:	d504      	bpl.n	80076ae <__sflush_r+0x76>
 80076a4:	1c42      	adds	r2, r0, #1
 80076a6:	d101      	bne.n	80076ac <__sflush_r+0x74>
 80076a8:	682b      	ldr	r3, [r5, #0]
 80076aa:	b903      	cbnz	r3, 80076ae <__sflush_r+0x76>
 80076ac:	6560      	str	r0, [r4, #84]	@ 0x54
 80076ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076b0:	602f      	str	r7, [r5, #0]
 80076b2:	b1b9      	cbz	r1, 80076e4 <__sflush_r+0xac>
 80076b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076b8:	4299      	cmp	r1, r3
 80076ba:	d002      	beq.n	80076c2 <__sflush_r+0x8a>
 80076bc:	4628      	mov	r0, r5
 80076be:	f7ff f9eb 	bl	8006a98 <_free_r>
 80076c2:	2300      	movs	r3, #0
 80076c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80076c6:	e00d      	b.n	80076e4 <__sflush_r+0xac>
 80076c8:	2301      	movs	r3, #1
 80076ca:	4628      	mov	r0, r5
 80076cc:	47b0      	blx	r6
 80076ce:	4602      	mov	r2, r0
 80076d0:	1c50      	adds	r0, r2, #1
 80076d2:	d1c9      	bne.n	8007668 <__sflush_r+0x30>
 80076d4:	682b      	ldr	r3, [r5, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d0c6      	beq.n	8007668 <__sflush_r+0x30>
 80076da:	2b1d      	cmp	r3, #29
 80076dc:	d001      	beq.n	80076e2 <__sflush_r+0xaa>
 80076de:	2b16      	cmp	r3, #22
 80076e0:	d11d      	bne.n	800771e <__sflush_r+0xe6>
 80076e2:	602f      	str	r7, [r5, #0]
 80076e4:	2000      	movs	r0, #0
 80076e6:	e021      	b.n	800772c <__sflush_r+0xf4>
 80076e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076ec:	b21b      	sxth	r3, r3
 80076ee:	e01a      	b.n	8007726 <__sflush_r+0xee>
 80076f0:	690f      	ldr	r7, [r1, #16]
 80076f2:	2f00      	cmp	r7, #0
 80076f4:	d0f6      	beq.n	80076e4 <__sflush_r+0xac>
 80076f6:	0793      	lsls	r3, r2, #30
 80076f8:	bf18      	it	ne
 80076fa:	2300      	movne	r3, #0
 80076fc:	680e      	ldr	r6, [r1, #0]
 80076fe:	bf08      	it	eq
 8007700:	694b      	ldreq	r3, [r1, #20]
 8007702:	1bf6      	subs	r6, r6, r7
 8007704:	600f      	str	r7, [r1, #0]
 8007706:	608b      	str	r3, [r1, #8]
 8007708:	2e00      	cmp	r6, #0
 800770a:	ddeb      	ble.n	80076e4 <__sflush_r+0xac>
 800770c:	4633      	mov	r3, r6
 800770e:	463a      	mov	r2, r7
 8007710:	4628      	mov	r0, r5
 8007712:	6a21      	ldr	r1, [r4, #32]
 8007714:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007718:	47e0      	blx	ip
 800771a:	2800      	cmp	r0, #0
 800771c:	dc07      	bgt.n	800772e <__sflush_r+0xf6>
 800771e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007722:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007726:	f04f 30ff 	mov.w	r0, #4294967295
 800772a:	81a3      	strh	r3, [r4, #12]
 800772c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800772e:	4407      	add	r7, r0
 8007730:	1a36      	subs	r6, r6, r0
 8007732:	e7e9      	b.n	8007708 <__sflush_r+0xd0>
 8007734:	20400001 	.word	0x20400001

08007738 <_fflush_r>:
 8007738:	b538      	push	{r3, r4, r5, lr}
 800773a:	690b      	ldr	r3, [r1, #16]
 800773c:	4605      	mov	r5, r0
 800773e:	460c      	mov	r4, r1
 8007740:	b913      	cbnz	r3, 8007748 <_fflush_r+0x10>
 8007742:	2500      	movs	r5, #0
 8007744:	4628      	mov	r0, r5
 8007746:	bd38      	pop	{r3, r4, r5, pc}
 8007748:	b118      	cbz	r0, 8007752 <_fflush_r+0x1a>
 800774a:	6a03      	ldr	r3, [r0, #32]
 800774c:	b90b      	cbnz	r3, 8007752 <_fflush_r+0x1a>
 800774e:	f7fe f9ff 	bl	8005b50 <__sinit>
 8007752:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d0f3      	beq.n	8007742 <_fflush_r+0xa>
 800775a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800775c:	07d0      	lsls	r0, r2, #31
 800775e:	d404      	bmi.n	800776a <_fflush_r+0x32>
 8007760:	0599      	lsls	r1, r3, #22
 8007762:	d402      	bmi.n	800776a <_fflush_r+0x32>
 8007764:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007766:	f7fe fb0c 	bl	8005d82 <__retarget_lock_acquire_recursive>
 800776a:	4628      	mov	r0, r5
 800776c:	4621      	mov	r1, r4
 800776e:	f7ff ff63 	bl	8007638 <__sflush_r>
 8007772:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007774:	4605      	mov	r5, r0
 8007776:	07da      	lsls	r2, r3, #31
 8007778:	d4e4      	bmi.n	8007744 <_fflush_r+0xc>
 800777a:	89a3      	ldrh	r3, [r4, #12]
 800777c:	059b      	lsls	r3, r3, #22
 800777e:	d4e1      	bmi.n	8007744 <_fflush_r+0xc>
 8007780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007782:	f7fe faff 	bl	8005d84 <__retarget_lock_release_recursive>
 8007786:	e7dd      	b.n	8007744 <_fflush_r+0xc>

08007788 <fiprintf>:
 8007788:	b40e      	push	{r1, r2, r3}
 800778a:	b503      	push	{r0, r1, lr}
 800778c:	4601      	mov	r1, r0
 800778e:	ab03      	add	r3, sp, #12
 8007790:	4805      	ldr	r0, [pc, #20]	@ (80077a8 <fiprintf+0x20>)
 8007792:	f853 2b04 	ldr.w	r2, [r3], #4
 8007796:	6800      	ldr	r0, [r0, #0]
 8007798:	9301      	str	r3, [sp, #4]
 800779a:	f000 f8cf 	bl	800793c <_vfiprintf_r>
 800779e:	b002      	add	sp, #8
 80077a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80077a4:	b003      	add	sp, #12
 80077a6:	4770      	bx	lr
 80077a8:	2000002c 	.word	0x2000002c

080077ac <memmove>:
 80077ac:	4288      	cmp	r0, r1
 80077ae:	b510      	push	{r4, lr}
 80077b0:	eb01 0402 	add.w	r4, r1, r2
 80077b4:	d902      	bls.n	80077bc <memmove+0x10>
 80077b6:	4284      	cmp	r4, r0
 80077b8:	4623      	mov	r3, r4
 80077ba:	d807      	bhi.n	80077cc <memmove+0x20>
 80077bc:	1e43      	subs	r3, r0, #1
 80077be:	42a1      	cmp	r1, r4
 80077c0:	d008      	beq.n	80077d4 <memmove+0x28>
 80077c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80077ca:	e7f8      	b.n	80077be <memmove+0x12>
 80077cc:	4601      	mov	r1, r0
 80077ce:	4402      	add	r2, r0
 80077d0:	428a      	cmp	r2, r1
 80077d2:	d100      	bne.n	80077d6 <memmove+0x2a>
 80077d4:	bd10      	pop	{r4, pc}
 80077d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80077da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80077de:	e7f7      	b.n	80077d0 <memmove+0x24>

080077e0 <_sbrk_r>:
 80077e0:	b538      	push	{r3, r4, r5, lr}
 80077e2:	2300      	movs	r3, #0
 80077e4:	4d05      	ldr	r5, [pc, #20]	@ (80077fc <_sbrk_r+0x1c>)
 80077e6:	4604      	mov	r4, r0
 80077e8:	4608      	mov	r0, r1
 80077ea:	602b      	str	r3, [r5, #0]
 80077ec:	f7fa f964 	bl	8001ab8 <_sbrk>
 80077f0:	1c43      	adds	r3, r0, #1
 80077f2:	d102      	bne.n	80077fa <_sbrk_r+0x1a>
 80077f4:	682b      	ldr	r3, [r5, #0]
 80077f6:	b103      	cbz	r3, 80077fa <_sbrk_r+0x1a>
 80077f8:	6023      	str	r3, [r4, #0]
 80077fa:	bd38      	pop	{r3, r4, r5, pc}
 80077fc:	200014a0 	.word	0x200014a0

08007800 <memcpy>:
 8007800:	440a      	add	r2, r1
 8007802:	4291      	cmp	r1, r2
 8007804:	f100 33ff 	add.w	r3, r0, #4294967295
 8007808:	d100      	bne.n	800780c <memcpy+0xc>
 800780a:	4770      	bx	lr
 800780c:	b510      	push	{r4, lr}
 800780e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007812:	4291      	cmp	r1, r2
 8007814:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007818:	d1f9      	bne.n	800780e <memcpy+0xe>
 800781a:	bd10      	pop	{r4, pc}

0800781c <abort>:
 800781c:	2006      	movs	r0, #6
 800781e:	b508      	push	{r3, lr}
 8007820:	f000 fa60 	bl	8007ce4 <raise>
 8007824:	2001      	movs	r0, #1
 8007826:	f7fa f8d2 	bl	80019ce <_exit>

0800782a <_calloc_r>:
 800782a:	b570      	push	{r4, r5, r6, lr}
 800782c:	fba1 5402 	umull	r5, r4, r1, r2
 8007830:	b934      	cbnz	r4, 8007840 <_calloc_r+0x16>
 8007832:	4629      	mov	r1, r5
 8007834:	f7ff f9a2 	bl	8006b7c <_malloc_r>
 8007838:	4606      	mov	r6, r0
 800783a:	b928      	cbnz	r0, 8007848 <_calloc_r+0x1e>
 800783c:	4630      	mov	r0, r6
 800783e:	bd70      	pop	{r4, r5, r6, pc}
 8007840:	220c      	movs	r2, #12
 8007842:	2600      	movs	r6, #0
 8007844:	6002      	str	r2, [r0, #0]
 8007846:	e7f9      	b.n	800783c <_calloc_r+0x12>
 8007848:	462a      	mov	r2, r5
 800784a:	4621      	mov	r1, r4
 800784c:	f7fe fa1b 	bl	8005c86 <memset>
 8007850:	e7f4      	b.n	800783c <_calloc_r+0x12>

08007852 <__ascii_mbtowc>:
 8007852:	b082      	sub	sp, #8
 8007854:	b901      	cbnz	r1, 8007858 <__ascii_mbtowc+0x6>
 8007856:	a901      	add	r1, sp, #4
 8007858:	b142      	cbz	r2, 800786c <__ascii_mbtowc+0x1a>
 800785a:	b14b      	cbz	r3, 8007870 <__ascii_mbtowc+0x1e>
 800785c:	7813      	ldrb	r3, [r2, #0]
 800785e:	600b      	str	r3, [r1, #0]
 8007860:	7812      	ldrb	r2, [r2, #0]
 8007862:	1e10      	subs	r0, r2, #0
 8007864:	bf18      	it	ne
 8007866:	2001      	movne	r0, #1
 8007868:	b002      	add	sp, #8
 800786a:	4770      	bx	lr
 800786c:	4610      	mov	r0, r2
 800786e:	e7fb      	b.n	8007868 <__ascii_mbtowc+0x16>
 8007870:	f06f 0001 	mvn.w	r0, #1
 8007874:	e7f8      	b.n	8007868 <__ascii_mbtowc+0x16>

08007876 <_realloc_r>:
 8007876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800787a:	4607      	mov	r7, r0
 800787c:	4614      	mov	r4, r2
 800787e:	460d      	mov	r5, r1
 8007880:	b921      	cbnz	r1, 800788c <_realloc_r+0x16>
 8007882:	4611      	mov	r1, r2
 8007884:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007888:	f7ff b978 	b.w	8006b7c <_malloc_r>
 800788c:	b92a      	cbnz	r2, 800789a <_realloc_r+0x24>
 800788e:	f7ff f903 	bl	8006a98 <_free_r>
 8007892:	4625      	mov	r5, r4
 8007894:	4628      	mov	r0, r5
 8007896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800789a:	f000 fa3f 	bl	8007d1c <_malloc_usable_size_r>
 800789e:	4284      	cmp	r4, r0
 80078a0:	4606      	mov	r6, r0
 80078a2:	d802      	bhi.n	80078aa <_realloc_r+0x34>
 80078a4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80078a8:	d8f4      	bhi.n	8007894 <_realloc_r+0x1e>
 80078aa:	4621      	mov	r1, r4
 80078ac:	4638      	mov	r0, r7
 80078ae:	f7ff f965 	bl	8006b7c <_malloc_r>
 80078b2:	4680      	mov	r8, r0
 80078b4:	b908      	cbnz	r0, 80078ba <_realloc_r+0x44>
 80078b6:	4645      	mov	r5, r8
 80078b8:	e7ec      	b.n	8007894 <_realloc_r+0x1e>
 80078ba:	42b4      	cmp	r4, r6
 80078bc:	4622      	mov	r2, r4
 80078be:	4629      	mov	r1, r5
 80078c0:	bf28      	it	cs
 80078c2:	4632      	movcs	r2, r6
 80078c4:	f7ff ff9c 	bl	8007800 <memcpy>
 80078c8:	4629      	mov	r1, r5
 80078ca:	4638      	mov	r0, r7
 80078cc:	f7ff f8e4 	bl	8006a98 <_free_r>
 80078d0:	e7f1      	b.n	80078b6 <_realloc_r+0x40>

080078d2 <__ascii_wctomb>:
 80078d2:	4603      	mov	r3, r0
 80078d4:	4608      	mov	r0, r1
 80078d6:	b141      	cbz	r1, 80078ea <__ascii_wctomb+0x18>
 80078d8:	2aff      	cmp	r2, #255	@ 0xff
 80078da:	d904      	bls.n	80078e6 <__ascii_wctomb+0x14>
 80078dc:	228a      	movs	r2, #138	@ 0x8a
 80078de:	f04f 30ff 	mov.w	r0, #4294967295
 80078e2:	601a      	str	r2, [r3, #0]
 80078e4:	4770      	bx	lr
 80078e6:	2001      	movs	r0, #1
 80078e8:	700a      	strb	r2, [r1, #0]
 80078ea:	4770      	bx	lr

080078ec <__sfputc_r>:
 80078ec:	6893      	ldr	r3, [r2, #8]
 80078ee:	b410      	push	{r4}
 80078f0:	3b01      	subs	r3, #1
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	6093      	str	r3, [r2, #8]
 80078f6:	da07      	bge.n	8007908 <__sfputc_r+0x1c>
 80078f8:	6994      	ldr	r4, [r2, #24]
 80078fa:	42a3      	cmp	r3, r4
 80078fc:	db01      	blt.n	8007902 <__sfputc_r+0x16>
 80078fe:	290a      	cmp	r1, #10
 8007900:	d102      	bne.n	8007908 <__sfputc_r+0x1c>
 8007902:	bc10      	pop	{r4}
 8007904:	f000 b932 	b.w	8007b6c <__swbuf_r>
 8007908:	6813      	ldr	r3, [r2, #0]
 800790a:	1c58      	adds	r0, r3, #1
 800790c:	6010      	str	r0, [r2, #0]
 800790e:	7019      	strb	r1, [r3, #0]
 8007910:	4608      	mov	r0, r1
 8007912:	bc10      	pop	{r4}
 8007914:	4770      	bx	lr

08007916 <__sfputs_r>:
 8007916:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007918:	4606      	mov	r6, r0
 800791a:	460f      	mov	r7, r1
 800791c:	4614      	mov	r4, r2
 800791e:	18d5      	adds	r5, r2, r3
 8007920:	42ac      	cmp	r4, r5
 8007922:	d101      	bne.n	8007928 <__sfputs_r+0x12>
 8007924:	2000      	movs	r0, #0
 8007926:	e007      	b.n	8007938 <__sfputs_r+0x22>
 8007928:	463a      	mov	r2, r7
 800792a:	4630      	mov	r0, r6
 800792c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007930:	f7ff ffdc 	bl	80078ec <__sfputc_r>
 8007934:	1c43      	adds	r3, r0, #1
 8007936:	d1f3      	bne.n	8007920 <__sfputs_r+0xa>
 8007938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800793c <_vfiprintf_r>:
 800793c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007940:	460d      	mov	r5, r1
 8007942:	4614      	mov	r4, r2
 8007944:	4698      	mov	r8, r3
 8007946:	4606      	mov	r6, r0
 8007948:	b09d      	sub	sp, #116	@ 0x74
 800794a:	b118      	cbz	r0, 8007954 <_vfiprintf_r+0x18>
 800794c:	6a03      	ldr	r3, [r0, #32]
 800794e:	b90b      	cbnz	r3, 8007954 <_vfiprintf_r+0x18>
 8007950:	f7fe f8fe 	bl	8005b50 <__sinit>
 8007954:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007956:	07d9      	lsls	r1, r3, #31
 8007958:	d405      	bmi.n	8007966 <_vfiprintf_r+0x2a>
 800795a:	89ab      	ldrh	r3, [r5, #12]
 800795c:	059a      	lsls	r2, r3, #22
 800795e:	d402      	bmi.n	8007966 <_vfiprintf_r+0x2a>
 8007960:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007962:	f7fe fa0e 	bl	8005d82 <__retarget_lock_acquire_recursive>
 8007966:	89ab      	ldrh	r3, [r5, #12]
 8007968:	071b      	lsls	r3, r3, #28
 800796a:	d501      	bpl.n	8007970 <_vfiprintf_r+0x34>
 800796c:	692b      	ldr	r3, [r5, #16]
 800796e:	b99b      	cbnz	r3, 8007998 <_vfiprintf_r+0x5c>
 8007970:	4629      	mov	r1, r5
 8007972:	4630      	mov	r0, r6
 8007974:	f000 f938 	bl	8007be8 <__swsetup_r>
 8007978:	b170      	cbz	r0, 8007998 <_vfiprintf_r+0x5c>
 800797a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800797c:	07dc      	lsls	r4, r3, #31
 800797e:	d504      	bpl.n	800798a <_vfiprintf_r+0x4e>
 8007980:	f04f 30ff 	mov.w	r0, #4294967295
 8007984:	b01d      	add	sp, #116	@ 0x74
 8007986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800798a:	89ab      	ldrh	r3, [r5, #12]
 800798c:	0598      	lsls	r0, r3, #22
 800798e:	d4f7      	bmi.n	8007980 <_vfiprintf_r+0x44>
 8007990:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007992:	f7fe f9f7 	bl	8005d84 <__retarget_lock_release_recursive>
 8007996:	e7f3      	b.n	8007980 <_vfiprintf_r+0x44>
 8007998:	2300      	movs	r3, #0
 800799a:	9309      	str	r3, [sp, #36]	@ 0x24
 800799c:	2320      	movs	r3, #32
 800799e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079a2:	2330      	movs	r3, #48	@ 0x30
 80079a4:	f04f 0901 	mov.w	r9, #1
 80079a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80079ac:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007b58 <_vfiprintf_r+0x21c>
 80079b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079b4:	4623      	mov	r3, r4
 80079b6:	469a      	mov	sl, r3
 80079b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079bc:	b10a      	cbz	r2, 80079c2 <_vfiprintf_r+0x86>
 80079be:	2a25      	cmp	r2, #37	@ 0x25
 80079c0:	d1f9      	bne.n	80079b6 <_vfiprintf_r+0x7a>
 80079c2:	ebba 0b04 	subs.w	fp, sl, r4
 80079c6:	d00b      	beq.n	80079e0 <_vfiprintf_r+0xa4>
 80079c8:	465b      	mov	r3, fp
 80079ca:	4622      	mov	r2, r4
 80079cc:	4629      	mov	r1, r5
 80079ce:	4630      	mov	r0, r6
 80079d0:	f7ff ffa1 	bl	8007916 <__sfputs_r>
 80079d4:	3001      	adds	r0, #1
 80079d6:	f000 80a7 	beq.w	8007b28 <_vfiprintf_r+0x1ec>
 80079da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079dc:	445a      	add	r2, fp
 80079de:	9209      	str	r2, [sp, #36]	@ 0x24
 80079e0:	f89a 3000 	ldrb.w	r3, [sl]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	f000 809f 	beq.w	8007b28 <_vfiprintf_r+0x1ec>
 80079ea:	2300      	movs	r3, #0
 80079ec:	f04f 32ff 	mov.w	r2, #4294967295
 80079f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079f4:	f10a 0a01 	add.w	sl, sl, #1
 80079f8:	9304      	str	r3, [sp, #16]
 80079fa:	9307      	str	r3, [sp, #28]
 80079fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a00:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a02:	4654      	mov	r4, sl
 8007a04:	2205      	movs	r2, #5
 8007a06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a0a:	4853      	ldr	r0, [pc, #332]	@ (8007b58 <_vfiprintf_r+0x21c>)
 8007a0c:	f7fe f9bb 	bl	8005d86 <memchr>
 8007a10:	9a04      	ldr	r2, [sp, #16]
 8007a12:	b9d8      	cbnz	r0, 8007a4c <_vfiprintf_r+0x110>
 8007a14:	06d1      	lsls	r1, r2, #27
 8007a16:	bf44      	itt	mi
 8007a18:	2320      	movmi	r3, #32
 8007a1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a1e:	0713      	lsls	r3, r2, #28
 8007a20:	bf44      	itt	mi
 8007a22:	232b      	movmi	r3, #43	@ 0x2b
 8007a24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a28:	f89a 3000 	ldrb.w	r3, [sl]
 8007a2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a2e:	d015      	beq.n	8007a5c <_vfiprintf_r+0x120>
 8007a30:	4654      	mov	r4, sl
 8007a32:	2000      	movs	r0, #0
 8007a34:	f04f 0c0a 	mov.w	ip, #10
 8007a38:	9a07      	ldr	r2, [sp, #28]
 8007a3a:	4621      	mov	r1, r4
 8007a3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a40:	3b30      	subs	r3, #48	@ 0x30
 8007a42:	2b09      	cmp	r3, #9
 8007a44:	d94b      	bls.n	8007ade <_vfiprintf_r+0x1a2>
 8007a46:	b1b0      	cbz	r0, 8007a76 <_vfiprintf_r+0x13a>
 8007a48:	9207      	str	r2, [sp, #28]
 8007a4a:	e014      	b.n	8007a76 <_vfiprintf_r+0x13a>
 8007a4c:	eba0 0308 	sub.w	r3, r0, r8
 8007a50:	fa09 f303 	lsl.w	r3, r9, r3
 8007a54:	4313      	orrs	r3, r2
 8007a56:	46a2      	mov	sl, r4
 8007a58:	9304      	str	r3, [sp, #16]
 8007a5a:	e7d2      	b.n	8007a02 <_vfiprintf_r+0xc6>
 8007a5c:	9b03      	ldr	r3, [sp, #12]
 8007a5e:	1d19      	adds	r1, r3, #4
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	9103      	str	r1, [sp, #12]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	bfbb      	ittet	lt
 8007a68:	425b      	neglt	r3, r3
 8007a6a:	f042 0202 	orrlt.w	r2, r2, #2
 8007a6e:	9307      	strge	r3, [sp, #28]
 8007a70:	9307      	strlt	r3, [sp, #28]
 8007a72:	bfb8      	it	lt
 8007a74:	9204      	strlt	r2, [sp, #16]
 8007a76:	7823      	ldrb	r3, [r4, #0]
 8007a78:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a7a:	d10a      	bne.n	8007a92 <_vfiprintf_r+0x156>
 8007a7c:	7863      	ldrb	r3, [r4, #1]
 8007a7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a80:	d132      	bne.n	8007ae8 <_vfiprintf_r+0x1ac>
 8007a82:	9b03      	ldr	r3, [sp, #12]
 8007a84:	3402      	adds	r4, #2
 8007a86:	1d1a      	adds	r2, r3, #4
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	9203      	str	r2, [sp, #12]
 8007a8c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a90:	9305      	str	r3, [sp, #20]
 8007a92:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007b5c <_vfiprintf_r+0x220>
 8007a96:	2203      	movs	r2, #3
 8007a98:	4650      	mov	r0, sl
 8007a9a:	7821      	ldrb	r1, [r4, #0]
 8007a9c:	f7fe f973 	bl	8005d86 <memchr>
 8007aa0:	b138      	cbz	r0, 8007ab2 <_vfiprintf_r+0x176>
 8007aa2:	2240      	movs	r2, #64	@ 0x40
 8007aa4:	9b04      	ldr	r3, [sp, #16]
 8007aa6:	eba0 000a 	sub.w	r0, r0, sl
 8007aaa:	4082      	lsls	r2, r0
 8007aac:	4313      	orrs	r3, r2
 8007aae:	3401      	adds	r4, #1
 8007ab0:	9304      	str	r3, [sp, #16]
 8007ab2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ab6:	2206      	movs	r2, #6
 8007ab8:	4829      	ldr	r0, [pc, #164]	@ (8007b60 <_vfiprintf_r+0x224>)
 8007aba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007abe:	f7fe f962 	bl	8005d86 <memchr>
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	d03f      	beq.n	8007b46 <_vfiprintf_r+0x20a>
 8007ac6:	4b27      	ldr	r3, [pc, #156]	@ (8007b64 <_vfiprintf_r+0x228>)
 8007ac8:	bb1b      	cbnz	r3, 8007b12 <_vfiprintf_r+0x1d6>
 8007aca:	9b03      	ldr	r3, [sp, #12]
 8007acc:	3307      	adds	r3, #7
 8007ace:	f023 0307 	bic.w	r3, r3, #7
 8007ad2:	3308      	adds	r3, #8
 8007ad4:	9303      	str	r3, [sp, #12]
 8007ad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ad8:	443b      	add	r3, r7
 8007ada:	9309      	str	r3, [sp, #36]	@ 0x24
 8007adc:	e76a      	b.n	80079b4 <_vfiprintf_r+0x78>
 8007ade:	460c      	mov	r4, r1
 8007ae0:	2001      	movs	r0, #1
 8007ae2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ae6:	e7a8      	b.n	8007a3a <_vfiprintf_r+0xfe>
 8007ae8:	2300      	movs	r3, #0
 8007aea:	f04f 0c0a 	mov.w	ip, #10
 8007aee:	4619      	mov	r1, r3
 8007af0:	3401      	adds	r4, #1
 8007af2:	9305      	str	r3, [sp, #20]
 8007af4:	4620      	mov	r0, r4
 8007af6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007afa:	3a30      	subs	r2, #48	@ 0x30
 8007afc:	2a09      	cmp	r2, #9
 8007afe:	d903      	bls.n	8007b08 <_vfiprintf_r+0x1cc>
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d0c6      	beq.n	8007a92 <_vfiprintf_r+0x156>
 8007b04:	9105      	str	r1, [sp, #20]
 8007b06:	e7c4      	b.n	8007a92 <_vfiprintf_r+0x156>
 8007b08:	4604      	mov	r4, r0
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b10:	e7f0      	b.n	8007af4 <_vfiprintf_r+0x1b8>
 8007b12:	ab03      	add	r3, sp, #12
 8007b14:	9300      	str	r3, [sp, #0]
 8007b16:	462a      	mov	r2, r5
 8007b18:	4630      	mov	r0, r6
 8007b1a:	4b13      	ldr	r3, [pc, #76]	@ (8007b68 <_vfiprintf_r+0x22c>)
 8007b1c:	a904      	add	r1, sp, #16
 8007b1e:	f7fd fbcf 	bl	80052c0 <_printf_float>
 8007b22:	4607      	mov	r7, r0
 8007b24:	1c78      	adds	r0, r7, #1
 8007b26:	d1d6      	bne.n	8007ad6 <_vfiprintf_r+0x19a>
 8007b28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b2a:	07d9      	lsls	r1, r3, #31
 8007b2c:	d405      	bmi.n	8007b3a <_vfiprintf_r+0x1fe>
 8007b2e:	89ab      	ldrh	r3, [r5, #12]
 8007b30:	059a      	lsls	r2, r3, #22
 8007b32:	d402      	bmi.n	8007b3a <_vfiprintf_r+0x1fe>
 8007b34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b36:	f7fe f925 	bl	8005d84 <__retarget_lock_release_recursive>
 8007b3a:	89ab      	ldrh	r3, [r5, #12]
 8007b3c:	065b      	lsls	r3, r3, #25
 8007b3e:	f53f af1f 	bmi.w	8007980 <_vfiprintf_r+0x44>
 8007b42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b44:	e71e      	b.n	8007984 <_vfiprintf_r+0x48>
 8007b46:	ab03      	add	r3, sp, #12
 8007b48:	9300      	str	r3, [sp, #0]
 8007b4a:	462a      	mov	r2, r5
 8007b4c:	4630      	mov	r0, r6
 8007b4e:	4b06      	ldr	r3, [pc, #24]	@ (8007b68 <_vfiprintf_r+0x22c>)
 8007b50:	a904      	add	r1, sp, #16
 8007b52:	f7fd fe53 	bl	80057fc <_printf_i>
 8007b56:	e7e4      	b.n	8007b22 <_vfiprintf_r+0x1e6>
 8007b58:	08009ad0 	.word	0x08009ad0
 8007b5c:	08009ad6 	.word	0x08009ad6
 8007b60:	08009ada 	.word	0x08009ada
 8007b64:	080052c1 	.word	0x080052c1
 8007b68:	08007917 	.word	0x08007917

08007b6c <__swbuf_r>:
 8007b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b6e:	460e      	mov	r6, r1
 8007b70:	4614      	mov	r4, r2
 8007b72:	4605      	mov	r5, r0
 8007b74:	b118      	cbz	r0, 8007b7e <__swbuf_r+0x12>
 8007b76:	6a03      	ldr	r3, [r0, #32]
 8007b78:	b90b      	cbnz	r3, 8007b7e <__swbuf_r+0x12>
 8007b7a:	f7fd ffe9 	bl	8005b50 <__sinit>
 8007b7e:	69a3      	ldr	r3, [r4, #24]
 8007b80:	60a3      	str	r3, [r4, #8]
 8007b82:	89a3      	ldrh	r3, [r4, #12]
 8007b84:	071a      	lsls	r2, r3, #28
 8007b86:	d501      	bpl.n	8007b8c <__swbuf_r+0x20>
 8007b88:	6923      	ldr	r3, [r4, #16]
 8007b8a:	b943      	cbnz	r3, 8007b9e <__swbuf_r+0x32>
 8007b8c:	4621      	mov	r1, r4
 8007b8e:	4628      	mov	r0, r5
 8007b90:	f000 f82a 	bl	8007be8 <__swsetup_r>
 8007b94:	b118      	cbz	r0, 8007b9e <__swbuf_r+0x32>
 8007b96:	f04f 37ff 	mov.w	r7, #4294967295
 8007b9a:	4638      	mov	r0, r7
 8007b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b9e:	6823      	ldr	r3, [r4, #0]
 8007ba0:	6922      	ldr	r2, [r4, #16]
 8007ba2:	b2f6      	uxtb	r6, r6
 8007ba4:	1a98      	subs	r0, r3, r2
 8007ba6:	6963      	ldr	r3, [r4, #20]
 8007ba8:	4637      	mov	r7, r6
 8007baa:	4283      	cmp	r3, r0
 8007bac:	dc05      	bgt.n	8007bba <__swbuf_r+0x4e>
 8007bae:	4621      	mov	r1, r4
 8007bb0:	4628      	mov	r0, r5
 8007bb2:	f7ff fdc1 	bl	8007738 <_fflush_r>
 8007bb6:	2800      	cmp	r0, #0
 8007bb8:	d1ed      	bne.n	8007b96 <__swbuf_r+0x2a>
 8007bba:	68a3      	ldr	r3, [r4, #8]
 8007bbc:	3b01      	subs	r3, #1
 8007bbe:	60a3      	str	r3, [r4, #8]
 8007bc0:	6823      	ldr	r3, [r4, #0]
 8007bc2:	1c5a      	adds	r2, r3, #1
 8007bc4:	6022      	str	r2, [r4, #0]
 8007bc6:	701e      	strb	r6, [r3, #0]
 8007bc8:	6962      	ldr	r2, [r4, #20]
 8007bca:	1c43      	adds	r3, r0, #1
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d004      	beq.n	8007bda <__swbuf_r+0x6e>
 8007bd0:	89a3      	ldrh	r3, [r4, #12]
 8007bd2:	07db      	lsls	r3, r3, #31
 8007bd4:	d5e1      	bpl.n	8007b9a <__swbuf_r+0x2e>
 8007bd6:	2e0a      	cmp	r6, #10
 8007bd8:	d1df      	bne.n	8007b9a <__swbuf_r+0x2e>
 8007bda:	4621      	mov	r1, r4
 8007bdc:	4628      	mov	r0, r5
 8007bde:	f7ff fdab 	bl	8007738 <_fflush_r>
 8007be2:	2800      	cmp	r0, #0
 8007be4:	d0d9      	beq.n	8007b9a <__swbuf_r+0x2e>
 8007be6:	e7d6      	b.n	8007b96 <__swbuf_r+0x2a>

08007be8 <__swsetup_r>:
 8007be8:	b538      	push	{r3, r4, r5, lr}
 8007bea:	4b29      	ldr	r3, [pc, #164]	@ (8007c90 <__swsetup_r+0xa8>)
 8007bec:	4605      	mov	r5, r0
 8007bee:	6818      	ldr	r0, [r3, #0]
 8007bf0:	460c      	mov	r4, r1
 8007bf2:	b118      	cbz	r0, 8007bfc <__swsetup_r+0x14>
 8007bf4:	6a03      	ldr	r3, [r0, #32]
 8007bf6:	b90b      	cbnz	r3, 8007bfc <__swsetup_r+0x14>
 8007bf8:	f7fd ffaa 	bl	8005b50 <__sinit>
 8007bfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c00:	0719      	lsls	r1, r3, #28
 8007c02:	d422      	bmi.n	8007c4a <__swsetup_r+0x62>
 8007c04:	06da      	lsls	r2, r3, #27
 8007c06:	d407      	bmi.n	8007c18 <__swsetup_r+0x30>
 8007c08:	2209      	movs	r2, #9
 8007c0a:	602a      	str	r2, [r5, #0]
 8007c0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c10:	f04f 30ff 	mov.w	r0, #4294967295
 8007c14:	81a3      	strh	r3, [r4, #12]
 8007c16:	e033      	b.n	8007c80 <__swsetup_r+0x98>
 8007c18:	0758      	lsls	r0, r3, #29
 8007c1a:	d512      	bpl.n	8007c42 <__swsetup_r+0x5a>
 8007c1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c1e:	b141      	cbz	r1, 8007c32 <__swsetup_r+0x4a>
 8007c20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c24:	4299      	cmp	r1, r3
 8007c26:	d002      	beq.n	8007c2e <__swsetup_r+0x46>
 8007c28:	4628      	mov	r0, r5
 8007c2a:	f7fe ff35 	bl	8006a98 <_free_r>
 8007c2e:	2300      	movs	r3, #0
 8007c30:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c32:	89a3      	ldrh	r3, [r4, #12]
 8007c34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007c38:	81a3      	strh	r3, [r4, #12]
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	6063      	str	r3, [r4, #4]
 8007c3e:	6923      	ldr	r3, [r4, #16]
 8007c40:	6023      	str	r3, [r4, #0]
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	f043 0308 	orr.w	r3, r3, #8
 8007c48:	81a3      	strh	r3, [r4, #12]
 8007c4a:	6923      	ldr	r3, [r4, #16]
 8007c4c:	b94b      	cbnz	r3, 8007c62 <__swsetup_r+0x7a>
 8007c4e:	89a3      	ldrh	r3, [r4, #12]
 8007c50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c58:	d003      	beq.n	8007c62 <__swsetup_r+0x7a>
 8007c5a:	4621      	mov	r1, r4
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	f000 f88a 	bl	8007d76 <__smakebuf_r>
 8007c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c66:	f013 0201 	ands.w	r2, r3, #1
 8007c6a:	d00a      	beq.n	8007c82 <__swsetup_r+0x9a>
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	60a2      	str	r2, [r4, #8]
 8007c70:	6962      	ldr	r2, [r4, #20]
 8007c72:	4252      	negs	r2, r2
 8007c74:	61a2      	str	r2, [r4, #24]
 8007c76:	6922      	ldr	r2, [r4, #16]
 8007c78:	b942      	cbnz	r2, 8007c8c <__swsetup_r+0xa4>
 8007c7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007c7e:	d1c5      	bne.n	8007c0c <__swsetup_r+0x24>
 8007c80:	bd38      	pop	{r3, r4, r5, pc}
 8007c82:	0799      	lsls	r1, r3, #30
 8007c84:	bf58      	it	pl
 8007c86:	6962      	ldrpl	r2, [r4, #20]
 8007c88:	60a2      	str	r2, [r4, #8]
 8007c8a:	e7f4      	b.n	8007c76 <__swsetup_r+0x8e>
 8007c8c:	2000      	movs	r0, #0
 8007c8e:	e7f7      	b.n	8007c80 <__swsetup_r+0x98>
 8007c90:	2000002c 	.word	0x2000002c

08007c94 <_raise_r>:
 8007c94:	291f      	cmp	r1, #31
 8007c96:	b538      	push	{r3, r4, r5, lr}
 8007c98:	4605      	mov	r5, r0
 8007c9a:	460c      	mov	r4, r1
 8007c9c:	d904      	bls.n	8007ca8 <_raise_r+0x14>
 8007c9e:	2316      	movs	r3, #22
 8007ca0:	6003      	str	r3, [r0, #0]
 8007ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ca6:	bd38      	pop	{r3, r4, r5, pc}
 8007ca8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007caa:	b112      	cbz	r2, 8007cb2 <_raise_r+0x1e>
 8007cac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007cb0:	b94b      	cbnz	r3, 8007cc6 <_raise_r+0x32>
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	f000 f830 	bl	8007d18 <_getpid_r>
 8007cb8:	4622      	mov	r2, r4
 8007cba:	4601      	mov	r1, r0
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007cc2:	f000 b817 	b.w	8007cf4 <_kill_r>
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d00a      	beq.n	8007ce0 <_raise_r+0x4c>
 8007cca:	1c59      	adds	r1, r3, #1
 8007ccc:	d103      	bne.n	8007cd6 <_raise_r+0x42>
 8007cce:	2316      	movs	r3, #22
 8007cd0:	6003      	str	r3, [r0, #0]
 8007cd2:	2001      	movs	r0, #1
 8007cd4:	e7e7      	b.n	8007ca6 <_raise_r+0x12>
 8007cd6:	2100      	movs	r1, #0
 8007cd8:	4620      	mov	r0, r4
 8007cda:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007cde:	4798      	blx	r3
 8007ce0:	2000      	movs	r0, #0
 8007ce2:	e7e0      	b.n	8007ca6 <_raise_r+0x12>

08007ce4 <raise>:
 8007ce4:	4b02      	ldr	r3, [pc, #8]	@ (8007cf0 <raise+0xc>)
 8007ce6:	4601      	mov	r1, r0
 8007ce8:	6818      	ldr	r0, [r3, #0]
 8007cea:	f7ff bfd3 	b.w	8007c94 <_raise_r>
 8007cee:	bf00      	nop
 8007cf0:	2000002c 	.word	0x2000002c

08007cf4 <_kill_r>:
 8007cf4:	b538      	push	{r3, r4, r5, lr}
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	4d06      	ldr	r5, [pc, #24]	@ (8007d14 <_kill_r+0x20>)
 8007cfa:	4604      	mov	r4, r0
 8007cfc:	4608      	mov	r0, r1
 8007cfe:	4611      	mov	r1, r2
 8007d00:	602b      	str	r3, [r5, #0]
 8007d02:	f7f9 fe54 	bl	80019ae <_kill>
 8007d06:	1c43      	adds	r3, r0, #1
 8007d08:	d102      	bne.n	8007d10 <_kill_r+0x1c>
 8007d0a:	682b      	ldr	r3, [r5, #0]
 8007d0c:	b103      	cbz	r3, 8007d10 <_kill_r+0x1c>
 8007d0e:	6023      	str	r3, [r4, #0]
 8007d10:	bd38      	pop	{r3, r4, r5, pc}
 8007d12:	bf00      	nop
 8007d14:	200014a0 	.word	0x200014a0

08007d18 <_getpid_r>:
 8007d18:	f7f9 be42 	b.w	80019a0 <_getpid>

08007d1c <_malloc_usable_size_r>:
 8007d1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d20:	1f18      	subs	r0, r3, #4
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	bfbc      	itt	lt
 8007d26:	580b      	ldrlt	r3, [r1, r0]
 8007d28:	18c0      	addlt	r0, r0, r3
 8007d2a:	4770      	bx	lr

08007d2c <__swhatbuf_r>:
 8007d2c:	b570      	push	{r4, r5, r6, lr}
 8007d2e:	460c      	mov	r4, r1
 8007d30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d34:	4615      	mov	r5, r2
 8007d36:	2900      	cmp	r1, #0
 8007d38:	461e      	mov	r6, r3
 8007d3a:	b096      	sub	sp, #88	@ 0x58
 8007d3c:	da0c      	bge.n	8007d58 <__swhatbuf_r+0x2c>
 8007d3e:	89a3      	ldrh	r3, [r4, #12]
 8007d40:	2100      	movs	r1, #0
 8007d42:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007d46:	bf14      	ite	ne
 8007d48:	2340      	movne	r3, #64	@ 0x40
 8007d4a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007d4e:	2000      	movs	r0, #0
 8007d50:	6031      	str	r1, [r6, #0]
 8007d52:	602b      	str	r3, [r5, #0]
 8007d54:	b016      	add	sp, #88	@ 0x58
 8007d56:	bd70      	pop	{r4, r5, r6, pc}
 8007d58:	466a      	mov	r2, sp
 8007d5a:	f000 f849 	bl	8007df0 <_fstat_r>
 8007d5e:	2800      	cmp	r0, #0
 8007d60:	dbed      	blt.n	8007d3e <__swhatbuf_r+0x12>
 8007d62:	9901      	ldr	r1, [sp, #4]
 8007d64:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007d68:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007d6c:	4259      	negs	r1, r3
 8007d6e:	4159      	adcs	r1, r3
 8007d70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d74:	e7eb      	b.n	8007d4e <__swhatbuf_r+0x22>

08007d76 <__smakebuf_r>:
 8007d76:	898b      	ldrh	r3, [r1, #12]
 8007d78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007d7a:	079d      	lsls	r5, r3, #30
 8007d7c:	4606      	mov	r6, r0
 8007d7e:	460c      	mov	r4, r1
 8007d80:	d507      	bpl.n	8007d92 <__smakebuf_r+0x1c>
 8007d82:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007d86:	6023      	str	r3, [r4, #0]
 8007d88:	6123      	str	r3, [r4, #16]
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	6163      	str	r3, [r4, #20]
 8007d8e:	b003      	add	sp, #12
 8007d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d92:	466a      	mov	r2, sp
 8007d94:	ab01      	add	r3, sp, #4
 8007d96:	f7ff ffc9 	bl	8007d2c <__swhatbuf_r>
 8007d9a:	9f00      	ldr	r7, [sp, #0]
 8007d9c:	4605      	mov	r5, r0
 8007d9e:	4639      	mov	r1, r7
 8007da0:	4630      	mov	r0, r6
 8007da2:	f7fe feeb 	bl	8006b7c <_malloc_r>
 8007da6:	b948      	cbnz	r0, 8007dbc <__smakebuf_r+0x46>
 8007da8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dac:	059a      	lsls	r2, r3, #22
 8007dae:	d4ee      	bmi.n	8007d8e <__smakebuf_r+0x18>
 8007db0:	f023 0303 	bic.w	r3, r3, #3
 8007db4:	f043 0302 	orr.w	r3, r3, #2
 8007db8:	81a3      	strh	r3, [r4, #12]
 8007dba:	e7e2      	b.n	8007d82 <__smakebuf_r+0xc>
 8007dbc:	89a3      	ldrh	r3, [r4, #12]
 8007dbe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dc6:	81a3      	strh	r3, [r4, #12]
 8007dc8:	9b01      	ldr	r3, [sp, #4]
 8007dca:	6020      	str	r0, [r4, #0]
 8007dcc:	b15b      	cbz	r3, 8007de6 <__smakebuf_r+0x70>
 8007dce:	4630      	mov	r0, r6
 8007dd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007dd4:	f000 f81e 	bl	8007e14 <_isatty_r>
 8007dd8:	b128      	cbz	r0, 8007de6 <__smakebuf_r+0x70>
 8007dda:	89a3      	ldrh	r3, [r4, #12]
 8007ddc:	f023 0303 	bic.w	r3, r3, #3
 8007de0:	f043 0301 	orr.w	r3, r3, #1
 8007de4:	81a3      	strh	r3, [r4, #12]
 8007de6:	89a3      	ldrh	r3, [r4, #12]
 8007de8:	431d      	orrs	r5, r3
 8007dea:	81a5      	strh	r5, [r4, #12]
 8007dec:	e7cf      	b.n	8007d8e <__smakebuf_r+0x18>
	...

08007df0 <_fstat_r>:
 8007df0:	b538      	push	{r3, r4, r5, lr}
 8007df2:	2300      	movs	r3, #0
 8007df4:	4d06      	ldr	r5, [pc, #24]	@ (8007e10 <_fstat_r+0x20>)
 8007df6:	4604      	mov	r4, r0
 8007df8:	4608      	mov	r0, r1
 8007dfa:	4611      	mov	r1, r2
 8007dfc:	602b      	str	r3, [r5, #0]
 8007dfe:	f7f9 fe35 	bl	8001a6c <_fstat>
 8007e02:	1c43      	adds	r3, r0, #1
 8007e04:	d102      	bne.n	8007e0c <_fstat_r+0x1c>
 8007e06:	682b      	ldr	r3, [r5, #0]
 8007e08:	b103      	cbz	r3, 8007e0c <_fstat_r+0x1c>
 8007e0a:	6023      	str	r3, [r4, #0]
 8007e0c:	bd38      	pop	{r3, r4, r5, pc}
 8007e0e:	bf00      	nop
 8007e10:	200014a0 	.word	0x200014a0

08007e14 <_isatty_r>:
 8007e14:	b538      	push	{r3, r4, r5, lr}
 8007e16:	2300      	movs	r3, #0
 8007e18:	4d05      	ldr	r5, [pc, #20]	@ (8007e30 <_isatty_r+0x1c>)
 8007e1a:	4604      	mov	r4, r0
 8007e1c:	4608      	mov	r0, r1
 8007e1e:	602b      	str	r3, [r5, #0]
 8007e20:	f7f9 fe33 	bl	8001a8a <_isatty>
 8007e24:	1c43      	adds	r3, r0, #1
 8007e26:	d102      	bne.n	8007e2e <_isatty_r+0x1a>
 8007e28:	682b      	ldr	r3, [r5, #0]
 8007e2a:	b103      	cbz	r3, 8007e2e <_isatty_r+0x1a>
 8007e2c:	6023      	str	r3, [r4, #0]
 8007e2e:	bd38      	pop	{r3, r4, r5, pc}
 8007e30:	200014a0 	.word	0x200014a0

08007e34 <_init>:
 8007e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e36:	bf00      	nop
 8007e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e3a:	bc08      	pop	{r3}
 8007e3c:	469e      	mov	lr, r3
 8007e3e:	4770      	bx	lr

08007e40 <_fini>:
 8007e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e42:	bf00      	nop
 8007e44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e46:	bc08      	pop	{r3}
 8007e48:	469e      	mov	lr, r3
 8007e4a:	4770      	bx	lr
