Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp --output-directory=D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp --report-file=bsf:D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp\arria_v_sfp.bsf --system-info=DEVICE_FAMILY="Arria V" --system-info=DEVICE=5ASTFD5K3F40I3ES --system-info=DEVICE_SPEEDGRADE=3_H3 --component-file=D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp.qsys --remove-qsys-generate-warning
Progress: Loading sfp/arria_v_sfp.qsys
Progress: Reading input file
Progress: Adding alt_xcvr_reconfig [alt_xcvr_reconfig 14.1]
Progress: Parameterizing module alt_xcvr_reconfig
Progress: Adding arriav_v_standalone_gigabit_xcvr [arriav_v_standalone_gigabit_xcvr 1.0]
Progress: Parameterizing module arriav_v_standalone_gigabit_xcvr
Progress: Adding ethernet_125_MHz_clock [clock_source 14.1]
Progress: Parameterizing module ethernet_125_MHz_clock
Progress: Adding mm_bridge_to_arria_sfp [altera_avalon_mm_bridge 14.1]
Progress: Parameterizing module mm_bridge_to_arria_sfp
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arria_v_sfp.alt_xcvr_reconfig: reconfig_from_xcvr port width is 2*46 bits
Info: arria_v_sfp.alt_xcvr_reconfig: reconfig_to_xcvr port width is 2*70 bits
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp --output-directory=D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp\synthesis --file-set=QUARTUS_SYNTH --report-file=html:D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp\arria_v_sfp.html --report-file=sopcinfo:D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp.sopcinfo --report-file=cmp:D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp\arria_v_sfp.cmp --report-file=qip:D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp\synthesis\arria_v_sfp.qip --report-file=svd:D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp\synthesis\arria_v_sfp.svd --report-file=regmap:D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp\synthesis\arria_v_sfp.regmap --report-file=xml:D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp\arria_v_sfp.xml --report-file=debuginfo:D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp\synthesis\arria_v_sfp.debuginfo --system-info=DEVICE_FAMILY="Arria V" --system-info=DEVICE=5ASTFD5K3F40I3ES --system-info=DEVICE_SPEEDGRADE=3_H3 --component-file=D:\deap\edevel00419_adc24_grif16_test\tsbs\common_qsys_library\tsb\ip\rtl\arriav\sfp\arria_v_sfp.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading sfp/arria_v_sfp.qsys
Progress: Reading input file
Progress: Adding alt_xcvr_reconfig [alt_xcvr_reconfig 14.1]
Progress: Parameterizing module alt_xcvr_reconfig
Progress: Adding arriav_v_standalone_gigabit_xcvr [arriav_v_standalone_gigabit_xcvr 1.0]
Progress: Parameterizing module arriav_v_standalone_gigabit_xcvr
Progress: Adding ethernet_125_MHz_clock [clock_source 14.1]
Progress: Parameterizing module ethernet_125_MHz_clock
Progress: Adding mm_bridge_to_arria_sfp [altera_avalon_mm_bridge 14.1]
Progress: Parameterizing module mm_bridge_to_arria_sfp
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arria_v_sfp.alt_xcvr_reconfig: reconfig_from_xcvr port width is 2*46 bits
Info: arria_v_sfp.alt_xcvr_reconfig: reconfig_to_xcvr port width is 2*70 bits
Info: arria_v_sfp: Generating arria_v_sfp "arria_v_sfp" for QUARTUS_SYNTH
Info: alt_xcvr_reconfig: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv
Info: alt_xcvr_reconfig: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv
Info: alt_xcvr_reconfig: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv
Info: alt_xcvr_reconfig: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv
Info: alt_xcvr_reconfig: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v
Info: alt_xcvr_reconfig: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v
Info: alt_xcvr_reconfig: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc
Info: alt_xcvr_reconfig: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv
Info: alt_xcvr_reconfig: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv
Info: alt_xcvr_reconfig: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv
Info: alt_xcvr_reconfig: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv
Info: alt_xcvr_reconfig: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv
Info: alt_xcvr_reconfig: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
Info: alt_xcvr_reconfig: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
Info: alt_xcvr_reconfig: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../temp/alt6918_3328627761356291787.dir/0001_alt_xcvr_reconfig_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
Info: alt_xcvr_reconfig: "arria_v_sfp" instantiated alt_xcvr_reconfig "alt_xcvr_reconfig"
Info: arriav_v_standalone_gigabit_xcvr: "arria_v_sfp" instantiated arriav_v_standalone_gigabit_xcvr "arriav_v_standalone_gigabit_xcvr"
Info: mm_bridge_to_arria_sfp: "arria_v_sfp" instantiated altera_avalon_mm_bridge "mm_bridge_to_arria_sfp"
Info: mm_interconnect_0: "arria_v_sfp" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "arria_v_sfp" instantiated altera_reset_controller "rst_controller"
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_reset_controller.v
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_reset_synchronizer.v
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_reset_controller.sdc
Info: mm_bridge_to_arria_sfp_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "mm_bridge_to_arria_sfp_m0_translator"
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_merlin_master_translator.sv
Info: arriav_v_standalone_gigabit_xcvr_phy_mgmt_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "arriav_v_standalone_gigabit_xcvr_phy_mgmt_translator"
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_merlin_slave_translator.sv
Info: mm_bridge_to_arria_sfp_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "mm_bridge_to_arria_sfp_m0_agent"
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_merlin_master_agent.sv
Info: arriav_v_standalone_gigabit_xcvr_phy_mgmt_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "arriav_v_standalone_gigabit_xcvr_phy_mgmt_agent"
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: arriav_v_standalone_gigabit_xcvr_phy_mgmt_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "arriav_v_standalone_gigabit_xcvr_phy_mgmt_agent_rsp_fifo"
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: mm_bridge_to_arria_sfp_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "mm_bridge_to_arria_sfp_m0_limiter"
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_merlin_arbitrator.sv
Info: limiter_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: Reusing file D:/deap/edevel00419_adc24_grif16_test/tsbs/common_qsys_library/tsb/ip/rtl/arriav/sfp/arria_v_sfp/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: arria_v_sfp: Done "arria_v_sfp" with 19 modules, 93 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
