--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml topMod.twx topMod.ncd -o topMod.twr topMod.pcf

Design file:              topMod.ncd
Physical constraint file: topMod.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10899 paths analyzed, 963 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.410ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_31 (SLICE_X52Y56.B5), 110 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.526ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (0.990 - 1.134)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y57.C6      net (fanout=1)        0.413   XLXN_120<19>
    SLICE_X58Y57.C       Tilo                  0.043   U5/M0/Mmux_o111
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X58Y57.D4      net (fanout=32)       0.262   Data_in<19>
    SLICE_X58Y57.D       Tilo                  0.043   U5/M0/Mmux_o111
                                                       U5/M0/Mmux_o112
    SLICE_X54Y57.C2      net (fanout=2)        0.532   U5/M0/Mmux_o111
    SLICE_X54Y57.C       Tilo                  0.043   U6/M2/buffer<19>
                                                       U5/M0/Mmux_o113
    SLICE_X55Y57.A6      net (fanout=12)       0.333   Disp_num<19>
    SLICE_X55Y57.A       Tilo                  0.043   U5/disp_data<19>
                                                       U6/SM1/M4/MSEG/XLXI_6
    SLICE_X53Y57.B4      net (fanout=2)        0.331   U6/SM1/M4/MSEG/XLXN_26
    SLICE_X53Y57.B       Tilo                  0.043   U6/XLXN_6<31>
                                                       U6/SM1/M4/MSEG/XLXI_47
    SLICE_X52Y56.C5      net (fanout=1)        0.334   U6/XLXN_6<31>
    SLICE_X52Y56.CMUX    Tilo                  0.137   U6/M2/buffer<31>
                                                       U6/MUXSH2M/Mmux_o251
    SLICE_X52Y56.B5      net (fanout=1)        0.159   U6/SEGMENT<31>
    SLICE_X52Y56.CLK     Tas                   0.010   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (2.162ns logic, 2.364ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (0.990 - 1.134)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO18 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X56Y56.B6      net (fanout=1)        0.420   XLXN_120<18>
    SLICE_X56Y56.B       Tilo                  0.043   U5/M0/Mmux_o101
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X56Y56.C6      net (fanout=32)       0.116   Data_in<18>
    SLICE_X56Y56.C       Tilo                  0.043   U5/M0/Mmux_o101
                                                       U5/M0/Mmux_o102
    SLICE_X55Y56.C2      net (fanout=2)        0.517   U5/M0/Mmux_o101
    SLICE_X55Y56.C       Tilo                  0.043   U6/M2/buffer<21>
                                                       U5/M0/Mmux_o103
    SLICE_X54Y56.A4      net (fanout=12)       0.417   Disp_num<18>
    SLICE_X54Y56.A       Tilo                  0.043   U6/XLXN_6<29>
                                                       U6/SM1/M4/MSEG/XLXI_7
    SLICE_X53Y57.B3      net (fanout=2)        0.372   U6/SM1/M4/MSEG/XLXN_27
    SLICE_X53Y57.B       Tilo                  0.043   U6/XLXN_6<31>
                                                       U6/SM1/M4/MSEG/XLXI_47
    SLICE_X52Y56.C5      net (fanout=1)        0.334   U6/XLXN_6<31>
    SLICE_X52Y56.CMUX    Tilo                  0.137   U6/M2/buffer<31>
                                                       U6/MUXSH2M/Mmux_o251
    SLICE_X52Y56.B5      net (fanout=1)        0.159   U6/SEGMENT<31>
    SLICE_X52Y56.CLK     Tas                   0.010   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (2.162ns logic, 2.335ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 7)
  Clock Path Skew:      -0.144ns (0.990 - 1.134)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO19 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y57.C6      net (fanout=1)        0.413   XLXN_120<19>
    SLICE_X58Y57.C       Tilo                  0.043   U5/M0/Mmux_o111
                                                       U4/Mmux_Cpu_data4bus111
    SLICE_X58Y57.D4      net (fanout=32)       0.262   Data_in<19>
    SLICE_X58Y57.D       Tilo                  0.043   U5/M0/Mmux_o111
                                                       U5/M0/Mmux_o112
    SLICE_X54Y57.C2      net (fanout=2)        0.532   U5/M0/Mmux_o111
    SLICE_X54Y57.C       Tilo                  0.043   U6/M2/buffer<19>
                                                       U5/M0/Mmux_o113
    SLICE_X54Y56.A6      net (fanout=12)       0.243   Disp_num<19>
    SLICE_X54Y56.A       Tilo                  0.043   U6/XLXN_6<29>
                                                       U6/SM1/M4/MSEG/XLXI_7
    SLICE_X53Y57.B3      net (fanout=2)        0.372   U6/SM1/M4/MSEG/XLXN_27
    SLICE_X53Y57.B       Tilo                  0.043   U6/XLXN_6<31>
                                                       U6/SM1/M4/MSEG/XLXI_47
    SLICE_X52Y56.C5      net (fanout=1)        0.334   U6/XLXN_6<31>
    SLICE_X52Y56.CMUX    Tilo                  0.137   U6/M2/buffer<31>
                                                       U6/MUXSH2M/Mmux_o251
    SLICE_X52Y56.B5      net (fanout=1)        0.159   U6/SEGMENT<31>
    SLICE_X52Y56.CLK     Tas                   0.010   U6/M2/buffer<31>
                                                       U6/M2/buffer_31_rstpot
                                                       U6/M2/buffer_31
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (2.162ns logic, 2.315ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_5 (SLICE_X57Y59.B4), 55 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 7)
  Clock Path Skew:      -0.077ns (0.545 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y63.C6      net (fanout=1)        0.552   XLXN_120<28>
    SLICE_X58Y63.C       Tilo                  0.043   U5/M0/Mmux_o211
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X58Y63.D4      net (fanout=32)       0.262   Data_in<28>
    SLICE_X58Y63.D       Tilo                  0.043   U5/M0/Mmux_o211
                                                       U5/M0/Mmux_o212
    SLICE_X56Y63.C5      net (fanout=2)        0.250   U5/M0/Mmux_o211
    SLICE_X56Y63.C       Tilo                  0.043   U6/M2/buffer<40>
                                                       U5/M0/Mmux_o213
    SLICE_X57Y61.D6      net (fanout=12)       0.402   Disp_num<28>
    SLICE_X57Y61.D       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/SM1/M7/MSEG/XLXI_20
    SLICE_X57Y60.A6      net (fanout=2)        0.285   U6/SM1/M7/MSEG/XLXN_74
    SLICE_X57Y60.A       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/SM1/M7/MSEG/XLXI_49
    SLICE_X57Y59.D5      net (fanout=1)        0.342   U6/XLXN_6<5>
    SLICE_X57Y59.DMUX    Tilo                  0.142   U6/M2/buffer<5>
                                                       U6/MUXSH2M/Mmux_o561
    SLICE_X57Y59.B4      net (fanout=1)        0.232   U6/SEGMENT<5>
    SLICE_X57Y59.CLK     Tas                   0.010   U6/M2/buffer<5>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (2.167ns logic, 2.325ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 6)
  Clock Path Skew:      -0.077ns (0.545 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO28 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y63.C6      net (fanout=1)        0.552   XLXN_120<28>
    SLICE_X58Y63.C       Tilo                  0.043   U5/M0/Mmux_o211
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X58Y63.D4      net (fanout=32)       0.262   Data_in<28>
    SLICE_X58Y63.D       Tilo                  0.043   U5/M0/Mmux_o211
                                                       U5/M0/Mmux_o212
    SLICE_X56Y63.C5      net (fanout=2)        0.250   U5/M0/Mmux_o211
    SLICE_X56Y63.C       Tilo                  0.043   U6/M2/buffer<40>
                                                       U5/M0/Mmux_o213
    SLICE_X57Y60.A1      net (fanout=12)       0.648   Disp_num<28>
    SLICE_X57Y60.A       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/SM1/M7/MSEG/XLXI_49
    SLICE_X57Y59.D5      net (fanout=1)        0.342   U6/XLXN_6<5>
    SLICE_X57Y59.DMUX    Tilo                  0.142   U6/M2/buffer<5>
                                                       U6/MUXSH2M/Mmux_o561
    SLICE_X57Y59.B4      net (fanout=1)        0.232   U6/SEGMENT<5>
    SLICE_X57Y59.CLK     Tas                   0.010   U6/M2/buffer<5>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (2.124ns logic, 2.286ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.153ns (Levels of Logic = 6)
  Clock Path Skew:      -0.077ns (0.545 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y63.A6      net (fanout=1)        0.446   XLXN_120<31>
    SLICE_X61Y63.A       Tilo                  0.043   U1/DataPath/U2_2/register_31<991>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X59Y62.C5      net (fanout=32)       0.254   Data_in<31>
    SLICE_X59Y62.CMUX    Tilo                  0.244   U5/M0/Mmux_o221
                                                       U5/M0/Mmux_o253_G
                                                       U5/M0/Mmux_o253
    SLICE_X57Y61.D5      net (fanout=14)       0.269   Disp_num<31>
    SLICE_X57Y61.D       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/SM1/M7/MSEG/XLXI_20
    SLICE_X57Y60.A6      net (fanout=2)        0.285   U6/SM1/M7/MSEG/XLXN_74
    SLICE_X57Y60.A       Tilo                  0.043   U6/M2/buffer<20>
                                                       U6/SM1/M7/MSEG/XLXI_49
    SLICE_X57Y59.D5      net (fanout=1)        0.342   U6/XLXN_6<5>
    SLICE_X57Y59.DMUX    Tilo                  0.142   U6/M2/buffer<5>
                                                       U6/MUXSH2M/Mmux_o561
    SLICE_X57Y59.B4      net (fanout=1)        0.232   U6/SEGMENT<5>
    SLICE_X57Y59.CLK     Tas                   0.010   U6/M2/buffer<5>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      4.153ns (2.325ns logic, 1.828ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_23 (SLICE_X56Y57.B5), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.482ns (Levels of Logic = 7)
  Clock Path Skew:      -0.076ns (0.546 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO23 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y59.C6      net (fanout=1)        0.325   XLXN_120<23>
    SLICE_X60Y59.C       Tilo                  0.043   U5/M0/Mmux_o161
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X60Y59.D4      net (fanout=32)       0.242   Data_in<23>
    SLICE_X60Y59.D       Tilo                  0.043   U5/M0/Mmux_o161
                                                       U5/M0/Mmux_o162
    SLICE_X56Y59.C2      net (fanout=2)        0.529   U5/M0/Mmux_o161
    SLICE_X56Y59.C       Tilo                  0.043   U6/M2/buffer<3>
                                                       U5/M0/Mmux_o163
    SLICE_X58Y58.D4      net (fanout=12)       0.387   Disp_num<23>
    SLICE_X58Y58.D       Tilo                  0.043   U6/SM1/M5/MSEG/XLXN_28
                                                       U6/SM1/M5/MSEG/XLXI_8
    SLICE_X59Y59.D3      net (fanout=1)        0.350   U6/SM1/M5/MSEG/XLXN_28
    SLICE_X59Y59.D       Tilo                  0.043   U6/XLXN_6<23>
                                                       U6/SM1/M5/MSEG/XLXI_47
    SLICE_X56Y57.C5      net (fanout=1)        0.328   U6/XLXN_6<23>
    SLICE_X56Y57.CMUX    Tilo                  0.137   U6/M2/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X56Y57.B5      net (fanout=1)        0.159   U6/SEGMENT<23>
    SLICE_X56Y57.CLK     Tas                   0.010   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (2.162ns logic, 2.320ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 7)
  Clock Path Skew:      -0.076ns (0.546 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO22 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y56.C6      net (fanout=1)        0.405   XLXN_120<22>
    SLICE_X57Y56.C       Tilo                  0.043   U5/M0/Mmux_o151
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X57Y56.D4      net (fanout=32)       0.243   Data_in<22>
    SLICE_X57Y56.D       Tilo                  0.043   U5/M0/Mmux_o151
                                                       U5/M0/Mmux_o152
    SLICE_X57Y59.D2      net (fanout=2)        0.531   U5/M0/Mmux_o151
    SLICE_X57Y59.D       Tilo                  0.043   U6/M2/buffer<5>
                                                       U5/M0/Mmux_o153
    SLICE_X58Y58.D5      net (fanout=12)       0.298   Disp_num<22>
    SLICE_X58Y58.D       Tilo                  0.043   U6/SM1/M5/MSEG/XLXN_28
                                                       U6/SM1/M5/MSEG/XLXI_8
    SLICE_X59Y59.D3      net (fanout=1)        0.350   U6/SM1/M5/MSEG/XLXN_28
    SLICE_X59Y59.D       Tilo                  0.043   U6/XLXN_6<23>
                                                       U6/SM1/M5/MSEG/XLXI_47
    SLICE_X56Y57.C5      net (fanout=1)        0.328   U6/XLXN_6<23>
    SLICE_X56Y57.CMUX    Tilo                  0.137   U6/M2/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X56Y57.B5      net (fanout=1)        0.159   U6/SEGMENT<23>
    SLICE_X56Y57.CLK     Tas                   0.010   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (2.162ns logic, 2.314ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 7)
  Clock Path Skew:      -0.076ns (0.546 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO21 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y59.A5      net (fanout=1)        0.367   XLXN_120<21>
    SLICE_X61Y59.A       Tilo                  0.043   Disp_num<13>
                                                       U4/Mmux_Cpu_data4bus141
    SLICE_X61Y59.B5      net (fanout=32)       0.155   Data_in<21>
    SLICE_X61Y59.B       Tilo                  0.043   Disp_num<13>
                                                       U5/M0/Mmux_o142
    SLICE_X58Y59.C1      net (fanout=2)        0.455   U5/M0/Mmux_o141
    SLICE_X58Y59.C       Tilo                  0.043   U6/M2/buffer<11>
                                                       U5/M0/Mmux_o143
    SLICE_X58Y58.D2      net (fanout=11)       0.483   Disp_num<21>
    SLICE_X58Y58.D       Tilo                  0.043   U6/SM1/M5/MSEG/XLXN_28
                                                       U6/SM1/M5/MSEG/XLXI_8
    SLICE_X59Y59.D3      net (fanout=1)        0.350   U6/SM1/M5/MSEG/XLXN_28
    SLICE_X59Y59.D       Tilo                  0.043   U6/XLXN_6<23>
                                                       U6/SM1/M5/MSEG/XLXI_47
    SLICE_X56Y57.C5      net (fanout=1)        0.328   U6/XLXN_6<23>
    SLICE_X56Y57.CMUX    Tilo                  0.137   U6/M2/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X56Y57.B5      net (fanout=1)        0.159   U6/SEGMENT<23>
    SLICE_X56Y57.CLK     Tas                   0.010   U6/M2/buffer<23>
                                                       U6/M2/buffer_23_rstpot
                                                       U6/M2/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (2.162ns logic, 2.297ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_19 (SLICE_X54Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_20 (FF)
  Destination:          U6/M2/buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.217ns (Levels of Logic = 1)
  Clock Path Skew:      0.192ns (0.671 - 0.479)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_20 to U6/M2/buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y60.CQ      Tcko                  0.100   U6/M2/buffer<20>
                                                       U6/M2/buffer_20
    SLICE_X54Y57.A6      net (fanout=2)        0.176   U6/M2/buffer<20>
    SLICE_X54Y57.CLK     Tah         (-Th)     0.059   U6/M2/buffer<19>
                                                       U6/M2/buffer_19_rstpot
                                                       U6/M2/buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.217ns (0.041ns logic, 0.176ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X55Y63.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_8 (FF)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.190ns (0.667 - 0.477)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_8 to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.BQ      Tcko                  0.100   U6/M2/buffer<8>
                                                       U6/M2/buffer_8
    SLICE_X55Y63.B5      net (fanout=2)        0.170   U6/M2/buffer<8>
    SLICE_X55Y63.CLK     Tah         (-Th)     0.032   U6/M2/buffer<7>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.068ns logic, 0.170ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X54Y64.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_5 (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.187ns (0.667 - 0.480)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_5 to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y59.BQ      Tcko                  0.100   U6/M2/buffer<5>
                                                       U6/M2/buffer_5
    SLICE_X54Y64.A5      net (fanout=2)        0.197   U6/M2/buffer<5>
    SLICE_X54Y64.CLK     Tah         (-Th)     0.059   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.041ns logic, 0.197ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y11.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y11.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.528|    4.705|    1.186|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10899 paths, 0 nets, and 2317 connections

Design statistics:
   Minimum period:   9.410ns{1}   (Maximum frequency: 106.270MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 13 00:38:45 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



