LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY part2 IS
PORT ( 
			Clk, D : IN STD_LOGIC;
			Q, Qnot : OUT STD_LOGIC
		);
END part2;

ARCHITECTURE Structural OF part2 IS
	
	-- You will need a component part 1, and some intermediate signals
BEGIN

END Structural;