Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:/COexcercise/p5/p5/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to E:/COexcercise/p5/p5/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "MW_REG.v" in library work
Compiling verilog file "GRF.v" in library work
Module <MW_REG> compiled
Compiling verilog file "FD_REG.v" in library work
Module <GRF> compiled
Compiling verilog file "EM_REG.v" in library work
Module <FD_REG> compiled
Compiling verilog file "DM.v" in library work
Module <EM_REG> compiled
Compiling verilog file "DE_REG.v" in library work
Module <DM> compiled
Compiling verilog file "controller.v" in library work
Module <DE_REG> compiled
Compiling verilog file "ALU.v" in library work
Module <controller> compiled
Module <ALU> compiled
ERROR:HDLCompilers:26 - "ALU.v" line 44 expecting 'endmodule', found 'module'
Compiling verilog file "mips.v" in library work
Module <mips> compiled
Analysis of file <"ALU.prj"> failed.
--> 

Total memory usage is 4483992 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

