Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  4 16:08:27 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TEST_wrapper_control_sets_placed.rpt
| Design       : TEST_wrapper
| Device       : xc7z007s
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              74 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           11 |
| Yes          | No                    | No                     |              20 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+
|          Clock Signal         |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+
|  TEST_i/clk_wiz/inst/clk_out1 |                                           | TEST_i/VGA_PORCH_0/inst/UUT/o_VSync_reg_0 |                1 |              2 |
|  TEST_i/clk_wiz/inst/clk_out1 |                                           | TEST_i/VGA_PORCH_0/inst/UUT/p_0_in        |                1 |              2 |
|  TEST_i/clk_wiz/inst/clk_out1 |                                           | TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start |                6 |             20 |
|  TEST_i/clk_wiz/inst/clk_out1 |                                           | TEST_i/VGA_PORCH_0/inst/UUT/w_Frame_Start |                3 |             20 |
|  TEST_i/clk_wiz/inst/clk_out1 | TEST_i/VGA_COLOR_0/inst/UUT/o_Row_Count   | TEST_i/VGA_COLOR_0/inst/UUT/w_Frame_Start |                2 |             20 |
|  TEST_i/clk_wiz/inst/clk_out1 | TEST_i/VGA_PORCH_0/inst/UUT/o_Row_Count_1 | TEST_i/VGA_PORCH_0/inst/UUT/w_Frame_Start |                3 |             20 |
|  TEST_i/clk_wiz/inst/clk_out1 | TEST_i/VGA_SYNC_0/inst/o_Row_Count        |                                           |                4 |             20 |
|  TEST_i/clk_wiz/inst/clk_out1 |                                           |                                           |               14 |             74 |
+-------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+


