<stg><name>fft_32pt_Pipeline_VITIS_LOOP_120_173</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.body.i1622

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i1622:0 %i_5 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i1622:1 %icmp_ln120 = icmp_eq  i3 %i_5, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i1622:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i1622:3 %add_ln120 = add i3 %i_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i1622:4 %br_ln120 = br i1 %icmp_ln120, void %for.body.i1622.split, void %for.cond.cleanup.i1616.exitStub

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3">
<![CDATA[
for.body.i1622.split:2 %trunc_ln122 = trunc i3 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body.i1622.split:3 %shl_ln122_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln122, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln122_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.body.i1622.split:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %i_5, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="2">
<![CDATA[
for.body.i1622.split:6 %zext_ln122_1 = zext i2 %shl_ln122_1

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1622.split:7 %o2_in_real_V_addr = getelementptr i32 %o2_in_real_V, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1622.split:8 %o2_in_real_V_4_addr = getelementptr i32 %o2_in_real_V_4, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="o2_in_real_V_4_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1622.split:9 %o2_in_imag_V_addr = getelementptr i32 %o2_in_imag_V, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1622.split:10 %o2_in_imag_V_4_addr = getelementptr i32 %o2_in_imag_V_4, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_4_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
for.body.i1622.split:15 %o2_in_real_V_load = load i2 %o2_in_real_V_addr

]]></Node>
<StgValue><ssdm name="o2_in_real_V_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="2">
<![CDATA[
for.body.i1622.split:16 %o2_in_real_V_4_load = load i2 %o2_in_real_V_4_addr

]]></Node>
<StgValue><ssdm name="o2_in_real_V_4_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="2">
<![CDATA[
for.body.i1622.split:18 %o2_in_imag_V_load = load i2 %o2_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="2">
<![CDATA[
for.body.i1622.split:19 %o2_in_imag_V_4_load = load i2 %o2_in_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_4_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i1622.split:21 %br_ln122 = br i1 %trunc_ln122, void %arrayidx11.i1621.1.case.0, void %arrayidx11.i1621.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11.i1621.1.exit:0 %store_ln120 = store i3 %add_ln120, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.i1621.1.exit:1 %br_ln120 = br void %for.body.i1622

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.cond.cleanup.i1616.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i1622.split:0 %specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln121"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i1622.split:1 %specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln120"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="1">
<![CDATA[
for.body.i1622.split:5 %zext_ln122 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1622.split:11 %e_in_real_V_addr = getelementptr i32 %e_in_real_V, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="e_in_real_V_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1622.split:12 %e_in_real_V_8_addr = getelementptr i32 %e_in_real_V_8, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="e_in_real_V_8_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1622.split:13 %e_in_imag_V_addr = getelementptr i32 %e_in_imag_V, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="e_in_imag_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i1622.split:14 %e_in_imag_V_8_addr = getelementptr i32 %e_in_imag_V_8, i64 0, i64 %zext_ln122

]]></Node>
<StgValue><ssdm name="e_in_imag_V_8_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="2">
<![CDATA[
for.body.i1622.split:15 %o2_in_real_V_load = load i2 %o2_in_real_V_addr

]]></Node>
<StgValue><ssdm name="o2_in_real_V_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="2">
<![CDATA[
for.body.i1622.split:16 %o2_in_real_V_4_load = load i2 %o2_in_real_V_4_addr

]]></Node>
<StgValue><ssdm name="o2_in_real_V_4_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body.i1622.split:17 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o2_in_real_V_load, i32 %o2_in_real_V_4_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="2">
<![CDATA[
for.body.i1622.split:18 %o2_in_imag_V_load = load i2 %o2_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="2">
<![CDATA[
for.body.i1622.split:19 %o2_in_imag_V_4_load = load i2 %o2_in_imag_V_4_addr

]]></Node>
<StgValue><ssdm name="o2_in_imag_V_4_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body.i1622.split:20 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %o2_in_imag_V_load, i32 %o2_in_imag_V_4_load, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
arrayidx11.i1621.1.case.0:0 %store_ln122 = store i32 %tmp_s, i1 %e_in_real_V_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
arrayidx11.i1621.1.case.0:1 %store_ln122 = store i32 %tmp_8, i1 %e_in_imag_V_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.i1621.1.case.0:2 %br_ln122 = br void %arrayidx11.i1621.1.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
arrayidx11.i1621.1.case.1:0 %store_ln122 = store i32 %tmp_s, i1 %e_in_real_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
arrayidx11.i1621.1.case.1:1 %store_ln122 = store i32 %tmp_8, i1 %e_in_imag_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.i1621.1.case.1:2 %br_ln122 = br void %arrayidx11.i1621.1.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
