<html><body><samp><pre>
<!@TC:1412771972>
#Build: Synplify Pro I-2013.09L-SP1-1 , Build 098R, Apr 15 2014
#install: C:\lscc\diamond\3.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: LATTICEDVM

#Implementation: SeeBetterLogic_FX3

<a name=compilerReport1>$ Start of Compile</a>
#Wed Oct 08 14:39:30 2014

<a name=compilerReport2>Synopsys HDL Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014</a>
@N: : <!@TM:1412771979> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

Synopsys VHDL Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014
@N: : <!@TM:1412771979> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1412771979> | Setting time resolution to ns
@N: : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6460:7:6460:13:@N::@XP_MSG">TopLevel_rvl_top.vhd(6460)</a><!@TM:1412771979> | Top entity is set to latch3.
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5558:27:5558:63:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5558)</a><!@TM:1412771979> | Instantiated entity wsaer2caviar_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5559:22:5559:63:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5559)</a><!@TM:1412771979> | Instantiated entity objectmotioncell_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5563:29:5563:79:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5563)</a><!@TM:1412771979> | Instantiated entity objectmotioncellspiconfig_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5564:27:5564:63:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5564)</a><!@TM:1412771979> | Instantiated entity caviar2wsaer_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5577:34:5577:81:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5577)</a><!@TM:1412771979> | Instantiated entity fx3usbclocksynchronizer_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5579:36:5579:82:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5579)</a><!@TM:1412771979> | Instantiated entity logicclocksynchronizer_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5586:34:5586:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5586)</a><!@TM:1412771979> | Instantiated entity simpleregister_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5591:27:5591:54:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5591)</a><!@TM:1412771979> | Instantiated entity pll_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5592:22:5592:61:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5592)</a><!@TM:1412771979> | Instantiated entity fx3statemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5594:26:5594:62:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5594)</a><!@TM:1412771979> | Instantiated entity fx3spiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5595:26:5595:63:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5595)</a><!@TM:1412771979> | Instantiated entity fifodualclock_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5596:27:5596:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5596)</a><!@TM:1412771979> | Instantiated entity multiplexerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5598:34:5598:78:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5598)</a><!@TM:1412771979> | Instantiated entity multiplexerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5599:27:5599:55:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5599)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5600:25:5600:59:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5600)</a><!@TM:1412771979> | Instantiated entity fifomerger_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5602:24:5602:52:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5602)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_1 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5603:22:5603:64:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5603)</a><!@TM:1412771979> | Instantiated entity dvsaerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5604:29:5604:68:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5604)</a><!@TM:1412771979> | Instantiated entity dvsaerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5605:25:5605:53:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5605)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_2 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5606:23:5606:66:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5606)</a><!@TM:1412771979> | Instantiated entity miscaerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5607:24:5607:52:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5607)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_3 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5608:22:5608:64:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5608)</a><!@TM:1412771979> | Instantiated entity apsadcstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5610:29:5610:68:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5610)</a><!@TM:1412771979> | Instantiated entity apsadcspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5611:21:5611:49:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5611)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_4 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5612:19:5612:58:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5612)</a><!@TM:1412771979> | Instantiated entity imustatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5613:26:5613:62:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5613)</a><!@TM:1412771979> | Instantiated entity imuspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5614:28:5614:56:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5614)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_5 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5615:26:5615:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5615)</a><!@TM:1412771979> | Instantiated entity exttriggerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5616:33:5616:76:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5616)</a><!@TM:1412771979> | Instantiated entity exttriggerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5617:30:5617:63:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5617)</a><!@TM:1412771979> | Instantiated entity spiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6821:26:6821:67:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(6821)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6823:28:6823:69:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(6823)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6824:33:6824:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(6824)</a><!@TM:1412771979> | Instantiated entity mullercelement_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7322:23:7322:64:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7322)</a><!@TM:1412771979> | Instantiated entity resetsynchronizer_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7323:34:7323:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7323)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7324:38:7324:77:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7324)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7325:34:7325:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7325)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7326:38:7326:77:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7326)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7559:23:7559:64:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7559)</a><!@TM:1412771979> | Instantiated entity resetsynchronizer_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7560:32:7560:71:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7560)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7561:26:7561:65:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7561)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7562:25:7562:64:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7562)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7563:27:7563:66:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7563)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7564:30:7564:69:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7564)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7565:31:7565:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7565)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7566:29:7566:69:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7566)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7567:30:7567:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7567)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_11 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7568:30:7568:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7568)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_12 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7861:32:7861:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7861)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7863:32:7863:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7863)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8390:25:8390:67:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8390)</a><!@TM:1412771979> | Instantiated entity timestampgenerator_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8391:37:8391:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8391)</a><!@TM:1412771979> | Instantiated entity pulsedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8393:27:8393:62:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8393)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8394:30:8394:71:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8394)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8395:37:8395:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8395)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8593:37:8593:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8593)</a><!@TM:1412771979> | Instantiated entity pulsegenerator_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8595:32:8595:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8595)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8874:40:8874:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8874)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9230:29:9230:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(9230)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9231:33:9231:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(9231)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10225:35:10225:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10225)</a><!@TM:1412771979> | Instantiated entity shiftregister_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10226:34:10226:71:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10226)</a><!@TM:1412771979> | Instantiated entity shiftregister_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10227:31:10227:69:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10227)</a><!@TM:1412771979> | Instantiated entity pulsegenerator_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10228:29:10228:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10228)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10229:27:10229:68:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10229)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10230:28:10230:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10230)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10616:22:10616:60:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10616)</a><!@TM:1412771979> | Instantiated entity simpleregister_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10617:39:10617:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10617)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10618:39:10618:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10618)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10619:29:10619:67:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10619)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10620:44:10620:82:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10620)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10621:50:10621:88:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10621)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10622:43:10622:81:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10622)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10623:46:10623:84:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10623)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10624:40:10624:78:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10624)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10625:39:10625:77:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10625)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10935:40:10935:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10935)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10991:40:10991:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10991)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11047:40:11047:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11047)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11103:40:11103:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11103)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11159:40:11159:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11159)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11215:40:11215:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11215)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11271:40:11271:76:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11271)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11571:36:11571:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11571)</a><!@TM:1412771979> | Instantiated entity edgedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11573:37:11573:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11573)</a><!@TM:1412771979> | Instantiated entity pulsedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11582:42:11582:80:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11582)</a><!@TM:1412771979> | Instantiated entity pulsegenerator_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11584:43:11584:81:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11584)</a><!@TM:1412771979> | Instantiated entity simpleregister_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11897:30:11897:66:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11897)</a><!@TM:1412771979> | Instantiated entity edgedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11900:35:11900:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11900)</a><!@TM:1412771979> | Instantiated entity shiftregister_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11901:36:11901:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11901)</a><!@TM:1412771979> | Instantiated entity shiftregister_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11902:27:11902:69:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11902)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_11 has no architecture behavioral as yet, deferring binding ...
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std1164.vhd:913:16:913:18:@N:CD231:@XP_MSG">std1164.vhd(913)</a><!@TM:1412771979> | Using onehot encoding for type mvl9plus ('U'="1000000000")
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 85MB peak: 86MB)

# Wed Oct 08 14:39:30 2014

###########################################################]
Synopsys Verilog Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014
@N: : <!@TM:1412771979> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\lucent\ecp3.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\ertl\ertl.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\rvl_j2w_module\wb2sci.v"
@I::"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_trig_gen.v"
@I::"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_gen.v"
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

# Wed Oct 08 14:39:31 2014

###########################################################]
@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1412771979> | Setting time resolution to ns
@N: : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4762:7:4762:15:@N::@XP_MSG">TopLevel_rvl_top.vhd(4762)</a><!@TM:1412771979> | Top entity is set to TopLevel.
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd changed - recompiling
File C:\lscc\diamond\3.2_x64\synpbase\lib\vhd\math_real.vhd changed - recompiling
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5558:27:5558:63:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5558)</a><!@TM:1412771979> | Instantiated entity wsaer2caviar_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5559:22:5559:63:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5559)</a><!@TM:1412771979> | Instantiated entity objectmotioncell_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5563:29:5563:79:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5563)</a><!@TM:1412771979> | Instantiated entity objectmotioncellspiconfig_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5564:27:5564:63:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5564)</a><!@TM:1412771979> | Instantiated entity caviar2wsaer_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5577:34:5577:81:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5577)</a><!@TM:1412771979> | Instantiated entity fx3usbclocksynchronizer_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5579:36:5579:82:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5579)</a><!@TM:1412771979> | Instantiated entity logicclocksynchronizer_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5586:34:5586:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5586)</a><!@TM:1412771979> | Instantiated entity simpleregister_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5591:27:5591:54:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5591)</a><!@TM:1412771979> | Instantiated entity pll_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5592:22:5592:61:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5592)</a><!@TM:1412771979> | Instantiated entity fx3statemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5594:26:5594:62:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5594)</a><!@TM:1412771979> | Instantiated entity fx3spiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5595:26:5595:63:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5595)</a><!@TM:1412771979> | Instantiated entity fifodualclock_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5596:27:5596:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5596)</a><!@TM:1412771979> | Instantiated entity multiplexerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5598:34:5598:78:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5598)</a><!@TM:1412771979> | Instantiated entity multiplexerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5599:27:5599:55:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5599)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5600:25:5600:59:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5600)</a><!@TM:1412771979> | Instantiated entity fifomerger_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5602:24:5602:52:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5602)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_1 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5603:22:5603:64:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5603)</a><!@TM:1412771979> | Instantiated entity dvsaerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5604:29:5604:68:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5604)</a><!@TM:1412771979> | Instantiated entity dvsaerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5605:25:5605:53:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5605)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_2 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5606:23:5606:66:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5606)</a><!@TM:1412771979> | Instantiated entity miscaerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5607:24:5607:52:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5607)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_3 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5608:22:5608:64:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5608)</a><!@TM:1412771979> | Instantiated entity apsadcstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5610:29:5610:68:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5610)</a><!@TM:1412771979> | Instantiated entity apsadcspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5611:21:5611:49:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5611)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_4 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5612:19:5612:58:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5612)</a><!@TM:1412771979> | Instantiated entity imustatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5613:26:5613:62:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5613)</a><!@TM:1412771979> | Instantiated entity imuspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5614:28:5614:56:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5614)</a><!@TM:1412771979> | Instantiated entity fifo_uniq_5 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5615:26:5615:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5615)</a><!@TM:1412771979> | Instantiated entity exttriggerstatemachine_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5616:33:5616:76:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5616)</a><!@TM:1412771979> | Instantiated entity exttriggerspiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5617:30:5617:63:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(5617)</a><!@TM:1412771979> | Instantiated entity spiconfig_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6821:26:6821:67:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(6821)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6823:28:6823:69:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(6823)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6824:33:6824:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(6824)</a><!@TM:1412771979> | Instantiated entity mullercelement_uniq_0 has no architecture behavioural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7322:23:7322:64:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7322)</a><!@TM:1412771979> | Instantiated entity resetsynchronizer_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7323:34:7323:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7323)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7324:38:7324:77:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7324)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7325:34:7325:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7325)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7326:38:7326:77:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7326)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7559:23:7559:64:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7559)</a><!@TM:1412771979> | Instantiated entity resetsynchronizer_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7560:32:7560:71:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7560)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7561:26:7561:65:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7561)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7562:25:7562:64:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7562)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7563:27:7563:66:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7563)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7564:30:7564:69:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7564)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7565:31:7565:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7565)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7566:29:7566:69:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7566)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7567:30:7567:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7567)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_11 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7568:30:7568:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7568)</a><!@TM:1412771979> | Instantiated entity dffsynchronizer_uniq_12 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7861:32:7861:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7861)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7863:32:7863:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(7863)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8390:25:8390:67:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8390)</a><!@TM:1412771979> | Instantiated entity timestampgenerator_uniq_0 has no architecture structural as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8391:37:8391:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8391)</a><!@TM:1412771979> | Instantiated entity pulsedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8393:27:8393:62:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8393)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8394:30:8394:71:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8394)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8395:37:8395:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8395)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8593:37:8593:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8593)</a><!@TM:1412771979> | Instantiated entity pulsegenerator_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8595:32:8595:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8595)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8874:40:8874:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(8874)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9230:29:9230:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(9230)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9231:33:9231:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(9231)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10225:35:10225:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10225)</a><!@TM:1412771979> | Instantiated entity shiftregister_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10226:34:10226:71:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10226)</a><!@TM:1412771979> | Instantiated entity shiftregister_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10227:31:10227:69:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10227)</a><!@TM:1412771979> | Instantiated entity pulsegenerator_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10228:29:10228:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10228)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10229:27:10229:68:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10229)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10230:28:10230:70:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10230)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10616:22:10616:60:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10616)</a><!@TM:1412771979> | Instantiated entity simpleregister_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10617:39:10617:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10617)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10618:39:10618:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10618)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10619:29:10619:67:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10619)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10620:44:10620:82:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10620)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10621:50:10621:88:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10621)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10622:43:10622:81:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10622)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10623:46:10623:84:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10623)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10624:40:10624:78:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10624)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10625:39:10625:77:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10625)</a><!@TM:1412771979> | Instantiated entity changedetector_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10935:40:10935:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10935)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_4 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10991:40:10991:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(10991)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_5 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11047:40:11047:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11047)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_6 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11103:40:11103:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11103)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_7 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11159:40:11159:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11159)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_8 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11215:40:11215:75:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11215)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_9 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11271:40:11271:76:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11271)</a><!@TM:1412771979> | Instantiated entity bufferclear_uniq_10 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11571:36:11571:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11571)</a><!@TM:1412771979> | Instantiated entity edgedetector_uniq_0 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11573:37:11573:74:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11573)</a><!@TM:1412771979> | Instantiated entity pulsedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11582:42:11582:80:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11582)</a><!@TM:1412771979> | Instantiated entity pulsegenerator_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11584:43:11584:81:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11584)</a><!@TM:1412771979> | Instantiated entity simpleregister_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11897:30:11897:66:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11897)</a><!@TM:1412771979> | Instantiated entity edgedetector_uniq_1 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11900:35:11900:72:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11900)</a><!@TM:1412771979> | Instantiated entity shiftregister_uniq_2 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11901:36:11901:73:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11901)</a><!@TM:1412771979> | Instantiated entity shiftregister_uniq_3 has no architecture behavioral as yet, deferring binding ...
@N:<a href="@N:CD736:@XP_HELP">CD736</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11902:27:11902:69:@N:CD736:@XP_MSG">TopLevel_rvl_top.vhd(11902)</a><!@TM:1412771979> | Instantiated entity continuouscounter_uniq_11 has no architecture behavioral as yet, deferring binding ...
VHDL syntax check successful!
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\lscc\diamond\3.2_x64\synpbase\lib\vhd2008\std1164.vhd:913:16:913:18:@N:CD231:@XP_MSG">std1164.vhd(913)</a><!@TM:1412771979> | Using onehot encoding for type mvl9plus ('U'="1000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4760:7:4760:15:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4760)</a><!@TM:1412771979> | Synthesizing work.toplevel.structural 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5501:11:5501:23:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5501)</a><!@TM:1412771979> | Signal caviaro_data is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5501:24:5501:37:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5501)</a><!@TM:1412771979> | Signal tcaviaro_data is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5502:33:5502:47:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5502)</a><!@TM:1412771979> | Signal caviar_ack_aux is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5502:72:5502:84:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5502)</a><!@TM:1412771979> | Signal tcaviaro_req is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5502:85:5502:97:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5502)</a><!@TM:1412771979> | Signal tcaviaro_ack is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5502:140:5502:142:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5502)</a><!@TM:1412771979> | Signal kk is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5504:11:5504:20:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5504)</a><!@TM:1412771979> | Signal timertest is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5506:11:5506:17:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5506)</a><!@TM:1412771979> | Signal spi_wr is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5507:11:5507:19:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5507)</a><!@TM:1412771979> | Signal spi_data is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5508:11:5508:22:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5508)</a><!@TM:1412771979> | Signal spi_address is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5509:11:5509:14:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5509)</a><!@TM:1412771979> | Signal led is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5510:11:5510:20:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5510)</a><!@TM:1412771979> | Signal ot_active is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5511:11:5511:23:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5511)</a><!@TM:1412771979> | Signal ws2caviar_en is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5511:24:5511:30:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5511)</a><!@TM:1412771979> | Signal bgafen is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5511:66:5511:74:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(5511)</a><!@TM:1412771979> | Signal davis_en is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4:7:4:21:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4)</a><!@TM:1412771979> | Synthesizing work.reveal_coretop.one 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:19:11:19:22:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(19)</a><!@TM:1412771979> | Signal trigger_out is undriven </font>
Post processing for work.reveal_coretop.one
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5430:7:5430:23:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5430)</a><!@TM:1412771979> | Synthesizing work.spiconfig_uniq_0.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11873:16:11873:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(11873)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stidle="1000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11854:7:11854:32:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11854)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_11.behavioral 
Post processing for work.continuouscounter_uniq_11.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11839:7:11839:27:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11839)</a><!@TM:1412771979> | Synthesizing work.shiftregister_uniq_3.behavioral 
Post processing for work.shiftregister_uniq_3.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11824:7:11824:27:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11824)</a><!@TM:1412771979> | Synthesizing work.shiftregister_uniq_2.behavioral 
Post processing for work.shiftregister_uniq_2.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11810:7:11810:26:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11810)</a><!@TM:1412771979> | Synthesizing work.edgedetector_uniq_1.behavioral 
Post processing for work.edgedetector_uniq_1.behavioral
Post processing for work.spiconfig_uniq_0.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11973:8:11973:10:@W:CL169:@XP_MSG">TopLevel_rvl_top.vhd(11973)</a><!@TM:1412771979> | Pruning register SPIMISO_DZO_cl_2  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5412:7:5412:33:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5412)</a><!@TM:1412771979> | Synthesizing work.exttriggerspiconfig_uniq_0.behavioral 
Post processing for work.exttriggerspiconfig_uniq_0.behavioral
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11794:8:11794:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11794)</a><!@TM:1412771979> | All reachable assignments to ExtTriggerOutput_DP(24) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11794:8:11794:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11794)</a><!@TM:1412771979> | All reachable assignments to ExtTriggerOutput_DP(25) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11794:8:11794:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11794)</a><!@TM:1412771979> | All reachable assignments to ExtTriggerOutput_DP(26) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11794:8:11794:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11794)</a><!@TM:1412771979> | All reachable assignments to ExtTriggerOutput_DP(27) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11794:8:11794:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11794)</a><!@TM:1412771979> | All reachable assignments to ExtTriggerOutput_DP(28) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11794:8:11794:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11794)</a><!@TM:1412771979> | All reachable assignments to ExtTriggerOutput_DP(29) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11794:8:11794:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11794)</a><!@TM:1412771979> | All reachable assignments to ExtTriggerOutput_DP(30) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11794:8:11794:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11794)</a><!@TM:1412771979> | All reachable assignments to ExtTriggerOutput_DP(31) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11794:8:11794:10:@W:CL279:@XP_MSG">TopLevel_rvl_top.vhd(11794)</a><!@TM:1412771979> | Pruning register bits 31 to 24 of ExtTriggerInput_DP(31 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5393:7:5393:36:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5393)</a><!@TM:1412771979> | Synthesizing work.exttriggerstatemachine_uniq_0.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11515:16:11515:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(11515)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stidle="1000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11501:7:11501:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11501)</a><!@TM:1412771979> | Synthesizing work.simpleregister_uniq_2.behavioral 
Post processing for work.simpleregister_uniq_2.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11485:7:11485:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11485)</a><!@TM:1412771979> | Synthesizing work.pulsegenerator_uniq_2.behavioral 
Post processing for work.pulsegenerator_uniq_2.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11470:7:11470:27:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11470)</a><!@TM:1412771979> | Synthesizing work.pulsedetector_uniq_1.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11616:16:11616:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(11616)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stwaitforpulse="100")
Post processing for work.pulsedetector_uniq_1.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11456:7:11456:26:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11456)</a><!@TM:1412771979> | Synthesizing work.edgedetector_uniq_0.behavioral 
Post processing for work.edgedetector_uniq_0.behavioral
Post processing for work.exttriggerstatemachine_uniq_0.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5366:7:5366:18:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5366)</a><!@TM:1412771979> | Synthesizing work.fifo_uniq_5.structural 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11377:16:11377:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(11377)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_5.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5350:7:5350:26:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5350)</a><!@TM:1412771979> | Synthesizing work.imuspiconfig_uniq_0.behavioral 
Post processing for work.imuspiconfig_uniq_0.behavioral
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(8) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(9) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(12) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(13) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(14) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(15) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(16) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(17) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(18) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(19) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(20) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(21) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(22) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(23) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(24) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(25) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(26) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(27) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(28) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(29) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(30) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | All reachable assignments to IMUOutput_DP(31) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11361:8:11361:10:@W:CL279:@XP_MSG">TopLevel_rvl_top.vhd(11361)</a><!@TM:1412771979> | Pruning register bits 31 to 8 of IMUInput_DP(31 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5333:7:5333:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5333)</a><!@TM:1412771979> | Synthesizing work.imustatemachine_uniq_0.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10143:16:10143:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(10143)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stidle="10000000000000000000000000000")
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10146:19:10146:21:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(10146)</a><!@TM:1412771979> | Using onehot encoding for type ti2cstate (sti2cidle="1000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10130:7:10130:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10130)</a><!@TM:1412771979> | Synthesizing work.changedetector_uniq_7.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11256:7:11256:26:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11256)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_10.behavioral 
Post processing for work.bufferclear_uniq_10.behavioral
Post processing for work.changedetector_uniq_7.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10117:7:10117:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10117)</a><!@TM:1412771979> | Synthesizing work.changedetector_uniq_6.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11200:7:11200:25:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11200)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_9.behavioral 
Post processing for work.bufferclear_uniq_9.behavioral
Post processing for work.changedetector_uniq_6.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10104:7:10104:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10104)</a><!@TM:1412771979> | Synthesizing work.changedetector_uniq_5.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11144:7:11144:25:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11144)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_8.behavioral 
Post processing for work.bufferclear_uniq_8.behavioral
Post processing for work.changedetector_uniq_5.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10091:7:10091:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10091)</a><!@TM:1412771979> | Synthesizing work.changedetector_uniq_4.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11088:7:11088:25:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11088)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_7.behavioral 
Post processing for work.bufferclear_uniq_7.behavioral
Post processing for work.changedetector_uniq_4.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10078:7:10078:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10078)</a><!@TM:1412771979> | Synthesizing work.changedetector_uniq_3.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11032:7:11032:25:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(11032)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_6.behavioral 
Post processing for work.bufferclear_uniq_6.behavioral
Post processing for work.changedetector_uniq_3.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10065:7:10065:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10065)</a><!@TM:1412771979> | Synthesizing work.changedetector_uniq_2.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10976:7:10976:25:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10976)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_5.behavioral 
Post processing for work.bufferclear_uniq_5.behavioral
Post processing for work.changedetector_uniq_2.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10052:7:10052:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10052)</a><!@TM:1412771979> | Synthesizing work.changedetector_uniq_1.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10920:7:10920:25:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10920)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_4.behavioral 
Post processing for work.bufferclear_uniq_4.behavioral
Post processing for work.changedetector_uniq_1.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10039:7:10039:25:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10039)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_3.behavioral 
Post processing for work.bufferclear_uniq_3.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10026:7:10026:25:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10026)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_2.behavioral 
Post processing for work.bufferclear_uniq_2.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10012:7:10012:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(10012)</a><!@TM:1412771979> | Synthesizing work.simpleregister_uniq_1.behavioral 
Post processing for work.simpleregister_uniq_1.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9993:7:9993:32:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(9993)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_10.behavioral 
Post processing for work.continuouscounter_uniq_10.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9973:7:9973:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(9973)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_9.behavioral 
Post processing for work.continuouscounter_uniq_9.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9953:7:9953:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(9953)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_8.behavioral 
Post processing for work.continuouscounter_uniq_8.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9936:7:9936:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(9936)</a><!@TM:1412771979> | Synthesizing work.pulsegenerator_uniq_1.behavioral 
Post processing for work.pulsegenerator_uniq_1.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9921:7:9921:27:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(9921)</a><!@TM:1412771979> | Synthesizing work.shiftregister_uniq_1.behavioral 
Post processing for work.shiftregister_uniq_1.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9906:7:9906:27:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(9906)</a><!@TM:1412771979> | Synthesizing work.shiftregister_uniq_0.behavioral 
Post processing for work.shiftregister_uniq_0.behavioral
Post processing for work.imustatemachine_uniq_0.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5305:7:5305:18:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5305)</a><!@TM:1412771979> | Synthesizing work.fifo_uniq_4.structural 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9826:16:9826:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(9826)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_4.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5289:7:5289:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5289)</a><!@TM:1412771979> | Synthesizing work.apsadcspiconfig_uniq_0.behavioral 
Post processing for work.apsadcspiconfig_uniq_0.behavioral
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL271:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | Pruning bits 31 to 1 of APSADCInput_DP_3(31 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(8) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(9) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(12) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(13) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(14) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(15) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(16) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(17) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(18) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(19) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(20) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(21) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(22) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(23) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(24) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(25) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(26) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(27) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(28) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(29) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(30) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9810:8:9810:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9810)</a><!@TM:1412771979> | All reachable assignments to APSADCOutput_DP(31) assign '0'; register removed by optimization</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5262:7:5262:32:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5262)</a><!@TM:1412771979> | Synthesizing work.apsadcstatemachine_uniq_0.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9748:16:9748:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(9748)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stidle="10")
Post processing for work.apsadcstatemachine_uniq_0.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5238:7:5238:18:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5238)</a><!@TM:1412771979> | Synthesizing work.fifo_uniq_3.structural 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9669:16:9669:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(9669)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_3.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5220:7:5220:33:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5220)</a><!@TM:1412771979> | Synthesizing work.miscaerstatemachine_uniq_0.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9582:15:9582:17:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(9582)</a><!@TM:1412771979> | Using onehot encoding for type state (stidle="10000000")
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9592:89:9592:105:@W:CD434:@XP_MSG">TopLevel_rvl_top.vhd(9592)</a><!@TM:1412771979> | Signal ackdelaynotify_s in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9592:107:9592:127:@W:CD434:@XP_MSG">TopLevel_rvl_top.vhd(9592)</a><!@TM:1412771979> | Signal ackextensionnotify_s in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9585:27:9585:43:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(9585)</a><!@TM:1412771979> | Signal ackdelaynotify_s is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9586:31:9586:51:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(9586)</a><!@TM:1412771979> | Signal ackextensionnotify_s is undriven </font>
Post processing for work.miscaerstatemachine_uniq_0.behavioral
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9586:31:9586:51:@W:CL240:@XP_MSG">TopLevel_rvl_top.vhd(9586)</a><!@TM:1412771979> | ackExtensionNotify_S is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9585:27:9585:43:@W:CL240:@XP_MSG">TopLevel_rvl_top.vhd(9585)</a><!@TM:1412771979> | ackDelayNotify_S is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9651:8:9651:10:@W:CL190:@XP_MSG">TopLevel_rvl_top.vhd(9651)</a><!@TM:1412771979> | Optimizing register bit OutFifoData_DO(11) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9651:8:9651:10:@W:CL260:@XP_MSG">TopLevel_rvl_top.vhd(9651)</a><!@TM:1412771979> | Pruning register bit 11 of OutFifoData_DO(14 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5197:7:5197:18:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5197)</a><!@TM:1412771979> | Synthesizing work.fifo_uniq_2.structural 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9503:16:9503:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(9503)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_2.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5181:7:5181:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5181)</a><!@TM:1412771979> | Synthesizing work.dvsaerspiconfig_uniq_0.behavioral 
Post processing for work.dvsaerspiconfig_uniq_0.behavioral
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(8) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(9) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(12) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(13) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(14) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(15) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(16) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(17) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(18) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(19) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(20) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(21) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(22) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(23) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(24) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(25) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(26) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(27) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(28) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(29) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(30) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | All reachable assignments to DVSAEROutput_DP(31) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9487:8:9487:10:@W:CL279:@XP_MSG">TopLevel_rvl_top.vhd(9487)</a><!@TM:1412771979> | Pruning register bits 31 to 5 of DVSAERInput_DP(31 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5161:7:5161:32:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5161)</a><!@TM:1412771979> | Synthesizing work.dvsaerstatemachine_uniq_0.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9218:16:9218:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(9218)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stidle="100000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9199:7:9199:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(9199)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_7.behavioral 
Post processing for work.continuouscounter_uniq_7.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9179:7:9179:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(9179)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_6.behavioral 
Post processing for work.continuouscounter_uniq_6.behavioral
Post processing for work.dvsaerstatemachine_uniq_0.behavioral
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9295:8:9295:10:@W:CL190:@XP_MSG">TopLevel_rvl_top.vhd(9295)</a><!@TM:1412771979> | Optimizing register bit OutFifoData_DO(8) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9295:8:9295:10:@W:CL190:@XP_MSG">TopLevel_rvl_top.vhd(9295)</a><!@TM:1412771979> | Optimizing register bit OutFifoData_DO(9) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9295:8:9295:10:@W:CL190:@XP_MSG">TopLevel_rvl_top.vhd(9295)</a><!@TM:1412771979> | Optimizing register bit OutFifoData_DO(10) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9295:8:9295:10:@W:CL190:@XP_MSG">TopLevel_rvl_top.vhd(9295)</a><!@TM:1412771979> | Optimizing register bit OutFifoData_DO(11) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9295:8:9295:10:@W:CL190:@XP_MSG">TopLevel_rvl_top.vhd(9295)</a><!@TM:1412771979> | Optimizing register bit OutFifoData_DO(14) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9295:8:9295:10:@W:CL260:@XP_MSG">TopLevel_rvl_top.vhd(9295)</a><!@TM:1412771979> | Pruning register bit 14 of OutFifoData_DO(14 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9295:8:9295:10:@W:CL279:@XP_MSG">TopLevel_rvl_top.vhd(9295)</a><!@TM:1412771979> | Pruning register bits 11 to 8 of OutFifoData_DO(14 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5137:7:5137:18:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5137)</a><!@TM:1412771979> | Synthesizing work.fifo_uniq_1.structural 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9099:16:9099:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(9099)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_1.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5116:7:5116:24:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5116)</a><!@TM:1412771979> | Synthesizing work.fifomerger_uniq_0.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9038:16:9038:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(9038)</a><!@TM:1412771979> | Using onehot encoding for type tstate (idle="100")
Post processing for work.fifomerger_uniq_0.behavioral
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9067:8:9067:10:@A:CL282:@XP_MSG">TopLevel_rvl_top.vhd(9067)</a><!@TM:1412771979> | Feedback mux created for signal State_DP[0:2] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5095:7:5095:18:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5095)</a><!@TM:1412771979> | Synthesizing work.fifo_uniq_0.structural 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8959:16:8959:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(8959)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifo_uniq_0.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5079:7:5079:34:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5079)</a><!@TM:1412771979> | Synthesizing work.multiplexerspiconfig_uniq_0.behavioral 
Post processing for work.multiplexerspiconfig_uniq_0.behavioral
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL271:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | Pruning bits 31 to 1 of MultiplexerInput_DP_3(31 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(8) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(9) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(12) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(13) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(14) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(15) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(16) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(17) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(18) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(19) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(20) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(21) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(22) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(23) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(24) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(25) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(26) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(27) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(28) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(29) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(30) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8943:8:8943:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8943)</a><!@TM:1412771979> | All reachable assignments to MultiplexerOutput_DP(31) assign '0'; register removed by optimization</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5053:7:5053:37:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5053)</a><!@TM:1412771979> | Synthesizing work.multiplexerstatemachine_uniq_0.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8372:16:8372:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(8372)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stidle="1000000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8359:7:8359:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(8359)</a><!@TM:1412771979> | Synthesizing work.changedetector_uniq_0.behavioral 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8859:7:8859:25:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(8859)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_1.behavioral 
Post processing for work.bufferclear_uniq_1.behavioral
Post processing for work.changedetector_uniq_0.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8340:7:8340:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(8340)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_5.behavioral 
Post processing for work.continuouscounter_uniq_5.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8326:7:8326:25:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(8326)</a><!@TM:1412771979> | Synthesizing work.bufferclear_uniq_0.behavioral 
Post processing for work.bufferclear_uniq_0.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8312:7:8312:27:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(8312)</a><!@TM:1412771979> | Synthesizing work.pulsedetector_uniq_0.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8712:16:8712:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(8712)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stwaitforpulse="100")
Post processing for work.pulsedetector_uniq_0.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8299:7:8299:32:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(8299)</a><!@TM:1412771979> | Synthesizing work.timestampgenerator_uniq_0.structural 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8571:7:8571:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(8571)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_4.behavioral 
Post processing for work.continuouscounter_uniq_4.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8554:7:8554:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(8554)</a><!@TM:1412771979> | Synthesizing work.pulsegenerator_uniq_0.behavioral 
Post processing for work.pulsegenerator_uniq_0.behavioral
Post processing for work.timestampgenerator_uniq_0.structural
Post processing for work.multiplexerstatemachine_uniq_0.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5028:7:5028:27:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5028)</a><!@TM:1412771979> | Synthesizing work.fifodualclock_uniq_0.structural 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8214:16:8214:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(8214)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stinit="100")
Post processing for work.fifodualclock_uniq_0.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5012:7:5012:26:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(5012)</a><!@TM:1412771979> | Synthesizing work.fx3spiconfig_uniq_0.behavioral 
Post processing for work.fx3spiconfig_uniq_0.behavioral
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(10) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(11) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(12) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(13) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(14) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(15) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(16) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(17) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(18) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(19) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(20) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(21) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(22) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(23) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(24) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(25) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(26) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(27) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(28) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(29) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(30) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | All reachable assignments to FX3Output_DP(31) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8198:8:8198:10:@W:CL279:@XP_MSG">TopLevel_rvl_top.vhd(8198)</a><!@TM:1412771979> | Pruning register bits 31 to 10 of FX3Input_DP(31 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4992:7:4992:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4992)</a><!@TM:1412771979> | Synthesizing work.fx3statemachine_uniq_0.behavioral 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7844:16:7844:18:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(7844)</a><!@TM:1412771979> | Using onehot encoding for type tstate (stidle0="100000000000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7825:7:7825:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7825)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_3.behavioral 
Post processing for work.continuouscounter_uniq_3.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7805:7:7805:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7805)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_2.behavioral 
Post processing for work.continuouscounter_uniq_2.behavioral
Post processing for work.fx3statemachine_uniq_0.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4973:7:4973:17:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4973)</a><!@TM:1412771979> | Synthesizing work.pll_uniq_0.structural 
Post processing for work.pll_uniq_0.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4958:7:4958:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4958)</a><!@TM:1412771979> | Synthesizing work.simpleregister_uniq_0.behavioral 
Post processing for work.simpleregister_uniq_0.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4931:7:4931:36:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4931)</a><!@TM:1412771979> | Synthesizing work.logicclocksynchronizer_uniq_0.structural 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7544:7:7544:30:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7544)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_12.behavioral 
Post processing for work.dffsynchronizer_uniq_12.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7531:7:7531:30:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7531)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_11.behavioral 
Post processing for work.dffsynchronizer_uniq_11.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7518:7:7518:30:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7518)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_10.behavioral 
Post processing for work.dffsynchronizer_uniq_10.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7505:7:7505:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7505)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_9.behavioral 
Post processing for work.dffsynchronizer_uniq_9.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7492:7:7492:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7492)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_8.behavioral 
Post processing for work.dffsynchronizer_uniq_8.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7479:7:7479:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7479)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_7.behavioral 
Post processing for work.dffsynchronizer_uniq_7.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7466:7:7466:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7466)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_6.behavioral 
Post processing for work.dffsynchronizer_uniq_6.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7453:7:7453:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7453)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_5.behavioral 
Post processing for work.dffsynchronizer_uniq_5.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7440:7:7440:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7440)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_4.behavioral 
Post processing for work.dffsynchronizer_uniq_4.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7431:7:7431:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7431)</a><!@TM:1412771979> | Synthesizing work.resetsynchronizer_uniq_1.behavioral 
Post processing for work.resetsynchronizer_uniq_1.behavioral
Post processing for work.logicclocksynchronizer_uniq_0.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4914:7:4914:37:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4914)</a><!@TM:1412771979> | Synthesizing work.fx3usbclocksynchronizer_uniq_0.structural 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7307:7:7307:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7307)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_3.behavioral 
Post processing for work.dffsynchronizer_uniq_3.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7294:7:7294:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7294)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_2.behavioral 
Post processing for work.dffsynchronizer_uniq_2.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7281:7:7281:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7281)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_1.behavioral 
Post processing for work.dffsynchronizer_uniq_1.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7268:7:7268:29:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7268)</a><!@TM:1412771979> | Synthesizing work.dffsynchronizer_uniq_0.behavioral 
Post processing for work.dffsynchronizer_uniq_0.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7259:7:7259:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(7259)</a><!@TM:1412771979> | Synthesizing work.resetsynchronizer_uniq_0.behavioral 
Post processing for work.resetsynchronizer_uniq_0.behavioral
Post processing for work.fx3usbclocksynchronizer_uniq_0.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4899:7:4899:26:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4899)</a><!@TM:1412771979> | Synthesizing work.caviar2wsaer_uniq_0.structural 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7182:13:7182:15:@N:CD233:@XP_MSG">TopLevel_rvl_top.vhd(7182)</a><!@TM:1412771979> | Using sequential encoding for type tsm
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7251:12:7251:26:@W:CD604:@XP_MSG">TopLevel_rvl_top.vhd(7251)</a><!@TM:1412771979> | OTHERS clause is not synthesized </font>
Post processing for work.caviar2wsaer_uniq_0.structural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4884:7:4884:39:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4884)</a><!@TM:1412771979> | Synthesizing work.objectmotioncellspiconfig_uniq_0.behavioural 
Post processing for work.objectmotioncellspiconfig_uniq_0.behavioural
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7167:8:7167:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(7167)</a><!@TM:1412771979> | All reachable assignments to ObjectMotionCellOutput_DP(25) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7167:8:7167:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(7167)</a><!@TM:1412771979> | All reachable assignments to ObjectMotionCellOutput_DP(26) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7167:8:7167:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(7167)</a><!@TM:1412771979> | All reachable assignments to ObjectMotionCellOutput_DP(27) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7167:8:7167:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(7167)</a><!@TM:1412771979> | All reachable assignments to ObjectMotionCellOutput_DP(28) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7167:8:7167:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(7167)</a><!@TM:1412771979> | All reachable assignments to ObjectMotionCellOutput_DP(29) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7167:8:7167:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(7167)</a><!@TM:1412771979> | All reachable assignments to ObjectMotionCellOutput_DP(30) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7167:8:7167:10:@W:CL111:@XP_MSG">TopLevel_rvl_top.vhd(7167)</a><!@TM:1412771979> | All reachable assignments to ObjectMotionCellOutput_DP(31) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7167:8:7167:10:@W:CL279:@XP_MSG">TopLevel_rvl_top.vhd(7167)</a><!@TM:1412771979> | Pruning register bits 31 to 25 of ObjectMotionCellInput_DP(31 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4835:7:4835:30:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4835)</a><!@TM:1412771979> | Synthesizing work.objectmotioncell_uniq_0.behavioural 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6712:13:6712:15:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(6712)</a><!@TM:1412771979> | Using onehot encoding for type tst (idle="10000000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6704:7:6704:28:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(6704)</a><!@TM:1412771979> | Synthesizing work.mullercelement_uniq_0.behavioural 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7125:16:7125:21:@N:CD364:@XP_MSG">TopLevel_rvl_top.vhd(7125)</a><!@TM:1412771979> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7127:16:7127:21:@N:CD364:@XP_MSG">TopLevel_rvl_top.vhd(7127)</a><!@TM:1412771979> | Removed redundant assignment
Post processing for work.mullercelement_uniq_0.behavioural
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7121:8:7121:12:@W:CL117:@XP_MSG">TopLevel_rvl_top.vhd(7121)</a><!@TM:1412771979> | Latch generated from process for signal state; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6684:7:6684:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(6684)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_1.behavioral 
Post processing for work.continuouscounter_uniq_1.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6664:7:6664:31:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(6664)</a><!@TM:1412771979> | Synthesizing work.continuouscounter_uniq_0.behavioral 
Post processing for work.continuouscounter_uniq_0.behavioral
Post processing for work.objectmotioncell_uniq_0.behavioural
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4818:7:4818:26:@N:CD630:@XP_MSG">TopLevel_rvl_top.vhd(4818)</a><!@TM:1412771979> | Synthesizing work.wsaer2caviar_uniq_0.structural 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6574:13:6574:15:@N:CD231:@XP_MSG">TopLevel_rvl_top.vhd(6574)</a><!@TM:1412771979> | Using onehot encoding for type tst (idle="10000000")
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6655:12:6655:26:@W:CD604:@XP_MSG">TopLevel_rvl_top.vhd(6655)</a><!@TM:1412771979> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6572:11:6572:21:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(6572)</a><!@TM:1412771979> | Signal dwsaer_req is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6572:22:6572:33:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(6572)</a><!@TM:1412771979> | Signal d1wsaer_req is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6572:34:6572:45:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(6572)</a><!@TM:1412771979> | Signal d2wsaer_req is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6572:46:6572:57:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(6572)</a><!@TM:1412771979> | Signal wsaer_data9 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6572:58:6572:63:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(6572)</a><!@TM:1412771979> | Signal last9 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6573:11:6573:21:@W:CD638:@XP_MSG">TopLevel_rvl_top.vhd(6573)</a><!@TM:1412771979> | Signal latched_ev is undriven </font>
Post processing for work.wsaer2caviar_uniq_0.structural
Post processing for work.toplevel.structural
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5511:66:5511:74:@W:CL240:@XP_MSG">TopLevel_rvl_top.vhd(5511)</a><!@TM:1412771979> | DAVIS_en is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5511:11:5511:23:@W:CL240:@XP_MSG">TopLevel_rvl_top.vhd(5511)</a><!@TM:1412771979> | WS2CAVIAR_en is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5510:11:5510:20:@W:CL252:@XP_MSG">TopLevel_rvl_top.vhd(5510)</a><!@TM:1412771979> | Bit 0 of signal ot_active is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5510:11:5510:20:@W:CL252:@XP_MSG">TopLevel_rvl_top.vhd(5510)</a><!@TM:1412771979> | Bit 1 of signal ot_active is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5510:11:5510:20:@W:CL252:@XP_MSG">TopLevel_rvl_top.vhd(5510)</a><!@TM:1412771979> | Bit 2 of signal ot_active is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5510:11:5510:20:@W:CL252:@XP_MSG">TopLevel_rvl_top.vhd(5510)</a><!@TM:1412771979> | Bit 3 of signal ot_active is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5509:11:5509:14:@W:CL252:@XP_MSG">TopLevel_rvl_top.vhd(5509)</a><!@TM:1412771979> | Bit 0 of signal led is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5509:11:5509:14:@W:CL252:@XP_MSG">TopLevel_rvl_top.vhd(5509)</a><!@TM:1412771979> | Bit 1 of signal led is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5509:11:5509:14:@W:CL252:@XP_MSG">TopLevel_rvl_top.vhd(5509)</a><!@TM:1412771979> | Bit 2 of signal led is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4805:8:4805:23:@W:CL240:@XP_MSG">TopLevel_rvl_top.vhd(4805)</a><!@TM:1412771979> | SyncOutClock_CO is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5551:8:5551:10:@W:CL169:@XP_MSG">TopLevel_rvl_top.vhd(5551)</a><!@TM:1412771979> | Pruning register testcnt_3(7 downto 0)  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6580:8:6580:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(6580)</a><!@TM:1412771979> | Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6831:8:6831:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(6831)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6831:8:6831:10:@W:CL260:@XP_MSG">TopLevel_rvl_top.vhd(6831)</a><!@TM:1412771979> | Pruning register bit 24 of Inhibition1_S(24 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:6831:8:6831:10:@W:CL260:@XP_MSG">TopLevel_rvl_top.vhd(6831)</a><!@TM:1412771979> | Pruning register bit 24 of Inhibition2_S(24 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4841:8:4841:20:@W:CL246:@XP_MSG">TopLevel_rvl_top.vhd(4841)</a><!@TM:1412771979> | Input port bits 12 to 9 of pdvsdata_adi(16 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4841:8:4841:20:@W:CL246:@XP_MSG">TopLevel_rvl_top.vhd(4841)</a><!@TM:1412771979> | Input port bits 4 to 0 of pdvsdata_adi(16 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4891:8:4891:27:@W:CL246:@XP_MSG">TopLevel_rvl_top.vhd(4891)</a><!@TM:1412771979> | Input port bits 31 to 25 of configparaminput_di(31 downto 0) are unused </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:7189:8:7189:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(7189)</a><!@TM:1412771979> | Trying to extract state machine for register cs
Extracted state machine for register cs
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8011:8:8011:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(8011)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5019:8:5019:27:@W:CL246:@XP_MSG">TopLevel_rvl_top.vhd(5019)</a><!@TM:1412771979> | Input port bits 31 to 10 of configparaminput_di(31 downto 0) are unused </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8276:8:8276:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(8276)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8754:8:8754:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(8754)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL189:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Register bit StateTimestampNext_DP(stdropdata) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL189:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Register bit StateTimestampNext_DP(stprepareexttrigger) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL189:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Register bit StateTimestampNext_DP(stprepareimu) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL189:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Register bit StateTimestampNext_DP(stprepareapsadc) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL189:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Register bit StateTimestampNext_DP(stpreparedvsaer) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL189:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Register bit StateTimestampNext_DP(sttimestampwrap) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL189:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Register bit StateTimestampNext_DP(sttimestampreset) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL189:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Register bit StateTimestampNext_DP(stidle) is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL260:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Pruning register bit 0 of StateTimestampNext_DP(0 to 12)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL260:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Pruning register bit 2 of StateTimestampNext_DP(0 to 12)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL260:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Pruning register bit 4 of StateTimestampNext_DP(0 to 12)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL260:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Pruning register bit 6 of StateTimestampNext_DP(0 to 12)  </font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL260:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Pruning register bit 8 of StateTimestampNext_DP(0 to 12)  </font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@W:CL279:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Pruning register bits 10 to 12 of StateTimestampNext_DP(0 to 12)  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8535:8:8535:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(8535)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 13 reachable states with original encodings of:
   0000000000001
   0000000000010
   0000000000100
   0000000001000
   0000000010000
   0000000100000
   0000001000000
   0000010000000
   0000100000000
   0001000000000
   0010000000000
   0100000000000
   1000000000000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5086:8:5086:27:@W:CL246:@XP_MSG">TopLevel_rvl_top.vhd(5086)</a><!@TM:1412771979> | Input port bits 31 to 1 of configparaminput_di(31 downto 0) are unused </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9020:8:9020:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(9020)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5122:8:5122:25:@W:CL247:@XP_MSG">TopLevel_rvl_top.vhd(5122)</a><!@TM:1412771979> | Input port bit 1 of fifoin1control_si(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5125:8:5125:25:@W:CL247:@XP_MSG">TopLevel_rvl_top.vhd(5125)</a><!@TM:1412771979> | Input port bit 1 of fifoin2control_si(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5128:8:5128:25:@W:CL247:@XP_MSG">TopLevel_rvl_top.vhd(5128)</a><!@TM:1412771979> | Input port bit 1 of fifooutcontrol_si(1 downto 0) is unused </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9160:8:9160:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(9160)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9295:8:9295:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(9295)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5167:8:5167:25:@W:CL247:@XP_MSG">TopLevel_rvl_top.vhd(5167)</a><!@TM:1412771979> | Input port bit 1 of outfifocontrol_si(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5188:8:5188:27:@W:CL246:@XP_MSG">TopLevel_rvl_top.vhd(5188)</a><!@TM:1412771979> | Input port bits 31 to 5 of configparaminput_di(31 downto 0) are unused </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9564:8:9564:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(9564)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9651:8:9651:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(9651)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9651:8:9651:10:@W:CL260:@XP_MSG">TopLevel_rvl_top.vhd(9651)</a><!@TM:1412771979> | Pruning register bit 10 of OutFifoData_DO(10 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5226:8:5226:25:@W:CL159:@XP_MSG">TopLevel_rvl_top.vhd(5226)</a><!@TM:1412771979> | Input OutFifoControl_SI is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9730:8:9730:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(9730)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9778:8:9778:10:@W:CL190:@XP_MSG">TopLevel_rvl_top.vhd(9778)</a><!@TM:1412771979> | Optimizing register bit State_DP(stidle) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9778:8:9778:10:@W:CL169:@XP_MSG">TopLevel_rvl_top.vhd(9778)</a><!@TM:1412771979> | Pruning register State_DP(stidle)  </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5266:8:5266:16:@W:CL159:@XP_MSG">TopLevel_rvl_top.vhd(5266)</a><!@TM:1412771979> | Input Clock_CI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5267:8:5267:16:@W:CL159:@XP_MSG">TopLevel_rvl_top.vhd(5267)</a><!@TM:1412771979> | Input Reset_RI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5268:8:5268:25:@W:CL159:@XP_MSG">TopLevel_rvl_top.vhd(5268)</a><!@TM:1412771979> | Input OutFifoControl_SI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5277:8:5277:21:@W:CL159:@XP_MSG">TopLevel_rvl_top.vhd(5277)</a><!@TM:1412771979> | Input APSADCData_DI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5278:8:5278:25:@W:CL159:@XP_MSG">TopLevel_rvl_top.vhd(5278)</a><!@TM:1412771979> | Input APSADCOverflow_SI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5282:8:5282:23:@W:CL159:@XP_MSG">TopLevel_rvl_top.vhd(5282)</a><!@TM:1412771979> | Input APSADCConfig_DI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5296:8:5296:27:@W:CL246:@XP_MSG">TopLevel_rvl_top.vhd(5296)</a><!@TM:1412771979> | Input port bits 31 to 1 of configparaminput_di(31 downto 0) are unused </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9887:8:9887:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(9887)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10608:8:10608:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(10608)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 29 reachable states with original encodings of:
   00000000000000000000000000001
   00000000000000000000000000010
   00000000000000000000000000100
   00000000000000000000000001000
   00000000000000000000000010000
   00000000000000000000000100000
   00000000000000000000001000000
   00000000000000000000010000000
   00000000000000000000100000000
   00000000000000000001000000000
   00000000000000000010000000000
   00000000000000000100000000000
   00000000000000001000000000000
   00000000000000010000000000000
   00000000000000100000000000000
   00000000000001000000000000000
   00000000000010000000000000000
   00000000000100000000000000000
   00000000001000000000000000000
   00000000010000000000000000000
   00000000100000000000000000000
   00000001000000000000000000000
   00000010000000000000000000000
   00000100000000000000000000000
   00001000000000000000000000000
   00010000000000000000000000000
   00100000000000000000000000000
   01000000000000000000000000000
   10000000000000000000000000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:10207:8:10207:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(10207)</a><!@TM:1412771979> | Trying to extract state machine for register I2CState_DP
Extracted state machine for register I2CState_DP
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5337:8:5337:25:@W:CL247:@XP_MSG">TopLevel_rvl_top.vhd(5337)</a><!@TM:1412771979> | Input port bit 1 of outfifocontrol_si(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5357:8:5357:27:@W:CL246:@XP_MSG">TopLevel_rvl_top.vhd(5357)</a><!@TM:1412771979> | Input port bits 31 to 8 of configparaminput_di(31 downto 0) are unused </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11438:8:11438:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(11438)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11658:8:11658:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(11658)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11563:8:11563:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(11563)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5399:8:5399:25:@W:CL247:@XP_MSG">TopLevel_rvl_top.vhd(5399)</a><!@TM:1412771979> | Input port bit 1 of outfifocontrol_si(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:5421:8:5421:27:@W:CL246:@XP_MSG">TopLevel_rvl_top.vhd(5421)</a><!@TM:1412771979> | Input port bits 31 to 24 of configparaminput_di(31 downto 0) are unused </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11973:8:11973:10:@N:CL201:@XP_MSG">TopLevel_rvl_top.vhd(11973)</a><!@TM:1412771979> | Trying to extract state machine for register State_DP
Extracted state machine for register State_DP
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:4764:8:4764:31:@W:CL159:@XP_MSG">TopLevel_rvl_top.vhd(4764)</a><!@TM:1412771979> | Input SPIAlternativeSelect_SI is unused</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 127MB peak: 142MB)

# Wed Oct 08 14:39:35 2014

###########################################################]
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\lucent\ecp3.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\lucent\pmi_def.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\umr_capim.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\lscc\diamond\3.2_x64\synpbase\lib\vlog\hypermods.v"
@I::"C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\ertl\ertl.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v"
@I::"C:\lscc\diamond\3.2_x64\module\reveal\src\rvl_j2w_module\wb2sci.v"
@I::"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_trig_gen.v"
@I::"E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_gen.v"
Verilog syntax check successful!
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v:1077:7:1077:14:@N:CG364:@XP_MSG">pmi_def.v(1077)</a><!@TM:1412771979> | Synthesizing module pmi_pll

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v:501:7:501:18:@N:CG364:@XP_MSG">pmi_def.v(501)</a><!@TM:1412771979> | Synthesizing module pmi_fifo_dc

	pmi_data_width_w=32'b00000000000000000000000000010000
	pmi_data_width_r=32'b00000000000000000000000000010000
	pmi_data_depth_w=32'b00000000000000000000000000100000
	pmi_data_depth_r=32'b00000000000000000000000000100000
	pmi_full_flag=32'b00000000000000000000000000100000
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000000011110
	pmi_almost_empty_flag=32'b00000000000000000000000000001000
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_resetmode=40'b0110000101110011011110010110111001100011
	pmi_family=32'b01000101010000110101000000110011
	module_type=88'b0111000001101101011010010101111101100110011010010110011001101111010111110110010001100011
	pmi_implementation=24'b010001010100001001010010
   Generated name = pmi_fifo_dc_Z1_layer1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v:532:7:532:15:@N:CG364:@XP_MSG">pmi_def.v(532)</a><!@TM:1412771979> | Synthesizing module pmi_fifo

	pmi_data_width=32'b00000000000000000000000000001111
	pmi_data_depth=32'b00000000000000000000000000010000
	pmi_full_flag=32'b00000000000000000000000000010000
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000000001110
	pmi_almost_empty_flag=32'b00000000000000000000000000000100
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_family=32'b01000101010000110101000000110011
	module_type=64'b0111000001101101011010010101111101100110011010010110011001101111
	pmi_implementation=24'b010001010100001001010010
   Generated name = pmi_fifo_15s_16s_16s_0s_14s_4s_noreg_ECP3_pmi_fifo_EBR_2_layer1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v:532:7:532:15:@N:CG364:@XP_MSG">pmi_def.v(532)</a><!@TM:1412771979> | Synthesizing module pmi_fifo

	pmi_data_width=32'b00000000000000000000000000001111
	pmi_data_depth=32'b00000000000000000000000010000000
	pmi_full_flag=32'b00000000000000000000000010000000
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000001111000
	pmi_almost_empty_flag=32'b00000000000000000000000000001000
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_family=32'b01000101010000110101000000110011
	module_type=64'b0111000001101101011010010101111101100110011010010110011001101111
	pmi_implementation=24'b010001010100001001010010
   Generated name = pmi_fifo_15s_128s_128s_0s_120s_8s_noreg_ECP3_pmi_fifo_EBR_3_layer1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v:532:7:532:15:@N:CG364:@XP_MSG">pmi_def.v(532)</a><!@TM:1412771979> | Synthesizing module pmi_fifo

	pmi_data_width=32'b00000000000000000000000000001111
	pmi_data_depth=32'b00000000000000000000000000001110
	pmi_full_flag=32'b00000000000000000000000000001110
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000000000111
	pmi_almost_empty_flag=32'b00000000000000000000000000000111
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_family=32'b01000101010000110101000000110011
	module_type=64'b0111000001101101011010010101111101100110011010010110011001101111
	pmi_implementation=24'b010001010100001001010010
   Generated name = pmi_fifo_15s_14s_14s_0s_7s_7s_noreg_ECP3_pmi_fifo_EBR_4_layer1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v:532:7:532:15:@N:CG364:@XP_MSG">pmi_def.v(532)</a><!@TM:1412771979> | Synthesizing module pmi_fifo

	pmi_data_width=32'b00000000000000000000000000001111
	pmi_data_depth=32'b00000000000000000000000000000100
	pmi_full_flag=32'b00000000000000000000000000000100
	pmi_empty_flag=32'b00000000000000000000000000000000
	pmi_almost_full_flag=32'b00000000000000000000000000000011
	pmi_almost_empty_flag=32'b00000000000000000000000000000001
	pmi_regmode=40'b0110111001101111011100100110010101100111
	pmi_family=32'b01000101010000110101000000110011
	module_type=64'b0111000001101101011010010101111101100110011010010110011001101111
	pmi_implementation=24'b010001010100001001010010
   Generated name = pmi_fifo_15s_4s_4s_0s_3s_1s_noreg_ECP3_pmi_fifo_EBR_5_layer1

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\lscc\diamond\3.2_x64\cae_library\synthesis\verilog\pmi_def.v:1162:7:1162:17:@N:CG364:@XP_MSG">pmi_def.v(1162)</a><!@TM:1412771979> | Synthesizing module jtagconn16







@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_trig_gen.v:11:7:11:24:@N:CG364:@XP_MSG">toplevel_la0_trig_gen.v(11)</a><!@TM:1412771979> | Synthesizing module toplevel_la0_trig



@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_gen.v:12:7:12:19:@N:CG364:@XP_MSG">toplevel_la0_gen.v(12)</a><!@TM:1412771979> | Synthesizing module toplevel_la0

<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_gen.v:52:7:52:14:@W:CL159:@XP_MSG">toplevel_la0_gen.v(52)</a><!@TM:1412771979> | Input reset_n is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\toplevel_la0_gen.v:64:7:64:17:@W:CL159:@XP_MSG">toplevel_la0_gen.v(64)</a><!@TM:1412771979> | Input trigger_en is unused</font>

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 96MB)

# Wed Oct 08 14:39:36 2014

###########################################################]
Synopsys Netlist Linker, version comp201309rcp1, Build 147R, built Apr 16 2014
@N: : <!@TM:1412771979> | Running in 64-bit mode 
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\synwork\layer0.srs changed - recompiling
File E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\synwork\layer1.srs changed - recompiling
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8223:34:8223:61:@W:Z198:@XP_MSG">TopLevel_rvl_top.vhd(8223)</a><!@TM:1412771979> | Unbound component pmi_fifo_dc_Z1_layer1 of instance fifoDualClock </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:8968:25:8968:49:@W:Z198:@XP_MSG">TopLevel_rvl_top.vhd(8968)</a><!@TM:1412771979> | Unbound component pmi_fifo_15s_16s_16s_0s_14s_4s_noreg_ECP3_pmi_fifo_EBR_2_layer1 of instance fifo </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9108:25:9108:49:@W:Z198:@XP_MSG">TopLevel_rvl_top.vhd(9108)</a><!@TM:1412771979> | Unbound component pmi_fifo_15s_16s_16s_0s_14s_4s_noreg_ECP3_pmi_fifo_EBR_2_layer1 of instance fifo </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9512:25:9512:49:@W:Z198:@XP_MSG">TopLevel_rvl_top.vhd(9512)</a><!@TM:1412771979> | Unbound component pmi_fifo_15s_16s_16s_0s_14s_4s_noreg_ECP3_pmi_fifo_EBR_2_layer1 of instance fifo </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9678:25:9678:49:@W:Z198:@XP_MSG">TopLevel_rvl_top.vhd(9678)</a><!@TM:1412771979> | Unbound component pmi_fifo_15s_128s_128s_0s_120s_8s_noreg_ECP3_pmi_fifo_EBR_3_layer1 of instance fifo </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:9835:25:9835:49:@W:Z198:@XP_MSG">TopLevel_rvl_top.vhd(9835)</a><!@TM:1412771979> | Unbound component pmi_fifo_15s_14s_14s_0s_7s_7s_noreg_ECP3_pmi_fifo_EBR_4_layer1 of instance fifo </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\reveal_workspace\tmpreveal\TopLevel_rvl_top.vhd:11386:25:11386:49:@W:Z198:@XP_MSG">TopLevel_rvl_top.vhd(11386)</a><!@TM:1412771979> | Unbound component pmi_fifo_15s_4s_4s_0s_3s_1s_noreg_ECP3_pmi_fifo_EBR_5_layer1 of instance fifo </font>

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File: <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\synwork\SeeBetterLogic_FX3_SeeBetterLogic_FX3_comp.linkerlog:@XP_FILE">SeeBetterLogic_FX3_SeeBetterLogic_FX3_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 08 14:39:36 2014

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Wed Oct 08 14:39:36 2014

###########################################################]
Pre-mapping Report

<a name=mapperReport3>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 908R, Built Apr 16 2014 10:10:17</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2013.09L-SP1-1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Linked File: <a href="E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3_scck.rpt:@XP_FILE">SeeBetterLogic_FX3_SeeBetterLogic_FX3_scck.rpt</a>
Printing clock  summary report in "E:\JAER_SVN\devices\logic\LatticeECP3\SeeBetterLogic\FX3_OMC\SeeBetterLogic_FX3\SeeBetterLogic_FX3_SeeBetterLogic_FX3_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1412771985> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1412771985> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 129MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7189:8:7189:10:@N:BN362:@XP_MSG">toplevel_rvl_top.vhd(7189)</a><!@TM:1412771985> | Removing sequential instance alex[1:0] of view:PrimLib.dffr(prim) in hierarchy view:work.CAVIAR2WSAER_uniq_0(structural) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7189:8:7189:10:@N:BN362:@XP_MSG">toplevel_rvl_top.vhd(7189)</a><!@TM:1412771985> | Removing sequential instance WSAER_data[17:0] of view:PrimLib.dffre(prim) in hierarchy view:work.CAVIAR2WSAER_uniq_0(structural) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7565:31:7565:70:@N:BN115:@XP_MSG">toplevel_rvl_top.vhd(7565)</a><!@TM:1412771985> | Removing instance syncSyncOutSwitch of view:work.DFFSynchronizer_uniq_9_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7566:29:7566:69:@N:BN115:@XP_MSG">toplevel_rvl_top.vhd(7566)</a><!@TM:1412771985> | Removing instance syncSyncInClock of view:work.DFFSynchronizer_uniq_10_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7567:30:7567:70:@N:BN115:@XP_MSG">toplevel_rvl_top.vhd(7567)</a><!@TM:1412771985> | Removing instance syncSyncInSwitch of view:work.DFFSynchronizer_uniq_11_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:9295:8:9295:10:@N:BN362:@XP_MSG">toplevel_rvl_top.vhd(9295)</a><!@TM:1412771985> | Removing sequential instance DVSAERAck_SBO of view:PrimLib.dffs(prim) in hierarchy view:work.DVSAERStateMachine_uniq_0_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:9651:8:9651:10:@N:BN362:@XP_MSG">toplevel_rvl_top.vhd(9651)</a><!@TM:1412771985> | Removing sequential instance MISCAERAck_SBO of view:PrimLib.dffs(prim) in hierarchy view:work.MISCAERStateMachine_uniq_0_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7698:8:7698:10:@N:BN362:@XP_MSG">toplevel_rvl_top.vhd(7698)</a><!@TM:1412771985> | Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizer_uniq_9_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7719:8:7719:10:@N:BN362:@XP_MSG">toplevel_rvl_top.vhd(7719)</a><!@TM:1412771985> | Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizer_uniq_10_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7740:8:7740:10:@N:BN362:@XP_MSG">toplevel_rvl_top.vhd(7740)</a><!@TM:1412771985> | Removing sequential instance SyncSignalSyncFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizer_uniq_11_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7698:8:7698:10:@N:BN362:@XP_MSG">toplevel_rvl_top.vhd(7698)</a><!@TM:1412771985> | Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizer_uniq_9_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7719:8:7719:10:@N:BN362:@XP_MSG">toplevel_rvl_top.vhd(7719)</a><!@TM:1412771985> | Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizer_uniq_10_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7740:8:7740:10:@N:BN362:@XP_MSG">toplevel_rvl_top.vhd(7740)</a><!@TM:1412771985> | Removing sequential instance SyncSignalDemetFF_S[0] of view:PrimLib.dffr(prim) in hierarchy view:work.DFFSynchronizer_uniq_11_work_toplevel_structural_0layer0(behavioral) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:MT462:@XP_HELP">MT462</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7121:8:7121:12:@W:MT462:@XP_MSG">toplevel_rvl_top.vhd(7121)</a><!@TM:1412771985> | Net OMCellSM.AcknowledgeCElement.un1_ain appears to be an unidentified clock source. Assuming default frequency. </font>
syn_allowed_resources : blockrams=38  set on top level netlist TopLevel


<a name=mapperReport4>Clock Summary</a>
**************

Start                                                                      Requested     Requested     Clock        Clock                
Clock                                                                      Frequency     Period        Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------
PLL_uniq_0_work_toplevel_structural_0layer0|OutClock_CO_inferred_clock     59.2 MHz      16.893        inferred     Autoconstr_clkgroup_0
System                                                                     522.1 MHz     1.916         system       system_clkgroup      
TopLevel|USBClock_CI                                                       243.6 MHz     4.104         inferred     Autoconstr_clkgroup_2
reveal_coretop|jtck_inferred_clock[0]                                      314.8 MHz     3.177         inferred     Autoconstr_clkgroup_1
=========================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT531:@XP_HELP">MT531</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7121:8:7121:12:@W:MT531:@XP_MSG">toplevel_rvl_top.vhd(7121)</a><!@TM:1412771985> | Found signal identified as System clock which controls 1 sequential elements including OMCellSM.AcknowledgeCElement.Cout.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:6580:8:6580:10:@W:MT529:@XP_MSG">toplevel_rvl_top.vhd(6580)</a><!@TM:1412771985> | Found inferred clock PLL_uniq_0_work_toplevel_structural_0layer0|OutClock_CO_inferred_clock which controls 5788 sequential elements including BWSAER2CAVIAR.CAVIAR_data[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="e:\jaer_svn\devices\logic\latticeecp3\seebetterlogic\fx3_omc\seebetterlogic_fx3\reveal_workspace\tmpreveal\toplevel_rvl_top.vhd:7335:8:7335:10:@W:MT529:@XP_MSG">toplevel_rvl_top.vhd(7335)</a><!@TM:1412771985> | Found inferred clock TopLevel|USBClock_CI which controls 324 sequential elements including syncInputsToUSBClock.syncReset.SyncSignalDemetFF_S. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 101MB peak: 169MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Oct 08 14:39:41 2014

###########################################################]
Map & Optimize Report


</pre></samp></body></html>
