{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673665397889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673665397890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 14 11:03:17 2023 " "Processing started: Sat Jan 14 11:03:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673665397890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673665397890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map expand_task -c expand_task --generate_functional_sim_netlist " "Command: quartus_map expand_task -c expand_task --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673665397890 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673665398555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanner.v 1 1 " "Found 1 design units, including 1 entities, in source file scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanner " "Found entity 1: scanner" {  } { { "scanner.v" "" { Text "C:/altera/Experiment6/expand_task/scanner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673665398617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673665398617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/altera/Experiment6/expand_task/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673665398622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673665398622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expand_task.v 1 1 " "Found 1 design units, including 1 entities, in source file expand_task.v" { { "Info" "ISGN_ENTITY_NAME" "1 expand_task " "Found entity 1: expand_task" {  } { { "expand_task.v" "" { Text "C:/altera/Experiment6/expand_task/expand_task.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673665398627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673665398627 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "expand_task.v(7) " "Verilog HDL Instantiation warning at expand_task.v(7): instance has no name" {  } { { "expand_task.v" "" { Text "C:/altera/Experiment6/expand_task/expand_task.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1673665398628 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "expand_task.v(8) " "Verilog HDL Instantiation warning at expand_task.v(8): instance has no name" {  } { { "expand_task.v" "" { Text "C:/altera/Experiment6/expand_task/expand_task.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1673665398628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "expand_task " "Elaborating entity \"expand_task\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673665398654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:comb_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:comb_3\"" {  } { { "expand_task.v" "comb_3" { Text "C:/altera/Experiment6/expand_task/expand_task.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673665398661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanner scanner:comb_4 " "Elaborating entity \"scanner\" for hierarchy \"scanner:comb_4\"" {  } { { "expand_task.v" "comb_4" { Text "C:/altera/Experiment6/expand_task/expand_task.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673665398667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scanner.v(9) " "Verilog HDL assignment warning at scanner.v(9): truncated value with size 32 to match size of target (4)" {  } { { "scanner.v" "" { Text "C:/altera/Experiment6/expand_task/scanner.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673665398668 "|expand_task|scanner:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 scanner.v(15) " "Verilog HDL assignment warning at scanner.v(15): truncated value with size 32 to match size of target (4)" {  } { { "scanner.v" "" { Text "C:/altera/Experiment6/expand_task/scanner.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673665398668 "|expand_task|scanner:comb_4"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673665398746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 14 11:03:18 2023 " "Processing ended: Sat Jan 14 11:03:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673665398746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673665398746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673665398746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673665398746 ""}
