--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml decoder_top.twx decoder_top.ncd -o decoder_top.twr
decoder_top.pcf -ucf decoder_top.ucf

Design file:              decoder_top.ncd
Physical constraint file: decoder_top.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 320 MHz HIGH 50%;

 88956 paths analyzed, 1017 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.073ns.
--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_17 (SLICE_X52Y140.CIN), 4715 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_17 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.893ns (Levels of Logic = 6)
  Clock Path Skew:      -0.145ns (0.848 - 0.993)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y54.DO0     Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X55Y135.A6     net (fanout=1)        0.348   dout<0>
    SLICE_X55Y135.A      Tilo                  0.053   N101
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X52Y136.A5     net (fanout=1)        0.324   cw2bin/Maccum_delta_lut<0>
    SLICE_X52Y136.COUT   Topcya                0.314   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CIN    net (fanout=1)        0.022   cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CLK    Tcinck                0.061   cw2bin/delta<17>
                                                       cw2bin/Maccum_delta_xor<17>
                                                       cw2bin/delta_17
    -------------------------------------------------  ---------------------------
    Total                                      2.893ns (2.199ns logic, 0.694ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_3 (FF)
  Destination:          cw2bin/delta_17 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.921ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.848 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_3 to cw2bin/delta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y133.DQ     Tcko                  0.283   cw2bin/n<3>
                                                       cw2bin/n_3
    SLICE_X55Y134.D4     net (fanout=11)       0.458   cw2bin/n<3>
    SLICE_X55Y134.D      Tilo                  0.053   N102
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7_SW1
    SLICE_X55Y135.C5     net (fanout=1)        0.223   N102
    SLICE_X55Y135.C      Tilo                  0.053   N101
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D3     net (fanout=4)        0.642   cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D      Tilo                  0.053   N68
                                                       cw2bin/GND_3_o_n[18]_OR_60_o12_SW1
    SLICE_X53Y138.A6     net (fanout=6)        0.388   N68
    SLICE_X53Y138.A      Tilo                  0.053   cw2bin/Eqn_0_mand
                                                       cw2bin/Eqn_1_mand1
    SLICE_X52Y136.BX     net (fanout=1)        0.270   cw2bin/Eqn_1_mand1
    SLICE_X52Y136.COUT   Tbxcy                 0.182   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CIN    net (fanout=1)        0.022   cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CLK    Tcinck                0.061   cw2bin/delta<17>
                                                       cw2bin/Maccum_delta_xor<17>
                                                       cw2bin/delta_17
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.918ns logic, 2.003ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/t_1 (FF)
  Destination:          cw2bin/delta_17 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.932ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.848 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/t_1 to cw2bin/delta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y134.BMUX   Tshcko                0.351   cw2bin/t<2>
                                                       cw2bin/t_1
    SLICE_X55Y134.D3     net (fanout=10)       0.401   cw2bin/t<1>
    SLICE_X55Y134.D      Tilo                  0.053   N102
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7_SW1
    SLICE_X55Y135.C5     net (fanout=1)        0.223   N102
    SLICE_X55Y135.C      Tilo                  0.053   N101
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D3     net (fanout=4)        0.642   cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D      Tilo                  0.053   N68
                                                       cw2bin/GND_3_o_n[18]_OR_60_o12_SW1
    SLICE_X53Y138.A6     net (fanout=6)        0.388   N68
    SLICE_X53Y138.A      Tilo                  0.053   cw2bin/Eqn_0_mand
                                                       cw2bin/Eqn_1_mand1
    SLICE_X52Y136.BX     net (fanout=1)        0.270   cw2bin/Eqn_1_mand1
    SLICE_X52Y136.COUT   Tbxcy                 0.182   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CIN    net (fanout=1)        0.022   cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CLK    Tcinck                0.061   cw2bin/delta<17>
                                                       cw2bin/Maccum_delta_xor<17>
                                                       cw2bin/delta_17
    -------------------------------------------------  ---------------------------
    Total                                      2.932ns (0.986ns logic, 1.946ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_16 (SLICE_X52Y140.CIN), 4715 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_16 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.852ns (Levels of Logic = 6)
  Clock Path Skew:      -0.145ns (0.848 - 0.993)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y54.DO0     Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X55Y135.A6     net (fanout=1)        0.348   dout<0>
    SLICE_X55Y135.A      Tilo                  0.053   N101
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X52Y136.A5     net (fanout=1)        0.324   cw2bin/Maccum_delta_lut<0>
    SLICE_X52Y136.COUT   Topcya                0.314   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CIN    net (fanout=1)        0.022   cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CLK    Tcinck                0.020   cw2bin/delta<17>
                                                       cw2bin/Maccum_delta_xor<17>
                                                       cw2bin/delta_16
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (2.158ns logic, 0.694ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_3 (FF)
  Destination:          cw2bin/delta_16 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.880ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (0.848 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_3 to cw2bin/delta_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y133.DQ     Tcko                  0.283   cw2bin/n<3>
                                                       cw2bin/n_3
    SLICE_X55Y134.D4     net (fanout=11)       0.458   cw2bin/n<3>
    SLICE_X55Y134.D      Tilo                  0.053   N102
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7_SW1
    SLICE_X55Y135.C5     net (fanout=1)        0.223   N102
    SLICE_X55Y135.C      Tilo                  0.053   N101
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D3     net (fanout=4)        0.642   cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D      Tilo                  0.053   N68
                                                       cw2bin/GND_3_o_n[18]_OR_60_o12_SW1
    SLICE_X53Y138.A6     net (fanout=6)        0.388   N68
    SLICE_X53Y138.A      Tilo                  0.053   cw2bin/Eqn_0_mand
                                                       cw2bin/Eqn_1_mand1
    SLICE_X52Y136.BX     net (fanout=1)        0.270   cw2bin/Eqn_1_mand1
    SLICE_X52Y136.COUT   Tbxcy                 0.182   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CIN    net (fanout=1)        0.022   cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CLK    Tcinck                0.020   cw2bin/delta<17>
                                                       cw2bin/Maccum_delta_xor<17>
                                                       cw2bin/delta_16
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (0.877ns logic, 2.003ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/t_1 (FF)
  Destination:          cw2bin/delta_16 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.891ns (Levels of Logic = 9)
  Clock Path Skew:      -0.066ns (0.848 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/t_1 to cw2bin/delta_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y134.BMUX   Tshcko                0.351   cw2bin/t<2>
                                                       cw2bin/t_1
    SLICE_X55Y134.D3     net (fanout=10)       0.401   cw2bin/t<1>
    SLICE_X55Y134.D      Tilo                  0.053   N102
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7_SW1
    SLICE_X55Y135.C5     net (fanout=1)        0.223   N102
    SLICE_X55Y135.C      Tilo                  0.053   N101
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D3     net (fanout=4)        0.642   cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D      Tilo                  0.053   N68
                                                       cw2bin/GND_3_o_n[18]_OR_60_o12_SW1
    SLICE_X53Y138.A6     net (fanout=6)        0.388   N68
    SLICE_X53Y138.A      Tilo                  0.053   cw2bin/Eqn_0_mand
                                                       cw2bin/Eqn_1_mand1
    SLICE_X52Y136.BX     net (fanout=1)        0.270   cw2bin/Eqn_1_mand1
    SLICE_X52Y136.COUT   Tbxcy                 0.182   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CIN    net (fanout=1)        0.022   cw2bin/Maccum_delta_cy<15>
    SLICE_X52Y140.CLK    Tcinck                0.020   cw2bin/delta<17>
                                                       cw2bin/Maccum_delta_xor<17>
                                                       cw2bin/delta_16
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.945ns logic, 1.946ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_15 (SLICE_X52Y139.CIN), 3511 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_15 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.840ns (Levels of Logic = 5)
  Clock Path Skew:      -0.145ns (0.848 - 0.993)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X3Y54.DO0     Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X55Y135.A6     net (fanout=1)        0.348   dout<0>
    SLICE_X55Y135.A      Tilo                  0.053   N101
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X52Y136.A5     net (fanout=1)        0.324   cw2bin/Maccum_delta_lut<0>
    SLICE_X52Y136.COUT   Topcya                0.314   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CLK    Tcinck                0.090   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
                                                       cw2bin/delta_15
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (2.168ns logic, 0.672ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_3 (FF)
  Destination:          cw2bin/delta_15 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.868ns (Levels of Logic = 8)
  Clock Path Skew:      -0.078ns (0.848 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_3 to cw2bin/delta_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y133.DQ     Tcko                  0.283   cw2bin/n<3>
                                                       cw2bin/n_3
    SLICE_X55Y134.D4     net (fanout=11)       0.458   cw2bin/n<3>
    SLICE_X55Y134.D      Tilo                  0.053   N102
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7_SW1
    SLICE_X55Y135.C5     net (fanout=1)        0.223   N102
    SLICE_X55Y135.C      Tilo                  0.053   N101
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D3     net (fanout=4)        0.642   cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D      Tilo                  0.053   N68
                                                       cw2bin/GND_3_o_n[18]_OR_60_o12_SW1
    SLICE_X53Y138.A6     net (fanout=6)        0.388   N68
    SLICE_X53Y138.A      Tilo                  0.053   cw2bin/Eqn_0_mand
                                                       cw2bin/Eqn_1_mand1
    SLICE_X52Y136.BX     net (fanout=1)        0.270   cw2bin/Eqn_1_mand1
    SLICE_X52Y136.COUT   Tbxcy                 0.182   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CLK    Tcinck                0.090   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
                                                       cw2bin/delta_15
    -------------------------------------------------  ---------------------------
    Total                                      2.868ns (0.887ns logic, 1.981ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/t_1 (FF)
  Destination:          cw2bin/delta_15 (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.879ns (Levels of Logic = 8)
  Clock Path Skew:      -0.066ns (0.848 - 0.914)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/t_1 to cw2bin/delta_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y134.BMUX   Tshcko                0.351   cw2bin/t<2>
                                                       cw2bin/t_1
    SLICE_X55Y134.D3     net (fanout=10)       0.401   cw2bin/t<1>
    SLICE_X55Y134.D      Tilo                  0.053   N102
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7_SW1
    SLICE_X55Y135.C5     net (fanout=1)        0.223   N102
    SLICE_X55Y135.C      Tilo                  0.053   N101
                                                       cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D3     net (fanout=4)        0.642   cw2bin/GND_3_o_n[18]_OR_60_o7
    SLICE_X55Y136.D      Tilo                  0.053   N68
                                                       cw2bin/GND_3_o_n[18]_OR_60_o12_SW1
    SLICE_X53Y138.A6     net (fanout=6)        0.388   N68
    SLICE_X53Y138.A      Tilo                  0.053   cw2bin/Eqn_0_mand
                                                       cw2bin/Eqn_1_mand1
    SLICE_X52Y136.BX     net (fanout=1)        0.270   cw2bin/Eqn_1_mand1
    SLICE_X52Y136.COUT   Tbxcy                 0.182   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X52Y137.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X52Y138.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X52Y139.CLK    Tcinck                0.090   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
                                                       cw2bin/delta_15
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.955ns logic, 1.924ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 320 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cw2bin/i_13 (SLICE_X48Y136.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cw2bin/i_12 (FF)
  Destination:          cw2bin/i_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 3.125ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cw2bin/i_12 to cw2bin/i_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y136.CQ     Tcko                  0.115   cw2bin/i<15>
                                                       cw2bin/i_12
    SLICE_X48Y136.C5     net (fanout=2)        0.071   cw2bin/i<12>
    SLICE_X48Y136.CLK    Tah         (-Th)     0.101   cw2bin/i<15>
                                                       cw2bin/mux411
                                                       cw2bin/i_13
    -------------------------------------------------  ---------------------------
    Total                                      0.085ns (0.014ns logic, 0.071ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (SLICE_X50Y150.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_BUFGP rising at 3.125ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y150.DQ     Tcko                  0.098   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X50Y150.AX     net (fanout=2)        0.097   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X50Y150.CLK    Tckdi       (-Th)     0.089   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.106ns (0.009ns logic, 0.097ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point cw2bin/i_4 (SLICE_X48Y135.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cw2bin/i_3 (FF)
  Destination:          cw2bin/i_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         clk_BUFGP rising at 3.125ns
  Destination Clock:    clk_BUFGP rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cw2bin/i_3 to cw2bin/i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y135.CQ     Tcko                  0.098   cw2bin/i<7>
                                                       cw2bin/i_3
    SLICE_X48Y135.A3     net (fanout=2)        0.125   cw2bin/i<3>
    SLICE_X48Y135.CLK    Tah         (-Th)     0.100   cw2bin/i<10>
                                                       cw2bin/mux11111
                                                       cw2bin/i_4
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (-0.002ns logic, 0.125ns route)
                                                       (-1.6% logic, 101.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 320 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.220ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.905ns (524.934MHz) (Trper_CLKA)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y54.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.220ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.905ns (524.934MHz) (Trper_CLKB)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X3Y54.WRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.875ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 1.250ns (800.000MHz) (Tockper)
  Physical resource: cw2bin/done_1/CLK
  Logical resource: cw2bin/done_1/CK
  Location pin: OLOGIC_X1Y159.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.073|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 88956 paths, 0 nets, and 1410 connections

Design statistics:
   Minimum period:   3.073ns{1}   (Maximum frequency: 325.415MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 12 17:39:59 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 616 MB



