//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__unsafe_index_elu_24 // -- Begin function triton_poi_fused__unsafe_index_elu_24
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused__unsafe_index_elu_24
.visible .entry triton_poi_fused__unsafe_index_elu_24(
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_elu_24_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_elu_24_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__unsafe_index_elu_24_param_2,
	.param .u32 triton_poi_fused__unsafe_index_elu_24_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<19>;
	.reg .b32 	%r<27>;
	.reg .f32 	%f<58>;
	.reg .b64 	%rd<34>;
	.loc	1 19 0                          // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:19:0

// %bb.0:                               // %__nv_expm1f.exit
	ld.param.u64 	%rd11, [triton_poi_fused__unsafe_index_elu_24_param_0];
	ld.param.u64 	%rd12, [triton_poi_fused__unsafe_index_elu_24_param_1];
$L__tmp0:
	.loc	1 21 28                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:21:33
	shl.b32 	%r6, %r1, 9;
	ld.param.u64 	%rd13, [triton_poi_fused__unsafe_index_elu_24_param_2];
	.loc	1 22 36                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:22:36
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r7, 1;
	and.b32  	%r9, %r8, 510;
	.loc	1 22 23                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:22:23
	or.b32  	%r10, %r6, %r9;
	.loc	1 24 21                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:24:21
	shr.s32 	%r12, %r10, 31;
	shr.u32 	%r13, %r12, 28;
	add.s32 	%r14, %r10, %r13;
	shr.s32 	%r15, %r14, 4;
	.loc	1 24 27                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:24:27
	shr.u32 	%r16, %r15, 28;
	add.s32 	%r17, %r15, %r16;
	and.b32  	%r18, %r17, -16;
	sub.s32 	%r19, %r15, %r18;
	.loc	1 25 19                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:25:19
	and.b32  	%r20, %r14, -16;
	sub.s32 	%r21, %r10, %r20;
	.loc	1 26 19                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:26:19
	bfe.s32 	%r22, %r1, 22, 1;
	shr.u32 	%r23, %r22, 24;
	add.s32 	%r24, %r10, %r23;
	shr.s32 	%r25, %r24, 8;
	.loc	1 28 30                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:28:30
	mul.wide.s32 	%rd14, %r19, 8;
	add.s64 	%rd2, %rd11, %rd14;
	mov.pred 	%p1, -1;
	.loc	1 28 35                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:28:35
	// begin inline asm
	mov.u64 %rd1, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd1 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u64 %rd3, 0x0;
	@%p1 ld.global.L1::evict_last.b64 { %rd3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 29 30                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:29:30
	mul.wide.s32 	%rd15, %r21, 8;
	add.s64 	%rd7, %rd11, %rd15;
	.loc	1 29 35                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:29:35
	// begin inline asm
	mov.u64 %rd5, 0x0;
	mov.u64 %rd6, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b64 { %rd5, %rd6 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 33 32                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:33:32
	shr.u64 	%rd16, %rd1, 60;
	and.b64  	%rd17, %rd16, 8;
	add.s64 	%rd18, %rd17, %rd1;
	.loc	1 37 49                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:37:49
	shl.b32 	%r26, %r25, 6;
	.loc	1 37 30                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:37:30
	shl.b64 	%rd19, %rd5, 2;
	add.s64 	%rd20, %rd12, %rd19;
	shr.u64 	%rd21, %rd5, 58;
	and.b64  	%rd22, %rd21, 32;
	add.s64 	%rd23, %rd20, %rd22;
	shl.b64 	%rd24, %rd18, 5;
	add.s64 	%rd25, %rd23, %rd24;
	mul.wide.s32 	%rd26, %r26, 4;
	add.s64 	%rd8, %rd25, %rd26;
	shl.b64 	%rd27, %rd6, 2;
	add.s64 	%rd28, %rd12, %rd27;
	shr.u64 	%rd29, %rd6, 58;
	and.b64  	%rd30, %rd29, 32;
	add.s64 	%rd31, %rd28, %rd30;
	add.s64 	%rd32, %rd31, %rd24;
	add.s64 	%rd9, %rd32, %rd26;
	.loc	1 37 54                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:37:54
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r2 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r2;
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r3;
	.loc	1 42 28                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:42:28
	mul.f32 	%f3, %f1, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f4, %f3;
	abs.ftz.f32 	%f5, %f1;
	setp.lt.f32 	%p7, %f5, 0f3ED1EB85;
	selp.f32 	%f6, 0f00000000, %f4, %p7;
	setp.eq.f32 	%p8, %f6, 0f43000000;
	selp.f32 	%f7, 0f42FE0000, %f6, %p8;
	ex2.approx.ftz.f32 	%f8, %f7;
	mul.f32 	%f9, %f2, 0f3FB8AA3B;
	cvt.rni.f32.f32 	%f10, %f9;
	abs.ftz.f32 	%f11, %f2;
	setp.lt.f32 	%p9, %f11, 0f3ED1EB85;
	selp.f32 	%f12, 0f00000000, %f10, %p9;
	setp.eq.f32 	%p10, %f12, 0f43000000;
	selp.f32 	%f13, 0f42FE0000, %f12, %p10;
	ex2.approx.ftz.f32 	%f14, %f13;
	setp.eq.f32 	%p11, %f1, 0f00000000;
	add.f32 	%f15, %f1, %f1;
	setp.lt.f32 	%p12, %f7, 0fC1C80000;
	setp.gt.f32 	%p13, %f7, 0f43000000;
	neg.f32 	%f16, %f6;
	mov.f32 	%f17, 0f3F317200;
	fma.rn.ftz.f32 	%f18, %f16, %f17, %f1;
	mov.f32 	%f19, 0f35BFBE8E;
	fma.rn.ftz.f32 	%f20, %f16, %f19, %f18;
	mov.f32 	%f21, 0f3C095663;
	mov.f32 	%f22, 0f3AB5EBE6;
	fma.rn.ftz.f32 	%f23, %f22, %f20, %f21;
	mov.f32 	%f24, 0f3D2AABE3;
	fma.rn.ftz.f32 	%f25, %f23, %f20, %f24;
	mov.f32 	%f26, 0f3E2AA9F6;
	fma.rn.ftz.f32 	%f27, %f25, %f20, %f26;
	mov.f32 	%f28, 0f3EFFFFFE;
	fma.rn.ftz.f32 	%f29, %f27, %f20, %f28;
	mul.f32 	%f30, %f20, %f29;
	fma.rn.ftz.f32 	%f31, %f30, %f20, %f20;
	add.f32 	%f32, %f8, 0fBF800000;
	fma.rn.ftz.f32 	%f33, %f31, %f8, %f32;
	add.f32 	%f34, %f33, %f33;
	selp.f32 	%f35, %f34, %f33, %p8;
	selp.f32 	%f36, 0f7F800000, %f35, %p13;
	selp.f32 	%f37, 0fBF800000, %f36, %p12;
	selp.f32 	%f38, %f15, %f37, %p11;
	.loc	1 39 19                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:39:19
	setp.gt.f32 	%p14, %f2, 0f00000000;
	setp.gt.f32 	%p15, %f1, 0f00000000;
	.loc	1 42 28                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:42:28
	neg.f32 	%f39, %f12;
	fma.rn.ftz.f32 	%f40, %f39, %f17, %f2;
	fma.rn.ftz.f32 	%f41, %f39, %f19, %f40;
	fma.rn.ftz.f32 	%f42, %f22, %f41, %f21;
	fma.rn.ftz.f32 	%f43, %f42, %f41, %f24;
	fma.rn.ftz.f32 	%f44, %f43, %f41, %f26;
	fma.rn.ftz.f32 	%f45, %f44, %f41, %f28;
	mul.f32 	%f46, %f41, %f45;
	fma.rn.ftz.f32 	%f47, %f46, %f41, %f41;
	add.f32 	%f48, %f14, 0fBF800000;
	fma.rn.ftz.f32 	%f49, %f47, %f14, %f48;
	add.f32 	%f50, %f49, %f49;
	selp.f32 	%f51, %f50, %f49, %p10;
	setp.gt.f32 	%p16, %f13, 0f43000000;
	selp.f32 	%f52, 0f7F800000, %f51, %p16;
	setp.lt.f32 	%p17, %f13, 0fC1C80000;
	selp.f32 	%f53, 0fBF800000, %f52, %p17;
	setp.eq.f32 	%p18, %f2, 0f00000000;
	add.f32 	%f54, %f2, %f2;
	selp.f32 	%f55, %f54, %f53, %p18;
	.loc	1 44 35                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:44:35
	selp.f32 	%f56, %f1, %f38, %p15;
	selp.f32 	%f57, %f2, %f55, %p14;
	.loc	1 45 25                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:45:25
	mul.wide.s32 	%rd33, %r10, 4;
	add.s64 	%rd10, %rd13, %rd33;
	.loc	1 45 37                         // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:45:37
	mov.b32 	%r4, %f56;
	mov.b32 	%r5, %f57;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd10 + 0 ], { %r4, %r5 };
	// end inline asm
	.loc	1 45 4                          // c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py:45:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/3r/c3r4hspkmwuuoc5dp2ls273cqspcnqo3ojpierg6pxmv46pfzslx.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 51
.b8 114
.b8 52
.b8 104
.b8 115
.b8 112
.b8 107
.b8 109
.b8 119
.b8 117
.b8 117
.b8 111
.b8 99
.b8 53
.b8 100
.b8 112
.b8 50
.b8 108
.b8 115
.b8 50
.b8 55
.b8 51
.b8 99
.b8 113
.b8 115
.b8 112
.b8 99
.b8 110
.b8 113
.b8 111
.b8 51
.b8 111
.b8 106
.b8 112
.b8 105
.b8 101
.b8 114
.b8 103
.b8 54
.b8 112
.b8 120
.b8 109
.b8 118
.b8 52
.b8 54
.b8 112
.b8 102
.b8 122
.b8 115
.b8 108
.b8 120
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 51
.b8 114
.b8 0
	}
	.section	.debug_macinfo	{	}
