/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z | ~(in_data[183]);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[42] | in_data[90];
  assign celloutsig_1_0z = in_data[128] | in_data[166];
  assign celloutsig_1_5z = ~(celloutsig_1_4z[0] ^ celloutsig_1_3z[7]);
  assign celloutsig_1_19z = ~(celloutsig_1_0z ^ celloutsig_1_2z);
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_1_3z[10], celloutsig_1_7z, celloutsig_1_5z };
  reg [17:0] _08_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 18'h00000;
    else _08_ <= { in_data[48:36], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign out_data[17:0] = _08_;
  reg [3:0] _09_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 4'h0;
    else _09_ <= celloutsig_1_15z[3:0];
  assign out_data[131:128] = _09_;
  assign celloutsig_1_4z = { in_data[160:156], celloutsig_1_1z } / { 1'h1, in_data[188:184] };
  assign celloutsig_0_1z = ! { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = celloutsig_1_1z ? { in_data[111:97], celloutsig_1_2z, celloutsig_1_0z, 1'h1, celloutsig_1_0z, 1'h1, celloutsig_1_2z, 1'h1 } : in_data[171:150];
  assign celloutsig_1_15z = celloutsig_1_7z ? { celloutsig_1_3z[18:17], _00_ } : celloutsig_1_3z[8:4];
  assign celloutsig_1_7z = ~^ { in_data[122:105], celloutsig_1_2z };
  assign { out_data[96], out_data[32] } = { celloutsig_1_19z, celloutsig_0_1z };
endmodule
