static T_1 F_1 ( int V_1 , void * V_2 )\r\n{\r\nchar V_3 ;\r\nunsigned int V_4 = V_5 -> V_6 . error ;\r\nunsigned int V_7 = V_5 -> V_6 . V_8 ;\r\nif ( V_4 & V_9 )\r\nV_3 = 'M' ;\r\nelse if ( V_4 & V_10 )\r\nV_3 = 'C' ;\r\nelse\r\nV_3 = 'X' ;\r\nif ( V_4 & V_11 ) {\r\nF_2 ( L_1 , V_7 , V_3 ) ;\r\nV_4 &= ~ V_11 ;\r\n}\r\nif ( V_4 & V_12 ) {\r\nF_2 ( L_2 , V_7 , V_3 ) ;\r\nV_4 &= ~ V_12 ;\r\n}\r\nif ( V_4 & V_13 ) {\r\nF_2 ( L_3 , V_7 , V_3 ) ;\r\nV_4 &= ~ V_13 ;\r\n}\r\nif ( V_4 & V_14 ) {\r\nF_2 ( L_4 , V_7 , V_3 ) ;\r\nV_4 &= ~ V_14 ;\r\n}\r\nif ( V_4 & V_15 ) {\r\nF_2 ( L_5 , V_7 , V_3 ) ;\r\nV_4 &= ~ V_15 ;\r\n}\r\nif ( V_4 & V_16 ) {\r\nF_2 ( L_6 , V_7 , V_3 ) ;\r\nV_4 &= ~ V_16 ;\r\n}\r\nif ( V_4 & V_17 ) {\r\nF_2 ( L_7 , V_7 , V_3 ) ;\r\nV_4 &= ~ V_17 ;\r\n}\r\nif ( V_4 & V_18 ) {\r\nF_2 ( L_8 , V_7 , V_3 ) ;\r\nV_4 &= ~ V_18 ;\r\n}\r\nif ( V_4 & V_19 ) {\r\nF_2 ( L_9 ) ;\r\nV_4 &= ~ V_19 ;\r\n}\r\nif ( V_4 & V_20 ) {\r\nF_2 ( L_10 ) ;\r\nV_4 &= ~ V_20 ;\r\n}\r\nV_5 -> V_6 . error = V_4 ;\r\nreturn V_21 ;\r\n}\r\nstatic int T_2 F_3 ( void )\r\n{\r\nV_22 = 0x1000 ;\r\nV_5 -> V_6 . V_8 = 0 ;\r\nV_5 -> V_6 . error = 0 ;\r\nV_5 -> V_6 . V_23 = 0xff008500 ;\r\nF_2 ( L_11 , V_5 -> V_6 . V_24 ) ;\r\nF_4 ( F_5 ( V_25 , F_1 , 0 ,\r\nL_12 , NULL ) ) ;\r\nV_26 . V_27 = V_28 . V_27 ;\r\nV_29 = V_30 ;\r\nF_6 ( & V_31 ) ;\r\nreturn 0 ;\r\n}
