Analysis & Synthesis report for system
Tue Mar 07 13:03:51 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 18. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 19. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 20. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 21. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 22. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 23. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 24. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 25. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 26. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 27. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 28. Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 29. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Source assignments for led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0|altsyncram_veu1:auto_generated
 32. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0
 33. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 34. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 35. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 36. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 37. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 38. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 39. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 40. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 41. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 42. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 43. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 44. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 45. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 46. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 47. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 48. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 49. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 50. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 51. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 52. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 53. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 54. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 55. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 56. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
 64. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 65. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 66. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 67. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 68. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 69. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 70. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 71. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
 72. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 73. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
 74. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 75. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
 76. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 77. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs
 78. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 79. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 80. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 81. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 82. Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 83. Parameter Settings for User Entity Instance: system_soc_pll_0:pll_0|altera_pll:altera_pll_i
 84. Parameter Settings for User Entity Instance: system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:led_count_ip_0_s_axi_translator
 85. Parameter Settings for User Entity Instance: system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad
 86. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 87. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 88. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 89. Parameter Settings for Inferred Entity Instance: led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0
 90. altsyncram Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 92. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 93. Port Connectivity Checks: "system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad"
 94. Port Connectivity Checks: "system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:led_count_ip_0_s_axi_translator"
 95. Port Connectivity Checks: "system_soc_pll_0:pll_0|altera_pll:altera_pll_i"
 96. Port Connectivity Checks: "system_soc_pll_0:pll_0"
 97. Port Connectivity Checks: "led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst"
 98. Port Connectivity Checks: "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst"
 99. Port Connectivity Checks: "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst"
100. Port Connectivity Checks: "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst"
101. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
102. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
103. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
104. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
105. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
106. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
107. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
108. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
109. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
110. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
111. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
112. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
113. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
114. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
115. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
116. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
117. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
118. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
119. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
120. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
121. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
122. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
123. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
124. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
125. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
126. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
127. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
128. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
129. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
130. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
131. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
132. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
133. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
134. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
135. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
136. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
137. Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
138. Port Connectivity Checks: "system_soc_hps_0:hps_0"
139. Post-Synthesis Netlist Statistics for Top Partition
140. Post-Synthesis Netlist Statistics for Partition system_soc_hps_0_hps_io_border:border
141. Elapsed Time Per Partition
142. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 07 13:03:51 2017           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; system                                          ;
; Top-level Entity Name           ; system_soc                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 556                                             ;
; Total pins                      ; 154                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 512                                             ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 1                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; system_soc         ; system             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                          ; Library    ;
+---------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------+
; qsys_prj/qsys_gen/synthesis/system_soc.vhd                                                  ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd                                                  ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v                            ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/altera_reset_synchronizer.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_reset_synchronizer.v                          ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/system_soc_irq_mapper.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_irq_mapper.sv                             ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v                       ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/altera_merlin_axi_translator.sv                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_merlin_axi_translator.sv                      ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v                                   ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter_pkg.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter_pkg.vhd                 ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd                     ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd                                 ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd                                 ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x32b.vhd            ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x32b.vhd            ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd      ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd      ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd                 ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd                         ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x1b.vhd             ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x1b.vhd             ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd       ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd       ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd                 ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd                         ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd                         ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd                        ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd                                ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd                                     ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v                                   ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v                            ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v                                          ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; yes             ; User SystemVerilog HDL File                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; yes             ; User SystemVerilog HDL File                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv                                      ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv                                     ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv                    ; system_soc ;
; qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_fpga_interfaces.sv                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_fpga_interfaces.sv                  ; system_soc ;
; altddio_out.tdf                                                                             ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/altddio_out.tdf                                                               ;            ;
; aglobal160.inc                                                                              ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/aglobal160.inc                                                                ;            ;
; stratix_ddio.inc                                                                            ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/stratix_ddio.inc                                                              ;            ;
; cyclone_ddio.inc                                                                            ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/cyclone_ddio.inc                                                              ;            ;
; lpm_mux.inc                                                                                 ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/lpm_mux.inc                                                                   ;            ;
; stratix_lcell.inc                                                                           ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/stratix_lcell.inc                                                             ;            ;
; db/ddio_out_uqe.tdf                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/db/ddio_out_uqe.tdf                                                                         ;            ;
; altera_pll.v                                                                                ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/altera_pll.v                                                                  ;            ;
; altsyncram.tdf                                                                              ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/altsyncram.tdf                                                                ;            ;
; stratix_ram_block.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/stratix_ram_block.inc                                                         ;            ;
; lpm_decode.inc                                                                              ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/lpm_decode.inc                                                                ;            ;
; a_rdenreg.inc                                                                               ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/a_rdenreg.inc                                                                 ;            ;
; altrom.inc                                                                                  ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/altrom.inc                                                                    ;            ;
; altram.inc                                                                                  ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/altram.inc                                                                    ;            ;
; altdpram.inc                                                                                ; yes             ; Megafunction                                          ; c:/altera/16.0_standard/quartus/libraries/megafunctions/altdpram.inc                                                                  ;            ;
; db/altsyncram_veu1.tdf                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/d57w762/Desktop/lab4/quartus_prj/db/altsyncram_veu1.tdf                                                                      ;            ;
; db/system.ram0_led_count_ip_simpledualportram_16x32b_217f2975.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/d57w762/Desktop/lab4/quartus_prj/db/system.ram0_led_count_ip_simpledualportram_16x32b_217f2975.hdl.mif                       ;            ;
+---------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                 ;
+---------------------------------------------+---------------------------------------------------------------+
; Resource                                    ; Usage                                                         ;
+---------------------------------------------+---------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 199                                                           ;
;                                             ;                                                               ;
; Combinational ALUT usage for logic          ; 262                                                           ;
;     -- 7 input functions                    ; 0                                                             ;
;     -- 6 input functions                    ; 43                                                            ;
;     -- 5 input functions                    ; 29                                                            ;
;     -- 4 input functions                    ; 23                                                            ;
;     -- <=3 input functions                  ; 167                                                           ;
;                                             ;                                                               ;
; Dedicated logic registers                   ; 336                                                           ;
;                                             ;                                                               ;
; I/O pins                                    ; 154                                                           ;
; I/O registers                               ; 220                                                           ;
; Total MLAB memory bits                      ; 0                                                             ;
; Total block memory bits                     ; 512                                                           ;
;                                             ;                                                               ;
; Total DSP Blocks                            ; 0                                                             ;
;                                             ;                                                               ;
; Total PLLs                                  ; 1                                                             ;
;     -- PLLs                                 ; 1                                                             ;
;                                             ;                                                               ;
; Total DLLs                                  ; 1                                                             ;
; Maximum fan-out node                        ; system_soc_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 327                                                           ;
; Total fan-out                               ; 5028                                                          ;
; Average fan-out                             ; 2.82                                                          ;
+---------------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                    ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |system_soc                                                                                                   ; 262 (1)           ; 336 (0)      ; 512               ; 0          ; 154  ; 0            ; |system_soc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; system_soc                                        ; system_soc   ;
;    |altera_reset_controller:rst_controller|                                                                   ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; altera_reset_controller                           ; system_soc   ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                            ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                         ; system_soc   ;
;    |led_count_ip:led_count_ip_0|                                                                              ; 260 (1)           ; 288 (0)      ; 512               ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; led_count_ip                                      ; system_soc   ;
;       |led_count_ip_axi4:u_led_count_ip_axi4_inst|                                                            ; 213 (0)           ; 256 (0)      ; 512               ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst                                                                                                                                                                                                                                                                                                                                                                                                                        ; led_count_ip_axi4                                 ; system_soc   ;
;          |led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|                                         ; 24 (24)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst                                                                                                                                                                                                                                                                                                                                                             ; led_count_ip_addr_decoder                         ; system_soc   ;
;          |led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|                                           ; 189 (101)         ; 242 (109)    ; 512               ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst                                                                                                                                                                                                                                                                                                                                                               ; led_count_ip_axi4_module                          ; system_soc   ;
;             |led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|                                        ; 60 (7)            ; 113 (67)     ; 512               ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst                                                                                                                                                                                                                                                                                                      ; led_count_ip_rdfifo_data                          ; system_soc   ;
;                |led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|                     ; 53 (53)           ; 46 (46)      ; 512               ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst                                                                                                                                                                                                                             ; led_count_ip_rdfifo_data_classic                  ; system_soc   ;
;                   |led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b| ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b                                                                                                                                   ; led_count_ip_rdfifo_data_classic_ram_16x32b       ; system_soc   ;
;                      |led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|          ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b                                                     ; led_count_ip_SimpleDualPortRAM_16x32b             ; system_soc   ;
;                         |altsyncram:ram_rtl_0|                                                                ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0                                ; altsyncram                                        ; work         ;
;                            |altsyncram_veu1:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0|altsyncram_veu1:auto_generated ; altsyncram_veu1                                   ; work         ;
;             |led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|                                        ; 28 (0)            ; 20 (2)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst                                                                                                                                                                                                                                                                                                      ; led_count_ip_rdfifo_last                          ; system_soc   ;
;                |led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|                     ; 28 (1)            ; 18 (1)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst                                                                                                                                                                                                                             ; led_count_ip_rdfifo_last_classic                  ; system_soc   ;
;                   |led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|   ; 27 (0)            ; 17 (0)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b                                                                                                                                     ; led_count_ip_rdfifo_last_classic_ram_16x1b        ; system_soc   ;
;                      |led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b|            ; 27 (27)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b                                                         ; led_count_ip_SimpleDualPortRAM_16x1b              ; system_soc   ;
;       |led_count_ip_dut:u_led_count_ip_dut_inst|                                                              ; 46 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst                                                                                                                                                                                                                                                                                                                                                                                                                          ; led_count_ip_dut                                  ; system_soc   ;
;          |led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|                                        ; 46 (46)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter                                                                                                                                                                                                                                                                                                                                                              ; led_count_ip_src_led_counter                      ; system_soc   ;
;    |system_soc_hps_0:hps_0|                                                                                   ; 1 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_soc_hps_0                                  ; system_soc   ;
;       |system_soc_hps_0_fpga_interfaces:fpga_interfaces|                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_soc_hps_0_fpga_interfaces                  ; system_soc   ;
;       |system_soc_hps_0_hps_io:hps_io|                                                                        ; 1 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_soc_hps_0_hps_io                           ; system_soc   ;
;          |system_soc_hps_0_hps_io_border:border|                                                              ; 1 (1)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                                                                                                   ; system_soc_hps_0_hps_io_border                    ; system_soc   ;
;             |hps_sdram:hps_sdram_inst|                                                                        ; 0 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                          ; hps_sdram                                         ; system_soc   ;
;                |altera_mem_if_dll_cyclonev:dll|                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                                                                                           ; altera_mem_if_dll_cyclonev                        ; system_soc   ;
;                |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                                                     ; altera_mem_if_hard_memory_controller_top_cyclonev ; system_soc   ;
;                |altera_mem_if_oct_cyclonev:oct|                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                                                                                           ; altera_mem_if_oct_cyclonev                        ; system_soc   ;
;                |hps_sdram_p0:p0|                                                                              ; 0 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                                                                                          ; hps_sdram_p0                                      ; system_soc   ;
;                   |hps_sdram_p0_acv_hard_memphy:umemphy|                                                      ; 0 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                                                                                     ; hps_sdram_p0_acv_hard_memphy                      ; system_soc   ;
;                      |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                 ; 0 (0)             ; 45 (0)       ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                                                                              ; hps_sdram_p0_acv_hard_io_pads                     ; system_soc   ;
;                         |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                           ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; system_soc   ;
;                            |altddio_out:clock_gen[0].umem_ck_pad|                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                      ; altddio_out                                       ; work         ;
;                               |ddio_out_uqe:auto_generated|                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                          ; ddio_out_uqe                                      ; work         ;
;                            |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                                                                                           ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                                                                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                            |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                             ; hps_sdram_p0_clock_pair_generator                 ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:uaddress_pad|                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                                                                                                    ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:ubank_pad|                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                                                                                                       ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:ucmd_pad|                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                                                                                        ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                            |hps_sdram_p0_generic_ddio:ureset_n_pad|                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                                                                                                    ; hps_sdram_p0_generic_ddio                         ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                      ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                               ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                      ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                               ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                      ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                               ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                      ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                               ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                         |hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|                                      ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs                                                                                                                                                                                                                               ; hps_sdram_p0_altdqdqs                             ; system_soc   ;
;                            |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                      ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                   ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; system_soc   ;
;                      |hps_sdram_p0_acv_ldc:memphy_ldc|                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                                                                                     ; hps_sdram_p0_acv_ldc                              ; system_soc   ;
;                |hps_sdram_pll:pll|                                                                            ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                                                                                        ; hps_sdram_pll                                     ; system_soc   ;
;    |system_soc_pll_0:pll_0|                                                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_soc_pll_0                                  ; system_soc   ;
;       |altera_pll:altera_pll_i|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |system_soc|system_soc_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                                                ; altera_pll                                        ; work         ;
+---------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------------------------------+
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0|altsyncram_veu1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; db/system.ram0_led_count_ip_SimpleDualPortRAM_16x32b_217f2975.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                              ;
+--------+------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                                                                                         ; IP Include File          ;
+--------+------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------+
; N/A    ; Qsys                         ; 16.0    ; N/A          ; N/A          ; |system_soc                                                                                                             ; qsys_prj/system_soc.qsys ;
; Altera ; altera_hps                   ; 16.0    ; N/A          ; N/A          ; |system_soc|system_soc_hps_0:hps_0                                                                                      ; qsys_prj/system_soc.qsys ;
; Altera ; altera_hps_io                ; 16.0    ; N/A          ; N/A          ; |system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io                                                       ; qsys_prj/system_soc.qsys ;
; Altera ; altera_irq_mapper            ; 16.0    ; N/A          ; N/A          ; |system_soc|system_soc_irq_mapper:irq_mapper                                                                            ; qsys_prj/system_soc.qsys ;
; Altera ; altera_irq_mapper            ; 16.0    ; N/A          ; N/A          ; |system_soc|system_soc_irq_mapper:irq_mapper_001                                                                        ; qsys_prj/system_soc.qsys ;
; Altera ; altera_mm_interconnect       ; 16.0    ; N/A          ; N/A          ; |system_soc|system_soc_mm_interconnect_0:mm_interconnect_0                                                              ; qsys_prj/system_soc.qsys ;
; Altera ; altera_merlin_axi_translator ; 16.0    ; N/A          ; N/A          ; |system_soc|system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad     ; qsys_prj/system_soc.qsys ;
; Altera ; altera_merlin_axi_translator ; 16.0    ; N/A          ; N/A          ; |system_soc|system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:led_count_ip_0_s_axi_translator ; qsys_prj/system_soc.qsys ;
; Altera ; altera_pll                   ; 16.0    ; N/A          ; N/A          ; |system_soc|system_soc_pll_0:pll_0                                                                                      ; qsys_prj/system_soc.qsys ;
; Altera ; altera_reset_controller      ; 16.0    ; N/A          ; N/A          ; |system_soc|altera_reset_controller:rst_controller                                                                      ; qsys_prj/system_soc.qsys ;
+--------+------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rstate[2..7]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wstate[2..7]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_back_dir[0]     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_back_dir[1..3]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_front_dir[0]    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_front_dir[1..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_dir[0]     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_dir[1..3]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_dir[0]    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_dir[1..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|out_valid                                                                                     ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|out_valid                                                                                     ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_sample_count[4] ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[4] ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_sample_count[3] ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[3] ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_sample_count[2] ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[2] ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_sample_count[1] ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[1] ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_sample_count[0] ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[0] ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|w_d1                 ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|w_d1                 ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|cache_valid                                                                                   ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|cache_valid                                                                                   ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|fifo_valid                                                                                    ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|fifo_valid                                                                                    ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_front_indx[3]   ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[3]   ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_front_indx[2]   ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[2]   ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_front_indx[1]   ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[1]   ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_front_indx[0]   ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[0]   ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr_inc[1,3..15]                                                                                                                                ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr_inc[0]                                                                                                                                      ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_back_indx[3]    ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[3]    ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_back_indx[2]    ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[2]    ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_back_indx[1]    ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[1]    ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|fifo_back_indx[0]    ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[0]    ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr_inc[1,3..15]                                                                                                                                ; Merged with led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr_inc[0]                                                                                                                                      ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr_inc[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr_inc[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                             ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[0]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[0]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[1]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                        ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[1]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                        ;
; Total Number of Removed Registers = 79                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rstate[2] ; Stuck at GND              ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr_inc[0], ;
;                                                                                                                                                ; due to stuck port data_in ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[0],     ;
;                                                                                                                                                ;                           ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[1]      ;
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wstate[2] ; Stuck at GND              ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr_inc[0]  ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 336   ;
; Number of registers using Synchronous Clear  ; 254   ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 189   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                         ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 243     ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 3                                                                                    ;         ;
+---------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Megafunction                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|data_int[0..31] ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|ram_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter_count[1]                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rid_1[9]                                                                                                                                          ;
; 3:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|cache_data[5]                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst|write_reg_Blink_frequency[1]                                                                                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|waddr_r[12]                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|wdata[2]                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_wid[9]                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_back_indx[0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_front_indx[1]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|fifo_sample_count[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[1]                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[0]                                                                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|HDL_Counter1_out1[10]                                                                                                                                 ;
; 4:1                ; 33 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|Out_tmp[21]                                                                                   ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_waddr[2]                                                                                                                                          ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_raddr[14]                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rlen[7]                                                                                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|axi4_rlen[3]                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |system_soc|led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter|alpha1_D_Lookup_Table_k[2]                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                     ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                      ;
; IP_TOOL_VERSION                       ; 16.0                  ; -    ; -                                                                                      ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                      ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                      ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                      ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                      ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                        ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                         ;
; IP_TOOL_VERSION                       ; 16.0                             ; -    ; -                                                                         ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                         ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                             ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                      ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                       ;
; IP_TOOL_VERSION                       ; 16.0              ; -    ; -                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                       ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                       ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                      ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                       ;
; IP_TOOL_VERSION                       ; 16.0              ; -    ; -                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                       ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                       ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                       ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0|altsyncram_veu1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                             ;
; S2F_Width      ; 1     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                       ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                     ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                     ;
; GENERIC_PLL                ; true      ; String                                                                                                                                     ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                     ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                             ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                     ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                     ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                     ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                     ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                     ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                     ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                     ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                     ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                     ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                    ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                  ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                  ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                          ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                          ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                          ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                          ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                          ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                          ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                          ;
; MEM_IF_DM_WIDTH                      ; 5                ; Signed Integer                                                                                                          ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                          ;
; MEM_IF_DQ_WIDTH                      ; 40               ; Signed Integer                                                                                                          ;
; MEM_IF_DQS_WIDTH                     ; 5                ; Signed Integer                                                                                                          ;
; MEM_IF_READ_DQS_WIDTH                ; 5                ; Signed Integer                                                                                                          ;
; MEM_IF_WRITE_DQS_WIDTH               ; 5                ; Signed Integer                                                                                                          ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                          ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                          ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                          ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                          ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                          ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                          ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                          ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                          ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                  ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                  ;
; TB_RATE                              ; FULL             ; String                                                                                                                  ;
; TB_MEM_DQ_WIDTH                      ; 40               ; String                                                                                                                  ;
; TB_MEM_DQS_WIDTH                     ; 5                ; String                                                                                                                  ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                  ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                  ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                              ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                            ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                    ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                    ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                    ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_DQS_WIDTH                   ; 5                ; Signed Integer                                                                                                                                                    ;
; MEM_DM_WIDTH                    ; 5                ; Signed Integer                                                                                                                                                    ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                    ;
; MEM_DQ_WIDTH                    ; 40               ; Signed Integer                                                                                                                                                    ;
; MEM_READ_DQS_WIDTH              ; 5                ; Signed Integer                                                                                                                                                    ;
; MEM_WRITE_DQS_WIDTH             ; 5                ; Signed Integer                                                                                                                                                    ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                    ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                    ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                    ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                    ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                            ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                            ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                            ;
; TB_MEM_DQ_WIDTH                 ; 40               ; String                                                                                                                                                            ;
; TB_MEM_DQS_WIDTH                ; 5                ; String                                                                                                                                                            ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                            ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                    ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                            ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                    ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                            ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                            ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                            ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 5         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 5         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 40        ; Signed Integer                                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 5         ; Signed Integer                                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 5         ; Signed Integer                                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                          ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                         ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                       ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                               ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                               ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                               ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                               ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                               ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                       ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                              ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                      ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                      ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                      ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                      ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                            ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                            ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                            ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                            ;
; MEM_IF_DQS_WIDTH   ; 5     ; Signed Integer                                                                                                                                                            ;
; MEM_IF_DQ_WIDTH    ; 40    ; Signed Integer                                                                                                                                                            ;
; MEM_IF_DM_WIDTH    ; 5     ; Signed Integer                                                                                                                                                            ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                      ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH                          ; 80                                                               ; Signed Integer                                                                                            ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                            ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                            ;
; MEM_IF_DQS_WIDTH                        ; 5                                                                ; Signed Integer                                                                                            ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                            ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                            ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                            ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                            ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                            ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                            ;
; AFI_DM_WIDTH                            ; 10                                                               ; Signed Integer                                                                                            ;
; AFI_DQ_WIDTH                            ; 80                                                               ; Signed Integer                                                                                            ;
; AFI_WRITE_DQS_WIDTH                     ; 5                                                                ; Signed Integer                                                                                            ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                            ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                            ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                            ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                            ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                            ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                            ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                            ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                            ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                            ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                            ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                    ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_40                                                        ; String                                                                                                    ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                    ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                    ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                    ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                    ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                    ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                    ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                    ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                    ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                    ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                    ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                    ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                    ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                    ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                    ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                    ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                    ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                    ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                    ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                    ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                    ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                    ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                    ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                    ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                    ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                    ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                    ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                    ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_5                                                      ; String                                                                                                    ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_40                                                 ; String                                                                                                    ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                    ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                    ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                    ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                    ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                    ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                    ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                    ;
; ENUM_MEM_IF_TRRD                        ; TRRD_4                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TRTP                        ; TRTP_4                                                           ; String                                                                                                    ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                    ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                    ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                    ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                    ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                    ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                    ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                    ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                    ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                    ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                    ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                    ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                    ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                    ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                    ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                    ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                    ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                    ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                    ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                    ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                    ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                    ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                    ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                            ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                            ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                            ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                            ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                            ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                           ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                           ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                           ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                           ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                            ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                      ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                            ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                    ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                            ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                    ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                            ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------+
; Parameter Name                       ; Value                  ; Type                        ;
+--------------------------------------+------------------------+-----------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                      ;
; fractional_vco_multiplier            ; false                  ; String                      ;
; pll_type                             ; General                ; String                      ;
; pll_subtype                          ; General                ; String                      ;
; number_of_clocks                     ; 1                      ; Signed Integer              ;
; operation_mode                       ; direct                 ; String                      ;
; deserialization_factor               ; 4                      ; Signed Integer              ;
; data_rate                            ; 0                      ; Signed Integer              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer              ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                      ;
; phase_shift0                         ; 0 ps                   ; String                      ;
; duty_cycle0                          ; 50                     ; Signed Integer              ;
; output_clock_frequency1              ; 0 MHz                  ; String                      ;
; phase_shift1                         ; 0 ps                   ; String                      ;
; duty_cycle1                          ; 50                     ; Signed Integer              ;
; output_clock_frequency2              ; 0 MHz                  ; String                      ;
; phase_shift2                         ; 0 ps                   ; String                      ;
; duty_cycle2                          ; 50                     ; Signed Integer              ;
; output_clock_frequency3              ; 0 MHz                  ; String                      ;
; phase_shift3                         ; 0 ps                   ; String                      ;
; duty_cycle3                          ; 50                     ; Signed Integer              ;
; output_clock_frequency4              ; 0 MHz                  ; String                      ;
; phase_shift4                         ; 0 ps                   ; String                      ;
; duty_cycle4                          ; 50                     ; Signed Integer              ;
; output_clock_frequency5              ; 0 MHz                  ; String                      ;
; phase_shift5                         ; 0 ps                   ; String                      ;
; duty_cycle5                          ; 50                     ; Signed Integer              ;
; output_clock_frequency6              ; 0 MHz                  ; String                      ;
; phase_shift6                         ; 0 ps                   ; String                      ;
; duty_cycle6                          ; 50                     ; Signed Integer              ;
; output_clock_frequency7              ; 0 MHz                  ; String                      ;
; phase_shift7                         ; 0 ps                   ; String                      ;
; duty_cycle7                          ; 50                     ; Signed Integer              ;
; output_clock_frequency8              ; 0 MHz                  ; String                      ;
; phase_shift8                         ; 0 ps                   ; String                      ;
; duty_cycle8                          ; 50                     ; Signed Integer              ;
; output_clock_frequency9              ; 0 MHz                  ; String                      ;
; phase_shift9                         ; 0 ps                   ; String                      ;
; duty_cycle9                          ; 50                     ; Signed Integer              ;
; output_clock_frequency10             ; 0 MHz                  ; String                      ;
; phase_shift10                        ; 0 ps                   ; String                      ;
; duty_cycle10                         ; 50                     ; Signed Integer              ;
; output_clock_frequency11             ; 0 MHz                  ; String                      ;
; phase_shift11                        ; 0 ps                   ; String                      ;
; duty_cycle11                         ; 50                     ; Signed Integer              ;
; output_clock_frequency12             ; 0 MHz                  ; String                      ;
; phase_shift12                        ; 0 ps                   ; String                      ;
; duty_cycle12                         ; 50                     ; Signed Integer              ;
; output_clock_frequency13             ; 0 MHz                  ; String                      ;
; phase_shift13                        ; 0 ps                   ; String                      ;
; duty_cycle13                         ; 50                     ; Signed Integer              ;
; output_clock_frequency14             ; 0 MHz                  ; String                      ;
; phase_shift14                        ; 0 ps                   ; String                      ;
; duty_cycle14                         ; 50                     ; Signed Integer              ;
; output_clock_frequency15             ; 0 MHz                  ; String                      ;
; phase_shift15                        ; 0 ps                   ; String                      ;
; duty_cycle15                         ; 50                     ; Signed Integer              ;
; output_clock_frequency16             ; 0 MHz                  ; String                      ;
; phase_shift16                        ; 0 ps                   ; String                      ;
; duty_cycle16                         ; 50                     ; Signed Integer              ;
; output_clock_frequency17             ; 0 MHz                  ; String                      ;
; phase_shift17                        ; 0 ps                   ; String                      ;
; duty_cycle17                         ; 50                     ; Signed Integer              ;
; clock_name_0                         ;                        ; String                      ;
; clock_name_1                         ;                        ; String                      ;
; clock_name_2                         ;                        ; String                      ;
; clock_name_3                         ;                        ; String                      ;
; clock_name_4                         ;                        ; String                      ;
; clock_name_5                         ;                        ; String                      ;
; clock_name_6                         ;                        ; String                      ;
; clock_name_7                         ;                        ; String                      ;
; clock_name_8                         ;                        ; String                      ;
; clock_name_global_0                  ; false                  ; String                      ;
; clock_name_global_1                  ; false                  ; String                      ;
; clock_name_global_2                  ; false                  ; String                      ;
; clock_name_global_3                  ; false                  ; String                      ;
; clock_name_global_4                  ; false                  ; String                      ;
; clock_name_global_5                  ; false                  ; String                      ;
; clock_name_global_6                  ; false                  ; String                      ;
; clock_name_global_7                  ; false                  ; String                      ;
; clock_name_global_8                  ; false                  ; String                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer              ;
; m_cnt_bypass_en                      ; false                  ; String                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer              ;
; n_cnt_bypass_en                      ; false                  ; String                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en0                     ; false                  ; String                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en1                     ; false                  ; String                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en2                     ; false                  ; String                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en3                     ; false                  ; String                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en4                     ; false                  ; String                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en5                     ; false                  ; String                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en6                     ; false                  ; String                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en7                     ; false                  ; String                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en8                     ; false                  ; String                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en9                     ; false                  ; String                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en10                    ; false                  ; String                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en11                    ; false                  ; String                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en12                    ; false                  ; String                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en13                    ; false                  ; String                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en14                    ; false                  ; String                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en15                    ; false                  ; String                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en16                    ; false                  ; String                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer              ;
; c_cnt_bypass_en17                    ; false                  ; String                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer              ;
; pll_vco_div                          ; 1                      ; Signed Integer              ;
; pll_slf_rst                          ; false                  ; String                      ;
; pll_bw_sel                           ; low                    ; String                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                      ;
; pll_cp_current                       ; 0                      ; Signed Integer              ;
; pll_bwctrl                           ; 0                      ; Signed Integer              ;
; pll_fractional_division              ; 1                      ; Signed Integer              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                      ;
; mimic_fbclk_type                     ; gclk                   ; String                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer              ;
; refclk1_frequency                    ; 0 MHz                  ; String                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                      ;
+--------------------------------------+------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:led_count_ip_0_s_axi_translator ;
+-----------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                                                         ;
+-----------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; S0_ID_WIDTH                       ; 12    ; Signed Integer                                                                                               ;
; M0_ID_WIDTH                       ; 12    ; Signed Integer                                                                                               ;
; M0_ADDR_WIDTH                     ; 16    ; Signed Integer                                                                                               ;
; S0_ADDR_WIDTH                     ; 30    ; Signed Integer                                                                                               ;
; DATA_WIDTH                        ; 32    ; Signed Integer                                                                                               ;
; S0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                               ;
; S0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                               ;
; M0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                               ;
; M0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                               ;
; M0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                               ;
; M0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                               ;
; M0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                               ;
; S0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                               ;
; S0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                               ;
; S0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                               ;
; M0_AXI_VERSION                    ; AXI4  ; String                                                                                                       ;
; S0_AXI_VERSION                    ; AXI4  ; String                                                                                                       ;
; USE_S0_AWUSER                     ; 1     ; Signed Integer                                                                                               ;
; USE_S0_ARUSER                     ; 1     ; Signed Integer                                                                                               ;
; USE_S0_WUSER                      ; 1     ; Signed Integer                                                                                               ;
; USE_S0_RUSER                      ; 1     ; Signed Integer                                                                                               ;
; USE_S0_BUSER                      ; 1     ; Signed Integer                                                                                               ;
; USE_S0_AWID                       ; 1     ; Signed Integer                                                                                               ;
; USE_S0_AWREGION                   ; 1     ; Signed Integer                                                                                               ;
; USE_S0_AWSIZE                     ; 1     ; Signed Integer                                                                                               ;
; USE_S0_AWBURST                    ; 1     ; Signed Integer                                                                                               ;
; USE_S0_AWLEN                      ; 1     ; Signed Integer                                                                                               ;
; USE_S0_AWLOCK                     ; 1     ; Signed Integer                                                                                               ;
; USE_S0_AWCACHE                    ; 1     ; Signed Integer                                                                                               ;
; USE_S0_AWQOS                      ; 1     ; Signed Integer                                                                                               ;
; USE_S0_WSTRB                      ; 1     ; Signed Integer                                                                                               ;
; USE_S0_BID                        ; 1     ; Signed Integer                                                                                               ;
; USE_S0_BRESP                      ; 1     ; Signed Integer                                                                                               ;
; USE_S0_ARID                       ; 1     ; Signed Integer                                                                                               ;
; USE_S0_ARREGION                   ; 1     ; Signed Integer                                                                                               ;
; USE_S0_ARSIZE                     ; 1     ; Signed Integer                                                                                               ;
; USE_S0_ARBURST                    ; 1     ; Signed Integer                                                                                               ;
; USE_S0_ARLEN                      ; 1     ; Signed Integer                                                                                               ;
; USE_S0_ARLOCK                     ; 1     ; Signed Integer                                                                                               ;
; USE_S0_ARCACHE                    ; 1     ; Signed Integer                                                                                               ;
; USE_S0_ARQOS                      ; 1     ; Signed Integer                                                                                               ;
; USE_S0_RID                        ; 1     ; Signed Integer                                                                                               ;
; USE_S0_RRESP                      ; 1     ; Signed Integer                                                                                               ;
; USE_S0_RLAST                      ; 1     ; Signed Integer                                                                                               ;
; S0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                               ;
; S0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                               ;
; USE_M0_AWREGION                   ; 0     ; Signed Integer                                                                                               ;
; USE_M0_AWLOCK                     ; 1     ; Signed Integer                                                                                               ;
; USE_M0_AWPROT                     ; 1     ; Signed Integer                                                                                               ;
; USE_M0_AWCACHE                    ; 1     ; Signed Integer                                                                                               ;
; USE_M0_AWQOS                      ; 0     ; Signed Integer                                                                                               ;
; USE_M0_WLAST                      ; 1     ; Signed Integer                                                                                               ;
; USE_M0_BRESP                      ; 1     ; Signed Integer                                                                                               ;
; USE_M0_ARREGION                   ; 0     ; Signed Integer                                                                                               ;
; USE_M0_ARLOCK                     ; 1     ; Signed Integer                                                                                               ;
; USE_M0_ARPROT                     ; 1     ; Signed Integer                                                                                               ;
; USE_M0_ARCACHE                    ; 1     ; Signed Integer                                                                                               ;
; USE_M0_ARQOS                      ; 0     ; Signed Integer                                                                                               ;
; USE_M0_RRESP                      ; 1     ; Signed Integer                                                                                               ;
; USE_M0_AWUSER                     ; 0     ; Signed Integer                                                                                               ;
; USE_M0_ARUSER                     ; 0     ; Signed Integer                                                                                               ;
; USE_M0_WUSER                      ; 0     ; Signed Integer                                                                                               ;
; USE_M0_RUSER                      ; 0     ; Signed Integer                                                                                               ;
; USE_M0_BUSER                      ; 0     ; Signed Integer                                                                                               ;
; M0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                               ;
; M0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                               ;
; STROBE_WIDTH                      ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE                        ; 2     ; Signed Integer                                                                                               ;
+-----------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                    ; Value ; Type                                                                                                     ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; S0_ID_WIDTH                       ; 12    ; Signed Integer                                                                                           ;
; M0_ID_WIDTH                       ; 12    ; Signed Integer                                                                                           ;
; M0_ADDR_WIDTH                     ; 30    ; Signed Integer                                                                                           ;
; S0_ADDR_WIDTH                     ; 30    ; Signed Integer                                                                                           ;
; DATA_WIDTH                        ; 32    ; Signed Integer                                                                                           ;
; S0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                           ;
; S0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                           ;
; M0_WRITE_ADDR_USER_WIDTH          ; 1     ; Signed Integer                                                                                           ;
; M0_READ_ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                           ;
; M0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                           ;
; M0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                           ;
; M0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                           ;
; S0_WRITE_DATA_USER_WIDTH          ; 1     ; Signed Integer                                                                                           ;
; S0_WRITE_RESPONSE_DATA_USER_WIDTH ; 1     ; Signed Integer                                                                                           ;
; S0_READ_DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                           ;
; M0_AXI_VERSION                    ; AXI4  ; String                                                                                                   ;
; S0_AXI_VERSION                    ; AXI3  ; String                                                                                                   ;
; USE_S0_AWUSER                     ; 0     ; Signed Integer                                                                                           ;
; USE_S0_ARUSER                     ; 0     ; Signed Integer                                                                                           ;
; USE_S0_WUSER                      ; 0     ; Signed Integer                                                                                           ;
; USE_S0_RUSER                      ; 0     ; Signed Integer                                                                                           ;
; USE_S0_BUSER                      ; 0     ; Signed Integer                                                                                           ;
; USE_S0_AWID                       ; 1     ; Signed Integer                                                                                           ;
; USE_S0_AWREGION                   ; 0     ; Signed Integer                                                                                           ;
; USE_S0_AWSIZE                     ; 1     ; Signed Integer                                                                                           ;
; USE_S0_AWBURST                    ; 1     ; Signed Integer                                                                                           ;
; USE_S0_AWLEN                      ; 1     ; Signed Integer                                                                                           ;
; USE_S0_AWLOCK                     ; 1     ; Signed Integer                                                                                           ;
; USE_S0_AWCACHE                    ; 1     ; Signed Integer                                                                                           ;
; USE_S0_AWQOS                      ; 0     ; Signed Integer                                                                                           ;
; USE_S0_WSTRB                      ; 1     ; Signed Integer                                                                                           ;
; USE_S0_BID                        ; 1     ; Signed Integer                                                                                           ;
; USE_S0_BRESP                      ; 1     ; Signed Integer                                                                                           ;
; USE_S0_ARID                       ; 1     ; Signed Integer                                                                                           ;
; USE_S0_ARREGION                   ; 0     ; Signed Integer                                                                                           ;
; USE_S0_ARSIZE                     ; 1     ; Signed Integer                                                                                           ;
; USE_S0_ARBURST                    ; 1     ; Signed Integer                                                                                           ;
; USE_S0_ARLEN                      ; 1     ; Signed Integer                                                                                           ;
; USE_S0_ARLOCK                     ; 1     ; Signed Integer                                                                                           ;
; USE_S0_ARCACHE                    ; 1     ; Signed Integer                                                                                           ;
; USE_S0_ARQOS                      ; 0     ; Signed Integer                                                                                           ;
; USE_S0_RID                        ; 1     ; Signed Integer                                                                                           ;
; USE_S0_RRESP                      ; 1     ; Signed Integer                                                                                           ;
; USE_S0_RLAST                      ; 1     ; Signed Integer                                                                                           ;
; S0_BURST_LENGTH_WIDTH             ; 4     ; Signed Integer                                                                                           ;
; S0_LOCK_WIDTH                     ; 2     ; Signed Integer                                                                                           ;
; USE_M0_AWREGION                   ; 1     ; Signed Integer                                                                                           ;
; USE_M0_AWLOCK                     ; 1     ; Signed Integer                                                                                           ;
; USE_M0_AWPROT                     ; 1     ; Signed Integer                                                                                           ;
; USE_M0_AWCACHE                    ; 1     ; Signed Integer                                                                                           ;
; USE_M0_AWQOS                      ; 1     ; Signed Integer                                                                                           ;
; USE_M0_WLAST                      ; 1     ; Signed Integer                                                                                           ;
; USE_M0_BRESP                      ; 1     ; Signed Integer                                                                                           ;
; USE_M0_ARREGION                   ; 1     ; Signed Integer                                                                                           ;
; USE_M0_ARLOCK                     ; 1     ; Signed Integer                                                                                           ;
; USE_M0_ARPROT                     ; 1     ; Signed Integer                                                                                           ;
; USE_M0_ARCACHE                    ; 1     ; Signed Integer                                                                                           ;
; USE_M0_ARQOS                      ; 1     ; Signed Integer                                                                                           ;
; USE_M0_RRESP                      ; 1     ; Signed Integer                                                                                           ;
; USE_M0_AWUSER                     ; 1     ; Signed Integer                                                                                           ;
; USE_M0_ARUSER                     ; 1     ; Signed Integer                                                                                           ;
; USE_M0_WUSER                      ; 1     ; Signed Integer                                                                                           ;
; USE_M0_RUSER                      ; 1     ; Signed Integer                                                                                           ;
; USE_M0_BUSER                      ; 1     ; Signed Integer                                                                                           ;
; M0_BURST_LENGTH_WIDTH             ; 8     ; Signed Integer                                                                                           ;
; M0_LOCK_WIDTH                     ; 1     ; Signed Integer                                                                                           ;
; STROBE_WIDTH                      ; 4     ; Signed Integer                                                                                           ;
; BURST_SIZE                        ; 2     ; Signed Integer                                                                                           ;
+-----------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                                 ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                                                    ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                   ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                                                    ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                   ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                                                     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                                             ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                                                                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 4                                                                     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 16                                                                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 32                                                                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 4                                                                     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 16                                                                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                                                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                                                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                                                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                                                     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                                                     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                                                                     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE                          ; db/system.ram0_led_count_ip_SimpleDualPortRAM_16x32b_217f2975.hdl.mif ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                                                     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                                                                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                                                     ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                                             ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_veu1                                                       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller"                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad"                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s0_awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s0_aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m0_wid      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s0_awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s0_arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s0_awregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s0_arregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s0_wuser    ; Input  ; Warning  ; Input port expression (64 bits) is wider than the input port (1 bits) it drives.  The 63 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s0_wuser[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s0_ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s0_buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:led_count_ip_0_s_axi_translator" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; m0_awuser   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_awqos    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_awregion ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_wuser    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_buser    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; m0_aruser   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_arqos    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_arregion ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_ruser    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; s0_wid      ; Input  ; Info     ; Stuck at GND                                                                                          ;
; m0_wid      ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_pll_0:pll_0"                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst"                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ce_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enb  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enb  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                               ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                 ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                  ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                  ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                      ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                    ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                            ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                        ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                          ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                          ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                          ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                     ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                 ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                          ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                           ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.         ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                                 ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_soc_hps_0:hps_0"                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; f2h_AWREADY    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_WREADY     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BID        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BRESP      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_BVALID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_ARREADY    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RID        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RDATA      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RRESP      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RLAST      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; f2h_RVALID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWADDR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWLEN   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWSIZE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWBURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWLOCK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWCACHE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWPROT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_AWVALID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_WID     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_WDATA   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_WSTRB   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_WLAST   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_WVALID  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_BREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARID    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARADDR  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARLEN   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARSIZE  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARBURST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARLOCK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARCACHE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARPROT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_ARVALID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h2f_lw_RREADY  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition      ;
+--------------------------------------------------+-------+
; Type                                             ; Count ;
+--------------------------------------------------+-------+
; arriav_ff                                        ; 291   ;
;     CLR                                          ; 3     ;
;     ENA                                          ; 10    ;
;     ENA SCLR                                     ; 138   ;
;     ENA SCLR SLD                                 ; 41    ;
;     SCLR                                         ; 73    ;
;     SCLR SLD                                     ; 2     ;
;     plain                                        ; 24    ;
; arriav_hps_interface_boot_from_fpga              ; 1     ;
; arriav_hps_interface_clocks_resets               ; 1     ;
; arriav_hps_interface_dbg_apb                     ; 1     ;
; arriav_hps_interface_fpga2hps                    ; 1     ;
; arriav_hps_interface_fpga2sdram                  ; 1     ;
; arriav_hps_interface_hps2fpga                    ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight       ; 1     ;
; arriav_hps_interface_interrupts                  ; 1     ;
; arriav_hps_interface_tpiu_trace                  ; 1     ;
; arriav_lcell_comb                                ; 261   ;
;     arith                                        ; 68    ;
;         1 data inputs                            ; 59    ;
;         2 data inputs                            ; 9     ;
;     normal                                       ; 193   ;
;         0 data inputs                            ; 1     ;
;         2 data inputs                            ; 22    ;
;         3 data inputs                            ; 75    ;
;         4 data inputs                            ; 23    ;
;         5 data inputs                            ; 29    ;
;         6 data inputs                            ; 43    ;
; blackbox                                         ; 1     ;
;             ystem_soc_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                    ; 154   ;
; generic_pll                                      ; 1     ;
; stratixv_ram_block                               ; 32    ;
;                                                  ;       ;
; Max LUT depth                                    ; 3.30  ;
; Average LUT depth                                ; 1.34  ;
+--------------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition system_soc_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 51                                               ;
; arriav_ddio_in                     ; 40                                               ;
; arriav_ddio_oe                     ; 5                                                ;
; arriav_ddio_out                    ; 296                                              ;
; arriav_delay_chain                 ; 155                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 5                                                ;
; arriav_dqs_delay_chain             ; 5                                                ;
; arriav_dqs_enable_ctrl             ; 5                                                ;
; arriav_ff                          ; 45                                               ;
;     plain                          ; 45                                               ;
; arriav_hps_peripheral_can          ; 1                                                ;
; arriav_hps_peripheral_emac         ; 1                                                ;
; arriav_hps_peripheral_gpio         ; 1                                                ;
; arriav_hps_peripheral_i2c          ; 1                                                ;
; arriav_hps_peripheral_qspi         ; 1                                                ;
; arriav_hps_peripheral_sdmmc        ; 1                                                ;
; arriav_hps_peripheral_spi_master   ; 1                                                ;
; arriav_hps_peripheral_tpiu_trace   ; 1                                                ;
; arriav_hps_peripheral_uart         ; 1                                                ;
; arriav_hps_peripheral_usb          ; 1                                                ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 50                                               ;
; arriav_io_ibuf                     ; 45                                               ;
; arriav_io_obuf                     ; 84                                               ;
; arriav_ir_fifo_userdes             ; 40                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 43                                               ;
; arriav_lfifo                       ; 5                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 40                                               ;
; arriav_vfifo                       ; 5                                                ;
; boundary_port                      ; 146                                              ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 6                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; system_soc_hps_0_hps_io_border:border ; 00:00:01     ;
; Top                                   ; 00:00:01     ;
+---------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Tue Mar 07 13:00:41 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/system_soc.vhd
    Info (12022): Found design unit 1: system_soc-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 94
    Info (12023): Found entity 1: system_soc File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_irq_mapper.sv
    Info (12023): Found entity 1: system_soc_irq_mapper File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: system_soc_mm_interconnect_0 File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_merlin_axi_translator.sv
    Info (12023): Found entity 1: altera_merlin_axi_translator File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_merlin_axi_translator.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v
    Info (12023): Found entity 1: system_soc_pll_0 File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v Line: 2
Info (12021): Found 1 design units, including 0 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter_pkg.vhd
    Info (12022): Found design unit 1: led_count_ip_src_led_counter_pkg (system_soc) File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter_pkg.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd
    Info (12022): Found design unit 1: led_count_ip_src_led_counter-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd Line: 56
    Info (12023): Found entity 1: led_count_ip_src_led_counter File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_src_led_counter.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd
    Info (12022): Found design unit 1: led_count_ip_dut-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd Line: 35
    Info (12023): Found entity 1: led_count_ip_dut File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_simpledualportram_16x32b.vhd
    Info (12022): Found design unit 1: led_count_ip_SimpleDualPortRAM_16x32b-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x32b.vhd Line: 34
    Info (12023): Found entity 1: led_count_ip_SimpleDualPortRAM_16x32b File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x32b.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd
    Info (12022): Found design unit 1: led_count_ip_rdfifo_data_classic_ram_16x32b-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd Line: 34
    Info (12023): Found entity 1: led_count_ip_rdfifo_data_classic_ram_16x32b File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd
    Info (12022): Found design unit 1: led_count_ip_rdfifo_data_classic-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd Line: 37
    Info (12023): Found entity 1: led_count_ip_rdfifo_data_classic File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd
    Info (12022): Found design unit 1: led_count_ip_rdfifo_data-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd Line: 36
    Info (12023): Found entity 1: led_count_ip_rdfifo_data File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_simpledualportram_16x1b.vhd
    Info (12022): Found design unit 1: led_count_ip_SimpleDualPortRAM_16x1b-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x1b.vhd Line: 34
    Info (12023): Found entity 1: led_count_ip_SimpleDualPortRAM_16x1b File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_SimpleDualPortRAM_16x1b.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd
    Info (12022): Found design unit 1: led_count_ip_rdfifo_last_classic_ram_16x1b-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd Line: 34
    Info (12023): Found entity 1: led_count_ip_rdfifo_last_classic_ram_16x1b File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd
    Info (12022): Found design unit 1: led_count_ip_rdfifo_last_classic-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd Line: 37
    Info (12023): Found entity 1: led_count_ip_rdfifo_last_classic File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd
    Info (12022): Found design unit 1: led_count_ip_rdfifo_last-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd Line: 34
    Info (12023): Found entity 1: led_count_ip_rdfifo_last File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd
    Info (12022): Found design unit 1: led_count_ip_axi4_module-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd Line: 70
    Info (12023): Found entity 1: led_count_ip_axi4_module File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd
    Info (12022): Found design unit 1: led_count_ip_addr_decoder-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd Line: 38
    Info (12023): Found entity 1: led_count_ip_addr_decoder File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_addr_decoder.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd
    Info (12022): Found design unit 1: led_count_ip_axi4-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd Line: 70
    Info (12023): Found entity 1: led_count_ip_axi4 File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd
    Info (12022): Found design unit 1: led_count_ip-rtl File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd Line: 74
    Info (12023): Found entity 1: led_count_ip File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v
    Info (12023): Found entity 1: system_soc_hps_0 File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v
    Info (12023): Found entity 1: system_soc_hps_0_hps_io File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: system_soc_hps_0_hps_io_border File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: system_soc_hps_0_fpga_interfaces File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_fpga_interfaces.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "system_soc" for the top level hierarchy
Info (12128): Elaborating entity "system_soc_hps_0" for hierarchy "system_soc_hps_0:hps_0" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 588
Info (12128): Elaborating entity "system_soc_hps_0_fpga_interfaces" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v Line: 355
Info (12128): Elaborating entity "system_soc_hps_0_hps_io" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0.v Line: 437
Info (12128): Elaborating entity "system_soc_hps_0_hps_io_border" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io.v Line: 171
Info (12128): Elaborating entity "hps_sdram" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_hps_0_hps_io_border.sv Line: 454
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..176]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[143..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/d57w762/Desktop/lab4/quartus_prj/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/altera/16.0_standard/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "led_count_ip" for hierarchy "led_count_ip:led_count_ip_0" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 792
Warning (10036): Verilog HDL or VHDL warning at led_count_ip.vhd(157): object "ce_out_sig" assigned a value but never read File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd Line: 157
Info (12129): Elaborating entity "led_count_ip_axi4" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd Line: 163
Info (12129): Elaborating entity "led_count_ip_addr_decoder" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd Line: 157
Info (12129): Elaborating entity "led_count_ip_axi4_module" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4.vhd Line: 171
Info (12129): Elaborating entity "led_count_ip_rdfifo_data" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd Line: 185
Info (12129): Elaborating entity "led_count_ip_rdfifo_data_classic" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data.vhd Line: 95
Info (12129): Elaborating entity "led_count_ip_rdfifo_data_classic_ram_16x32b" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic.vhd Line: 91
Info (12129): Elaborating entity "led_count_ip_SimpleDualPortRAM_16x32b" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_data_classic_ram_16x32b.vhd Line: 56
Info (12129): Elaborating entity "led_count_ip_rdfifo_last" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_axi4_module.vhd Line: 197
Warning (10036): Verilog HDL or VHDL warning at led_count_ip_rdfifo_last.vhd(77): object "fifo_num" assigned a value but never read File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd Line: 77
Info (12129): Elaborating entity "led_count_ip_rdfifo_last_classic" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last.vhd Line: 88
Info (12129): Elaborating entity "led_count_ip_rdfifo_last_classic_ram_16x1b" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic.vhd Line: 90
Info (12129): Elaborating entity "led_count_ip_SimpleDualPortRAM_16x1b" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_rdfifo_last_classic_ram_16x1b.vhd Line: 53
Info (12129): Elaborating entity "led_count_ip_dut" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip.vhd Line: 209
Info (12129): Elaborating entity "led_count_ip_src_led_counter" using architecture "A:rtl" for hierarchy "led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/led_count_ip_dut.vhd Line: 62
Info (12128): Elaborating entity "system_soc_pll_0" for hierarchy "system_soc_pll_0:pll_0" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 836
Info (12128): Elaborating entity "altera_pll" for hierarchy "system_soc_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system_soc_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v Line: 85
Info (12133): Instantiated megafunction "system_soc_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "system_soc_mm_interconnect_0" for hierarchy "system_soc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 844
Info (12128): Elaborating entity "altera_merlin_axi_translator" for hierarchy "system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:led_count_ip_0_s_axi_translator" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v Line: 290
Info (12128): Elaborating entity "altera_merlin_axi_translator" for hierarchy "system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/system_soc_mm_interconnect_0.v Line: 452
Info (12128): Elaborating entity "system_soc_irq_mapper" for hierarchy "system_soc_irq_mapper:irq_mapper" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 921
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 935
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/submodules/altera_reset_controller.v Line: 220
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/system.ram0_led_count_ip_SimpleDualPortRAM_16x32b_217f2975.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/system.ram0_led_count_ip_SimpleDualPortRAM_16x32b_217f2975.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_veu1.tdf
    Info (12023): Found entity 1: altsyncram_veu1 File: C:/Users/d57w762/Desktop/lab4/quartus_prj/db/altsyncram_veu1.tdf Line: 28
Warning (12241): 34 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "hps_0_hps_io_hps_io_emac1_inst_MDIO~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 17
    Warning (13010): Node "hps_0_hps_io_hps_io_qspi_inst_IO0~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 25
    Warning (13010): Node "hps_0_hps_io_hps_io_qspi_inst_IO1~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 26
    Warning (13010): Node "hps_0_hps_io_hps_io_qspi_inst_IO2~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 27
    Warning (13010): Node "hps_0_hps_io_hps_io_qspi_inst_IO3~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 28
    Warning (13010): Node "hps_0_hps_io_hps_io_sdio_inst_CMD~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 31
    Warning (13010): Node "hps_0_hps_io_hps_io_sdio_inst_D0~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 32
    Warning (13010): Node "hps_0_hps_io_hps_io_sdio_inst_D1~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 33
    Warning (13010): Node "hps_0_hps_io_hps_io_sdio_inst_D2~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 35
    Warning (13010): Node "hps_0_hps_io_hps_io_sdio_inst_D3~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 36
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D0~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 37
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D1~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 38
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D2~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 39
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D3~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 40
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D4~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 41
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D5~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 42
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D6~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 43
    Warning (13010): Node "hps_0_hps_io_hps_io_usb1_inst_D7~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 44
    Warning (13010): Node "hps_0_hps_io_hps_io_i2c0_inst_SDA~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 55
    Warning (13010): Node "hps_0_hps_io_hps_io_i2c0_inst_SCL~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 56
    Warning (13010): Node "hps_0_hps_io_hps_io_gpio_inst_GPIO09~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 68
    Warning (13010): Node "hps_0_hps_io_hps_io_gpio_inst_GPIO35~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 69
    Warning (13010): Node "hps_0_hps_io_hps_io_gpio_inst_GPIO41~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 70
    Warning (13010): Node "hps_0_hps_io_hps_io_gpio_inst_GPIO42~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 71
    Warning (13010): Node "hps_0_hps_io_hps_io_gpio_inst_GPIO43~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 72
    Warning (13010): Node "hps_0_hps_io_hps_io_gpio_inst_GPIO44~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 73
    Warning (13010): Node "memory_mem_dq[0]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[1]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[2]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[3]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[4]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[5]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[6]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[7]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[8]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[9]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[10]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[11]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[12]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[13]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[14]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[15]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[16]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[17]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[18]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[19]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[20]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[21]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[22]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[23]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[24]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[25]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[26]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[27]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[28]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[29]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[30]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[31]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[32]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[33]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[34]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[35]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[36]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[37]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[38]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dq[39]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 85
    Warning (13010): Node "memory_mem_dqs[0]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 86
    Warning (13010): Node "memory_mem_dqs[1]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 86
    Warning (13010): Node "memory_mem_dqs[2]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 86
    Warning (13010): Node "memory_mem_dqs[3]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 86
    Warning (13010): Node "memory_mem_dqs[4]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 86
    Warning (13010): Node "memory_mem_dqs_n[0]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 87
    Warning (13010): Node "memory_mem_dqs_n[1]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 87
    Warning (13010): Node "memory_mem_dqs_n[2]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 87
    Warning (13010): Node "memory_mem_dqs_n[3]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 87
    Warning (13010): Node "memory_mem_dqs_n[4]~synth" File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 87
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_count_ip_0_LED_pin[4]" is stuck at GND File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 74
    Warning (13410): Pin "led_count_ip_0_LED_pin[5]" is stuck at GND File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 74
    Warning (13410): Pin "led_count_ip_0_LED_pin[6]" is stuck at GND File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 74
    Warning (13410): Pin "led_count_ip_0_LED_pin[7]" is stuck at GND File: C:/Users/d57w762/Desktop/lab4/quartus_prj/qsys_prj/qsys_gen/synthesis/system_soc.vhd Line: 74
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "system_soc_hps_0_hps_io_border:border"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1439 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 65 output pins
    Info (21060): Implemented 76 bidirectional pins
    Info (21061): Implemented 476 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 1108 megabytes
    Info: Processing ended: Tue Mar 07 13:03:51 2017
    Info: Elapsed time: 00:03:10
    Info: Total CPU time (on all processors): 00:03:21


