xilinx_mem_8192x32.v,verilog,xil_defaultlib,../../../../pulpino.srcs/sources_1/ip/xilinx_mem_8192x32/sim/xilinx_mem_8192x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
