============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 22 2019  04:12:59 pm
  Module:                 FME_PIPE_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                      Type         Fanout  Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clock_name)            launch                                          0 R 
U_crtl
  estado_atual_reg[1]/CP                                        0             0 R 
  estado_atual_reg[1]/Q       HS65_LS_DFPRQX18       3  16.5   66  +165     165 F 
  g2/B                                                               +0     165   
  g2/Z                        HS65_LS_AND2X35       12  83.1   56   +92     257 F 
U_crtl/inp_source 
g2682/A                                                              +0     258   
g2682/Z                       HS65_LS_IVX53          2  36.9   34   +41     299 R 
g2664/A                                                              +0     299   
g2664/Z                       HS65_LS_IVX44          2  51.9   32   +39     338 F 
g2663/A                                                              +0     338   
g2663/Z                       HS65_LS_BFX213        12 147.0   24   +59     397 F 
g2662/A                                                              +0     397   
g2662/Z                       HS65_LS_IVX142         3  74.9   23   +24     422 R 
g2661/A                                                              +0     422   
g2661/Z                       HS65_LS_CNIVX103      10  71.6   24   +27     449 F 
g2932/B                                                              +0     450   
g2932/Z                       HS65_LS_NAND2X14       1  12.4   37   +29     478 R 
g2227/B                                                              +0     478   
g2227/Z                       HS65_LS_NAND2X29       7  37.4   52   +52     530 F 
U_inter/linha[0][2] 
  addinc_PUs[16].U_F4_U_3_U_S0_add_18_16/A[2] 
    g343/A                                                           +0     530   
    g343/Z                    HS65_LS_NAND2X21       3  23.4   42   +48     578 R 
    g333/A                                                           +0     578   
    g333/Z                    HS65_LS_NAND2X21       2  15.7   36   +45     623 F 
    g314/B                                                           +0     623   
    g314/Z                    HS65_LS_NOR2X13        1   5.0   33   +34     657 R 
    g309/A                                                           +0     657   
    g309/Z                    HS65_LS_NAND2X7        1   7.3   46   +50     707 F 
    g304/B                                                           +0     707   
    g304/Z                    HS65_LS_NAND2X14       1  11.6   33   +38     745 R 
    g298/B                                                           +0     745   
    g298/Z                    HS65_LS_XOR2X35        2   9.6   23   +65     810 R 
  addinc_PUs[16].U_F4_U_3_U_S0_add_18_16/Z[7] 
  PUs[16].U_F4_U_S20_add_41_16/B[7] 
    g132/A                                                           +0     810   
    g132/Z                    HS65_LS_NOR2AX19       1   6.7   32   +62     872 R 
    g130/B0                                                          +0     872   
    g130/CO                   HS65_LS_HA1X18         2   9.6   29   +72     944 R 
    g2/B                                                             +0     944   
    g2/Z                      HS65_LS_AND2X18        1   6.7   23   +58    1002 R 
    g126/B0                                                          +0    1002   
    g126/CO                   HS65_LS_HA1X18         1   9.2   29   +67    1069 R 
    g125/B0                                                          +0    1069   
    g125/CO                   HS65_LS_HA1X27         1   6.7   23   +63    1132 R 
    g124/B0                                                          +0    1132   
    g124/S0                   HS65_LS_HA1X18         1   3.8   20   +98    1230 F 
  PUs[16].U_F4_U_S20_add_41_16/Z[12] 
  PUs[16].U_F4_U_p10/input[12] 
    output_reg[12]/D     <<<  HS65_LS_DFPQX9                         +0    1230   
    output_reg[12]/CP         setup                             0   +95    1325 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)            capture                                      1425 R 
                              adjustments                          -100    1325   
----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_inter/PUs[16].U_F4_U_p10/output_reg[12]/D
