module Parallel_load_register(
   input clk,
   input rst,
   input en,
   input [15:0] d,
   output [15:0] q );
   
  reg [15:0] q;
  
    always @(posedge clk or posedge rst) begin
        if (rst)
            q<=16'b0;
        else begin
            if(en)
              q<=d;
            else 
              q<=q;
        end
    end

endmodule