{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 17:47:16 2016 " "Info: Processing started: Fri May 06 17:47:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EX3 -c EX3 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EX3 -c EX3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 72 -16 152 88 "clk" "" } } } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_12:inst3\|q_temp " "Info: Detected ripple clock \"div_12:inst3\|q_temp\" as buffer" {  } { { "div_12.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/div_12.vhd" 19 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_12:inst3\|q_temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cout_8421:inst1\|q_temp\[1\] register cout_8421:inst1\|q_temp\[1\] 232.61 MHz 4.299 ns Internal " "Info: Clock \"clk\" has Internal fmax of 232.61 MHz between source register \"cout_8421:inst1\|q_temp\[1\]\" and destination register \"cout_8421:inst1\|q_temp\[1\]\" (period= 4.299 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.590 ns + Longest register register " "Info: + Longest register to register delay is 3.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cout_8421:inst1\|q_temp\[1\] 1 REG LC_X2_Y8_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y8_N1; Fanout = 10; REG Node = 'cout_8421:inst1\|q_temp\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(1.183 ns) 3.590 ns cout_8421:inst1\|q_temp\[1\] 2 REG LC_X2_Y8_N1 10 " "Info: 2: + IC(2.407 ns) + CELL(1.183 ns) = 3.590 ns; Loc. = LC_X2_Y8_N1; Fanout = 10; REG Node = 'cout_8421:inst1\|q_temp\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { cout_8421:inst1|q_temp[1] cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 32.95 % ) " "Info: Total cell delay = 1.183 ns ( 32.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.407 ns ( 67.05 % ) " "Info: Total interconnect delay = 2.407 ns ( 67.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { cout_8421:inst1|q_temp[1] cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { cout_8421:inst1|q_temp[1] {} cout_8421:inst1|q_temp[1] {} } { 0.000ns 2.407ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.554 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 72 -16 152 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_12:inst3\|q_temp 2 REG LC_X10_Y4_N4 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y4_N4; Fanout = 5; REG Node = 'div_12:inst3\|q_temp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_12:inst3|q_temp } "NODE_NAME" } } { "div_12.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/div_12.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.441 ns) + CELL(0.918 ns) 9.554 ns cout_8421:inst1\|q_temp\[1\] 3 REG LC_X2_Y8_N1 10 " "Info: 3: + IC(4.441 ns) + CELL(0.918 ns) = 9.554 ns; Loc. = LC_X2_Y8_N1; Fanout = 10; REG Node = 'cout_8421:inst1\|q_temp\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { div_12:inst3|q_temp cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.33 % ) " "Info: Total cell delay = 3.375 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.179 ns ( 64.67 % ) " "Info: Total interconnect delay = 6.179 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { clk div_12:inst3|q_temp cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk {} clk~combout {} div_12:inst3|q_temp {} cout_8421:inst1|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.554 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 72 -16 152 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_12:inst3\|q_temp 2 REG LC_X10_Y4_N4 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y4_N4; Fanout = 5; REG Node = 'div_12:inst3\|q_temp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_12:inst3|q_temp } "NODE_NAME" } } { "div_12.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/div_12.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.441 ns) + CELL(0.918 ns) 9.554 ns cout_8421:inst1\|q_temp\[1\] 3 REG LC_X2_Y8_N1 10 " "Info: 3: + IC(4.441 ns) + CELL(0.918 ns) = 9.554 ns; Loc. = LC_X2_Y8_N1; Fanout = 10; REG Node = 'cout_8421:inst1\|q_temp\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { div_12:inst3|q_temp cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.33 % ) " "Info: Total cell delay = 3.375 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.179 ns ( 64.67 % ) " "Info: Total interconnect delay = 6.179 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { clk div_12:inst3|q_temp cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk {} clk~combout {} div_12:inst3|q_temp {} cout_8421:inst1|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { clk div_12:inst3|q_temp cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk {} clk~combout {} div_12:inst3|q_temp {} cout_8421:inst1|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk {} clk~combout {} div_12:inst3|q_temp {} cout_8421:inst1|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { cout_8421:inst1|q_temp[1] cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { cout_8421:inst1|q_temp[1] {} cout_8421:inst1|q_temp[1] {} } { 0.000ns 2.407ns } { 0.000ns 1.183ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { clk div_12:inst3|q_temp cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk {} clk~combout {} div_12:inst3|q_temp {} cout_8421:inst1|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk {} clk~combout {} div_12:inst3|q_temp {} cout_8421:inst1|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk EX\[6\] cout_8421:inst1\|q_temp\[1\] 19.321 ns register " "Info: tco from clock \"clk\" to destination pin \"EX\[6\]\" through register \"cout_8421:inst1\|q_temp\[1\]\" is 19.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.554 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 72 -16 152 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns div_12:inst3\|q_temp 2 REG LC_X10_Y4_N4 5 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y4_N4; Fanout = 5; REG Node = 'div_12:inst3\|q_temp'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk div_12:inst3|q_temp } "NODE_NAME" } } { "div_12.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/div_12.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.441 ns) + CELL(0.918 ns) 9.554 ns cout_8421:inst1\|q_temp\[1\] 3 REG LC_X2_Y8_N1 10 " "Info: 3: + IC(4.441 ns) + CELL(0.918 ns) = 9.554 ns; Loc. = LC_X2_Y8_N1; Fanout = 10; REG Node = 'cout_8421:inst1\|q_temp\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { div_12:inst3|q_temp cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.33 % ) " "Info: Total cell delay = 3.375 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.179 ns ( 64.67 % ) " "Info: Total interconnect delay = 6.179 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { clk div_12:inst3|q_temp cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk {} clk~combout {} div_12:inst3|q_temp {} cout_8421:inst1|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.391 ns + Longest register pin " "Info: + Longest register to pin delay is 9.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cout_8421:inst1\|q_temp\[1\] 1 REG LC_X2_Y8_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y8_N1; Fanout = 10; REG Node = 'cout_8421:inst1\|q_temp\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "cout_8421.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/cout_8421.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.405 ns) + CELL(0.914 ns) 3.319 ns seg7_1:inst2\|Mux0~0 2 COMB LC_X2_Y8_N5 1 " "Info: 2: + IC(2.405 ns) + CELL(0.914 ns) = 3.319 ns; Loc. = LC_X2_Y8_N5; Fanout = 1; COMB Node = 'seg7_1:inst2\|Mux0~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { cout_8421:inst1|q_temp[1] seg7_1:inst2|Mux0~0 } "NODE_NAME" } } { "seg7_1.vhd" "" { Text "F:/I,ME/数电实验/数电第三次实验/seg7_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.750 ns) + CELL(2.322 ns) 9.391 ns EX\[6\] 3 PIN PIN_63 0 " "Info: 3: + IC(3.750 ns) + CELL(2.322 ns) = 9.391 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'EX\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.072 ns" { seg7_1:inst2|Mux0~0 EX[6] } "NODE_NAME" } } { "EX3.bdf" "" { Schematic "F:/I,ME/数电实验/数电第三次实验/EX3.bdf" { { 72 544 720 88 "EX\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 34.46 % ) " "Info: Total cell delay = 3.236 ns ( 34.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.155 ns ( 65.54 % ) " "Info: Total interconnect delay = 6.155 ns ( 65.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.391 ns" { cout_8421:inst1|q_temp[1] seg7_1:inst2|Mux0~0 EX[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.391 ns" { cout_8421:inst1|q_temp[1] {} seg7_1:inst2|Mux0~0 {} EX[6] {} } { 0.000ns 2.405ns 3.750ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.554 ns" { clk div_12:inst3|q_temp cout_8421:inst1|q_temp[1] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.554 ns" { clk {} clk~combout {} div_12:inst3|q_temp {} cout_8421:inst1|q_temp[1] {} } { 0.000ns 0.000ns 1.738ns 4.441ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.391 ns" { cout_8421:inst1|q_temp[1] seg7_1:inst2|Mux0~0 EX[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "9.391 ns" { cout_8421:inst1|q_temp[1] {} seg7_1:inst2|Mux0~0 {} EX[6] {} } { 0.000ns 2.405ns 3.750ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 17:47:16 2016 " "Info: Processing ended: Fri May 06 17:47:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
