
gassensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006170  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800643c  0800643c  0000743c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800644c  0800644c  0000744c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08006450  08006450  00007450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  08006454  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000094  24000010  08006464  00008010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  240000a4  08006464  000080a4  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d9e2  00000000  00000000  0000803e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001c74  00000000  00000000  00015a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000ba8  00000000  00000000  00017698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000008c5  00000000  00000000  00018240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00032ad0  00000000  00000000  00018b05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000d948  00000000  00000000  0004b5d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014f844  00000000  00000000  00058f1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001a8761  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000030b8  00000000  00000000  001a87a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000064  00000000  00000000  001ab85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000010 	.word	0x24000010
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08006424 	.word	0x08006424

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000014 	.word	0x24000014
 8000308:	08006424 	.word	0x08006424

0800030c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000310:	f000 f958 	bl	80005c4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000314:	f000 fb18 	bl	8000948 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000318:	f000 f82e 	bl	8000378 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800031c:	f000 f90e 	bl	800053c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000320:	f000 f890 	bl	8000444 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
HAL_ADC_Start(&hadc1);
 8000324:	4811      	ldr	r0, [pc, #68]	@ (800036c <main+0x60>)
 8000326:	f001 f8a3 	bl	8001470 <HAL_ADC_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  { HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800032a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800032e:	480f      	ldr	r0, [pc, #60]	@ (800036c <main+0x60>)
 8000330:	f001 f968 	bl	8001604 <HAL_ADC_PollForConversion>
  gas = HAL_ADC_GetValue(&hadc1);
 8000334:	480d      	ldr	r0, [pc, #52]	@ (800036c <main+0x60>)
 8000336:	f001 fa59 	bl	80017ec <HAL_ADC_GetValue>
 800033a:	4603      	mov	r3, r0
 800033c:	4a0c      	ldr	r2, [pc, #48]	@ (8000370 <main+0x64>)
 800033e:	6013      	str	r3, [r2, #0]


  if (gas > 2000)
 8000340:	4b0b      	ldr	r3, [pc, #44]	@ (8000370 <main+0x64>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000348:	d905      	bls.n	8000356 <main+0x4a>
  {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800034a:	2201      	movs	r2, #1
 800034c:	2101      	movs	r1, #1
 800034e:	4809      	ldr	r0, [pc, #36]	@ (8000374 <main+0x68>)
 8000350:	f002 fcb2 	bl	8002cb8 <HAL_GPIO_WritePin>
 8000354:	e004      	b.n	8000360 <main+0x54>
  }
  else
  {
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000356:	2200      	movs	r2, #0
 8000358:	2101      	movs	r1, #1
 800035a:	4806      	ldr	r0, [pc, #24]	@ (8000374 <main+0x68>)
 800035c:	f002 fcac 	bl	8002cb8 <HAL_GPIO_WritePin>
  }

  HAL_Delay(500);
 8000360:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000364:	f000 fb82 	bl	8000a6c <HAL_Delay>
  { HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000368:	e7df      	b.n	800032a <main+0x1e>
 800036a:	bf00      	nop
 800036c:	2400002c 	.word	0x2400002c
 8000370:	2400009c 	.word	0x2400009c
 8000374:	58020400 	.word	0x58020400

08000378 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b09c      	sub	sp, #112	@ 0x70
 800037c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800037e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000382:	224c      	movs	r2, #76	@ 0x4c
 8000384:	2100      	movs	r1, #0
 8000386:	4618      	mov	r0, r3
 8000388:	f006 f820 	bl	80063cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800038c:	1d3b      	adds	r3, r7, #4
 800038e:	2220      	movs	r2, #32
 8000390:	2100      	movs	r1, #0
 8000392:	4618      	mov	r0, r3
 8000394:	f006 f81a 	bl	80063cc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000398:	2002      	movs	r0, #2
 800039a:	f002 fca7 	bl	8002cec <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800039e:	2300      	movs	r3, #0
 80003a0:	603b      	str	r3, [r7, #0]
 80003a2:	4b26      	ldr	r3, [pc, #152]	@ (800043c <SystemClock_Config+0xc4>)
 80003a4:	699b      	ldr	r3, [r3, #24]
 80003a6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80003aa:	4a24      	ldr	r2, [pc, #144]	@ (800043c <SystemClock_Config+0xc4>)
 80003ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003b0:	6193      	str	r3, [r2, #24]
 80003b2:	4b22      	ldr	r3, [pc, #136]	@ (800043c <SystemClock_Config+0xc4>)
 80003b4:	699b      	ldr	r3, [r3, #24]
 80003b6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80003ba:	603b      	str	r3, [r7, #0]
 80003bc:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80003be:	bf00      	nop
 80003c0:	4b1e      	ldr	r3, [pc, #120]	@ (800043c <SystemClock_Config+0xc4>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80003c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80003cc:	d1f8      	bne.n	80003c0 <SystemClock_Config+0x48>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 80003ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000440 <SystemClock_Config+0xc8>)
 80003d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80003d2:	4a1b      	ldr	r2, [pc, #108]	@ (8000440 <SystemClock_Config+0xc8>)
 80003d4:	f023 0303 	bic.w	r3, r3, #3
 80003d8:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003da:	2302      	movs	r3, #2
 80003dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80003de:	2301      	movs	r3, #1
 80003e0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80003e2:	2340      	movs	r3, #64	@ 0x40
 80003e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003e6:	2300      	movs	r3, #0
 80003e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80003ee:	4618      	mov	r0, r3
 80003f0:	f002 fcb6 	bl	8002d60 <HAL_RCC_OscConfig>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <SystemClock_Config+0x86>
  {
    Error_Handler();
 80003fa:	f000 f90f 	bl	800061c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003fe:	233f      	movs	r3, #63	@ 0x3f
 8000400:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000402:	2300      	movs	r3, #0
 8000404:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000406:	2300      	movs	r3, #0
 8000408:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800040a:	2300      	movs	r3, #0
 800040c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000412:	2300      	movs	r3, #0
 8000414:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000416:	2300      	movs	r3, #0
 8000418:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800041a:	2300      	movs	r3, #0
 800041c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800041e:	1d3b      	adds	r3, r7, #4
 8000420:	2101      	movs	r1, #1
 8000422:	4618      	mov	r0, r3
 8000424:	f003 f876 	bl	8003514 <HAL_RCC_ClockConfig>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800042e:	f000 f8f5 	bl	800061c <Error_Handler>
  }
}
 8000432:	bf00      	nop
 8000434:	3770      	adds	r7, #112	@ 0x70
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	58024800 	.word	0x58024800
 8000440:	58024400 	.word	0x58024400

08000444 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b08c      	sub	sp, #48	@ 0x30
 8000448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800044a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800044e:	2200      	movs	r2, #0
 8000450:	601a      	str	r2, [r3, #0]
 8000452:	605a      	str	r2, [r3, #4]
 8000454:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000456:	463b      	mov	r3, r7
 8000458:	2224      	movs	r2, #36	@ 0x24
 800045a:	2100      	movs	r1, #0
 800045c:	4618      	mov	r0, r3
 800045e:	f005 ffb5 	bl	80063cc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000462:	4b33      	ldr	r3, [pc, #204]	@ (8000530 <MX_ADC1_Init+0xec>)
 8000464:	4a33      	ldr	r2, [pc, #204]	@ (8000534 <MX_ADC1_Init+0xf0>)
 8000466:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000468:	4b31      	ldr	r3, [pc, #196]	@ (8000530 <MX_ADC1_Init+0xec>)
 800046a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800046e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000470:	4b2f      	ldr	r3, [pc, #188]	@ (8000530 <MX_ADC1_Init+0xec>)
 8000472:	2208      	movs	r2, #8
 8000474:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000476:	4b2e      	ldr	r3, [pc, #184]	@ (8000530 <MX_ADC1_Init+0xec>)
 8000478:	2200      	movs	r2, #0
 800047a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800047c:	4b2c      	ldr	r3, [pc, #176]	@ (8000530 <MX_ADC1_Init+0xec>)
 800047e:	2204      	movs	r2, #4
 8000480:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000482:	4b2b      	ldr	r3, [pc, #172]	@ (8000530 <MX_ADC1_Init+0xec>)
 8000484:	2200      	movs	r2, #0
 8000486:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000488:	4b29      	ldr	r3, [pc, #164]	@ (8000530 <MX_ADC1_Init+0xec>)
 800048a:	2201      	movs	r2, #1
 800048c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800048e:	4b28      	ldr	r3, [pc, #160]	@ (8000530 <MX_ADC1_Init+0xec>)
 8000490:	2201      	movs	r2, #1
 8000492:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000494:	4b26      	ldr	r3, [pc, #152]	@ (8000530 <MX_ADC1_Init+0xec>)
 8000496:	2200      	movs	r2, #0
 8000498:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800049c:	4b24      	ldr	r3, [pc, #144]	@ (8000530 <MX_ADC1_Init+0xec>)
 800049e:	2200      	movs	r2, #0
 80004a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004a2:	4b23      	ldr	r3, [pc, #140]	@ (8000530 <MX_ADC1_Init+0xec>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80004a8:	4b21      	ldr	r3, [pc, #132]	@ (8000530 <MX_ADC1_Init+0xec>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004ae:	4b20      	ldr	r3, [pc, #128]	@ (8000530 <MX_ADC1_Init+0xec>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80004b4:	4b1e      	ldr	r3, [pc, #120]	@ (8000530 <MX_ADC1_Init+0xec>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 80004ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000530 <MX_ADC1_Init+0xec>)
 80004bc:	2200      	movs	r2, #0
 80004be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 80004c2:	4b1b      	ldr	r3, [pc, #108]	@ (8000530 <MX_ADC1_Init+0xec>)
 80004c4:	2201      	movs	r2, #1
 80004c6:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004c8:	4819      	ldr	r0, [pc, #100]	@ (8000530 <MX_ADC1_Init+0xec>)
 80004ca:	f000 fdc9 	bl	8001060 <HAL_ADC_Init>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d001      	beq.n	80004d8 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80004d4:	f000 f8a2 	bl	800061c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80004d8:	2300      	movs	r3, #0
 80004da:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80004dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004e0:	4619      	mov	r1, r3
 80004e2:	4813      	ldr	r0, [pc, #76]	@ (8000530 <MX_ADC1_Init+0xec>)
 80004e4:	f002 f802 	bl	80024ec <HAL_ADCEx_MultiModeConfigChannel>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80004ee:	f000 f895 	bl	800061c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80004f2:	4b11      	ldr	r3, [pc, #68]	@ (8000538 <MX_ADC1_Init+0xf4>)
 80004f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004f6:	2306      	movs	r3, #6
 80004f8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_387CYCLES_5;
 80004fa:	2306      	movs	r3, #6
 80004fc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004fe:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000502:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000504:	2304      	movs	r3, #4
 8000506:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000508:	2300      	movs	r3, #0
 800050a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800050c:	2300      	movs	r3, #0
 800050e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000512:	463b      	mov	r3, r7
 8000514:	4619      	mov	r1, r3
 8000516:	4806      	ldr	r0, [pc, #24]	@ (8000530 <MX_ADC1_Init+0xec>)
 8000518:	f001 f976 	bl	8001808 <HAL_ADC_ConfigChannel>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000522:	f000 f87b 	bl	800061c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000526:	bf00      	nop
 8000528:	3730      	adds	r7, #48	@ 0x30
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	2400002c 	.word	0x2400002c
 8000534:	40022000 	.word	0x40022000
 8000538:	43210000 	.word	0x43210000

0800053c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b088      	sub	sp, #32
 8000540:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000542:	f107 030c 	add.w	r3, r7, #12
 8000546:	2200      	movs	r2, #0
 8000548:	601a      	str	r2, [r3, #0]
 800054a:	605a      	str	r2, [r3, #4]
 800054c:	609a      	str	r2, [r3, #8]
 800054e:	60da      	str	r2, [r3, #12]
 8000550:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000552:	4b1a      	ldr	r3, [pc, #104]	@ (80005bc <MX_GPIO_Init+0x80>)
 8000554:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000558:	4a18      	ldr	r2, [pc, #96]	@ (80005bc <MX_GPIO_Init+0x80>)
 800055a:	f043 0301 	orr.w	r3, r3, #1
 800055e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000562:	4b16      	ldr	r3, [pc, #88]	@ (80005bc <MX_GPIO_Init+0x80>)
 8000564:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000568:	f003 0301 	and.w	r3, r3, #1
 800056c:	60bb      	str	r3, [r7, #8]
 800056e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000570:	4b12      	ldr	r3, [pc, #72]	@ (80005bc <MX_GPIO_Init+0x80>)
 8000572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000576:	4a11      	ldr	r2, [pc, #68]	@ (80005bc <MX_GPIO_Init+0x80>)
 8000578:	f043 0302 	orr.w	r3, r3, #2
 800057c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000580:	4b0e      	ldr	r3, [pc, #56]	@ (80005bc <MX_GPIO_Init+0x80>)
 8000582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000586:	f003 0302 	and.w	r3, r3, #2
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800058e:	2200      	movs	r2, #0
 8000590:	2101      	movs	r1, #1
 8000592:	480b      	ldr	r0, [pc, #44]	@ (80005c0 <MX_GPIO_Init+0x84>)
 8000594:	f002 fb90 	bl	8002cb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000598:	2301      	movs	r3, #1
 800059a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800059c:	2301      	movs	r3, #1
 800059e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a4:	2300      	movs	r3, #0
 80005a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005a8:	f107 030c 	add.w	r3, r7, #12
 80005ac:	4619      	mov	r1, r3
 80005ae:	4804      	ldr	r0, [pc, #16]	@ (80005c0 <MX_GPIO_Init+0x84>)
 80005b0:	f002 f9da 	bl	8002968 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005b4:	bf00      	nop
 80005b6:	3720      	adds	r7, #32
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	58024400 	.word	0x58024400
 80005c0:	58020400 	.word	0x58020400

080005c4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80005ca:	463b      	mov	r3, r7
 80005cc:	2200      	movs	r2, #0
 80005ce:	601a      	str	r2, [r3, #0]
 80005d0:	605a      	str	r2, [r3, #4]
 80005d2:	609a      	str	r2, [r3, #8]
 80005d4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80005d6:	f002 f94f 	bl	8002878 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80005da:	2301      	movs	r3, #1
 80005dc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80005de:	2300      	movs	r3, #0
 80005e0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80005e6:	231f      	movs	r3, #31
 80005e8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80005ea:	2387      	movs	r3, #135	@ 0x87
 80005ec:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80005ee:	2300      	movs	r3, #0
 80005f0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80005f2:	2300      	movs	r3, #0
 80005f4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80005f6:	2301      	movs	r3, #1
 80005f8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80005fa:	2301      	movs	r3, #1
 80005fc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80005fe:	2300      	movs	r3, #0
 8000600:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000602:	2300      	movs	r3, #0
 8000604:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000606:	463b      	mov	r3, r7
 8000608:	4618      	mov	r0, r3
 800060a:	f002 f96d 	bl	80028e8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800060e:	2004      	movs	r0, #4
 8000610:	f002 f94a 	bl	80028a8 <HAL_MPU_Enable>

}
 8000614:	bf00      	nop
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}

0800061c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000620:	b672      	cpsid	i
}
 8000622:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000624:	bf00      	nop
 8000626:	e7fd      	b.n	8000624 <Error_Handler+0x8>

08000628 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800062e:	4b0a      	ldr	r3, [pc, #40]	@ (8000658 <HAL_MspInit+0x30>)
 8000630:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000634:	4a08      	ldr	r2, [pc, #32]	@ (8000658 <HAL_MspInit+0x30>)
 8000636:	f043 0302 	orr.w	r3, r3, #2
 800063a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800063e:	4b06      	ldr	r3, [pc, #24]	@ (8000658 <HAL_MspInit+0x30>)
 8000640:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000644:	f003 0302 	and.w	r3, r3, #2
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800064c:	bf00      	nop
 800064e:	370c      	adds	r7, #12
 8000650:	46bd      	mov	sp, r7
 8000652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000656:	4770      	bx	lr
 8000658:	58024400 	.word	0x58024400

0800065c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b0b8      	sub	sp, #224	@ 0xe0
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000664:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	605a      	str	r2, [r3, #4]
 800066e:	609a      	str	r2, [r3, #8]
 8000670:	60da      	str	r2, [r3, #12]
 8000672:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000674:	f107 0310 	add.w	r3, r7, #16
 8000678:	22b8      	movs	r2, #184	@ 0xb8
 800067a:	2100      	movs	r1, #0
 800067c:	4618      	mov	r0, r3
 800067e:	f005 fea5 	bl	80063cc <memset>
  if(hadc->Instance==ADC1)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4a2b      	ldr	r2, [pc, #172]	@ (8000734 <HAL_ADC_MspInit+0xd8>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d14f      	bne.n	800072c <HAL_ADC_MspInit+0xd0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800068c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000690:	f04f 0300 	mov.w	r3, #0
 8000694:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 8000698:	2320      	movs	r3, #32
 800069a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 129;
 800069c:	2381      	movs	r3, #129	@ 0x81
 800069e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80006a0:	2302      	movs	r3, #2
 80006a2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80006a4:	2302      	movs	r3, #2
 80006a6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80006a8:	2302      	movs	r3, #2
 80006aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 80006ac:	2340      	movs	r3, #64	@ 0x40
 80006ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80006b0:	2300      	movs	r3, #0
 80006b2:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80006b4:	2300      	movs	r3, #0
 80006b6:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80006b8:	2300      	movs	r3, #0
 80006ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80006be:	f107 0310 	add.w	r3, r7, #16
 80006c2:	4618      	mov	r0, r3
 80006c4:	f003 fa9c 	bl	8003c00 <HAL_RCCEx_PeriphCLKConfig>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 80006ce:	f7ff ffa5 	bl	800061c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80006d2:	4b19      	ldr	r3, [pc, #100]	@ (8000738 <HAL_ADC_MspInit+0xdc>)
 80006d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006d8:	4a17      	ldr	r2, [pc, #92]	@ (8000738 <HAL_ADC_MspInit+0xdc>)
 80006da:	f043 0320 	orr.w	r3, r3, #32
 80006de:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80006e2:	4b15      	ldr	r3, [pc, #84]	@ (8000738 <HAL_ADC_MspInit+0xdc>)
 80006e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80006e8:	f003 0320 	and.w	r3, r3, #32
 80006ec:	60fb      	str	r3, [r7, #12]
 80006ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f0:	4b11      	ldr	r3, [pc, #68]	@ (8000738 <HAL_ADC_MspInit+0xdc>)
 80006f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006f6:	4a10      	ldr	r2, [pc, #64]	@ (8000738 <HAL_ADC_MspInit+0xdc>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000700:	4b0d      	ldr	r3, [pc, #52]	@ (8000738 <HAL_ADC_MspInit+0xdc>)
 8000702:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000706:	f003 0301 	and.w	r3, r3, #1
 800070a:	60bb      	str	r3, [r7, #8]
 800070c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800070e:	2301      	movs	r3, #1
 8000710:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000714:	2303      	movs	r3, #3
 8000716:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071a:	2300      	movs	r3, #0
 800071c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000720:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000724:	4619      	mov	r1, r3
 8000726:	4805      	ldr	r0, [pc, #20]	@ (800073c <HAL_ADC_MspInit+0xe0>)
 8000728:	f002 f91e 	bl	8002968 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800072c:	bf00      	nop
 800072e:	37e0      	adds	r7, #224	@ 0xe0
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40022000 	.word	0x40022000
 8000738:	58024400 	.word	0x58024400
 800073c:	58020000 	.word	0x58020000

08000740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <NMI_Handler+0x4>

08000748 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <HardFault_Handler+0x4>

08000750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000754:	bf00      	nop
 8000756:	e7fd      	b.n	8000754 <MemManage_Handler+0x4>

08000758 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800075c:	bf00      	nop
 800075e:	e7fd      	b.n	800075c <BusFault_Handler+0x4>

08000760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000764:	bf00      	nop
 8000766:	e7fd      	b.n	8000764 <UsageFault_Handler+0x4>

08000768 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800076c:	bf00      	nop
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr

08000776 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr

08000792 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000792:	b580      	push	{r7, lr}
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000796:	f000 f949 	bl	8000a2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
	...

080007a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80007a4:	4b3e      	ldr	r3, [pc, #248]	@ (80008a0 <SystemInit+0x100>)
 80007a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80007aa:	4a3d      	ldr	r2, [pc, #244]	@ (80008a0 <SystemInit+0x100>)
 80007ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80007b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80007b4:	4b3b      	ldr	r3, [pc, #236]	@ (80008a4 <SystemInit+0x104>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f003 030f 	and.w	r3, r3, #15
 80007bc:	2b06      	cmp	r3, #6
 80007be:	d807      	bhi.n	80007d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80007c0:	4b38      	ldr	r3, [pc, #224]	@ (80008a4 <SystemInit+0x104>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f023 030f 	bic.w	r3, r3, #15
 80007c8:	4a36      	ldr	r2, [pc, #216]	@ (80008a4 <SystemInit+0x104>)
 80007ca:	f043 0307 	orr.w	r3, r3, #7
 80007ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80007d0:	4b35      	ldr	r3, [pc, #212]	@ (80008a8 <SystemInit+0x108>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a34      	ldr	r2, [pc, #208]	@ (80008a8 <SystemInit+0x108>)
 80007d6:	f043 0301 	orr.w	r3, r3, #1
 80007da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80007dc:	4b32      	ldr	r3, [pc, #200]	@ (80008a8 <SystemInit+0x108>)
 80007de:	2200      	movs	r2, #0
 80007e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80007e2:	4b31      	ldr	r3, [pc, #196]	@ (80008a8 <SystemInit+0x108>)
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	4930      	ldr	r1, [pc, #192]	@ (80008a8 <SystemInit+0x108>)
 80007e8:	4b30      	ldr	r3, [pc, #192]	@ (80008ac <SystemInit+0x10c>)
 80007ea:	4013      	ands	r3, r2
 80007ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80007ee:	4b2d      	ldr	r3, [pc, #180]	@ (80008a4 <SystemInit+0x104>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f003 0308 	and.w	r3, r3, #8
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d007      	beq.n	800080a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80007fa:	4b2a      	ldr	r3, [pc, #168]	@ (80008a4 <SystemInit+0x104>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f023 030f 	bic.w	r3, r3, #15
 8000802:	4a28      	ldr	r2, [pc, #160]	@ (80008a4 <SystemInit+0x104>)
 8000804:	f043 0307 	orr.w	r3, r3, #7
 8000808:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800080a:	4b27      	ldr	r3, [pc, #156]	@ (80008a8 <SystemInit+0x108>)
 800080c:	2200      	movs	r2, #0
 800080e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000810:	4b25      	ldr	r3, [pc, #148]	@ (80008a8 <SystemInit+0x108>)
 8000812:	2200      	movs	r2, #0
 8000814:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000816:	4b24      	ldr	r3, [pc, #144]	@ (80008a8 <SystemInit+0x108>)
 8000818:	2200      	movs	r2, #0
 800081a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800081c:	4b22      	ldr	r3, [pc, #136]	@ (80008a8 <SystemInit+0x108>)
 800081e:	4a24      	ldr	r2, [pc, #144]	@ (80008b0 <SystemInit+0x110>)
 8000820:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000822:	4b21      	ldr	r3, [pc, #132]	@ (80008a8 <SystemInit+0x108>)
 8000824:	4a23      	ldr	r2, [pc, #140]	@ (80008b4 <SystemInit+0x114>)
 8000826:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000828:	4b1f      	ldr	r3, [pc, #124]	@ (80008a8 <SystemInit+0x108>)
 800082a:	4a23      	ldr	r2, [pc, #140]	@ (80008b8 <SystemInit+0x118>)
 800082c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800082e:	4b1e      	ldr	r3, [pc, #120]	@ (80008a8 <SystemInit+0x108>)
 8000830:	2200      	movs	r2, #0
 8000832:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000834:	4b1c      	ldr	r3, [pc, #112]	@ (80008a8 <SystemInit+0x108>)
 8000836:	4a20      	ldr	r2, [pc, #128]	@ (80008b8 <SystemInit+0x118>)
 8000838:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800083a:	4b1b      	ldr	r3, [pc, #108]	@ (80008a8 <SystemInit+0x108>)
 800083c:	2200      	movs	r2, #0
 800083e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000840:	4b19      	ldr	r3, [pc, #100]	@ (80008a8 <SystemInit+0x108>)
 8000842:	4a1d      	ldr	r2, [pc, #116]	@ (80008b8 <SystemInit+0x118>)
 8000844:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000846:	4b18      	ldr	r3, [pc, #96]	@ (80008a8 <SystemInit+0x108>)
 8000848:	2200      	movs	r2, #0
 800084a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800084c:	4b16      	ldr	r3, [pc, #88]	@ (80008a8 <SystemInit+0x108>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a15      	ldr	r2, [pc, #84]	@ (80008a8 <SystemInit+0x108>)
 8000852:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000856:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000858:	4b13      	ldr	r3, [pc, #76]	@ (80008a8 <SystemInit+0x108>)
 800085a:	2200      	movs	r2, #0
 800085c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800085e:	4b12      	ldr	r3, [pc, #72]	@ (80008a8 <SystemInit+0x108>)
 8000860:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000864:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000868:	2b00      	cmp	r3, #0
 800086a:	d113      	bne.n	8000894 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800086c:	4b0e      	ldr	r3, [pc, #56]	@ (80008a8 <SystemInit+0x108>)
 800086e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000872:	4a0d      	ldr	r2, [pc, #52]	@ (80008a8 <SystemInit+0x108>)
 8000874:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000878:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800087c:	4b0f      	ldr	r3, [pc, #60]	@ (80008bc <SystemInit+0x11c>)
 800087e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000882:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000884:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <SystemInit+0x108>)
 8000886:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800088a:	4a07      	ldr	r2, [pc, #28]	@ (80008a8 <SystemInit+0x108>)
 800088c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000890:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr
 800089e:	bf00      	nop
 80008a0:	e000ed00 	.word	0xe000ed00
 80008a4:	52002000 	.word	0x52002000
 80008a8:	58024400 	.word	0x58024400
 80008ac:	eaf6ed7f 	.word	0xeaf6ed7f
 80008b0:	02020200 	.word	0x02020200
 80008b4:	01ff0000 	.word	0x01ff0000
 80008b8:	01010280 	.word	0x01010280
 80008bc:	52004000 	.word	0x52004000

080008c0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80008c4:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <ExitRun0Mode+0x2c>)
 80008c6:	68db      	ldr	r3, [r3, #12]
 80008c8:	4a08      	ldr	r2, [pc, #32]	@ (80008ec <ExitRun0Mode+0x2c>)
 80008ca:	f043 0302 	orr.w	r3, r3, #2
 80008ce:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80008d0:	bf00      	nop
 80008d2:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <ExitRun0Mode+0x2c>)
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d0f9      	beq.n	80008d2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80008de:	bf00      	nop
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	58024800 	.word	0x58024800

080008f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80008f0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800092c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80008f4:	f7ff ffe4 	bl	80008c0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008f8:	f7ff ff52 	bl	80007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008fc:	480c      	ldr	r0, [pc, #48]	@ (8000930 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008fe:	490d      	ldr	r1, [pc, #52]	@ (8000934 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000900:	4a0d      	ldr	r2, [pc, #52]	@ (8000938 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000904:	e002      	b.n	800090c <LoopCopyDataInit>

08000906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800090a:	3304      	adds	r3, #4

0800090c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800090c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800090e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000910:	d3f9      	bcc.n	8000906 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000912:	4a0a      	ldr	r2, [pc, #40]	@ (800093c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000914:	4c0a      	ldr	r4, [pc, #40]	@ (8000940 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000918:	e001      	b.n	800091e <LoopFillZerobss>

0800091a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800091a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800091c:	3204      	adds	r2, #4

0800091e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800091e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000920:	d3fb      	bcc.n	800091a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000922:	f005 fd5b 	bl	80063dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000926:	f7ff fcf1 	bl	800030c <main>
  bx  lr
 800092a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800092c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8000930:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000934:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000938:	08006454 	.word	0x08006454
  ldr r2, =_sbss
 800093c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000940:	240000a4 	.word	0x240000a4

08000944 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000944:	e7fe      	b.n	8000944 <ADC3_IRQHandler>
	...

08000948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800094e:	2003      	movs	r0, #3
 8000950:	f001 ff60 	bl	8002814 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000954:	f002 ff94 	bl	8003880 <HAL_RCC_GetSysClockFreq>
 8000958:	4602      	mov	r2, r0
 800095a:	4b15      	ldr	r3, [pc, #84]	@ (80009b0 <HAL_Init+0x68>)
 800095c:	699b      	ldr	r3, [r3, #24]
 800095e:	0a1b      	lsrs	r3, r3, #8
 8000960:	f003 030f 	and.w	r3, r3, #15
 8000964:	4913      	ldr	r1, [pc, #76]	@ (80009b4 <HAL_Init+0x6c>)
 8000966:	5ccb      	ldrb	r3, [r1, r3]
 8000968:	f003 031f 	and.w	r3, r3, #31
 800096c:	fa22 f303 	lsr.w	r3, r2, r3
 8000970:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000972:	4b0f      	ldr	r3, [pc, #60]	@ (80009b0 <HAL_Init+0x68>)
 8000974:	699b      	ldr	r3, [r3, #24]
 8000976:	f003 030f 	and.w	r3, r3, #15
 800097a:	4a0e      	ldr	r2, [pc, #56]	@ (80009b4 <HAL_Init+0x6c>)
 800097c:	5cd3      	ldrb	r3, [r2, r3]
 800097e:	f003 031f 	and.w	r3, r3, #31
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	fa22 f303 	lsr.w	r3, r2, r3
 8000988:	4a0b      	ldr	r2, [pc, #44]	@ (80009b8 <HAL_Init+0x70>)
 800098a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800098c:	4a0b      	ldr	r2, [pc, #44]	@ (80009bc <HAL_Init+0x74>)
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000992:	200f      	movs	r0, #15
 8000994:	f000 f814 	bl	80009c0 <HAL_InitTick>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800099e:	2301      	movs	r3, #1
 80009a0:	e002      	b.n	80009a8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80009a2:	f7ff fe41 	bl	8000628 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009a6:	2300      	movs	r3, #0
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3708      	adds	r7, #8
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	58024400 	.word	0x58024400
 80009b4:	0800643c 	.word	0x0800643c
 80009b8:	24000004 	.word	0x24000004
 80009bc:	24000000 	.word	0x24000000

080009c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80009c8:	4b15      	ldr	r3, [pc, #84]	@ (8000a20 <HAL_InitTick+0x60>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d101      	bne.n	80009d4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80009d0:	2301      	movs	r3, #1
 80009d2:	e021      	b.n	8000a18 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80009d4:	4b13      	ldr	r3, [pc, #76]	@ (8000a24 <HAL_InitTick+0x64>)
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	4b11      	ldr	r3, [pc, #68]	@ (8000a20 <HAL_InitTick+0x60>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	4619      	mov	r1, r3
 80009de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ea:	4618      	mov	r0, r3
 80009ec:	f001 ff37 	bl	800285e <HAL_SYSTICK_Config>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80009f6:	2301      	movs	r3, #1
 80009f8:	e00e      	b.n	8000a18 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2b0f      	cmp	r3, #15
 80009fe:	d80a      	bhi.n	8000a16 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a00:	2200      	movs	r2, #0
 8000a02:	6879      	ldr	r1, [r7, #4]
 8000a04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a08:	f001 ff0f 	bl	800282a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a0c:	4a06      	ldr	r2, [pc, #24]	@ (8000a28 <HAL_InitTick+0x68>)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a12:	2300      	movs	r3, #0
 8000a14:	e000      	b.n	8000a18 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000a16:	2301      	movs	r3, #1
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	2400000c 	.word	0x2400000c
 8000a24:	24000000 	.word	0x24000000
 8000a28:	24000008 	.word	0x24000008

08000a2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a30:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <HAL_IncTick+0x20>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	461a      	mov	r2, r3
 8000a36:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <HAL_IncTick+0x24>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4413      	add	r3, r2
 8000a3c:	4a04      	ldr	r2, [pc, #16]	@ (8000a50 <HAL_IncTick+0x24>)
 8000a3e:	6013      	str	r3, [r2, #0]
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	2400000c 	.word	0x2400000c
 8000a50:	240000a0 	.word	0x240000a0

08000a54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  return uwTick;
 8000a58:	4b03      	ldr	r3, [pc, #12]	@ (8000a68 <HAL_GetTick+0x14>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	240000a0 	.word	0x240000a0

08000a6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a74:	f7ff ffee 	bl	8000a54 <HAL_GetTick>
 8000a78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a7e:	68fb      	ldr	r3, [r7, #12]
 8000a80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000a84:	d005      	beq.n	8000a92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a86:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab0 <HAL_Delay+0x44>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	4413      	add	r3, r2
 8000a90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a92:	bf00      	nop
 8000a94:	f7ff ffde 	bl	8000a54 <HAL_GetTick>
 8000a98:	4602      	mov	r2, r0
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	1ad3      	subs	r3, r2, r3
 8000a9e:	68fa      	ldr	r2, [r7, #12]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d8f7      	bhi.n	8000a94 <HAL_Delay+0x28>
  {
  }
}
 8000aa4:	bf00      	nop
 8000aa6:	bf00      	nop
 8000aa8:	3710      	adds	r7, #16
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	2400000c 	.word	0x2400000c

08000ab4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	689b      	ldr	r3, [r3, #8]
 8000ac2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	431a      	orrs	r2, r3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	609a      	str	r2, [r3, #8]
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr

08000ada <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000ada:	b480      	push	{r7}
 8000adc:	b083      	sub	sp, #12
 8000ade:	af00      	add	r7, sp, #0
 8000ae0:	6078      	str	r0, [r7, #4]
 8000ae2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	431a      	orrs	r2, r3
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	609a      	str	r2, [r3, #8]
}
 8000af4:	bf00      	nop
 8000af6:	370c      	adds	r7, #12
 8000af8:	46bd      	mov	sp, r7
 8000afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afe:	4770      	bx	lr

08000b00 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr

08000b1c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b087      	sub	sp, #28
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a18      	ldr	r2, [pc, #96]	@ (8000b8c <LL_ADC_SetChannelPreselection+0x70>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d027      	beq.n	8000b7e <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d107      	bne.n	8000b48 <LL_ADC_SetChannelPreselection+0x2c>
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	0e9b      	lsrs	r3, r3, #26
 8000b3c:	f003 031f 	and.w	r3, r3, #31
 8000b40:	2201      	movs	r2, #1
 8000b42:	fa02 f303 	lsl.w	r3, r2, r3
 8000b46:	e015      	b.n	8000b74 <LL_ADC_SetChannelPreselection+0x58>
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b4c:	693b      	ldr	r3, [r7, #16]
 8000b4e:	fa93 f3a3 	rbit	r3, r3
 8000b52:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d101      	bne.n	8000b62 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8000b5e:	2320      	movs	r3, #32
 8000b60:	e003      	b.n	8000b6a <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	fab3 f383 	clz	r3, r3
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	f003 031f 	and.w	r3, r3, #31
 8000b6e:	2201      	movs	r2, #1
 8000b70:	fa02 f303 	lsl.w	r3, r2, r3
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	69d2      	ldr	r2, [r2, #28]
 8000b78:	431a      	orrs	r2, r3
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8000b7e:	bf00      	nop
 8000b80:	371c      	adds	r7, #28
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	58026000 	.word	0x58026000

08000b90 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b087      	sub	sp, #28
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	607a      	str	r2, [r7, #4]
 8000b9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	3360      	adds	r3, #96	@ 0x60
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	4413      	add	r3, r2
 8000baa:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	4a10      	ldr	r2, [pc, #64]	@ (8000bf0 <LL_ADC_SetOffset+0x60>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d10b      	bne.n	8000bcc <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8000bca:	e00b      	b.n	8000be4 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	430b      	orrs	r3, r1
 8000bde:	431a      	orrs	r2, r3
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	601a      	str	r2, [r3, #0]
}
 8000be4:	bf00      	nop
 8000be6:	371c      	adds	r7, #28
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	58026000 	.word	0x58026000

08000bf4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	3360      	adds	r3, #96	@ 0x60
 8000c02:	461a      	mov	r2, r3
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	4413      	add	r3, r2
 8000c0a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3714      	adds	r7, #20
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	60f8      	str	r0, [r7, #12]
 8000c28:	60b9      	str	r1, [r7, #8]
 8000c2a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	691b      	ldr	r3, [r3, #16]
 8000c30:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	f003 031f 	and.w	r3, r3, #31
 8000c3a:	6879      	ldr	r1, [r7, #4]
 8000c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c40:	431a      	orrs	r2, r3
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	611a      	str	r2, [r3, #16]
}
 8000c46:	bf00      	nop
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
	...

08000c54 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b087      	sub	sp, #28
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	4a0c      	ldr	r2, [pc, #48]	@ (8000c94 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8000c64:	4293      	cmp	r3, r2
 8000c66:	d00e      	beq.n	8000c86 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	3360      	adds	r3, #96	@ 0x60
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	009b      	lsls	r3, r3, #2
 8000c72:	4413      	add	r3, r2
 8000c74:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	431a      	orrs	r2, r3
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	601a      	str	r2, [r3, #0]
  }
}
 8000c86:	bf00      	nop
 8000c88:	371c      	adds	r7, #28
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	58026000 	.word	0x58026000

08000c98 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b087      	sub	sp, #28
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60f8      	str	r0, [r7, #12]
 8000ca0:	60b9      	str	r1, [r7, #8]
 8000ca2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	4a0c      	ldr	r2, [pc, #48]	@ (8000cd8 <LL_ADC_SetOffsetSaturation+0x40>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d10e      	bne.n	8000cca <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	3360      	adds	r3, #96	@ 0x60
 8000cb0:	461a      	mov	r2, r3
 8000cb2:	68bb      	ldr	r3, [r7, #8]
 8000cb4:	009b      	lsls	r3, r3, #2
 8000cb6:	4413      	add	r3, r2
 8000cb8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	431a      	orrs	r2, r3
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8000cca:	bf00      	nop
 8000ccc:	371c      	adds	r7, #28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	58026000 	.word	0x58026000

08000cdc <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b087      	sub	sp, #28
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	60f8      	str	r0, [r7, #12]
 8000ce4:	60b9      	str	r1, [r7, #8]
 8000ce6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	4a0c      	ldr	r2, [pc, #48]	@ (8000d1c <LL_ADC_SetOffsetSign+0x40>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d10e      	bne.n	8000d0e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	3360      	adds	r3, #96	@ 0x60
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	4413      	add	r3, r2
 8000cfc:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	431a      	orrs	r2, r3
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8000d0e:	bf00      	nop
 8000d10:	371c      	adds	r7, #28
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	58026000 	.word	0x58026000

08000d20 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b087      	sub	sp, #28
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	3360      	adds	r3, #96	@ 0x60
 8000d30:	461a      	mov	r2, r3
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	4413      	add	r3, r2
 8000d38:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d70 <LL_ADC_SetOffsetState+0x50>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d108      	bne.n	8000d54 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	431a      	orrs	r2, r3
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8000d52:	e007      	b.n	8000d64 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	601a      	str	r2, [r3, #0]
}
 8000d64:	bf00      	nop
 8000d66:	371c      	adds	r7, #28
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	58026000 	.word	0x58026000

08000d74 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d101      	bne.n	8000d8c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000d88:	2301      	movs	r3, #1
 8000d8a:	e000      	b.n	8000d8e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr

08000d9a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d9a:	b480      	push	{r7}
 8000d9c:	b087      	sub	sp, #28
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	60f8      	str	r0, [r7, #12]
 8000da2:	60b9      	str	r1, [r7, #8]
 8000da4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	3330      	adds	r3, #48	@ 0x30
 8000daa:	461a      	mov	r2, r3
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	0a1b      	lsrs	r3, r3, #8
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	f003 030c 	and.w	r3, r3, #12
 8000db6:	4413      	add	r3, r2
 8000db8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	f003 031f 	and.w	r3, r3, #31
 8000dc4:	211f      	movs	r1, #31
 8000dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	401a      	ands	r2, r3
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	0e9b      	lsrs	r3, r3, #26
 8000dd2:	f003 011f 	and.w	r1, r3, #31
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	f003 031f 	and.w	r3, r3, #31
 8000ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8000de0:	431a      	orrs	r2, r3
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000de6:	bf00      	nop
 8000de8:	371c      	adds	r7, #28
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr

08000df2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000df2:	b480      	push	{r7}
 8000df4:	b087      	sub	sp, #28
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	60f8      	str	r0, [r7, #12]
 8000dfa:	60b9      	str	r1, [r7, #8]
 8000dfc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	3314      	adds	r3, #20
 8000e02:	461a      	mov	r2, r3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	0e5b      	lsrs	r3, r3, #25
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	f003 0304 	and.w	r3, r3, #4
 8000e0e:	4413      	add	r3, r2
 8000e10:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	0d1b      	lsrs	r3, r3, #20
 8000e1a:	f003 031f 	and.w	r3, r3, #31
 8000e1e:	2107      	movs	r1, #7
 8000e20:	fa01 f303 	lsl.w	r3, r1, r3
 8000e24:	43db      	mvns	r3, r3
 8000e26:	401a      	ands	r2, r3
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	0d1b      	lsrs	r3, r3, #20
 8000e2c:	f003 031f 	and.w	r3, r3, #31
 8000e30:	6879      	ldr	r1, [r7, #4]
 8000e32:	fa01 f303 	lsl.w	r3, r1, r3
 8000e36:	431a      	orrs	r2, r3
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000e3c:	bf00      	nop
 8000e3e:	371c      	adds	r7, #28
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	4a1a      	ldr	r2, [pc, #104]	@ (8000ec0 <LL_ADC_SetChannelSingleDiff+0x78>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d115      	bne.n	8000e88 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000e68:	43db      	mvns	r3, r3
 8000e6a:	401a      	ands	r2, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	f003 0318 	and.w	r3, r3, #24
 8000e72:	4914      	ldr	r1, [pc, #80]	@ (8000ec4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8000e74:	40d9      	lsrs	r1, r3
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	400b      	ands	r3, r1
 8000e7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000e7e:	431a      	orrs	r2, r3
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8000e86:	e014      	b.n	8000eb2 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000e94:	43db      	mvns	r3, r3
 8000e96:	401a      	ands	r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f003 0318 	and.w	r3, r3, #24
 8000e9e:	4909      	ldr	r1, [pc, #36]	@ (8000ec4 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8000ea0:	40d9      	lsrs	r1, r3
 8000ea2:	68bb      	ldr	r3, [r7, #8]
 8000ea4:	400b      	ands	r3, r1
 8000ea6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000eaa:	431a      	orrs	r2, r3
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8000eb2:	bf00      	nop
 8000eb4:	3714      	adds	r7, #20
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	58026000 	.word	0x58026000
 8000ec4:	000fffff 	.word	0x000fffff

08000ec8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	f003 031f 	and.w	r3, r3, #31
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	689b      	ldr	r3, [r3, #8]
 8000ef0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	689a      	ldr	r2, [r3, #8]
 8000f0c:	4b04      	ldr	r3, [pc, #16]	@ (8000f20 <LL_ADC_DisableDeepPowerDown+0x20>)
 8000f0e:	4013      	ands	r3, r2
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	6093      	str	r3, [r2, #8]
}
 8000f14:	bf00      	nop
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	5fffffc0 	.word	0x5fffffc0

08000f24 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000f34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000f38:	d101      	bne.n	8000f3e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e000      	b.n	8000f40 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000f3e:	2300      	movs	r3, #0
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	689a      	ldr	r2, [r3, #8]
 8000f58:	4b05      	ldr	r3, [pc, #20]	@ (8000f70 <LL_ADC_EnableInternalRegulator+0x24>)
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	6fffffc0 	.word	0x6fffffc0

08000f74 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000f88:	d101      	bne.n	8000f8e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e000      	b.n	8000f90 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000f8e:	2300      	movs	r3, #0
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689a      	ldr	r2, [r3, #8]
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <LL_ADC_Enable+0x24>)
 8000faa:	4013      	ands	r3, r2
 8000fac:	f043 0201 	orr.w	r2, r3, #1
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000fb4:	bf00      	nop
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	7fffffc0 	.word	0x7fffffc0

08000fc4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	f003 0301 	and.w	r3, r3, #1
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d101      	bne.n	8000fdc <LL_ADC_IsEnabled+0x18>
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e000      	b.n	8000fde <LL_ADC_IsEnabled+0x1a>
 8000fdc:	2300      	movs	r3, #0
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
	...

08000fec <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	689a      	ldr	r2, [r3, #8]
 8000ff8:	4b05      	ldr	r3, [pc, #20]	@ (8001010 <LL_ADC_REG_StartConversion+0x24>)
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	f043 0204 	orr.w	r2, r3, #4
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	7fffffc0 	.word	0x7fffffc0

08001014 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	f003 0304 	and.w	r3, r3, #4
 8001024:	2b04      	cmp	r3, #4
 8001026:	d101      	bne.n	800102c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001028:	2301      	movs	r3, #1
 800102a:	e000      	b.n	800102e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800102c:	2300      	movs	r3, #0
}
 800102e:	4618      	mov	r0, r3
 8001030:	370c      	adds	r7, #12
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr

0800103a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800103a:	b480      	push	{r7}
 800103c:	b083      	sub	sp, #12
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	f003 0308 	and.w	r3, r3, #8
 800104a:	2b08      	cmp	r3, #8
 800104c:	d101      	bne.n	8001052 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800104e:	2301      	movs	r3, #1
 8001050:	e000      	b.n	8001054 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001052:	2300      	movs	r3, #0
}
 8001054:	4618      	mov	r0, r3
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001060:	b590      	push	{r4, r7, lr}
 8001062:	b089      	sub	sp, #36	@ 0x24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001068:	2300      	movs	r3, #0
 800106a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800106c:	2300      	movs	r3, #0
 800106e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d101      	bne.n	800107a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e1ee      	b.n	8001458 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	691b      	ldr	r3, [r3, #16]
 800107e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001084:	2b00      	cmp	r3, #0
 8001086:	d109      	bne.n	800109c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff fae7 	bl	800065c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff3f 	bl	8000f24 <LL_ADC_IsDeepPowerDownEnabled>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d004      	beq.n	80010b6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff ff25 	bl	8000f00 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff ff5a 	bl	8000f74 <LL_ADC_IsInternalRegulatorEnabled>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d114      	bne.n	80010f0 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff ff3e 	bl	8000f4c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80010d0:	4b8e      	ldr	r3, [pc, #568]	@ (800130c <HAL_ADC_Init+0x2ac>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	099b      	lsrs	r3, r3, #6
 80010d6:	4a8e      	ldr	r2, [pc, #568]	@ (8001310 <HAL_ADC_Init+0x2b0>)
 80010d8:	fba2 2303 	umull	r2, r3, r2, r3
 80010dc:	099b      	lsrs	r3, r3, #6
 80010de:	3301      	adds	r3, #1
 80010e0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80010e2:	e002      	b.n	80010ea <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80010e4:	68bb      	ldr	r3, [r7, #8]
 80010e6:	3b01      	subs	r3, #1
 80010e8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d1f9      	bne.n	80010e4 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ff3d 	bl	8000f74 <LL_ADC_IsInternalRegulatorEnabled>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d10d      	bne.n	800111c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001104:	f043 0210 	orr.w	r2, r3, #16
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001110:	f043 0201 	orr.w	r2, r3, #1
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001118:	2301      	movs	r3, #1
 800111a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4618      	mov	r0, r3
 8001122:	f7ff ff77 	bl	8001014 <LL_ADC_REG_IsConversionOngoing>
 8001126:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800112c:	f003 0310 	and.w	r3, r3, #16
 8001130:	2b00      	cmp	r3, #0
 8001132:	f040 8188 	bne.w	8001446 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	2b00      	cmp	r3, #0
 800113a:	f040 8184 	bne.w	8001446 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001142:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001146:	f043 0202 	orr.w	r2, r3, #2
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff ff36 	bl	8000fc4 <LL_ADC_IsEnabled>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d136      	bne.n	80011cc <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a6c      	ldr	r2, [pc, #432]	@ (8001314 <HAL_ADC_Init+0x2b4>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d004      	beq.n	8001172 <HAL_ADC_Init+0x112>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4a6a      	ldr	r2, [pc, #424]	@ (8001318 <HAL_ADC_Init+0x2b8>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d10e      	bne.n	8001190 <HAL_ADC_Init+0x130>
 8001172:	4868      	ldr	r0, [pc, #416]	@ (8001314 <HAL_ADC_Init+0x2b4>)
 8001174:	f7ff ff26 	bl	8000fc4 <LL_ADC_IsEnabled>
 8001178:	4604      	mov	r4, r0
 800117a:	4867      	ldr	r0, [pc, #412]	@ (8001318 <HAL_ADC_Init+0x2b8>)
 800117c:	f7ff ff22 	bl	8000fc4 <LL_ADC_IsEnabled>
 8001180:	4603      	mov	r3, r0
 8001182:	4323      	orrs	r3, r4
 8001184:	2b00      	cmp	r3, #0
 8001186:	bf0c      	ite	eq
 8001188:	2301      	moveq	r3, #1
 800118a:	2300      	movne	r3, #0
 800118c:	b2db      	uxtb	r3, r3
 800118e:	e008      	b.n	80011a2 <HAL_ADC_Init+0x142>
 8001190:	4862      	ldr	r0, [pc, #392]	@ (800131c <HAL_ADC_Init+0x2bc>)
 8001192:	f7ff ff17 	bl	8000fc4 <LL_ADC_IsEnabled>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	bf0c      	ite	eq
 800119c:	2301      	moveq	r3, #1
 800119e:	2300      	movne	r3, #0
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d012      	beq.n	80011cc <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a5a      	ldr	r2, [pc, #360]	@ (8001314 <HAL_ADC_Init+0x2b4>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d004      	beq.n	80011ba <HAL_ADC_Init+0x15a>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a58      	ldr	r2, [pc, #352]	@ (8001318 <HAL_ADC_Init+0x2b8>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d101      	bne.n	80011be <HAL_ADC_Init+0x15e>
 80011ba:	4a59      	ldr	r2, [pc, #356]	@ (8001320 <HAL_ADC_Init+0x2c0>)
 80011bc:	e000      	b.n	80011c0 <HAL_ADC_Init+0x160>
 80011be:	4a59      	ldr	r2, [pc, #356]	@ (8001324 <HAL_ADC_Init+0x2c4>)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	4619      	mov	r1, r3
 80011c6:	4610      	mov	r0, r2
 80011c8:	f7ff fc74 	bl	8000ab4 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a52      	ldr	r2, [pc, #328]	@ (800131c <HAL_ADC_Init+0x2bc>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d129      	bne.n	800122a <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	7e5b      	ldrb	r3, [r3, #25]
 80011da:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80011e0:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80011e6:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	2b08      	cmp	r3, #8
 80011ee:	d013      	beq.n	8001218 <HAL_ADC_Init+0x1b8>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	2b0c      	cmp	r3, #12
 80011f6:	d00d      	beq.n	8001214 <HAL_ADC_Init+0x1b4>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	2b1c      	cmp	r3, #28
 80011fe:	d007      	beq.n	8001210 <HAL_ADC_Init+0x1b0>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	2b18      	cmp	r3, #24
 8001206:	d101      	bne.n	800120c <HAL_ADC_Init+0x1ac>
 8001208:	2318      	movs	r3, #24
 800120a:	e006      	b.n	800121a <HAL_ADC_Init+0x1ba>
 800120c:	2300      	movs	r3, #0
 800120e:	e004      	b.n	800121a <HAL_ADC_Init+0x1ba>
 8001210:	2310      	movs	r3, #16
 8001212:	e002      	b.n	800121a <HAL_ADC_Init+0x1ba>
 8001214:	2308      	movs	r3, #8
 8001216:	e000      	b.n	800121a <HAL_ADC_Init+0x1ba>
 8001218:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800121a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001222:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001224:	4313      	orrs	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
 8001228:	e00e      	b.n	8001248 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	7e5b      	ldrb	r3, [r3, #25]
 800122e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001234:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800123a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001242:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001244:	4313      	orrs	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d106      	bne.n	8001260 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001256:	3b01      	subs	r3, #1
 8001258:	045b      	lsls	r3, r3, #17
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	4313      	orrs	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001264:	2b00      	cmp	r3, #0
 8001266:	d009      	beq.n	800127c <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800126c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001274:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4313      	orrs	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a26      	ldr	r2, [pc, #152]	@ (800131c <HAL_ADC_Init+0x2bc>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d115      	bne.n	80012b2 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	68da      	ldr	r2, [r3, #12]
 800128c:	4b26      	ldr	r3, [pc, #152]	@ (8001328 <HAL_ADC_Init+0x2c8>)
 800128e:	4013      	ands	r3, r2
 8001290:	687a      	ldr	r2, [r7, #4]
 8001292:	6812      	ldr	r2, [r2, #0]
 8001294:	69b9      	ldr	r1, [r7, #24]
 8001296:	430b      	orrs	r3, r1
 8001298:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	691b      	ldr	r3, [r3, #16]
 80012a0:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	430a      	orrs	r2, r1
 80012ae:	611a      	str	r2, [r3, #16]
 80012b0:	e009      	b.n	80012c6 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	68da      	ldr	r2, [r3, #12]
 80012b8:	4b1c      	ldr	r3, [pc, #112]	@ (800132c <HAL_ADC_Init+0x2cc>)
 80012ba:	4013      	ands	r3, r2
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	6812      	ldr	r2, [r2, #0]
 80012c0:	69b9      	ldr	r1, [r7, #24]
 80012c2:	430b      	orrs	r3, r1
 80012c4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fea2 	bl	8001014 <LL_ADC_REG_IsConversionOngoing>
 80012d0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff feaf 	bl	800103a <LL_ADC_INJ_IsConversionOngoing>
 80012dc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	f040 808e 	bne.w	8001402 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	f040 808a 	bne.w	8001402 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a0a      	ldr	r2, [pc, #40]	@ (800131c <HAL_ADC_Init+0x2bc>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d11b      	bne.n	8001330 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	7e1b      	ldrb	r3, [r3, #24]
 80012fc:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001304:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8001306:	4313      	orrs	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
 800130a:	e018      	b.n	800133e <HAL_ADC_Init+0x2de>
 800130c:	24000000 	.word	0x24000000
 8001310:	053e2d63 	.word	0x053e2d63
 8001314:	40022000 	.word	0x40022000
 8001318:	40022100 	.word	0x40022100
 800131c:	58026000 	.word	0x58026000
 8001320:	40022300 	.word	0x40022300
 8001324:	58026300 	.word	0x58026300
 8001328:	fff04007 	.word	0xfff04007
 800132c:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	7e1b      	ldrb	r3, [r3, #24]
 8001334:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 800133a:	4313      	orrs	r3, r2
 800133c:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	68da      	ldr	r2, [r3, #12]
 8001344:	4b46      	ldr	r3, [pc, #280]	@ (8001460 <HAL_ADC_Init+0x400>)
 8001346:	4013      	ands	r3, r2
 8001348:	687a      	ldr	r2, [r7, #4]
 800134a:	6812      	ldr	r2, [r2, #0]
 800134c:	69b9      	ldr	r1, [r7, #24]
 800134e:	430b      	orrs	r3, r1
 8001350:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001358:	2b01      	cmp	r3, #1
 800135a:	d137      	bne.n	80013cc <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001360:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a3f      	ldr	r2, [pc, #252]	@ (8001464 <HAL_ADC_Init+0x404>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d116      	bne.n	800139a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	691a      	ldr	r2, [r3, #16]
 8001372:	4b3d      	ldr	r3, [pc, #244]	@ (8001468 <HAL_ADC_Init+0x408>)
 8001374:	4013      	ands	r3, r2
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800137e:	4311      	orrs	r1, r2
 8001380:	687a      	ldr	r2, [r7, #4]
 8001382:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001384:	4311      	orrs	r1, r2
 8001386:	687a      	ldr	r2, [r7, #4]
 8001388:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800138a:	430a      	orrs	r2, r1
 800138c:	431a      	orrs	r2, r3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f042 0201 	orr.w	r2, r2, #1
 8001396:	611a      	str	r2, [r3, #16]
 8001398:	e020      	b.n	80013dc <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	691a      	ldr	r2, [r3, #16]
 80013a0:	4b32      	ldr	r3, [pc, #200]	@ (800146c <HAL_ADC_Init+0x40c>)
 80013a2:	4013      	ands	r3, r2
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80013a8:	3a01      	subs	r2, #1
 80013aa:	0411      	lsls	r1, r2, #16
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80013b0:	4311      	orrs	r1, r2
 80013b2:	687a      	ldr	r2, [r7, #4]
 80013b4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80013b6:	4311      	orrs	r1, r2
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80013bc:	430a      	orrs	r2, r1
 80013be:	431a      	orrs	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f042 0201 	orr.w	r2, r2, #1
 80013c8:	611a      	str	r2, [r3, #16]
 80013ca:	e007      	b.n	80013dc <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	691a      	ldr	r2, [r3, #16]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f022 0201 	bic.w	r2, r2, #1
 80013da:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	691b      	ldr	r3, [r3, #16]
 80013e2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	430a      	orrs	r2, r1
 80013f0:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a1b      	ldr	r2, [pc, #108]	@ (8001464 <HAL_ADC_Init+0x404>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d002      	beq.n	8001402 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f000 ff61 	bl	80022c4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	691b      	ldr	r3, [r3, #16]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d10c      	bne.n	8001424 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001410:	f023 010f 	bic.w	r1, r3, #15
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	69db      	ldr	r3, [r3, #28]
 8001418:	1e5a      	subs	r2, r3, #1
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	430a      	orrs	r2, r1
 8001420:	631a      	str	r2, [r3, #48]	@ 0x30
 8001422:	e007      	b.n	8001434 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f022 020f 	bic.w	r2, r2, #15
 8001432:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001438:	f023 0303 	bic.w	r3, r3, #3
 800143c:	f043 0201 	orr.w	r2, r3, #1
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	661a      	str	r2, [r3, #96]	@ 0x60
 8001444:	e007      	b.n	8001456 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800144a:	f043 0210 	orr.w	r2, r3, #16
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001456:	7ffb      	ldrb	r3, [r7, #31]
}
 8001458:	4618      	mov	r0, r3
 800145a:	3724      	adds	r7, #36	@ 0x24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd90      	pop	{r4, r7, pc}
 8001460:	ffffbffc 	.word	0xffffbffc
 8001464:	58026000 	.word	0x58026000
 8001468:	fc00f81f 	.word	0xfc00f81f
 800146c:	fc00f81e 	.word	0xfc00f81e

08001470 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a5c      	ldr	r2, [pc, #368]	@ (80015f0 <HAL_ADC_Start+0x180>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d004      	beq.n	800148c <HAL_ADC_Start+0x1c>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a5b      	ldr	r2, [pc, #364]	@ (80015f4 <HAL_ADC_Start+0x184>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d101      	bne.n	8001490 <HAL_ADC_Start+0x20>
 800148c:	4b5a      	ldr	r3, [pc, #360]	@ (80015f8 <HAL_ADC_Start+0x188>)
 800148e:	e000      	b.n	8001492 <HAL_ADC_Start+0x22>
 8001490:	4b5a      	ldr	r3, [pc, #360]	@ (80015fc <HAL_ADC_Start+0x18c>)
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff fd18 	bl	8000ec8 <LL_ADC_GetMultimode>
 8001498:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fdb8 	bl	8001014 <LL_ADC_REG_IsConversionOngoing>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	f040 809a 	bne.w	80015e0 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d101      	bne.n	80014ba <HAL_ADC_Start+0x4a>
 80014b6:	2302      	movs	r3, #2
 80014b8:	e095      	b.n	80015e6 <HAL_ADC_Start+0x176>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2201      	movs	r2, #1
 80014be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f000 fe74 	bl	80021b0 <ADC_Enable>
 80014c8:	4603      	mov	r3, r0
 80014ca:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80014cc:	7dfb      	ldrb	r3, [r7, #23]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	f040 8081 	bne.w	80015d6 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80014d8:	4b49      	ldr	r3, [pc, #292]	@ (8001600 <HAL_ADC_Start+0x190>)
 80014da:	4013      	ands	r3, r2
 80014dc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a42      	ldr	r2, [pc, #264]	@ (80015f4 <HAL_ADC_Start+0x184>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d002      	beq.n	80014f4 <HAL_ADC_Start+0x84>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	e000      	b.n	80014f6 <HAL_ADC_Start+0x86>
 80014f4:	4b3e      	ldr	r3, [pc, #248]	@ (80015f0 <HAL_ADC_Start+0x180>)
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d002      	beq.n	8001504 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d105      	bne.n	8001510 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001508:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001514:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001518:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800151c:	d106      	bne.n	800152c <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001522:	f023 0206 	bic.w	r2, r3, #6
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	665a      	str	r2, [r3, #100]	@ 0x64
 800152a:	e002      	b.n	8001532 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	221c      	movs	r2, #28
 8001538:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2200      	movs	r2, #0
 800153e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a2b      	ldr	r2, [pc, #172]	@ (80015f4 <HAL_ADC_Start+0x184>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d002      	beq.n	8001552 <HAL_ADC_Start+0xe2>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	e000      	b.n	8001554 <HAL_ADC_Start+0xe4>
 8001552:	4b27      	ldr	r3, [pc, #156]	@ (80015f0 <HAL_ADC_Start+0x180>)
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	4293      	cmp	r3, r2
 800155a:	d008      	beq.n	800156e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d005      	beq.n	800156e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	2b05      	cmp	r3, #5
 8001566:	d002      	beq.n	800156e <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	2b09      	cmp	r3, #9
 800156c:	d114      	bne.n	8001598 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001578:	2b00      	cmp	r3, #0
 800157a:	d007      	beq.n	800158c <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001580:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001584:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fd2b 	bl	8000fec <LL_ADC_REG_StartConversion>
 8001596:	e025      	b.n	80015e4 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800159c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	661a      	str	r2, [r3, #96]	@ 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a12      	ldr	r2, [pc, #72]	@ (80015f4 <HAL_ADC_Start+0x184>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d002      	beq.n	80015b4 <HAL_ADC_Start+0x144>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	e000      	b.n	80015b6 <HAL_ADC_Start+0x146>
 80015b4:	4b0e      	ldr	r3, [pc, #56]	@ (80015f0 <HAL_ADC_Start+0x180>)
 80015b6:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d00f      	beq.n	80015e4 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015c8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015cc:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	661a      	str	r2, [r3, #96]	@ 0x60
 80015d4:	e006      	b.n	80015e4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 80015de:	e001      	b.n	80015e4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80015e0:	2302      	movs	r3, #2
 80015e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80015e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3718      	adds	r7, #24
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	40022000 	.word	0x40022000
 80015f4:	40022100 	.word	0x40022100
 80015f8:	40022300 	.word	0x40022300
 80015fc:	58026300 	.word	0x58026300
 8001600:	fffff0fe 	.word	0xfffff0fe

08001604 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b088      	sub	sp, #32
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a72      	ldr	r2, [pc, #456]	@ (80017dc <HAL_ADC_PollForConversion+0x1d8>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d004      	beq.n	8001622 <HAL_ADC_PollForConversion+0x1e>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a70      	ldr	r2, [pc, #448]	@ (80017e0 <HAL_ADC_PollForConversion+0x1dc>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d101      	bne.n	8001626 <HAL_ADC_PollForConversion+0x22>
 8001622:	4b70      	ldr	r3, [pc, #448]	@ (80017e4 <HAL_ADC_PollForConversion+0x1e0>)
 8001624:	e000      	b.n	8001628 <HAL_ADC_PollForConversion+0x24>
 8001626:	4b70      	ldr	r3, [pc, #448]	@ (80017e8 <HAL_ADC_PollForConversion+0x1e4>)
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff fc4d 	bl	8000ec8 <LL_ADC_GetMultimode>
 800162e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	2b08      	cmp	r3, #8
 8001636:	d102      	bne.n	800163e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001638:	2308      	movs	r3, #8
 800163a:	61fb      	str	r3, [r7, #28]
 800163c:	e037      	b.n	80016ae <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d005      	beq.n	8001650 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	2b05      	cmp	r3, #5
 8001648:	d002      	beq.n	8001650 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	2b09      	cmp	r3, #9
 800164e:	d111      	bne.n	8001674 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	68db      	ldr	r3, [r3, #12]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	2b00      	cmp	r3, #0
 800165c:	d007      	beq.n	800166e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001662:	f043 0220 	orr.w	r2, r3, #32
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e0b1      	b.n	80017d2 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800166e:	2304      	movs	r3, #4
 8001670:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001672:	e01c      	b.n	80016ae <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a58      	ldr	r2, [pc, #352]	@ (80017dc <HAL_ADC_PollForConversion+0x1d8>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d004      	beq.n	8001688 <HAL_ADC_PollForConversion+0x84>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a57      	ldr	r2, [pc, #348]	@ (80017e0 <HAL_ADC_PollForConversion+0x1dc>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d101      	bne.n	800168c <HAL_ADC_PollForConversion+0x88>
 8001688:	4b56      	ldr	r3, [pc, #344]	@ (80017e4 <HAL_ADC_PollForConversion+0x1e0>)
 800168a:	e000      	b.n	800168e <HAL_ADC_PollForConversion+0x8a>
 800168c:	4b56      	ldr	r3, [pc, #344]	@ (80017e8 <HAL_ADC_PollForConversion+0x1e4>)
 800168e:	4618      	mov	r0, r3
 8001690:	f7ff fc28 	bl	8000ee4 <LL_ADC_GetMultiDMATransfer>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d007      	beq.n	80016aa <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800169e:	f043 0220 	orr.w	r2, r3, #32
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e093      	b.n	80017d2 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80016aa:	2304      	movs	r3, #4
 80016ac:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80016ae:	f7ff f9d1 	bl	8000a54 <HAL_GetTick>
 80016b2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80016b4:	e021      	b.n	80016fa <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80016bc:	d01d      	beq.n	80016fa <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80016be:	f7ff f9c9 	bl	8000a54 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	683a      	ldr	r2, [r7, #0]
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d302      	bcc.n	80016d4 <HAL_ADC_PollForConversion+0xd0>
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d112      	bne.n	80016fa <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	4013      	ands	r3, r2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d10b      	bne.n	80016fa <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016e6:	f043 0204 	orr.w	r2, r3, #4
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

          return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e06b      	b.n	80017d2 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	4013      	ands	r3, r2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d0d6      	beq.n	80016b6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800170c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff fb2b 	bl	8000d74 <LL_ADC_REG_IsTriggerSourceSWStart>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d01c      	beq.n	800175e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	7e5b      	ldrb	r3, [r3, #25]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d118      	bne.n	800175e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	2b08      	cmp	r3, #8
 8001738:	d111      	bne.n	800175e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800173e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	661a      	str	r2, [r3, #96]	@ 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800174a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d105      	bne.n	800175e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001756:	f043 0201 	orr.w	r2, r3, #1
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a1f      	ldr	r2, [pc, #124]	@ (80017e0 <HAL_ADC_PollForConversion+0x1dc>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d002      	beq.n	800176e <HAL_ADC_PollForConversion+0x16a>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	e000      	b.n	8001770 <HAL_ADC_PollForConversion+0x16c>
 800176e:	4b1b      	ldr	r3, [pc, #108]	@ (80017dc <HAL_ADC_PollForConversion+0x1d8>)
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	4293      	cmp	r3, r2
 8001776:	d008      	beq.n	800178a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d005      	beq.n	800178a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	2b05      	cmp	r3, #5
 8001782:	d002      	beq.n	800178a <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	2b09      	cmp	r3, #9
 8001788:	d104      	bne.n	8001794 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	61bb      	str	r3, [r7, #24]
 8001792:	e00c      	b.n	80017ae <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a11      	ldr	r2, [pc, #68]	@ (80017e0 <HAL_ADC_PollForConversion+0x1dc>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d002      	beq.n	80017a4 <HAL_ADC_PollForConversion+0x1a0>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	e000      	b.n	80017a6 <HAL_ADC_PollForConversion+0x1a2>
 80017a4:	4b0d      	ldr	r3, [pc, #52]	@ (80017dc <HAL_ADC_PollForConversion+0x1d8>)
 80017a6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	2b08      	cmp	r3, #8
 80017b2:	d104      	bne.n	80017be <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2208      	movs	r2, #8
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	e008      	b.n	80017d0 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80017be:	69bb      	ldr	r3, [r7, #24]
 80017c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d103      	bne.n	80017d0 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	220c      	movs	r2, #12
 80017ce:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80017d0:	2300      	movs	r3, #0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3720      	adds	r7, #32
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40022000 	.word	0x40022000
 80017e0:	40022100 	.word	0x40022100
 80017e4:	40022300 	.word	0x40022300
 80017e8:	58026300 	.word	0x58026300

080017ec <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
	...

08001808 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001808:	b590      	push	{r4, r7, lr}
 800180a:	b0a5      	sub	sp, #148	@ 0x94
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001822:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	4aa4      	ldr	r2, [pc, #656]	@ (8001abc <HAL_ADC_ConfigChannel+0x2b4>)
 800182a:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001832:	2b01      	cmp	r3, #1
 8001834:	d102      	bne.n	800183c <HAL_ADC_ConfigChannel+0x34>
 8001836:	2302      	movs	r3, #2
 8001838:	f000 bca2 	b.w	8002180 <HAL_ADC_ConfigChannel+0x978>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2201      	movs	r2, #1
 8001840:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fbe3 	bl	8001014 <LL_ADC_REG_IsConversionOngoing>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	f040 8486 	bne.w	8002162 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	2b00      	cmp	r3, #0
 800185c:	db31      	blt.n	80018c2 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a97      	ldr	r2, [pc, #604]	@ (8001ac0 <HAL_ADC_ConfigChannel+0x2b8>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d02c      	beq.n	80018c2 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001870:	2b00      	cmp	r3, #0
 8001872:	d108      	bne.n	8001886 <HAL_ADC_ConfigChannel+0x7e>
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	0e9b      	lsrs	r3, r3, #26
 800187a:	f003 031f 	and.w	r3, r3, #31
 800187e:	2201      	movs	r2, #1
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	e016      	b.n	80018b4 <HAL_ADC_ConfigChannel+0xac>
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800188e:	fa93 f3a3 	rbit	r3, r3
 8001892:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001894:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001896:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001898:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800189a:	2b00      	cmp	r3, #0
 800189c:	d101      	bne.n	80018a2 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 800189e:	2320      	movs	r3, #32
 80018a0:	e003      	b.n	80018aa <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80018a2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80018a4:	fab3 f383 	clz	r3, r3
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	f003 031f 	and.w	r3, r3, #31
 80018ae:	2201      	movs	r2, #1
 80018b0:	fa02 f303 	lsl.w	r3, r2, r3
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	6812      	ldr	r2, [r2, #0]
 80018b8:	69d1      	ldr	r1, [r2, #28]
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	6812      	ldr	r2, [r2, #0]
 80018be:	430b      	orrs	r3, r1
 80018c0:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6818      	ldr	r0, [r3, #0]
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	6859      	ldr	r1, [r3, #4]
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	461a      	mov	r2, r3
 80018d0:	f7ff fa63 	bl	8000d9a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff fb9b 	bl	8001014 <LL_ADC_REG_IsConversionOngoing>
 80018de:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff fba7 	bl	800103a <LL_ADC_INJ_IsConversionOngoing>
 80018ec:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	f040 824a 	bne.w	8001d8e <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80018fa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f040 8245 	bne.w	8001d8e <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6818      	ldr	r0, [r3, #0]
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	6819      	ldr	r1, [r3, #0]
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	461a      	mov	r2, r3
 8001912:	f7ff fa6e 	bl	8000df2 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a69      	ldr	r2, [pc, #420]	@ (8001ac0 <HAL_ADC_ConfigChannel+0x2b8>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d10d      	bne.n	800193c <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	695a      	ldr	r2, [r3, #20]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	68db      	ldr	r3, [r3, #12]
 800192a:	08db      	lsrs	r3, r3, #3
 800192c:	f003 0303 	and.w	r3, r3, #3
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	fa02 f303 	lsl.w	r3, r2, r3
 8001936:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800193a:	e032      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800193c:	4b61      	ldr	r3, [pc, #388]	@ (8001ac4 <HAL_ADC_ConfigChannel+0x2bc>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001944:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001948:	d10b      	bne.n	8001962 <HAL_ADC_ConfigChannel+0x15a>
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	695a      	ldr	r2, [r3, #20]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	089b      	lsrs	r3, r3, #2
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	e01d      	b.n	800199e <HAL_ADC_ConfigChannel+0x196>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	f003 0310 	and.w	r3, r3, #16
 800196c:	2b00      	cmp	r3, #0
 800196e:	d10b      	bne.n	8001988 <HAL_ADC_ConfigChannel+0x180>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	695a      	ldr	r2, [r3, #20]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	089b      	lsrs	r3, r3, #2
 800197c:	f003 0307 	and.w	r3, r3, #7
 8001980:	005b      	lsls	r3, r3, #1
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	e00a      	b.n	800199e <HAL_ADC_ConfigChannel+0x196>
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	695a      	ldr	r2, [r3, #20]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	089b      	lsrs	r3, r3, #2
 8001994:	f003 0304 	and.w	r3, r3, #4
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	691b      	ldr	r3, [r3, #16]
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	d048      	beq.n	8001a3c <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6818      	ldr	r0, [r3, #0]
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	6919      	ldr	r1, [r3, #16]
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80019ba:	f7ff f8e9 	bl	8000b90 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a3f      	ldr	r2, [pc, #252]	@ (8001ac0 <HAL_ADC_ConfigChannel+0x2b8>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d119      	bne.n	80019fc <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6818      	ldr	r0, [r3, #0]
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	6919      	ldr	r1, [r3, #16]
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	461a      	mov	r2, r3
 80019d6:	f7ff f981 	bl	8000cdc <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6818      	ldr	r0, [r3, #0]
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	6919      	ldr	r1, [r3, #16]
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d102      	bne.n	80019f2 <HAL_ADC_ConfigChannel+0x1ea>
 80019ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019f0:	e000      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x1ec>
 80019f2:	2300      	movs	r3, #0
 80019f4:	461a      	mov	r2, r3
 80019f6:	f7ff f94f 	bl	8000c98 <LL_ADC_SetOffsetSaturation>
 80019fa:	e1c8      	b.n	8001d8e <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6818      	ldr	r0, [r3, #0]
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	6919      	ldr	r1, [r3, #16]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d102      	bne.n	8001a14 <HAL_ADC_ConfigChannel+0x20c>
 8001a0e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001a12:	e000      	b.n	8001a16 <HAL_ADC_ConfigChannel+0x20e>
 8001a14:	2300      	movs	r3, #0
 8001a16:	461a      	mov	r2, r3
 8001a18:	f7ff f91c 	bl	8000c54 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6818      	ldr	r0, [r3, #0]
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	6919      	ldr	r1, [r3, #16]
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	7e1b      	ldrb	r3, [r3, #24]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d102      	bne.n	8001a32 <HAL_ADC_ConfigChannel+0x22a>
 8001a2c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001a30:	e000      	b.n	8001a34 <HAL_ADC_ConfigChannel+0x22c>
 8001a32:	2300      	movs	r3, #0
 8001a34:	461a      	mov	r2, r3
 8001a36:	f7ff f8f3 	bl	8000c20 <LL_ADC_SetDataRightShift>
 8001a3a:	e1a8      	b.n	8001d8e <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a1f      	ldr	r2, [pc, #124]	@ (8001ac0 <HAL_ADC_ConfigChannel+0x2b8>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	f040 815b 	bne.w	8001cfe <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff f8d0 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001a54:	4603      	mov	r3, r0
 8001a56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d10a      	bne.n	8001a74 <HAL_ADC_ConfigChannel+0x26c>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff f8c5 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	0e9b      	lsrs	r3, r3, #26
 8001a6e:	f003 021f 	and.w	r2, r3, #31
 8001a72:	e017      	b.n	8001aa4 <HAL_ADC_ConfigChannel+0x29c>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7ff f8ba 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001a80:	4603      	mov	r3, r0
 8001a82:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a86:	fa93 f3a3 	rbit	r3, r3
 8001a8a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001a8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001a8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001a90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001a96:	2320      	movs	r3, #32
 8001a98:	e003      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8001a9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001a9c:	fab3 f383 	clz	r3, r3
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d10b      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x2c0>
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	0e9b      	lsrs	r3, r3, #26
 8001ab6:	f003 031f 	and.w	r3, r3, #31
 8001aba:	e017      	b.n	8001aec <HAL_ADC_ConfigChannel+0x2e4>
 8001abc:	47ff0000 	.word	0x47ff0000
 8001ac0:	58026000 	.word	0x58026000
 8001ac4:	5c001000 	.word	0x5c001000
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ace:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001ad0:	fa93 f3a3 	rbit	r3, r3
 8001ad4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001ad6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001ad8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d101      	bne.n	8001ae4 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8001ae0:	2320      	movs	r3, #32
 8001ae2:	e003      	b.n	8001aec <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8001ae4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001ae6:	fab3 f383 	clz	r3, r3
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d106      	bne.n	8001afe <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2200      	movs	r2, #0
 8001af6:	2100      	movs	r1, #0
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff f911 	bl	8000d20 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2101      	movs	r1, #1
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff f875 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d10a      	bne.n	8001b2a <HAL_ADC_ConfigChannel+0x322>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2101      	movs	r1, #1
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff f86a 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001b20:	4603      	mov	r3, r0
 8001b22:	0e9b      	lsrs	r3, r3, #26
 8001b24:	f003 021f 	and.w	r2, r3, #31
 8001b28:	e017      	b.n	8001b5a <HAL_ADC_ConfigChannel+0x352>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2101      	movs	r1, #1
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7ff f85f 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001b36:	4603      	mov	r3, r0
 8001b38:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001b3c:	fa93 f3a3 	rbit	r3, r3
 8001b40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001b42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b44:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001b46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d101      	bne.n	8001b50 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8001b4c:	2320      	movs	r3, #32
 8001b4e:	e003      	b.n	8001b58 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8001b50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b52:	fab3 f383 	clz	r3, r3
 8001b56:	b2db      	uxtb	r3, r3
 8001b58:	461a      	mov	r2, r3
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d105      	bne.n	8001b72 <HAL_ADC_ConfigChannel+0x36a>
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	0e9b      	lsrs	r3, r3, #26
 8001b6c:	f003 031f 	and.w	r3, r3, #31
 8001b70:	e011      	b.n	8001b96 <HAL_ADC_ConfigChannel+0x38e>
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b7a:	fa93 f3a3 	rbit	r3, r3
 8001b7e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001b80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b82:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001b84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8001b8a:	2320      	movs	r3, #32
 8001b8c:	e003      	b.n	8001b96 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8001b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b90:	fab3 f383 	clz	r3, r3
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	429a      	cmp	r2, r3
 8001b98:	d106      	bne.n	8001ba8 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	2101      	movs	r1, #1
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7ff f8bc 	bl	8000d20 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2102      	movs	r1, #2
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff f820 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d10a      	bne.n	8001bd4 <HAL_ADC_ConfigChannel+0x3cc>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2102      	movs	r1, #2
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff f815 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	0e9b      	lsrs	r3, r3, #26
 8001bce:	f003 021f 	and.w	r2, r3, #31
 8001bd2:	e017      	b.n	8001c04 <HAL_ADC_ConfigChannel+0x3fc>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2102      	movs	r1, #2
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f7ff f80a 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001be0:	4603      	mov	r3, r0
 8001be2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001be6:	fa93 f3a3 	rbit	r3, r3
 8001bea:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001bf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d101      	bne.n	8001bfa <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8001bf6:	2320      	movs	r3, #32
 8001bf8:	e003      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8001bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001bfc:	fab3 f383 	clz	r3, r3
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	461a      	mov	r2, r3
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d105      	bne.n	8001c1c <HAL_ADC_ConfigChannel+0x414>
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	0e9b      	lsrs	r3, r3, #26
 8001c16:	f003 031f 	and.w	r3, r3, #31
 8001c1a:	e011      	b.n	8001c40 <HAL_ADC_ConfigChannel+0x438>
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c24:	fa93 f3a3 	rbit	r3, r3
 8001c28:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c2c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d101      	bne.n	8001c38 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8001c34:	2320      	movs	r3, #32
 8001c36:	e003      	b.n	8001c40 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8001c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c3a:	fab3 f383 	clz	r3, r3
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d106      	bne.n	8001c52 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	2102      	movs	r1, #2
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff f867 	bl	8000d20 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2103      	movs	r1, #3
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe ffcb 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d10a      	bne.n	8001c7e <HAL_ADC_ConfigChannel+0x476>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	2103      	movs	r1, #3
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7fe ffc0 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001c74:	4603      	mov	r3, r0
 8001c76:	0e9b      	lsrs	r3, r3, #26
 8001c78:	f003 021f 	and.w	r2, r3, #31
 8001c7c:	e017      	b.n	8001cae <HAL_ADC_ConfigChannel+0x4a6>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2103      	movs	r1, #3
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7fe ffb5 	bl	8000bf4 <LL_ADC_GetOffsetChannel>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8e:	6a3b      	ldr	r3, [r7, #32]
 8001c90:	fa93 f3a3 	rbit	r3, r3
 8001c94:	61fb      	str	r3, [r7, #28]
  return result;
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d101      	bne.n	8001ca4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8001ca0:	2320      	movs	r3, #32
 8001ca2:	e003      	b.n	8001cac <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca6:	fab3 f383 	clz	r3, r3
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	461a      	mov	r2, r3
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d105      	bne.n	8001cc6 <HAL_ADC_ConfigChannel+0x4be>
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	0e9b      	lsrs	r3, r3, #26
 8001cc0:	f003 031f 	and.w	r3, r3, #31
 8001cc4:	e011      	b.n	8001cea <HAL_ADC_ConfigChannel+0x4e2>
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	613b      	str	r3, [r7, #16]
  return result;
 8001cd4:	693b      	ldr	r3, [r7, #16]
 8001cd6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8001cde:	2320      	movs	r3, #32
 8001ce0:	e003      	b.n	8001cea <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	fab3 f383 	clz	r3, r3
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d14f      	bne.n	8001d8e <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2103      	movs	r1, #3
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7ff f812 	bl	8000d20 <LL_ADC_SetOffsetState>
 8001cfc:	e047      	b.n	8001d8e <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d04:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	069b      	lsls	r3, r3, #26
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d107      	bne.n	8001d22 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001d20:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001d28:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	069b      	lsls	r3, r3, #26
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d107      	bne.n	8001d46 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001d44:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001d4c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	069b      	lsls	r3, r3, #26
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d107      	bne.n	8001d6a <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001d68:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d70:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	069b      	lsls	r3, r3, #26
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d107      	bne.n	8001d8e <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001d8c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff f916 	bl	8000fc4 <LL_ADC_IsEnabled>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f040 81ea 	bne.w	8002174 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6818      	ldr	r0, [r3, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	6819      	ldr	r1, [r3, #0]
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	461a      	mov	r2, r3
 8001dae:	f7ff f84b 	bl	8000e48 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	4a7a      	ldr	r2, [pc, #488]	@ (8001fa0 <HAL_ADC_ConfigChannel+0x798>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	f040 80e0 	bne.w	8001f7e <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4977      	ldr	r1, [pc, #476]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x79c>)
 8001dc8:	428b      	cmp	r3, r1
 8001dca:	d147      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x654>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4975      	ldr	r1, [pc, #468]	@ (8001fa8 <HAL_ADC_ConfigChannel+0x7a0>)
 8001dd2:	428b      	cmp	r3, r1
 8001dd4:	d040      	beq.n	8001e58 <HAL_ADC_ConfigChannel+0x650>
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4974      	ldr	r1, [pc, #464]	@ (8001fac <HAL_ADC_ConfigChannel+0x7a4>)
 8001ddc:	428b      	cmp	r3, r1
 8001dde:	d039      	beq.n	8001e54 <HAL_ADC_ConfigChannel+0x64c>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4972      	ldr	r1, [pc, #456]	@ (8001fb0 <HAL_ADC_ConfigChannel+0x7a8>)
 8001de6:	428b      	cmp	r3, r1
 8001de8:	d032      	beq.n	8001e50 <HAL_ADC_ConfigChannel+0x648>
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4971      	ldr	r1, [pc, #452]	@ (8001fb4 <HAL_ADC_ConfigChannel+0x7ac>)
 8001df0:	428b      	cmp	r3, r1
 8001df2:	d02b      	beq.n	8001e4c <HAL_ADC_ConfigChannel+0x644>
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	496f      	ldr	r1, [pc, #444]	@ (8001fb8 <HAL_ADC_ConfigChannel+0x7b0>)
 8001dfa:	428b      	cmp	r3, r1
 8001dfc:	d024      	beq.n	8001e48 <HAL_ADC_ConfigChannel+0x640>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	496e      	ldr	r1, [pc, #440]	@ (8001fbc <HAL_ADC_ConfigChannel+0x7b4>)
 8001e04:	428b      	cmp	r3, r1
 8001e06:	d01d      	beq.n	8001e44 <HAL_ADC_ConfigChannel+0x63c>
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	496c      	ldr	r1, [pc, #432]	@ (8001fc0 <HAL_ADC_ConfigChannel+0x7b8>)
 8001e0e:	428b      	cmp	r3, r1
 8001e10:	d016      	beq.n	8001e40 <HAL_ADC_ConfigChannel+0x638>
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	496b      	ldr	r1, [pc, #428]	@ (8001fc4 <HAL_ADC_ConfigChannel+0x7bc>)
 8001e18:	428b      	cmp	r3, r1
 8001e1a:	d00f      	beq.n	8001e3c <HAL_ADC_ConfigChannel+0x634>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4969      	ldr	r1, [pc, #420]	@ (8001fc8 <HAL_ADC_ConfigChannel+0x7c0>)
 8001e22:	428b      	cmp	r3, r1
 8001e24:	d008      	beq.n	8001e38 <HAL_ADC_ConfigChannel+0x630>
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4968      	ldr	r1, [pc, #416]	@ (8001fcc <HAL_ADC_ConfigChannel+0x7c4>)
 8001e2c:	428b      	cmp	r3, r1
 8001e2e:	d101      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x62c>
 8001e30:	4b67      	ldr	r3, [pc, #412]	@ (8001fd0 <HAL_ADC_ConfigChannel+0x7c8>)
 8001e32:	e0a0      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e34:	2300      	movs	r3, #0
 8001e36:	e09e      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e38:	4b66      	ldr	r3, [pc, #408]	@ (8001fd4 <HAL_ADC_ConfigChannel+0x7cc>)
 8001e3a:	e09c      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e3c:	4b66      	ldr	r3, [pc, #408]	@ (8001fd8 <HAL_ADC_ConfigChannel+0x7d0>)
 8001e3e:	e09a      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e40:	4b60      	ldr	r3, [pc, #384]	@ (8001fc4 <HAL_ADC_ConfigChannel+0x7bc>)
 8001e42:	e098      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e44:	4b5e      	ldr	r3, [pc, #376]	@ (8001fc0 <HAL_ADC_ConfigChannel+0x7b8>)
 8001e46:	e096      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e48:	4b64      	ldr	r3, [pc, #400]	@ (8001fdc <HAL_ADC_ConfigChannel+0x7d4>)
 8001e4a:	e094      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e4c:	4b64      	ldr	r3, [pc, #400]	@ (8001fe0 <HAL_ADC_ConfigChannel+0x7d8>)
 8001e4e:	e092      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e50:	4b64      	ldr	r3, [pc, #400]	@ (8001fe4 <HAL_ADC_ConfigChannel+0x7dc>)
 8001e52:	e090      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e54:	4b64      	ldr	r3, [pc, #400]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x7e0>)
 8001e56:	e08e      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e08c      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4962      	ldr	r1, [pc, #392]	@ (8001fec <HAL_ADC_ConfigChannel+0x7e4>)
 8001e62:	428b      	cmp	r3, r1
 8001e64:	d140      	bne.n	8001ee8 <HAL_ADC_ConfigChannel+0x6e0>
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	494f      	ldr	r1, [pc, #316]	@ (8001fa8 <HAL_ADC_ConfigChannel+0x7a0>)
 8001e6c:	428b      	cmp	r3, r1
 8001e6e:	d039      	beq.n	8001ee4 <HAL_ADC_ConfigChannel+0x6dc>
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	494d      	ldr	r1, [pc, #308]	@ (8001fac <HAL_ADC_ConfigChannel+0x7a4>)
 8001e76:	428b      	cmp	r3, r1
 8001e78:	d032      	beq.n	8001ee0 <HAL_ADC_ConfigChannel+0x6d8>
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	494c      	ldr	r1, [pc, #304]	@ (8001fb0 <HAL_ADC_ConfigChannel+0x7a8>)
 8001e80:	428b      	cmp	r3, r1
 8001e82:	d02b      	beq.n	8001edc <HAL_ADC_ConfigChannel+0x6d4>
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	494a      	ldr	r1, [pc, #296]	@ (8001fb4 <HAL_ADC_ConfigChannel+0x7ac>)
 8001e8a:	428b      	cmp	r3, r1
 8001e8c:	d024      	beq.n	8001ed8 <HAL_ADC_ConfigChannel+0x6d0>
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4949      	ldr	r1, [pc, #292]	@ (8001fb8 <HAL_ADC_ConfigChannel+0x7b0>)
 8001e94:	428b      	cmp	r3, r1
 8001e96:	d01d      	beq.n	8001ed4 <HAL_ADC_ConfigChannel+0x6cc>
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4947      	ldr	r1, [pc, #284]	@ (8001fbc <HAL_ADC_ConfigChannel+0x7b4>)
 8001e9e:	428b      	cmp	r3, r1
 8001ea0:	d016      	beq.n	8001ed0 <HAL_ADC_ConfigChannel+0x6c8>
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4946      	ldr	r1, [pc, #280]	@ (8001fc0 <HAL_ADC_ConfigChannel+0x7b8>)
 8001ea8:	428b      	cmp	r3, r1
 8001eaa:	d00f      	beq.n	8001ecc <HAL_ADC_ConfigChannel+0x6c4>
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4944      	ldr	r1, [pc, #272]	@ (8001fc4 <HAL_ADC_ConfigChannel+0x7bc>)
 8001eb2:	428b      	cmp	r3, r1
 8001eb4:	d008      	beq.n	8001ec8 <HAL_ADC_ConfigChannel+0x6c0>
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4944      	ldr	r1, [pc, #272]	@ (8001fcc <HAL_ADC_ConfigChannel+0x7c4>)
 8001ebc:	428b      	cmp	r3, r1
 8001ebe:	d101      	bne.n	8001ec4 <HAL_ADC_ConfigChannel+0x6bc>
 8001ec0:	4b43      	ldr	r3, [pc, #268]	@ (8001fd0 <HAL_ADC_ConfigChannel+0x7c8>)
 8001ec2:	e058      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e056      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001ec8:	4b43      	ldr	r3, [pc, #268]	@ (8001fd8 <HAL_ADC_ConfigChannel+0x7d0>)
 8001eca:	e054      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001ecc:	4b3d      	ldr	r3, [pc, #244]	@ (8001fc4 <HAL_ADC_ConfigChannel+0x7bc>)
 8001ece:	e052      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001ed0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fc0 <HAL_ADC_ConfigChannel+0x7b8>)
 8001ed2:	e050      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001ed4:	4b41      	ldr	r3, [pc, #260]	@ (8001fdc <HAL_ADC_ConfigChannel+0x7d4>)
 8001ed6:	e04e      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001ed8:	4b41      	ldr	r3, [pc, #260]	@ (8001fe0 <HAL_ADC_ConfigChannel+0x7d8>)
 8001eda:	e04c      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001edc:	4b41      	ldr	r3, [pc, #260]	@ (8001fe4 <HAL_ADC_ConfigChannel+0x7dc>)
 8001ede:	e04a      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001ee0:	4b41      	ldr	r3, [pc, #260]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x7e0>)
 8001ee2:	e048      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e046      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4940      	ldr	r1, [pc, #256]	@ (8001ff0 <HAL_ADC_ConfigChannel+0x7e8>)
 8001eee:	428b      	cmp	r3, r1
 8001ef0:	d140      	bne.n	8001f74 <HAL_ADC_ConfigChannel+0x76c>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	492c      	ldr	r1, [pc, #176]	@ (8001fa8 <HAL_ADC_ConfigChannel+0x7a0>)
 8001ef8:	428b      	cmp	r3, r1
 8001efa:	d039      	beq.n	8001f70 <HAL_ADC_ConfigChannel+0x768>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	492a      	ldr	r1, [pc, #168]	@ (8001fac <HAL_ADC_ConfigChannel+0x7a4>)
 8001f02:	428b      	cmp	r3, r1
 8001f04:	d032      	beq.n	8001f6c <HAL_ADC_ConfigChannel+0x764>
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4929      	ldr	r1, [pc, #164]	@ (8001fb0 <HAL_ADC_ConfigChannel+0x7a8>)
 8001f0c:	428b      	cmp	r3, r1
 8001f0e:	d02b      	beq.n	8001f68 <HAL_ADC_ConfigChannel+0x760>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4927      	ldr	r1, [pc, #156]	@ (8001fb4 <HAL_ADC_ConfigChannel+0x7ac>)
 8001f16:	428b      	cmp	r3, r1
 8001f18:	d024      	beq.n	8001f64 <HAL_ADC_ConfigChannel+0x75c>
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4926      	ldr	r1, [pc, #152]	@ (8001fb8 <HAL_ADC_ConfigChannel+0x7b0>)
 8001f20:	428b      	cmp	r3, r1
 8001f22:	d01d      	beq.n	8001f60 <HAL_ADC_ConfigChannel+0x758>
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4924      	ldr	r1, [pc, #144]	@ (8001fbc <HAL_ADC_ConfigChannel+0x7b4>)
 8001f2a:	428b      	cmp	r3, r1
 8001f2c:	d016      	beq.n	8001f5c <HAL_ADC_ConfigChannel+0x754>
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4923      	ldr	r1, [pc, #140]	@ (8001fc0 <HAL_ADC_ConfigChannel+0x7b8>)
 8001f34:	428b      	cmp	r3, r1
 8001f36:	d00f      	beq.n	8001f58 <HAL_ADC_ConfigChannel+0x750>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4926      	ldr	r1, [pc, #152]	@ (8001fd8 <HAL_ADC_ConfigChannel+0x7d0>)
 8001f3e:	428b      	cmp	r3, r1
 8001f40:	d008      	beq.n	8001f54 <HAL_ADC_ConfigChannel+0x74c>
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	492b      	ldr	r1, [pc, #172]	@ (8001ff4 <HAL_ADC_ConfigChannel+0x7ec>)
 8001f48:	428b      	cmp	r3, r1
 8001f4a:	d101      	bne.n	8001f50 <HAL_ADC_ConfigChannel+0x748>
 8001f4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff8 <HAL_ADC_ConfigChannel+0x7f0>)
 8001f4e:	e012      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001f50:	2300      	movs	r3, #0
 8001f52:	e010      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001f54:	4b27      	ldr	r3, [pc, #156]	@ (8001ff4 <HAL_ADC_ConfigChannel+0x7ec>)
 8001f56:	e00e      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001f58:	4b1a      	ldr	r3, [pc, #104]	@ (8001fc4 <HAL_ADC_ConfigChannel+0x7bc>)
 8001f5a:	e00c      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001f5c:	4b18      	ldr	r3, [pc, #96]	@ (8001fc0 <HAL_ADC_ConfigChannel+0x7b8>)
 8001f5e:	e00a      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001f60:	4b1e      	ldr	r3, [pc, #120]	@ (8001fdc <HAL_ADC_ConfigChannel+0x7d4>)
 8001f62:	e008      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001f64:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe0 <HAL_ADC_ConfigChannel+0x7d8>)
 8001f66:	e006      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001f68:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe4 <HAL_ADC_ConfigChannel+0x7dc>)
 8001f6a:	e004      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001f6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x7e0>)
 8001f6e:	e002      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001f70:	2301      	movs	r3, #1
 8001f72:	e000      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x76e>
 8001f74:	2300      	movs	r3, #0
 8001f76:	4619      	mov	r1, r3
 8001f78:	4610      	mov	r0, r2
 8001f7a:	f7fe fdcf 	bl	8000b1c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	f280 80f6 	bge.w	8002174 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a05      	ldr	r2, [pc, #20]	@ (8001fa4 <HAL_ADC_ConfigChannel+0x79c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d004      	beq.n	8001f9c <HAL_ADC_ConfigChannel+0x794>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a15      	ldr	r2, [pc, #84]	@ (8001fec <HAL_ADC_ConfigChannel+0x7e4>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d131      	bne.n	8002000 <HAL_ADC_ConfigChannel+0x7f8>
 8001f9c:	4b17      	ldr	r3, [pc, #92]	@ (8001ffc <HAL_ADC_ConfigChannel+0x7f4>)
 8001f9e:	e030      	b.n	8002002 <HAL_ADC_ConfigChannel+0x7fa>
 8001fa0:	47ff0000 	.word	0x47ff0000
 8001fa4:	40022000 	.word	0x40022000
 8001fa8:	04300002 	.word	0x04300002
 8001fac:	08600004 	.word	0x08600004
 8001fb0:	0c900008 	.word	0x0c900008
 8001fb4:	10c00010 	.word	0x10c00010
 8001fb8:	14f00020 	.word	0x14f00020
 8001fbc:	2a000400 	.word	0x2a000400
 8001fc0:	2e300800 	.word	0x2e300800
 8001fc4:	32601000 	.word	0x32601000
 8001fc8:	43210000 	.word	0x43210000
 8001fcc:	4b840000 	.word	0x4b840000
 8001fd0:	4fb80000 	.word	0x4fb80000
 8001fd4:	47520000 	.word	0x47520000
 8001fd8:	36902000 	.word	0x36902000
 8001fdc:	25b00200 	.word	0x25b00200
 8001fe0:	21800100 	.word	0x21800100
 8001fe4:	1d500080 	.word	0x1d500080
 8001fe8:	19200040 	.word	0x19200040
 8001fec:	40022100 	.word	0x40022100
 8001ff0:	58026000 	.word	0x58026000
 8001ff4:	3ac04000 	.word	0x3ac04000
 8001ff8:	3ef08000 	.word	0x3ef08000
 8001ffc:	40022300 	.word	0x40022300
 8002000:	4b61      	ldr	r3, [pc, #388]	@ (8002188 <HAL_ADC_ConfigChannel+0x980>)
 8002002:	4618      	mov	r0, r3
 8002004:	f7fe fd7c 	bl	8000b00 <LL_ADC_GetCommonPathInternalCh>
 8002008:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a5f      	ldr	r2, [pc, #380]	@ (800218c <HAL_ADC_ConfigChannel+0x984>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d004      	beq.n	800201e <HAL_ADC_ConfigChannel+0x816>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a5d      	ldr	r2, [pc, #372]	@ (8002190 <HAL_ADC_ConfigChannel+0x988>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d10e      	bne.n	800203c <HAL_ADC_ConfigChannel+0x834>
 800201e:	485b      	ldr	r0, [pc, #364]	@ (800218c <HAL_ADC_ConfigChannel+0x984>)
 8002020:	f7fe ffd0 	bl	8000fc4 <LL_ADC_IsEnabled>
 8002024:	4604      	mov	r4, r0
 8002026:	485a      	ldr	r0, [pc, #360]	@ (8002190 <HAL_ADC_ConfigChannel+0x988>)
 8002028:	f7fe ffcc 	bl	8000fc4 <LL_ADC_IsEnabled>
 800202c:	4603      	mov	r3, r0
 800202e:	4323      	orrs	r3, r4
 8002030:	2b00      	cmp	r3, #0
 8002032:	bf0c      	ite	eq
 8002034:	2301      	moveq	r3, #1
 8002036:	2300      	movne	r3, #0
 8002038:	b2db      	uxtb	r3, r3
 800203a:	e008      	b.n	800204e <HAL_ADC_ConfigChannel+0x846>
 800203c:	4855      	ldr	r0, [pc, #340]	@ (8002194 <HAL_ADC_ConfigChannel+0x98c>)
 800203e:	f7fe ffc1 	bl	8000fc4 <LL_ADC_IsEnabled>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	bf0c      	ite	eq
 8002048:	2301      	moveq	r3, #1
 800204a:	2300      	movne	r3, #0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d07d      	beq.n	800214e <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a50      	ldr	r2, [pc, #320]	@ (8002198 <HAL_ADC_ConfigChannel+0x990>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d130      	bne.n	80020be <HAL_ADC_ConfigChannel+0x8b6>
 800205c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800205e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d12b      	bne.n	80020be <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a4a      	ldr	r2, [pc, #296]	@ (8002194 <HAL_ADC_ConfigChannel+0x98c>)
 800206c:	4293      	cmp	r3, r2
 800206e:	f040 8081 	bne.w	8002174 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a45      	ldr	r2, [pc, #276]	@ (800218c <HAL_ADC_ConfigChannel+0x984>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d004      	beq.n	8002086 <HAL_ADC_ConfigChannel+0x87e>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a43      	ldr	r2, [pc, #268]	@ (8002190 <HAL_ADC_ConfigChannel+0x988>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d101      	bne.n	800208a <HAL_ADC_ConfigChannel+0x882>
 8002086:	4a45      	ldr	r2, [pc, #276]	@ (800219c <HAL_ADC_ConfigChannel+0x994>)
 8002088:	e000      	b.n	800208c <HAL_ADC_ConfigChannel+0x884>
 800208a:	4a3f      	ldr	r2, [pc, #252]	@ (8002188 <HAL_ADC_ConfigChannel+0x980>)
 800208c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800208e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002092:	4619      	mov	r1, r3
 8002094:	4610      	mov	r0, r2
 8002096:	f7fe fd20 	bl	8000ada <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800209a:	4b41      	ldr	r3, [pc, #260]	@ (80021a0 <HAL_ADC_ConfigChannel+0x998>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	099b      	lsrs	r3, r3, #6
 80020a0:	4a40      	ldr	r2, [pc, #256]	@ (80021a4 <HAL_ADC_ConfigChannel+0x99c>)
 80020a2:	fba2 2303 	umull	r2, r3, r2, r3
 80020a6:	099b      	lsrs	r3, r3, #6
 80020a8:	3301      	adds	r3, #1
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80020ae:	e002      	b.n	80020b6 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1f9      	bne.n	80020b0 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80020bc:	e05a      	b.n	8002174 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a39      	ldr	r2, [pc, #228]	@ (80021a8 <HAL_ADC_ConfigChannel+0x9a0>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d11e      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x8fe>
 80020c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d119      	bne.n	8002106 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a2f      	ldr	r2, [pc, #188]	@ (8002194 <HAL_ADC_ConfigChannel+0x98c>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d14b      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a2a      	ldr	r2, [pc, #168]	@ (800218c <HAL_ADC_ConfigChannel+0x984>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d004      	beq.n	80020f0 <HAL_ADC_ConfigChannel+0x8e8>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a29      	ldr	r2, [pc, #164]	@ (8002190 <HAL_ADC_ConfigChannel+0x988>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d101      	bne.n	80020f4 <HAL_ADC_ConfigChannel+0x8ec>
 80020f0:	4a2a      	ldr	r2, [pc, #168]	@ (800219c <HAL_ADC_ConfigChannel+0x994>)
 80020f2:	e000      	b.n	80020f6 <HAL_ADC_ConfigChannel+0x8ee>
 80020f4:	4a24      	ldr	r2, [pc, #144]	@ (8002188 <HAL_ADC_ConfigChannel+0x980>)
 80020f6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020fc:	4619      	mov	r1, r3
 80020fe:	4610      	mov	r0, r2
 8002100:	f7fe fceb 	bl	8000ada <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002104:	e036      	b.n	8002174 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a28      	ldr	r2, [pc, #160]	@ (80021ac <HAL_ADC_ConfigChannel+0x9a4>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d131      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x96c>
 8002110:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002112:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d12c      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4a1d      	ldr	r2, [pc, #116]	@ (8002194 <HAL_ADC_ConfigChannel+0x98c>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d127      	bne.n	8002174 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a18      	ldr	r2, [pc, #96]	@ (800218c <HAL_ADC_ConfigChannel+0x984>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d004      	beq.n	8002138 <HAL_ADC_ConfigChannel+0x930>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a17      	ldr	r2, [pc, #92]	@ (8002190 <HAL_ADC_ConfigChannel+0x988>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d101      	bne.n	800213c <HAL_ADC_ConfigChannel+0x934>
 8002138:	4a18      	ldr	r2, [pc, #96]	@ (800219c <HAL_ADC_ConfigChannel+0x994>)
 800213a:	e000      	b.n	800213e <HAL_ADC_ConfigChannel+0x936>
 800213c:	4a12      	ldr	r2, [pc, #72]	@ (8002188 <HAL_ADC_ConfigChannel+0x980>)
 800213e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002140:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002144:	4619      	mov	r1, r3
 8002146:	4610      	mov	r0, r2
 8002148:	f7fe fcc7 	bl	8000ada <LL_ADC_SetCommonPathInternalCh>
 800214c:	e012      	b.n	8002174 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002152:	f043 0220 	orr.w	r2, r3, #32
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8002160:	e008      	b.n	8002174 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002166:	f043 0220 	orr.w	r2, r3, #32
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800216e:	2301      	movs	r3, #1
 8002170:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800217c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8002180:	4618      	mov	r0, r3
 8002182:	3794      	adds	r7, #148	@ 0x94
 8002184:	46bd      	mov	sp, r7
 8002186:	bd90      	pop	{r4, r7, pc}
 8002188:	58026300 	.word	0x58026300
 800218c:	40022000 	.word	0x40022000
 8002190:	40022100 	.word	0x40022100
 8002194:	58026000 	.word	0x58026000
 8002198:	c7520000 	.word	0xc7520000
 800219c:	40022300 	.word	0x40022300
 80021a0:	24000000 	.word	0x24000000
 80021a4:	053e2d63 	.word	0x053e2d63
 80021a8:	c3210000 	.word	0xc3210000
 80021ac:	cb840000 	.word	0xcb840000

080021b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	f7fe ff01 	bl	8000fc4 <LL_ADC_IsEnabled>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d16e      	bne.n	80022a6 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	4b38      	ldr	r3, [pc, #224]	@ (80022b0 <ADC_Enable+0x100>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d00d      	beq.n	80021f2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021da:	f043 0210 	orr.w	r2, r3, #16
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021e6:	f043 0201 	orr.w	r2, r3, #1
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e05a      	b.n	80022a8 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe fed0 	bl	8000f9c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80021fc:	f7fe fc2a 	bl	8000a54 <HAL_GetTick>
 8002200:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a2b      	ldr	r2, [pc, #172]	@ (80022b4 <ADC_Enable+0x104>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d004      	beq.n	8002216 <ADC_Enable+0x66>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a29      	ldr	r2, [pc, #164]	@ (80022b8 <ADC_Enable+0x108>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d101      	bne.n	800221a <ADC_Enable+0x6a>
 8002216:	4b29      	ldr	r3, [pc, #164]	@ (80022bc <ADC_Enable+0x10c>)
 8002218:	e000      	b.n	800221c <ADC_Enable+0x6c>
 800221a:	4b29      	ldr	r3, [pc, #164]	@ (80022c0 <ADC_Enable+0x110>)
 800221c:	4618      	mov	r0, r3
 800221e:	f7fe fe53 	bl	8000ec8 <LL_ADC_GetMultimode>
 8002222:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a23      	ldr	r2, [pc, #140]	@ (80022b8 <ADC_Enable+0x108>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d002      	beq.n	8002234 <ADC_Enable+0x84>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	e000      	b.n	8002236 <ADC_Enable+0x86>
 8002234:	4b1f      	ldr	r3, [pc, #124]	@ (80022b4 <ADC_Enable+0x104>)
 8002236:	687a      	ldr	r2, [r7, #4]
 8002238:	6812      	ldr	r2, [r2, #0]
 800223a:	4293      	cmp	r3, r2
 800223c:	d02c      	beq.n	8002298 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d130      	bne.n	80022a6 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002244:	e028      	b.n	8002298 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	f7fe feba 	bl	8000fc4 <LL_ADC_IsEnabled>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d104      	bne.n	8002260 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe fe9e 	bl	8000f9c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002260:	f7fe fbf8 	bl	8000a54 <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b02      	cmp	r3, #2
 800226c:	d914      	bls.n	8002298 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	2b01      	cmp	r3, #1
 800227a:	d00d      	beq.n	8002298 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002280:	f043 0210 	orr.w	r2, r3, #16
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800228c:	f043 0201 	orr.w	r2, r3, #1
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e007      	b.n	80022a8 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d1cf      	bne.n	8002246 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3710      	adds	r7, #16
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	8000003f 	.word	0x8000003f
 80022b4:	40022000 	.word	0x40022000
 80022b8:	40022100 	.word	0x40022100
 80022bc:	40022300 	.word	0x40022300
 80022c0:	58026300 	.word	0x58026300

080022c4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b084      	sub	sp, #16
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a6c      	ldr	r2, [pc, #432]	@ (8002484 <ADC_ConfigureBoostMode+0x1c0>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d004      	beq.n	80022e0 <ADC_ConfigureBoostMode+0x1c>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a6b      	ldr	r2, [pc, #428]	@ (8002488 <ADC_ConfigureBoostMode+0x1c4>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d109      	bne.n	80022f4 <ADC_ConfigureBoostMode+0x30>
 80022e0:	4b6a      	ldr	r3, [pc, #424]	@ (800248c <ADC_ConfigureBoostMode+0x1c8>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	bf14      	ite	ne
 80022ec:	2301      	movne	r3, #1
 80022ee:	2300      	moveq	r3, #0
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	e008      	b.n	8002306 <ADC_ConfigureBoostMode+0x42>
 80022f4:	4b66      	ldr	r3, [pc, #408]	@ (8002490 <ADC_ConfigureBoostMode+0x1cc>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	bf14      	ite	ne
 8002300:	2301      	movne	r3, #1
 8002302:	2300      	moveq	r3, #0
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b00      	cmp	r3, #0
 8002308:	d01c      	beq.n	8002344 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800230a:	f001 fc33 	bl	8003b74 <HAL_RCC_GetHCLKFreq>
 800230e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002318:	d010      	beq.n	800233c <ADC_ConfigureBoostMode+0x78>
 800231a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800231e:	d873      	bhi.n	8002408 <ADC_ConfigureBoostMode+0x144>
 8002320:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002324:	d002      	beq.n	800232c <ADC_ConfigureBoostMode+0x68>
 8002326:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800232a:	d16d      	bne.n	8002408 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	0c1b      	lsrs	r3, r3, #16
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	fbb2 f3f3 	udiv	r3, r2, r3
 8002338:	60fb      	str	r3, [r7, #12]
        break;
 800233a:	e068      	b.n	800240e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	089b      	lsrs	r3, r3, #2
 8002340:	60fb      	str	r3, [r7, #12]
        break;
 8002342:	e064      	b.n	800240e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002344:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002348:	f04f 0100 	mov.w	r1, #0
 800234c:	f002 fdf8 	bl	8004f40 <HAL_RCCEx_GetPeriphCLKFreq>
 8002350:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800235a:	d051      	beq.n	8002400 <ADC_ConfigureBoostMode+0x13c>
 800235c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002360:	d854      	bhi.n	800240c <ADC_ConfigureBoostMode+0x148>
 8002362:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002366:	d047      	beq.n	80023f8 <ADC_ConfigureBoostMode+0x134>
 8002368:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800236c:	d84e      	bhi.n	800240c <ADC_ConfigureBoostMode+0x148>
 800236e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002372:	d03d      	beq.n	80023f0 <ADC_ConfigureBoostMode+0x12c>
 8002374:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002378:	d848      	bhi.n	800240c <ADC_ConfigureBoostMode+0x148>
 800237a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800237e:	d033      	beq.n	80023e8 <ADC_ConfigureBoostMode+0x124>
 8002380:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002384:	d842      	bhi.n	800240c <ADC_ConfigureBoostMode+0x148>
 8002386:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800238a:	d029      	beq.n	80023e0 <ADC_ConfigureBoostMode+0x11c>
 800238c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002390:	d83c      	bhi.n	800240c <ADC_ConfigureBoostMode+0x148>
 8002392:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002396:	d01a      	beq.n	80023ce <ADC_ConfigureBoostMode+0x10a>
 8002398:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800239c:	d836      	bhi.n	800240c <ADC_ConfigureBoostMode+0x148>
 800239e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80023a2:	d014      	beq.n	80023ce <ADC_ConfigureBoostMode+0x10a>
 80023a4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80023a8:	d830      	bhi.n	800240c <ADC_ConfigureBoostMode+0x148>
 80023aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023ae:	d00e      	beq.n	80023ce <ADC_ConfigureBoostMode+0x10a>
 80023b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023b4:	d82a      	bhi.n	800240c <ADC_ConfigureBoostMode+0x148>
 80023b6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80023ba:	d008      	beq.n	80023ce <ADC_ConfigureBoostMode+0x10a>
 80023bc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80023c0:	d824      	bhi.n	800240c <ADC_ConfigureBoostMode+0x148>
 80023c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80023c6:	d002      	beq.n	80023ce <ADC_ConfigureBoostMode+0x10a>
 80023c8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80023cc:	d11e      	bne.n	800240c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	0c9b      	lsrs	r3, r3, #18
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	68fa      	ldr	r2, [r7, #12]
 80023d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023dc:	60fb      	str	r3, [r7, #12]
        break;
 80023de:	e016      	b.n	800240e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	091b      	lsrs	r3, r3, #4
 80023e4:	60fb      	str	r3, [r7, #12]
        break;
 80023e6:	e012      	b.n	800240e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	095b      	lsrs	r3, r3, #5
 80023ec:	60fb      	str	r3, [r7, #12]
        break;
 80023ee:	e00e      	b.n	800240e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	099b      	lsrs	r3, r3, #6
 80023f4:	60fb      	str	r3, [r7, #12]
        break;
 80023f6:	e00a      	b.n	800240e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	09db      	lsrs	r3, r3, #7
 80023fc:	60fb      	str	r3, [r7, #12]
        break;
 80023fe:	e006      	b.n	800240e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	0a1b      	lsrs	r3, r3, #8
 8002404:	60fb      	str	r3, [r7, #12]
        break;
 8002406:	e002      	b.n	800240e <ADC_ConfigureBoostMode+0x14a>
        break;
 8002408:	bf00      	nop
 800240a:	e000      	b.n	800240e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800240c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	085b      	lsrs	r3, r3, #1
 8002412:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	4a1f      	ldr	r2, [pc, #124]	@ (8002494 <ADC_ConfigureBoostMode+0x1d0>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d808      	bhi.n	800242e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800242a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800242c:	e025      	b.n	800247a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	4a19      	ldr	r2, [pc, #100]	@ (8002498 <ADC_ConfigureBoostMode+0x1d4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d80a      	bhi.n	800244c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002448:	609a      	str	r2, [r3, #8]
}
 800244a:	e016      	b.n	800247a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	4a13      	ldr	r2, [pc, #76]	@ (800249c <ADC_ConfigureBoostMode+0x1d8>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d80a      	bhi.n	800246a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002466:	609a      	str	r2, [r3, #8]
}
 8002468:	e007      	b.n	800247a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	689a      	ldr	r2, [r3, #8]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002478:	609a      	str	r2, [r3, #8]
}
 800247a:	bf00      	nop
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	40022000 	.word	0x40022000
 8002488:	40022100 	.word	0x40022100
 800248c:	40022300 	.word	0x40022300
 8002490:	58026300 	.word	0x58026300
 8002494:	005f5e10 	.word	0x005f5e10
 8002498:	00bebc20 	.word	0x00bebc20
 800249c:	017d7840 	.word	0x017d7840

080024a0 <LL_ADC_IsEnabled>:
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	f003 0301 	and.w	r3, r3, #1
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d101      	bne.n	80024b8 <LL_ADC_IsEnabled+0x18>
 80024b4:	2301      	movs	r3, #1
 80024b6:	e000      	b.n	80024ba <LL_ADC_IsEnabled+0x1a>
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <LL_ADC_REG_IsConversionOngoing>:
{
 80024c6:	b480      	push	{r7}
 80024c8:	b083      	sub	sp, #12
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f003 0304 	and.w	r3, r3, #4
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	d101      	bne.n	80024de <LL_ADC_REG_IsConversionOngoing+0x18>
 80024da:	2301      	movs	r3, #1
 80024dc:	e000      	b.n	80024e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024de:	2300      	movs	r3, #0
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	370c      	adds	r7, #12
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80024ec:	b590      	push	{r4, r7, lr}
 80024ee:	b0a3      	sub	sp, #140	@ 0x8c
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024f6:	2300      	movs	r3, #0
 80024f8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002502:	2b01      	cmp	r3, #1
 8002504:	d101      	bne.n	800250a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002506:	2302      	movs	r3, #2
 8002508:	e0c1      	b.n	800268e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2201      	movs	r2, #1
 800250e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002512:	2300      	movs	r3, #0
 8002514:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002516:	2300      	movs	r3, #0
 8002518:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a5e      	ldr	r2, [pc, #376]	@ (8002698 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d102      	bne.n	800252a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002524:	4b5d      	ldr	r3, [pc, #372]	@ (800269c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	e001      	b.n	800252e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800252a:	2300      	movs	r3, #0
 800252c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d10b      	bne.n	800254c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002538:	f043 0220 	orr.w	r2, r3, #32
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e0a0      	b.n	800268e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff ffb9 	bl	80024c6 <LL_ADC_REG_IsConversionOngoing>
 8002554:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff ffb2 	bl	80024c6 <LL_ADC_REG_IsConversionOngoing>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	f040 8081 	bne.w	800266c <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800256a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800256e:	2b00      	cmp	r3, #0
 8002570:	d17c      	bne.n	800266c <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a48      	ldr	r2, [pc, #288]	@ (8002698 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d004      	beq.n	8002586 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a46      	ldr	r2, [pc, #280]	@ (800269c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d101      	bne.n	800258a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8002586:	4b46      	ldr	r3, [pc, #280]	@ (80026a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002588:	e000      	b.n	800258c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800258a:	4b46      	ldr	r3, [pc, #280]	@ (80026a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800258c:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d039      	beq.n	800260a <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002596:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	431a      	orrs	r2, r3
 80025a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025a6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a3a      	ldr	r2, [pc, #232]	@ (8002698 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d004      	beq.n	80025bc <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a39      	ldr	r2, [pc, #228]	@ (800269c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d10e      	bne.n	80025da <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80025bc:	4836      	ldr	r0, [pc, #216]	@ (8002698 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80025be:	f7ff ff6f 	bl	80024a0 <LL_ADC_IsEnabled>
 80025c2:	4604      	mov	r4, r0
 80025c4:	4835      	ldr	r0, [pc, #212]	@ (800269c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80025c6:	f7ff ff6b 	bl	80024a0 <LL_ADC_IsEnabled>
 80025ca:	4603      	mov	r3, r0
 80025cc:	4323      	orrs	r3, r4
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	bf0c      	ite	eq
 80025d2:	2301      	moveq	r3, #1
 80025d4:	2300      	movne	r3, #0
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	e008      	b.n	80025ec <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80025da:	4833      	ldr	r0, [pc, #204]	@ (80026a8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80025dc:	f7ff ff60 	bl	80024a0 <LL_ADC_IsEnabled>
 80025e0:	4603      	mov	r3, r0
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	bf0c      	ite	eq
 80025e6:	2301      	moveq	r3, #1
 80025e8:	2300      	movne	r3, #0
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d047      	beq.n	8002680 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80025f0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	4b2d      	ldr	r3, [pc, #180]	@ (80026ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80025f6:	4013      	ands	r3, r2
 80025f8:	683a      	ldr	r2, [r7, #0]
 80025fa:	6811      	ldr	r1, [r2, #0]
 80025fc:	683a      	ldr	r2, [r7, #0]
 80025fe:	6892      	ldr	r2, [r2, #8]
 8002600:	430a      	orrs	r2, r1
 8002602:	431a      	orrs	r2, r3
 8002604:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002606:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002608:	e03a      	b.n	8002680 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800260a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002612:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002614:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a1f      	ldr	r2, [pc, #124]	@ (8002698 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d004      	beq.n	800262a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a1d      	ldr	r2, [pc, #116]	@ (800269c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d10e      	bne.n	8002648 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 800262a:	481b      	ldr	r0, [pc, #108]	@ (8002698 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800262c:	f7ff ff38 	bl	80024a0 <LL_ADC_IsEnabled>
 8002630:	4604      	mov	r4, r0
 8002632:	481a      	ldr	r0, [pc, #104]	@ (800269c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002634:	f7ff ff34 	bl	80024a0 <LL_ADC_IsEnabled>
 8002638:	4603      	mov	r3, r0
 800263a:	4323      	orrs	r3, r4
 800263c:	2b00      	cmp	r3, #0
 800263e:	bf0c      	ite	eq
 8002640:	2301      	moveq	r3, #1
 8002642:	2300      	movne	r3, #0
 8002644:	b2db      	uxtb	r3, r3
 8002646:	e008      	b.n	800265a <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8002648:	4817      	ldr	r0, [pc, #92]	@ (80026a8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 800264a:	f7ff ff29 	bl	80024a0 <LL_ADC_IsEnabled>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	bf0c      	ite	eq
 8002654:	2301      	moveq	r3, #1
 8002656:	2300      	movne	r3, #0
 8002658:	b2db      	uxtb	r3, r3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d010      	beq.n	8002680 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800265e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	4b12      	ldr	r3, [pc, #72]	@ (80026ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002664:	4013      	ands	r3, r2
 8002666:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8002668:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800266a:	e009      	b.n	8002680 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002670:	f043 0220 	orr.w	r2, r3, #32
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800267e:	e000      	b.n	8002682 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002680:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800268a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800268e:	4618      	mov	r0, r3
 8002690:	378c      	adds	r7, #140	@ 0x8c
 8002692:	46bd      	mov	sp, r7
 8002694:	bd90      	pop	{r4, r7, pc}
 8002696:	bf00      	nop
 8002698:	40022000 	.word	0x40022000
 800269c:	40022100 	.word	0x40022100
 80026a0:	40022300 	.word	0x40022300
 80026a4:	58026300 	.word	0x58026300
 80026a8:	58026000 	.word	0x58026000
 80026ac:	fffff0e0 	.word	0xfffff0e0

080026b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026c0:	4b0b      	ldr	r3, [pc, #44]	@ (80026f0 <__NVIC_SetPriorityGrouping+0x40>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026c6:	68ba      	ldr	r2, [r7, #8]
 80026c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026cc:	4013      	ands	r3, r2
 80026ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80026d8:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <__NVIC_SetPriorityGrouping+0x44>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026de:	4a04      	ldr	r2, [pc, #16]	@ (80026f0 <__NVIC_SetPriorityGrouping+0x40>)
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	60d3      	str	r3, [r2, #12]
}
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	e000ed00 	.word	0xe000ed00
 80026f4:	05fa0000 	.word	0x05fa0000

080026f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026fc:	4b04      	ldr	r3, [pc, #16]	@ (8002710 <__NVIC_GetPriorityGrouping+0x18>)
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	0a1b      	lsrs	r3, r3, #8
 8002702:	f003 0307 	and.w	r3, r3, #7
}
 8002706:	4618      	mov	r0, r3
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	6039      	str	r1, [r7, #0]
 800271e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002720:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002724:	2b00      	cmp	r3, #0
 8002726:	db0a      	blt.n	800273e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	b2da      	uxtb	r2, r3
 800272c:	490c      	ldr	r1, [pc, #48]	@ (8002760 <__NVIC_SetPriority+0x4c>)
 800272e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002732:	0112      	lsls	r2, r2, #4
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	440b      	add	r3, r1
 8002738:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800273c:	e00a      	b.n	8002754 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	b2da      	uxtb	r2, r3
 8002742:	4908      	ldr	r1, [pc, #32]	@ (8002764 <__NVIC_SetPriority+0x50>)
 8002744:	88fb      	ldrh	r3, [r7, #6]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	3b04      	subs	r3, #4
 800274c:	0112      	lsls	r2, r2, #4
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	440b      	add	r3, r1
 8002752:	761a      	strb	r2, [r3, #24]
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr
 8002760:	e000e100 	.word	0xe000e100
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002768:	b480      	push	{r7}
 800276a:	b089      	sub	sp, #36	@ 0x24
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	f1c3 0307 	rsb	r3, r3, #7
 8002782:	2b04      	cmp	r3, #4
 8002784:	bf28      	it	cs
 8002786:	2304      	movcs	r3, #4
 8002788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	3304      	adds	r3, #4
 800278e:	2b06      	cmp	r3, #6
 8002790:	d902      	bls.n	8002798 <NVIC_EncodePriority+0x30>
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	3b03      	subs	r3, #3
 8002796:	e000      	b.n	800279a <NVIC_EncodePriority+0x32>
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800279c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43da      	mvns	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	401a      	ands	r2, r3
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	fa01 f303 	lsl.w	r3, r1, r3
 80027ba:	43d9      	mvns	r1, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c0:	4313      	orrs	r3, r2
         );
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3724      	adds	r7, #36	@ 0x24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
	...

080027d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3b01      	subs	r3, #1
 80027dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027e0:	d301      	bcc.n	80027e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027e2:	2301      	movs	r3, #1
 80027e4:	e00f      	b.n	8002806 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002810 <SysTick_Config+0x40>)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3b01      	subs	r3, #1
 80027ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ee:	210f      	movs	r1, #15
 80027f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80027f4:	f7ff ff8e 	bl	8002714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f8:	4b05      	ldr	r3, [pc, #20]	@ (8002810 <SysTick_Config+0x40>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027fe:	4b04      	ldr	r3, [pc, #16]	@ (8002810 <SysTick_Config+0x40>)
 8002800:	2207      	movs	r2, #7
 8002802:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	e000e010 	.word	0xe000e010

08002814 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f7ff ff47 	bl	80026b0 <__NVIC_SetPriorityGrouping>
}
 8002822:	bf00      	nop
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}

0800282a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b086      	sub	sp, #24
 800282e:	af00      	add	r7, sp, #0
 8002830:	4603      	mov	r3, r0
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
 8002836:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002838:	f7ff ff5e 	bl	80026f8 <__NVIC_GetPriorityGrouping>
 800283c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	68b9      	ldr	r1, [r7, #8]
 8002842:	6978      	ldr	r0, [r7, #20]
 8002844:	f7ff ff90 	bl	8002768 <NVIC_EncodePriority>
 8002848:	4602      	mov	r2, r0
 800284a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800284e:	4611      	mov	r1, r2
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff ff5f 	bl	8002714 <__NVIC_SetPriority>
}
 8002856:	bf00      	nop
 8002858:	3718      	adds	r7, #24
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b082      	sub	sp, #8
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f7ff ffb2 	bl	80027d0 <SysTick_Config>
 800286c:	4603      	mov	r3, r0
}
 800286e:	4618      	mov	r0, r3
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
	...

08002878 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800287c:	f3bf 8f5f 	dmb	sy
}
 8002880:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002882:	4b07      	ldr	r3, [pc, #28]	@ (80028a0 <HAL_MPU_Disable+0x28>)
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002886:	4a06      	ldr	r2, [pc, #24]	@ (80028a0 <HAL_MPU_Disable+0x28>)
 8002888:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800288c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800288e:	4b05      	ldr	r3, [pc, #20]	@ (80028a4 <HAL_MPU_Disable+0x2c>)
 8002890:	2200      	movs	r2, #0
 8002892:	605a      	str	r2, [r3, #4]
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	e000ed00 	.word	0xe000ed00
 80028a4:	e000ed90 	.word	0xe000ed90

080028a8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80028b0:	4a0b      	ldr	r2, [pc, #44]	@ (80028e0 <HAL_MPU_Enable+0x38>)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80028ba:	4b0a      	ldr	r3, [pc, #40]	@ (80028e4 <HAL_MPU_Enable+0x3c>)
 80028bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028be:	4a09      	ldr	r2, [pc, #36]	@ (80028e4 <HAL_MPU_Enable+0x3c>)
 80028c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028c4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80028c6:	f3bf 8f4f 	dsb	sy
}
 80028ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80028cc:	f3bf 8f6f 	isb	sy
}
 80028d0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80028d2:	bf00      	nop
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	e000ed90 	.word	0xe000ed90
 80028e4:	e000ed00 	.word	0xe000ed00

080028e8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b083      	sub	sp, #12
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	785a      	ldrb	r2, [r3, #1]
 80028f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002964 <HAL_MPU_ConfigRegion+0x7c>)
 80028f6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80028f8:	4b1a      	ldr	r3, [pc, #104]	@ (8002964 <HAL_MPU_ConfigRegion+0x7c>)
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	4a19      	ldr	r2, [pc, #100]	@ (8002964 <HAL_MPU_ConfigRegion+0x7c>)
 80028fe:	f023 0301 	bic.w	r3, r3, #1
 8002902:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002904:	4a17      	ldr	r2, [pc, #92]	@ (8002964 <HAL_MPU_ConfigRegion+0x7c>)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	7b1b      	ldrb	r3, [r3, #12]
 8002910:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	7adb      	ldrb	r3, [r3, #11]
 8002916:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002918:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	7a9b      	ldrb	r3, [r3, #10]
 800291e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002920:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	7b5b      	ldrb	r3, [r3, #13]
 8002926:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002928:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	7b9b      	ldrb	r3, [r3, #14]
 800292e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002930:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	7bdb      	ldrb	r3, [r3, #15]
 8002936:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002938:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7a5b      	ldrb	r3, [r3, #9]
 800293e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002940:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	7a1b      	ldrb	r3, [r3, #8]
 8002946:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002948:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	7812      	ldrb	r2, [r2, #0]
 800294e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002950:	4a04      	ldr	r2, [pc, #16]	@ (8002964 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002952:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002954:	6113      	str	r3, [r2, #16]
}
 8002956:	bf00      	nop
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	e000ed90 	.word	0xe000ed90

08002968 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002968:	b480      	push	{r7}
 800296a:	b089      	sub	sp, #36	@ 0x24
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002972:	2300      	movs	r3, #0
 8002974:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002976:	4b86      	ldr	r3, [pc, #536]	@ (8002b90 <HAL_GPIO_Init+0x228>)
 8002978:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800297a:	e18c      	b.n	8002c96 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	2101      	movs	r1, #1
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	fa01 f303 	lsl.w	r3, r1, r3
 8002988:	4013      	ands	r3, r2
 800298a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	2b00      	cmp	r3, #0
 8002990:	f000 817e 	beq.w	8002c90 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f003 0303 	and.w	r3, r3, #3
 800299c:	2b01      	cmp	r3, #1
 800299e:	d005      	beq.n	80029ac <HAL_GPIO_Init+0x44>
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f003 0303 	and.w	r3, r3, #3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d130      	bne.n	8002a0e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	2203      	movs	r2, #3
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	4013      	ands	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	68da      	ldr	r2, [r3, #12]
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029e2:	2201      	movs	r2, #1
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ea:	43db      	mvns	r3, r3
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	4013      	ands	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	091b      	lsrs	r3, r3, #4
 80029f8:	f003 0201 	and.w	r2, r3, #1
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f003 0303 	and.w	r3, r3, #3
 8002a16:	2b03      	cmp	r3, #3
 8002a18:	d017      	beq.n	8002a4a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	005b      	lsls	r3, r3, #1
 8002a24:	2203      	movs	r2, #3
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d123      	bne.n	8002a9e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	08da      	lsrs	r2, r3, #3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	3208      	adds	r2, #8
 8002a5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	f003 0307 	and.w	r3, r3, #7
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	220f      	movs	r2, #15
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	43db      	mvns	r3, r3
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	4013      	ands	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	691a      	ldr	r2, [r3, #16]
 8002a7e:	69fb      	ldr	r3, [r7, #28]
 8002a80:	f003 0307 	and.w	r3, r3, #7
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	08da      	lsrs	r2, r3, #3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3208      	adds	r2, #8
 8002a98:	69b9      	ldr	r1, [r7, #24]
 8002a9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	2203      	movs	r2, #3
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f003 0203 	and.w	r2, r3, #3
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	f000 80d8 	beq.w	8002c90 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ae0:	4b2c      	ldr	r3, [pc, #176]	@ (8002b94 <HAL_GPIO_Init+0x22c>)
 8002ae2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002ae6:	4a2b      	ldr	r2, [pc, #172]	@ (8002b94 <HAL_GPIO_Init+0x22c>)
 8002ae8:	f043 0302 	orr.w	r3, r3, #2
 8002aec:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002af0:	4b28      	ldr	r3, [pc, #160]	@ (8002b94 <HAL_GPIO_Init+0x22c>)
 8002af2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	60fb      	str	r3, [r7, #12]
 8002afc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002afe:	4a26      	ldr	r2, [pc, #152]	@ (8002b98 <HAL_GPIO_Init+0x230>)
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	089b      	lsrs	r3, r3, #2
 8002b04:	3302      	adds	r3, #2
 8002b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	220f      	movs	r2, #15
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a1d      	ldr	r2, [pc, #116]	@ (8002b9c <HAL_GPIO_Init+0x234>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d04a      	beq.n	8002bc0 <HAL_GPIO_Init+0x258>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a1c      	ldr	r2, [pc, #112]	@ (8002ba0 <HAL_GPIO_Init+0x238>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d02b      	beq.n	8002b8a <HAL_GPIO_Init+0x222>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a1b      	ldr	r2, [pc, #108]	@ (8002ba4 <HAL_GPIO_Init+0x23c>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d025      	beq.n	8002b86 <HAL_GPIO_Init+0x21e>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a1a      	ldr	r2, [pc, #104]	@ (8002ba8 <HAL_GPIO_Init+0x240>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d01f      	beq.n	8002b82 <HAL_GPIO_Init+0x21a>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a19      	ldr	r2, [pc, #100]	@ (8002bac <HAL_GPIO_Init+0x244>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d019      	beq.n	8002b7e <HAL_GPIO_Init+0x216>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4a18      	ldr	r2, [pc, #96]	@ (8002bb0 <HAL_GPIO_Init+0x248>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d013      	beq.n	8002b7a <HAL_GPIO_Init+0x212>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4a17      	ldr	r2, [pc, #92]	@ (8002bb4 <HAL_GPIO_Init+0x24c>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d00d      	beq.n	8002b76 <HAL_GPIO_Init+0x20e>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a16      	ldr	r2, [pc, #88]	@ (8002bb8 <HAL_GPIO_Init+0x250>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d007      	beq.n	8002b72 <HAL_GPIO_Init+0x20a>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a15      	ldr	r2, [pc, #84]	@ (8002bbc <HAL_GPIO_Init+0x254>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d101      	bne.n	8002b6e <HAL_GPIO_Init+0x206>
 8002b6a:	2309      	movs	r3, #9
 8002b6c:	e029      	b.n	8002bc2 <HAL_GPIO_Init+0x25a>
 8002b6e:	230a      	movs	r3, #10
 8002b70:	e027      	b.n	8002bc2 <HAL_GPIO_Init+0x25a>
 8002b72:	2307      	movs	r3, #7
 8002b74:	e025      	b.n	8002bc2 <HAL_GPIO_Init+0x25a>
 8002b76:	2306      	movs	r3, #6
 8002b78:	e023      	b.n	8002bc2 <HAL_GPIO_Init+0x25a>
 8002b7a:	2305      	movs	r3, #5
 8002b7c:	e021      	b.n	8002bc2 <HAL_GPIO_Init+0x25a>
 8002b7e:	2304      	movs	r3, #4
 8002b80:	e01f      	b.n	8002bc2 <HAL_GPIO_Init+0x25a>
 8002b82:	2303      	movs	r3, #3
 8002b84:	e01d      	b.n	8002bc2 <HAL_GPIO_Init+0x25a>
 8002b86:	2302      	movs	r3, #2
 8002b88:	e01b      	b.n	8002bc2 <HAL_GPIO_Init+0x25a>
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e019      	b.n	8002bc2 <HAL_GPIO_Init+0x25a>
 8002b8e:	bf00      	nop
 8002b90:	58000080 	.word	0x58000080
 8002b94:	58024400 	.word	0x58024400
 8002b98:	58000400 	.word	0x58000400
 8002b9c:	58020000 	.word	0x58020000
 8002ba0:	58020400 	.word	0x58020400
 8002ba4:	58020800 	.word	0x58020800
 8002ba8:	58020c00 	.word	0x58020c00
 8002bac:	58021000 	.word	0x58021000
 8002bb0:	58021400 	.word	0x58021400
 8002bb4:	58021800 	.word	0x58021800
 8002bb8:	58021c00 	.word	0x58021c00
 8002bbc:	58022400 	.word	0x58022400
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	69fa      	ldr	r2, [r7, #28]
 8002bc4:	f002 0203 	and.w	r2, r2, #3
 8002bc8:	0092      	lsls	r2, r2, #2
 8002bca:	4093      	lsls	r3, r2
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bd2:	4938      	ldr	r1, [pc, #224]	@ (8002cb4 <HAL_GPIO_Init+0x34c>)
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	089b      	lsrs	r3, r3, #2
 8002bd8:	3302      	adds	r3, #2
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002be0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	43db      	mvns	r3, r3
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002c06:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002c0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d003      	beq.n	8002c34 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8002c2c:	69ba      	ldr	r2, [r7, #24]
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002c34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	43db      	mvns	r3, r3
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	4013      	ands	r3, r2
 8002c4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d003      	beq.n	8002c60 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8002c58:	69ba      	ldr	r2, [r7, #24]
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	4013      	ands	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d003      	beq.n	8002c8a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	3301      	adds	r3, #1
 8002c94:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f47f ae6b 	bne.w	800297c <HAL_GPIO_Init+0x14>
  }
}
 8002ca6:	bf00      	nop
 8002ca8:	bf00      	nop
 8002caa:	3724      	adds	r7, #36	@ 0x24
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr
 8002cb4:	58000400 	.word	0x58000400

08002cb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	807b      	strh	r3, [r7, #2]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002cc8:	787b      	ldrb	r3, [r7, #1]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d003      	beq.n	8002cd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cce:	887a      	ldrh	r2, [r7, #2]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002cd4:	e003      	b.n	8002cde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002cd6:	887b      	ldrh	r3, [r7, #2]
 8002cd8:	041a      	lsls	r2, r3, #16
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	619a      	str	r2, [r3, #24]
}
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
	...

08002cec <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002cf4:	4b19      	ldr	r3, [pc, #100]	@ (8002d5c <HAL_PWREx_ConfigSupply+0x70>)
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	2b04      	cmp	r3, #4
 8002cfe:	d00a      	beq.n	8002d16 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002d00:	4b16      	ldr	r3, [pc, #88]	@ (8002d5c <HAL_PWREx_ConfigSupply+0x70>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	687a      	ldr	r2, [r7, #4]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d001      	beq.n	8002d12 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e01f      	b.n	8002d52 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002d12:	2300      	movs	r3, #0
 8002d14:	e01d      	b.n	8002d52 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002d16:	4b11      	ldr	r3, [pc, #68]	@ (8002d5c <HAL_PWREx_ConfigSupply+0x70>)
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	f023 0207 	bic.w	r2, r3, #7
 8002d1e:	490f      	ldr	r1, [pc, #60]	@ (8002d5c <HAL_PWREx_ConfigSupply+0x70>)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002d26:	f7fd fe95 	bl	8000a54 <HAL_GetTick>
 8002d2a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002d2c:	e009      	b.n	8002d42 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002d2e:	f7fd fe91 	bl	8000a54 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d3c:	d901      	bls.n	8002d42 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e007      	b.n	8002d52 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002d42:	4b06      	ldr	r3, [pc, #24]	@ (8002d5c <HAL_PWREx_ConfigSupply+0x70>)
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d4e:	d1ee      	bne.n	8002d2e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	58024800 	.word	0x58024800

08002d60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b08c      	sub	sp, #48	@ 0x30
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d101      	bne.n	8002d72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e3c8      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f000 8087 	beq.w	8002e8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d80:	4b88      	ldr	r3, [pc, #544]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002d82:	691b      	ldr	r3, [r3, #16]
 8002d84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d8a:	4b86      	ldr	r3, [pc, #536]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d92:	2b10      	cmp	r3, #16
 8002d94:	d007      	beq.n	8002da6 <HAL_RCC_OscConfig+0x46>
 8002d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d98:	2b18      	cmp	r3, #24
 8002d9a:	d110      	bne.n	8002dbe <HAL_RCC_OscConfig+0x5e>
 8002d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d9e:	f003 0303 	and.w	r3, r3, #3
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d10b      	bne.n	8002dbe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da6:	4b7f      	ldr	r3, [pc, #508]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d06c      	beq.n	8002e8c <HAL_RCC_OscConfig+0x12c>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d168      	bne.n	8002e8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e3a2      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dc6:	d106      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x76>
 8002dc8:	4b76      	ldr	r3, [pc, #472]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a75      	ldr	r2, [pc, #468]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002dce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dd2:	6013      	str	r3, [r2, #0]
 8002dd4:	e02e      	b.n	8002e34 <HAL_RCC_OscConfig+0xd4>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10c      	bne.n	8002df8 <HAL_RCC_OscConfig+0x98>
 8002dde:	4b71      	ldr	r3, [pc, #452]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a70      	ldr	r2, [pc, #448]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002de4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002de8:	6013      	str	r3, [r2, #0]
 8002dea:	4b6e      	ldr	r3, [pc, #440]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a6d      	ldr	r2, [pc, #436]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002df0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002df4:	6013      	str	r3, [r2, #0]
 8002df6:	e01d      	b.n	8002e34 <HAL_RCC_OscConfig+0xd4>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e00:	d10c      	bne.n	8002e1c <HAL_RCC_OscConfig+0xbc>
 8002e02:	4b68      	ldr	r3, [pc, #416]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a67      	ldr	r2, [pc, #412]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e0c:	6013      	str	r3, [r2, #0]
 8002e0e:	4b65      	ldr	r3, [pc, #404]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a64      	ldr	r2, [pc, #400]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e18:	6013      	str	r3, [r2, #0]
 8002e1a:	e00b      	b.n	8002e34 <HAL_RCC_OscConfig+0xd4>
 8002e1c:	4b61      	ldr	r3, [pc, #388]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a60      	ldr	r2, [pc, #384]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e26:	6013      	str	r3, [r2, #0]
 8002e28:	4b5e      	ldr	r3, [pc, #376]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a5d      	ldr	r2, [pc, #372]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d013      	beq.n	8002e64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3c:	f7fd fe0a 	bl	8000a54 <HAL_GetTick>
 8002e40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e42:	e008      	b.n	8002e56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e44:	f7fd fe06 	bl	8000a54 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	2b64      	cmp	r3, #100	@ 0x64
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e356      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e56:	4b53      	ldr	r3, [pc, #332]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d0f0      	beq.n	8002e44 <HAL_RCC_OscConfig+0xe4>
 8002e62:	e014      	b.n	8002e8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e64:	f7fd fdf6 	bl	8000a54 <HAL_GetTick>
 8002e68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e6c:	f7fd fdf2 	bl	8000a54 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b64      	cmp	r3, #100	@ 0x64
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e342      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e7e:	4b49      	ldr	r3, [pc, #292]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d1f0      	bne.n	8002e6c <HAL_RCC_OscConfig+0x10c>
 8002e8a:	e000      	b.n	8002e8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	f000 808c 	beq.w	8002fb4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e9c:	4b41      	ldr	r3, [pc, #260]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ea4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ea6:	4b3f      	ldr	r3, [pc, #252]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eaa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002eac:	6a3b      	ldr	r3, [r7, #32]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d007      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x162>
 8002eb2:	6a3b      	ldr	r3, [r7, #32]
 8002eb4:	2b18      	cmp	r3, #24
 8002eb6:	d137      	bne.n	8002f28 <HAL_RCC_OscConfig+0x1c8>
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f003 0303 	and.w	r3, r3, #3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d132      	bne.n	8002f28 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ec2:	4b38      	ldr	r3, [pc, #224]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0304 	and.w	r3, r3, #4
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d005      	beq.n	8002eda <HAL_RCC_OscConfig+0x17a>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d101      	bne.n	8002eda <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e314      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002eda:	4b32      	ldr	r3, [pc, #200]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f023 0219 	bic.w	r2, r3, #25
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	492f      	ldr	r1, [pc, #188]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eec:	f7fd fdb2 	bl	8000a54 <HAL_GetTick>
 8002ef0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ef4:	f7fd fdae 	bl	8000a54 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e2fe      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f06:	4b27      	ldr	r3, [pc, #156]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0304 	and.w	r3, r3, #4
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0f0      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f12:	4b24      	ldr	r3, [pc, #144]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	061b      	lsls	r3, r3, #24
 8002f20:	4920      	ldr	r1, [pc, #128]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f26:	e045      	b.n	8002fb4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d026      	beq.n	8002f7e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002f30:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f023 0219 	bic.w	r2, r3, #25
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	4919      	ldr	r1, [pc, #100]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f42:	f7fd fd87 	bl	8000a54 <HAL_GetTick>
 8002f46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f48:	e008      	b.n	8002f5c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f4a:	f7fd fd83 	bl	8000a54 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e2d3      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f5c:	4b11      	ldr	r3, [pc, #68]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0304 	and.w	r3, r3, #4
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0f0      	beq.n	8002f4a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f68:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	061b      	lsls	r3, r3, #24
 8002f76:	490b      	ldr	r1, [pc, #44]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	604b      	str	r3, [r1, #4]
 8002f7c:	e01a      	b.n	8002fb4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f7e:	4b09      	ldr	r3, [pc, #36]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a08      	ldr	r2, [pc, #32]	@ (8002fa4 <HAL_RCC_OscConfig+0x244>)
 8002f84:	f023 0301 	bic.w	r3, r3, #1
 8002f88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8a:	f7fd fd63 	bl	8000a54 <HAL_GetTick>
 8002f8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f90:	e00a      	b.n	8002fa8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f92:	f7fd fd5f 	bl	8000a54 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d903      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e2af      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
 8002fa4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002fa8:	4b96      	ldr	r3, [pc, #600]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0304 	and.w	r3, r3, #4
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1ee      	bne.n	8002f92 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0310 	and.w	r3, r3, #16
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d06a      	beq.n	8003096 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fc0:	4b90      	ldr	r3, [pc, #576]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8002fc2:	691b      	ldr	r3, [r3, #16]
 8002fc4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002fc8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002fca:	4b8e      	ldr	r3, [pc, #568]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8002fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fce:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	2b08      	cmp	r3, #8
 8002fd4:	d007      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x286>
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	2b18      	cmp	r3, #24
 8002fda:	d11b      	bne.n	8003014 <HAL_RCC_OscConfig+0x2b4>
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	f003 0303 	and.w	r3, r3, #3
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d116      	bne.n	8003014 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002fe6:	4b87      	ldr	r3, [pc, #540]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d005      	beq.n	8002ffe <HAL_RCC_OscConfig+0x29e>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	2b80      	cmp	r3, #128	@ 0x80
 8002ff8:	d001      	beq.n	8002ffe <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e282      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ffe:	4b81      	ldr	r3, [pc, #516]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a1b      	ldr	r3, [r3, #32]
 800300a:	061b      	lsls	r3, r3, #24
 800300c:	497d      	ldr	r1, [pc, #500]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 800300e:	4313      	orrs	r3, r2
 8003010:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003012:	e040      	b.n	8003096 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	69db      	ldr	r3, [r3, #28]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d023      	beq.n	8003064 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800301c:	4b79      	ldr	r3, [pc, #484]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a78      	ldr	r2, [pc, #480]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8003022:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003026:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003028:	f7fd fd14 	bl	8000a54 <HAL_GetTick>
 800302c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003030:	f7fd fd10 	bl	8000a54 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e260      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003042:	4b70      	ldr	r3, [pc, #448]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800304a:	2b00      	cmp	r3, #0
 800304c:	d0f0      	beq.n	8003030 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800304e:	4b6d      	ldr	r3, [pc, #436]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	061b      	lsls	r3, r3, #24
 800305c:	4969      	ldr	r1, [pc, #420]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 800305e:	4313      	orrs	r3, r2
 8003060:	60cb      	str	r3, [r1, #12]
 8003062:	e018      	b.n	8003096 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003064:	4b67      	ldr	r3, [pc, #412]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a66      	ldr	r2, [pc, #408]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 800306a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800306e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003070:	f7fd fcf0 	bl	8000a54 <HAL_GetTick>
 8003074:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003076:	e008      	b.n	800308a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003078:	f7fd fcec 	bl	8000a54 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	2b02      	cmp	r3, #2
 8003084:	d901      	bls.n	800308a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8003086:	2303      	movs	r3, #3
 8003088:	e23c      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800308a:	4b5e      	ldr	r3, [pc, #376]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1f0      	bne.n	8003078 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0308 	and.w	r3, r3, #8
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d036      	beq.n	8003110 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d019      	beq.n	80030de <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030aa:	4b56      	ldr	r3, [pc, #344]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80030ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030ae:	4a55      	ldr	r2, [pc, #340]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80030b0:	f043 0301 	orr.w	r3, r3, #1
 80030b4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b6:	f7fd fccd 	bl	8000a54 <HAL_GetTick>
 80030ba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80030bc:	e008      	b.n	80030d0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030be:	f7fd fcc9 	bl	8000a54 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e219      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80030d0:	4b4c      	ldr	r3, [pc, #304]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80030d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d0f0      	beq.n	80030be <HAL_RCC_OscConfig+0x35e>
 80030dc:	e018      	b.n	8003110 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030de:	4b49      	ldr	r3, [pc, #292]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80030e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030e2:	4a48      	ldr	r2, [pc, #288]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80030e4:	f023 0301 	bic.w	r3, r3, #1
 80030e8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ea:	f7fd fcb3 	bl	8000a54 <HAL_GetTick>
 80030ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80030f0:	e008      	b.n	8003104 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030f2:	f7fd fcaf 	bl	8000a54 <HAL_GetTick>
 80030f6:	4602      	mov	r2, r0
 80030f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d901      	bls.n	8003104 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e1ff      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003104:	4b3f      	ldr	r3, [pc, #252]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8003106:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003108:	f003 0302 	and.w	r3, r3, #2
 800310c:	2b00      	cmp	r3, #0
 800310e:	d1f0      	bne.n	80030f2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0320 	and.w	r3, r3, #32
 8003118:	2b00      	cmp	r3, #0
 800311a:	d036      	beq.n	800318a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	699b      	ldr	r3, [r3, #24]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d019      	beq.n	8003158 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003124:	4b37      	ldr	r3, [pc, #220]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a36      	ldr	r2, [pc, #216]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 800312a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800312e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003130:	f7fd fc90 	bl	8000a54 <HAL_GetTick>
 8003134:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003138:	f7fd fc8c 	bl	8000a54 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e1dc      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800314a:	4b2e      	ldr	r3, [pc, #184]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003152:	2b00      	cmp	r3, #0
 8003154:	d0f0      	beq.n	8003138 <HAL_RCC_OscConfig+0x3d8>
 8003156:	e018      	b.n	800318a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003158:	4b2a      	ldr	r3, [pc, #168]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a29      	ldr	r2, [pc, #164]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 800315e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003162:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003164:	f7fd fc76 	bl	8000a54 <HAL_GetTick>
 8003168:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800316c:	f7fd fc72 	bl	8000a54 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e1c2      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800317e:	4b21      	ldr	r3, [pc, #132]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1f0      	bne.n	800316c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0304 	and.w	r3, r3, #4
 8003192:	2b00      	cmp	r3, #0
 8003194:	f000 8086 	beq.w	80032a4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003198:	4b1b      	ldr	r3, [pc, #108]	@ (8003208 <HAL_RCC_OscConfig+0x4a8>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a1a      	ldr	r2, [pc, #104]	@ (8003208 <HAL_RCC_OscConfig+0x4a8>)
 800319e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031a4:	f7fd fc56 	bl	8000a54 <HAL_GetTick>
 80031a8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031aa:	e008      	b.n	80031be <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ac:	f7fd fc52 	bl	8000a54 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b64      	cmp	r3, #100	@ 0x64
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e1a2      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031be:	4b12      	ldr	r3, [pc, #72]	@ (8003208 <HAL_RCC_OscConfig+0x4a8>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d0f0      	beq.n	80031ac <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d106      	bne.n	80031e0 <HAL_RCC_OscConfig+0x480>
 80031d2:	4b0c      	ldr	r3, [pc, #48]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80031d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031d6:	4a0b      	ldr	r2, [pc, #44]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80031de:	e032      	b.n	8003246 <HAL_RCC_OscConfig+0x4e6>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d111      	bne.n	800320c <HAL_RCC_OscConfig+0x4ac>
 80031e8:	4b06      	ldr	r3, [pc, #24]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80031ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031ec:	4a05      	ldr	r2, [pc, #20]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80031ee:	f023 0301 	bic.w	r3, r3, #1
 80031f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80031f4:	4b03      	ldr	r3, [pc, #12]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80031f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f8:	4a02      	ldr	r2, [pc, #8]	@ (8003204 <HAL_RCC_OscConfig+0x4a4>)
 80031fa:	f023 0304 	bic.w	r3, r3, #4
 80031fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003200:	e021      	b.n	8003246 <HAL_RCC_OscConfig+0x4e6>
 8003202:	bf00      	nop
 8003204:	58024400 	.word	0x58024400
 8003208:	58024800 	.word	0x58024800
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	2b05      	cmp	r3, #5
 8003212:	d10c      	bne.n	800322e <HAL_RCC_OscConfig+0x4ce>
 8003214:	4b83      	ldr	r3, [pc, #524]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003218:	4a82      	ldr	r2, [pc, #520]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800321a:	f043 0304 	orr.w	r3, r3, #4
 800321e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003220:	4b80      	ldr	r3, [pc, #512]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003224:	4a7f      	ldr	r2, [pc, #508]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003226:	f043 0301 	orr.w	r3, r3, #1
 800322a:	6713      	str	r3, [r2, #112]	@ 0x70
 800322c:	e00b      	b.n	8003246 <HAL_RCC_OscConfig+0x4e6>
 800322e:	4b7d      	ldr	r3, [pc, #500]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003232:	4a7c      	ldr	r2, [pc, #496]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003234:	f023 0301 	bic.w	r3, r3, #1
 8003238:	6713      	str	r3, [r2, #112]	@ 0x70
 800323a:	4b7a      	ldr	r3, [pc, #488]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800323c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800323e:	4a79      	ldr	r2, [pc, #484]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003240:	f023 0304 	bic.w	r3, r3, #4
 8003244:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d015      	beq.n	800327a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800324e:	f7fd fc01 	bl	8000a54 <HAL_GetTick>
 8003252:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003254:	e00a      	b.n	800326c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003256:	f7fd fbfd 	bl	8000a54 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003264:	4293      	cmp	r3, r2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e14b      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800326c:	4b6d      	ldr	r3, [pc, #436]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800326e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d0ee      	beq.n	8003256 <HAL_RCC_OscConfig+0x4f6>
 8003278:	e014      	b.n	80032a4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800327a:	f7fd fbeb 	bl	8000a54 <HAL_GetTick>
 800327e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003280:	e00a      	b.n	8003298 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003282:	f7fd fbe7 	bl	8000a54 <HAL_GetTick>
 8003286:	4602      	mov	r2, r0
 8003288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003290:	4293      	cmp	r3, r2
 8003292:	d901      	bls.n	8003298 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003294:	2303      	movs	r3, #3
 8003296:	e135      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003298:	4b62      	ldr	r3, [pc, #392]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800329a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329c:	f003 0302 	and.w	r3, r3, #2
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1ee      	bne.n	8003282 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 812a 	beq.w	8003502 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80032ae:	4b5d      	ldr	r3, [pc, #372]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032b6:	2b18      	cmp	r3, #24
 80032b8:	f000 80ba 	beq.w	8003430 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	f040 8095 	bne.w	80033f0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c6:	4b57      	ldr	r3, [pc, #348]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a56      	ldr	r2, [pc, #344]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80032cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d2:	f7fd fbbf 	bl	8000a54 <HAL_GetTick>
 80032d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032da:	f7fd fbbb 	bl	8000a54 <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e10b      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032ec:	4b4d      	ldr	r3, [pc, #308]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1f0      	bne.n	80032da <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032f8:	4b4a      	ldr	r3, [pc, #296]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80032fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032fc:	4b4a      	ldr	r3, [pc, #296]	@ (8003428 <HAL_RCC_OscConfig+0x6c8>)
 80032fe:	4013      	ands	r3, r2
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003308:	0112      	lsls	r2, r2, #4
 800330a:	430a      	orrs	r2, r1
 800330c:	4945      	ldr	r1, [pc, #276]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800330e:	4313      	orrs	r3, r2
 8003310:	628b      	str	r3, [r1, #40]	@ 0x28
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003316:	3b01      	subs	r3, #1
 8003318:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003320:	3b01      	subs	r3, #1
 8003322:	025b      	lsls	r3, r3, #9
 8003324:	b29b      	uxth	r3, r3
 8003326:	431a      	orrs	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800332c:	3b01      	subs	r3, #1
 800332e:	041b      	lsls	r3, r3, #16
 8003330:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003334:	431a      	orrs	r2, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800333a:	3b01      	subs	r3, #1
 800333c:	061b      	lsls	r3, r3, #24
 800333e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003342:	4938      	ldr	r1, [pc, #224]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003344:	4313      	orrs	r3, r2
 8003346:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003348:	4b36      	ldr	r3, [pc, #216]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800334a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334c:	4a35      	ldr	r2, [pc, #212]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800334e:	f023 0301 	bic.w	r3, r3, #1
 8003352:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003354:	4b33      	ldr	r3, [pc, #204]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003356:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003358:	4b34      	ldr	r3, [pc, #208]	@ (800342c <HAL_RCC_OscConfig+0x6cc>)
 800335a:	4013      	ands	r3, r2
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003360:	00d2      	lsls	r2, r2, #3
 8003362:	4930      	ldr	r1, [pc, #192]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003364:	4313      	orrs	r3, r2
 8003366:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003368:	4b2e      	ldr	r3, [pc, #184]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800336a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800336c:	f023 020c 	bic.w	r2, r3, #12
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	492b      	ldr	r1, [pc, #172]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003376:	4313      	orrs	r3, r2
 8003378:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800337a:	4b2a      	ldr	r3, [pc, #168]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800337c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337e:	f023 0202 	bic.w	r2, r3, #2
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003386:	4927      	ldr	r1, [pc, #156]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003388:	4313      	orrs	r3, r2
 800338a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800338c:	4b25      	ldr	r3, [pc, #148]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800338e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003390:	4a24      	ldr	r2, [pc, #144]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003392:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003396:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003398:	4b22      	ldr	r3, [pc, #136]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800339a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800339c:	4a21      	ldr	r2, [pc, #132]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 800339e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80033a4:	4b1f      	ldr	r3, [pc, #124]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80033a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80033aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80033b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80033b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80033b6:	f043 0301 	orr.w	r3, r3, #1
 80033ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033bc:	4b19      	ldr	r3, [pc, #100]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a18      	ldr	r2, [pc, #96]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80033c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c8:	f7fd fb44 	bl	8000a54 <HAL_GetTick>
 80033cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d0:	f7fd fb40 	bl	8000a54 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e090      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033e2:	4b10      	ldr	r3, [pc, #64]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d0f0      	beq.n	80033d0 <HAL_RCC_OscConfig+0x670>
 80033ee:	e088      	b.n	8003502 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033f0:	4b0c      	ldr	r3, [pc, #48]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a0b      	ldr	r2, [pc, #44]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 80033f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fc:	f7fd fb2a 	bl	8000a54 <HAL_GetTick>
 8003400:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003404:	f7fd fb26 	bl	8000a54 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e076      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003416:	4b03      	ldr	r3, [pc, #12]	@ (8003424 <HAL_RCC_OscConfig+0x6c4>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f0      	bne.n	8003404 <HAL_RCC_OscConfig+0x6a4>
 8003422:	e06e      	b.n	8003502 <HAL_RCC_OscConfig+0x7a2>
 8003424:	58024400 	.word	0x58024400
 8003428:	fffffc0c 	.word	0xfffffc0c
 800342c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003430:	4b36      	ldr	r3, [pc, #216]	@ (800350c <HAL_RCC_OscConfig+0x7ac>)
 8003432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003434:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003436:	4b35      	ldr	r3, [pc, #212]	@ (800350c <HAL_RCC_OscConfig+0x7ac>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003440:	2b01      	cmp	r3, #1
 8003442:	d031      	beq.n	80034a8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	f003 0203 	and.w	r2, r3, #3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800344e:	429a      	cmp	r2, r3
 8003450:	d12a      	bne.n	80034a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	091b      	lsrs	r3, r3, #4
 8003456:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800345e:	429a      	cmp	r2, r3
 8003460:	d122      	bne.n	80034a8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800346e:	429a      	cmp	r2, r3
 8003470:	d11a      	bne.n	80034a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	0a5b      	lsrs	r3, r3, #9
 8003476:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003480:	429a      	cmp	r2, r3
 8003482:	d111      	bne.n	80034a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	0c1b      	lsrs	r3, r3, #16
 8003488:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003490:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003492:	429a      	cmp	r2, r3
 8003494:	d108      	bne.n	80034a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	0e1b      	lsrs	r3, r3, #24
 800349a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034a2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d001      	beq.n	80034ac <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e02b      	b.n	8003504 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80034ac:	4b17      	ldr	r3, [pc, #92]	@ (800350c <HAL_RCC_OscConfig+0x7ac>)
 80034ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b0:	08db      	lsrs	r3, r3, #3
 80034b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034b6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d01f      	beq.n	8003502 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80034c2:	4b12      	ldr	r3, [pc, #72]	@ (800350c <HAL_RCC_OscConfig+0x7ac>)
 80034c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c6:	4a11      	ldr	r2, [pc, #68]	@ (800350c <HAL_RCC_OscConfig+0x7ac>)
 80034c8:	f023 0301 	bic.w	r3, r3, #1
 80034cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034ce:	f7fd fac1 	bl	8000a54 <HAL_GetTick>
 80034d2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80034d4:	bf00      	nop
 80034d6:	f7fd fabd 	bl	8000a54 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034de:	4293      	cmp	r3, r2
 80034e0:	d0f9      	beq.n	80034d6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80034e2:	4b0a      	ldr	r3, [pc, #40]	@ (800350c <HAL_RCC_OscConfig+0x7ac>)
 80034e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003510 <HAL_RCC_OscConfig+0x7b0>)
 80034e8:	4013      	ands	r3, r2
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80034ee:	00d2      	lsls	r2, r2, #3
 80034f0:	4906      	ldr	r1, [pc, #24]	@ (800350c <HAL_RCC_OscConfig+0x7ac>)
 80034f2:	4313      	orrs	r3, r2
 80034f4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80034f6:	4b05      	ldr	r3, [pc, #20]	@ (800350c <HAL_RCC_OscConfig+0x7ac>)
 80034f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fa:	4a04      	ldr	r2, [pc, #16]	@ (800350c <HAL_RCC_OscConfig+0x7ac>)
 80034fc:	f043 0301 	orr.w	r3, r3, #1
 8003500:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	3730      	adds	r7, #48	@ 0x30
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	58024400 	.word	0x58024400
 8003510:	ffff0007 	.word	0xffff0007

08003514 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e19c      	b.n	8003862 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003528:	4b8a      	ldr	r3, [pc, #552]	@ (8003754 <HAL_RCC_ClockConfig+0x240>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 030f 	and.w	r3, r3, #15
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d910      	bls.n	8003558 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003536:	4b87      	ldr	r3, [pc, #540]	@ (8003754 <HAL_RCC_ClockConfig+0x240>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f023 020f 	bic.w	r2, r3, #15
 800353e:	4985      	ldr	r1, [pc, #532]	@ (8003754 <HAL_RCC_ClockConfig+0x240>)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	4313      	orrs	r3, r2
 8003544:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003546:	4b83      	ldr	r3, [pc, #524]	@ (8003754 <HAL_RCC_ClockConfig+0x240>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 030f 	and.w	r3, r3, #15
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	429a      	cmp	r2, r3
 8003552:	d001      	beq.n	8003558 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e184      	b.n	8003862 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0304 	and.w	r3, r3, #4
 8003560:	2b00      	cmp	r3, #0
 8003562:	d010      	beq.n	8003586 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	691a      	ldr	r2, [r3, #16]
 8003568:	4b7b      	ldr	r3, [pc, #492]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003570:	429a      	cmp	r2, r3
 8003572:	d908      	bls.n	8003586 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003574:	4b78      	ldr	r3, [pc, #480]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003576:	699b      	ldr	r3, [r3, #24]
 8003578:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	4975      	ldr	r1, [pc, #468]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003582:	4313      	orrs	r3, r2
 8003584:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0308 	and.w	r3, r3, #8
 800358e:	2b00      	cmp	r3, #0
 8003590:	d010      	beq.n	80035b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	695a      	ldr	r2, [r3, #20]
 8003596:	4b70      	ldr	r3, [pc, #448]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800359e:	429a      	cmp	r2, r3
 80035a0:	d908      	bls.n	80035b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80035a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 80035a4:	69db      	ldr	r3, [r3, #28]
 80035a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	496a      	ldr	r1, [pc, #424]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0310 	and.w	r3, r3, #16
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d010      	beq.n	80035e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	699a      	ldr	r2, [r3, #24]
 80035c4:	4b64      	ldr	r3, [pc, #400]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 80035c6:	69db      	ldr	r3, [r3, #28]
 80035c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d908      	bls.n	80035e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80035d0:	4b61      	ldr	r3, [pc, #388]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 80035d2:	69db      	ldr	r3, [r3, #28]
 80035d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	495e      	ldr	r1, [pc, #376]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0320 	and.w	r3, r3, #32
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d010      	beq.n	8003610 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	69da      	ldr	r2, [r3, #28]
 80035f2:	4b59      	ldr	r3, [pc, #356]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 80035f4:	6a1b      	ldr	r3, [r3, #32]
 80035f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d908      	bls.n	8003610 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80035fe:	4b56      	ldr	r3, [pc, #344]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003600:	6a1b      	ldr	r3, [r3, #32]
 8003602:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	4953      	ldr	r1, [pc, #332]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 800360c:	4313      	orrs	r3, r2
 800360e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d010      	beq.n	800363e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	68da      	ldr	r2, [r3, #12]
 8003620:	4b4d      	ldr	r3, [pc, #308]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	f003 030f 	and.w	r3, r3, #15
 8003628:	429a      	cmp	r2, r3
 800362a:	d908      	bls.n	800363e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800362c:	4b4a      	ldr	r3, [pc, #296]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	f023 020f 	bic.w	r2, r3, #15
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	4947      	ldr	r1, [pc, #284]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 800363a:	4313      	orrs	r3, r2
 800363c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d055      	beq.n	80036f6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800364a:	4b43      	ldr	r3, [pc, #268]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	4940      	ldr	r1, [pc, #256]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003658:	4313      	orrs	r3, r2
 800365a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	2b02      	cmp	r3, #2
 8003662:	d107      	bne.n	8003674 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003664:	4b3c      	ldr	r3, [pc, #240]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800366c:	2b00      	cmp	r3, #0
 800366e:	d121      	bne.n	80036b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e0f6      	b.n	8003862 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2b03      	cmp	r3, #3
 800367a:	d107      	bne.n	800368c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800367c:	4b36      	ldr	r3, [pc, #216]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003684:	2b00      	cmp	r3, #0
 8003686:	d115      	bne.n	80036b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e0ea      	b.n	8003862 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d107      	bne.n	80036a4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003694:	4b30      	ldr	r3, [pc, #192]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800369c:	2b00      	cmp	r3, #0
 800369e:	d109      	bne.n	80036b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e0de      	b.n	8003862 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036a4:	4b2c      	ldr	r3, [pc, #176]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 0304 	and.w	r3, r3, #4
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d101      	bne.n	80036b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e0d6      	b.n	8003862 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036b4:	4b28      	ldr	r3, [pc, #160]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 80036b6:	691b      	ldr	r3, [r3, #16]
 80036b8:	f023 0207 	bic.w	r2, r3, #7
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	4925      	ldr	r1, [pc, #148]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036c6:	f7fd f9c5 	bl	8000a54 <HAL_GetTick>
 80036ca:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036cc:	e00a      	b.n	80036e4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036ce:	f7fd f9c1 	bl	8000a54 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036dc:	4293      	cmp	r3, r2
 80036de:	d901      	bls.n	80036e4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e0be      	b.n	8003862 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e4:	4b1c      	ldr	r3, [pc, #112]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 80036e6:	691b      	ldr	r3, [r3, #16]
 80036e8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	00db      	lsls	r3, r3, #3
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d1eb      	bne.n	80036ce <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d010      	beq.n	8003724 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	4b14      	ldr	r3, [pc, #80]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003708:	699b      	ldr	r3, [r3, #24]
 800370a:	f003 030f 	and.w	r3, r3, #15
 800370e:	429a      	cmp	r2, r3
 8003710:	d208      	bcs.n	8003724 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003712:	4b11      	ldr	r3, [pc, #68]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	f023 020f 	bic.w	r2, r3, #15
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	490e      	ldr	r1, [pc, #56]	@ (8003758 <HAL_RCC_ClockConfig+0x244>)
 8003720:	4313      	orrs	r3, r2
 8003722:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003724:	4b0b      	ldr	r3, [pc, #44]	@ (8003754 <HAL_RCC_ClockConfig+0x240>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 030f 	and.w	r3, r3, #15
 800372c:	683a      	ldr	r2, [r7, #0]
 800372e:	429a      	cmp	r2, r3
 8003730:	d214      	bcs.n	800375c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003732:	4b08      	ldr	r3, [pc, #32]	@ (8003754 <HAL_RCC_ClockConfig+0x240>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f023 020f 	bic.w	r2, r3, #15
 800373a:	4906      	ldr	r1, [pc, #24]	@ (8003754 <HAL_RCC_ClockConfig+0x240>)
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	4313      	orrs	r3, r2
 8003740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003742:	4b04      	ldr	r3, [pc, #16]	@ (8003754 <HAL_RCC_ClockConfig+0x240>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	429a      	cmp	r2, r3
 800374e:	d005      	beq.n	800375c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e086      	b.n	8003862 <HAL_RCC_ClockConfig+0x34e>
 8003754:	52002000 	.word	0x52002000
 8003758:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0304 	and.w	r3, r3, #4
 8003764:	2b00      	cmp	r3, #0
 8003766:	d010      	beq.n	800378a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	691a      	ldr	r2, [r3, #16]
 800376c:	4b3f      	ldr	r3, [pc, #252]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003774:	429a      	cmp	r2, r3
 8003776:	d208      	bcs.n	800378a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003778:	4b3c      	ldr	r3, [pc, #240]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	4939      	ldr	r1, [pc, #228]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 8003786:	4313      	orrs	r3, r2
 8003788:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0308 	and.w	r3, r3, #8
 8003792:	2b00      	cmp	r3, #0
 8003794:	d010      	beq.n	80037b8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	695a      	ldr	r2, [r3, #20]
 800379a:	4b34      	ldr	r3, [pc, #208]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 800379c:	69db      	ldr	r3, [r3, #28]
 800379e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037a2:	429a      	cmp	r2, r3
 80037a4:	d208      	bcs.n	80037b8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80037a6:	4b31      	ldr	r3, [pc, #196]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 80037a8:	69db      	ldr	r3, [r3, #28]
 80037aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	492e      	ldr	r1, [pc, #184]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0310 	and.w	r3, r3, #16
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d010      	beq.n	80037e6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	699a      	ldr	r2, [r3, #24]
 80037c8:	4b28      	ldr	r3, [pc, #160]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 80037ca:	69db      	ldr	r3, [r3, #28]
 80037cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d208      	bcs.n	80037e6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80037d4:	4b25      	ldr	r3, [pc, #148]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 80037d6:	69db      	ldr	r3, [r3, #28]
 80037d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	699b      	ldr	r3, [r3, #24]
 80037e0:	4922      	ldr	r1, [pc, #136]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0320 	and.w	r3, r3, #32
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d010      	beq.n	8003814 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69da      	ldr	r2, [r3, #28]
 80037f6:	4b1d      	ldr	r3, [pc, #116]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 80037f8:	6a1b      	ldr	r3, [r3, #32]
 80037fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037fe:	429a      	cmp	r2, r3
 8003800:	d208      	bcs.n	8003814 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003802:	4b1a      	ldr	r3, [pc, #104]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 8003804:	6a1b      	ldr	r3, [r3, #32]
 8003806:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69db      	ldr	r3, [r3, #28]
 800380e:	4917      	ldr	r1, [pc, #92]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 8003810:	4313      	orrs	r3, r2
 8003812:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003814:	f000 f834 	bl	8003880 <HAL_RCC_GetSysClockFreq>
 8003818:	4602      	mov	r2, r0
 800381a:	4b14      	ldr	r3, [pc, #80]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	0a1b      	lsrs	r3, r3, #8
 8003820:	f003 030f 	and.w	r3, r3, #15
 8003824:	4912      	ldr	r1, [pc, #72]	@ (8003870 <HAL_RCC_ClockConfig+0x35c>)
 8003826:	5ccb      	ldrb	r3, [r1, r3]
 8003828:	f003 031f 	and.w	r3, r3, #31
 800382c:	fa22 f303 	lsr.w	r3, r2, r3
 8003830:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003832:	4b0e      	ldr	r3, [pc, #56]	@ (800386c <HAL_RCC_ClockConfig+0x358>)
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	f003 030f 	and.w	r3, r3, #15
 800383a:	4a0d      	ldr	r2, [pc, #52]	@ (8003870 <HAL_RCC_ClockConfig+0x35c>)
 800383c:	5cd3      	ldrb	r3, [r2, r3]
 800383e:	f003 031f 	and.w	r3, r3, #31
 8003842:	693a      	ldr	r2, [r7, #16]
 8003844:	fa22 f303 	lsr.w	r3, r2, r3
 8003848:	4a0a      	ldr	r2, [pc, #40]	@ (8003874 <HAL_RCC_ClockConfig+0x360>)
 800384a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800384c:	4a0a      	ldr	r2, [pc, #40]	@ (8003878 <HAL_RCC_ClockConfig+0x364>)
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003852:	4b0a      	ldr	r3, [pc, #40]	@ (800387c <HAL_RCC_ClockConfig+0x368>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4618      	mov	r0, r3
 8003858:	f7fd f8b2 	bl	80009c0 <HAL_InitTick>
 800385c:	4603      	mov	r3, r0
 800385e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003860:	7bfb      	ldrb	r3, [r7, #15]
}
 8003862:	4618      	mov	r0, r3
 8003864:	3718      	adds	r7, #24
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	58024400 	.word	0x58024400
 8003870:	0800643c 	.word	0x0800643c
 8003874:	24000004 	.word	0x24000004
 8003878:	24000000 	.word	0x24000000
 800387c:	24000008 	.word	0x24000008

08003880 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003880:	b480      	push	{r7}
 8003882:	b089      	sub	sp, #36	@ 0x24
 8003884:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003886:	4bb3      	ldr	r3, [pc, #716]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800388e:	2b18      	cmp	r3, #24
 8003890:	f200 8155 	bhi.w	8003b3e <HAL_RCC_GetSysClockFreq+0x2be>
 8003894:	a201      	add	r2, pc, #4	@ (adr r2, 800389c <HAL_RCC_GetSysClockFreq+0x1c>)
 8003896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389a:	bf00      	nop
 800389c:	08003901 	.word	0x08003901
 80038a0:	08003b3f 	.word	0x08003b3f
 80038a4:	08003b3f 	.word	0x08003b3f
 80038a8:	08003b3f 	.word	0x08003b3f
 80038ac:	08003b3f 	.word	0x08003b3f
 80038b0:	08003b3f 	.word	0x08003b3f
 80038b4:	08003b3f 	.word	0x08003b3f
 80038b8:	08003b3f 	.word	0x08003b3f
 80038bc:	08003927 	.word	0x08003927
 80038c0:	08003b3f 	.word	0x08003b3f
 80038c4:	08003b3f 	.word	0x08003b3f
 80038c8:	08003b3f 	.word	0x08003b3f
 80038cc:	08003b3f 	.word	0x08003b3f
 80038d0:	08003b3f 	.word	0x08003b3f
 80038d4:	08003b3f 	.word	0x08003b3f
 80038d8:	08003b3f 	.word	0x08003b3f
 80038dc:	0800392d 	.word	0x0800392d
 80038e0:	08003b3f 	.word	0x08003b3f
 80038e4:	08003b3f 	.word	0x08003b3f
 80038e8:	08003b3f 	.word	0x08003b3f
 80038ec:	08003b3f 	.word	0x08003b3f
 80038f0:	08003b3f 	.word	0x08003b3f
 80038f4:	08003b3f 	.word	0x08003b3f
 80038f8:	08003b3f 	.word	0x08003b3f
 80038fc:	08003933 	.word	0x08003933
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003900:	4b94      	ldr	r3, [pc, #592]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0320 	and.w	r3, r3, #32
 8003908:	2b00      	cmp	r3, #0
 800390a:	d009      	beq.n	8003920 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800390c:	4b91      	ldr	r3, [pc, #580]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	08db      	lsrs	r3, r3, #3
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	4a90      	ldr	r2, [pc, #576]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003918:	fa22 f303 	lsr.w	r3, r2, r3
 800391c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800391e:	e111      	b.n	8003b44 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003920:	4b8d      	ldr	r3, [pc, #564]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003922:	61bb      	str	r3, [r7, #24]
      break;
 8003924:	e10e      	b.n	8003b44 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003926:	4b8d      	ldr	r3, [pc, #564]	@ (8003b5c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003928:	61bb      	str	r3, [r7, #24]
      break;
 800392a:	e10b      	b.n	8003b44 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800392c:	4b8c      	ldr	r3, [pc, #560]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800392e:	61bb      	str	r3, [r7, #24]
      break;
 8003930:	e108      	b.n	8003b44 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003932:	4b88      	ldr	r3, [pc, #544]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800393c:	4b85      	ldr	r3, [pc, #532]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800393e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003940:	091b      	lsrs	r3, r3, #4
 8003942:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003946:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003948:	4b82      	ldr	r3, [pc, #520]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800394a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003952:	4b80      	ldr	r3, [pc, #512]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003956:	08db      	lsrs	r3, r3, #3
 8003958:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	fb02 f303 	mul.w	r3, r2, r3
 8003962:	ee07 3a90 	vmov	s15, r3
 8003966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800396a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 80e1 	beq.w	8003b38 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	2b02      	cmp	r3, #2
 800397a:	f000 8083 	beq.w	8003a84 <HAL_RCC_GetSysClockFreq+0x204>
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	2b02      	cmp	r3, #2
 8003982:	f200 80a1 	bhi.w	8003ac8 <HAL_RCC_GetSysClockFreq+0x248>
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_RCC_GetSysClockFreq+0x114>
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	2b01      	cmp	r3, #1
 8003990:	d056      	beq.n	8003a40 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003992:	e099      	b.n	8003ac8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003994:	4b6f      	ldr	r3, [pc, #444]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0320 	and.w	r3, r3, #32
 800399c:	2b00      	cmp	r3, #0
 800399e:	d02d      	beq.n	80039fc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80039a0:	4b6c      	ldr	r3, [pc, #432]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	08db      	lsrs	r3, r3, #3
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	4a6b      	ldr	r2, [pc, #428]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80039ac:	fa22 f303 	lsr.w	r3, r2, r3
 80039b0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	ee07 3a90 	vmov	s15, r3
 80039b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	ee07 3a90 	vmov	s15, r3
 80039c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039ca:	4b62      	ldr	r3, [pc, #392]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039d2:	ee07 3a90 	vmov	s15, r3
 80039d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039da:	ed97 6a02 	vldr	s12, [r7, #8]
 80039de:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039f6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80039fa:	e087      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	ee07 3a90 	vmov	s15, r3
 8003a02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a06:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003b68 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003a0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a0e:	4b51      	ldr	r3, [pc, #324]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a16:	ee07 3a90 	vmov	s15, r3
 8003a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a1e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a22:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a3a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a3e:	e065      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	ee07 3a90 	vmov	s15, r3
 8003a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a4a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003b6c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003a4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a52:	4b40      	ldr	r3, [pc, #256]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a5a:	ee07 3a90 	vmov	s15, r3
 8003a5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a62:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a66:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a7e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a82:	e043      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	ee07 3a90 	vmov	s15, r3
 8003a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a8e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003b70 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003a92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a96:	4b2f      	ldr	r3, [pc, #188]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a9e:	ee07 3a90 	vmov	s15, r3
 8003aa2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aa6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003aaa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003aae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ab2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ab6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003aba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003abe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ac2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003ac6:	e021      	b.n	8003b0c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	ee07 3a90 	vmov	s15, r3
 8003ace:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ad2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003b6c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003ad6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ada:	4b1e      	ldr	r3, [pc, #120]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ae2:	ee07 3a90 	vmov	s15, r3
 8003ae6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aea:	ed97 6a02 	vldr	s12, [r7, #8]
 8003aee:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003b64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003af2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003af6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003afa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003afe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003b0a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003b0c:	4b11      	ldr	r3, [pc, #68]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b10:	0a5b      	lsrs	r3, r3, #9
 8003b12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b16:	3301      	adds	r3, #1
 8003b18:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	ee07 3a90 	vmov	s15, r3
 8003b20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b24:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b30:	ee17 3a90 	vmov	r3, s15
 8003b34:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003b36:	e005      	b.n	8003b44 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	61bb      	str	r3, [r7, #24]
      break;
 8003b3c:	e002      	b.n	8003b44 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003b3e:	4b07      	ldr	r3, [pc, #28]	@ (8003b5c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003b40:	61bb      	str	r3, [r7, #24]
      break;
 8003b42:	bf00      	nop
  }

  return sysclockfreq;
 8003b44:	69bb      	ldr	r3, [r7, #24]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3724      	adds	r7, #36	@ 0x24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	58024400 	.word	0x58024400
 8003b58:	03d09000 	.word	0x03d09000
 8003b5c:	003d0900 	.word	0x003d0900
 8003b60:	017d7840 	.word	0x017d7840
 8003b64:	46000000 	.word	0x46000000
 8003b68:	4c742400 	.word	0x4c742400
 8003b6c:	4a742400 	.word	0x4a742400
 8003b70:	4bbebc20 	.word	0x4bbebc20

08003b74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b082      	sub	sp, #8
 8003b78:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003b7a:	f7ff fe81 	bl	8003880 <HAL_RCC_GetSysClockFreq>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	4b10      	ldr	r3, [pc, #64]	@ (8003bc4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	0a1b      	lsrs	r3, r3, #8
 8003b86:	f003 030f 	and.w	r3, r3, #15
 8003b8a:	490f      	ldr	r1, [pc, #60]	@ (8003bc8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003b8c:	5ccb      	ldrb	r3, [r1, r3]
 8003b8e:	f003 031f 	and.w	r3, r3, #31
 8003b92:	fa22 f303 	lsr.w	r3, r2, r3
 8003b96:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b98:	4b0a      	ldr	r3, [pc, #40]	@ (8003bc4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003b9a:	699b      	ldr	r3, [r3, #24]
 8003b9c:	f003 030f 	and.w	r3, r3, #15
 8003ba0:	4a09      	ldr	r2, [pc, #36]	@ (8003bc8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003ba2:	5cd3      	ldrb	r3, [r2, r3]
 8003ba4:	f003 031f 	and.w	r3, r3, #31
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	fa22 f303 	lsr.w	r3, r2, r3
 8003bae:	4a07      	ldr	r2, [pc, #28]	@ (8003bcc <HAL_RCC_GetHCLKFreq+0x58>)
 8003bb0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003bb2:	4a07      	ldr	r2, [pc, #28]	@ (8003bd0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003bb8:	4b04      	ldr	r3, [pc, #16]	@ (8003bcc <HAL_RCC_GetHCLKFreq+0x58>)
 8003bba:	681b      	ldr	r3, [r3, #0]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	58024400 	.word	0x58024400
 8003bc8:	0800643c 	.word	0x0800643c
 8003bcc:	24000004 	.word	0x24000004
 8003bd0:	24000000 	.word	0x24000000

08003bd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003bd8:	f7ff ffcc 	bl	8003b74 <HAL_RCC_GetHCLKFreq>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	4b06      	ldr	r3, [pc, #24]	@ (8003bf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	091b      	lsrs	r3, r3, #4
 8003be4:	f003 0307 	and.w	r3, r3, #7
 8003be8:	4904      	ldr	r1, [pc, #16]	@ (8003bfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8003bea:	5ccb      	ldrb	r3, [r1, r3]
 8003bec:	f003 031f 	and.w	r3, r3, #31
 8003bf0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	58024400 	.word	0x58024400
 8003bfc:	0800643c 	.word	0x0800643c

08003c00 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c04:	b0c6      	sub	sp, #280	@ 0x118
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003c12:	2300      	movs	r3, #0
 8003c14:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c20:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003c24:	2500      	movs	r5, #0
 8003c26:	ea54 0305 	orrs.w	r3, r4, r5
 8003c2a:	d049      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003c2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c32:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c36:	d02f      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003c38:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c3c:	d828      	bhi.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c42:	d01a      	beq.n	8003c7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003c44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c48:	d822      	bhi.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d003      	beq.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003c4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c52:	d007      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c54:	e01c      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c56:	4bab      	ldr	r3, [pc, #684]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c5a:	4aaa      	ldr	r2, [pc, #680]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003c5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c62:	e01a      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c68:	3308      	adds	r3, #8
 8003c6a:	2102      	movs	r1, #2
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f002 fa49 	bl	8006104 <RCCEx_PLL2_Config>
 8003c72:	4603      	mov	r3, r0
 8003c74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c78:	e00f      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c7e:	3328      	adds	r3, #40	@ 0x28
 8003c80:	2102      	movs	r1, #2
 8003c82:	4618      	mov	r0, r3
 8003c84:	f002 faf0 	bl	8006268 <RCCEx_PLL3_Config>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c8e:	e004      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c90:	2301      	movs	r3, #1
 8003c92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003c96:	e000      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003c98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003ca2:	4b98      	ldr	r3, [pc, #608]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ca4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ca6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cb0:	4a94      	ldr	r2, [pc, #592]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003cb2:	430b      	orrs	r3, r1
 8003cb4:	6513      	str	r3, [r2, #80]	@ 0x50
 8003cb6:	e003      	b.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003cbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003ccc:	f04f 0900 	mov.w	r9, #0
 8003cd0:	ea58 0309 	orrs.w	r3, r8, r9
 8003cd4:	d047      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003cd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cdc:	2b04      	cmp	r3, #4
 8003cde:	d82a      	bhi.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003ce0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce6:	bf00      	nop
 8003ce8:	08003cfd 	.word	0x08003cfd
 8003cec:	08003d0b 	.word	0x08003d0b
 8003cf0:	08003d21 	.word	0x08003d21
 8003cf4:	08003d3f 	.word	0x08003d3f
 8003cf8:	08003d3f 	.word	0x08003d3f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cfc:	4b81      	ldr	r3, [pc, #516]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d00:	4a80      	ldr	r2, [pc, #512]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003d02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d08:	e01a      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d0e:	3308      	adds	r3, #8
 8003d10:	2100      	movs	r1, #0
 8003d12:	4618      	mov	r0, r3
 8003d14:	f002 f9f6 	bl	8006104 <RCCEx_PLL2_Config>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d1e:	e00f      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d24:	3328      	adds	r3, #40	@ 0x28
 8003d26:	2100      	movs	r1, #0
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f002 fa9d 	bl	8006268 <RCCEx_PLL3_Config>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d34:	e004      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003d3c:	e000      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003d3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10a      	bne.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d48:	4b6e      	ldr	r3, [pc, #440]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003d4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d4c:	f023 0107 	bic.w	r1, r3, #7
 8003d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d56:	4a6b      	ldr	r2, [pc, #428]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003d58:	430b      	orrs	r3, r1
 8003d5a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d5c:	e003      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d62:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003d66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8003d72:	f04f 0b00 	mov.w	fp, #0
 8003d76:	ea5a 030b 	orrs.w	r3, sl, fp
 8003d7a:	d05b      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003d7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d80:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d84:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003d88:	d03b      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8003d8a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003d8e:	d834      	bhi.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003d90:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d94:	d037      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003d96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d9a:	d82e      	bhi.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003d9c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003da0:	d033      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003da2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003da6:	d828      	bhi.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003da8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003dac:	d01a      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003dae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003db2:	d822      	bhi.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d003      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8003db8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003dbc:	d007      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003dbe:	e01c      	b.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dc0:	4b50      	ldr	r3, [pc, #320]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc4:	4a4f      	ldr	r2, [pc, #316]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003dc6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003dcc:	e01e      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003dce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dd2:	3308      	adds	r3, #8
 8003dd4:	2100      	movs	r1, #0
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f002 f994 	bl	8006104 <RCCEx_PLL2_Config>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003de2:	e013      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003de4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003de8:	3328      	adds	r3, #40	@ 0x28
 8003dea:	2100      	movs	r1, #0
 8003dec:	4618      	mov	r0, r3
 8003dee:	f002 fa3b 	bl	8006268 <RCCEx_PLL3_Config>
 8003df2:	4603      	mov	r3, r0
 8003df4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003df8:	e008      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003e00:	e004      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8003e02:	bf00      	nop
 8003e04:	e002      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8003e06:	bf00      	nop
 8003e08:	e000      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8003e0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10b      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003e14:	4b3b      	ldr	r3, [pc, #236]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e18:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003e1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003e24:	4a37      	ldr	r2, [pc, #220]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e26:	430b      	orrs	r3, r1
 8003e28:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e2a:	e003      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003e40:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003e44:	2300      	movs	r3, #0
 8003e46:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003e4a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003e4e:	460b      	mov	r3, r1
 8003e50:	4313      	orrs	r3, r2
 8003e52:	d05d      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e58:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003e5c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003e60:	d03b      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003e62:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003e66:	d834      	bhi.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e6c:	d037      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8003e6e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e72:	d82e      	bhi.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e74:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e78:	d033      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8003e7a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e7e:	d828      	bhi.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e80:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e84:	d01a      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8003e86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e8a:	d822      	bhi.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d003      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003e90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e94:	d007      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003e96:	e01c      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e98:	4b1a      	ldr	r3, [pc, #104]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9c:	4a19      	ldr	r2, [pc, #100]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ea2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ea4:	e01e      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eaa:	3308      	adds	r3, #8
 8003eac:	2100      	movs	r1, #0
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f002 f928 	bl	8006104 <RCCEx_PLL2_Config>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003eba:	e013      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ebc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ec0:	3328      	adds	r3, #40	@ 0x28
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f002 f9cf 	bl	8006268 <RCCEx_PLL3_Config>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ed0:	e008      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003ed8:	e004      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003eda:	bf00      	nop
 8003edc:	e002      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003ede:	bf00      	nop
 8003ee0:	e000      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003ee2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ee4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10d      	bne.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003eec:	4b05      	ldr	r3, [pc, #20]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003ef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ef8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003efc:	4a01      	ldr	r2, [pc, #4]	@ (8003f04 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003efe:	430b      	orrs	r3, r1
 8003f00:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f02:	e005      	b.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003f04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f18:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003f1c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003f20:	2300      	movs	r3, #0
 8003f22:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003f26:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	d03a      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8003f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f36:	2b30      	cmp	r3, #48	@ 0x30
 8003f38:	d01f      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8003f3a:	2b30      	cmp	r3, #48	@ 0x30
 8003f3c:	d819      	bhi.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003f3e:	2b20      	cmp	r3, #32
 8003f40:	d00c      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003f42:	2b20      	cmp	r3, #32
 8003f44:	d815      	bhi.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d019      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003f4a:	2b10      	cmp	r3, #16
 8003f4c:	d111      	bne.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f4e:	4baa      	ldr	r3, [pc, #680]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f52:	4aa9      	ldr	r2, [pc, #676]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003f5a:	e011      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f60:	3308      	adds	r3, #8
 8003f62:	2102      	movs	r1, #2
 8003f64:	4618      	mov	r0, r3
 8003f66:	f002 f8cd 	bl	8006104 <RCCEx_PLL2_Config>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003f70:	e006      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003f78:	e002      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003f7a:	bf00      	nop
 8003f7c:	e000      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003f7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10a      	bne.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003f88:	4b9b      	ldr	r3, [pc, #620]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f8c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003f90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f96:	4a98      	ldr	r2, [pc, #608]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f9c:	e003      	b.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003fa2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003fa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fae:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003fb2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003fbc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	d051      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003fc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fcc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fd0:	d035      	beq.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8003fd2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fd6:	d82e      	bhi.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003fd8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003fdc:	d031      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8003fde:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003fe2:	d828      	bhi.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003fe4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fe8:	d01a      	beq.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003fea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fee:	d822      	bhi.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d003      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8003ff4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ff8:	d007      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8003ffa:	e01c      	b.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ffc:	4b7e      	ldr	r3, [pc, #504]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004000:	4a7d      	ldr	r2, [pc, #500]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004002:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004006:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004008:	e01c      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800400a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800400e:	3308      	adds	r3, #8
 8004010:	2100      	movs	r1, #0
 8004012:	4618      	mov	r0, r3
 8004014:	f002 f876 	bl	8006104 <RCCEx_PLL2_Config>
 8004018:	4603      	mov	r3, r0
 800401a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800401e:	e011      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004020:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004024:	3328      	adds	r3, #40	@ 0x28
 8004026:	2100      	movs	r1, #0
 8004028:	4618      	mov	r0, r3
 800402a:	f002 f91d 	bl	8006268 <RCCEx_PLL3_Config>
 800402e:	4603      	mov	r3, r0
 8004030:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004034:	e006      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800403c:	e002      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800403e:	bf00      	nop
 8004040:	e000      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004042:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004044:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004048:	2b00      	cmp	r3, #0
 800404a:	d10a      	bne.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800404c:	4b6a      	ldr	r3, [pc, #424]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800404e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004050:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004054:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004058:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800405a:	4a67      	ldr	r2, [pc, #412]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800405c:	430b      	orrs	r3, r1
 800405e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004060:	e003      	b.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004062:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004066:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800406a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800406e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004072:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004076:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800407a:	2300      	movs	r3, #0
 800407c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004080:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004084:	460b      	mov	r3, r1
 8004086:	4313      	orrs	r3, r2
 8004088:	d053      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800408a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800408e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004090:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004094:	d033      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004096:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800409a:	d82c      	bhi.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800409c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80040a0:	d02f      	beq.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x502>
 80040a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80040a6:	d826      	bhi.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80040a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80040ac:	d02b      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x506>
 80040ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80040b2:	d820      	bhi.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80040b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040b8:	d012      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80040ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80040be:	d81a      	bhi.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d022      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80040c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040c8:	d115      	bne.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040ce:	3308      	adds	r3, #8
 80040d0:	2101      	movs	r1, #1
 80040d2:	4618      	mov	r0, r3
 80040d4:	f002 f816 	bl	8006104 <RCCEx_PLL2_Config>
 80040d8:	4603      	mov	r3, r0
 80040da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80040de:	e015      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80040e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040e4:	3328      	adds	r3, #40	@ 0x28
 80040e6:	2101      	movs	r1, #1
 80040e8:	4618      	mov	r0, r3
 80040ea:	f002 f8bd 	bl	8006268 <RCCEx_PLL3_Config>
 80040ee:	4603      	mov	r3, r0
 80040f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80040f4:	e00a      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80040fc:	e006      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80040fe:	bf00      	nop
 8004100:	e004      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004102:	bf00      	nop
 8004104:	e002      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004106:	bf00      	nop
 8004108:	e000      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800410a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800410c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10a      	bne.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004114:	4b38      	ldr	r3, [pc, #224]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004116:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004118:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800411c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004122:	4a35      	ldr	r2, [pc, #212]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004124:	430b      	orrs	r3, r1
 8004126:	6513      	str	r3, [r2, #80]	@ 0x50
 8004128:	e003      	b.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800412a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800412e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800413e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004142:	2300      	movs	r3, #0
 8004144:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004148:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800414c:	460b      	mov	r3, r1
 800414e:	4313      	orrs	r3, r2
 8004150:	d058      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004152:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004156:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800415a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800415e:	d033      	beq.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004160:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004164:	d82c      	bhi.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004166:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800416a:	d02f      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800416c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004170:	d826      	bhi.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004172:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004176:	d02b      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004178:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800417c:	d820      	bhi.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800417e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004182:	d012      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004184:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004188:	d81a      	bhi.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800418a:	2b00      	cmp	r3, #0
 800418c:	d022      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800418e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004192:	d115      	bne.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004194:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004198:	3308      	adds	r3, #8
 800419a:	2101      	movs	r1, #1
 800419c:	4618      	mov	r0, r3
 800419e:	f001 ffb1 	bl	8006104 <RCCEx_PLL2_Config>
 80041a2:	4603      	mov	r3, r0
 80041a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80041a8:	e015      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041ae:	3328      	adds	r3, #40	@ 0x28
 80041b0:	2101      	movs	r1, #1
 80041b2:	4618      	mov	r0, r3
 80041b4:	f002 f858 	bl	8006268 <RCCEx_PLL3_Config>
 80041b8:	4603      	mov	r3, r0
 80041ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80041be:	e00a      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80041c6:	e006      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041c8:	bf00      	nop
 80041ca:	e004      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041cc:	bf00      	nop
 80041ce:	e002      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041d0:	bf00      	nop
 80041d2:	e000      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10e      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80041de:	4b06      	ldr	r3, [pc, #24]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80041e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041ea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80041ee:	4a02      	ldr	r2, [pc, #8]	@ (80041f8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041f0:	430b      	orrs	r3, r1
 80041f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80041f4:	e006      	b.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80041f6:	bf00      	nop
 80041f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004200:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004204:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800420c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004210:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004214:	2300      	movs	r3, #0
 8004216:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800421a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800421e:	460b      	mov	r3, r1
 8004220:	4313      	orrs	r3, r2
 8004222:	d037      	beq.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004224:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004228:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800422a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800422e:	d00e      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004230:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004234:	d816      	bhi.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004236:	2b00      	cmp	r3, #0
 8004238:	d018      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800423a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800423e:	d111      	bne.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004240:	4bc4      	ldr	r3, [pc, #784]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004244:	4ac3      	ldr	r2, [pc, #780]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004246:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800424a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800424c:	e00f      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800424e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004252:	3308      	adds	r3, #8
 8004254:	2101      	movs	r1, #1
 8004256:	4618      	mov	r0, r3
 8004258:	f001 ff54 	bl	8006104 <RCCEx_PLL2_Config>
 800425c:	4603      	mov	r3, r0
 800425e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004262:	e004      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800426a:	e000      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800426c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800426e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004272:	2b00      	cmp	r3, #0
 8004274:	d10a      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004276:	4bb7      	ldr	r3, [pc, #732]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004278:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800427a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800427e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004282:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004284:	4ab3      	ldr	r2, [pc, #716]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004286:	430b      	orrs	r3, r1
 8004288:	6513      	str	r3, [r2, #80]	@ 0x50
 800428a:	e003      	b.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800428c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004290:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800429c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80042a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042a4:	2300      	movs	r3, #0
 80042a6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80042aa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80042ae:	460b      	mov	r3, r1
 80042b0:	4313      	orrs	r3, r2
 80042b2:	d039      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80042b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042ba:	2b03      	cmp	r3, #3
 80042bc:	d81c      	bhi.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80042be:	a201      	add	r2, pc, #4	@ (adr r2, 80042c4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80042c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c4:	08004301 	.word	0x08004301
 80042c8:	080042d5 	.word	0x080042d5
 80042cc:	080042e3 	.word	0x080042e3
 80042d0:	08004301 	.word	0x08004301
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042d4:	4b9f      	ldr	r3, [pc, #636]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d8:	4a9e      	ldr	r2, [pc, #632]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80042e0:	e00f      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042e6:	3308      	adds	r3, #8
 80042e8:	2102      	movs	r1, #2
 80042ea:	4618      	mov	r0, r3
 80042ec:	f001 ff0a 	bl	8006104 <RCCEx_PLL2_Config>
 80042f0:	4603      	mov	r3, r0
 80042f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80042f6:	e004      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80042f8:	2301      	movs	r3, #1
 80042fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80042fe:	e000      	b.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004300:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004302:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10a      	bne.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800430a:	4b92      	ldr	r3, [pc, #584]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800430c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800430e:	f023 0103 	bic.w	r1, r3, #3
 8004312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004316:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004318:	4a8e      	ldr	r2, [pc, #568]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800431a:	430b      	orrs	r3, r1
 800431c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800431e:	e003      	b.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004320:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004324:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800432c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004330:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004334:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004338:	2300      	movs	r3, #0
 800433a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800433e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004342:	460b      	mov	r3, r1
 8004344:	4313      	orrs	r3, r2
 8004346:	f000 8099 	beq.w	800447c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800434a:	4b83      	ldr	r3, [pc, #524]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a82      	ldr	r2, [pc, #520]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004354:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004356:	f7fc fb7d 	bl	8000a54 <HAL_GetTick>
 800435a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800435e:	e00b      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004360:	f7fc fb78 	bl	8000a54 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b64      	cmp	r3, #100	@ 0x64
 800436e:	d903      	bls.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004376:	e005      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004378:	4b77      	ldr	r3, [pc, #476]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0ed      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004384:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004388:	2b00      	cmp	r3, #0
 800438a:	d173      	bne.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800438c:	4b71      	ldr	r3, [pc, #452]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800438e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004390:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004394:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004398:	4053      	eors	r3, r2
 800439a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d015      	beq.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043a2:	4b6c      	ldr	r3, [pc, #432]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043aa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80043ae:	4b69      	ldr	r3, [pc, #420]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043b2:	4a68      	ldr	r2, [pc, #416]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043b8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043ba:	4b66      	ldr	r3, [pc, #408]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043be:	4a65      	ldr	r2, [pc, #404]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043c4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80043c6:	4a63      	ldr	r2, [pc, #396]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043cc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80043ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80043d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043da:	d118      	bne.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043dc:	f7fc fb3a 	bl	8000a54 <HAL_GetTick>
 80043e0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043e4:	e00d      	b.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043e6:	f7fc fb35 	bl	8000a54 <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80043f0:	1ad2      	subs	r2, r2, r3
 80043f2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d903      	bls.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8004400:	e005      	b.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004402:	4b54      	ldr	r3, [pc, #336]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d0eb      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800440e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004412:	2b00      	cmp	r3, #0
 8004414:	d129      	bne.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004416:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800441a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800441e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004422:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004426:	d10e      	bne.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004428:	4b4a      	ldr	r3, [pc, #296]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004430:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004434:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004438:	091a      	lsrs	r2, r3, #4
 800443a:	4b48      	ldr	r3, [pc, #288]	@ (800455c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800443c:	4013      	ands	r3, r2
 800443e:	4a45      	ldr	r2, [pc, #276]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004440:	430b      	orrs	r3, r1
 8004442:	6113      	str	r3, [r2, #16]
 8004444:	e005      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004446:	4b43      	ldr	r3, [pc, #268]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	4a42      	ldr	r2, [pc, #264]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800444c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004450:	6113      	str	r3, [r2, #16]
 8004452:	4b40      	ldr	r3, [pc, #256]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004454:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004456:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800445a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800445e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004462:	4a3c      	ldr	r2, [pc, #240]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004464:	430b      	orrs	r3, r1
 8004466:	6713      	str	r3, [r2, #112]	@ 0x70
 8004468:	e008      	b.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800446a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800446e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8004472:	e003      	b.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004474:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004478:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800447c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004484:	f002 0301 	and.w	r3, r2, #1
 8004488:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800448c:	2300      	movs	r3, #0
 800448e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004492:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004496:	460b      	mov	r3, r1
 8004498:	4313      	orrs	r3, r2
 800449a:	f000 808f 	beq.w	80045bc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800449e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044a2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044a4:	2b28      	cmp	r3, #40	@ 0x28
 80044a6:	d871      	bhi.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80044a8:	a201      	add	r2, pc, #4	@ (adr r2, 80044b0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80044aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ae:	bf00      	nop
 80044b0:	08004595 	.word	0x08004595
 80044b4:	0800458d 	.word	0x0800458d
 80044b8:	0800458d 	.word	0x0800458d
 80044bc:	0800458d 	.word	0x0800458d
 80044c0:	0800458d 	.word	0x0800458d
 80044c4:	0800458d 	.word	0x0800458d
 80044c8:	0800458d 	.word	0x0800458d
 80044cc:	0800458d 	.word	0x0800458d
 80044d0:	08004561 	.word	0x08004561
 80044d4:	0800458d 	.word	0x0800458d
 80044d8:	0800458d 	.word	0x0800458d
 80044dc:	0800458d 	.word	0x0800458d
 80044e0:	0800458d 	.word	0x0800458d
 80044e4:	0800458d 	.word	0x0800458d
 80044e8:	0800458d 	.word	0x0800458d
 80044ec:	0800458d 	.word	0x0800458d
 80044f0:	08004577 	.word	0x08004577
 80044f4:	0800458d 	.word	0x0800458d
 80044f8:	0800458d 	.word	0x0800458d
 80044fc:	0800458d 	.word	0x0800458d
 8004500:	0800458d 	.word	0x0800458d
 8004504:	0800458d 	.word	0x0800458d
 8004508:	0800458d 	.word	0x0800458d
 800450c:	0800458d 	.word	0x0800458d
 8004510:	08004595 	.word	0x08004595
 8004514:	0800458d 	.word	0x0800458d
 8004518:	0800458d 	.word	0x0800458d
 800451c:	0800458d 	.word	0x0800458d
 8004520:	0800458d 	.word	0x0800458d
 8004524:	0800458d 	.word	0x0800458d
 8004528:	0800458d 	.word	0x0800458d
 800452c:	0800458d 	.word	0x0800458d
 8004530:	08004595 	.word	0x08004595
 8004534:	0800458d 	.word	0x0800458d
 8004538:	0800458d 	.word	0x0800458d
 800453c:	0800458d 	.word	0x0800458d
 8004540:	0800458d 	.word	0x0800458d
 8004544:	0800458d 	.word	0x0800458d
 8004548:	0800458d 	.word	0x0800458d
 800454c:	0800458d 	.word	0x0800458d
 8004550:	08004595 	.word	0x08004595
 8004554:	58024400 	.word	0x58024400
 8004558:	58024800 	.word	0x58024800
 800455c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004560:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004564:	3308      	adds	r3, #8
 8004566:	2101      	movs	r1, #1
 8004568:	4618      	mov	r0, r3
 800456a:	f001 fdcb 	bl	8006104 <RCCEx_PLL2_Config>
 800456e:	4603      	mov	r3, r0
 8004570:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004574:	e00f      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800457a:	3328      	adds	r3, #40	@ 0x28
 800457c:	2101      	movs	r1, #1
 800457e:	4618      	mov	r0, r3
 8004580:	f001 fe72 	bl	8006268 <RCCEx_PLL3_Config>
 8004584:	4603      	mov	r3, r0
 8004586:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800458a:	e004      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004592:	e000      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004594:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004596:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10a      	bne.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800459e:	4bbf      	ldr	r3, [pc, #764]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80045a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80045a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045ac:	4abb      	ldr	r2, [pc, #748]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80045ae:	430b      	orrs	r3, r1
 80045b0:	6553      	str	r3, [r2, #84]	@ 0x54
 80045b2:	e003      	b.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80045b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80045bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c4:	f002 0302 	and.w	r3, r2, #2
 80045c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045cc:	2300      	movs	r3, #0
 80045ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045d2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80045d6:	460b      	mov	r3, r1
 80045d8:	4313      	orrs	r3, r2
 80045da:	d041      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80045dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045e2:	2b05      	cmp	r3, #5
 80045e4:	d824      	bhi.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80045e6:	a201      	add	r2, pc, #4	@ (adr r2, 80045ec <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80045e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ec:	08004639 	.word	0x08004639
 80045f0:	08004605 	.word	0x08004605
 80045f4:	0800461b 	.word	0x0800461b
 80045f8:	08004639 	.word	0x08004639
 80045fc:	08004639 	.word	0x08004639
 8004600:	08004639 	.word	0x08004639
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004604:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004608:	3308      	adds	r3, #8
 800460a:	2101      	movs	r1, #1
 800460c:	4618      	mov	r0, r3
 800460e:	f001 fd79 	bl	8006104 <RCCEx_PLL2_Config>
 8004612:	4603      	mov	r3, r0
 8004614:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004618:	e00f      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800461a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800461e:	3328      	adds	r3, #40	@ 0x28
 8004620:	2101      	movs	r1, #1
 8004622:	4618      	mov	r0, r3
 8004624:	f001 fe20 	bl	8006268 <RCCEx_PLL3_Config>
 8004628:	4603      	mov	r3, r0
 800462a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800462e:	e004      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004636:	e000      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8004638:	bf00      	nop
    }

    if (ret == HAL_OK)
 800463a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10a      	bne.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004642:	4b96      	ldr	r3, [pc, #600]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004646:	f023 0107 	bic.w	r1, r3, #7
 800464a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800464e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004650:	4a92      	ldr	r2, [pc, #584]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004652:	430b      	orrs	r3, r1
 8004654:	6553      	str	r3, [r2, #84]	@ 0x54
 8004656:	e003      	b.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004658:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800465c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004660:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004668:	f002 0304 	and.w	r3, r2, #4
 800466c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004670:	2300      	movs	r3, #0
 8004672:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004676:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800467a:	460b      	mov	r3, r1
 800467c:	4313      	orrs	r3, r2
 800467e:	d044      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004680:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004688:	2b05      	cmp	r3, #5
 800468a:	d825      	bhi.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800468c:	a201      	add	r2, pc, #4	@ (adr r2, 8004694 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800468e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004692:	bf00      	nop
 8004694:	080046e1 	.word	0x080046e1
 8004698:	080046ad 	.word	0x080046ad
 800469c:	080046c3 	.word	0x080046c3
 80046a0:	080046e1 	.word	0x080046e1
 80046a4:	080046e1 	.word	0x080046e1
 80046a8:	080046e1 	.word	0x080046e1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046b0:	3308      	adds	r3, #8
 80046b2:	2101      	movs	r1, #1
 80046b4:	4618      	mov	r0, r3
 80046b6:	f001 fd25 	bl	8006104 <RCCEx_PLL2_Config>
 80046ba:	4603      	mov	r3, r0
 80046bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80046c0:	e00f      	b.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046c6:	3328      	adds	r3, #40	@ 0x28
 80046c8:	2101      	movs	r1, #1
 80046ca:	4618      	mov	r0, r3
 80046cc:	f001 fdcc 	bl	8006268 <RCCEx_PLL3_Config>
 80046d0:	4603      	mov	r3, r0
 80046d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80046d6:	e004      	b.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80046de:	e000      	b.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80046e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d10b      	bne.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046ea:	4b6c      	ldr	r3, [pc, #432]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80046ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ee:	f023 0107 	bic.w	r1, r3, #7
 80046f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046fa:	4a68      	ldr	r2, [pc, #416]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80046fc:	430b      	orrs	r3, r1
 80046fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004700:	e003      	b.n	800470a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004702:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004706:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800470a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800470e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004712:	f002 0320 	and.w	r3, r2, #32
 8004716:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800471a:	2300      	movs	r3, #0
 800471c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004720:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004724:	460b      	mov	r3, r1
 8004726:	4313      	orrs	r3, r2
 8004728:	d055      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800472a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800472e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004732:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004736:	d033      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8004738:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800473c:	d82c      	bhi.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800473e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004742:	d02f      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004744:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004748:	d826      	bhi.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800474a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800474e:	d02b      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004750:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004754:	d820      	bhi.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004756:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800475a:	d012      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800475c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004760:	d81a      	bhi.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004762:	2b00      	cmp	r3, #0
 8004764:	d022      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004766:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800476a:	d115      	bne.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800476c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004770:	3308      	adds	r3, #8
 8004772:	2100      	movs	r1, #0
 8004774:	4618      	mov	r0, r3
 8004776:	f001 fcc5 	bl	8006104 <RCCEx_PLL2_Config>
 800477a:	4603      	mov	r3, r0
 800477c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004780:	e015      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004782:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004786:	3328      	adds	r3, #40	@ 0x28
 8004788:	2102      	movs	r1, #2
 800478a:	4618      	mov	r0, r3
 800478c:	f001 fd6c 	bl	8006268 <RCCEx_PLL3_Config>
 8004790:	4603      	mov	r3, r0
 8004792:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004796:	e00a      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800479e:	e006      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80047a0:	bf00      	nop
 80047a2:	e004      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80047a4:	bf00      	nop
 80047a6:	e002      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80047a8:	bf00      	nop
 80047aa:	e000      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80047ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d10b      	bne.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047b6:	4b39      	ldr	r3, [pc, #228]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80047b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ba:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80047be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047c6:	4a35      	ldr	r2, [pc, #212]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80047c8:	430b      	orrs	r3, r1
 80047ca:	6553      	str	r3, [r2, #84]	@ 0x54
 80047cc:	e003      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80047d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047de:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80047e2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80047e6:	2300      	movs	r3, #0
 80047e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80047ec:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80047f0:	460b      	mov	r3, r1
 80047f2:	4313      	orrs	r3, r2
 80047f4:	d058      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80047f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047fe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004802:	d033      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8004804:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004808:	d82c      	bhi.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800480a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800480e:	d02f      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8004810:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004814:	d826      	bhi.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004816:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800481a:	d02b      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800481c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004820:	d820      	bhi.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004822:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004826:	d012      	beq.n	800484e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8004828:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800482c:	d81a      	bhi.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800482e:	2b00      	cmp	r3, #0
 8004830:	d022      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8004832:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004836:	d115      	bne.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004838:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800483c:	3308      	adds	r3, #8
 800483e:	2100      	movs	r1, #0
 8004840:	4618      	mov	r0, r3
 8004842:	f001 fc5f 	bl	8006104 <RCCEx_PLL2_Config>
 8004846:	4603      	mov	r3, r0
 8004848:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800484c:	e015      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800484e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004852:	3328      	adds	r3, #40	@ 0x28
 8004854:	2102      	movs	r1, #2
 8004856:	4618      	mov	r0, r3
 8004858:	f001 fd06 	bl	8006268 <RCCEx_PLL3_Config>
 800485c:	4603      	mov	r3, r0
 800485e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004862:	e00a      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800486a:	e006      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800486c:	bf00      	nop
 800486e:	e004      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004870:	bf00      	nop
 8004872:	e002      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004874:	bf00      	nop
 8004876:	e000      	b.n	800487a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004878:	bf00      	nop
    }

    if (ret == HAL_OK)
 800487a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800487e:	2b00      	cmp	r3, #0
 8004880:	d10e      	bne.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004882:	4b06      	ldr	r3, [pc, #24]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004886:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800488a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800488e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004892:	4a02      	ldr	r2, [pc, #8]	@ (800489c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004894:	430b      	orrs	r3, r1
 8004896:	6593      	str	r3, [r2, #88]	@ 0x58
 8004898:	e006      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800489a:	bf00      	nop
 800489c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80048a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80048a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80048b4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80048b8:	2300      	movs	r3, #0
 80048ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80048be:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80048c2:	460b      	mov	r3, r1
 80048c4:	4313      	orrs	r3, r2
 80048c6:	d055      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80048c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048d0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80048d4:	d033      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80048d6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80048da:	d82c      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048e0:	d02f      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80048e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048e6:	d826      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048e8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80048ec:	d02b      	beq.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80048ee:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80048f2:	d820      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048f8:	d012      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80048fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048fe:	d81a      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004900:	2b00      	cmp	r3, #0
 8004902:	d022      	beq.n	800494a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8004904:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004908:	d115      	bne.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800490a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800490e:	3308      	adds	r3, #8
 8004910:	2100      	movs	r1, #0
 8004912:	4618      	mov	r0, r3
 8004914:	f001 fbf6 	bl	8006104 <RCCEx_PLL2_Config>
 8004918:	4603      	mov	r3, r0
 800491a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800491e:	e015      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004924:	3328      	adds	r3, #40	@ 0x28
 8004926:	2102      	movs	r1, #2
 8004928:	4618      	mov	r0, r3
 800492a:	f001 fc9d 	bl	8006268 <RCCEx_PLL3_Config>
 800492e:	4603      	mov	r3, r0
 8004930:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004934:	e00a      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800493c:	e006      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800493e:	bf00      	nop
 8004940:	e004      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004942:	bf00      	nop
 8004944:	e002      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004946:	bf00      	nop
 8004948:	e000      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800494a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800494c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004950:	2b00      	cmp	r3, #0
 8004952:	d10b      	bne.n	800496c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004954:	4ba0      	ldr	r3, [pc, #640]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004958:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800495c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004960:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004964:	4a9c      	ldr	r2, [pc, #624]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004966:	430b      	orrs	r3, r1
 8004968:	6593      	str	r3, [r2, #88]	@ 0x58
 800496a:	e003      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800496c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004970:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004974:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800497c:	f002 0308 	and.w	r3, r2, #8
 8004980:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004984:	2300      	movs	r3, #0
 8004986:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800498a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800498e:	460b      	mov	r3, r1
 8004990:	4313      	orrs	r3, r2
 8004992:	d01e      	beq.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004994:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004998:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800499c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049a0:	d10c      	bne.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80049a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049a6:	3328      	adds	r3, #40	@ 0x28
 80049a8:	2102      	movs	r1, #2
 80049aa:	4618      	mov	r0, r3
 80049ac:	f001 fc5c 	bl	8006268 <RCCEx_PLL3_Config>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80049bc:	4b86      	ldr	r3, [pc, #536]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80049be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049c0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049cc:	4a82      	ldr	r2, [pc, #520]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80049ce:	430b      	orrs	r3, r1
 80049d0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80049d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049da:	f002 0310 	and.w	r3, r2, #16
 80049de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049e2:	2300      	movs	r3, #0
 80049e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80049e8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80049ec:	460b      	mov	r3, r1
 80049ee:	4313      	orrs	r3, r2
 80049f0:	d01e      	beq.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80049f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049fe:	d10c      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a04:	3328      	adds	r3, #40	@ 0x28
 8004a06:	2102      	movs	r1, #2
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f001 fc2d 	bl	8006268 <RCCEx_PLL3_Config>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d002      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a1a:	4b6f      	ldr	r3, [pc, #444]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a1e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a2a:	4a6b      	ldr	r2, [pc, #428]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004a2c:	430b      	orrs	r3, r1
 8004a2e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a38:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004a3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a3e:	2300      	movs	r3, #0
 8004a40:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a42:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004a46:	460b      	mov	r3, r1
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	d03e      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004a4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004a54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a58:	d022      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004a5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a5e:	d81b      	bhi.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d003      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8004a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a68:	d00b      	beq.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8004a6a:	e015      	b.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a70:	3308      	adds	r3, #8
 8004a72:	2100      	movs	r1, #0
 8004a74:	4618      	mov	r0, r3
 8004a76:	f001 fb45 	bl	8006104 <RCCEx_PLL2_Config>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a80:	e00f      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a86:	3328      	adds	r3, #40	@ 0x28
 8004a88:	2102      	movs	r1, #2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f001 fbec 	bl	8006268 <RCCEx_PLL3_Config>
 8004a90:	4603      	mov	r3, r0
 8004a92:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a96:	e004      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a9e:	e000      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8004aa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aa2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10b      	bne.n	8004ac2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004aaa:	4b4b      	ldr	r3, [pc, #300]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aae:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004ab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ab6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004aba:	4a47      	ldr	r2, [pc, #284]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004abc:	430b      	orrs	r3, r1
 8004abe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ac0:	e003      	b.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ac6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004aca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004ad6:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ad8:	2300      	movs	r3, #0
 8004ada:	677b      	str	r3, [r7, #116]	@ 0x74
 8004adc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	d03b      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004ae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004aea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004af2:	d01f      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004af4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004af8:	d818      	bhi.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8004afa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004afe:	d003      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8004b00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b04:	d007      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8004b06:	e011      	b.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b08:	4b33      	ldr	r3, [pc, #204]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b0c:	4a32      	ldr	r2, [pc, #200]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b14:	e00f      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b1a:	3328      	adds	r3, #40	@ 0x28
 8004b1c:	2101      	movs	r1, #1
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f001 fba2 	bl	8006268 <RCCEx_PLL3_Config>
 8004b24:	4603      	mov	r3, r0
 8004b26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b2a:	e004      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b32:	e000      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8004b34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10b      	bne.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b3e:	4b26      	ldr	r3, [pc, #152]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b42:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004b46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b4e:	4a22      	ldr	r2, [pc, #136]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b50:	430b      	orrs	r3, r1
 8004b52:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b54:	e003      	b.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b5a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004b5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b66:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004b6a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b70:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004b74:	460b      	mov	r3, r1
 8004b76:	4313      	orrs	r3, r2
 8004b78:	d034      	beq.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004b7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d003      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004b84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b88:	d007      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8004b8a:	e011      	b.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b8c:	4b12      	ldr	r3, [pc, #72]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b90:	4a11      	ldr	r2, [pc, #68]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004b98:	e00e      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b9e:	3308      	adds	r3, #8
 8004ba0:	2102      	movs	r1, #2
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f001 faae 	bl	8006104 <RCCEx_PLL2_Config>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004bae:	e003      	b.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004bb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d10d      	bne.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004bc0:	4b05      	ldr	r3, [pc, #20]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004bc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bc4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bce:	4a02      	ldr	r2, [pc, #8]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004bd0:	430b      	orrs	r3, r1
 8004bd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004bd4:	e006      	b.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8004bd6:	bf00      	nop
 8004bd8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bdc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004be0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004be4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bec:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004bf0:	663b      	str	r3, [r7, #96]	@ 0x60
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	667b      	str	r3, [r7, #100]	@ 0x64
 8004bf6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004bfa:	460b      	mov	r3, r1
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	d00c      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c04:	3328      	adds	r3, #40	@ 0x28
 8004c06:	2102      	movs	r1, #2
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f001 fb2d 	bl	8006268 <RCCEx_PLL3_Config>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d002      	beq.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004c1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c22:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004c26:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c28:	2300      	movs	r3, #0
 8004c2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c2c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004c30:	460b      	mov	r3, r1
 8004c32:	4313      	orrs	r3, r2
 8004c34:	d036      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c40:	d018      	beq.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8004c42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c46:	d811      	bhi.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c4c:	d014      	beq.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8004c4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c52:	d80b      	bhi.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d011      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004c58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c5c:	d106      	bne.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c5e:	4bb7      	ldr	r3, [pc, #732]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c62:	4ab6      	ldr	r2, [pc, #728]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c68:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004c6a:	e008      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004c72:	e004      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004c74:	bf00      	nop
 8004c76:	e002      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004c78:	bf00      	nop
 8004c7a:	e000      	b.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004c7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d10a      	bne.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c86:	4bad      	ldr	r3, [pc, #692]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c8a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c94:	4aa9      	ldr	r2, [pc, #676]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c96:	430b      	orrs	r3, r1
 8004c98:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c9a:	e003      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c9c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ca0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004ca4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cac:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004cb0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cb6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004cba:	460b      	mov	r3, r1
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	d009      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004cc0:	4b9e      	ldr	r3, [pc, #632]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004cc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cc4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004cc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cce:	4a9b      	ldr	r2, [pc, #620]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004cd0:	430b      	orrs	r3, r1
 8004cd2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cdc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ce6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004cea:	460b      	mov	r3, r1
 8004cec:	4313      	orrs	r3, r2
 8004cee:	d009      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004cf0:	4b92      	ldr	r3, [pc, #584]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004cf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cf4:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cfc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cfe:	4a8f      	ldr	r2, [pc, #572]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d00:	430b      	orrs	r3, r1
 8004d02:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004d04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004d10:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d12:	2300      	movs	r3, #0
 8004d14:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d16:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004d1a:	460b      	mov	r3, r1
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	d00e      	beq.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d20:	4b86      	ldr	r3, [pc, #536]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	4a85      	ldr	r2, [pc, #532]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d26:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004d2a:	6113      	str	r3, [r2, #16]
 8004d2c:	4b83      	ldr	r3, [pc, #524]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d2e:	6919      	ldr	r1, [r3, #16]
 8004d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d38:	4a80      	ldr	r2, [pc, #512]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d3a:	430b      	orrs	r3, r1
 8004d3c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d46:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d50:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004d54:	460b      	mov	r3, r1
 8004d56:	4313      	orrs	r3, r2
 8004d58:	d009      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004d5a:	4b78      	ldr	r3, [pc, #480]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d5e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004d62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d68:	4a74      	ldr	r2, [pc, #464]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d6a:	430b      	orrs	r3, r1
 8004d6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004d6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d76:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004d7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d80:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004d84:	460b      	mov	r3, r1
 8004d86:	4313      	orrs	r3, r2
 8004d88:	d00a      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d8a:	4b6c      	ldr	r3, [pc, #432]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004d92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d9a:	4a68      	ldr	r2, [pc, #416]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d9c:	430b      	orrs	r3, r1
 8004d9e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004da0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da8:	2100      	movs	r1, #0
 8004daa:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004dac:	f003 0301 	and.w	r3, r3, #1
 8004db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004db2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004db6:	460b      	mov	r3, r1
 8004db8:	4313      	orrs	r3, r2
 8004dba:	d011      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dc0:	3308      	adds	r3, #8
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f001 f99d 	bl	8006104 <RCCEx_PLL2_Config>
 8004dca:	4603      	mov	r3, r0
 8004dcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004dd0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d003      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ddc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004de0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de8:	2100      	movs	r1, #0
 8004dea:	6239      	str	r1, [r7, #32]
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004df2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004df6:	460b      	mov	r3, r1
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	d011      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004dfc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e00:	3308      	adds	r3, #8
 8004e02:	2101      	movs	r1, #1
 8004e04:	4618      	mov	r0, r3
 8004e06:	f001 f97d 	bl	8006104 <RCCEx_PLL2_Config>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004e10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d003      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e28:	2100      	movs	r1, #0
 8004e2a:	61b9      	str	r1, [r7, #24]
 8004e2c:	f003 0304 	and.w	r3, r3, #4
 8004e30:	61fb      	str	r3, [r7, #28]
 8004e32:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004e36:	460b      	mov	r3, r1
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	d011      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e40:	3308      	adds	r3, #8
 8004e42:	2102      	movs	r1, #2
 8004e44:	4618      	mov	r0, r3
 8004e46:	f001 f95d 	bl	8006104 <RCCEx_PLL2_Config>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004e50:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d003      	beq.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e68:	2100      	movs	r1, #0
 8004e6a:	6139      	str	r1, [r7, #16]
 8004e6c:	f003 0308 	and.w	r3, r3, #8
 8004e70:	617b      	str	r3, [r7, #20]
 8004e72:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004e76:	460b      	mov	r3, r1
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	d011      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e80:	3328      	adds	r3, #40	@ 0x28
 8004e82:	2100      	movs	r1, #0
 8004e84:	4618      	mov	r0, r3
 8004e86:	f001 f9ef 	bl	8006268 <RCCEx_PLL3_Config>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8004e90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d003      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e9c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004ea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea8:	2100      	movs	r1, #0
 8004eaa:	60b9      	str	r1, [r7, #8]
 8004eac:	f003 0310 	and.w	r3, r3, #16
 8004eb0:	60fb      	str	r3, [r7, #12]
 8004eb2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	d011      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ebc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ec0:	3328      	adds	r3, #40	@ 0x28
 8004ec2:	2101      	movs	r1, #1
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f001 f9cf 	bl	8006268 <RCCEx_PLL3_Config>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004ed0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d003      	beq.n	8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ed8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004edc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004ee0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ee8:	2100      	movs	r1, #0
 8004eea:	6039      	str	r1, [r7, #0]
 8004eec:	f003 0320 	and.w	r3, r3, #32
 8004ef0:	607b      	str	r3, [r7, #4]
 8004ef2:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	d011      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004efc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f00:	3328      	adds	r3, #40	@ 0x28
 8004f02:	2102      	movs	r1, #2
 8004f04:	4618      	mov	r0, r3
 8004f06:	f001 f9af 	bl	8006268 <RCCEx_PLL3_Config>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004f10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d003      	beq.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f1c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8004f20:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d101      	bne.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	e000      	b.n	8004f2e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8004f34:	46bd      	mov	sp, r7
 8004f36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f3a:	bf00      	nop
 8004f3c:	58024400 	.word	0x58024400

08004f40 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b090      	sub	sp, #64	@ 0x40
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004f4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f4e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8004f52:	430b      	orrs	r3, r1
 8004f54:	f040 8094 	bne.w	8005080 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8004f58:	4b9b      	ldr	r3, [pc, #620]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8004f5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f5c:	f003 0307 	and.w	r3, r3, #7
 8004f60:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8004f62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f64:	2b04      	cmp	r3, #4
 8004f66:	f200 8087 	bhi.w	8005078 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8004f6a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f70 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8004f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f70:	08004f85 	.word	0x08004f85
 8004f74:	08004fad 	.word	0x08004fad
 8004f78:	08004fd5 	.word	0x08004fd5
 8004f7c:	08005071 	.word	0x08005071
 8004f80:	08004ffd 	.word	0x08004ffd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004f84:	4b90      	ldr	r3, [pc, #576]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004f90:	d108      	bne.n	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004f92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004f96:	4618      	mov	r0, r3
 8004f98:	f000 ff62 	bl	8005e60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004fa0:	f000 bc93 	b.w	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fa8:	f000 bc8f 	b.w	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004fac:	4b86      	ldr	r3, [pc, #536]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004fb8:	d108      	bne.n	8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004fba:	f107 0318 	add.w	r3, r7, #24
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 fca6 	bl	8005910 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004fc8:	f000 bc7f 	b.w	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004fd0:	f000 bc7b 	b.w	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004fd4:	4b7c      	ldr	r3, [pc, #496]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fe0:	d108      	bne.n	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004fe2:	f107 030c 	add.w	r3, r7, #12
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f000 fde6 	bl	8005bb8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8004ff0:	f000 bc6b 	b.w	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8004ff8:	f000 bc67 	b.w	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004ffc:	4b72      	ldr	r3, [pc, #456]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8004ffe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005000:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005004:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005006:	4b70      	ldr	r3, [pc, #448]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 0304 	and.w	r3, r3, #4
 800500e:	2b04      	cmp	r3, #4
 8005010:	d10c      	bne.n	800502c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005014:	2b00      	cmp	r3, #0
 8005016:	d109      	bne.n	800502c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005018:	4b6b      	ldr	r3, [pc, #428]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	08db      	lsrs	r3, r3, #3
 800501e:	f003 0303 	and.w	r3, r3, #3
 8005022:	4a6a      	ldr	r2, [pc, #424]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005024:	fa22 f303 	lsr.w	r3, r2, r3
 8005028:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800502a:	e01f      	b.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800502c:	4b66      	ldr	r3, [pc, #408]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005034:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005038:	d106      	bne.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800503a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800503c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005040:	d102      	bne.n	8005048 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005042:	4b63      	ldr	r3, [pc, #396]	@ (80051d0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005044:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005046:	e011      	b.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005048:	4b5f      	ldr	r3, [pc, #380]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005050:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005054:	d106      	bne.n	8005064 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005058:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800505c:	d102      	bne.n	8005064 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800505e:	4b5d      	ldr	r3, [pc, #372]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005060:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005062:	e003      	b.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005064:	2300      	movs	r3, #0
 8005066:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005068:	f000 bc2f 	b.w	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800506c:	f000 bc2d 	b.w	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005070:	4b59      	ldr	r3, [pc, #356]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005074:	f000 bc29 	b.w	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8005078:	2300      	movs	r3, #0
 800507a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800507c:	f000 bc25 	b.w	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005080:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005084:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005088:	430b      	orrs	r3, r1
 800508a:	f040 80a7 	bne.w	80051dc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800508e:	4b4e      	ldr	r3, [pc, #312]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005092:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005096:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800509a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800509e:	d054      	beq.n	800514a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80050a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80050a6:	f200 808b 	bhi.w	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80050aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ac:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80050b0:	f000 8083 	beq.w	80051ba <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 80050b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80050ba:	f200 8081 	bhi.w	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80050be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050c4:	d02f      	beq.n	8005126 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80050c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80050cc:	d878      	bhi.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80050ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d004      	beq.n	80050de <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 80050d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80050da:	d012      	beq.n	8005102 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80050dc:	e070      	b.n	80051c0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80050de:	4b3a      	ldr	r3, [pc, #232]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80050ea:	d107      	bne.n	80050fc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80050ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80050f0:	4618      	mov	r0, r3
 80050f2:	f000 feb5 	bl	8005e60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80050f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80050fa:	e3e6      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80050fc:	2300      	movs	r3, #0
 80050fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005100:	e3e3      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005102:	4b31      	ldr	r3, [pc, #196]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800510a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800510e:	d107      	bne.n	8005120 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005110:	f107 0318 	add.w	r3, r7, #24
 8005114:	4618      	mov	r0, r3
 8005116:	f000 fbfb 	bl	8005910 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800511e:	e3d4      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005120:	2300      	movs	r3, #0
 8005122:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005124:	e3d1      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005126:	4b28      	ldr	r3, [pc, #160]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800512e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005132:	d107      	bne.n	8005144 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005134:	f107 030c 	add.w	r3, r7, #12
 8005138:	4618      	mov	r0, r3
 800513a:	f000 fd3d 	bl	8005bb8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005142:	e3c2      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005144:	2300      	movs	r3, #0
 8005146:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005148:	e3bf      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800514a:	4b1f      	ldr	r3, [pc, #124]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800514c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800514e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005152:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005154:	4b1c      	ldr	r3, [pc, #112]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0304 	and.w	r3, r3, #4
 800515c:	2b04      	cmp	r3, #4
 800515e:	d10c      	bne.n	800517a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8005160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005162:	2b00      	cmp	r3, #0
 8005164:	d109      	bne.n	800517a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005166:	4b18      	ldr	r3, [pc, #96]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	08db      	lsrs	r3, r3, #3
 800516c:	f003 0303 	and.w	r3, r3, #3
 8005170:	4a16      	ldr	r2, [pc, #88]	@ (80051cc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005172:	fa22 f303 	lsr.w	r3, r2, r3
 8005176:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005178:	e01e      	b.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800517a:	4b13      	ldr	r3, [pc, #76]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005182:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005186:	d106      	bne.n	8005196 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8005188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800518a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800518e:	d102      	bne.n	8005196 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005190:	4b0f      	ldr	r3, [pc, #60]	@ (80051d0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005192:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005194:	e010      	b.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005196:	4b0c      	ldr	r3, [pc, #48]	@ (80051c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800519e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051a2:	d106      	bne.n	80051b2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80051a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051aa:	d102      	bne.n	80051b2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80051ac:	4b09      	ldr	r3, [pc, #36]	@ (80051d4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80051ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80051b0:	e002      	b.n	80051b8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80051b2:	2300      	movs	r3, #0
 80051b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80051b6:	e388      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80051b8:	e387      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80051ba:	4b07      	ldr	r3, [pc, #28]	@ (80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80051bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80051be:	e384      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80051c0:	2300      	movs	r3, #0
 80051c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80051c4:	e381      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80051c6:	bf00      	nop
 80051c8:	58024400 	.word	0x58024400
 80051cc:	03d09000 	.word	0x03d09000
 80051d0:	003d0900 	.word	0x003d0900
 80051d4:	017d7840 	.word	0x017d7840
 80051d8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80051dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051e0:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80051e4:	430b      	orrs	r3, r1
 80051e6:	f040 809c 	bne.w	8005322 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80051ea:	4b9e      	ldr	r3, [pc, #632]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80051ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051ee:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80051f2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80051f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80051fa:	d054      	beq.n	80052a6 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 80051fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005202:	f200 808b 	bhi.w	800531c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8005206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005208:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800520c:	f000 8083 	beq.w	8005316 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8005210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005212:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005216:	f200 8081 	bhi.w	800531c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800521a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005220:	d02f      	beq.n	8005282 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8005222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005224:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005228:	d878      	bhi.n	800531c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800522a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800522c:	2b00      	cmp	r3, #0
 800522e:	d004      	beq.n	800523a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8005230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005232:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005236:	d012      	beq.n	800525e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8005238:	e070      	b.n	800531c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800523a:	4b8a      	ldr	r3, [pc, #552]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005242:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005246:	d107      	bne.n	8005258 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005248:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800524c:	4618      	mov	r0, r3
 800524e:	f000 fe07 	bl	8005e60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005254:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005256:	e338      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005258:	2300      	movs	r3, #0
 800525a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800525c:	e335      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800525e:	4b81      	ldr	r3, [pc, #516]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005266:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800526a:	d107      	bne.n	800527c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800526c:	f107 0318 	add.w	r3, r7, #24
 8005270:	4618      	mov	r0, r3
 8005272:	f000 fb4d 	bl	8005910 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800527a:	e326      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800527c:	2300      	movs	r3, #0
 800527e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005280:	e323      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005282:	4b78      	ldr	r3, [pc, #480]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800528a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800528e:	d107      	bne.n	80052a0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005290:	f107 030c 	add.w	r3, r7, #12
 8005294:	4618      	mov	r0, r3
 8005296:	f000 fc8f 	bl	8005bb8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800529e:	e314      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80052a0:	2300      	movs	r3, #0
 80052a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052a4:	e311      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80052a6:	4b6f      	ldr	r3, [pc, #444]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80052a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80052ae:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80052b0:	4b6c      	ldr	r3, [pc, #432]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0304 	and.w	r3, r3, #4
 80052b8:	2b04      	cmp	r3, #4
 80052ba:	d10c      	bne.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80052bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d109      	bne.n	80052d6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80052c2:	4b68      	ldr	r3, [pc, #416]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	08db      	lsrs	r3, r3, #3
 80052c8:	f003 0303 	and.w	r3, r3, #3
 80052cc:	4a66      	ldr	r2, [pc, #408]	@ (8005468 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80052ce:	fa22 f303 	lsr.w	r3, r2, r3
 80052d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052d4:	e01e      	b.n	8005314 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80052d6:	4b63      	ldr	r3, [pc, #396]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052e2:	d106      	bne.n	80052f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80052e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052ea:	d102      	bne.n	80052f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80052ec:	4b5f      	ldr	r3, [pc, #380]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80052ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052f0:	e010      	b.n	8005314 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80052f2:	4b5c      	ldr	r3, [pc, #368]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052fe:	d106      	bne.n	800530e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8005300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005302:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005306:	d102      	bne.n	800530e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005308:	4b59      	ldr	r3, [pc, #356]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800530a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800530c:	e002      	b.n	8005314 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800530e:	2300      	movs	r3, #0
 8005310:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005312:	e2da      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005314:	e2d9      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005316:	4b57      	ldr	r3, [pc, #348]	@ (8005474 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005318:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800531a:	e2d6      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800531c:	2300      	movs	r3, #0
 800531e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005320:	e2d3      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005322:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005326:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800532a:	430b      	orrs	r3, r1
 800532c:	f040 80a7 	bne.w	800547e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005330:	4b4c      	ldr	r3, [pc, #304]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005332:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005334:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005338:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800533a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800533c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005340:	d055      	beq.n	80053ee <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8005342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005344:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005348:	f200 8096 	bhi.w	8005478 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800534c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800534e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005352:	f000 8084 	beq.w	800545e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8005356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005358:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800535c:	f200 808c 	bhi.w	8005478 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8005360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005366:	d030      	beq.n	80053ca <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8005368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800536a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800536e:	f200 8083 	bhi.w	8005478 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8005372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005374:	2b00      	cmp	r3, #0
 8005376:	d004      	beq.n	8005382 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8005378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800537a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800537e:	d012      	beq.n	80053a6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8005380:	e07a      	b.n	8005478 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005382:	4b38      	ldr	r3, [pc, #224]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800538a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800538e:	d107      	bne.n	80053a0 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005390:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005394:	4618      	mov	r0, r3
 8005396:	f000 fd63 	bl	8005e60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800539a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800539c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800539e:	e294      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80053a0:	2300      	movs	r3, #0
 80053a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80053a4:	e291      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80053a6:	4b2f      	ldr	r3, [pc, #188]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053b2:	d107      	bne.n	80053c4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80053b4:	f107 0318 	add.w	r3, r7, #24
 80053b8:	4618      	mov	r0, r3
 80053ba:	f000 faa9 	bl	8005910 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80053be:	69bb      	ldr	r3, [r7, #24]
 80053c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80053c2:	e282      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80053c4:	2300      	movs	r3, #0
 80053c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80053c8:	e27f      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80053ca:	4b26      	ldr	r3, [pc, #152]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80053d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80053d6:	d107      	bne.n	80053e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80053d8:	f107 030c 	add.w	r3, r7, #12
 80053dc:	4618      	mov	r0, r3
 80053de:	f000 fbeb 	bl	8005bb8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80053e6:	e270      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80053e8:	2300      	movs	r3, #0
 80053ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80053ec:	e26d      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80053ee:	4b1d      	ldr	r3, [pc, #116]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80053f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053f2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80053f6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80053f8:	4b1a      	ldr	r3, [pc, #104]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0304 	and.w	r3, r3, #4
 8005400:	2b04      	cmp	r3, #4
 8005402:	d10c      	bne.n	800541e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8005404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005406:	2b00      	cmp	r3, #0
 8005408:	d109      	bne.n	800541e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800540a:	4b16      	ldr	r3, [pc, #88]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	08db      	lsrs	r3, r3, #3
 8005410:	f003 0303 	and.w	r3, r3, #3
 8005414:	4a14      	ldr	r2, [pc, #80]	@ (8005468 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8005416:	fa22 f303 	lsr.w	r3, r2, r3
 800541a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800541c:	e01e      	b.n	800545c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800541e:	4b11      	ldr	r3, [pc, #68]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800542a:	d106      	bne.n	800543a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800542c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800542e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005432:	d102      	bne.n	800543a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005434:	4b0d      	ldr	r3, [pc, #52]	@ (800546c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8005436:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005438:	e010      	b.n	800545c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800543a:	4b0a      	ldr	r3, [pc, #40]	@ (8005464 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005442:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005446:	d106      	bne.n	8005456 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8005448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800544a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800544e:	d102      	bne.n	8005456 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005450:	4b07      	ldr	r3, [pc, #28]	@ (8005470 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005452:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005454:	e002      	b.n	800545c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005456:	2300      	movs	r3, #0
 8005458:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800545a:	e236      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800545c:	e235      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800545e:	4b05      	ldr	r3, [pc, #20]	@ (8005474 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005460:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005462:	e232      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005464:	58024400 	.word	0x58024400
 8005468:	03d09000 	.word	0x03d09000
 800546c:	003d0900 	.word	0x003d0900
 8005470:	017d7840 	.word	0x017d7840
 8005474:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8005478:	2300      	movs	r3, #0
 800547a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800547c:	e225      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800547e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005482:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005486:	430b      	orrs	r3, r1
 8005488:	f040 8085 	bne.w	8005596 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800548c:	4b9c      	ldr	r3, [pc, #624]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800548e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005490:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005494:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8005496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005498:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800549c:	d06b      	beq.n	8005576 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800549e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80054a4:	d874      	bhi.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80054a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054ac:	d056      	beq.n	800555c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 80054ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054b4:	d86c      	bhi.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80054b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80054bc:	d03b      	beq.n	8005536 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80054be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80054c4:	d864      	bhi.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80054c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054cc:	d021      	beq.n	8005512 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80054ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80054d4:	d85c      	bhi.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80054d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d004      	beq.n	80054e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 80054dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054e2:	d004      	beq.n	80054ee <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 80054e4:	e054      	b.n	8005590 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80054e6:	f7fe fb75 	bl	8003bd4 <HAL_RCC_GetPCLK1Freq>
 80054ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80054ec:	e1ed      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80054ee:	4b84      	ldr	r3, [pc, #528]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054fa:	d107      	bne.n	800550c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054fc:	f107 0318 	add.w	r3, r7, #24
 8005500:	4618      	mov	r0, r3
 8005502:	f000 fa05 	bl	8005910 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800550a:	e1de      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800550c:	2300      	movs	r3, #0
 800550e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005510:	e1db      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005512:	4b7b      	ldr	r3, [pc, #492]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800551a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800551e:	d107      	bne.n	8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005520:	f107 030c 	add.w	r3, r7, #12
 8005524:	4618      	mov	r0, r3
 8005526:	f000 fb47 	bl	8005bb8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800552e:	e1cc      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005530:	2300      	movs	r3, #0
 8005532:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005534:	e1c9      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005536:	4b72      	ldr	r3, [pc, #456]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0304 	and.w	r3, r3, #4
 800553e:	2b04      	cmp	r3, #4
 8005540:	d109      	bne.n	8005556 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005542:	4b6f      	ldr	r3, [pc, #444]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	08db      	lsrs	r3, r3, #3
 8005548:	f003 0303 	and.w	r3, r3, #3
 800554c:	4a6d      	ldr	r2, [pc, #436]	@ (8005704 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800554e:	fa22 f303 	lsr.w	r3, r2, r3
 8005552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005554:	e1b9      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005556:	2300      	movs	r3, #0
 8005558:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800555a:	e1b6      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800555c:	4b68      	ldr	r3, [pc, #416]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005564:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005568:	d102      	bne.n	8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800556a:	4b67      	ldr	r3, [pc, #412]	@ (8005708 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800556c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800556e:	e1ac      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005570:	2300      	movs	r3, #0
 8005572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005574:	e1a9      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005576:	4b62      	ldr	r3, [pc, #392]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800557e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005582:	d102      	bne.n	800558a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8005584:	4b61      	ldr	r3, [pc, #388]	@ (800570c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8005586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005588:	e19f      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800558a:	2300      	movs	r3, #0
 800558c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800558e:	e19c      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8005590:	2300      	movs	r3, #0
 8005592:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005594:	e199      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005596:	e9d7 2300 	ldrd	r2, r3, [r7]
 800559a:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800559e:	430b      	orrs	r3, r1
 80055a0:	d173      	bne.n	800568a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80055a2:	4b57      	ldr	r3, [pc, #348]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80055a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80055aa:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80055ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055b2:	d02f      	beq.n	8005614 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 80055b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055b6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055ba:	d863      	bhi.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 80055bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d004      	beq.n	80055cc <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 80055c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055c8:	d012      	beq.n	80055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 80055ca:	e05b      	b.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80055cc:	4b4c      	ldr	r3, [pc, #304]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055d8:	d107      	bne.n	80055ea <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80055da:	f107 0318 	add.w	r3, r7, #24
 80055de:	4618      	mov	r0, r3
 80055e0:	f000 f996 	bl	8005910 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80055e8:	e16f      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80055ea:	2300      	movs	r3, #0
 80055ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80055ee:	e16c      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80055f0:	4b43      	ldr	r3, [pc, #268]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055fc:	d107      	bne.n	800560e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80055fe:	f107 030c 	add.w	r3, r7, #12
 8005602:	4618      	mov	r0, r3
 8005604:	f000 fad8 	bl	8005bb8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800560c:	e15d      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800560e:	2300      	movs	r3, #0
 8005610:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005612:	e15a      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005614:	4b3a      	ldr	r3, [pc, #232]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005618:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800561c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800561e:	4b38      	ldr	r3, [pc, #224]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 0304 	and.w	r3, r3, #4
 8005626:	2b04      	cmp	r3, #4
 8005628:	d10c      	bne.n	8005644 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800562a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800562c:	2b00      	cmp	r3, #0
 800562e:	d109      	bne.n	8005644 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005630:	4b33      	ldr	r3, [pc, #204]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	08db      	lsrs	r3, r3, #3
 8005636:	f003 0303 	and.w	r3, r3, #3
 800563a:	4a32      	ldr	r2, [pc, #200]	@ (8005704 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800563c:	fa22 f303 	lsr.w	r3, r2, r3
 8005640:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005642:	e01e      	b.n	8005682 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005644:	4b2e      	ldr	r3, [pc, #184]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800564c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005650:	d106      	bne.n	8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8005652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005654:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005658:	d102      	bne.n	8005660 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800565a:	4b2b      	ldr	r3, [pc, #172]	@ (8005708 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800565c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800565e:	e010      	b.n	8005682 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005660:	4b27      	ldr	r3, [pc, #156]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005668:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800566c:	d106      	bne.n	800567c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800566e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005670:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005674:	d102      	bne.n	800567c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005676:	4b25      	ldr	r3, [pc, #148]	@ (800570c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8005678:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800567a:	e002      	b.n	8005682 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800567c:	2300      	movs	r3, #0
 800567e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005680:	e123      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005682:	e122      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8005684:	2300      	movs	r3, #0
 8005686:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005688:	e11f      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800568a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800568e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005692:	430b      	orrs	r3, r1
 8005694:	d13c      	bne.n	8005710 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005696:	4b1a      	ldr	r3, [pc, #104]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8005698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800569a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800569e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80056a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d004      	beq.n	80056b0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80056a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056ac:	d012      	beq.n	80056d4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 80056ae:	e023      	b.n	80056f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80056b0:	4b13      	ldr	r3, [pc, #76]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80056bc:	d107      	bne.n	80056ce <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80056be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056c2:	4618      	mov	r0, r3
 80056c4:	f000 fbcc 	bl	8005e60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80056c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056cc:	e0fd      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80056ce:	2300      	movs	r3, #0
 80056d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056d2:	e0fa      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80056d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005700 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80056e0:	d107      	bne.n	80056f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80056e2:	f107 0318 	add.w	r3, r7, #24
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 f912 	bl	8005910 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80056ec:	6a3b      	ldr	r3, [r7, #32]
 80056ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80056f0:	e0eb      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80056f2:	2300      	movs	r3, #0
 80056f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056f6:	e0e8      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80056f8:	2300      	movs	r3, #0
 80056fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056fc:	e0e5      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80056fe:	bf00      	nop
 8005700:	58024400 	.word	0x58024400
 8005704:	03d09000 	.word	0x03d09000
 8005708:	003d0900 	.word	0x003d0900
 800570c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005710:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005714:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005718:	430b      	orrs	r3, r1
 800571a:	f040 8085 	bne.w	8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800571e:	4b6d      	ldr	r3, [pc, #436]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005720:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005722:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8005726:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800572a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800572e:	d06b      	beq.n	8005808 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8005730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005732:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005736:	d874      	bhi.n	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8005738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800573a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800573e:	d056      	beq.n	80057ee <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8005740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005742:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005746:	d86c      	bhi.n	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8005748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800574a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800574e:	d03b      	beq.n	80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8005750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005752:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005756:	d864      	bhi.n	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8005758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800575e:	d021      	beq.n	80057a4 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8005760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005762:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005766:	d85c      	bhi.n	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8005768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800576a:	2b00      	cmp	r3, #0
 800576c:	d004      	beq.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800576e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005770:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005774:	d004      	beq.n	8005780 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8005776:	e054      	b.n	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8005778:	f000 f8b4 	bl	80058e4 <HAL_RCCEx_GetD3PCLK1Freq>
 800577c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800577e:	e0a4      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005780:	4b54      	ldr	r3, [pc, #336]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005788:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800578c:	d107      	bne.n	800579e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800578e:	f107 0318 	add.w	r3, r7, #24
 8005792:	4618      	mov	r0, r3
 8005794:	f000 f8bc 	bl	8005910 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800579c:	e095      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800579e:	2300      	movs	r3, #0
 80057a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057a2:	e092      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80057a4:	4b4b      	ldr	r3, [pc, #300]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80057b0:	d107      	bne.n	80057c2 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80057b2:	f107 030c 	add.w	r3, r7, #12
 80057b6:	4618      	mov	r0, r3
 80057b8:	f000 f9fe 	bl	8005bb8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80057c0:	e083      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80057c2:	2300      	movs	r3, #0
 80057c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057c6:	e080      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80057c8:	4b42      	ldr	r3, [pc, #264]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0304 	and.w	r3, r3, #4
 80057d0:	2b04      	cmp	r3, #4
 80057d2:	d109      	bne.n	80057e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057d4:	4b3f      	ldr	r3, [pc, #252]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	08db      	lsrs	r3, r3, #3
 80057da:	f003 0303 	and.w	r3, r3, #3
 80057de:	4a3e      	ldr	r2, [pc, #248]	@ (80058d8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 80057e0:	fa22 f303 	lsr.w	r3, r2, r3
 80057e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80057e6:	e070      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80057e8:	2300      	movs	r3, #0
 80057ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057ec:	e06d      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80057ee:	4b39      	ldr	r3, [pc, #228]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057fa:	d102      	bne.n	8005802 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 80057fc:	4b37      	ldr	r3, [pc, #220]	@ (80058dc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80057fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005800:	e063      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005802:	2300      	movs	r3, #0
 8005804:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005806:	e060      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005808:	4b32      	ldr	r3, [pc, #200]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005810:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005814:	d102      	bne.n	800581c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8005816:	4b32      	ldr	r3, [pc, #200]	@ (80058e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8005818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800581a:	e056      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800581c:	2300      	movs	r3, #0
 800581e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005820:	e053      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8005822:	2300      	movs	r3, #0
 8005824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005826:	e050      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005828:	e9d7 2300 	ldrd	r2, r3, [r7]
 800582c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8005830:	430b      	orrs	r3, r1
 8005832:	d148      	bne.n	80058c6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005834:	4b27      	ldr	r3, [pc, #156]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005836:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005838:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800583c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800583e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005840:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005844:	d02a      	beq.n	800589c <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8005846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005848:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800584c:	d838      	bhi.n	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800584e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005850:	2b00      	cmp	r3, #0
 8005852:	d004      	beq.n	800585e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8005854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005856:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800585a:	d00d      	beq.n	8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800585c:	e030      	b.n	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800585e:	4b1d      	ldr	r3, [pc, #116]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005866:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800586a:	d102      	bne.n	8005872 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800586c:	4b1c      	ldr	r3, [pc, #112]	@ (80058e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800586e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005870:	e02b      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005872:	2300      	movs	r3, #0
 8005874:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005876:	e028      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005878:	4b16      	ldr	r3, [pc, #88]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005880:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005884:	d107      	bne.n	8005896 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800588a:	4618      	mov	r0, r3
 800588c:	f000 fae8 	bl	8005e60 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005894:	e019      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005896:	2300      	movs	r3, #0
 8005898:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800589a:	e016      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800589c:	4b0d      	ldr	r3, [pc, #52]	@ (80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058a4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058a8:	d107      	bne.n	80058ba <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058aa:	f107 0318 	add.w	r3, r7, #24
 80058ae:	4618      	mov	r0, r3
 80058b0:	f000 f82e 	bl	8005910 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80058b8:	e007      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80058ba:	2300      	movs	r3, #0
 80058bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058be:	e004      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80058c0:	2300      	movs	r3, #0
 80058c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058c4:	e001      	b.n	80058ca <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 80058c6:	2300      	movs	r3, #0
 80058c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80058ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3740      	adds	r7, #64	@ 0x40
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	58024400 	.word	0x58024400
 80058d8:	03d09000 	.word	0x03d09000
 80058dc:	003d0900 	.word	0x003d0900
 80058e0:	017d7840 	.word	0x017d7840

080058e4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80058e8:	f7fe f944 	bl	8003b74 <HAL_RCC_GetHCLKFreq>
 80058ec:	4602      	mov	r2, r0
 80058ee:	4b06      	ldr	r3, [pc, #24]	@ (8005908 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80058f0:	6a1b      	ldr	r3, [r3, #32]
 80058f2:	091b      	lsrs	r3, r3, #4
 80058f4:	f003 0307 	and.w	r3, r3, #7
 80058f8:	4904      	ldr	r1, [pc, #16]	@ (800590c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80058fa:	5ccb      	ldrb	r3, [r1, r3]
 80058fc:	f003 031f 	and.w	r3, r3, #31
 8005900:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005904:	4618      	mov	r0, r3
 8005906:	bd80      	pop	{r7, pc}
 8005908:	58024400 	.word	0x58024400
 800590c:	0800643c 	.word	0x0800643c

08005910 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005910:	b480      	push	{r7}
 8005912:	b089      	sub	sp, #36	@ 0x24
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005918:	4ba1      	ldr	r3, [pc, #644]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800591a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800591c:	f003 0303 	and.w	r3, r3, #3
 8005920:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005922:	4b9f      	ldr	r3, [pc, #636]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005924:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005926:	0b1b      	lsrs	r3, r3, #12
 8005928:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800592c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800592e:	4b9c      	ldr	r3, [pc, #624]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005932:	091b      	lsrs	r3, r3, #4
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800593a:	4b99      	ldr	r3, [pc, #612]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800593c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800593e:	08db      	lsrs	r3, r3, #3
 8005940:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005944:	693a      	ldr	r2, [r7, #16]
 8005946:	fb02 f303 	mul.w	r3, r2, r3
 800594a:	ee07 3a90 	vmov	s15, r3
 800594e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005952:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 8111 	beq.w	8005b80 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800595e:	69bb      	ldr	r3, [r7, #24]
 8005960:	2b02      	cmp	r3, #2
 8005962:	f000 8083 	beq.w	8005a6c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	2b02      	cmp	r3, #2
 800596a:	f200 80a1 	bhi.w	8005ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800596e:	69bb      	ldr	r3, [r7, #24]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d003      	beq.n	800597c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	2b01      	cmp	r3, #1
 8005978:	d056      	beq.n	8005a28 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800597a:	e099      	b.n	8005ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800597c:	4b88      	ldr	r3, [pc, #544]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 0320 	and.w	r3, r3, #32
 8005984:	2b00      	cmp	r3, #0
 8005986:	d02d      	beq.n	80059e4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005988:	4b85      	ldr	r3, [pc, #532]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	08db      	lsrs	r3, r3, #3
 800598e:	f003 0303 	and.w	r3, r3, #3
 8005992:	4a84      	ldr	r2, [pc, #528]	@ (8005ba4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005994:	fa22 f303 	lsr.w	r3, r2, r3
 8005998:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	ee07 3a90 	vmov	s15, r3
 80059a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	ee07 3a90 	vmov	s15, r3
 80059aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059b2:	4b7b      	ldr	r3, [pc, #492]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059ba:	ee07 3a90 	vmov	s15, r3
 80059be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80059c6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005ba8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80059ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059de:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80059e2:	e087      	b.n	8005af4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	ee07 3a90 	vmov	s15, r3
 80059ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059ee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005bac <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80059f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059f6:	4b6a      	ldr	r3, [pc, #424]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80059f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059fe:	ee07 3a90 	vmov	s15, r3
 8005a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a06:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a0a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005ba8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a26:	e065      	b.n	8005af4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	ee07 3a90 	vmov	s15, r3
 8005a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a32:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005a36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a3a:	4b59      	ldr	r3, [pc, #356]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a42:	ee07 3a90 	vmov	s15, r3
 8005a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a4e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005ba8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005a6a:	e043      	b.n	8005af4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	ee07 3a90 	vmov	s15, r3
 8005a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a76:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005bb4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a7e:	4b48      	ldr	r3, [pc, #288]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a86:	ee07 3a90 	vmov	s15, r3
 8005a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a92:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005ba8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005a96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aaa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005aae:	e021      	b.n	8005af4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	ee07 3a90 	vmov	s15, r3
 8005ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005bb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005abe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ac2:	4b37      	ldr	r3, [pc, #220]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005aca:	ee07 3a90 	vmov	s15, r3
 8005ace:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ad2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ad6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005ba8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ada:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ade:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ae2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ae6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005aea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005af2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005af4:	4b2a      	ldr	r3, [pc, #168]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005af8:	0a5b      	lsrs	r3, r3, #9
 8005afa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005afe:	ee07 3a90 	vmov	s15, r3
 8005b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b1a:	ee17 2a90 	vmov	r2, s15
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005b22:	4b1f      	ldr	r3, [pc, #124]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b26:	0c1b      	lsrs	r3, r3, #16
 8005b28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b2c:	ee07 3a90 	vmov	s15, r3
 8005b30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b48:	ee17 2a90 	vmov	r2, s15
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005b50:	4b13      	ldr	r3, [pc, #76]	@ (8005ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b54:	0e1b      	lsrs	r3, r3, #24
 8005b56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b5a:	ee07 3a90 	vmov	s15, r3
 8005b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005b66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b76:	ee17 2a90 	vmov	r2, s15
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005b7e:	e008      	b.n	8005b92 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	609a      	str	r2, [r3, #8]
}
 8005b92:	bf00      	nop
 8005b94:	3724      	adds	r7, #36	@ 0x24
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	58024400 	.word	0x58024400
 8005ba4:	03d09000 	.word	0x03d09000
 8005ba8:	46000000 	.word	0x46000000
 8005bac:	4c742400 	.word	0x4c742400
 8005bb0:	4a742400 	.word	0x4a742400
 8005bb4:	4bbebc20 	.word	0x4bbebc20

08005bb8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b089      	sub	sp, #36	@ 0x24
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005bc0:	4ba1      	ldr	r3, [pc, #644]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc4:	f003 0303 	and.w	r3, r3, #3
 8005bc8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005bca:	4b9f      	ldr	r3, [pc, #636]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bce:	0d1b      	lsrs	r3, r3, #20
 8005bd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bd4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005bd6:	4b9c      	ldr	r3, [pc, #624]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bda:	0a1b      	lsrs	r3, r3, #8
 8005bdc:	f003 0301 	and.w	r3, r3, #1
 8005be0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005be2:	4b99      	ldr	r3, [pc, #612]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005be6:	08db      	lsrs	r3, r3, #3
 8005be8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005bec:	693a      	ldr	r2, [r7, #16]
 8005bee:	fb02 f303 	mul.w	r3, r2, r3
 8005bf2:	ee07 3a90 	vmov	s15, r3
 8005bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bfa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	f000 8111 	beq.w	8005e28 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	f000 8083 	beq.w	8005d14 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	f200 80a1 	bhi.w	8005d58 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d003      	beq.n	8005c24 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d056      	beq.n	8005cd0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005c22:	e099      	b.n	8005d58 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c24:	4b88      	ldr	r3, [pc, #544]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 0320 	and.w	r3, r3, #32
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d02d      	beq.n	8005c8c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c30:	4b85      	ldr	r3, [pc, #532]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	08db      	lsrs	r3, r3, #3
 8005c36:	f003 0303 	and.w	r3, r3, #3
 8005c3a:	4a84      	ldr	r2, [pc, #528]	@ (8005e4c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005c3c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c40:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	ee07 3a90 	vmov	s15, r3
 8005c48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	ee07 3a90 	vmov	s15, r3
 8005c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c5a:	4b7b      	ldr	r3, [pc, #492]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c62:	ee07 3a90 	vmov	s15, r3
 8005c66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c6e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005e50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005c72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c86:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005c8a:	e087      	b.n	8005d9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	ee07 3a90 	vmov	s15, r3
 8005c92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c96:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005e54 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005c9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c9e:	4b6a      	ldr	r3, [pc, #424]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ca6:	ee07 3a90 	vmov	s15, r3
 8005caa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cae:	ed97 6a03 	vldr	s12, [r7, #12]
 8005cb2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005e50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005cb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005cce:	e065      	b.n	8005d9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005cd0:	697b      	ldr	r3, [r7, #20]
 8005cd2:	ee07 3a90 	vmov	s15, r3
 8005cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cda:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005e58 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005cde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ce2:	4b59      	ldr	r3, [pc, #356]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cea:	ee07 3a90 	vmov	s15, r3
 8005cee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cf2:	ed97 6a03 	vldr	s12, [r7, #12]
 8005cf6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005e50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005cfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d12:	e043      	b.n	8005d9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	ee07 3a90 	vmov	s15, r3
 8005d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d1e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005e5c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005d22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d26:	4b48      	ldr	r3, [pc, #288]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d2e:	ee07 3a90 	vmov	s15, r3
 8005d32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d36:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d3a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005e50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005d3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d56:	e021      	b.n	8005d9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	ee07 3a90 	vmov	s15, r3
 8005d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d62:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005e58 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005d66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d6a:	4b37      	ldr	r3, [pc, #220]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d72:	ee07 3a90 	vmov	s15, r3
 8005d76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d7e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005e50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005d82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d9a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005d9c:	4b2a      	ldr	r3, [pc, #168]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da0:	0a5b      	lsrs	r3, r3, #9
 8005da2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005da6:	ee07 3a90 	vmov	s15, r3
 8005daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005db2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005db6:	edd7 6a07 	vldr	s13, [r7, #28]
 8005dba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dc2:	ee17 2a90 	vmov	r2, s15
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005dca:	4b1f      	ldr	r3, [pc, #124]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dce:	0c1b      	lsrs	r3, r3, #16
 8005dd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dd4:	ee07 3a90 	vmov	s15, r3
 8005dd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ddc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005de0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005de4:	edd7 6a07 	vldr	s13, [r7, #28]
 8005de8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005df0:	ee17 2a90 	vmov	r2, s15
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005df8:	4b13      	ldr	r3, [pc, #76]	@ (8005e48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfc:	0e1b      	lsrs	r3, r3, #24
 8005dfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e02:	ee07 3a90 	vmov	s15, r3
 8005e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005e0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005e12:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e1e:	ee17 2a90 	vmov	r2, s15
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005e26:	e008      	b.n	8005e3a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	609a      	str	r2, [r3, #8]
}
 8005e3a:	bf00      	nop
 8005e3c:	3724      	adds	r7, #36	@ 0x24
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr
 8005e46:	bf00      	nop
 8005e48:	58024400 	.word	0x58024400
 8005e4c:	03d09000 	.word	0x03d09000
 8005e50:	46000000 	.word	0x46000000
 8005e54:	4c742400 	.word	0x4c742400
 8005e58:	4a742400 	.word	0x4a742400
 8005e5c:	4bbebc20 	.word	0x4bbebc20

08005e60 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b089      	sub	sp, #36	@ 0x24
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e68:	4ba0      	ldr	r3, [pc, #640]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e6c:	f003 0303 	and.w	r3, r3, #3
 8005e70:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8005e72:	4b9e      	ldr	r3, [pc, #632]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e76:	091b      	lsrs	r3, r3, #4
 8005e78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e7c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8005e7e:	4b9b      	ldr	r3, [pc, #620]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e82:	f003 0301 	and.w	r3, r3, #1
 8005e86:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005e88:	4b98      	ldr	r3, [pc, #608]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e8c:	08db      	lsrs	r3, r3, #3
 8005e8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e92:	693a      	ldr	r2, [r7, #16]
 8005e94:	fb02 f303 	mul.w	r3, r2, r3
 8005e98:	ee07 3a90 	vmov	s15, r3
 8005e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ea0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f000 8111 	beq.w	80060ce <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8005eac:	69bb      	ldr	r3, [r7, #24]
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	f000 8083 	beq.w	8005fba <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	2b02      	cmp	r3, #2
 8005eb8:	f200 80a1 	bhi.w	8005ffe <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8005ebc:	69bb      	ldr	r3, [r7, #24]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d003      	beq.n	8005eca <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d056      	beq.n	8005f76 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8005ec8:	e099      	b.n	8005ffe <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005eca:	4b88      	ldr	r3, [pc, #544]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f003 0320 	and.w	r3, r3, #32
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d02d      	beq.n	8005f32 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ed6:	4b85      	ldr	r3, [pc, #532]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	08db      	lsrs	r3, r3, #3
 8005edc:	f003 0303 	and.w	r3, r3, #3
 8005ee0:	4a83      	ldr	r2, [pc, #524]	@ (80060f0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8005ee2:	fa22 f303 	lsr.w	r3, r2, r3
 8005ee6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	ee07 3a90 	vmov	s15, r3
 8005eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	ee07 3a90 	vmov	s15, r3
 8005ef8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005efc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f00:	4b7a      	ldr	r3, [pc, #488]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f08:	ee07 3a90 	vmov	s15, r3
 8005f0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f10:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f14:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80060f4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005f18:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f20:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f24:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f2c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005f30:	e087      	b.n	8006042 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	ee07 3a90 	vmov	s15, r3
 8005f38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f3c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80060f8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8005f40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f44:	4b69      	ldr	r3, [pc, #420]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f4c:	ee07 3a90 	vmov	s15, r3
 8005f50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f54:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f58:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80060f4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005f5c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f60:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f64:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f70:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f74:	e065      	b.n	8006042 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	ee07 3a90 	vmov	s15, r3
 8005f7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f80:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80060fc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8005f84:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f88:	4b58      	ldr	r3, [pc, #352]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f90:	ee07 3a90 	vmov	s15, r3
 8005f94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f98:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f9c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80060f4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005fa0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fa4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fa8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fb0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fb4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005fb8:	e043      	b.n	8006042 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	ee07 3a90 	vmov	s15, r3
 8005fc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fc4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8006100 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8005fc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fcc:	4b47      	ldr	r3, [pc, #284]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8005fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fd4:	ee07 3a90 	vmov	s15, r3
 8005fd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fdc:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fe0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80060f4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8005fe4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fe8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ff0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ff4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ff8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ffc:	e021      	b.n	8006042 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	ee07 3a90 	vmov	s15, r3
 8006004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006008:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80060f8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800600c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006010:	4b36      	ldr	r3, [pc, #216]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006014:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006018:	ee07 3a90 	vmov	s15, r3
 800601c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006020:	ed97 6a03 	vldr	s12, [r7, #12]
 8006024:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80060f4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006028:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800602c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006030:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006034:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006038:	ee67 7a27 	vmul.f32	s15, s14, s15
 800603c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006040:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006042:	4b2a      	ldr	r3, [pc, #168]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006046:	0a5b      	lsrs	r3, r3, #9
 8006048:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800604c:	ee07 3a90 	vmov	s15, r3
 8006050:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006054:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006058:	ee37 7a87 	vadd.f32	s14, s15, s14
 800605c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006060:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006064:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006068:	ee17 2a90 	vmov	r2, s15
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006070:	4b1e      	ldr	r3, [pc, #120]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006074:	0c1b      	lsrs	r3, r3, #16
 8006076:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800607a:	ee07 3a90 	vmov	s15, r3
 800607e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006082:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006086:	ee37 7a87 	vadd.f32	s14, s15, s14
 800608a:	edd7 6a07 	vldr	s13, [r7, #28]
 800608e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006096:	ee17 2a90 	vmov	r2, s15
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800609e:	4b13      	ldr	r3, [pc, #76]	@ (80060ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80060a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060a2:	0e1b      	lsrs	r3, r3, #24
 80060a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060a8:	ee07 3a90 	vmov	s15, r3
 80060ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80060bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060c4:	ee17 2a90 	vmov	r2, s15
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80060cc:	e008      	b.n	80060e0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2200      	movs	r2, #0
 80060d2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2200      	movs	r2, #0
 80060de:	609a      	str	r2, [r3, #8]
}
 80060e0:	bf00      	nop
 80060e2:	3724      	adds	r7, #36	@ 0x24
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr
 80060ec:	58024400 	.word	0x58024400
 80060f0:	03d09000 	.word	0x03d09000
 80060f4:	46000000 	.word	0x46000000
 80060f8:	4c742400 	.word	0x4c742400
 80060fc:	4a742400 	.word	0x4a742400
 8006100:	4bbebc20 	.word	0x4bbebc20

08006104 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800610e:	2300      	movs	r3, #0
 8006110:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006112:	4b53      	ldr	r3, [pc, #332]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 8006114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006116:	f003 0303 	and.w	r3, r3, #3
 800611a:	2b03      	cmp	r3, #3
 800611c:	d101      	bne.n	8006122 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e099      	b.n	8006256 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006122:	4b4f      	ldr	r3, [pc, #316]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a4e      	ldr	r2, [pc, #312]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 8006128:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800612c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800612e:	f7fa fc91 	bl	8000a54 <HAL_GetTick>
 8006132:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006134:	e008      	b.n	8006148 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006136:	f7fa fc8d 	bl	8000a54 <HAL_GetTick>
 800613a:	4602      	mov	r2, r0
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	1ad3      	subs	r3, r2, r3
 8006140:	2b02      	cmp	r3, #2
 8006142:	d901      	bls.n	8006148 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006144:	2303      	movs	r3, #3
 8006146:	e086      	b.n	8006256 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006148:	4b45      	ldr	r3, [pc, #276]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1f0      	bne.n	8006136 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006154:	4b42      	ldr	r3, [pc, #264]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 8006156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006158:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	031b      	lsls	r3, r3, #12
 8006162:	493f      	ldr	r1, [pc, #252]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 8006164:	4313      	orrs	r3, r2
 8006166:	628b      	str	r3, [r1, #40]	@ 0x28
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	3b01      	subs	r3, #1
 800616e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	3b01      	subs	r3, #1
 8006178:	025b      	lsls	r3, r3, #9
 800617a:	b29b      	uxth	r3, r3
 800617c:	431a      	orrs	r2, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	3b01      	subs	r3, #1
 8006184:	041b      	lsls	r3, r3, #16
 8006186:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800618a:	431a      	orrs	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	3b01      	subs	r3, #1
 8006192:	061b      	lsls	r3, r3, #24
 8006194:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006198:	4931      	ldr	r1, [pc, #196]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 800619a:	4313      	orrs	r3, r2
 800619c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800619e:	4b30      	ldr	r3, [pc, #192]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	492d      	ldr	r1, [pc, #180]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80061b0:	4b2b      	ldr	r3, [pc, #172]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b4:	f023 0220 	bic.w	r2, r3, #32
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	699b      	ldr	r3, [r3, #24]
 80061bc:	4928      	ldr	r1, [pc, #160]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061be:	4313      	orrs	r3, r2
 80061c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80061c2:	4b27      	ldr	r3, [pc, #156]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061c6:	4a26      	ldr	r2, [pc, #152]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061c8:	f023 0310 	bic.w	r3, r3, #16
 80061cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80061ce:	4b24      	ldr	r3, [pc, #144]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061d2:	4b24      	ldr	r3, [pc, #144]	@ (8006264 <RCCEx_PLL2_Config+0x160>)
 80061d4:	4013      	ands	r3, r2
 80061d6:	687a      	ldr	r2, [r7, #4]
 80061d8:	69d2      	ldr	r2, [r2, #28]
 80061da:	00d2      	lsls	r2, r2, #3
 80061dc:	4920      	ldr	r1, [pc, #128]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061de:	4313      	orrs	r3, r2
 80061e0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80061e2:	4b1f      	ldr	r3, [pc, #124]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061e8:	f043 0310 	orr.w	r3, r3, #16
 80061ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d106      	bne.n	8006202 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80061f4:	4b1a      	ldr	r3, [pc, #104]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f8:	4a19      	ldr	r2, [pc, #100]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 80061fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006200:	e00f      	b.n	8006222 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d106      	bne.n	8006216 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006208:	4b15      	ldr	r3, [pc, #84]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 800620a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800620c:	4a14      	ldr	r2, [pc, #80]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 800620e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006212:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006214:	e005      	b.n	8006222 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006216:	4b12      	ldr	r3, [pc, #72]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 8006218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800621a:	4a11      	ldr	r2, [pc, #68]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 800621c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006220:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006222:	4b0f      	ldr	r3, [pc, #60]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a0e      	ldr	r2, [pc, #56]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 8006228:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800622c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800622e:	f7fa fc11 	bl	8000a54 <HAL_GetTick>
 8006232:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006234:	e008      	b.n	8006248 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006236:	f7fa fc0d 	bl	8000a54 <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	2b02      	cmp	r3, #2
 8006242:	d901      	bls.n	8006248 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e006      	b.n	8006256 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006248:	4b05      	ldr	r3, [pc, #20]	@ (8006260 <RCCEx_PLL2_Config+0x15c>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d0f0      	beq.n	8006236 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006254:	7bfb      	ldrb	r3, [r7, #15]
}
 8006256:	4618      	mov	r0, r3
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	58024400 	.word	0x58024400
 8006264:	ffff0007 	.word	0xffff0007

08006268 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006272:	2300      	movs	r3, #0
 8006274:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006276:	4b53      	ldr	r3, [pc, #332]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800627a:	f003 0303 	and.w	r3, r3, #3
 800627e:	2b03      	cmp	r3, #3
 8006280:	d101      	bne.n	8006286 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e099      	b.n	80063ba <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006286:	4b4f      	ldr	r3, [pc, #316]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a4e      	ldr	r2, [pc, #312]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 800628c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006290:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006292:	f7fa fbdf 	bl	8000a54 <HAL_GetTick>
 8006296:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006298:	e008      	b.n	80062ac <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800629a:	f7fa fbdb 	bl	8000a54 <HAL_GetTick>
 800629e:	4602      	mov	r2, r0
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	1ad3      	subs	r3, r2, r3
 80062a4:	2b02      	cmp	r3, #2
 80062a6:	d901      	bls.n	80062ac <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80062a8:	2303      	movs	r3, #3
 80062aa:	e086      	b.n	80063ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80062ac:	4b45      	ldr	r3, [pc, #276]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d1f0      	bne.n	800629a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80062b8:	4b42      	ldr	r3, [pc, #264]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 80062ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062bc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	051b      	lsls	r3, r3, #20
 80062c6:	493f      	ldr	r1, [pc, #252]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 80062c8:	4313      	orrs	r3, r2
 80062ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	3b01      	subs	r3, #1
 80062d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	3b01      	subs	r3, #1
 80062dc:	025b      	lsls	r3, r3, #9
 80062de:	b29b      	uxth	r3, r3
 80062e0:	431a      	orrs	r2, r3
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	3b01      	subs	r3, #1
 80062e8:	041b      	lsls	r3, r3, #16
 80062ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80062ee:	431a      	orrs	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	3b01      	subs	r3, #1
 80062f6:	061b      	lsls	r3, r3, #24
 80062f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80062fc:	4931      	ldr	r1, [pc, #196]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 80062fe:	4313      	orrs	r3, r2
 8006300:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006302:	4b30      	ldr	r3, [pc, #192]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006306:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	492d      	ldr	r1, [pc, #180]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006310:	4313      	orrs	r3, r2
 8006312:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006314:	4b2b      	ldr	r3, [pc, #172]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006318:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	699b      	ldr	r3, [r3, #24]
 8006320:	4928      	ldr	r1, [pc, #160]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006322:	4313      	orrs	r3, r2
 8006324:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006326:	4b27      	ldr	r3, [pc, #156]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632a:	4a26      	ldr	r2, [pc, #152]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 800632c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006330:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006332:	4b24      	ldr	r3, [pc, #144]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006334:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006336:	4b24      	ldr	r3, [pc, #144]	@ (80063c8 <RCCEx_PLL3_Config+0x160>)
 8006338:	4013      	ands	r3, r2
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	69d2      	ldr	r2, [r2, #28]
 800633e:	00d2      	lsls	r2, r2, #3
 8006340:	4920      	ldr	r1, [pc, #128]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006342:	4313      	orrs	r3, r2
 8006344:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006346:	4b1f      	ldr	r3, [pc, #124]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800634a:	4a1e      	ldr	r2, [pc, #120]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 800634c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006350:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d106      	bne.n	8006366 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006358:	4b1a      	ldr	r3, [pc, #104]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 800635a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800635c:	4a19      	ldr	r2, [pc, #100]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 800635e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006362:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006364:	e00f      	b.n	8006386 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b01      	cmp	r3, #1
 800636a:	d106      	bne.n	800637a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800636c:	4b15      	ldr	r3, [pc, #84]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 800636e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006370:	4a14      	ldr	r2, [pc, #80]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006372:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006376:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006378:	e005      	b.n	8006386 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800637a:	4b12      	ldr	r3, [pc, #72]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 800637c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800637e:	4a11      	ldr	r2, [pc, #68]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006380:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006384:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006386:	4b0f      	ldr	r3, [pc, #60]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a0e      	ldr	r2, [pc, #56]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 800638c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006390:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006392:	f7fa fb5f 	bl	8000a54 <HAL_GetTick>
 8006396:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006398:	e008      	b.n	80063ac <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800639a:	f7fa fb5b 	bl	8000a54 <HAL_GetTick>
 800639e:	4602      	mov	r2, r0
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	1ad3      	subs	r3, r2, r3
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d901      	bls.n	80063ac <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80063a8:	2303      	movs	r3, #3
 80063aa:	e006      	b.n	80063ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80063ac:	4b05      	ldr	r3, [pc, #20]	@ (80063c4 <RCCEx_PLL3_Config+0x15c>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d0f0      	beq.n	800639a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80063b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3710      	adds	r7, #16
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}
 80063c2:	bf00      	nop
 80063c4:	58024400 	.word	0x58024400
 80063c8:	ffff0007 	.word	0xffff0007

080063cc <memset>:
 80063cc:	4402      	add	r2, r0
 80063ce:	4603      	mov	r3, r0
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d100      	bne.n	80063d6 <memset+0xa>
 80063d4:	4770      	bx	lr
 80063d6:	f803 1b01 	strb.w	r1, [r3], #1
 80063da:	e7f9      	b.n	80063d0 <memset+0x4>

080063dc <__libc_init_array>:
 80063dc:	b570      	push	{r4, r5, r6, lr}
 80063de:	4d0d      	ldr	r5, [pc, #52]	@ (8006414 <__libc_init_array+0x38>)
 80063e0:	4c0d      	ldr	r4, [pc, #52]	@ (8006418 <__libc_init_array+0x3c>)
 80063e2:	1b64      	subs	r4, r4, r5
 80063e4:	10a4      	asrs	r4, r4, #2
 80063e6:	2600      	movs	r6, #0
 80063e8:	42a6      	cmp	r6, r4
 80063ea:	d109      	bne.n	8006400 <__libc_init_array+0x24>
 80063ec:	4d0b      	ldr	r5, [pc, #44]	@ (800641c <__libc_init_array+0x40>)
 80063ee:	4c0c      	ldr	r4, [pc, #48]	@ (8006420 <__libc_init_array+0x44>)
 80063f0:	f000 f818 	bl	8006424 <_init>
 80063f4:	1b64      	subs	r4, r4, r5
 80063f6:	10a4      	asrs	r4, r4, #2
 80063f8:	2600      	movs	r6, #0
 80063fa:	42a6      	cmp	r6, r4
 80063fc:	d105      	bne.n	800640a <__libc_init_array+0x2e>
 80063fe:	bd70      	pop	{r4, r5, r6, pc}
 8006400:	f855 3b04 	ldr.w	r3, [r5], #4
 8006404:	4798      	blx	r3
 8006406:	3601      	adds	r6, #1
 8006408:	e7ee      	b.n	80063e8 <__libc_init_array+0xc>
 800640a:	f855 3b04 	ldr.w	r3, [r5], #4
 800640e:	4798      	blx	r3
 8006410:	3601      	adds	r6, #1
 8006412:	e7f2      	b.n	80063fa <__libc_init_array+0x1e>
 8006414:	0800644c 	.word	0x0800644c
 8006418:	0800644c 	.word	0x0800644c
 800641c:	0800644c 	.word	0x0800644c
 8006420:	08006450 	.word	0x08006450

08006424 <_init>:
 8006424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006426:	bf00      	nop
 8006428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800642a:	bc08      	pop	{r3}
 800642c:	469e      	mov	lr, r3
 800642e:	4770      	bx	lr

08006430 <_fini>:
 8006430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006432:	bf00      	nop
 8006434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006436:	bc08      	pop	{r3}
 8006438:	469e      	mov	lr, r3
 800643a:	4770      	bx	lr
