 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_out
Version: K-2015.06-SP2
Date   : Fri Mar 21 19:36:00 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__39_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__39_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__39_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__38_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__38_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__38_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__37_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__37_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__37_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__36_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__36_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__36_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__35_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__35_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__35_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__34_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__34_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__34_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__33_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__33_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__33_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__32_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__32_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__32_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__31_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__30_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__29_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__29_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__28_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__28_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__27_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__26_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__25_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3704/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3512 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__24_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__23_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__23_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__22_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__21_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__20_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__19_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__18_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__17_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__16_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__15_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__15_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__14_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__14_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__13_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__13_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__12_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__12_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__11_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__11_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__10_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__10_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__9_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__9_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__8_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__8_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__7_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__7_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__6_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__5_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__4_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__3_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__3_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__2_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__2_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__1_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__1_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_32__0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_32__0_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_32__0_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__27_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__26_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__25_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__24_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__23_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__23_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__22_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__21_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__20_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__19_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__18_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__17_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_33__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_33__16_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_33__16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__31_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__30_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__26_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__25_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__20_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__18_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__15_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__15_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__9_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__9_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__7_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__7_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3700/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3511 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__5_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_34__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3701/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3509 (net)                   16        0.030               0.000      0.931 r
  memory_reg_34__2_/E (EDFQD1)                      0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_34__2_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: memory_reg_35__36_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U1811/ZN (INR2XD2)                                0.197     0.146      0.805 r
  n3492 (net)                   38        0.068               0.000      0.805 r
  U3696/Z (CKBD1)                                   0.178     0.126      0.931 r
  n3510 (net)                   16        0.030               0.000      0.931 r
  memory_reg_35__36_/E (EDFQD1)                     0.178     0.000      0.931 r
  data arrival time                                                      0.931

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_35__36_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.067      0.933
  data required time                                                     0.933
  -------------------------------------------------------------------------------
  data required time                                                     0.933
  data arrival time                                                     -0.931
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_116_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U2973/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2422 (net)                    1        0.001               0.000      0.879 f
  U2517/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2428 (net)                    1        0.001               0.000      0.925 f
  U2318/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1713 (net)                    1        0.001               0.000      0.944 r
  Q_reg_116_/D (EDFQD1)                             0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_116_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_113_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3121/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2655 (net)                    1        0.001               0.000      0.879 f
  U1960/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2661 (net)                    1        0.001               0.000      0.925 f
  U2531/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1716 (net)                    1        0.001               0.000      0.944 r
  Q_reg_113_/D (EDFQD1)                             0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_113_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_94_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3570/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n3318 (net)                    1        0.001               0.000      0.879 f
  U2315/Z (AN4D0)                                   0.017     0.045      0.925 f
  n3326 (net)                    1        0.001               0.000      0.925 f
  U2314/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1735 (net)                    1        0.001               0.000      0.944 r
  Q_reg_94_/D (EDFQD1)                              0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_94_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_92_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3557/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n3295 (net)                    1        0.001               0.000      0.879 f
  U2312/Z (AN4D0)                                   0.017     0.045      0.925 f
  n3301 (net)                    1        0.001               0.000      0.925 f
  U2311/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1737 (net)                    1        0.001               0.000      0.944 r
  Q_reg_92_/D (EDFQD1)                              0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_92_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_90_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3326/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2959 (net)                    1        0.001               0.000      0.879 f
  U2306/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2965 (net)                    1        0.001               0.000      0.925 f
  U2305/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1739 (net)                    1        0.001               0.000      0.944 r
  Q_reg_90_/D (EDFQD1)                              0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_90_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_88_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3432/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n3121 (net)                    1        0.001               0.000      0.879 f
  U2300/Z (AN4D0)                                   0.017     0.045      0.925 f
  n3127 (net)                    1        0.001               0.000      0.925 f
  U2299/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1741 (net)                    1        0.001               0.000      0.944 r
  Q_reg_88_/D (EDFQD1)                              0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_88_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_84_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3460/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n3161 (net)                    1        0.001               0.000      0.879 f
  U2291/Z (AN4D0)                                   0.017     0.045      0.925 f
  n3167 (net)                    1        0.001               0.000      0.925 f
  U2290/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1745 (net)                    1        0.001               0.000      0.944 r
  Q_reg_84_/D (EDFQD1)                              0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_84_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_41_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U2922/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2342 (net)                    1        0.001               0.000      0.879 f
  U2507/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2348 (net)                    1        0.001               0.000      0.925 f
  U2192/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1708 (net)                    1        0.001               0.000      0.944 r
  Q_reg_41_/D (EDFQD1)                              0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_41_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_128_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U2606/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n1918 (net)                    1        0.001               0.000      0.879 f
  U2331/Z (AN4D0)                                   0.017     0.045      0.925 f
  n1924 (net)                    1        0.001               0.000      0.925 f
  U2532/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1781 (net)                    1        0.001               0.000      0.944 r
  Q_reg_128_/D (EDFQD1)                             0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_128_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_127_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U2598/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n1908 (net)                    1        0.001               0.000      0.879 f
  U2329/Z (AN4D0)                                   0.017     0.045      0.925 f
  n1914 (net)                    1        0.001               0.000      0.925 f
  U2328/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1782 (net)                    1        0.001               0.000      0.944 r
  Q_reg_127_/D (EDFQD1)                             0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_127_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_124_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U2558/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n1848 (net)                    1        0.001               0.000      0.879 f
  U2327/Z (AN4D0)                                   0.017     0.045      0.925 f
  n1859 (net)                    1        0.001               0.000      0.925 f
  U2326/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1785 (net)                    1        0.001               0.000      0.944 r
  Q_reg_124_/D (EDFQD1)                             0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_124_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_123_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U2621/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n1938 (net)                    1        0.001               0.000      0.879 f
  U2324/Z (AN4D0)                                   0.017     0.045      0.925 f
  n1944 (net)                    1        0.001               0.000      0.925 f
  U2323/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1786 (net)                    1        0.001               0.000      0.944 r
  Q_reg_123_/D (EDFQD1)                             0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_123_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_120_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U2566/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n1863 (net)                    1        0.001               0.000      0.879 f
  U2321/Z (AN4D0)                                   0.017     0.045      0.925 f
  n1869 (net)                    1        0.001               0.000      0.925 f
  U2320/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1789 (net)                    1        0.001               0.000      0.944 r
  Q_reg_120_/D (EDFQD1)                             0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_120_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_82_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3221/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2806 (net)                    1        0.001               0.000      0.879 f
  U2286/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2812 (net)                    1        0.001               0.000      0.925 f
  U2285/ZN (CKND2D0)                                0.026     0.019      0.944 r
  n1747 (net)                    1        0.001               0.000      0.944 r
  Q_reg_82_/D (EDFQD1)                              0.026     0.000      0.944 r
  data arrival time                                                      0.944

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_82_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.944
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_146_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3044/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2533 (net)                    1        0.001               0.000      0.879 f
  U2521/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2539 (net)                    1        0.001               0.000      0.925 f
  U2363/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1763 (net)                    1        0.001               0.000      0.943 r
  Q_reg_146_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_146_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_143_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3025/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2503 (net)                    1        0.001               0.000      0.879 f
  U2359/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2509 (net)                    1        0.001               0.000      0.925 f
  U2533/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1766 (net)                    1        0.001               0.000      0.943 r
  Q_reg_143_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_143_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_142_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3018/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2493 (net)                    1        0.001               0.000      0.879 f
  U2356/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2499 (net)                    1        0.001               0.000      0.925 f
  U2355/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1767 (net)                    1        0.001               0.000      0.943 r
  Q_reg_142_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_142_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_141_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3011/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2483 (net)                    1        0.001               0.000      0.879 f
  U2353/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2489 (net)                    1        0.001               0.000      0.925 f
  U2352/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1768 (net)                    1        0.001               0.000      0.943 r
  Q_reg_141_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_141_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_140_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3005/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2473 (net)                    1        0.001               0.000      0.879 f
  U2350/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2479 (net)                    1        0.001               0.000      0.925 f
  U2349/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1769 (net)                    1        0.001               0.000      0.943 r
  Q_reg_140_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_140_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_139_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3115/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2645 (net)                    1        0.001               0.000      0.879 f
  U2348/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2651 (net)                    1        0.001               0.000      0.925 f
  U2347/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1770 (net)                    1        0.001               0.000      0.943 r
  Q_reg_139_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_139_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_138_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3109/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2635 (net)                    1        0.001               0.000      0.879 f
  U2345/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2641 (net)                    1        0.001               0.000      0.925 f
  U2344/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1771 (net)                    1        0.001               0.000      0.943 r
  Q_reg_138_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_138_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_137_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U2985/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2442 (net)                    1        0.001               0.000      0.879 f
  U2342/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2449 (net)                    1        0.001               0.000      0.925 f
  U2341/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1772 (net)                    1        0.001               0.000      0.943 r
  Q_reg_137_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_137_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_136_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U2488/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2615 (net)                    1        0.001               0.000      0.879 f
  U2339/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2621 (net)                    1        0.001               0.000      0.925 f
  U2338/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1773 (net)                    1        0.001               0.000      0.943 r
  Q_reg_136_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_136_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_135_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3089/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2604 (net)                    1        0.001               0.000      0.879 f
  U2336/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2611 (net)                    1        0.001               0.000      0.925 f
  U2335/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1774 (net)                    1        0.001               0.000      0.943 r
  Q_reg_135_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_135_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_133_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3076/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2583 (net)                    1        0.001               0.000      0.879 f
  U2333/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2590 (net)                    1        0.001               0.000      0.925 f
  U2332/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1776 (net)                    1        0.001               0.000      0.943 r
  Q_reg_133_/D (EDFQD1)                             0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_133_/CP (EDFQD1)                                      0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_75_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3400/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n3071 (net)                    1        0.001               0.000      0.879 f
  U2266/Z (AN4D0)                                   0.017     0.045      0.925 f
  n3077 (net)                    1        0.001               0.000      0.925 f
  U2265/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1674 (net)                    1        0.001               0.000      0.943 r
  Q_reg_75_/D (EDFQD1)                              0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_75_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U3167/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2726 (net)                    1        0.001               0.000      0.879 f
  U2171/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2732 (net)                    1        0.001               0.000      0.925 f
  U2170/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1665 (net)                    1        0.001               0.000      0.943 r
  Q_reg_4_/D (EDFQD1)                               0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_4_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2407/ZN (NR2D1)                                  0.117     0.076      0.678 r
  n1880 (net)                   10        0.009               0.000      0.678 r
  U2414/Z (CKBD1)                                   0.251     0.159      0.838 r
  n3312 (net)                   54        0.043               0.000      0.838 r
  U2416/ZN (AOI22D0)                                0.079     0.042      0.879 f
  n2453 (net)                    1        0.001               0.000      0.879 f
  U2162/Z (AN4D0)                                   0.017     0.045      0.925 f
  n2459 (net)                    1        0.001               0.000      0.925 f
  U2161/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1668 (net)                    1        0.001               0.000      0.943 r
  Q_reg_1_/D (EDFQD1)                               0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_1_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.003


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_49_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U2412/Z (CKBD1)                                   0.287     0.175      0.833 r
  n3313 (net)                   62        0.050               0.000      0.833 r
  U3148/ZN (AOI22D0)                                0.085     0.042      0.875 f
  n2694 (net)                    1        0.001               0.000      0.875 f
  U2213/Z (AN4D0)                                   0.017     0.049      0.924 f
  n2701 (net)                    1        0.001               0.000      0.924 f
  U2212/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1700 (net)                    1        0.001               0.000      0.943 r
  Q_reg_49_/D (EDFQD1)                              0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_49_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_48_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U2412/Z (CKBD1)                                   0.287     0.175      0.833 r
  n3313 (net)                   62        0.050               0.000      0.833 r
  U2441/ZN (AOI22D0)                                0.085     0.042      0.875 f
  n2684 (net)                    1        0.001               0.000      0.875 f
  U2210/Z (AN4D0)                                   0.017     0.049      0.924 f
  n2691 (net)                    1        0.001               0.000      0.924 f
  U2209/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1701 (net)                    1        0.001               0.000      0.943 r
  Q_reg_48_/D (EDFQD1)                              0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_48_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_47_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U2412/Z (CKBD1)                                   0.287     0.175      0.833 r
  n3313 (net)                   62        0.050               0.000      0.833 r
  U3135/ZN (AOI22D0)                                0.085     0.042      0.875 f
  n2674 (net)                    1        0.001               0.000      0.875 f
  U2207/Z (AN4D0)                                   0.017     0.049      0.924 f
  n2681 (net)                    1        0.001               0.000      0.924 f
  U2206/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1702 (net)                    1        0.001               0.000      0.943 r
  Q_reg_47_/D (EDFQD1)                              0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_47_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_46_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U2412/Z (CKBD1)                                   0.287     0.175      0.833 r
  n3313 (net)                   62        0.050               0.000      0.833 r
  U3128/ZN (AOI22D0)                                0.085     0.042      0.875 f
  n2664 (net)                    1        0.001               0.000      0.875 f
  U2204/Z (AN4D0)                                   0.017     0.049      0.924 f
  n2671 (net)                    1        0.001               0.000      0.924 f
  U2203/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1703 (net)                    1        0.001               0.000      0.943 r
  Q_reg_46_/D (EDFQD1)                              0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_46_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_45_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U2412/Z (CKBD1)                                   0.287     0.175      0.833 r
  n3313 (net)                   62        0.050               0.000      0.833 r
  U3071/ZN (AOI22D0)                                0.085     0.042      0.875 f
  n2572 (net)                    1        0.001               0.000      0.875 f
  U2202/Z (AN4D0)                                   0.017     0.049      0.924 f
  n2579 (net)                    1        0.001               0.000      0.924 f
  U2200/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1704 (net)                    1        0.001               0.000      0.943 r
  Q_reg_45_/D (EDFQD1)                              0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_45_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_44_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U2412/Z (CKBD1)                                   0.287     0.175      0.833 r
  n3313 (net)                   62        0.050               0.000      0.833 r
  U3064/ZN (AOI22D0)                                0.085     0.042      0.875 f
  n2562 (net)                    1        0.001               0.000      0.875 f
  U2198/Z (AN4D0)                                   0.017     0.049      0.924 f
  n2569 (net)                    1        0.001               0.000      0.924 f
  U2197/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1705 (net)                    1        0.001               0.000      0.943 r
  Q_reg_44_/D (EDFQD1)                              0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_44_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_43_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U2412/Z (CKBD1)                                   0.287     0.175      0.833 r
  n3313 (net)                   62        0.050               0.000      0.833 r
  U2943/ZN (AOI22D0)                                0.085     0.042      0.875 f
  n2371 (net)                    1        0.001               0.000      0.875 f
  U2196/Z (AN4D0)                                   0.017     0.049      0.924 f
  n2378 (net)                    1        0.001               0.000      0.924 f
  U2194/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1706 (net)                    1        0.001               0.000      0.943 r
  Q_reg_43_/D (EDFQD1)                              0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_43_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_37_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.004               0.000      0.551 f
  U1817/ZN (INVD1)                                  0.032     0.022      0.573 r
  n1832 (net)                    2        0.005               0.000      0.573 r
  U1922/ZN (ND2D2)                                  0.034     0.030      0.603 f
  n1843 (net)                    4        0.009               0.000      0.603 f
  U2408/ZN (NR2D3)                                  0.080     0.056      0.659 r
  n1881 (net)                   21        0.018               0.000      0.659 r
  U2412/Z (CKBD1)                                   0.287     0.175      0.833 r
  n3313 (net)                   62        0.050               0.000      0.833 r
  U2747/ZN (AOI22D0)                                0.085     0.042      0.875 f
  n2100 (net)                    1        0.001               0.000      0.875 f
  U2187/Z (AN4D0)                                   0.017     0.049      0.924 f
  n2107 (net)                    1        0.001               0.000      0.924 f
  U2186/ZN (CKND2D0)                                0.026     0.019      0.943 r
  n1632 (net)                    1        0.001               0.000      0.943 r
  Q_reg_37_/D (EDFQD1)                              0.026     0.000      0.943 r
  data arrival time                                                      0.943

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_37_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.943
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


1
