// Seed: 1392261070
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  logic id_2,
    output uwire id_3,
    output logic id_4,
    input  logic id_5
);
  assign id_1 = id_5 ? id_5 : 1;
  always @(1 or posedge 1) begin
    id_0 <= id_5;
    id_1 = (id_2);
    #0 id_1 = 1;
    if (1)
      if (id_2 != id_5) id_4 <= 1;
      else;
    id_0 = 1;
    id_0 <= id_5;
    id_0 = #id_7 1;
  end
  module_0();
endmodule
