{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713446905548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713446905549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 16:28:25 2024 " "Processing started: Thu Apr 18 16:28:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713446905549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713446905549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713446905549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713446905630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713446905630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 2 2 " "Found 2 design units, including 2 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seven_seg " "Found entity 1: hex2seven_seg" {  } { { "hex2seven_seg.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/hex2seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713446910387 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory " "Found entity 2: memory" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713446910387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713446910387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory " "Elaborating entity \"memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713446910409 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button2_up memory.v(24) " "Verilog HDL or VHDL warning at memory.v(24): object \"button2_up\" assigned a value but never read" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713446910410 "|memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button3_up memory.v(24) " "Verilog HDL or VHDL warning at memory.v(24): object \"button3_up\" assigned a value but never read" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713446910410 "|memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button4 memory.v(24) " "Verilog HDL or VHDL warning at memory.v(24): object \"button4\" assigned a value but never read" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713446910410 "|memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button4_up memory.v(24) " "Verilog HDL or VHDL warning at memory.v(24): object \"button4_up\" assigned a value but never read" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713446910410 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory.v(71) " "Verilog HDL assignment warning at memory.v(71): truncated value with size 32 to match size of target (1)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910410 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory.v(72) " "Verilog HDL assignment warning at memory.v(72): truncated value with size 32 to match size of target (1)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910410 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory.v(74) " "Verilog HDL assignment warning at memory.v(74): truncated value with size 32 to match size of target (1)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910410 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory.v(75) " "Verilog HDL assignment warning at memory.v(75): truncated value with size 32 to match size of target (1)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910410 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory.v(77) " "Verilog HDL assignment warning at memory.v(77): truncated value with size 32 to match size of target (1)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910410 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory.v(78) " "Verilog HDL assignment warning at memory.v(78): truncated value with size 32 to match size of target (1)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910410 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.v(91) " "Verilog HDL assignment warning at memory.v(91): truncated value with size 32 to match size of target (8)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910411 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.v(92) " "Verilog HDL assignment warning at memory.v(92): truncated value with size 32 to match size of target (8)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910411 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.v(93) " "Verilog HDL assignment warning at memory.v(93): truncated value with size 32 to match size of target (8)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910411 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.v(94) " "Verilog HDL assignment warning at memory.v(94): truncated value with size 32 to match size of target (8)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910411 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.v(95) " "Verilog HDL assignment warning at memory.v(95): truncated value with size 32 to match size of target (8)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910411 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.v(96) " "Verilog HDL assignment warning at memory.v(96): truncated value with size 32 to match size of target (8)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910411 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.v(97) " "Verilog HDL assignment warning at memory.v(97): truncated value with size 32 to match size of target (8)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910411 "|memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory.v(98) " "Verilog HDL assignment warning at memory.v(98): truncated value with size 32 to match size of target (8)" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713446910411 "|memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seven_seg hex2seven_seg:inst1 " "Elaborating entity \"hex2seven_seg\" for hierarchy \"hex2seven_seg:inst1\"" {  } { { "memory.v" "inst1" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713446910418 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713446910618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713446910677 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713446910913 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713446910913 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "w_button4 " "No output dependent on input pin \"w_button4\"" {  } { { "memory.v" "" { Text "/home/nikita/Ucheba/6 sem/MCST/Proga/Quartus/memory/memory.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713446910933 "|memory|w_button4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713446910933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713446910933 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713446910933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "167 " "Implemented 167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713446910933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713446910933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713446910938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 16:28:30 2024 " "Processing ended: Thu Apr 18 16:28:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713446910938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713446910938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713446910938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713446910938 ""}
