<BoardInfo pov="hps_0_arm_a9_0">
<!--
This file is intended to be used when building device trees 
for the Altera Cyclone5 SOC Development Kits. 
This board info file and hps_clock_info.xml are required input
to sopc2dts to create a device tree suitable for the 3.9 version
of the Linux kernel.  One typically executes sopc2dts as follows:

	sopc2dts -i soc_system.sopcinfo -b soc_system_board_info.xml
		-b hps_clock_info.xml -b hps_common_board_info.xml -o soc_system.dts 

-->

<DTAppend name="model" type="string" parentlabel="" val="Altera SOCFPGA Cyclone V"/>
<DTAppend name="compatible" parentlabel="" >
	<val type="string">altr,socfpga-cyclone5</val>
	<val type="string">altr,socfpga</val>
</DTAppend>

<!-- Boot device -->
<DTAppend name="n25q512a@0" type="node" parentlabel="hps_0_qspi" newlabel="flash0"/>
<DTAppend name="compatible" type="string" parentlabel="flash0" val="n25q512a"/>
>
<DTAppend name="partition@0" type="node" parentlabel="flash0" newlabel="part0"/>
<DTAppend name="label" type="string" parentlabel="part0" val="Flash 0 Raw Data"/>
<DTAppend name="reg" parentlabel="part0" >
<val type="hex">0x0</val>
<val type="hex">0x800000</val>
</DTAppend>
<DTAppend name="partition@800000" type="node" parentlabel="flash0" newlabel="part1"/>
<DTAppend name="label" type="string" parentlabel="part1" val="Flash 1 jffs2 Filesystem"/>
<DTAppend name="reg" parentlabel="part1">
<val type="hex">0x800000</val>
<val type="hex">0x3000000</val>
</DTAppend>
<DTAppend name="partition@3800000" type="node" parentlabel="flash0" newlabel="part2"/>
<DTAppend name="label" type="string" parentlabel="part2" val="FPGA Image"/>
<DTAppend name="reg" parentlabel="part2">
<val type="hex">0x3800000</val>  <!-- Third partition start address -->
<val type="hex">0x600000</val> <!-- Third partition size -->
</DTAppend>
<DTAppend name="partition@3e00000" type="node" parentlabel="flash0" newlabel="part3"/>
<DTAppend name="label" type="string" parentlabel="part3" val="Splash Screen Image"/>
<DTAppend name="reg" parentlabel="part3">
<val type="hex">0x3e00000</val>  <!-- Third partition start address -->
<val type="hex">0x200000</val> <!-- Third partition size -->
</DTAppend>
<DTAppend name="spi-max-frequency" type="number" parentlabel="flash0" val="50000000"/>

<!-- Second Flash device -->
<DTAppend name="n25q02@1" type="node" parentlabel="hps_0_qspi" newlabel="flash1"/>
<DTAppend name="compatible" type="string" parentlabel="flash1" val="n25q02"/>
>
<DTAppend name="#address-cells" type="number" parentlabel="flash1" val="1"/>
<DTAppend name="#size-cells" type="number" parentlabel="flash1" val="1"/>
<DTAppend name="reg" type="number" parentlabel="flash1" val="1"/>
<DTAppend name="spi-max-frequency" type="number" parentlabel="flash1" val="50000000"/>
<DTAppend name="page-size" type="number" parentlabel="flash1" val="256"/>
<DTAppend name="block-size" type="number" parentlabel="flash1" val="16"/>
<DTAppend name="m25p,fast-read" type="bool" parentlabel="flash1" val="true"/>
<DTAppend name="read-delay" type="number" parentlabel="flash1" val="4"/>
<DTAppend name="tshsl-ns" type="number" parentlabel="flash1" val="50"/>
<DTAppend name="tsd2d-ns" type="number" parentlabel="flash1" val="50"/>
<DTAppend name="tchsh-ns" type="number" parentlabel="flash1" val="4"/>
<DTAppend name="tslch-ns" type="number" parentlabel="flash1" val="4"/>

<DTAppend name="partition@0" type="node" parentlabel="flash1" newlabel="part4"/>
<DTAppend name="label" type="string" parentlabel="part4" val="Flash 1 Raw Data"/>
<DTAppend name="reg" parentlabel="part4" >
<val type="hex">0x0</val>
<val type="hex">0x10000000</val>
</DTAppend>

<I2CBus master="hps_0_i2c0">
	<I2CChip addr="0x51" label="eeprom" name="atmel,24c32"></I2CChip>
</I2CBus>
<I2CBus master="hps_0_i2c1">
	<I2CChip addr="0x51" label="rtc" name="rtc,pcf8563"></I2CChip>
</I2CBus>
<DTAppend name="pagesize" type="number" parentlabel="eeprom" val="32"/>

<!-- Kludge for /sopc/serial ports -->
<alias name="serial0" value="/sopc/serial@0xffc02000"/>
<alias name="serial1" value="/sopc/serial@0xffc03000"/>
<alias name="serial2" value="/sopc/serial@0x10004A000"/>
<!--
<alias name="serial0" value="&hps_0_uart0;"/>
<alias name="serial1" value="&hps_0_uart1;"/>
<alias name="serial2" value="&Caldera_FPGA_IO_rs232;"/>
-->
<DTAppend name="compatible" parentlabel="hps_0_uart0">
	<val type="string">snps,dw-apb-uart-14.0</val>
	<val type="string">snps,dw-apb-uart</val>
</DTAppend>
<DTAppend name="compatible" parentlabel="hps_0_uart1">
	<val type="string">snps,dw-apb-uart-14.0</val>
	<val type="string">snps,dw-apb-uart</val>
</DTAppend>
<DTAppend name="compatible" parentlabel="Caldera_FPGA_IO_rs232">
	<val type="string">snps,dw-apb-uart-14.0</val>
	<val type="string">snps,dw-apb-uart</val>
</DTAppend>

<!--
    Change all Altera Avalon GPIO port compatible strings to fgpio for
    Fluke GPIO.  Note that this does not change the HPS GPIO ports.
    You may want to put Alias commands here to control the driver
    registration order.  I don't have any control over the order
    in Quartus!
-->
<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_Port_A" val="flk,fgpio-1.0" action = "replace"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_Port_A" action = "remove"/>
<DTAppend name="altr,interrupt_type" parentlabel="Caldera_FPGA_IO_Port_A" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_Port_A" val="0x7f"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_Port_A" val="0x01"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_Port_A" val="0x00"/>
<DTAppend name="flk,interrupt_type" type="number" parentlabel="Caldera_FPGA_IO_Port_A" val="1"/>


<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_led_pio" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_led_pio" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_led_pio" val="0x03"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_led_pio" val="0x03"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_led_pio" val="0x00"/>

<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_LCD_PWM_DAC" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_LCD_PWM_DAC" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_LCD_PWM_DAC" val="0xff"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_LCD_PWM_DAC" val="0xff"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_LCD_PWM_DAC" val="0x00"/>

<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_Beeper_Enable" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_Beeper_Enable" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_Beeper_Enable" val="0x01"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_Beeper_Enable" val="0x01"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_Beeper_Enable" val="0x00"/>

<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_LCD_PWM_FREQ" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_LCD_PWM_FREQ" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_LCD_PWM_FREQ" val="0xff"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_LCD_PWM_FREQ" val="0xff"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_LCD_PWM_FREQ" val="0x00"/>

<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_LP_LED_RED" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_LP_LED_RED" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_LP_LED_RED" val="0xff"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_LP_LED_RED" val="0xff"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_LP_LED_RED" val="0x00"/>

<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_LP_LED_GREEN" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_LP_LED_GREEN" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_LP_LED_GREEN" val="0xff"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_LP_LED_GREEN" val="0xff"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_LP_LED_GREEN" val="0x00"/>

<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_LP_LED_BLUE" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_LP_LED_BLUE" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_LP_LED_BLUE" val="0xff"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_LP_LED_BLUE" val="0xff"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_LP_LED_BLUE" val="0x00"/>

<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_KP_LED" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_KP_LED" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_KP_LED" val="0x0f"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_KP_LED" val="0x0f"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_KP_LED" val="0x00"/>

<!-- 
<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_P_Board_Readout_W" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_P_Board_Readout_W" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_P_Board_Readout_W" val="0x3f"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_P_Board_Readout_W" val="0x1e"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_P_Board_Readout_W" val="0x00"/> 
-->

<!-- 
<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_CAN_ID" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_CAN_ID" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_CAN_ID" val="0x07"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_CAN_ID" val="0x00"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_CAN_ID" val="0x00"/>
-->
<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_fpga_reset" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_fpga_reset" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_fpga_reset" val="0x01"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_fpga_reset" val="0x01"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_fpga_reset" val="0x00"/>

<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_Backplane_GPIO" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_Backplane_GPIO" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_Backplane_GPIO" val="0x01"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_Backplane_GPIO" val="0x00"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_Backplane_GPIO" val="0x00"/>

<!-- 
<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_P_Board_Readout_R" val="flk,fgpio-1.0"/>
<DTAppend name="altr,gpio-bank-width" parentlabel="Caldera_FPGA_IO_P_Board_Readout_R" action = "remove"/>
<DTAppend name="activebits" type="hex" parentlabel="Caldera_FPGA_IO_P_Board_Readout_R" val="0x01"/>
<DTAppend name="directionbits" type="hex" parentlabel="Caldera_FPGA_IO_P_Board_Readout_R" val="0x00"/>
<DTAppend name="bidirbits" type="hex" parentlabel="Caldera_FPGA_IO_P_Board_Readout_R" val="0x00"/>
 -->
 
<!--
    Change the Altera Avalon counter compatible string.
-->
<DTAppend name="compatible" type="string" parentlabel="Caldera_FPGA_IO_Beeper_Counter" val="altr,cntr-1.0"/>

<!--
    Change the number of chip selects for the Altera Avalon SPI controller.
-->
<!-- <DTAppend name="#address-cells" type="number" parentlabel="hps_0_spim0" val="1"/>
<DTAppend name="#size-cells" type="number" parentlabel="hps_0_spim0" val="0"/>
<DTAppend name="num-chipselect" type="number" parentlabel="hps_0_spim0" val="4"/> -->

<!-- John's attempt to add an EEPROM to the SPI bus -->
<!-- Not sure if I got the syntax correct. -->
<!-- The 25LC256 is connected to cs0 of hps_spi_m0 -->
<!-- Enable support for SPI EEPROM in the kernel -->
<!-- <DTAppend name="eeprom@1" type="node" parentlabel="hps_0_spim0" newlabel="eeprom1"/>
<DTAppend name="compatible" type="string" parentlabel="eeprom1" val="at,at25"/>
<DTAppend name="reg" type="number" parentlabel="eeprom1" val="0"/>
<DTAppend name="spi-max-frequency" type="number" parentlabel="eeprom1" val="5000000"/>
<DTAppend name="pagesize" type="number" parentlabel="eeprom1" val="64"/>
<DTAppend name="size" type="number" parentlabel="eeprom1" val="32768"/>
<DTAppend name="address-width" type="number" parentlabel="eeprom1" val="16"/>
<DTAppend name="enable-dma" type="number" parentlabel="eeprom1" val="1"/> -->

<!-- Define entry for Linear Technology LTC2412 ADC -->
<!-- The LTC2412 is connected to cs1 of hps_spi_m0 -->
<!-- <DTAppend name="spidev@1" type="node" parentlabel="hps_0_spim0" newlabel="spidev1"/>
<DTAppend name="compatible" parentlabel="spidev1">
	<val type="string">spidev</val>
	<val type="string">LTC2412</val>
</DTAppend>
<DTAppend name="reg" type="number" parentlabel="spidev1" val="1"/>
<DTAppend name="spi-max-frequency" type="number" parentlabel="spidev1" val="2000000"/>
<DTAppend name="enable-dma" type="number" parentlabel="spidev1" val="1"/> -->

<!-- Define entry for Linear Technology LTC2484 ADC -->
<!-- The LTC2484 is connected to cs2 of hps_spi_m0 -->
<!-- <DTAppend name="spidev@2" type="node" parentlabel="hps_0_spim0" newlabel="spidev2"/>
<DTAppend name="compatible" parentlabel="spidev2">
	<val type="string">spidev</val>
	<val type="string">LTC2484</val>
</DTAppend>
<DTAppend name="reg" type="number" parentlabel="spidev2" val="2"/>
<DTAppend name="spi-max-frequency" type="number" parentlabel="spidev2" val="4000000"/>
<DTAppend name="enable-dma" type="number" parentlabel="spidev2" val="1"/> -->

<!-- Define entry for Linear Technology LTC2484 ADC -->
<!-- The LTC2484 is connected to cs3 of hps_spi_m0 -->
<!-- <DTAppend name="spidev@3" type="node" parentlabel="hps_0_spim0" newlabel="spidev3"/>
<DTAppend name="compatible" parentlabel="spidev3">
	<val type="string">spidev</val>
	<val type="string">LTC2484</val>
</DTAppend>
<DTAppend name="reg" type="number" parentlabel="spidev3" val="3"/>
<DTAppend name="spi-max-frequency" type="number" parentlabel="spidev3" val="4000000"/>
<DTAppend name="enable-dma" type="number" parentlabel="spidev3" val="1"/> -->

<!--
    Device tree entry for Dallas 1-Wire DS24B33 EEPROM attached to
    GPIO port Caldera_FPGA_IO_P_Board_Infocon.
-->
<!-- 
<DTAppend name="onewire@0" type="node" parentlabel="sopc0" newlabel="onewire"/>
<DTAppend name="compatible" parentlabel="onewire">
	<val type="string">w1-gpio</val>
</DTAppend>
<DTAppend name="status" type="string" parentlabel="onewire" val="okay"/>
<DTAppend name="gpios" parentlabel="onewire">
	<val type = "phandle">Caldera_FPGA_IO_P_Board_Infocon</val>
	<val type="number">0</val>
	<val type="number">1</val>
</DTAppend> 
-->

<!--
    Device tree entry for Dallas 1-Wire DS1904 RTC attached to
    GPIO port Caldera_FPGA_IO_P_Board_Time.
-->
<!-- 
<DTAppend name="onewire@1" type="node" parentlabel="sopc0" newlabel="onewire1"/>
<DTAppend name="compatible" parentlabel="onewire1">
	<val type="string">w1-gpio</val>
</DTAppend>
<DTAppend name="status" type="string" parentlabel="onewire1" val="okay"/>
<DTAppend name="gpios" parentlabel="onewire1">
	<val type = "phandle">Caldera_FPGA_IO_P_Board_Readout_Time</val>
	<val type="number">0</val>
	<val type="number">1</val>
</DTAppend>
 -->

</BoardInfo>
