$date
	Sun Oct 23 09:01:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#38766
b11000 &
b11000 %
1$
b11000 !
1"
#38767
0"
#38770
b1100 &
b1100 %
#38774
b110 &
b110 %
#38778
b11 &
b11 %
#38782
b1010 &
b1010 %
#38786
b101 &
b101 %
#38790
b10000 &
b10000 %
#38794
b1000 &
b1000 %
#38798
b100 &
b100 %
#38802
b10 &
b10 %
#38806
b1 &
1#
b1 %
#38810
b0 &
b0 %
0#
0$
#1056961
b100 !
1"
#1056962
b100 &
b100 %
1$
#1056963
0"
#1056966
b10 &
b10 %
#1056970
b1 &
b1 %
1#
#1056974
b0 &
0#
b0 %
0$
#2042855
b1110 !
1"
#2042858
b1110 &
b1110 %
1$
#2042859
0"
#2042862
b111 &
b111 %
#2042866
b10110 &
b10110 %
#2042870
b1011 &
b1011 %
#2042874
b100010 &
b100010 %
#2042878
b10001 &
b10001 %
#2042882
b110100 &
b110100 %
#2042886
b11010 &
b11010 %
#2042890
b1101 &
b1101 %
#2042894
b101000 &
b101000 %
#2042898
b10100 &
b10100 %
#2042902
b1010 &
b1010 %
#2042906
b101 &
b101 %
#2042910
b10000 &
b10000 %
#2042914
b1000 &
b1000 %
#2042918
b100 &
b100 %
#2042922
b10 &
b10 %
#2042926
b1 &
1#
b1 %
#2042930
b0 &
b0 %
0#
0$
#4500012
