{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 01 11:10:13 2010 " "Info: Processing started: Mon Nov 01 11:10:13 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab№2 -c Lab№2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab№2 -c Lab№2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_with_2_adress_input.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_with_2_adress_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_with_2_adress_input " "Info: Found entity 1: MUX_with_2_adress_input" {  } { { "MUX_with_2_adress_input.bdf" "" { Schematic "H:/ЛабРаботы на Altera Quartus II/1 семестр/Лабораторна работа №2/MUX_with_2_adress_input.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_mux_with_3_adress_input.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 2_mux_with_3_adress_input.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2_MUX_with_3_adress_input " "Info: Found entity 1: 2_MUX_with_3_adress_input" {  } { { "2_MUX_with_3_adress_input.bdf" "" { Schematic "H:/ЛабРаботы на Altera Quartus II/1 семестр/Лабораторна работа №2/2_MUX_with_3_adress_input.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "2_MUX_with_3_adress_input " "Info: Elaborating entity \"2_MUX_with_3_adress_input\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "/лабработы на altera quartus ii/k155/kr1533kp7.bdf 1 1 " "Warning: Using design file /лабработы на altera quartus ii/k155/kr1533kp7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 kr1533kp7 " "Info: Found entity 1: kr1533kp7" {  } { { "kr1533kp7.bdf" "" { Schematic "h:/лабработы на altera quartus ii/k155/kr1533kp7.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kr1533kp7 Kr1533kp7:inst " "Info: Elaborating entity \"Kr1533kp7\" for hierarchy \"Kr1533kp7:inst\"" {  } { { "2_MUX_with_3_adress_input.bdf" "inst" { Schematic "H:/ЛабРаботы на Altera Quartus II/1 семестр/Лабораторна работа №2/2_MUX_with_3_adress_input.bdf" { { -64 208 352 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Info: Implemented 2 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 01 11:10:25 2010 " "Info: Processing ended: Mon Nov 01 11:10:25 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
