INFO: [VRFC 10-163] Analyzing VHDL file "/home/lennert/HWSW/xoodyak/hwswcd/hardware/xoodyak_SOC/xoodyak_SOC.srcs/sources_1/imports/HWSW/exercises/hwswcodesign-labs/3_soc/vhdl/soc/soc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'soc'
