#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Thu Aug  8 15:37:21 2019
# Process ID: 5612
# Current directory: C:/fft/topfft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14228 C:\fft\topfft\topfft.xpr
# Log file: C:/fft/topfft/vivado.log
# Journal file: C:/fft/topfft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/fft/topfft/topfft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: topfft
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.359 ; gain = 165.379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg__parameterized0' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (2) of module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:79]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized2' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 6 - type: integer 
	Parameter Nbits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized2' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (2) of module 'topD__parameterized2' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:94]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized3' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized3' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized4' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 8 - type: integer 
	Parameter Nbits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized4' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'Q' does not match port width (2) of module 'topD__parameterized4' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:108]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1205.262 ; gain = 226.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1205.262 ; gain = 226.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1205.262 ; gain = 226.281
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1324.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1359.262 ; gain = 380.281
61 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1359.262 ; gain = 599.910
add_files -norecurse {C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1405.605 ; gain = 15.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1441.797 ; gain = 51.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1441.797 ; gain = 51.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1441.797 ; gain = 51.227
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1520.121 ; gain = 129.551
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 163 ns : File "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1559.563 ; gain = 22.453
save_wave_config {C:/fft/topfft/topfft_tb_behav.wcfg}
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1563.309 ; gain = 0.313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1664.430 ; gain = 101.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1664.430 ; gain = 101.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1664.430 ; gain = 101.434
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1664.430 ; gain = 101.434
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1(ND=5)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=9)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 163 ns : File "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1721.531 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1751.363 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1751.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1751.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1751.363 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1(ND=5)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=9)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 163 ns : File "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1751.363 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1933.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1933.766 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1933.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1933.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2068.906 ; gain = 135.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1(ND=5)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=9)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 163 ns : File "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2172.457 ; gain = 3.074
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2215.133 ; gain = 22.816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2215.133 ; gain = 22.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2226.500 ; gain = 34.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2226.500 ; gain = 34.184
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2313.781 ; gain = 121.465
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1(ND=5)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=9)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 163 ns : File "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2313.781 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2313.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (2#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (3#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'switch' (4#1) [C:/fft/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (5#1) [C:/fft/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (6#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (7#1) [C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (8#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data0 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (9#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (10#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (11#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data1 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (12#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (13#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data2 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (14#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (15#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data3 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (16#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (17#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
	Parameter Nbits bound to: 2 - type: integer 
	Parameter N bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net coeff_data in module/entity coeff_data4 does not have driver. [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:29]
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (18#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (19#1) [C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (20#1) [C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v:24]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[3]
WARNING: [Synth 8-3331] design multip has unconnected port muestra[2]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[3]
WARNING: [Synth 8-3331] design multip has unconnected port coeff[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data4 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data3 has unconnected port coeff_data[0]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[31]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[30]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[29]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[28]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[27]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[26]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[25]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[24]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[23]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[22]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[21]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[20]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[19]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[18]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[17]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[16]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[15]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[14]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[13]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[12]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[11]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[10]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[9]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[8]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[7]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[6]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[5]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[4]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[3]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[2]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[1]
WARNING: [Synth 8-3331] design coeff_data2 has unconnected port coeff_data[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2313.781 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2313.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2313.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2313.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topfft_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/SalidaFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_imparFFT.dat'
INFO: [SIM-utils-43] Exported 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim/Entrada_parFFT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topfft_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/BF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/Blq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/D_reg_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_reg_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/coeff_data4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coeff_data4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/contador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/multip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topD_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topD_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sources_1/new/topfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topfft_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
"xelab -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topD_1(ND=8)
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/fft/topfft/topfft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topfft_tb_behav -key {Behavioral:sim_1:Functional:topfft_tb} -tclbatch {topfft_tb.tcl} -view {C:/fft/topfft/topfft_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/fft/topfft/topfft_tb_behav.wcfg
source topfft_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 163 ns : File "C:/fft/topfft/topfft.srcs/sim_1/new/topfft_tb.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topfft_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug  8 16:27:43 2019...
