//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_per_fused_native_layer_norm_2 // -- Begin function triton_per_fused_native_layer_norm_2
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_per_fused_native_layer_norm_2
.visible .entry triton_per_fused_native_layer_norm_2(
	.param .u64 .ptr .global .align 1 triton_per_fused_native_layer_norm_2_param_0,
	.param .u64 .ptr .global .align 1 triton_per_fused_native_layer_norm_2_param_1,
	.param .u64 .ptr .global .align 1 triton_per_fused_native_layer_norm_2_param_2,
	.param .u64 .ptr .global .align 1 triton_per_fused_native_layer_norm_2_param_3,
	.param .u64 .ptr .global .align 1 triton_per_fused_native_layer_norm_2_param_4,
	.param .u64 .ptr .global .align 1 triton_per_fused_native_layer_norm_2_param_5,
	.param .u32 triton_per_fused_native_layer_norm_2_param_6,
	.param .u32 triton_per_fused_native_layer_norm_2_param_7
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<38>;
	.reg .b32 	%r<194>;
	.reg .f32 	%f<96>;
	.reg .b64 	%rd<23>;
	.loc	1 19 0                          // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:19:0

// %bb.0:                               // %__nv_rsqrtf.exit
	ld.param.u64 	%rd13, [triton_per_fused_native_layer_norm_2_param_0];
	ld.param.u64 	%rd14, [triton_per_fused_native_layer_norm_2_param_1];
$L__tmp0:
	.loc	1 23 28                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:23:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 23 33                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:23:33
	shl.b32 	%r96, %r1, 5;
	ld.param.u64 	%rd15, [triton_per_fused_native_layer_norm_2_param_2];
	ld.param.u64 	%rd16, [triton_per_fused_native_layer_norm_2_param_3];
	.loc	1 24 44                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:24:44
	mov.u32 	%r97, %tid.x;
	and.b32  	%r98, %r97, 24;
	ld.param.u64 	%rd17, [triton_per_fused_native_layer_norm_2_param_4];
	shl.b32 	%r99, %r97, 2;
	ld.param.u64 	%rd18, [triton_per_fused_native_layer_norm_2_param_5];
	and.b32  	%r100, %r99, 28;
	bfe.u32 	%r101, %r97, 3, 5;
	and.b32  	%r102, %r97, 31;
	.loc	1 24 23                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:24:23
	or.b32  	%r103, %r96, %r100;
	.loc	1 25 21                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:25:21
	setp.lt.s32 	%p1, %r103, 256;
	.loc	1 31 19                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:31:19
	shr.s32 	%r105, %r103, 31;
	shr.u32 	%r106, %r105, 26;
	add.s32 	%r107, %r103, %r106;
	.loc	1 30 19                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:30:19
	and.b32  	%r108, %r107, -64;
	sub.s32 	%r109, %r103, %r108;
	.loc	1 33 38                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:33:38
	shl.b32 	%r110, %r101, 6;
	.loc	1 33 35                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:33:35
	add.s32 	%r111, %r109, %r110;
	.loc	1 33 48                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:33:48
	shl.b32 	%r112, %r107, 5;
	and.b32  	%r113, %r112, -2048;
	.loc	1 33 43                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:33:43
	add.s32 	%r114, %r111, %r113;
	.loc	1 33 30                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:33:30
	mul.wide.s32 	%rd19, %r114, 4;
	add.s64 	%rd1, %rd14, %rd19;
	mov.b32 	%r6, 0;
	.loc	1 33 53                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:33:53
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r6;
	@!%p1 mov.u32 %r3, %r6;
	@!%p1 mov.u32 %r4, %r6;
	@!%p1 mov.u32 %r5, %r6;
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	.loc	1 34 31                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:34:31
	mul.wide.u32 	%rd20, %r101, 4;
	add.s64 	%rd2, %rd15, %rd20;
	mov.pred 	%p6, -1;
	.loc	1 34 36                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:34:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r11 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r12 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r13 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 35 31                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:35:31
	add.s64 	%rd6, %rd16, %rd20;
	.loc	1 35 36                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:35:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r14 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r15 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r16 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p6 ld.global.L1::evict_last.b32 { %r17 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 39 33                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:39:33
	selp.f32 	%f5, %f1, 0f00000000, %p1;
	selp.f32 	%f6, %f2, 0f00000000, %p1;
	selp.f32 	%f7, %f3, 0f00000000, %p1;
	selp.f32 	%f8, %f4, 0f00000000, %p1;
$L__tmp1:
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r115, %f5;
	shfl.sync.bfly.b32	%r116, %r115, 16, 31, -1;
	mov.b32 	%f9, %r116;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f10, %f5, %f9;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r117, %f10;
	shfl.sync.bfly.b32	%r118, %r117, 8, 31, -1;
	mov.b32 	%f11, %r118;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f12, %f10, %f11;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r119, %f6;
	shfl.sync.bfly.b32	%r120, %r119, 16, 31, -1;
	mov.b32 	%f13, %r120;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f14, %f6, %f13;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r121, %f14;
	shfl.sync.bfly.b32	%r122, %r121, 8, 31, -1;
	mov.b32 	%f15, %r122;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f16, %f14, %f15;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r123, %f7;
	shfl.sync.bfly.b32	%r124, %r123, 16, 31, -1;
	mov.b32 	%f17, %r124;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f18, %f7, %f17;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r125, %f18;
	shfl.sync.bfly.b32	%r126, %r125, 8, 31, -1;
	mov.b32 	%f19, %r126;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f20, %f18, %f19;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r127, %f8;
	shfl.sync.bfly.b32	%r128, %r127, 16, 31, -1;
	mov.b32 	%f21, %r128;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f22, %f8, %f21;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r129, %f22;
	shfl.sync.bfly.b32	%r130, %r129, 8, 31, -1;
	mov.b32 	%f23, %r130;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f24, %f22, %f23;
	.loc	2 267 36                        // standard.py:267:36
	setp.eq.s32 	%p14, %r98, 0;
	bfe.u32 	%r131, %r97, 5, 3;
	shl.b32 	%r132, %r131, 2;
	shl.b32 	%r133, %r100, 5;
	or.b32  	%r134, %r133, %r132;
	mov.u32 	%r135, global_smem;
	add.s32 	%r18, %r135, %r134;
	mov.b32 	%r19, %f12;
	// begin inline asm
	@%p14 st.shared.b32 [ %r18 + 0 ], %r19;
	// end inline asm
	add.s32 	%r20, %r18, 32;
	mov.b32 	%r21, %f16;
	// begin inline asm
	@%p14 st.shared.b32 [ %r20 + 0 ], %r21;
	// end inline asm
	add.s32 	%r22, %r18, 64;
	mov.b32 	%r23, %f20;
	// begin inline asm
	@%p14 st.shared.b32 [ %r22 + 0 ], %r23;
	// end inline asm
	add.s32 	%r24, %r18, 96;
	mov.b32 	%r25, %f24;
	// begin inline asm
	@%p14 st.shared.b32 [ %r24 + 0 ], %r25;
	// end inline asm
	bar.sync 	0;
	setp.lt.s32 	%p18, %r97, 256;
	add.s32 	%r27, %r135, %r99;
	// begin inline asm
	@%p18 ld.shared.b32 %r26, [ %r27 + 0 ];
	// end inline asm
	mov.b32 	%f25, %r26;
	shfl.sync.bfly.b32	%r136, %r26, 4, 31, -1;
	mov.b32 	%f26, %r136;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f27, %f25, %f26;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r137, %f27;
	shfl.sync.bfly.b32	%r138, %r137, 2, 31, -1;
	mov.b32 	%f28, %r138;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f29, %f27, %f28;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r139, %f29;
	shfl.sync.bfly.b32	%r140, %r139, 1, 31, -1;
	mov.b32 	%f30, %r140;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f31, %f29, %f30;
	.loc	2 267 36                        // standard.py:267:36
	and.b32  	%r141, %r97, 7;
	setp.eq.s32 	%p35, %r141, 0;
	and.pred  	%p19, %p18, %p35;
	mov.b32 	%r29, %f31;
	// begin inline asm
	@%p19 st.shared.b32 [ %r27 + 0 ], %r29;
	// end inline asm
	bar.sync 	0;
	add.s32 	%r142, %r135, %r133;
$L__tmp2:
	.loc	1 43 19                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:43:19
	ld.shared.u32 	%r31, [%r142];
	ld.shared.u32 	%r32, [%r142+32];
	ld.shared.u32 	%r33, [%r142+64];
	ld.shared.u32 	%r34, [%r142+96];
	bar.sync 	0;
	mad.lo.s32 	%r62, %r100, -28, %r142;
	// begin inline asm
	@%p6 st.shared.v4.b32 [ %r62 + 0 ], { %r31, %r32, %r33, %r34 };
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r143, %r102, 2;
	add.s32 	%r144, %r135, %r143;
	ld.shared.u32 	%r36, [%r144];
	mov.b32 	%r37, 1107296256;
	// begin inline asm
	div.full.f32 %r95, %r36, %r37;
	// end inline asm
	// begin inline asm
	div.full.f32 %r38, %r31, %r37;
	// end inline asm
	mov.b32 	%f32, %r38;
	// begin inline asm
	div.full.f32 %r41, %r32, %r37;
	// end inline asm
	mov.b32 	%f33, %r41;
	// begin inline asm
	div.full.f32 %r44, %r33, %r37;
	// end inline asm
	mov.b32 	%f34, %r44;
	// begin inline asm
	div.full.f32 %r47, %r34, %r37;
	// end inline asm
	mov.b32 	%f35, %r47;
	.loc	1 44 19                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:44:19
	sub.f32 	%f36, %f1, %f32;
	sub.f32 	%f37, %f2, %f33;
	sub.f32 	%f38, %f3, %f34;
	sub.f32 	%f39, %f4, %f35;
	.loc	1 45 20                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:45:20
	mul.f32 	%f40, %f36, %f36;
	mul.f32 	%f41, %f37, %f37;
	mul.f32 	%f42, %f38, %f38;
	mul.f32 	%f43, %f39, %f39;
	.loc	1 47 35                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:47:35
	selp.f32 	%f44, %f40, 0f00000000, %p1;
	selp.f32 	%f45, %f41, 0f00000000, %p1;
	selp.f32 	%f46, %f42, 0f00000000, %p1;
	selp.f32 	%f47, %f43, 0f00000000, %p1;
$L__tmp3:
	.loc	2 267 36                        // standard.py:267:36
	bar.sync 	0;
	mov.b32 	%r145, %f44;
	shfl.sync.bfly.b32	%r146, %r145, 16, 31, -1;
	mov.b32 	%f48, %r146;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f49, %f44, %f48;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r147, %f49;
	shfl.sync.bfly.b32	%r148, %r147, 8, 31, -1;
	mov.b32 	%f50, %r148;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f51, %f49, %f50;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r149, %f45;
	shfl.sync.bfly.b32	%r150, %r149, 16, 31, -1;
	mov.b32 	%f52, %r150;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f53, %f45, %f52;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r151, %f53;
	shfl.sync.bfly.b32	%r152, %r151, 8, 31, -1;
	mov.b32 	%f54, %r152;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f55, %f53, %f54;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r153, %f46;
	shfl.sync.bfly.b32	%r154, %r153, 16, 31, -1;
	mov.b32 	%f56, %r154;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f57, %f46, %f56;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r155, %f57;
	shfl.sync.bfly.b32	%r156, %r155, 8, 31, -1;
	mov.b32 	%f58, %r156;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f59, %f57, %f58;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r157, %f47;
	shfl.sync.bfly.b32	%r158, %r157, 16, 31, -1;
	mov.b32 	%f60, %r158;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f61, %f47, %f60;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r159, %f61;
	shfl.sync.bfly.b32	%r160, %r159, 8, 31, -1;
	mov.b32 	%f62, %r160;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f63, %f61, %f62;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r51, %f51;
	// begin inline asm
	@%p14 st.shared.b32 [ %r18 + 0 ], %r51;
	// end inline asm
	mov.b32 	%r53, %f55;
	// begin inline asm
	@%p14 st.shared.b32 [ %r20 + 0 ], %r53;
	// end inline asm
	mov.b32 	%r55, %f59;
	// begin inline asm
	@%p14 st.shared.b32 [ %r22 + 0 ], %r55;
	// end inline asm
	mov.b32 	%r57, %f63;
	// begin inline asm
	@%p14 st.shared.b32 [ %r24 + 0 ], %r57;
	// end inline asm
	bar.sync 	0;
	// begin inline asm
	@%p18 ld.shared.b32 %r58, [ %r27 + 0 ];
	// end inline asm
	mov.b32 	%f64, %r58;
	shfl.sync.bfly.b32	%r161, %r58, 4, 31, -1;
	mov.b32 	%f65, %r161;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f66, %f64, %f65;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r162, %f66;
	shfl.sync.bfly.b32	%r163, %r162, 2, 31, -1;
	mov.b32 	%f67, %r163;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f68, %f66, %f67;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r164, %f68;
	shfl.sync.bfly.b32	%r165, %r164, 1, 31, -1;
	mov.b32 	%f69, %r165;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f70, %f68, %f69;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r61, %f70;
	// begin inline asm
	@%p19 st.shared.b32 [ %r27 + 0 ], %r61;
	// end inline asm
	bar.sync 	0;
$L__tmp4:
	.loc	1 53 28                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:53:28
	ld.shared.u32 	%r63, [%r142];
	ld.shared.u32 	%r64, [%r142+32];
	ld.shared.u32 	%r65, [%r142+64];
	ld.shared.u32 	%r66, [%r142+96];
	bar.sync 	0;
	// begin inline asm
	@%p6 st.shared.v4.b32 [ %r62 + 0 ], { %r63, %r64, %r65, %r66 };
	// end inline asm
	bar.sync 	0;
	.loc	1 50 20                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:50:20
	ld.shared.u32 	%r68, [%r144];
	// begin inline asm
	div.full.f32 %r67, %r68, %r37;
	// end inline asm
	mov.b32 	%f71, %r67;
	// begin inline asm
	div.full.f32 %r70, %r63, %r37;
	// end inline asm
	mov.b32 	%f72, %r70;
	// begin inline asm
	div.full.f32 %r73, %r64, %r37;
	// end inline asm
	mov.b32 	%f73, %r73;
	// begin inline asm
	div.full.f32 %r76, %r65, %r37;
	// end inline asm
	mov.b32 	%f74, %r76;
	// begin inline asm
	div.full.f32 %r79, %r66, %r37;
	// end inline asm
	mov.b32 	%f75, %r79;
	.loc	1 52 20                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:52:20
	add.f32 	%f76, %f71, 0f3727C5AC;
	add.f32 	%f77, %f72, 0f3727C5AC;
	add.f32 	%f78, %f73, 0f3727C5AC;
	add.f32 	%f79, %f74, 0f3727C5AC;
	add.f32 	%f80, %f75, 0f3727C5AC;
	.loc	1 53 28                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:53:28
	rsqrt.approx.ftz.f32 	%f81, %f76;
	rsqrt.approx.ftz.f32 	%f82, %f77;
	rsqrt.approx.ftz.f32 	%f83, %f78;
	rsqrt.approx.ftz.f32 	%f84, %f79;
	rsqrt.approx.ftz.f32 	%f85, %f80;
	.loc	1 35 36                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:35:36
	mov.b32 	%f86, %r17;
	.loc	1 34 36                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:34:36
	mov.b32 	%f87, %r13;
	.loc	1 24 23                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:24:23
	or.b32  	%r166, %r96, %r101;
	.loc	1 25 21                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:25:21
	setp.lt.s32 	%p33, %r166, 256;
	.loc	1 24 23                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:24:23
	or.b32  	%r167, %r96, %r102;
	.loc	1 25 21                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:25:21
	setp.lt.s32 	%p36, %r167, 256;
	.loc	1 55 20                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:55:20
	mul.f32 	%f88, %f36, %f82;
	mul.f32 	%f89, %f37, %f83;
	mul.f32 	%f90, %f38, %f84;
	mul.f32 	%f91, %f39, %f85;
	.loc	1 57 20                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:57:20
	fma.rn.f32 	%f92, %f88, %f87, %f86;
	fma.rn.f32 	%f93, %f89, %f87, %f86;
	fma.rn.f32 	%f94, %f90, %f87, %f86;
	fma.rn.f32 	%f95, %f91, %f87, %f86;
	.loc	1 58 4                          // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:58:4
	bar.sync 	0;
	.loc	1 59 28                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:59:28
	mul.wide.s32 	%rd21, %r167, 4;
	add.s64 	%rd10, %rd13, %rd21;
	.loc	1 59 40                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:59:40
	setp.eq.s32 	%p37, %r131, 0;
	mov.b32 	%r82, %f81;
	and.pred  	%p28, %p37, %p36;
	// begin inline asm
	@%p28 st.global.b32 [ %rd10 + 0 ], { %r82 };
	// end inline asm
	.loc	1 60 33                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:60:33
	shl.b32 	%r168, %r166, 5;
	.loc	1 60 30                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:60:30
	or.b32  	%r169, %r168, %r100;
	.loc	1 60 25                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:60:25
	mul.wide.s32 	%rd22, %r169, 4;
	add.s64 	%rd11, %rd18, %rd22;
	.loc	1 60 45                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:60:45
	shl.b32 	%r170, %r97, 7;
	and.b32  	%r171, %r170, 896;
	or.b32  	%r172, %r171, %r101;
	shr.u32 	%r173, %r171, 1;
	add.s32 	%r174, %r135, %r173;
	shl.b32 	%r175, %r172, 2;
	add.s32 	%r83, %r174, %r175;
	mov.b32 	%r84, %f92;
	// begin inline asm
	@%p6 st.shared.b32 [ %r83 + 0 ], %r84;
	// end inline asm
	or.b32  	%r176, %r171, 32;
	shr.u32 	%r177, %r176, 1;
	add.s32 	%r178, %r135, %r177;
	add.s32 	%r179, %r178, %r175;
	add.s32 	%r85, %r179, 128;
	mov.b32 	%r86, %f93;
	// begin inline asm
	@%p6 st.shared.b32 [ %r85 + 0 ], %r86;
	// end inline asm
	or.b32  	%r180, %r171, 64;
	shr.u32 	%r181, %r180, 1;
	add.s32 	%r182, %r135, %r181;
	add.s32 	%r183, %r182, %r175;
	add.s32 	%r87, %r183, 256;
	mov.b32 	%r88, %f94;
	// begin inline asm
	@%p6 st.shared.b32 [ %r87 + 0 ], %r88;
	// end inline asm
	or.b32  	%r184, %r171, 96;
	shr.u32 	%r185, %r184, 1;
	add.s32 	%r186, %r135, %r185;
	add.s32 	%r187, %r186, %r175;
	add.s32 	%r89, %r187, 384;
	mov.b32 	%r90, %f95;
	// begin inline asm
	@%p6 st.shared.b32 [ %r89 + 0 ], %r90;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r188, %r97, 1;
	and.b32  	%r189, %r188, 496;
	add.s32 	%r190, %r135, %r189;
	shl.b32 	%r191, %r97, 4;
	and.b32  	%r192, %r191, 4080;
	add.s32 	%r193, %r190, %r192;
	ld.shared.v4.u32 	{%r91, %r92, %r93, %r94}, [%r193];
	// begin inline asm
	@%p33 st.global.v4.b32 [ %rd11 + 0 ], { %r91, %r92, %r93, %r94 };
	// end inline asm
	.loc	1 61 25                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:61:25
	add.s64 	%rd12, %rd17, %rd21;
	.loc	1 61 37                         // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:61:37
	// begin inline asm
	@%p28 st.global.b32 [ %rd12 + 0 ], { %r95 };
	// end inline asm
	.loc	1 61 4                          // cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py:61:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/vs/cvsc36iptsv2cfg5djtaknliti74ddda4nwuwx446wlek6af2hpp.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 205                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xc6 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 115
.b8 99
.b8 51
.b8 54
.b8 105
.b8 112
.b8 116
.b8 115
.b8 118
.b8 50
.b8 99
.b8 102
.b8 103
.b8 53
.b8 100
.b8 106
.b8 116
.b8 97
.b8 107
.b8 110
.b8 108
.b8 105
.b8 116
.b8 105
.b8 55
.b8 52
.b8 100
.b8 100
.b8 100
.b8 97
.b8 52
.b8 110
.b8 119
.b8 117
.b8 119
.b8 120
.b8 52
.b8 52
.b8 54
.b8 119
.b8 108
.b8 101
.b8 107
.b8 54
.b8 97
.b8 102
.b8 50
.b8 104
.b8 112
.b8 112
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 118
.b8 115
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x27 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 101
.b8 114
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 108
.b8 97
.b8 121
.b8 101
.b8 114
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 50
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0x8a:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0x9f:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 40                                  // DW_AT_call_line
.b8 24                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xb7:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 48                                  // DW_AT_call_line
.b8 26                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
