// Seed: 112460210
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout supply0 id_1;
  id_4 :
  assert property (@(posedge -1) id_4)
  else begin : LABEL_0
    id_4 = 1 * id_2;
  end
  wire id_5;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd67,
    parameter id_1  = 32'd29,
    parameter id_11 = 32'd82,
    parameter id_6  = 32'd30
) (
    input tri _id_0
    , id_10,
    input supply0 _id_1,
    input tri id_2,
    input uwire id_3,
    input supply1 id_4,
    input wire id_5,
    input wire _id_6,
    input tri1 id_7,
    input supply1 id_8
);
  parameter id_11 = 1;
  wire [1 'b0 : id_6] id_12, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_10
  );
  logic id_15;
  always @(id_1)
    if (1) id_15[-1-id_11 :-1] <= id_2;
    else begin : LABEL_0
      $signed(id_11);
      ;
    end
  logic [id_0  <  1 : id_1] id_16;
  wire id_17;
  assign id_15 = id_16;
  logic [id_0 : 1] id_18;
endmodule
