{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540985811267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540985811313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 04:36:51 2018 " "Processing started: Wed Oct 31 04:36:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540985811313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540985811313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part2 -c Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540985811313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540985813031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1540985813031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 6 6 " "Found 6 design units, including 6 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_display " "Found entity 1: half_display" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540985858157 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_display " "Found entity 2: full_display" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540985858157 ""} { "Info" "ISGN_ENTITY_NAME" "3 two_one_four_bit_mux " "Found entity 3: two_one_four_bit_mux" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540985858157 ""} { "Info" "ISGN_ENTITY_NAME" "4 comparator " "Found entity 4: comparator" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540985858157 ""} { "Info" "ISGN_ENTITY_NAME" "5 converter " "Found entity 5: converter" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540985858157 ""} { "Info" "ISGN_ENTITY_NAME" "6 Part2 " "Found entity 6: Part2" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540985858157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540985858157 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "in Part2.v(18) " "Verilog HDL error at Part2.v(18): can't index object \"in\" with zero packed or unpacked array dimensions" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 18 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540985858172 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "in Part2.v(19) " "Verilog HDL error at Part2.v(19): can't index object \"in\" with zero packed or unpacked array dimensions" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 19 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540985858172 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "in Part2.v(20) " "Verilog HDL error at Part2.v(20): can't index object \"in\" with zero packed or unpacked array dimensions" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 20 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540985858172 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "in Part2.v(21) " "Verilog HDL error at Part2.v(21): can't index object \"in\" with zero packed or unpacked array dimensions" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 21 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540985858172 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "in Part2.v(22) " "Verilog HDL error at Part2.v(22): can't index object \"in\" with zero packed or unpacked array dimensions" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 22 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540985858199 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "in Part2.v(23) " "Verilog HDL error at Part2.v(23): can't index object \"in\" with zero packed or unpacked array dimensions" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 23 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540985858199 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "in Part2.v(24) " "Verilog HDL error at Part2.v(24): can't index object \"in\" with zero packed or unpacked array dimensions" {  } { { "Part2.v" "" { Text "C:/Users/USER1/Digital Logic/DisplaysNumbers/Part 2/Part2.v" 24 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1540985858199 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540985858531 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 31 04:37:38 2018 " "Processing ended: Wed Oct 31 04:37:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540985858531 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540985858531 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540985858531 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540985858531 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540985859236 ""}
