Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\pv200\de1-soc_niosII_project\de1_soc_niosII_project.qsys --block-symbol-file --output-directory=E:\pv200\de1-soc_niosII_project\de1_soc_niosII_project --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1-soc_niosII_project/de1_soc_niosII_project.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0_output_led [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_0_output_led
Progress: Adding ps2_0 [altera_up_avalon_ps2 15.1]
Progress: Parameterizing module ps2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\pv200\de1-soc_niosII_project\de1_soc_niosII_project.qsys --synthesis=VERILOG --output-directory=E:\pv200\de1-soc_niosII_project\de1_soc_niosII_project\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading de1-soc_niosII_project/de1_soc_niosII_project.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0_output_led [altera_avalon_pio 16.0]
Progress: Parameterizing module pio_0_output_led
Progress: Adding ps2_0 [altera_up_avalon_ps2 15.1]
Progress: Parameterizing module ps2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: de1_soc_niosII_project: Generating de1_soc_niosII_project "de1_soc_niosII_project" for QUARTUS_SYNTH
Info: nios2_gen2_0: "de1_soc_niosII_project" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'de1_soc_niosII_project_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de1_soc_niosII_project_onchip_memory2_0 --dir=C:/Users/JAREKP~1/AppData/Local/Temp/alt7567_8721910652125151234.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/JAREKP~1/AppData/Local/Temp/alt7567_8721910652125151234.dir/0001_onchip_memory2_0_gen//de1_soc_niosII_project_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'de1_soc_niosII_project_onchip_memory2_0'
Info: onchip_memory2_0: "de1_soc_niosII_project" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0_output_led: Starting RTL generation for module 'de1_soc_niosII_project_pio_0_output_led'
Info: pio_0_output_led:   Generation command is [exec C:/altera/16.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/16.0/quartus/bin64/perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de1_soc_niosII_project_pio_0_output_led --dir=C:/Users/JAREKP~1/AppData/Local/Temp/alt7567_8721910652125151234.dir/0002_pio_0_output_led_gen/ --quartus_dir=C:/altera/16.0/quartus --verilog --config=C:/Users/JAREKP~1/AppData/Local/Temp/alt7567_8721910652125151234.dir/0002_pio_0_output_led_gen//de1_soc_niosII_project_pio_0_output_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0_output_led: Done RTL generation for module 'de1_soc_niosII_project_pio_0_output_led'
Info: pio_0_output_led: "de1_soc_niosII_project" instantiated altera_avalon_pio "pio_0_output_led"
Info: ps2_0: Starting Generation of PS2 Controller
Info: ps2_0: "de1_soc_niosII_project" instantiated altera_up_avalon_ps2 "ps2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "de1_soc_niosII_project" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "de1_soc_niosII_project" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "de1_soc_niosII_project" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'de1_soc_niosII_project_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/altera/16.0/quartus/bin64//eperlcmd.exe -I C:/altera/16.0/quartus/bin64//perl/lib -I C:/altera/16.0/quartus/sopc_builder/bin/europa -I C:/altera/16.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/16.0/quartus/sopc_builder/bin -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=de1_soc_niosII_project_nios2_gen2_0_cpu --dir=C:/Users/JAREKP~1/AppData/Local/Temp/alt7567_8721910652125151234.dir/0006_cpu_gen/ --quartus_bindir=C:/altera/16.0/quartus/bin64/ --verilog --config=C:/Users/JAREKP~1/AppData/Local/Temp/alt7567_8721910652125151234.dir/0006_cpu_gen//de1_soc_niosII_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.02.05 12:17:11 (*) Starting Nios II generation
Info: cpu: # 2018.02.05 12:17:11 (*)   Checking for plaintext license.
Info: cpu: # 2018.02.05 12:17:13 (*)   Couldn't query license setup in Quartus directory C:/altera/16.0/quartus/bin64/
Info: cpu: # 2018.02.05 12:17:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.02.05 12:17:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.02.05 12:17:13 (*)   Plaintext license not found.
Info: cpu: # 2018.02.05 12:17:13 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.02.05 12:17:13 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.02.05 12:17:13 (*)   Creating all objects for CPU
Info: cpu: # 2018.02.05 12:17:15 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.02.05 12:17:15 (*)   Creating plain-text RTL
Info: cpu: # 2018.02.05 12:17:17 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'de1_soc_niosII_project_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: ps2_0_avalon_ps2_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ps2_0_avalon_ps2_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: ps2_0_avalon_ps2_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ps2_0_avalon_ps2_slave_agent"
Info: ps2_0_avalon_ps2_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ps2_0_avalon_ps2_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file E:/pv200/de1-soc_niosII_project/de1_soc_niosII_project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/pv200/de1-soc_niosII_project/de1_soc_niosII_project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/pv200/de1-soc_niosII_project/de1_soc_niosII_project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: de1_soc_niosII_project: Done "de1_soc_niosII_project" with 27 modules, 43 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
