module ALU (IR,SR2MUX_Control,ALUMUX_Control,SR1_In,SR2_In,ALU_Out); //ALU can perform Addition, bit-wise AND, and bit-wise NOT
//Init
	input [15:0]IR;		//
	input SR2MUX_Control;
	input [1:0]ALUMUX_Control;
	input [15:0]SR1_In;
	input [15:0]SR2_In;
	
	output [15:0]ALU_Out;

//Structural Verilog 
	//SR2 Mux implementation
		wire [15:0]IR_5Sext;
		assign IR_5Sext = {{11{IR[4]}},IR[4:0]};
		
		
endmodule