{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700247790470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700247790470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 14:03:10 2023 " "Processing started: Fri Nov 17 14:03:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700247790470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247790470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247790471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700247790963 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700247790964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/SRAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799525 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/SRAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-arch " "Found design unit 1: mux2to1-arch" {  } { { "components/mux2to1.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/mux2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799528 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "components/mux2to1.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/mux2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_ALU-arch " "Found design unit 1: MIPS_ALU-arch" {  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/MIPS_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799530 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU " "Found entity 1: MIPS_ALU" {  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/MIPS_ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/thirtytwobitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/thirtytwobitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtytwobitregister-arch " "Found design unit 1: thirtytwobitregister-arch" {  } { { "components/thirtytwobitregister.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/thirtytwobitregister.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799532 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobitregister " "Found entity 1: thirtytwobitregister" {  } { { "components/thirtytwobitregister.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/thirtytwobitregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/thirtytwobitlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/thirtytwobitlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtytwobitlatch-arch " "Found design unit 1: thirtytwobitlatch-arch" {  } { { "components/thirtytwobitlatch.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/thirtytwobitlatch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799535 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobitlatch " "Found entity 1: thirtytwobitlatch" {  } { { "components/thirtytwobitlatch.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/thirtytwobitlatch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sramandio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sramandio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sramandio-arch " "Found design unit 1: sramandio-arch" {  } { { "components/sramandio.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/sramandio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799537 ""} { "Info" "ISGN_ENTITY_NAME" "1 sramandio " "Found entity 1: sramandio" {  } { { "components/sramandio.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/sramandio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-arch " "Found design unit 1: mux4to1-arch" {  } { { "components/mux4to1.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/mux4to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799539 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "components/mux4to1.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/mux4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799539 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAM.vhd " "Can't analyze file -- file SRAM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700247799545 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "components/TB_sramandio.vhd " "Can't analyze file -- file components/TB_sramandio.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700247799549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-sync_read " "Found design unit 1: register_file-sync_read" {  } { { "components/register_file.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/register_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799552 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "components/register_file.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799555 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tentothirtytwoextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/tentothirtytwoextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tentothirtytwoextender-arch " "Found design unit 1: tentothirtytwoextender-arch" {  } { { "components/tentothirtytwoextender.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/tentothirtytwoextender.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799557 ""} { "Info" "ISGN_ENTITY_NAME" "1 tentothirtytwoextender " "Found entity 1: tentothirtytwoextender" {  } { { "components/tentothirtytwoextender.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/tentothirtytwoextender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700247799594 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memoryunit_sram_data datapath.vhd(117) " "VHDL Signal Declaration warning at datapath.vhd(117): used implicit default value for signal \"memoryunit_sram_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700247799597 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memoryunit_sram_address datapath.vhd(118) " "VHDL Signal Declaration warning at datapath.vhd(118): used implicit default value for signal \"memoryunit_sram_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700247799597 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instructionregister_25to21 datapath.vhd(124) " "VHDL Signal Declaration warning at datapath.vhd(124): used implicit default value for signal \"instructionregister_25to21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700247799598 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instructionregister_20to16 datapath.vhd(125) " "VHDL Signal Declaration warning at datapath.vhd(125): used implicit default value for signal \"instructionregister_20to16\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700247799598 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instructionregister_mux_0 datapath.vhd(128) " "VHDL Signal Declaration warning at datapath.vhd(128): used implicit default value for signal \"instructionregister_mux_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 128 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700247799598 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instructionregister_mux_1 datapath.vhd(129) " "VHDL Signal Declaration warning at datapath.vhd(129): used implicit default value for signal \"instructionregister_mux_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 129 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700247799598 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memorydataregister_mux_1 datapath.vhd(136) " "Verilog HDL or VHDL warning at datapath.vhd(136): object \"memorydataregister_mux_1\" assigned a value but never read" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700247799598 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memorydataregister_mux_output datapath.vhd(137) " "VHDL Signal Declaration warning at datapath.vhd(137): used implicit default value for signal \"memorydataregister_mux_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700247799598 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_output datapath.vhd(152) " "VHDL Signal Declaration warning at datapath.vhd(152): used implicit default value for signal \"pc_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700247799599 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tentothirtytwoextender tentothirtytwoextender:zeroextend " "Elaborating entity \"tentothirtytwoextender\" for hierarchy \"tentothirtytwoextender:zeroextend\"" {  } { { "components/datapath.vhd" "zeroextend" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247799620 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "twentytwozeroes tentothirtytwoextender.vhd(17) " "VHDL Signal Declaration warning at tentothirtytwoextender.vhd(17): used explicit default value for signal \"twentytwozeroes\" because signal was never assigned a value" {  } { { "components/tentothirtytwoextender.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/tentothirtytwoextender.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1700247799620 "|datapath|tentothirtytwoextender:zeroextend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sramandio sramandio:memoryunit " "Elaborating entity \"sramandio\" for hierarchy \"sramandio:memoryunit\"" {  } { { "components/datapath.vhd" "memoryunit" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247799625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwobitregister sramandio:memoryunit\|thirtytwobitregister:inport0 " "Elaborating entity \"thirtytwobitregister\" for hierarchy \"sramandio:memoryunit\|thirtytwobitregister:inport0\"" {  } { { "components/sramandio.vhd" "inport0" { Text "C:/Users/steve/source/eel4712/mini-project/components/sramandio.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247799638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM sramandio:memoryunit\|SRAM:sram_mem " "Elaborating entity \"SRAM\" for hierarchy \"sramandio:memoryunit\|SRAM:sram_mem\"" {  } { { "components/sramandio.vhd" "sram_mem" { Text "C:/Users/steve/source/eel4712/mini-project/components/sramandio.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247799648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\"" {  } { { "components/SRAM.vhd" "altsyncram_component" { Text "C:/Users/steve/source/eel4712/mini-project/components/SRAM.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247799711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\"" {  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/SRAM.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247799723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SRAM_INIT.mif " "Parameter \"init_file\" = \"SRAM_INIT.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247799724 ""}  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/SRAM.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700247799724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpt3 " "Found entity 1: altsyncram_gpt3" {  } { { "db/altsyncram_gpt3.tdf" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/altsyncram_gpt3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gpt3 sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated " "Elaborating entity \"altsyncram_gpt3\" for hierarchy \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247799766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r5r2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r5r2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r5r2 " "Found entity 1: altsyncram_r5r2" {  } { { "db/altsyncram_r5r2.tdf" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/altsyncram_r5r2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247799820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247799820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r5r2 sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|altsyncram_r5r2:altsyncram1 " "Elaborating entity \"altsyncram_r5r2\" for hierarchy \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|altsyncram_r5r2:altsyncram1\"" {  } { { "db/altsyncram_gpt3.tdf" "altsyncram1" { Text "C:/Users/steve/source/eel4712/mini-project/db/altsyncram_gpt3.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247799821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gpt3.tdf" "mgl_prim2" { Text "C:/Users/steve/source/eel4712/mini-project/db/altsyncram_gpt3.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247800086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gpt3.tdf" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/altsyncram_gpt3.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247800103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247800103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247800103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247800103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397899597 " "Parameter \"NODE_NAME\" = \"1397899597\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247800103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247800103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247800103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247800103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700247800103 ""}  } { { "db/altsyncram_gpt3.tdf" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/altsyncram_gpt3.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700247800103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247800215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247800337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_gpt3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247800448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:instructionregistermux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:instructionregistermux\"" {  } { { "components/datapath.vhd" "instructionregistermux" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247800488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:registerfile " "Elaborating entity \"register_file\" for hierarchy \"register_file:registerfile\"" {  } { { "components/datapath.vhd" "registerfile" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247800494 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1700247800767 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.17.14:03:24 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl " "2023.11.17.14:03:24 Progress: Loading sld0b47db4c/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247804104 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247806602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247806704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247810282 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247810370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247810459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247810570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247810575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247810575 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1700247811286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b47db4c/alt_sld_fab.v" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/ip/sld0b47db4c/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247811485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247811485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247811558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247811558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247811561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247811561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247811617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247811617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247811701 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247811701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247811701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/steve/source/eel4712/mini-project/db/ip/sld0b47db4c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700247811758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247811758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[0\] GND " "Pin \"output_leds\[0\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[1\] GND " "Pin \"output_leds\[1\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[2\] GND " "Pin \"output_leds\[2\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[3\] GND " "Pin \"output_leds\[3\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[4\] GND " "Pin \"output_leds\[4\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[5\] GND " "Pin \"output_leds\[5\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[6\] GND " "Pin \"output_leds\[6\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[7\] GND " "Pin \"output_leds\[7\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[8\] GND " "Pin \"output_leds\[8\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[9\] GND " "Pin \"output_leds\[9\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[10\] GND " "Pin \"output_leds\[10\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[11\] GND " "Pin \"output_leds\[11\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[12\] GND " "Pin \"output_leds\[12\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[13\] GND " "Pin \"output_leds\[13\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[14\] GND " "Pin \"output_leds\[14\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[15\] GND " "Pin \"output_leds\[15\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[16\] GND " "Pin \"output_leds\[16\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[17\] GND " "Pin \"output_leds\[17\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[18\] GND " "Pin \"output_leds\[18\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[19\] GND " "Pin \"output_leds\[19\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[20\] GND " "Pin \"output_leds\[20\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[21\] GND " "Pin \"output_leds\[21\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[22\] GND " "Pin \"output_leds\[22\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[23\] GND " "Pin \"output_leds\[23\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[24\] GND " "Pin \"output_leds\[24\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[25\] GND " "Pin \"output_leds\[25\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[26\] GND " "Pin \"output_leds\[26\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[27\] GND " "Pin \"output_leds\[27\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[28\] GND " "Pin \"output_leds\[28\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[29\] GND " "Pin \"output_leds\[29\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[30\] GND " "Pin \"output_leds\[30\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_leds\[31\] GND " "Pin \"output_leds\[31\]\" is stuck at GND" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700247812956 "|datapath|output_leds[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700247812956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247813016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700247814191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700247814191 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inport_enable " "No output dependent on input pin \"inport_enable\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|inport_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_switches\[0\] " "No output dependent on input pin \"input_switches\[0\]\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|input_switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_switches\[1\] " "No output dependent on input pin \"input_switches\[1\]\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|input_switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_switches\[2\] " "No output dependent on input pin \"input_switches\[2\]\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|input_switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_switches\[3\] " "No output dependent on input pin \"input_switches\[3\]\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|input_switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_switches\[4\] " "No output dependent on input pin \"input_switches\[4\]\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|input_switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_switches\[5\] " "No output dependent on input pin \"input_switches\[5\]\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|input_switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_switches\[6\] " "No output dependent on input pin \"input_switches\[6\]\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|input_switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_switches\[7\] " "No output dependent on input pin \"input_switches\[7\]\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|input_switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_switches\[8\] " "No output dependent on input pin \"input_switches\[8\]\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|input_switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_switches\[9\] " "No output dependent on input pin \"input_switches\[9\]\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|input_switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memtoreg " "No output dependent on input pin \"memtoreg\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|memtoreg"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irwrite " "No output dependent on input pin \"irwrite\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|irwrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pcwrite " "No output dependent on input pin \"pcwrite\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|pcwrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jal " "No output dependent on input pin \"jal\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|jal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "issigned " "No output dependent on input pin \"issigned\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|issigned"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pcsource " "No output dependent on input pin \"pcsource\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|pcsource"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aluop " "No output dependent on input pin \"aluop\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|aluop"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alusrcb " "No output dependent on input pin \"alusrcb\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|alusrcb"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alusrca " "No output dependent on input pin \"alusrca\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|alusrca"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regwrite " "No output dependent on input pin \"regwrite\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|regwrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regdst " "No output dependent on input pin \"regdst\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|regdst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/source/eel4712/mini-project/components/datapath.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700247814270 "|datapath|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700247814270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "346 " "Implemented 346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700247814271 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700247814271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "251 " "Implemented 251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700247814271 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700247814271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700247814271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700247814298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 14:03:34 2023 " "Processing ended: Fri Nov 17 14:03:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700247814298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700247814298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700247814298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700247814298 ""}
