digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002811" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002812" [label="(Call,op->operands[1].regs[1] << 3)"];
"1002778" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1002541" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002173" [label="(Call,a->bits == 64)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002388" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002398" [label="(Call,-1)"];
"1002806" [label="(Call,data[l++] = op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002398" [label="(Call,-1)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002836" [label="(Identifier,offset)"];
"1002813" [label="(Call,op->operands[1].regs[1])"];
"1002777" [label="(ControlStructure,if (op->operands[1].regs[1] != X86R_UNDEFINED))"];
"1002403" [label="(Identifier,data)"];
"1002699" [label="(Call,op->operands[1].regs[0] << 3)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002358" [label="(Call,a->bits == 64)"];
"1002718" [label="(Call,getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1002409" [label="(Identifier,data)"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1002833" [label="(Identifier,l)"];
"1002174" [label="(Call,a->bits)"];
"1002822" [label="(Literal,3)"];
"1002979" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1002806" [label="(Call,data[l++] = op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002178" [label="(Call,op->operands[1].regs[0])"];
"1002556" [label="(Identifier,a)"];
"1002638" [label="(Identifier,op)"];
"1002177" [label="(Literal,64)"];
"1002388" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002779" [label="(Call,op->operands[1].regs[1])"];
"1002551" [label="(Identifier,X86R_UNDEFINED)"];
"1002823" [label="(Call,op->operands[1].regs[0])"];
"1002387" [label="(ControlStructure,if (op->operands[1].regs[0] != -1))"];
"1003220" [label="(MethodReturn,static int)"];
"1002542" [label="(Call,op->operands[1].regs[0])"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002399" [label="(Literal,1)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1002789" [label="(Block,)"];
"1002886" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002540" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_UNDEFINED))"];
"1002173" [label="(Call,a->bits == 64)"];
"1002778" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1002811" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002837" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1002182" [label="(Identifier,op)"];
"1002290" [label="(Call,op->operands[1].regs[0] % 6)"];
"1002541" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002389" [label="(Call,op->operands[1].regs[0])"];
"1002812" [label="(Call,op->operands[1].regs[1] << 3)"];
"1002827" [label="(Identifier,op)"];
"1002788" [label="(Identifier,X86R_UNDEFINED)"];
"1002807" [label="(Call,data[l++])"];
"1002792" [label="(Identifier,data)"];
"1002811" -> "1002806"  [label="AST: "];
"1002811" -> "1002823"  [label="CFG: "];
"1002812" -> "1002811"  [label="AST: "];
"1002823" -> "1002811"  [label="AST: "];
"1002806" -> "1002811"  [label="CFG: "];
"1002811" -> "1003220"  [label="DDG: op->operands[1].regs[1] << 3"];
"1002811" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002811" -> "1002806"  [label="DDG: op->operands[1].regs[1] << 3"];
"1002811" -> "1002806"  [label="DDG: op->operands[1].regs[0]"];
"1002812" -> "1002811"  [label="DDG: op->operands[1].regs[1]"];
"1002812" -> "1002811"  [label="DDG: 3"];
"1002541" -> "1002811"  [label="DDG: op->operands[1].regs[0]"];
"1002812" -> "1002822"  [label="CFG: "];
"1002813" -> "1002812"  [label="AST: "];
"1002822" -> "1002812"  [label="AST: "];
"1002827" -> "1002812"  [label="CFG: "];
"1002812" -> "1003220"  [label="DDG: op->operands[1].regs[1]"];
"1002778" -> "1002812"  [label="DDG: op->operands[1].regs[1]"];
"1002778" -> "1002777"  [label="AST: "];
"1002778" -> "1002788"  [label="CFG: "];
"1002779" -> "1002778"  [label="AST: "];
"1002788" -> "1002778"  [label="AST: "];
"1002792" -> "1002778"  [label="CFG: "];
"1002836" -> "1002778"  [label="CFG: "];
"1002778" -> "1003220"  [label="DDG: X86R_UNDEFINED"];
"1002778" -> "1003220"  [label="DDG: op->operands[1].regs[1]"];
"1002778" -> "1003220"  [label="DDG: op->operands[1].regs[1] != X86R_UNDEFINED"];
"1002541" -> "1002778"  [label="DDG: X86R_UNDEFINED"];
"1002541" -> "1002540"  [label="AST: "];
"1002541" -> "1002551"  [label="CFG: "];
"1002542" -> "1002541"  [label="AST: "];
"1002551" -> "1002541"  [label="AST: "];
"1002556" -> "1002541"  [label="CFG: "];
"1002638" -> "1002541"  [label="CFG: "];
"1002541" -> "1003220"  [label="DDG: op->operands[1].regs[0] == X86R_UNDEFINED"];
"1002541" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1003220"  [label="DDG: X86R_UNDEFINED"];
"1002172" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002541"  [label="DDG: X86R_UNDEFINED"];
"1002388" -> "1002541"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002699"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002718"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002837"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002886"  [label="DDG: op->operands[1].regs[0]"];
"1002541" -> "1002979"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002162"  [label="AST: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002172" -> "1002178"  [label="CFG: "];
"1002173" -> "1002172"  [label="AST: "];
"1002178" -> "1002172"  [label="AST: "];
"1002162" -> "1002172"  [label="CFG: "];
"1002172" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1003220"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002290"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002388"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002173" -> "1003220"  [label="DDG: a->bits"];
"1002173" -> "1002358"  [label="DDG: a->bits"];
"1002040" -> "1002030"  [label="AST: "];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002040" -> "1003220"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003220"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002290"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002388"  [label="DDG: op->operands[1].regs[0]"];
"1002388" -> "1002387"  [label="AST: "];
"1002388" -> "1002398"  [label="CFG: "];
"1002389" -> "1002388"  [label="AST: "];
"1002398" -> "1002388"  [label="AST: "];
"1002403" -> "1002388"  [label="CFG: "];
"1002409" -> "1002388"  [label="CFG: "];
"1002388" -> "1003220"  [label="DDG: op->operands[1].regs[0] != -1"];
"1002388" -> "1003220"  [label="DDG: -1"];
"1002398" -> "1002388"  [label="DDG: 1"];
"1002398" -> "1002399"  [label="CFG: "];
"1002399" -> "1002398"  [label="AST: "];
"1002806" -> "1002789"  [label="AST: "];
"1002807" -> "1002806"  [label="AST: "];
"1002833" -> "1002806"  [label="CFG: "];
"1002806" -> "1003220"  [label="DDG: op->operands[1].regs[1] << 3 | op->operands[1].regs[0]"];
"1002806" -> "1003220"  [label="DDG: data[l++]"];
"1000104" -> "1002806"  [label="DDG: data"];
}
