/* Generated by Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */

(* cells_not_processed =  1  *)
(* src = "out/full_adder/tests/full_adder_gold.v:1.1-10.10" *)
module full_adder(a, b, cin, sum, cout);
  (* src = "out/full_adder/tests/full_adder_gold.v:9.18-9.23" *)
  wire _00_;
  (* src = "out/full_adder/tests/full_adder_gold.v:9.28-9.41" *)
  wire _01_;
  (* src = "out/full_adder/tests/full_adder_gold.v:9.17-9.42" *)
  wire _02_;
  (* src = "out/full_adder/tests/full_adder_gold.v:8.17-8.22" *)
  wire _03_;
  (* src = "out/full_adder/tests/full_adder_gold.v:8.17-8.28" *)
  wire _04_;
  (* src = "out/full_adder/tests/full_adder_gold.v:9.35-9.40" *)
  wire _05_;
  (* src = "out/full_adder/tests/full_adder_gold.v:2.11-2.12" *)
  input a;
  wire a;
  (* src = "out/full_adder/tests/full_adder_gold.v:3.11-3.12" *)
  input b;
  wire b;
  (* src = "out/full_adder/tests/full_adder_gold.v:4.11-4.14" *)
  input cin;
  wire cin;
  (* src = "out/full_adder/tests/full_adder_gold.v:6.12-6.16" *)
  output cout;
  wire cout;
  (* src = "out/full_adder/tests/full_adder_gold.v:5.12-5.15" *)
  output sum;
  wire sum;
  assign _00_ = a & (* src = "out/full_adder/tests/full_adder_gold.v:9.18-9.23" *) b;
  assign _01_ = cin & (* src = "out/full_adder/tests/full_adder_gold.v:9.28-9.41" *) _05_;
  assign _02_ = _00_ | (* src = "out/full_adder/tests/full_adder_gold.v:9.17-9.42" *) _01_;
  assign _03_ = a ^ (* src = "out/full_adder/tests/full_adder_gold.v:8.17-8.22" *) b;
  assign _04_ = _03_ ^ (* src = "out/full_adder/tests/full_adder_gold.v:8.17-8.28" *) cin;
  assign _05_ = a ^ (* src = "out/full_adder/tests/full_adder_gold.v:9.35-9.40" *) b;
  assign sum = _04_;
  assign cout = _02_;
endmodule
