Protel Design System Design Rule Check
PCB File : C:\Users\Mehdi\GitHub\EDVDU\HARDWARE\EDVDU_v1.PcbDoc
Date     : 10/26/2022
Time     : 9:36:21 PM

Processing Rule : Clearance Constraint (Gap=0.4mm) (All),(InNet('EARTH'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0mm) (All),(OnLayer('Keep-Out Layer'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
   Violation between Clearance Constraint: (0.198mm < 0.2mm) Between Track (50.024mm,37.637mm)(50.024mm,46.437mm) on Top Layer And Via (49.276mm,40.705mm) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=0mm) (OnLayer('Keep-Out Layer')),(InNet('EARTH'))
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net EARTH Between Pad J2-SH1(77.265mm,42.453mm) on Top Layer And Pad J2-SH2(86.765mm,42.553mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net EARTH Between Pad J2-SH4(77.165mm,57.153mm) on Top Layer And Pad J2-SH3(86.765mm,58.053mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net EARTH Between Pad J2-SH3(86.765mm,58.053mm) on Top Layer And Via (92.202mm,57.153mm) from Top Layer to Bottom Layer 
Rule Violations :3

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1.27mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.4mm) (Conductor Width=0.4mm) (Air Gap=0.4mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad B2-1(2.718mm,67.793mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad B3-1(90.729mm,67.793mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad B4-1(90.729mm,2.794mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad B5-1(2.718mm,2.794mm) on Multi-Layer Actual Hole Size = 3.2mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P1-MH1(59.055mm,7.285mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad P1-MH2(34.055mm,7.285mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U1-MH1(90.729mm,2.793mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U1-MH2(90.729mm,67.793mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U1-MH3(2.729mm,2.793mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U1-MH4(2.729mm,67.793mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :10

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad B2-1(2.718mm,67.793mm) on Multi-Layer And Pad U1-MH4(2.729mm,67.793mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad B3-1(90.729mm,67.793mm) on Multi-Layer And Pad U1-MH2(90.729mm,67.793mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad B4-1(90.729mm,2.794mm) on Multi-Layer And Pad U1-MH1(90.729mm,2.793mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad B5-1(2.718mm,2.794mm) on Multi-Layer And Pad U1-MH3(2.729mm,2.793mm) on Multi-Layer Pad/Via Touching Holes
Rule Violations :4

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.22mm < 0.254mm) Between Arc (58.988mm,34.596mm) on Top Solder And Region (5 hole(s)) Top Solder [Top Solder] Mask Sliver [0.22mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C1-1(43.438mm,39.816mm) on Top Layer And Pad R1-2(43.488mm,37.657mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C1-2(46.438mm,39.816mm) on Top Layer And Pad R1-1(46.388mm,37.657mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C2-1(24.916mm,34.671mm) on Top Layer And Pad R2-1(24.966mm,32.512mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C21-1(26.342mm,18.391mm) on Top Layer And Pad R39-1(28.501mm,18.341mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C21-2(26.342mm,15.391mm) on Top Layer And Pad R39-2(28.501mm,15.441mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C2-2(27.916mm,34.671mm) on Top Layer And Pad R2-2(27.866mm,32.512mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Pad C22-2(65.313mm,46.525mm) on Top Layer And Via (65.394mm,44.873mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C26-1(73.359mm,47.244mm) on Top Layer And Pad R36-2(73.309mm,45.085mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C26-1(73.359mm,47.244mm) on Top Layer And Pad R37-2(73.309mm,49.403mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C26-2(70.359mm,47.244mm) on Top Layer And Pad R36-1(70.409mm,45.085mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C26-2(70.359mm,47.244mm) on Top Layer And Pad R37-1(70.409mm,49.403mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad C37-1(48.181mm,20.277mm) on Top Layer And Pad C41-2(46.681mm,18.348mm) on Top Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad C37-2(45.181mm,20.277mm) on Top Layer And Pad C41-2(46.681mm,18.348mm) on Top Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.254mm) Between Pad C37-2(45.181mm,20.277mm) on Top Layer And Via (44.029mm,21.116mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad C38-1(42.847mm,20.277mm) on Top Layer And Via (44.029mm,21.116mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C41-1(46.681mm,15.348mm) on Top Layer And Pad R55-1(48.84mm,15.398mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C41-1(46.681mm,15.348mm) on Top Layer And Pad R57-2(44.522mm,15.398mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C41-2(46.681mm,18.348mm) on Top Layer And Pad R55-2(48.84mm,18.298mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad C41-2(46.681mm,18.348mm) on Top Layer And Pad R57-1(44.522mm,18.298mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad C43-1(63.071mm,20.32mm) on Top Layer And Pad C47-2(61.571mm,18.391mm) on Top Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad C43-2(60.071mm,20.32mm) on Top Layer And Pad C47-2(61.571mm,18.391mm) on Top Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad C9-1(46.438mm,46.394mm) on Top Layer And Pad R21-2(46.388mm,44.261mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Pad C9-2(43.438mm,46.394mm) on Top Layer And Pad R21-1(43.488mm,44.261mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.241mm < 0.254mm) Between Pad D10-2(3.94mm,30.099mm) on Top Layer And Via (5.128mm,29.154mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.241mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J2-1(76.665mm,52.503mm) on Top Layer And Pad J2-2(76.665mm,51.403mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J2-2(76.665mm,51.403mm) on Top Layer And Pad J2-3(76.665mm,50.303mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J2-3(76.665mm,50.303mm) on Top Layer And Pad J2-4(76.665mm,49.203mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J2-4(76.665mm,49.203mm) on Top Layer And Pad J2-5(76.665mm,48.103mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J2-5(76.665mm,48.103mm) on Top Layer And Pad J2-6(76.665mm,47.003mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J2-6(76.665mm,47.003mm) on Top Layer And Pad J2-7(76.665mm,45.903mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J2-7(76.665mm,45.903mm) on Top Layer And Pad J2-8(76.665mm,44.803mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad J2-8(76.665mm,44.803mm) on Top Layer And Pad J2-9(76.665mm,43.703mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad J2-9(76.665mm,43.703mm) on Top Layer And Pad J2-SH1(77.265mm,42.453mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad J3-1(3.81mm,9.144mm) on Multi-Layer And Via (5.454mm,9.144mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.237mm] / [Bottom Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad J4-1(2.54mm,26.416mm) on Multi-Layer And Pad J4-2(5.08mm,26.416mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad J4-3(2.54mm,23.876mm) on Multi-Layer And Pad J4-4(5.08mm,23.876mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad J4-5(2.54mm,21.336mm) on Multi-Layer And Pad J4-6(5.08mm,21.336mm) on Multi-Layer [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.059mm < 0.254mm) Between Pad L1-1(27.188mm,44.171mm) on Top Layer And Via (28.438mm,45.071mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.059mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R12-1(57.531mm,62.05mm) on Top Layer And Pad R13-1(59.69mm,62.05mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R12-2(57.531mm,64.95mm) on Top Layer And Pad R13-2(59.69mm,64.95mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R18-1(69.342mm,62.05mm) on Top Layer And Pad R20-1(71.501mm,62.05mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R18-2(69.342mm,64.95mm) on Top Layer And Pad R20-2(71.501mm,64.95mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R19-1(43.488mm,42.102mm) on Top Layer And Pad R21-1(43.488mm,44.261mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R19-2(46.388mm,42.102mm) on Top Layer And Pad R21-2(46.388mm,44.261mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.254mm) Between Pad R22-1(79.883mm,62.04mm) on Top Layer And Pad R24-1(81.999mm,62.04mm) on Top Layer [Top Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.254mm) Between Pad R22-2(79.883mm,64.94mm) on Top Layer And Pad R24-2(81.999mm,64.94mm) on Top Layer [Top Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad R23-1(84.148mm,62.04mm) on Top Layer And Pad R24-1(81.999mm,62.04mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad R23-2(84.148mm,64.94mm) on Top Layer And Pad R24-2(81.999mm,64.94mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.166mm < 0.254mm) Between Pad R30-2(22.352mm,47.066mm) on Top Layer And Via (21.735mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.166mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Pad R31-2(20.193mm,46.916mm) on Top Layer And Via (21.735mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad R33-1(58.089mm,40.587mm) on Top Layer And Via (58.214mm,41.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R34-1(30.66mm,15.441mm) on Top Layer And Pad R39-2(28.501mm,15.441mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R34-2(30.66mm,18.341mm) on Top Layer And Pad R39-1(28.501mm,18.341mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R35-1(70.409mm,51.562mm) on Top Layer And Pad R37-1(70.409mm,49.403mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R35-2(73.309mm,51.562mm) on Top Layer And Pad R37-2(73.309mm,49.403mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad R43-1(20.851mm,62.225mm) on Top Layer And Via (22.225mm,62.593mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad R46-1(8.763mm,57.097mm) on Top Layer And Via (8.001mm,55.765mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad R53-1(40.204mm,18.298mm) on Top Layer And Pad R56-1(42.355mm,18.298mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad R53-2(40.204mm,15.398mm) on Top Layer And Pad R56-2(42.355mm,15.398mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R54-1(50.999mm,18.298mm) on Top Layer And Pad R55-2(48.84mm,18.298mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R54-1(50.999mm,18.298mm) on Top Layer And Pad R58-1(53.158mm,18.298mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R54-2(50.999mm,15.398mm) on Top Layer And Pad R55-1(48.84mm,15.398mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.156mm < 0.254mm) Between Pad R54-2(50.999mm,15.398mm) on Top Layer And Pad R58-2(53.158mm,15.398mm) on Top Layer [Top Solder] Mask Sliver [0.156mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.164mm < 0.254mm) Between Pad R56-1(42.355mm,18.298mm) on Top Layer And Pad R57-1(44.522mm,18.298mm) on Top Layer [Top Solder] Mask Sliver [0.164mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.164mm < 0.254mm) Between Pad R56-2(42.355mm,15.398mm) on Top Layer And Pad R57-2(44.522mm,15.398mm) on Top Layer [Top Solder] Mask Sliver [0.164mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.201mm < 0.254mm) Between Pad R64-2(3.99mm,32.512mm) on Top Layer And Via (5.319mm,32.512mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.201mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Pad R8-1(48.489mm,62.025mm) on Top Layer And Pad R9-1(50.681mm,62.05mm) on Top Layer [Top Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Pad R8-2(48.489mm,64.925mm) on Top Layer And Pad R9-2(50.681mm,64.95mm) on Top Layer [Top Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Pad SW2-MH1(18.801mm,65.293mm) on Multi-Layer And Pad SW3-MH2(16.352mm,65.293mm) on Multi-Layer [Top Solder] Mask Sliver [0.249mm] / [Bottom Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.254mm) Between Pad SW4-MH1(5.319mm,55.225mm) on Multi-Layer And Pad SW5-MH2(5.345mm,52.852mm) on Multi-Layer [Top Solder] Mask Sliver [0.173mm] / [Bottom Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Pad SW5-MH1(5.345mm,45.852mm) on Multi-Layer And Pad SW6-MH2(5.345mm,43.429mm) on Multi-Layer [Top Solder] Mask Sliver [0.223mm] / [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-1(37.802mm,46.645mm) on Top Layer And Pad U2-2(37.302mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-10(33.302mm,46.645mm) on Top Layer And Pad U2-11(32.802mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-10(33.302mm,46.645mm) on Top Layer And Pad U2-9(33.802mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-11(32.802mm,46.645mm) on Top Layer And Pad U2-12(32.302mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-13(30.952mm,45.295mm) on Top Layer And Pad U2-14(30.952mm,44.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-14(30.952mm,44.795mm) on Top Layer And Pad U2-15(30.952mm,44.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-15(30.952mm,44.295mm) on Top Layer And Pad U2-16(30.952mm,43.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-16(30.952mm,43.795mm) on Top Layer And Pad U2-17(30.952mm,43.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-17(30.952mm,43.295mm) on Top Layer And Pad U2-18(30.952mm,42.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-18(30.952mm,42.795mm) on Top Layer And Pad U2-19(30.952mm,42.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-19(30.952mm,42.295mm) on Top Layer And Pad U2-20(30.952mm,41.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-2(37.302mm,46.645mm) on Top Layer And Pad U2-3(36.802mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-20(30.952mm,41.795mm) on Top Layer And Pad U2-21(30.952mm,41.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-21(30.952mm,41.295mm) on Top Layer And Pad U2-22(30.952mm,40.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-22(30.952mm,40.795mm) on Top Layer And Pad U2-23(30.952mm,40.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-23(30.952mm,40.295mm) on Top Layer And Pad U2-24(30.952mm,39.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-25(32.302mm,38.445mm) on Top Layer And Pad U2-26(32.802mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-26(32.802mm,38.445mm) on Top Layer And Pad U2-27(33.302mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-27(33.302mm,38.445mm) on Top Layer And Pad U2-28(33.802mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-28(33.802mm,38.445mm) on Top Layer And Pad U2-29(34.302mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-29(34.302mm,38.445mm) on Top Layer And Pad U2-30(34.802mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-3(36.802mm,46.645mm) on Top Layer And Pad U2-4(36.302mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-30(34.802mm,38.445mm) on Top Layer And Pad U2-31(35.302mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-31(35.302mm,38.445mm) on Top Layer And Pad U2-32(35.802mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-32(35.802mm,38.445mm) on Top Layer And Pad U2-33(36.302mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-33(36.302mm,38.445mm) on Top Layer And Pad U2-34(36.802mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-34(36.802mm,38.445mm) on Top Layer And Pad U2-35(37.302mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-35(37.302mm,38.445mm) on Top Layer And Pad U2-36(37.802mm,38.445mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-37(39.152mm,39.795mm) on Top Layer And Pad U2-38(39.152mm,40.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-38(39.152mm,40.295mm) on Top Layer And Pad U2-39(39.152mm,40.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-39(39.152mm,40.795mm) on Top Layer And Pad U2-40(39.152mm,41.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-4(36.302mm,46.645mm) on Top Layer And Pad U2-5(35.802mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-40(39.152mm,41.295mm) on Top Layer And Pad U2-41(39.152mm,41.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-41(39.152mm,41.795mm) on Top Layer And Pad U2-42(39.152mm,42.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-42(39.152mm,42.295mm) on Top Layer And Pad U2-43(39.152mm,42.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-43(39.152mm,42.795mm) on Top Layer And Pad U2-44(39.152mm,43.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-44(39.152mm,43.295mm) on Top Layer And Pad U2-45(39.152mm,43.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-45(39.152mm,43.795mm) on Top Layer And Pad U2-46(39.152mm,44.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-46(39.152mm,44.295mm) on Top Layer And Pad U2-47(39.152mm,44.795mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-47(39.152mm,44.795mm) on Top Layer And Pad U2-48(39.152mm,45.295mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-5(35.802mm,46.645mm) on Top Layer And Pad U2-6(35.302mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-6(35.302mm,46.645mm) on Top Layer And Pad U2-7(34.802mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-7(34.802mm,46.645mm) on Top Layer And Pad U2-8(34.302mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.05mm < 0.254mm) Between Pad U2-8(34.302mm,46.645mm) on Top Layer And Pad U2-9(33.802mm,46.645mm) on Top Layer [Top Solder] Mask Sliver [0.05mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.226mm < 0.254mm) Between Pad U3-4(80.434mm,36.322mm) on Top Layer And Via (81.764mm,35.814mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.226mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad U4-8(66.639mm,43.985mm) on Top Layer And Via (65.394mm,44.873mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-1(17.512mm,23.191mm) on Top Layer And Pad U6-2(17.512mm,22.691mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-10(21.742mm,23.191mm) on Top Layer And Pad U6-9(21.742mm,22.691mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-2(17.512mm,22.691mm) on Top Layer And Pad U6-3(17.512mm,22.191mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-3(17.512mm,22.191mm) on Top Layer And Pad U6-4(17.512mm,21.691mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-4(17.512mm,21.691mm) on Top Layer And Pad U6-5(17.512mm,21.191mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-6(21.742mm,21.191mm) on Top Layer And Pad U6-7(21.742mm,21.691mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-7(21.742mm,21.691mm) on Top Layer And Pad U6-8(21.742mm,22.191mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U6-8(21.742mm,22.191mm) on Top Layer And Pad U6-9(21.742mm,22.691mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.18mm < 0.254mm) Between Region (1 hole(s)) Top Solder And Region (5 hole(s)) Top Solder [Top Solder] Mask Sliver [0.18mm]
Rule Violations :127

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (14.848mm,24.791mm) on Top Overlay And Pad C34-2(14.073mm,23.749mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Arc (15.205mm,34.692mm) on Top Overlay And Pad B1-1(19.405mm,35.442mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.067mm < 0.254mm) Between Arc (15.205mm,34.692mm) on Top Overlay And Pad B1-2(19.405mm,33.942mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.067mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Arc (21.761mm,53.01mm) on Top Overlay And Pad BZ1-1(21.761mm,54.91mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (25.403mm,28.437mm) on Top Overlay And Pad C24-2(26.67mm,27.662mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Arc (37.752mm,45.345mm) on Top Overlay And Pad U2-1(37.802mm,46.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (38.352mm,46.645mm) on Top Overlay And Pad U2-1(37.802mm,46.645mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Arc (49.281mm,28.762mm) on Top Overlay And Pad U7-1(48.586mm,28.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Arc (50.924mm,38.237mm) on Top Overlay And Pad SW1-1(50.024mm,37.637mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.187mm < 0.254mm) Between Arc (55.481mm,28.564mm) on Top Overlay And Pad C45-2(56.77mm,27.789mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.187mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Arc (59.238mm,55.443mm) on Top Overlay And Pad U5-1(59.138mm,54.748mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Arc (61.239mm,44.68mm) on Top Overlay And Pad U4-1(61.039mm,43.985mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Arc (64.068mm,28.762mm) on Top Overlay And Pad U8-1(63.373mm,28.962mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Arc (69.635mm,54.719mm) on Top Overlay And Pad R49-1(70.46mm,55.753mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (73.002mm,12.299mm) on Top Overlay And Pad L3-2(76.962mm,11.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (73.002mm,20.218mm) on Top Overlay And Pad L3-1(76.962mm,21.208mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.962mm,16.258mm) on Top Overlay And Pad L3-1(76.962mm,21.208mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.962mm,16.258mm) on Top Overlay And Pad L3-1(76.962mm,21.208mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.962mm,16.258mm) on Top Overlay And Pad L3-1(76.962mm,21.208mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.962mm,16.258mm) on Top Overlay And Pad L3-1(76.962mm,21.208mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.962mm,16.258mm) on Top Overlay And Pad L3-2(76.962mm,11.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.962mm,16.258mm) on Top Overlay And Pad L3-2(76.962mm,11.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.962mm,16.258mm) on Top Overlay And Pad L3-2(76.962mm,11.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (76.962mm,16.258mm) on Top Overlay And Pad L3-2(76.962mm,11.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (80.922mm,12.299mm) on Top Overlay And Pad L3-2(76.962mm,11.308mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Arc (80.922mm,20.218mm) on Top Overlay And Pad L3-1(76.962mm,21.208mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Area Fill (68.985mm,34.325mm) (69.585mm,34.925mm) on Top Overlay And Pad D6-2(70.485mm,33.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Area Fill (71.385mm,34.325mm) (71.985mm,34.925mm) on Top Overlay And Pad D6-2(70.485mm,33.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Area Fill (77.735mm,23.646mm) (78.335mm,24.246mm) on Top Overlay And Pad D4-2(79.635mm,25.146mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Area Fill (77.735mm,26.046mm) (78.335mm,26.646mm) on Top Overlay And Pad D4-2(79.635mm,25.146mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Area Fill (84.24mm,21.318mm) (85.002mm,23.182mm) on Top Overlay And Pad UP1-1(84.595mm,19.418mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Area Fill (85.941mm,21.318mm) (86.703mm,23.182mm) on Top Overlay And Pad UP1-2(86.297mm,19.418mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Area Fill (87.643mm,21.318mm) (88.405mm,23.182mm) on Top Overlay And Pad UP1-3(87.999mm,19.418mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Area Fill (89.345mm,21.318mm) (90.107mm,23.182mm) on Top Overlay And Pad UP1-4(89.701mm,19.418mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Area Fill (91.047mm,21.318mm) (91.809mm,23.182mm) on Top Overlay And Pad UP1-5(91.403mm,19.418mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad B1-1(19.405mm,35.442mm) on Top Layer And Track (19.405mm,36.891mm)(19.405mm,36.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad B2-1(2.718mm,67.793mm) on Multi-Layer And Track (0.229mm,0.293mm)(0.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad B2-1(2.718mm,67.793mm) on Multi-Layer And Track (0.229mm,70.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad B3-1(90.729mm,67.793mm) on Multi-Layer And Track (0.229mm,70.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad B3-1(90.729mm,67.793mm) on Multi-Layer And Track (93.229mm,0.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad B4-1(90.729mm,2.794mm) on Multi-Layer And Track (0.229mm,0.293mm)(93.229mm,0.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad B4-1(90.729mm,2.794mm) on Multi-Layer And Track (93.229mm,0.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad B5-1(2.718mm,2.794mm) on Multi-Layer And Track (0.229mm,0.293mm)(0.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad B5-1(2.718mm,2.794mm) on Multi-Layer And Track (0.229mm,0.293mm)(93.229mm,0.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C1-1(43.438mm,39.816mm) on Top Layer And Text "C1" (42.652mm,39.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C12-1(30.323mm,34.925mm) on Top Layer And Text "C13" (29.445mm,34.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad C15-2(91.746mm,9.008mm) on Top Layer And Track (93.229mm,0.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad C16-2(80.189mm,29.718mm) on Top Layer And Text "C16" (81.534mm,30.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C17-1(70.485mm,29.27mm) on Top Layer And Track (69.585mm,25.46mm)(69.585mm,30.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C17-1(70.485mm,29.27mm) on Top Layer And Track (69.585mm,30.46mm)(70.185mm,30.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C17-1(70.485mm,29.27mm) on Top Layer And Track (70.185mm,30.66mm)(70.185mm,30.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C17-1(70.485mm,29.27mm) on Top Layer And Track (70.758mm,30.477mm)(71.358mm,30.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C17-1(70.485mm,29.27mm) on Top Layer And Track (70.758mm,30.677mm)(70.758mm,30.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C17-1(70.485mm,29.27mm) on Top Layer And Track (71.358mm,25.477mm)(71.358mm,30.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C17-2(70.485mm,26.65mm) on Top Layer And Track (69.585mm,25.46mm)(69.585mm,30.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C17-2(70.485mm,26.65mm) on Top Layer And Track (69.585mm,25.46mm)(69.885mm,25.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C17-2(70.485mm,26.65mm) on Top Layer And Track (71.058mm,25.477mm)(71.358mm,25.477mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C17-2(70.485mm,26.65mm) on Top Layer And Track (71.358mm,25.477mm)(71.358mm,30.677mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C18-1(64.643mm,36.28mm) on Top Layer And Track (63.743mm,32.47mm)(63.743mm,37.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C18-1(64.643mm,36.28mm) on Top Layer And Track (63.743mm,37.47mm)(64.343mm,37.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C18-1(64.643mm,36.28mm) on Top Layer And Track (64.343mm,37.47mm)(64.343mm,37.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C18-1(64.643mm,36.28mm) on Top Layer And Track (64.916mm,37.487mm)(64.916mm,37.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C18-1(64.643mm,36.28mm) on Top Layer And Track (64.916mm,37.487mm)(65.516mm,37.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C18-1(64.643mm,36.28mm) on Top Layer And Track (65.516mm,32.487mm)(65.516mm,37.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C18-2(64.643mm,33.66mm) on Top Layer And Track (63.743mm,32.47mm)(63.743mm,37.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C18-2(64.643mm,33.66mm) on Top Layer And Track (63.743mm,32.47mm)(64.043mm,32.47mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C18-2(64.643mm,33.66mm) on Top Layer And Track (65.216mm,32.487mm)(65.516mm,32.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C18-2(64.643mm,33.66mm) on Top Layer And Track (65.516mm,32.487mm)(65.516mm,37.687mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C19-2(37.518mm,18.391mm) on Top Layer And Text "C19" (36.703mm,19.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C2-1(24.916mm,34.671mm) on Top Layer And Text "C2" (24.103mm,34.021mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C21-1(26.342mm,18.391mm) on Top Layer And Text "C21" (25.58mm,19.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C22-1(62.313mm,46.525mm) on Top Layer And Text "C22" (62.863mm,47.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad C23-1(24.278mm,27.462mm) on Top Layer And Text "C23" (23.516mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C24-2(26.67mm,27.662mm) on Top Layer And Text "C24" (26.049mm,28.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad C25-2(73.21mm,53.594mm) on Top Layer And Text "C25" (74.323mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.035mm < 0.254mm) Between Pad C26-1(73.359mm,47.244mm) on Top Layer And Text "C26" (74.069mm,48.133mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.035mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad C27-2(18.058mm,25.908mm) on Top Layer And Text "C27" (18.727mm,26.958mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad C28-1(22.606mm,18.056mm) on Top Layer And Text "C28" (21.875mm,19.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.254mm) Between Pad C29-1(18.257mm,18.202mm) on Top Layer And Text "C29" (17.512mm,18.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C30-1(15.971mm,15.264mm) on Top Layer And Text "R48" (15.001mm,14.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C30-2(15.971mm,18.264mm) on Top Layer And Text "C30" (15.24mm,19.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad C31-2(10.978mm,20.21mm) on Top Layer And Text "C31" (11.684mm,21.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad C3-2(51.054mm,54.003mm) on Top Layer And Text "C3" (50.393mm,54.737mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad C32-1(61.619mm,57.404mm) on Top Layer And Text "C32" (61.976mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C33-1(9.113mm,18.264mm) on Top Layer And Text "C33" (8.382mm,19.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C34-1(11.073mm,23.749mm) on Top Layer And Text "C34" (10.414mm,22.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C35-2(11.273mm,25.916mm) on Top Layer And Text "C35" (10.287mm,25.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad C36-2(50.399mm,20.277mm) on Top Layer And Text "C36" (50.794mm,21.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad C37-2(45.181mm,20.277mm) on Top Layer And Text "C37" (45.665mm,21.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad C38-2(39.847mm,20.277mm) on Top Layer And Text "C38" (40.242mm,21.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad C39-2(39.473mm,27.589mm) on Top Layer And Text "C39" (38.702mm,28.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-1(41.91mm,27.789mm) on Top Layer And Text "C40" (41.128mm,28.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Pad C41-1(46.681mm,15.348mm) on Top Layer And Text "C41" (46.355mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C4-2(44.831mm,54.003mm) on Top Layer And Text "C4" (44.196mm,54.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C42-2(64.77mm,20.32mm) on Top Layer And Text "C42" (65.182mm,21.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Pad C43-2(60.071mm,20.32mm) on Top Layer And Text "C43" (60.657mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C44-1(54.356mm,27.589mm) on Top Layer And Text "C44" (53.565mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C45-2(56.77mm,27.789mm) on Top Layer And Text "C45" (55.88mm,28.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C46-2(55.372mm,20.32mm) on Top Layer And Text "C46" (55.704mm,21.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad C47-1(61.571mm,15.391mm) on Top Layer And Text "C47" (61.341mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C5-2(39.473mm,51.054mm) on Top Layer And Text "C5" (40.285mm,51.709mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C6-1(30.099mm,63.667mm) on Top Layer And Track (29.199mm,59.857mm)(29.199mm,65.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C6-1(30.099mm,63.667mm) on Top Layer And Track (29.199mm,64.857mm)(29.799mm,64.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C6-1(30.099mm,63.667mm) on Top Layer And Track (29.799mm,64.857mm)(29.799mm,65.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C6-1(30.099mm,63.667mm) on Top Layer And Track (30.372mm,64.874mm)(30.372mm,65.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C6-1(30.099mm,63.667mm) on Top Layer And Track (30.372mm,64.874mm)(30.972mm,64.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C6-1(30.099mm,63.667mm) on Top Layer And Track (30.972mm,59.874mm)(30.972mm,65.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C6-2(30.099mm,61.047mm) on Top Layer And Track (29.199mm,59.857mm)(29.199mm,65.057mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C6-2(30.099mm,61.047mm) on Top Layer And Track (29.199mm,59.857mm)(29.499mm,59.857mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C6-2(30.099mm,61.047mm) on Top Layer And Track (30.672mm,59.874mm)(30.972mm,59.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C6-2(30.099mm,61.047mm) on Top Layer And Track (30.972mm,59.874mm)(30.972mm,65.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C7-1(86.306mm,64.8mm) on Top Layer And Track (85.406mm,60.99mm)(85.406mm,66.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C7-1(86.306mm,64.8mm) on Top Layer And Track (85.406mm,65.99mm)(86.006mm,65.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C7-1(86.306mm,64.8mm) on Top Layer And Track (86.006mm,66.19mm)(86.006mm,65.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C7-1(86.306mm,64.8mm) on Top Layer And Track (86.579mm,66.007mm)(86.579mm,66.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad C7-1(86.306mm,64.8mm) on Top Layer And Track (86.579mm,66.007mm)(87.179mm,66.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C7-1(86.306mm,64.8mm) on Top Layer And Track (87.179mm,61.007mm)(87.179mm,66.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C7-2(86.306mm,62.18mm) on Top Layer And Track (85.406mm,60.99mm)(85.406mm,66.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad C7-2(86.306mm,62.18mm) on Top Layer And Track (85.406mm,60.99mm)(85.706mm,60.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C7-2(86.306mm,62.18mm) on Top Layer And Track (86.879mm,61.007mm)(87.179mm,61.007mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C7-2(86.306mm,62.18mm) on Top Layer And Track (87.179mm,61.007mm)(87.179mm,66.207mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.108mm < 0.254mm) Between Pad C8-2(31.647mm,51.054mm) on Top Layer And Text "C8" (30.864mm,50.304mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.108mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(1.14mm,30.099mm) on Top Layer And Track (0.44mm,29.099mm)(0.44mm,31.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(1.14mm,30.099mm) on Top Layer And Track (0.44mm,29.099mm)(2.34mm,29.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D10-1(1.14mm,30.099mm) on Top Layer And Track (0.44mm,31.099mm)(2.34mm,31.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad D10-2(3.94mm,30.099mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D10-2(3.94mm,30.099mm) on Top Layer And Track (2.74mm,29.099mm)(4.34mm,29.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D10-2(3.94mm,30.099mm) on Top Layer And Track (2.74mm,31.099mm)(4.34mm,31.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D10-2(3.94mm,30.099mm) on Top Layer And Track (4.34mm,29.099mm)(4.84mm,29.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad D10-2(3.94mm,30.099mm) on Top Layer And Track (4.34mm,31.099mm)(4.84mm,30.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.192mm,46.568mm) on Top Layer And Track (11.392mm,45.068mm)(11.392mm,47.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.192mm,46.568mm) on Top Layer And Track (11.392mm,47.268mm)(12.992mm,47.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.192mm,46.568mm) on Top Layer And Track (11.592mm,45.868mm)(12.192mm,45.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.192mm,46.568mm) on Top Layer And Track (11.592mm,45.868mm)(12.792mm,45.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.192mm,46.568mm) on Top Layer And Track (12.192mm,45.268mm)(12.792mm,45.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(12.192mm,46.568mm) on Top Layer And Track (12.992mm,47.268mm)(12.992mm,45.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad D1-2(12.192mm,44.568mm) on Top Layer And Track (11.392mm,44.168mm)(11.792mm,43.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D1-2(12.192mm,44.568mm) on Top Layer And Track (11.392mm,45.068mm)(11.392mm,44.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad D1-2(12.192mm,44.568mm) on Top Layer And Track (11.392mm,45.068mm)(11.392mm,47.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(12.192mm,44.568mm) on Top Layer And Track (11.592mm,45.868mm)(12.192mm,45.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad D1-2(12.192mm,44.568mm) on Top Layer And Track (11.792mm,43.768mm)(12.592mm,43.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-2(12.192mm,44.568mm) on Top Layer And Track (12.192mm,45.268mm)(12.792mm,45.868mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad D1-2(12.192mm,44.568mm) on Top Layer And Track (12.592mm,43.768mm)(12.992mm,44.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad D1-2(12.192mm,44.568mm) on Top Layer And Track (12.992mm,45.068mm)(12.992mm,44.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad D1-2(12.192mm,44.568mm) on Top Layer And Track (12.992mm,47.268mm)(12.992mm,45.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad D2-1(66.675mm,11.732mm) on Top Layer And Text "R59" (65.532mm,14.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad D2-1(66.675mm,11.732mm) on Top Layer And Text "R60" (68.313mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(66.675mm,11.732mm) on Top Layer And Track (63.575mm,11.432mm)(64.475mm,11.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D2-1(66.675mm,11.732mm) on Top Layer And Track (68.875mm,11.432mm)(69.775mm,11.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad D2-2(66.675mm,3.332mm) on Top Layer And Track (63.575mm,4.332mm)(64.475mm,3.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad D2-2(66.675mm,3.332mm) on Top Layer And Track (68.875mm,3.432mm)(69.775mm,4.332mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(92.447mm,36.957mm) on Top Layer And Track (91.247mm,35.957mm)(93.147mm,35.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(92.447mm,36.957mm) on Top Layer And Track (91.247mm,37.957mm)(93.147mm,37.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D3-1(92.447mm,36.957mm) on Top Layer And Track (93.147mm,35.957mm)(93.147mm,37.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad D3-1(92.447mm,36.957mm) on Top Layer And Track (93.229mm,0.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D3-2(89.647mm,36.957mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad D3-2(89.647mm,36.957mm) on Top Layer And Track (88.747mm,36.457mm)(89.247mm,35.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad D3-2(89.647mm,36.957mm) on Top Layer And Track (88.747mm,37.457mm)(89.247mm,37.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D3-2(89.647mm,36.957mm) on Top Layer And Track (89.247mm,35.957mm)(90.847mm,35.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D3-2(89.647mm,36.957mm) on Top Layer And Track (89.247mm,37.957mm)(90.847mm,37.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D4-1(74.335mm,25.146mm) on Top Layer And Track (72.835mm,23.646mm)(72.835mm,24.146mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4-1(74.335mm,25.146mm) on Top Layer And Track (72.835mm,24.146mm)(72.835mm,26.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad D4-2(79.635mm,25.146mm) on Top Layer And Track (80.435mm,26.646mm)(81.335mm,25.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad D4-2(79.635mm,25.146mm) on Top Layer And Track (80.535mm,23.646mm)(81.335mm,24.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad D4-2(79.635mm,25.146mm) on Top Layer And Track (81.335mm,24.446mm)(81.335mm,25.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(92.459mm,39.68mm) on Top Layer And Track (91.259mm,38.68mm)(93.159mm,38.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(92.459mm,39.68mm) on Top Layer And Track (91.259mm,40.68mm)(93.159mm,40.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(92.459mm,39.68mm) on Top Layer And Track (93.159mm,40.68mm)(93.159mm,38.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D5-1(92.459mm,39.68mm) on Top Layer And Track (93.229mm,0.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D5-2(89.659mm,39.68mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad D5-2(89.659mm,39.68mm) on Top Layer And Track (88.759mm,39.18mm)(89.259mm,38.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad D5-2(89.659mm,39.68mm) on Top Layer And Track (88.759mm,40.18mm)(89.259mm,40.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D5-2(89.659mm,39.68mm) on Top Layer And Track (89.259mm,38.68mm)(90.859mm,38.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D5-2(89.659mm,39.68mm) on Top Layer And Track (89.259mm,40.68mm)(90.859mm,40.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad D6-1(70.485mm,38.325mm) on Top Layer And Track (68.985mm,39.825mm)(69.485mm,39.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D6-1(70.485mm,38.325mm) on Top Layer And Track (69.485mm,39.825mm)(71.985mm,39.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad D6-2(70.485mm,33.025mm) on Top Layer And Track (68.985mm,32.125mm)(69.785mm,31.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad D6-2(70.485mm,33.025mm) on Top Layer And Track (69.785mm,31.325mm)(71.085mm,31.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad D6-2(70.485mm,33.025mm) on Top Layer And Track (71.085mm,31.325mm)(71.985mm,32.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(92.459mm,62.225mm) on Top Layer And Track (91.259mm,61.225mm)(93.159mm,61.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(92.459mm,62.225mm) on Top Layer And Track (91.259mm,63.225mm)(93.159mm,63.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D7-1(92.459mm,62.225mm) on Top Layer And Track (93.159mm,61.225mm)(93.159mm,63.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D7-1(92.459mm,62.225mm) on Top Layer And Track (93.229mm,0.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad D7-2(89.659mm,62.225mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad D7-2(89.659mm,62.225mm) on Top Layer And Track (88.759mm,61.725mm)(89.259mm,61.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad D7-2(89.659mm,62.225mm) on Top Layer And Track (88.759mm,62.725mm)(89.259mm,63.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D7-2(89.659mm,62.225mm) on Top Layer And Track (89.259mm,61.225mm)(90.859mm,61.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad D7-2(89.659mm,62.225mm) on Top Layer And Track (89.259mm,63.225mm)(90.859mm,63.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(20.574mm,15.256mm) on Top Layer And Track (19.774mm,14.556mm)(21.374mm,14.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(20.574mm,15.256mm) on Top Layer And Track (19.774mm,16.756mm)(19.774mm,14.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(20.574mm,15.256mm) on Top Layer And Track (19.974mm,15.956mm)(20.574mm,16.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(20.574mm,15.256mm) on Top Layer And Track (19.974mm,15.956mm)(21.174mm,15.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(20.574mm,15.256mm) on Top Layer And Track (20.574mm,16.556mm)(21.174mm,15.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-1(20.574mm,15.256mm) on Top Layer And Track (21.374mm,16.756mm)(21.374mm,14.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D8-2(20.574mm,17.256mm) on Top Layer And Track (19.774mm,16.756mm)(19.774mm,14.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad D8-2(20.574mm,17.256mm) on Top Layer And Track (19.774mm,16.756mm)(19.774mm,17.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad D8-2(20.574mm,17.256mm) on Top Layer And Track (19.774mm,17.656mm)(20.174mm,18.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(20.574mm,17.256mm) on Top Layer And Track (19.974mm,15.956mm)(20.574mm,16.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad D8-2(20.574mm,17.256mm) on Top Layer And Track (20.174mm,18.056mm)(20.974mm,18.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D8-2(20.574mm,17.256mm) on Top Layer And Track (20.574mm,16.556mm)(21.174mm,15.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad D8-2(20.574mm,17.256mm) on Top Layer And Track (20.974mm,18.056mm)(21.374mm,17.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D8-2(20.574mm,17.256mm) on Top Layer And Track (21.374mm,16.756mm)(21.374mm,14.556mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad D8-2(20.574mm,17.256mm) on Top Layer And Track (21.374mm,16.756mm)(21.374mm,17.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad D9-1(25.801mm,1.14mm) on Top Layer And Track (0.229mm,0.293mm)(93.229mm,0.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(25.801mm,1.14mm) on Top Layer And Track (24.801mm,0.44mm)(26.801mm,0.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(25.801mm,1.14mm) on Top Layer And Track (24.801mm,2.34mm)(24.801mm,0.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D9-1(25.801mm,1.14mm) on Top Layer And Track (26.801mm,0.44mm)(26.801mm,2.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad D9-2(25.801mm,3.94mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad D9-2(25.801mm,3.94mm) on Top Layer And Track (24.801mm,4.34mm)(24.801mm,2.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad D9-2(25.801mm,3.94mm) on Top Layer And Track (24.801mm,4.34mm)(25.301mm,4.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad D9-2(25.801mm,3.94mm) on Top Layer And Track (26.301mm,4.84mm)(26.801mm,4.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad D9-2(25.801mm,3.94mm) on Top Layer And Track (26.801mm,2.74mm)(26.801mm,4.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(33.085mm,29.001mm) on Top Layer And Track (28.73mm,27.889mm)(33.63mm,27.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-1(33.085mm,29.001mm) on Top Layer And Track (33.76mm,28.239mm)(33.76mm,29.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-2(31.815mm,29.001mm) on Top Layer And Track (28.73mm,27.889mm)(33.63mm,27.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-3(30.545mm,29.001mm) on Top Layer And Track (28.73mm,27.889mm)(33.63mm,27.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-4(29.275mm,29.001mm) on Top Layer And Track (28.73mm,27.889mm)(33.63mm,27.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-5(29.275mm,23.577mm) on Top Layer And Track (28.73mm,24.689mm)(33.63mm,24.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-6(30.545mm,23.577mm) on Top Layer And Track (28.73mm,24.689mm)(33.63mm,24.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad IC1-7(31.815mm,23.577mm) on Top Layer And Track (28.73mm,24.689mm)(33.63mm,24.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad IC1-8(33.085mm,23.577mm) on Top Layer And Track (28.73mm,24.689mm)(33.63mm,24.689mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad J2-1(76.665mm,52.503mm) on Top Layer And Track (76.615mm,53.123mm)(76.615mm,56.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J2-SH1(77.265mm,42.453mm) on Top Layer And Track (78.215mm,42.803mm)(85.415mm,42.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J2-SH2(86.765mm,42.553mm) on Top Layer And Track (78.215mm,42.803mm)(85.415mm,42.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad J2-SH2(86.765mm,42.553mm) on Top Layer And Track (88.175mm,42.803mm)(90.615mm,42.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad J2-SH3(86.765mm,58.053mm) on Top Layer And Text "R42" (88.646mm,58.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad J2-SH3(86.765mm,58.053mm) on Top Layer And Track (78.015mm,57.603mm)(85.445mm,57.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad J2-SH3(86.765mm,58.053mm) on Top Layer And Track (88.165mm,57.603mm)(91.315mm,57.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J2-SH4(77.165mm,57.153mm) on Top Layer And Track (76.615mm,53.123mm)(76.615mm,56.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad J2-SH4(77.165mm,57.153mm) on Top Layer And Track (78.015mm,57.603mm)(85.445mm,57.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad L1-1(27.188mm,44.171mm) on Top Layer And Track (26.188mm,43.171mm)(28.188mm,43.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L1-1(27.188mm,44.171mm) on Top Layer And Track (26.188mm,45.371mm)(26.188mm,43.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L1-1(27.188mm,44.171mm) on Top Layer And Track (28.189mm,43.171mm)(28.189mm,45.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L1-2(27.188mm,46.971mm) on Top Layer And Text "L1" (26.802mm,48.111mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L1-2(27.188mm,46.971mm) on Top Layer And Track (26.188mm,45.371mm)(26.188mm,47.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad L1-2(27.188mm,46.971mm) on Top Layer And Track (26.188mm,47.971mm)(28.188mm,47.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L1-2(27.188mm,46.971mm) on Top Layer And Track (28.189mm,45.371mm)(28.189mm,47.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L2-1(24.902mm,44.145mm) on Top Layer And Track (23.902mm,43.145mm)(23.902mm,45.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad L2-1(24.902mm,44.145mm) on Top Layer And Track (23.902mm,43.145mm)(25.902mm,43.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L2-1(24.902mm,44.145mm) on Top Layer And Track (25.903mm,43.145mm)(25.903mm,45.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L2-2(24.902mm,46.945mm) on Top Layer And Track (23.902mm,45.345mm)(23.902mm,47.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad L2-2(24.902mm,46.945mm) on Top Layer And Track (23.902mm,47.945mm)(25.902mm,47.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L2-2(24.902mm,46.945mm) on Top Layer And Track (25.903mm,45.345mm)(25.903mm,47.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad L3-1(76.962mm,21.208mm) on Top Layer And Track (71.712mm,22.508mm)(73.962mm,22.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L3-1(76.962mm,21.208mm) on Top Layer And Track (79.962mm,22.508mm)(82.212mm,22.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L3-2(76.962mm,11.308mm) on Top Layer And Track (71.712mm,10.008mm)(73.962mm,10.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad L3-2(76.962mm,11.308mm) on Top Layer And Track (79.962mm,10.008mm)(82.212mm,10.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L4-1(67.31mm,33.615mm) on Top Layer And Track (66.31mm,32.615mm)(66.31mm,34.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad L4-1(67.31mm,33.615mm) on Top Layer And Track (66.31mm,32.615mm)(68.31mm,32.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L4-1(67.31mm,33.615mm) on Top Layer And Track (68.31mm,34.815mm)(68.31mm,32.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L4-2(67.31mm,36.415mm) on Top Layer And Track (66.31mm,34.815mm)(66.31mm,37.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad L4-2(67.31mm,36.415mm) on Top Layer And Track (66.31mm,37.415mm)(68.31mm,37.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad L4-2(67.31mm,36.415mm) on Top Layer And Track (68.31mm,34.815mm)(68.31mm,37.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad P1-6(50.755mm,5.715mm) on Multi-Layer And Track (50.777mm,4.745mm)(50.777mm,0.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad P1-7(47.955mm,5.715mm) on Multi-Layer And Track (48.026mm,4.745mm)(48.026mm,0.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad P1-8(45.155mm,5.715mm) on Multi-Layer And Track (45.274mm,4.745mm)(45.274mm,0.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad P1-9(42.355mm,5.715mm) on Multi-Layer And Track (42.522mm,4.745mm)(42.522mm,0.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad P1-MH1(59.055mm,7.285mm) on Multi-Layer And Track (57.974mm,2.205mm)(57.974mm,4.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad P1-MH2(34.055mm,7.285mm) on Multi-Layer And Track (35.114mm,2.205mm)(35.114mm,4.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad Q1-1(78.058mm,64.673mm) on Top Layer And Track (76.558mm,64.173mm)(77.558mm,64.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad Q1-1(78.058mm,64.673mm) on Top Layer And Track (78.658mm,64.173mm)(78.658mm,62.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad Q1-2(76.058mm,64.673mm) on Top Layer And Track (75.458mm,62.573mm)(75.458mm,64.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad Q1-2(76.058mm,64.673mm) on Top Layer And Track (76.558mm,64.173mm)(77.558mm,64.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad Q1-3(77.058mm,62.073mm) on Top Layer And Text "Q1" (77.721mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad Q1-3(77.058mm,62.073mm) on Top Layer And Track (75.458mm,62.573mm)(76.558mm,62.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad Q1-3(77.058mm,62.073mm) on Top Layer And Track (77.558mm,62.573mm)(78.658mm,62.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad Q2-1(18.272mm,46.893mm) on Top Layer And Track (16.772mm,46.393mm)(17.772mm,46.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad Q2-1(18.272mm,46.893mm) on Top Layer And Track (18.872mm,44.793mm)(18.872mm,46.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad Q2-2(16.272mm,46.893mm) on Top Layer And Track (15.672mm,44.793mm)(15.672mm,46.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad Q2-2(16.272mm,46.893mm) on Top Layer And Track (16.772mm,46.393mm)(17.772mm,46.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad Q2-3(17.272mm,44.293mm) on Top Layer And Text "Q2" (18.796mm,44.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad Q2-3(17.272mm,44.293mm) on Top Layer And Track (15.672mm,44.793mm)(16.772mm,44.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad Q2-3(17.272mm,44.293mm) on Top Layer And Track (17.772mm,44.793mm)(18.872mm,44.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R10-2(52.959mm,64.95mm) on Top Layer And Text "R10" (52.222mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R11-2(55.245mm,64.95mm) on Top Layer And Text "R11" (54.635mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R1-2(43.488mm,37.657mm) on Top Layer And Text "R1" (42.779mm,37.211mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R12-2(57.531mm,64.95mm) on Top Layer And Text "R12" (56.794mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R13-2(59.69mm,64.95mm) on Top Layer And Text "R13" (59.08mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R14-2(61.976mm,64.95mm) on Top Layer And Text "R14" (61.366mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R15-2(64.746mm,64.95mm) on Top Layer And Text "R15" (64.009mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R16-2(67.056mm,64.95mm) on Top Layer And Text "R16" (66.573mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R17-1(74.206mm,64.877mm) on Top Layer And Text "R17" (73.444mm,65.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad R17-2(74.206mm,61.977mm) on Top Layer And Track (75.458mm,62.573mm)(75.458mm,64.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad R17-2(74.206mm,61.977mm) on Top Layer And Track (75.458mm,62.573mm)(76.558mm,62.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R18-2(69.342mm,64.95mm) on Top Layer And Text "R18" (68.605mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R19-1(43.488mm,42.102mm) on Top Layer And Text "R19" (42.779mm,41.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R20-2(71.501mm,64.95mm) on Top Layer And Text "R20" (70.601mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(24.966mm,32.512mm) on Top Layer And Text "R2" (24.388mm,31.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R21-1(43.488mm,44.261mm) on Top Layer And Text "R21" (42.779mm,43.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R22-1(79.883mm,62.04mm) on Top Layer And Track (77.558mm,62.573mm)(78.658mm,62.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R22-1(79.883mm,62.04mm) on Top Layer And Track (78.658mm,64.173mm)(78.658mm,62.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R22-2(79.883mm,64.94mm) on Top Layer And Text "R22" (79.121mm,65.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R23-2(84.148mm,64.94mm) on Top Layer And Text "R23" (83.353mm,65.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R24-2(81.999mm,64.94mm) on Top Layer And Text "R24" (81.237mm,65.776mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad R26-1(91.44mm,12.951mm) on Top Layer And Text "R26" (90.043mm,13.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R26-1(91.44mm,12.951mm) on Top Layer And Track (90.44mm,11.951mm)(90.44mm,14.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R26-1(91.44mm,12.951mm) on Top Layer And Track (90.44mm,11.951mm)(92.44mm,11.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R26-1(91.44mm,12.951mm) on Top Layer And Track (92.44mm,11.951mm)(92.44mm,14.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R26-2(91.44mm,15.751mm) on Top Layer And Track (90.44mm,16.751mm)(90.44mm,14.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R26-2(91.44mm,15.751mm) on Top Layer And Track (90.44mm,16.751mm)(92.44mm,16.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R26-2(91.44mm,15.751mm) on Top Layer And Track (92.44mm,14.551mm)(92.44mm,16.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad R27-1(88.9mm,12.951mm) on Top Layer And Text "R27" (87.387mm,13.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R27-1(88.9mm,12.951mm) on Top Layer And Track (87.9mm,11.951mm)(87.9mm,14.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad R27-1(88.9mm,12.951mm) on Top Layer And Track (87.9mm,11.951mm)(89.9mm,11.951mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R27-1(88.9mm,12.951mm) on Top Layer And Track (89.9mm,11.951mm)(89.9mm,14.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R27-2(88.9mm,15.751mm) on Top Layer And Track (87.9mm,14.551mm)(87.9mm,16.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R27-2(88.9mm,15.751mm) on Top Layer And Track (87.9mm,16.751mm)(89.9mm,16.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad R27-2(88.9mm,15.751mm) on Top Layer And Track (89.9mm,14.551mm)(89.9mm,16.751mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R28-1(84.079mm,36.957mm) on Top Layer And Text "R28" (83.28mm,36.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R29-1(14.351mm,43.968mm) on Top Layer And Track (13.551mm,44.818mm)(13.551mm,46.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R29-1(14.351mm,43.968mm) on Top Layer And Track (15.151mm,44.818mm)(15.151mm,46.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad R29-2(14.351mm,47.168mm) on Top Layer And Text "R29" (13.208mm,47.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R29-2(14.351mm,47.168mm) on Top Layer And Track (13.551mm,44.818mm)(13.551mm,46.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R29-2(14.351mm,47.168mm) on Top Layer And Track (15.151mm,44.818mm)(15.151mm,46.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R30-1(22.352mm,43.866mm) on Top Layer And Track (21.552mm,44.716mm)(21.552mm,46.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R30-1(22.352mm,43.866mm) on Top Layer And Track (23.152mm,44.716mm)(23.152mm,46.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad R30-2(22.352mm,47.066mm) on Top Layer And Text "R30" (21.601mm,47.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R30-2(22.352mm,47.066mm) on Top Layer And Track (21.552mm,44.716mm)(21.552mm,46.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R30-2(22.352mm,47.066mm) on Top Layer And Track (23.152mm,44.716mm)(23.152mm,46.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad R3-1(33.394mm,60.611mm) on Top Layer And Track (32.004mm,60.071mm)(32.639mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad R3-1(33.394mm,60.611mm) on Top Layer And Track (34.163mm,60.071mm)(34.925mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R31-2(20.193mm,46.916mm) on Top Layer And Text "R31" (19.354mm,47.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R3-2(34.544mm,64.611mm) on Top Layer And Track (32.004mm,65.151mm)(33.401mm,65.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad R3-2(34.544mm,64.611mm) on Top Layer And Track (35.687mm,65.151mm)(37.084mm,65.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R32-1(84.148mm,39.624mm) on Top Layer And Text "R32" (83.362mm,38.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R32-2(87.048mm,39.624mm) on Top Layer And Text "D5" (88.519mm,39.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad R3-3(35.694mm,60.611mm) on Top Layer And Track (34.163mm,60.071mm)(34.925mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R3-3(35.694mm,60.611mm) on Top Layer And Track (36.449mm,60.071mm)(37.084mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad R33-2(58.089mm,43.487mm) on Top Layer And Text "R33" (57.275mm,44.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R34-1(30.66mm,15.441mm) on Top Layer And Text "R34" (30.406mm,14.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad R35-2(73.309mm,51.562mm) on Top Layer And Text "R35" (74.069mm,52.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad R36-2(73.309mm,45.085mm) on Top Layer And Text "R36" (74.069mm,45.847mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad R37-2(73.309mm,49.403mm) on Top Layer And Text "R37" (74.069mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R38-1(35.232mm,18.341mm) on Top Layer And Text "R38" (34.417mm,19.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.01mm < 0.254mm) Between Pad R39-1(28.501mm,18.341mm) on Top Layer And Text "R39" (27.739mm,19.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.01mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad R40-2(73.309mm,42.672mm) on Top Layer And Text "R40" (74.069mm,43.429mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R41-1(32.946mm,15.441mm) on Top Layer And Text "R41" (32.565mm,14.581mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R4-2(38.862mm,64.95mm) on Top Layer And Text "R4" (38.379mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.254mm) Between Pad R42-1(92.509mm,59.817mm) on Top Layer And Track (93.229mm,0.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R43-1(20.851mm,62.225mm) on Top Layer And Text "R43" (20.065mm,61.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R44-1(56.007mm,51.128mm) on Top Layer And Text "R44" (54.775mm,51.508mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.136mm < 0.254mm) Between Pad R45-2(14.277mm,62.225mm) on Top Layer And Text "R45" (15.088mm,62.987mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.136mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R46-2(8.763mm,59.997mm) on Top Layer And Text "R46" (8.001mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R47-1(25.781mm,8.816mm) on Top Layer And Text "R47" (24.932mm,9.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R48-2(13.685mm,15.314mm) on Top Layer And Text "R48" (15.001mm,14.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R49-2(73.36mm,55.753mm) on Top Layer And Text "R49" (74.069mm,56.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R50-2(11.399mm,15.314mm) on Top Layer And Text "R50" (12.319mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad R51-2(8.814mm,53.063mm) on Top Layer And Text "R51" (8.001mm,53.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R5-2(41.148mm,64.95mm) on Top Layer And Text "R5" (40.665mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad R52-2(8.814mm,46.84mm) on Top Layer And Text "R52" (8.001mm,47.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad R53-2(40.204mm,15.398mm) on Top Layer And Text "R53" (39.751mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R54-2(50.999mm,15.398mm) on Top Layer And Text "R54" (50.739mm,14.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad R55-1(48.84mm,15.398mm) on Top Layer And Text "R55" (48.387mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad R56-2(42.355mm,15.398mm) on Top Layer And Text "R56" (41.91mm,14.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad R57-2(44.522mm,15.398mm) on Top Layer And Text "R57" (44.196mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad R58-2(53.158mm,15.398mm) on Top Layer And Text "R58" (52.578mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R59-1(64.746mm,15.441mm) on Top Layer And Text "R59" (65.532mm,14.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R60-2(67.413mm,15.441mm) on Top Layer And Text "R60" (68.313mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R61-2(55.729mm,15.441mm) on Top Layer And Text "R61" (55.477mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R6-2(43.434mm,64.95mm) on Top Layer And Text "R6" (42.951mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R62-2(58.396mm,15.441mm) on Top Layer And Text "R62" (58.166mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R63-1(66.168mm,27.612mm) on Top Layer And Text "R63" (65.532mm,28.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.18mm < 0.254mm) Between Pad R64-1(1.09mm,32.512mm) on Top Layer And Text "R64" (1.803mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.18mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R64-1(1.09mm,32.512mm) on Top Layer And Track (0.229mm,0.293mm)(0.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad R64-2(3.99mm,32.512mm) on Top Layer And Text "R64" (1.803mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R7-2(46.228mm,64.95mm) on Top Layer And Text "R7" (45.745mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R8-2(48.489mm,64.925mm) on Top Layer And Text "R8" (48.006mm,65.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.059mm < 0.254mm) Between Pad R9-2(50.681mm,64.95mm) on Top Layer And Text "R9" (50.198mm,65.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.059mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad SW1-1(50.024mm,37.637mm) on Top Layer And Track (49.224mm,38.937mm)(55.424mm,38.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad SW1-1(50.024mm,37.637mm) on Top Layer And Track (50.024mm,38.937mm)(50.024mm,45.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad SW1-2(54.624mm,37.637mm) on Top Layer And Track (49.224mm,38.937mm)(55.424mm,38.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad SW1-2(54.624mm,37.637mm) on Top Layer And Track (54.624mm,38.937mm)(54.624mm,45.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad SW1-3(54.624mm,46.437mm) on Top Layer And Track (49.224mm,45.137mm)(55.424mm,45.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad SW1-3(54.624mm,46.437mm) on Top Layer And Track (54.624mm,38.937mm)(54.624mm,45.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad SW1-4(50.024mm,46.437mm) on Top Layer And Track (49.224mm,45.137mm)(55.424mm,45.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad SW1-4(50.024mm,46.437mm) on Top Layer And Track (50.024mm,38.937mm)(50.024mm,45.037mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad SW2-1(20.051mm,67.793mm) on Multi-Layer And Track (19.001mm,69.85mm)(19.001mm,66.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad SW2-1(20.051mm,67.793mm) on Multi-Layer And Track (20.523mm,66.294mm)(20.523mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad SW2-1(20.051mm,67.793mm) on Multi-Layer And Track (20.523mm,66.548mm)(21.539mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad SW2-1(20.051mm,67.793mm) on Multi-Layer And Track (21.031mm,67.437mm)(21.793mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW2-2(24.551mm,67.793mm) on Multi-Layer And Track (23.063mm,66.548mm)(24.206mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad SW2-2(24.551mm,67.793mm) on Multi-Layer And Track (23.063mm,67.437mm)(23.571mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad SW2-2(24.551mm,67.793mm) on Multi-Layer And Track (24.206mm,66.294mm)(24.206mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad SW2-2(24.551mm,67.793mm) on Multi-Layer And Track (25.601mm,66.693mm)(25.601mm,69.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Pad SW2-MH1(18.801mm,65.293mm) on Multi-Layer And Track (18.501mm,63.693mm)(18.501mm,63.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad SW2-MH1(18.801mm,65.293mm) on Multi-Layer And Track (18.501mm,66.693mm)(18.501mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad SW2-MH1(18.801mm,65.293mm) on Multi-Layer And Track (19.001mm,69.85mm)(19.001mm,66.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad SW2-MH1(18.801mm,65.293mm) on Multi-Layer And Track (19.101mm,63.693mm)(19.101mm,63.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad SW2-MH2(25.801mm,65.293mm) on Multi-Layer And Track (24.206mm,66.294mm)(24.841mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Pad SW2-MH2(25.801mm,65.293mm) on Multi-Layer And Track (25.501mm,63.693mm)(25.501mm,63.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad SW2-MH2(25.801mm,65.293mm) on Multi-Layer And Track (25.601mm,66.693mm)(25.601mm,69.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad SW2-MH2(25.801mm,65.293mm) on Multi-Layer And Track (26.101mm,63.693mm)(26.101mm,63.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad SW2-MH2(25.801mm,65.293mm) on Multi-Layer And Track (26.101mm,66.693mm)(26.101mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad SW3-1(10.602mm,67.793mm) on Multi-Layer And Track (11.074mm,66.548mm)(11.074mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad SW3-1(10.602mm,67.793mm) on Multi-Layer And Track (11.074mm,66.548mm)(12.09mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad SW3-1(10.602mm,67.793mm) on Multi-Layer And Track (11.582mm,67.437mm)(12.344mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad SW3-1(10.602mm,67.793mm) on Multi-Layer And Track (9.552mm,66.693mm)(9.552mm,69.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW3-2(15.102mm,67.793mm) on Multi-Layer And Track (13.614mm,66.548mm)(14.757mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad SW3-2(15.102mm,67.793mm) on Multi-Layer And Track (13.614mm,67.437mm)(14.122mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad SW3-2(15.102mm,67.793mm) on Multi-Layer And Track (14.757mm,66.294mm)(14.757mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad SW3-2(15.102mm,67.793mm) on Multi-Layer And Track (16.152mm,66.693mm)(16.152mm,69.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Pad SW3-MH1(9.352mm,65.293mm) on Multi-Layer And Track (9.052mm,63.693mm)(9.052mm,63.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad SW3-MH1(9.352mm,65.293mm) on Multi-Layer And Track (9.052mm,66.693mm)(9.052mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad SW3-MH1(9.352mm,65.293mm) on Multi-Layer And Track (9.552mm,66.693mm)(9.552mm,69.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad SW3-MH1(9.352mm,65.293mm) on Multi-Layer And Track (9.652mm,63.993mm)(9.652mm,63.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad SW3-MH2(16.352mm,65.293mm) on Multi-Layer And Track (14.757mm,66.294mm)(15.392mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Pad SW3-MH2(16.352mm,65.293mm) on Multi-Layer And Track (16.052mm,63.993mm)(16.052mm,63.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad SW3-MH2(16.352mm,65.293mm) on Multi-Layer And Track (16.152mm,66.693mm)(16.152mm,69.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad SW3-MH2(16.352mm,65.293mm) on Multi-Layer And Track (16.652mm,63.693mm)(16.652mm,63.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad SW3-MH2(16.352mm,65.293mm) on Multi-Layer And Track (16.652mm,66.693mm)(16.652mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad SW4-1(2.819mm,56.475mm) on Multi-Layer And Track (0.762mm,55.425mm)(3.919mm,55.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad SW4-1(2.819mm,56.475mm) on Multi-Layer And Track (3.175mm,57.455mm)(3.175mm,58.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW4-1(2.819mm,56.475mm) on Multi-Layer And Track (4.064mm,56.947mm)(4.064mm,57.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW4-1(2.819mm,56.475mm) on Multi-Layer And Track (4.064mm,56.947mm)(4.318mm,56.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad SW4-2(2.819mm,60.975mm) on Multi-Layer And Track (0.762mm,62.025mm)(3.919mm,62.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad SW4-2(2.819mm,60.975mm) on Multi-Layer And Track (3.175mm,59.487mm)(3.175mm,59.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW4-2(2.819mm,60.975mm) on Multi-Layer And Track (4.064mm,59.487mm)(4.064mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW4-2(2.819mm,60.975mm) on Multi-Layer And Track (4.064mm,60.63mm)(4.318mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SW4-MH1(5.319mm,55.225mm) on Multi-Layer And Track (0.254mm,54.925mm)(3.919mm,54.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad SW4-MH1(5.319mm,55.225mm) on Multi-Layer And Track (0.762mm,55.425mm)(3.919mm,55.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW4-MH1(5.319mm,55.225mm) on Multi-Layer And Track (6.619mm,54.925mm)(6.919mm,54.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW4-MH1(5.319mm,55.225mm) on Multi-Layer And Track (6.619mm,55.525mm)(6.919mm,55.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad SW4-MH2(5.319mm,62.225mm) on Multi-Layer And Track (0.254mm,62.525mm)(3.919mm,62.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad SW4-MH2(5.319mm,62.225mm) on Multi-Layer And Track (0.762mm,62.025mm)(3.919mm,62.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad SW4-MH2(5.319mm,62.225mm) on Multi-Layer And Track (4.318mm,60.63mm)(4.318mm,61.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW4-MH2(5.319mm,62.225mm) on Multi-Layer And Track (6.619mm,61.925mm)(6.919mm,61.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW4-MH2(5.319mm,62.225mm) on Multi-Layer And Track (6.619mm,62.525mm)(6.919mm,62.525mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad SW5-1(2.845mm,47.102mm) on Multi-Layer And Track (0.787mm,46.052mm)(3.945mm,46.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad SW5-1(2.845mm,47.102mm) on Multi-Layer And Track (3.2mm,48.082mm)(3.2mm,48.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW5-1(2.845mm,47.102mm) on Multi-Layer And Track (4.089mm,47.574mm)(4.089mm,48.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW5-1(2.845mm,47.102mm) on Multi-Layer And Track (4.089mm,47.574mm)(4.343mm,47.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad SW5-2(2.845mm,51.602mm) on Multi-Layer And Track (0.787mm,52.652mm)(3.945mm,52.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad SW5-2(2.845mm,51.602mm) on Multi-Layer And Track (3.2mm,50.114mm)(3.2mm,50.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW5-2(2.845mm,51.602mm) on Multi-Layer And Track (4.089mm,50.114mm)(4.089mm,51.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW5-2(2.845mm,51.602mm) on Multi-Layer And Track (4.089mm,51.257mm)(4.343mm,51.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SW5-MH1(5.345mm,45.852mm) on Multi-Layer And Track (0.279mm,45.552mm)(3.945mm,45.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad SW5-MH1(5.345mm,45.852mm) on Multi-Layer And Track (0.787mm,46.052mm)(3.945mm,46.052mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW5-MH1(5.345mm,45.852mm) on Multi-Layer And Track (6.645mm,45.552mm)(6.945mm,45.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW5-MH1(5.345mm,45.852mm) on Multi-Layer And Track (6.645mm,46.152mm)(6.945mm,46.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad SW5-MH2(5.345mm,52.852mm) on Multi-Layer And Track (0.279mm,53.152mm)(3.945mm,53.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad SW5-MH2(5.345mm,52.852mm) on Multi-Layer And Track (0.787mm,52.652mm)(3.945mm,52.652mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad SW5-MH2(5.345mm,52.852mm) on Multi-Layer And Track (4.343mm,51.257mm)(4.343mm,51.892mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW5-MH2(5.345mm,52.852mm) on Multi-Layer And Track (6.645mm,52.552mm)(6.945mm,52.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW5-MH2(5.345mm,52.852mm) on Multi-Layer And Track (6.645mm,53.152mm)(6.945mm,53.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad SW6-1(2.845mm,37.679mm) on Multi-Layer And Track (0.787mm,36.629mm)(3.945mm,36.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad SW6-1(2.845mm,37.679mm) on Multi-Layer And Track (3.2mm,38.659mm)(3.2mm,39.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW6-1(2.845mm,37.679mm) on Multi-Layer And Track (4.089mm,38.151mm)(4.089mm,39.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW6-1(2.845mm,37.679mm) on Multi-Layer And Track (4.089mm,38.151mm)(4.343mm,38.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad SW6-2(2.845mm,42.179mm) on Multi-Layer And Track (0.787mm,43.229mm)(3.945mm,43.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad SW6-2(2.845mm,42.179mm) on Multi-Layer And Track (3.2mm,41.199mm)(3.2mm,40.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW6-2(2.845mm,42.179mm) on Multi-Layer And Track (4.089mm,40.691mm)(4.089mm,41.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad SW6-2(2.845mm,42.179mm) on Multi-Layer And Track (4.089mm,41.834mm)(4.343mm,41.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad SW6-MH1(5.345mm,36.429mm) on Multi-Layer And Track (0.279mm,36.129mm)(3.945mm,36.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad SW6-MH1(5.345mm,36.429mm) on Multi-Layer And Track (0.787mm,36.629mm)(3.945mm,36.629mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW6-MH1(5.345mm,36.429mm) on Multi-Layer And Track (6.645mm,36.129mm)(6.945mm,36.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW6-MH1(5.345mm,36.429mm) on Multi-Layer And Track (6.645mm,36.729mm)(6.945mm,36.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad SW6-MH2(5.345mm,43.429mm) on Multi-Layer And Track (0.279mm,43.729mm)(3.945mm,43.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad SW6-MH2(5.345mm,43.429mm) on Multi-Layer And Track (0.787mm,43.229mm)(3.945mm,43.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad SW6-MH2(5.345mm,43.429mm) on Multi-Layer And Track (4.343mm,42.469mm)(4.343mm,41.834mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW6-MH2(5.345mm,43.429mm) on Multi-Layer And Track (6.645mm,43.129mm)(6.945mm,43.129mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad SW6-MH2(5.345mm,43.429mm) on Multi-Layer And Track (6.645mm,43.729mm)(6.945mm,43.729mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad U1-1(30.969mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-10(53.829mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-11(56.369mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-12(58.909mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-13(61.449mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-14(63.989mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-15(66.529mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-16(69.069mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad U1-17(71.609mm,67.793mm) on Multi-Layer And Text "R20" (70.601mm,65.786mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-17(71.609mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-18(74.149mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-19(76.689mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-2(33.509mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-20(79.229mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-3(36.049mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-4(38.589mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-5(41.129mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-6(43.669mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-7(46.209mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-8(48.749mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-9(51.289mm,67.793mm) on Multi-Layer And Track (30.976mm,67.806mm)(79.236mm,67.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-MH1(90.729mm,2.793mm) on Multi-Layer And Track (0.229mm,0.293mm)(93.229mm,0.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U1-MH1(90.729mm,2.793mm) on Multi-Layer And Track (93.229mm,0.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U1-MH2(90.729mm,67.793mm) on Multi-Layer And Track (0.229mm,70.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U1-MH2(90.729mm,67.793mm) on Multi-Layer And Track (93.229mm,0.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad U1-MH3(2.729mm,2.793mm) on Multi-Layer And Track (0.229mm,0.293mm)(0.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U1-MH3(2.729mm,2.793mm) on Multi-Layer And Track (0.229mm,0.293mm)(93.229mm,0.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad U1-MH4(2.729mm,67.793mm) on Multi-Layer And Track (0.229mm,0.293mm)(0.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad U1-MH4(2.729mm,67.793mm) on Multi-Layer And Track (0.229mm,70.293mm)(93.229mm,70.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U2-1(37.802mm,46.645mm) on Top Layer And Track (38.152mm,46.145mm)(38.652mm,46.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad U2-10(33.302mm,46.645mm) on Top Layer And Track (33.302mm,47.645mm)(33.302mm,48.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad U2-12(32.302mm,46.645mm) on Top Layer And Track (31.452mm,46.145mm)(31.952mm,46.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad U2-13(30.952mm,45.295mm) on Top Layer And Track (31.452mm,45.645mm)(31.452mm,46.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad U2-20(30.952mm,41.795mm) on Top Layer And Track (29.552mm,41.795mm)(29.952mm,41.795mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad U2-24(30.952mm,39.795mm) on Top Layer And Track (31.452mm,39.445mm)(31.452mm,38.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad U2-25(32.302mm,38.445mm) on Top Layer And Track (31.452mm,38.945mm)(31.952mm,38.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad U2-30(34.802mm,38.445mm) on Top Layer And Track (34.802mm,37.445mm)(34.802mm,37.045mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U2-36(37.802mm,38.445mm) on Top Layer And Track (38.152mm,38.945mm)(38.652mm,38.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad U2-37(39.152mm,39.795mm) on Top Layer And Track (38.652mm,39.445mm)(38.652mm,38.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-40(39.152mm,41.295mm) on Top Layer And Track (40.152mm,41.295mm)(40.552mm,41.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad U2-48(39.152mm,45.295mm) on Top Layer And Track (38.652mm,45.645mm)(38.652mm,46.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.254mm) Between Pad U4-1(61.039mm,43.985mm) on Top Layer And Track (61.739mm,44.78mm)(61.739mm,44.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Pad U4-4(61.039mm,40.175mm) on Top Layer And Track (61.739mm,39.38mm)(61.739mm,39.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U4-5(66.639mm,40.175mm) on Top Layer And Track (65.939mm,39.68mm)(65.939mm,39.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U4-8(66.639mm,43.985mm) on Top Layer And Track (65.939mm,44.48mm)(65.939mm,44.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad U5-1(59.138mm,54.748mm) on Top Layer And Track (60.138mm,55.143mm)(60.138mm,55.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad U5-4(59.138mm,50.938mm) on Top Layer And Track (60.138mm,50.143mm)(60.138mm,50.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad U5-5(66.738mm,50.938mm) on Top Layer And Track (65.738mm,50.543mm)(65.738mm,50.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad U5-8(66.738mm,54.748mm) on Top Layer And Track (65.738mm,55.143mm)(65.738mm,55.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad U6-1(17.512mm,23.191mm) on Top Layer And Text "U6" (16.871mm,23.622mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U7-1(48.586mm,28.962mm) on Top Layer And Text "U7" (49.081mm,30.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U7-1(48.586mm,28.962mm) on Top Layer And Track (49.081mm,28.262mm)(49.381mm,28.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U7-4(44.776mm,28.962mm) on Top Layer And Track (43.981mm,28.262mm)(44.281mm,28.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U7-5(44.776mm,23.362mm) on Top Layer And Track (43.981mm,24.062mm)(44.281mm,24.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U7-6(46.046mm,23.362mm) on Top Layer And Text "C37" (45.665mm,21.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U7-7(47.316mm,23.362mm) on Top Layer And Text "C37" (45.665mm,21.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U7-8(48.586mm,23.362mm) on Top Layer And Track (49.081mm,24.062mm)(49.381mm,24.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U8-1(63.373mm,28.962mm) on Top Layer And Text "U8" (63.868mm,30.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U8-1(63.373mm,28.962mm) on Top Layer And Track (63.868mm,28.262mm)(64.168mm,28.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U8-4(59.563mm,28.962mm) on Top Layer And Track (58.768mm,28.262mm)(59.068mm,28.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U8-5(59.563mm,23.362mm) on Top Layer And Track (58.768mm,24.062mm)(59.068mm,24.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad U8-6(60.833mm,23.362mm) on Top Layer And Text "C43" (60.657mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad U8-7(62.103mm,23.362mm) on Top Layer And Text "C43" (60.657mm,21.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U8-8(63.373mm,23.362mm) on Top Layer And Track (63.868mm,24.062mm)(64.168mm,24.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad UP1-6(87.999mm,29.718mm) on Top Layer And Text "UP1" (83.163mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad UP1-6(87.999mm,29.718mm) on Top Layer And Track (82.939mm,33.218mm)(83.341mm,33.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad UP1-6(87.999mm,29.718mm) on Top Layer And Track (92.683mm,33.376mm)(93.099mm,33.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad X1-1(47.01mm,50.673mm) on Top Layer And Track (46.81mm,56.923mm)(46.81mm,51.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad X1-1(47.01mm,50.673mm) on Top Layer And Track (47.51mm,51.573mm)(48.31mm,51.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.254mm) Between Pad X1-2(48.81mm,50.673mm) on Top Layer And Track (47.51mm,51.573mm)(48.31mm,51.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X1-2(48.81mm,50.673mm) on Top Layer And Track (49.01mm,56.923mm)(49.01mm,51.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X1-3(47.91mm,58.423mm) on Top Layer And Text "X1" (46.36mm,57.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad X1-3(47.91mm,58.423mm) on Top Layer And Track (46.81mm,56.923mm)(46.81mm,51.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad X1-3(47.91mm,58.423mm) on Top Layer And Track (49.01mm,56.923mm)(49.01mm,51.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X2-1(29.96mm,54.91mm) on Top Layer And Track (29.86mm,52.51mm)(29.86mm,53.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X2-1(29.96mm,54.91mm) on Top Layer And Track (29.86mm,57.31mm)(29.86mm,55.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X2-2(41.16mm,54.91mm) on Top Layer And Track (41.26mm,53.91mm)(41.26mm,52.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X2-2(41.16mm,54.91mm) on Top Layer And Track (41.26mm,55.91mm)(41.26mm,57.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
Rule Violations :539

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (23.731mm,19.031mm) on Top Overlay And Text "C28" (21.875mm,19.115mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.254mm) Between Arc (25.403mm,28.437mm) on Top Overlay And Text "C23" (23.516mm,28.575mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Arc (49.281mm,28.762mm) on Top Overlay And Text "U7" (49.081mm,30.226mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.067mm < 0.254mm) Between Arc (55.481mm,28.564mm) on Top Overlay And Text "C44" (53.565mm,28.575mm) on Top Overlay Silk Text to Silk Clearance [0.067mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.254mm) Between Arc (55.481mm,28.564mm) on Top Overlay And Text "C45" (55.88mm,28.448mm) on Top Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (0.116mm < 0.254mm) Between Arc (59.238mm,55.443mm) on Top Overlay And Text "U5" (58.571mm,55.958mm) on Top Overlay Silk Text to Silk Clearance [0.116mm]
   Violation between Silk To Silk Clearance Constraint: (0.152mm < 0.254mm) Between Arc (61.239mm,44.68mm) on Top Overlay And Text "U4" (60.152mm,45.199mm) on Top Overlay Silk Text to Silk Clearance [0.152mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Arc (64.068mm,28.762mm) on Top Overlay And Text "U8" (63.868mm,30.286mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Arc (65.843mm,38.07mm) on Top Overlay And Text "C18" (63.846mm,37.857mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Arc (71.712mm,21.508mm) on Top Overlay And Text "L3" (70.358mm,20.576mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.136mm < 0.254mm) Between Area Fill (29.424mm,64.682mm) (29.574mm,65.282mm) on Top Overlay And Text "C6" (29.591mm,65.293mm) on Top Overlay Silk Text to Silk Clearance [0.136mm]
   Violation between Silk To Silk Clearance Constraint: (0.119mm < 0.254mm) Between Area Fill (30.597mm,64.699mm) (30.747mm,65.299mm) on Top Overlay And Text "C6" (29.591mm,65.293mm) on Top Overlay Silk Text to Silk Clearance [0.119mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Area Fill (63.968mm,37.295mm) (64.118mm,37.895mm) on Top Overlay And Text "C18" (63.846mm,37.857mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.254mm) Between Area Fill (65.141mm,37.312mm) (65.291mm,37.912mm) on Top Overlay And Text "C18" (63.846mm,37.857mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Area Fill (85.631mm,65.815mm) (85.781mm,66.415mm) on Top Overlay And Text "C7" (85.706mm,66.538mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Area Fill (91.047mm,21.318mm) (91.809mm,23.182mm) on Top Overlay And Text "5" (92.088mm,21.785mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D3" (88.519mm,36.322mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "D5" (88.519mm,39.18mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "5" (92.088mm,21.785mm) on Top Overlay And Track (82.899mm,23.218mm)(93.099mm,23.218mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "C10" (37.005mm,32.502mm) on Top Overlay And Track (37.454mm,33.053mm)(37.454mm,34.053mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "C11" (25.781mm,40.005mm) on Top Overlay And Track (25.916mm,39.762mm)(26.916mm,39.762mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C14" (85.344mm,13.208mm) on Top Overlay And Track (85.714mm,13.724mm)(85.714mm,14.724mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "C17" (69.342mm,27.5mm) on Top Overlay And Track (69.585mm,25.46mm)(69.585mm,30.66mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "C18" (63.846mm,37.857mm) on Top Overlay And Track (63.743mm,32.47mm)(63.743mm,37.67mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "C18" (63.846mm,37.857mm) on Top Overlay And Track (63.743mm,37.47mm)(64.343mm,37.47mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C18" (63.846mm,37.857mm) on Top Overlay And Track (63.743mm,37.67mm)(64.343mm,37.67mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.013mm < 0.254mm) Between Text "C18" (63.846mm,37.857mm) on Top Overlay And Track (64.343mm,37.47mm)(64.343mm,37.67mm) on Top Overlay Silk Text to Silk Clearance [0.013mm]
   Violation between Silk To Silk Clearance Constraint: (0.014mm < 0.254mm) Between Text "C18" (63.846mm,37.857mm) on Top Overlay And Track (64.916mm,37.487mm)(64.916mm,37.687mm) on Top Overlay Silk Text to Silk Clearance [0.014mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C18" (63.846mm,37.857mm) on Top Overlay And Track (64.916mm,37.487mm)(65.516mm,37.487mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C18" (63.846mm,37.857mm) on Top Overlay And Track (64.916mm,37.687mm)(65.516mm,37.687mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "C18" (63.846mm,37.857mm) on Top Overlay And Track (65.516mm,32.487mm)(65.516mm,37.687mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C20" (30.66mm,21.59mm) on Top Overlay And Track (31.303mm,21.22mm)(32.303mm,21.22mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "C22" (62.863mm,47.668mm) on Top Overlay And Track (63.313mm,47.425mm)(64.313mm,47.425mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "C26" (74.069mm,48.133mm) on Top Overlay And Text "R37" (74.069mm,50.165mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C27" (18.727mm,26.958mm) on Top Overlay And Track (19.058mm,26.808mm)(20.058mm,26.808mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "C31" (11.684mm,21.336mm) on Top Overlay And Track (11.978mm,21.11mm)(12.978mm,21.11mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "C32" (61.976mm,58.547mm) on Top Overlay And Track (62.619mm,58.304mm)(63.619mm,58.304mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "C36" (50.794mm,21.42mm) on Top Overlay And Track (51.399mm,21.177mm)(52.399mm,21.177mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "C37" (45.665mm,21.42mm) on Top Overlay And Track (46.181mm,21.177mm)(47.181mm,21.177mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "C38" (40.242mm,21.42mm) on Top Overlay And Track (40.847mm,21.177mm)(41.847mm,21.177mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "C42" (65.182mm,21.431mm) on Top Overlay And Track (65.77mm,21.22mm)(66.77mm,21.22mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "C43" (60.657mm,21.463mm) on Top Overlay And Track (61.071mm,21.22mm)(62.071mm,21.22mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "C46" (55.704mm,21.431mm) on Top Overlay And Track (56.372mm,21.22mm)(57.372mm,21.22mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "C6" (29.591mm,65.293mm) on Top Overlay And Track (29.199mm,64.857mm)(29.799mm,64.857mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "C6" (29.591mm,65.293mm) on Top Overlay And Track (29.199mm,65.057mm)(29.799mm,65.057mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.036mm < 0.254mm) Between Text "C6" (29.591mm,65.293mm) on Top Overlay And Track (29.799mm,64.857mm)(29.799mm,65.057mm) on Top Overlay Silk Text to Silk Clearance [0.036mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.254mm) Between Text "C6" (29.591mm,65.293mm) on Top Overlay And Track (30.372mm,64.874mm)(30.372mm,65.074mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "C6" (29.591mm,65.293mm) on Top Overlay And Track (30.372mm,64.874mm)(30.972mm,64.874mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.019mm < 0.254mm) Between Text "C6" (29.591mm,65.293mm) on Top Overlay And Track (30.372mm,65.074mm)(30.972mm,65.074mm) on Top Overlay Silk Text to Silk Clearance [0.019mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "C7" (85.706mm,66.538mm) on Top Overlay And Track (85.406mm,66.19mm)(86.006mm,66.19mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.148mm < 0.254mm) Between Text "C7" (85.706mm,66.538mm) on Top Overlay And Track (86.006mm,66.19mm)(86.006mm,65.99mm) on Top Overlay Silk Text to Silk Clearance [0.148mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C7" (85.706mm,66.538mm) on Top Overlay And Track (86.579mm,66.007mm)(86.579mm,66.207mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C7" (85.706mm,66.538mm) on Top Overlay And Track (86.579mm,66.207mm)(87.179mm,66.207mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.254mm) Between Text "C9" (44.416mm,47.625mm) on Top Overlay And Track (44.438mm,47.294mm)(45.438mm,47.294mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "COMM" (30.597mm,0.127mm) on Top Overlay And Track (0.229mm,0.293mm)(93.229mm,0.293mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "COMM" (30.597mm,0.127mm) on Top Overlay And Track (31.055mm,0.785mm)(62.055mm,0.785mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "COMM" (30.597mm,0.127mm) on Top Overlay And Track (31.055mm,2.205mm)(37.955mm,2.205mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "COMM" (30.597mm,0.127mm) on Top Overlay And Track (31.055mm,-2.515mm)(31.055mm,10.285mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.161mm < 0.254mm) Between Text "D1" (11.5mm,47.612mm) on Top Overlay And Track (11.392mm,45.068mm)(11.392mm,47.268mm) on Top Overlay Silk Text to Silk Clearance [0.161mm]
   Violation between Silk To Silk Clearance Constraint: (0.144mm < 0.254mm) Between Text "D1" (11.5mm,47.612mm) on Top Overlay And Track (11.392mm,47.268mm)(12.992mm,47.268mm) on Top Overlay Silk Text to Silk Clearance [0.144mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "D10" (5.207mm,30.861mm) on Top Overlay And Track (4.34mm,29.099mm)(4.84mm,29.599mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "D10" (5.207mm,30.861mm) on Top Overlay And Track (4.34mm,31.099mm)(4.84mm,30.599mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "D10" (5.207mm,30.861mm) on Top Overlay And Track (4.84mm,29.599mm)(4.84mm,30.599mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D2" (69.85mm,3.895mm) on Top Overlay And Text "POWER" (71.882mm,0.635mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "D2" (69.85mm,3.895mm) on Top Overlay And Track (68.875mm,3.432mm)(69.775mm,4.332mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "D2" (69.85mm,3.895mm) on Top Overlay And Track (69.775mm,4.332mm)(69.775mm,11.432mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "D3" (88.519mm,36.322mm) on Top Overlay And Track (88.747mm,36.457mm)(88.747mm,37.457mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.028mm < 0.254mm) Between Text "D3" (88.519mm,36.322mm) on Top Overlay And Track (88.747mm,36.457mm)(89.247mm,35.957mm) on Top Overlay Silk Text to Silk Clearance [0.028mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "D3" (88.519mm,36.322mm) on Top Overlay And Track (88.747mm,37.457mm)(89.247mm,37.957mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.049mm < 0.254mm) Between Text "D4" (80.89mm,26.543mm) on Top Overlay And Track (80.435mm,26.646mm)(81.335mm,25.746mm) on Top Overlay Silk Text to Silk Clearance [0.049mm]
   Violation between Silk To Silk Clearance Constraint: (0.05mm < 0.254mm) Between Text "D4" (80.89mm,26.543mm) on Top Overlay And Track (81.335mm,24.446mm)(81.335mm,25.746mm) on Top Overlay Silk Text to Silk Clearance [0.05mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.254mm) Between Text "D5" (88.519mm,39.18mm) on Top Overlay And Track (88.759mm,39.18mm)(88.759mm,40.18mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.04mm < 0.254mm) Between Text "D5" (88.519mm,39.18mm) on Top Overlay And Track (88.759mm,39.18mm)(89.259mm,38.68mm) on Top Overlay Silk Text to Silk Clearance [0.04mm]
   Violation between Silk To Silk Clearance Constraint: (0.06mm < 0.254mm) Between Text "D5" (88.519mm,39.18mm) on Top Overlay And Track (88.759mm,40.18mm)(89.259mm,40.68mm) on Top Overlay Silk Text to Silk Clearance [0.06mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "D6" (70.085mm,40.08mm) on Top Overlay And Track (69.485mm,39.825mm)(71.985mm,39.825mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "D7" (88.392mm,61.525mm) on Top Overlay And Track (88.759mm,61.725mm)(88.759mm,62.725mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "D7" (88.392mm,61.525mm) on Top Overlay And Track (88.759mm,61.725mm)(89.259mm,61.225mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "D8" (20.097mm,18.361mm) on Top Overlay And Track (19.774mm,17.656mm)(20.174mm,18.056mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "D8" (20.097mm,18.361mm) on Top Overlay And Track (20.174mm,18.056mm)(20.974mm,18.056mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.105mm < 0.254mm) Between Text "D8" (20.097mm,18.361mm) on Top Overlay And Track (20.974mm,18.056mm)(21.374mm,17.656mm) on Top Overlay Silk Text to Silk Clearance [0.105mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "D9" (27.156mm,3.048mm) on Top Overlay And Track (26.801mm,0.44mm)(26.801mm,2.34mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.155mm < 0.254mm) Between Text "D9" (27.156mm,3.048mm) on Top Overlay And Track (26.801mm,2.74mm)(26.801mm,4.34mm) on Top Overlay Silk Text to Silk Clearance [0.155mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "IC1" (34.101mm,29.567mm) on Top Overlay And Track (33.76mm,28.239mm)(33.76mm,29.764mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (0.215mm < 0.254mm) Between Text "J2" (79.848mm,42.388mm) on Top Overlay And Track (78.215mm,42.803mm)(85.415mm,42.803mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "L1" (26.802mm,48.111mm) on Top Overlay And Track (26.188mm,47.971mm)(28.188mm,47.971mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.092mm < 0.254mm) Between Text "L2" (24.516mm,48.238mm) on Top Overlay And Track (23.902mm,47.945mm)(25.902mm,47.945mm) on Top Overlay Silk Text to Silk Clearance [0.092mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "L3" (70.358mm,20.576mm) on Top Overlay And Track (70.712mm,11.008mm)(70.712mm,21.508mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.042mm < 0.254mm) Between Text "L4" (66.802mm,37.657mm) on Top Overlay And Track (66.31mm,37.415mm)(68.31mm,37.415mm) on Top Overlay Silk Text to Silk Clearance [0.042mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "POWER" (71.882mm,0.635mm) on Top Overlay And Track (0.229mm,0.293mm)(93.229mm,0.293mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "POWER" (71.882mm,0.635mm) on Top Overlay And Track (72.263mm,-3.242mm)(72.263mm,8.89mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.146mm < 0.254mm) Between Text "PROG" (6.731mm,13.462mm) on Top Overlay And Track (6.358mm,7.754mm)(6.358mm,18.154mm) on Top Overlay Silk Text to Silk Clearance [0.146mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "Q1" (77.721mm,62.23mm) on Top Overlay And Track (77.558mm,62.573mm)(78.658mm,62.573mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "Q2" (18.796mm,44.516mm) on Top Overlay And Track (17.772mm,44.793mm)(18.872mm,44.793mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "Q2" (18.796mm,44.516mm) on Top Overlay And Track (18.872mm,44.793mm)(18.872mm,46.393mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "R23" (83.353mm,65.649mm) on Top Overlay And Track (85.406mm,60.99mm)(85.406mm,66.19mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (90.043mm,13.97mm) on Top Overlay And Track (89.9mm,11.951mm)(89.9mm,14.151mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (90.043mm,13.97mm) on Top Overlay And Track (89.9mm,14.551mm)(89.9mm,16.751mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (90.043mm,13.97mm) on Top Overlay And Track (90.44mm,11.951mm)(90.44mm,14.151mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R26" (90.043mm,13.97mm) on Top Overlay And Track (90.44mm,16.751mm)(90.44mm,14.551mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (87.387mm,13.851mm) on Top Overlay And Track (87.514mm,13.724mm)(87.514mm,14.724mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R27" (87.387mm,13.851mm) on Top Overlay And Track (87.9mm,11.951mm)(87.9mm,14.151mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.003mm < 0.254mm) Between Text "R27" (87.387mm,13.851mm) on Top Overlay And Track (87.9mm,14.551mm)(87.9mm,16.751mm) on Top Overlay Silk Text to Silk Clearance [0.003mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "R35" (74.069mm,52.197mm) on Top Overlay And Text "R37" (74.069mm,50.165mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "R44" (54.775mm,51.508mm) on Top Overlay And Track (55.107mm,52.078mm)(55.107mm,53.078mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.024mm < 0.254mm) Between Text "R48" (15.001mm,14.411mm) on Top Overlay And Track (10.31mm,13.587mm)(22.71mm,13.587mm) on Top Overlay Silk Text to Silk Clearance [0.024mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.254mm) Between Text "R50" (12.319mm,14.478mm) on Top Overlay And Track (10.31mm,13.587mm)(22.71mm,13.587mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.043mm < 0.254mm) Between Text "R64" (1.803mm,33.655mm) on Top Overlay And Track (2.04mm,33.412mm)(3.04mm,33.412mm) on Top Overlay Silk Text to Silk Clearance [0.043mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.254mm) Between Text "SERIAL" (6.645mm,27.94mm) on Top Overlay And Track (1.27mm,20.066mm)(6.35mm,20.066mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.254mm) Between Text "SERIAL" (6.645mm,27.94mm) on Top Overlay And Track (1.27mm,27.686mm)(6.35mm,27.686mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (0.068mm < 0.254mm) Between Text "SERIAL" (6.645mm,27.94mm) on Top Overlay And Track (6.35mm,20.066mm)(6.35mm,27.686mm) on Top Overlay Silk Text to Silk Clearance [0.068mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "SW2" (21.539mm,65.659mm) on Top Overlay And Track (20.523mm,66.548mm)(21.539mm,66.548mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "SW2" (21.539mm,65.659mm) on Top Overlay And Track (21.539mm,66.548mm)(21.539mm,67.031mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "SW2" (21.539mm,65.659mm) on Top Overlay And Track (23.063mm,66.548mm)(23.063mm,67.031mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "SW2" (21.539mm,65.659mm) on Top Overlay And Track (23.063mm,66.548mm)(24.206mm,66.548mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "SW3" (12.09mm,65.532mm) on Top Overlay And Track (11.074mm,66.548mm)(12.09mm,66.548mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "SW3" (12.09mm,65.532mm) on Top Overlay And Track (12.09mm,67.031mm)(12.09mm,66.548mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "SW3" (12.09mm,65.532mm) on Top Overlay And Track (13.614mm,66.548mm)(13.614mm,67.031mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "SW3" (12.09mm,65.532mm) on Top Overlay And Track (13.614mm,66.548mm)(14.757mm,66.548mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "SW4" (5.08mm,57.99mm) on Top Overlay And Track (3.581mm,57.963mm)(4.064mm,57.963mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "SW4" (5.08mm,57.99mm) on Top Overlay And Track (3.581mm,59.487mm)(4.064mm,59.487mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "SW4" (5.08mm,57.99mm) on Top Overlay And Track (4.064mm,56.947mm)(4.064mm,57.963mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.216mm < 0.254mm) Between Text "SW4" (5.08mm,57.99mm) on Top Overlay And Track (4.064mm,59.487mm)(4.064mm,60.63mm) on Top Overlay Silk Text to Silk Clearance [0.216mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "SW5" (5.08mm,48.59mm) on Top Overlay And Track (3.607mm,48.59mm)(4.089mm,48.59mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "SW5" (5.08mm,48.59mm) on Top Overlay And Track (3.607mm,50.114mm)(4.089mm,50.114mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "SW5" (5.08mm,48.59mm) on Top Overlay And Track (4.089mm,47.574mm)(4.089mm,48.59mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "SW5" (5.08mm,48.59mm) on Top Overlay And Track (4.089mm,50.114mm)(4.089mm,51.257mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "SW6" (5.08mm,39.167mm) on Top Overlay And Track (3.607mm,39.167mm)(4.089mm,39.167mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.198mm < 0.254mm) Between Text "SW6" (5.08mm,39.167mm) on Top Overlay And Track (3.607mm,40.691mm)(4.089mm,40.691mm) on Top Overlay Silk Text to Silk Clearance [0.198mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "SW6" (5.08mm,39.167mm) on Top Overlay And Track (4.089mm,38.151mm)(4.089mm,39.167mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "SW6" (5.08mm,39.167mm) on Top Overlay And Track (4.089mm,40.691mm)(4.089mm,41.834mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "U2" (39.104mm,45.974mm) on Top Overlay And Track (38.152mm,46.145mm)(38.652mm,46.145mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "U2" (39.104mm,45.974mm) on Top Overlay And Track (38.652mm,45.645mm)(38.652mm,46.145mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "U3" (79.248mm,39.38mm) on Top Overlay And Track (78.842mm,33.069mm)(78.842mm,39.575mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "U6" (16.871mm,23.622mm) on Top Overlay And Track (18.127mm,23.651mm)(18.127mm,23.691mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "U6" (16.871mm,23.622mm) on Top Overlay And Track (18.127mm,23.691mm)(21.127mm,23.691mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "UP1" (83.163mm,33.655mm) on Top Overlay And Track (82.899mm,23.218mm)(82.899mm,33.218mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.165mm < 0.254mm) Between Text "UP1" (83.163mm,33.655mm) on Top Overlay And Track (82.939mm,33.218mm)(83.341mm,33.37mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]
   Violation between Silk To Silk Clearance Constraint: (0.115mm < 0.254mm) Between Text "USB" (9.779mm,0.635mm) on Top Overlay And Track (0.229mm,0.293mm)(93.229mm,0.293mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]
Rule Violations :138

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (12.446mm,19.939mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (51.943mm,48.879mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (69.584mm,60.215mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (75.904mm,61.125mm) from Top Layer to Bottom Layer 
Rule Violations :4

Processing Rule : Room EDVDU_v1 (Bounding Region = (464.185mm, 384.556mm, 480.187mm, 393.7mm) (InComponentClass('EDVDU_v1'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Waived Violations Of Rule : Clearance Constraint (Gap=0.4mm) (All),(InNet('EARTH'))
   Waived Violation between Clearance Constraint: (0.3mm < 0.4mm) Between Pad J2-9(76.665mm,43.703mm) on Top Layer And Pad J2-SH1(77.265mm,42.453mm) on Top Layer Waived by  at 10/26/2022 9:17:43 PM
Waived Violations :1


Violations Detected : 826
Waived Violations : 1
Time Elapsed        : 00:00:02