<h1 align="center">ğŸ§  Semi-Custom VLSI Design and Implementation of 8-bit Pipelined RISC Processor</h1>

<p align="center">
  <img src="Screenshot-from-2025-11-01-17-19-13.jpg" width="80%" alt="Processor Layout"/><br>
  <em>Placed and Routed Design in Cadence Innovus</em>
</p>

---

## ğŸ“˜ Abstract
This project presents the **design, synthesis, and physical implementation** of an **8-bit pipelined RISC processor** using a **semi-custom VLSI flow**.  
The processor adopts a **5-stage pipeline architecture** with **hazard detection and forwarding units**, implemented using **Cadence Genus** and **Cadence Innovus** with **TSMC 180nm CMOS technology**.

---

## ğŸ—ï¸ Architecture Overview
| Component | Specification |
|------------|----------------|
| **Data Width** | 8-bit |
| **Pipeline Stages** | IF, ID, EX, MEM, WB |
| **Register File** | 8 Ã— 8-bit |
| **Clock Frequency** | 50 MHz |
| **Power Consumption** | 204.4 ÂµW |
| **Core Area** | 5715 ÂµmÂ² |

### ğŸ” Pipeline Design Flow
1. **Instruction Fetch (IF)** â€“ Reads instructions from program memory  
2. **Instruction Decode (ID)** â€“ Decodes opcodes and fetches register operands  
3. **Execution (EX)** â€“ Performs ALU operations  
4. **Memory Access (MEM)** â€“ Handles data read/write  
5. **Write Back (WB)** â€“ Updates register file  

---

## âš™ï¸ Tools and Technology Stack
| Tool | Purpose |
|------|----------|
| **Cadence Genus** | Logic Synthesis |
| **Cadence Innovus** | Physical Design (Placement & Routing) |
| **TSMC 180nm CMOS Library** | Standard Cell Library |
| **Vivado / Verilog HDL** | RTL Design and Simulation |

---

## ğŸ“Š Design Results Summary
| Metric | Value | Unit |
|--------|--------|------|
| **Clock Frequency** | 50 | MHz |
| **Total Power** | 0.2044 | mW |
| **Cell Area** | 5714.76 | ÂµmÂ² |
| **Utilization** | 70.02 | % |
| **Worst Negative Slack (WNS)** | +14.99 | ns |
| **Hold Slack** | -0.329 | ns |
| **DRC Errors** | 0 | âœ… Clean Layout |

---

## ğŸ“ˆ Design Highlights
- âœ”ï¸ **Fully functional 8-bit pipelined RISC processor**
- âš¡ **Optimized timing and area under 180nm technology**
- ğŸ”„ **Pipeline hazard detection and forwarding**
- ğŸ§© **Modular Verilog design hierarchy**
- ğŸ§  **Semi-custom VLSI flow implementation**
- ğŸ§® **Post-layout verification with zero DRC violations**

---
### ğŸ§‘â€ğŸ’» Author
**HARSHIT ORAON**  
Department of Electronics and Communication Engineering   
ğŸ“… *November 2025*
