module wideexpr_00915(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {5'sb00000,4'sb0110,s0,((($unsigned((($unsigned(1'b1))>=({s7}))|($unsigned($signed(4'b1010)))))+({1{6'sb101011}}))^~((s6)!=(-($signed($signed(3'sb110))))))&($signed(5'sb10011))};
  assign y1 = +($signed(((s6)^~(s7))<((+(3'sb101))>>(2'sb00))));
  assign y2 = s6;
  assign y3 = -(-(({3{(ctrl[4]?$signed(s3):-(u0))}})-(s2)));
  assign y4 = (ctrl[4]?(($signed((ctrl[6]?(ctrl[2]?u1:s3):(u5)&(2'sb00))))+(((ctrl[6]?$signed(3'b110):-(u6)))&((6'sb101000)<<<((ctrl[0]?s2:s2)))))&($signed(^((s0)>((s2)^(4'sb1111))))):-((ctrl[5]?$signed(2'sb00):5'sb10011)));
  assign y5 = s1;
  assign y6 = ((ctrl[1]?s6:(ctrl[7]?(ctrl[5]?3'sb111:$signed(~((-(1'sb1))==(4'sb1100)))):s4)))^((ctrl[0]?-({2{(ctrl[6]?($signed($signed(s1)))-(-((ctrl[1]?s3:s4))):(ctrl[0]?(2'sb00)^~($signed(1'sb0)):(ctrl[4]?(1'sb0)<<<(4'sb1110):$signed(5'b10000))))}}):1'sb0));
  assign y7 = $signed(6'sb011010);
endmodule
