# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do basicfunctions_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:00 on Sep 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/cnter8Bits.v 
# -- Compiling module cnter8Bits
# 
# Top level modules:
# 	cnter8Bits
# End time: 23:39:01 on Sep 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:01 on Sep 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/osc.v 
# -- Compiling module osc_altufm_osc_7v7
# -- Compiling module osc
# 
# Top level modules:
# 	osc
# End time: 23:39:01 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:01 on Sep 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 23:39:01 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:01 on Sep 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/ad7864Drv.v 
# -- Compiling module ad7864Drv
# 
# Top level modules:
# 	ad7864Drv
# End time: 23:39:01 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:01 on Sep 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/Parallel2Serial.v 
# -- Compiling module Parallel2Serial
# 
# Top level modules:
# 	Parallel2Serial
# End time: 23:39:01 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/RdBarTruthTable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:01 on Sep 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/RdBarTruthTable.v 
# -- Compiling UDP RdBarTruthTable
# 
# Top level modules:
# 	--none--
# End time: 23:39:02 on Sep 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/EnspiTruthTable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:02 on Sep 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/EnspiTruthTable.v 
# -- Compiling UDP EnspiTruthTable
# 
# Top level modules:
# 	--none--
# End time: 23:39:02 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/DbSample.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:02 on Sep 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/DbSample.v 
# -- Compiling UDP DbSampleTruthTable
# 
# Top level modules:
# 	--none--
# End time: 23:39:02 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions {D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:02 on Sep 24,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions" D:/otherProjects/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/basicfunctions/parrallel2serialnew.v 
# -- Compiling module Parrallel2SerialNew
# 
# Top level modules:
# 	Parrallel2SerialNew
# End time: 23:39:02 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ad7864Drv
# vsim work.ad7864Drv 
# Start time: 23:39:22 on Sep 24,2021
# Loading work.ad7864Drv
add wave -position insertpoint  \
sim:/ad7864Drv/clkin \
sim:/ad7864Drv/dsp_conv_bar \
sim:/ad7864Drv/clkout \
sim:/ad7864Drv/ad_conv_bar \
sim:/ad7864Drv/db_rdy \
sim:/ad7864Drv/cnter \
sim:/ad7864Drv/adcen \
sim:/ad7864Drv/clken
force -freeze sim:/ad7864Drv/clkin 1 0, 0 {5 ps} -r 10
force -freeze sim:/ad7864Drv/dsp_conv_bar 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/ad7864Drv/dsp_conv_bar 0 0
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/ad7864Drv/dsp_conv_bar 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vsim work.Parrallel2SerialNew
# End time: 23:44:26 on Sep 24,2021, Elapsed time: 0:05:04
# Errors: 0, Warnings: 0
# vsim work.Parrallel2SerialNew 
# Start time: 23:44:26 on Sep 24,2021
# Loading work.Parrallel2SerialNew
# Loading work.RdBarTruthTable
# Loading work.EnspiTruthTable
# Loading work.DbSampleTruthTable
add wave -position end  sim:/Parrallel2SerialNew/clkin
add wave -position end  sim:/Parrallel2SerialNew/enable
# End time: 23:45:03 on Sep 24,2021, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
