// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module VrgatherEngine(
  input  [5:0]   io_funct6,
  input  [2:0]   io_funct3,
  input          io_vm,
                 io_ma,
  input  [2:0]   io_vsew,
                 io_vlmul,
  input  [7:0]   io_vl,
  input          io_first,
                 io_update_vs2,
  input  [2:0]   io_vs2_cnt,
                 io_vd_idx,
  input  [63:0]  io_rs1,
  input  [127:0] io_vs1,
                 io_vs2,
                 io_old_vd,
                 io_vmask,
                 io_vd_reg,
  output [127:0] io_vrgather_vd
);

  wire [127:0]     vmask_vl;	// @[VrgatherEngine.scala:69:21]
  wire             _vrgather_vi_T = io_funct6 == 6'hC;	// @[VrgatherEngine.scala:52:29]
  wire             _vrgather16_T_1 = io_funct3 == 3'h0;	// @[Cat.scala:33:92, VrgatherEngine.scala:52:57]
  wire             vrgather16 = io_funct6 == 6'hE & _vrgather16_T_1;	// @[VrgatherEngine.scala:52:57, :53:{28,45}]
  wire             vrgather_vxi = _vrgather_vi_T & io_funct3 == 3'h4 | _vrgather_vi_T & io_funct3 == 3'h3;	// @[VrgatherEngine.scala:52:29, :54:{46,57}, :55:{46,57}, :56:34]
  wire             _eew_sew_oneHot_WIRE_0 = io_vsew == 3'h0;	// @[Cat.scala:33:92, VrgatherEngine.scala:57:45]
  wire             vrgather16_sew8 = vrgather16 & _eew_sew_oneHot_WIRE_0;	// @[VrgatherEngine.scala:53:45, :57:{36,45}]
  wire             _eew_sew_oneHot_WIRE_2 = io_vsew == 3'h2;	// @[VrgatherEngine.scala:58:46]
  wire             _eew_sew_oneHot_WIRE_3 = io_vsew == 3'h3;	// @[VrgatherEngine.scala:55:57, :59:46]
  wire             _eew_sew_oneHot_WIRE_1 = io_vsew == 3'h1;	// @[VFuBundles.scala:67:53, VrgatherEngine.scala:71:21]
  wire [2:0]       _vmask_uop_T_1 = vrgather16_sew8 ? {1'h0, io_vd_idx[2:1]} : io_vd_idx;	// @[VrgatherEngine.scala:52:57, :57:36, :66:{44,68}]
  wire [7:0]       _vmask_uop_extracted_T_17 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[7:0] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VrgatherEngine.scala:69:21]
  wire [3:0]       _GEN = _vmask_uop_extracted_T_17[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[3:0] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:51:18, VrgatherEngine.scala:58:46, :69:21]
  wire [7:0]       _vmask_uop_extracted_T_32 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[15:8] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VrgatherEngine.scala:69:21]
  wire [3:0]       _GEN_0 = _vmask_uop_extracted_T_32[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[7:4] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:51:18, VrgatherEngine.scala:58:46, :69:21]
  wire [7:0]       _vmask_uop_extracted_T_47 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[23:16] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VrgatherEngine.scala:69:21]
  wire [3:0]       _GEN_1 = _vmask_uop_extracted_T_47[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[11:8] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:51:18, VrgatherEngine.scala:58:46, :69:21]
  wire [7:0]       _vmask_uop_extracted_T_62 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[31:24] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VrgatherEngine.scala:69:21]
  wire [3:0]       _GEN_2 = _vmask_uop_extracted_T_62[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[15:12] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:51:18, VrgatherEngine.scala:58:46, :69:21]
  wire [7:0]       _vmask_uop_extracted_T_77 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[39:32] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VrgatherEngine.scala:69:21]
  wire [3:0]       _GEN_3 = _vmask_uop_extracted_T_77[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[19:16] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:51:18, VrgatherEngine.scala:58:46, :69:21]
  wire [7:0]       _vmask_uop_extracted_T_92 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[47:40] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VrgatherEngine.scala:69:21]
  wire [3:0]       _GEN_4 = _vmask_uop_extracted_T_92[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[23:20] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:51:18, VrgatherEngine.scala:58:46, :69:21]
  wire [7:0]       _vmask_uop_extracted_T_107 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[55:48] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VrgatherEngine.scala:69:21]
  wire [3:0]       _GEN_5 = _vmask_uop_extracted_T_107[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[27:24] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:51:18, VrgatherEngine.scala:58:46, :69:21]
  wire [7:0]       _vmask_uop_extracted_T_122 = _eew_sew_oneHot_WIRE_1 ? vmask_vl[63:56] : 8'h0;	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18, VrgatherEngine.scala:69:21]
  wire [3:0]       _GEN_6 = _vmask_uop_extracted_T_122[3:0] | (_eew_sew_oneHot_WIRE_2 ? vmask_vl[31:28] : 4'h0);	// @[Bitwise.scala:77:12, Mux.scala:27:73, VFuUtils.scala:51:18, VrgatherEngine.scala:58:46, :69:21]
  wire [15:0]      _vmask_uop_extracted_WIRE_8 = (_vmask_uop_T_1 == 3'h0 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[15:0] : 16'h0) | {8'h0, _vmask_uop_extracted_T_17[7:4], _GEN[3:2], _GEN[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[1:0] : 2'h0)} : 16'h0) | (_vmask_uop_T_1 == 3'h1 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[31:16] : 16'h0) | {8'h0, _vmask_uop_extracted_T_32[7:4], _GEN_0[3:2], _GEN_0[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[3:2] : 2'h0)} : 16'h0) | (_vmask_uop_T_1 == 3'h2 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[47:32] : 16'h0) | {8'h0, _vmask_uop_extracted_T_47[7:4], _GEN_1[3:2], _GEN_1[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[5:4] : 2'h0)} : 16'h0) | (_vmask_uop_T_1 == 3'h3 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[63:48] : 16'h0) | {8'h0, _vmask_uop_extracted_T_62[7:4], _GEN_2[3:2], _GEN_2[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[7:6] : 2'h0)} : 16'h0) | (_vmask_uop_T_1 == 3'h4 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[79:64] : 16'h0) | {8'h0, _vmask_uop_extracted_T_77[7:4], _GEN_3[3:2], _GEN_3[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[9:8] : 2'h0)} : 16'h0) | (_vmask_uop_T_1 == 3'h5 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[95:80] : 16'h0) | {8'h0, _vmask_uop_extracted_T_92[7:4], _GEN_4[3:2], _GEN_4[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[11:10] : 2'h0)} : 16'h0) | (_vmask_uop_T_1 == 3'h6 ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[111:96] : 16'h0) | {8'h0, _vmask_uop_extracted_T_107[7:4], _GEN_5[3:2], _GEN_5[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[13:12] : 2'h0)} : 16'h0) | ((&_vmask_uop_T_1) ? (_eew_sew_oneHot_WIRE_0 ? vmask_vl[127:112] : 16'h0) | {8'h0, _vmask_uop_extracted_T_122[7:4], _GEN_6[3:2], _GEN_6[1:0] | (_eew_sew_oneHot_WIRE_3 ? vmask_vl[15:14] : 2'h0)} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuUtils.scala:49:47, :51:18, VrgatherEngine.scala:54:57, :55:57, :57:45, :58:46, :59:46, :66:44, :69:21, :71:21]
  wire [15:0]      vmask_16b = (_eew_sew_oneHot_WIRE_0 ? _vmask_uop_extracted_WIRE_8 : 16'h0) | (_eew_sew_oneHot_WIRE_1 ? {{2{_vmask_uop_extracted_WIRE_8[7]}}, {2{_vmask_uop_extracted_WIRE_8[6]}}, {2{_vmask_uop_extracted_WIRE_8[5]}}, {2{_vmask_uop_extracted_WIRE_8[4]}}, {2{_vmask_uop_extracted_WIRE_8[3]}}, {2{_vmask_uop_extracted_WIRE_8[2]}}, {2{_vmask_uop_extracted_WIRE_8[1]}}, {2{_vmask_uop_extracted_WIRE_8[0]}}} : 16'h0) | (_eew_sew_oneHot_WIRE_2 ? {{4{_vmask_uop_extracted_WIRE_8[3]}}, {4{_vmask_uop_extracted_WIRE_8[2]}}, {4{_vmask_uop_extracted_WIRE_8[1]}}, {4{_vmask_uop_extracted_WIRE_8[0]}}} : 16'h0) | (_eew_sew_oneHot_WIRE_3 ? {{8{_vmask_uop_extracted_WIRE_8[1]}}, {8{_vmask_uop_extracted_WIRE_8[0]}}} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:135:{56,72}, VrgatherEngine.scala:57:45, :58:46, :59:46]
  assign vmask_vl = io_vmask & 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> 8'h80 - io_vl;	// @[VrgatherEngine.scala:63:18, :68:{25,36}, :69:21]
  wire [2:0]       vs1_vsew = vrgather16 ? 3'h1 : io_vsew;	// @[VrgatherEngine.scala:53:45, :71:21]
  wire [7:0]       vs2_min = io_update_vs2 ? {1'h0, io_vs2_cnt, 4'h0} : 8'hFF;	// @[Bitwise.scala:77:12, VrgatherEngine.scala:52:57, :94:20]
  wire [71:0]      _GEN_7 = {8'h0, io_rs1};	// @[Bitwise.scala:77:12, VrgatherEngine.scala:105:28]
  wire [71:0]      _GEN_8 = {7'h0, io_rs1, 1'h0};	// @[VrgatherEngine.scala:52:57, :107:30]
  wire [71:0]      _GEN_9 = {6'h0, io_rs1, 2'h0};	// @[Bitwise.scala:77:12, VrgatherEngine.scala:109:30]
  wire [71:0]      _GEN_10 = _eew_sew_oneHot_WIRE_1 ? _GEN_8 : _eew_sew_oneHot_WIRE_2 ? _GEN_9 : _eew_sew_oneHot_WIRE_3 ? {5'h0, io_rs1, 3'h0} : _GEN_7;	// @[Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:58:46, :59:46, :105:28, :106:26, :107:30, :108:32, :109:30, :110:32, :111:30]
  wire [3:0][71:0] _GEN_11 = {{{53'h0, io_vs1[111:96], 3'h0}}, {{53'h0, io_vs1[79:64], 3'h0}}, {{53'h0, io_vs1[47:32], 3'h0}}, {{53'h0, io_vs1[15:0], 3'h0}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:103:26, :128:{29,38}, :129:{34,44}, :130:{35,44}, :131:{34,44}, :132:{35,44}, :133:{34,44}, :134:{35,44}, :135:{34,44}]
  wire [71:0]      vrgather_byte_sel_0 = vrgather_vxi ? _GEN_10 : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & ~(io_vd_idx[0]) ? {56'h0, io_vs1[15:0]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, io_vs1[15:0], 1'h0} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? io_vs1[79:64] : io_vs1[15:0], 2'h0} : _eew_sew_oneHot_WIRE_3 ? _GEN_11[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, io_vs1[31:0], 2'h0} : vs1_vsew == 3'h3 ? {5'h0, io_vs1[63:0], 3'h0} : 72'h0) : {64'h0, io_vs1[7:0]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :103:26, :104:24, :106:26, :107:30, :108:32, :111:30, :114:{21,30}, :115:30, :116:{27,36}, :117:{29,32,39,44}, :118:{32,38}, :119:34, :120:{32,42}, :121:34, :122:34, :123:{34,44}, :125:{34,44}, :127:34, :128:{22,29,38}, :129:34, :130:{35,44}, :131:34, :132:{35,44}, :133:34, :134:{35,44}, :135:34, :138:{27,36}, :139:{30,40}, :140:{27,36}, :141:{30,40}]
  wire [64:0]      _GEN_12 = {io_rs1, 1'h0};	// @[VrgatherEngine.scala:52:57, :107:52]
  wire [65:0]      _GEN_13 = {io_rs1, 2'h0};	// @[Bitwise.scala:77:12, VrgatherEngine.scala:109:52]
  wire [66:0]      _GEN_14 = {io_rs1, 3'h0};	// @[Cat.scala:33:92, VrgatherEngine.scala:111:52]
  wire [3:0][71:0] _GEN_15 = {{{53'h0, {io_vs1[111:96], 3'h0} + 19'h1}}, {{53'h0, {io_vs1[79:64], 3'h0} + 19'h1}}, {{53'h0, {io_vs1[47:32], 3'h0} + 19'h1}}, {{53'h0, {io_vs1[15:0], 3'h0} + 19'h1}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:103:26, :123:100, :128:{29,38}, :129:{34,44,92}, :130:{35,44}, :131:{34,44,100}, :132:{35,44}, :133:{34,44,100}, :134:{35,44}, :135:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_1 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? {7'h0, _GEN_12 + 65'h1} : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h1} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h1} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & ~(io_vd_idx[0]) ? {56'h0, io_vs1[31:16]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, {io_vs1[15:0], 1'h0} + 17'h1} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[79:64], 2'h0} + 18'h1 : {io_vs1[15:0], 2'h0} + 18'h1} : _eew_sew_oneHot_WIRE_3 ? _GEN_15[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[31:0], 2'h0} + 34'h1} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[63:0], 3'h0} + 67'h1} : 72'h0) : {64'h0, io_vs1[15:8]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :103:26, :104:24, :105:28, :106:26, :107:{30,52}, :108:32, :109:{30,52}, :110:32, :111:{30,52}, :114:{21,30}, :115:30, :116:{27,36}, :117:{29,32,39,44}, :118:{32,38}, :119:34, :120:{32,42,88}, :121:34, :122:34, :123:{34,44,100}, :125:{34,44,90}, :127:34, :128:{22,29,38}, :129:34, :130:{35,44}, :131:34, :132:{35,44}, :133:34, :134:{35,44}, :135:34, :138:{27,36}, :139:{30,40,86}, :140:{27,36}, :141:{30,40,86}]
  wire [3:0][71:0] _GEN_16 = {{{53'h0, {io_vs1[111:96], 3'h0} + 19'h2}}, {{53'h0, {io_vs1[79:64], 3'h0} + 19'h2}}, {{53'h0, {io_vs1[47:32], 3'h0} + 19'h2}}, {{53'h0, {io_vs1[15:0], 3'h0} + 19'h2}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:103:26, :123:100, :128:{29,38}, :129:{34,44,92}, :130:{35,44}, :131:{34,44,100}, :132:{35,44}, :133:{34,44,100}, :134:{35,44}, :135:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_2 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? _GEN_8 : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h2} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h2} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & ~(io_vd_idx[0]) ? {56'h0, io_vs1[47:32]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, io_vs1[31:16], 1'h0} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[79:64], 2'h0} + 18'h2 : {io_vs1[15:0], 2'h0} + 18'h2} : _eew_sew_oneHot_WIRE_3 ? _GEN_16[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[31:0], 2'h0} + 34'h2} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[63:0], 3'h0} + 67'h2} : 72'h0) : {64'h0, io_vs1[23:16]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :103:26, :104:24, :105:28, :106:26, :107:30, :108:32, :109:{30,52}, :110:32, :111:{30,52}, :114:{21,30}, :115:30, :116:{27,36}, :117:{29,32,39,44}, :118:{32,38}, :119:34, :120:{32,42}, :121:34, :122:34, :123:{34,44,100}, :125:{34,44,90}, :127:34, :128:{22,29,38}, :129:34, :130:{35,44}, :131:34, :132:{35,44}, :133:34, :134:{35,44}, :135:34, :138:{27,36}, :139:{30,40,86}, :140:{27,36}, :141:{30,40,86}]
  wire [3:0][71:0] _GEN_17 = {{{53'h0, {io_vs1[111:96], 3'h0} + 19'h3}}, {{53'h0, {io_vs1[79:64], 3'h0} + 19'h3}}, {{53'h0, {io_vs1[47:32], 3'h0} + 19'h3}}, {{53'h0, {io_vs1[15:0], 3'h0} + 19'h3}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:103:26, :123:100, :128:{29,38}, :129:{34,44,92}, :130:{35,44}, :131:{34,44,100}, :132:{35,44}, :133:{34,44,100}, :134:{35,44}, :135:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_3 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? {7'h0, _GEN_12 + 65'h1} : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h3} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h3} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & ~(io_vd_idx[0]) ? {56'h0, io_vs1[63:48]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, {io_vs1[31:16], 1'h0} + 17'h1} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[79:64], 2'h0} + 18'h3 : {io_vs1[15:0], 2'h0} + 18'h3} : _eew_sew_oneHot_WIRE_3 ? _GEN_17[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[31:0], 2'h0} + 34'h3} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[63:0], 3'h0} + 67'h3} : 72'h0) : {64'h0, io_vs1[31:24]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :103:26, :104:24, :105:28, :106:26, :107:{30,52}, :108:32, :109:{30,52}, :110:32, :111:{30,52}, :114:{21,30}, :115:30, :116:{27,36}, :117:{29,32,39,44}, :118:{32,38}, :119:34, :120:{32,42,88}, :121:34, :122:34, :123:{34,44,100}, :125:{34,44,90}, :127:34, :128:{22,29,38}, :129:34, :130:{35,44}, :131:34, :132:{35,44}, :133:34, :134:{35,44}, :135:34, :138:{27,36}, :139:{30,40,86}, :140:{27,36}, :141:{30,40,86}]
  wire [3:0][71:0] _GEN_18 = {{{53'h0, {io_vs1[111:96], 3'h0} + 19'h4}}, {{53'h0, {io_vs1[79:64], 3'h0} + 19'h4}}, {{53'h0, {io_vs1[47:32], 3'h0} + 19'h4}}, {{53'h0, {io_vs1[15:0], 3'h0} + 19'h4}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:103:26, :128:{29,38}, :129:{34,44,92}, :130:{35,44}, :131:{34,44,100}, :132:{35,44}, :133:{34,44,100}, :134:{35,44}, :135:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_4 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? _GEN_8 : _eew_sew_oneHot_WIRE_2 ? _GEN_9 : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h4} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & ~(io_vd_idx[0]) ? {56'h0, io_vs1[79:64]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, io_vs1[47:32], 1'h0} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? io_vs1[95:80] : io_vs1[31:16], 2'h0} : _eew_sew_oneHot_WIRE_3 ? _GEN_18[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, io_vs1[63:32], 2'h0} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[63:0], 3'h0} + 67'h4} : 72'h0) : {64'h0, io_vs1[39:32]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :103:26, :104:24, :105:28, :106:26, :107:30, :108:32, :109:30, :110:32, :111:{30,52}, :114:{21,30}, :115:30, :116:{27,36}, :117:{29,32,39,44}, :118:{32,38}, :119:34, :120:{32,42}, :121:34, :122:34, :123:{34,44}, :125:{34,44}, :127:34, :128:{22,29,38}, :129:34, :130:{35,44}, :131:34, :132:{35,44}, :133:34, :134:{35,44}, :135:34, :138:{27,36}, :139:{30,40}, :140:{27,36}, :141:{30,40,86}]
  wire [3:0][71:0] _GEN_19 = {{{53'h0, {io_vs1[111:96], 3'h0} + 19'h5}}, {{53'h0, {io_vs1[79:64], 3'h0} + 19'h5}}, {{53'h0, {io_vs1[47:32], 3'h0} + 19'h5}}, {{53'h0, {io_vs1[15:0], 3'h0} + 19'h5}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:103:26, :128:{29,38}, :129:{34,44,92}, :130:{35,44}, :131:{34,44,100}, :132:{35,44}, :133:{34,44,100}, :134:{35,44}, :135:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_5 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? {7'h0, _GEN_12 + 65'h1} : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h1} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h5} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & ~(io_vd_idx[0]) ? {56'h0, io_vs1[95:80]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, {io_vs1[47:32], 1'h0} + 17'h1} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[95:80], 2'h0} + 18'h1 : {io_vs1[31:16], 2'h0} + 18'h1} : _eew_sew_oneHot_WIRE_3 ? _GEN_19[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[63:32], 2'h0} + 34'h1} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[63:0], 3'h0} + 67'h5} : 72'h0) : {64'h0, io_vs1[47:40]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :103:26, :104:24, :105:28, :106:26, :107:{30,52}, :108:32, :109:{30,52}, :110:32, :111:{30,52}, :114:{21,30}, :115:30, :116:{27,36}, :117:{29,32,39,44}, :118:{32,38}, :119:34, :120:{32,42,88}, :121:34, :122:34, :123:{34,44,100}, :125:{34,44,90}, :127:34, :128:{22,29,38}, :129:34, :130:{35,44}, :131:34, :132:{35,44}, :133:34, :134:{35,44}, :135:34, :138:{27,36}, :139:{30,40,86}, :140:{27,36}, :141:{30,40,86}]
  wire [3:0][71:0] _GEN_20 = {{{53'h0, {io_vs1[111:96], 3'h0} + 19'h6}}, {{53'h0, {io_vs1[79:64], 3'h0} + 19'h6}}, {{53'h0, {io_vs1[47:32], 3'h0} + 19'h6}}, {{53'h0, {io_vs1[15:0], 3'h0} + 19'h6}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:103:26, :128:{29,38}, :129:{34,44,92}, :130:{35,44}, :131:{34,44,100}, :132:{35,44}, :133:{34,44,100}, :134:{35,44}, :135:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_6 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? _GEN_8 : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h2} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h6} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & ~(io_vd_idx[0]) ? {56'h0, io_vs1[111:96]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, io_vs1[63:48], 1'h0} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[95:80], 2'h0} + 18'h2 : {io_vs1[31:16], 2'h0} + 18'h2} : _eew_sew_oneHot_WIRE_3 ? _GEN_20[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[63:32], 2'h0} + 34'h2} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[63:0], 3'h0} + 67'h6} : 72'h0) : {64'h0, io_vs1[55:48]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :103:26, :104:24, :105:28, :106:26, :107:30, :108:32, :109:{30,52}, :110:32, :111:{30,52}, :114:{21,30}, :115:30, :116:{27,36}, :117:{29,32,39,44}, :118:{32,38}, :119:34, :120:{32,42}, :121:34, :122:34, :123:{34,44,100}, :125:{34,44,90}, :127:34, :128:{22,29,38}, :129:34, :130:{35,44}, :131:34, :132:{35,44}, :133:34, :134:{35,44}, :135:34, :138:{27,36}, :139:{30,40,86}, :140:{27,36}, :141:{30,40,86}]
  wire [3:0][71:0] _GEN_21 = {{{53'h0, {io_vs1[111:96], 3'h0} + 19'h7}}, {{53'h0, {io_vs1[79:64], 3'h0} + 19'h7}}, {{53'h0, {io_vs1[47:32], 3'h0} + 19'h7}}, {{53'h0, {io_vs1[15:0], 3'h0} + 19'h7}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:103:26, :128:{29,38}, :129:{34,44,92}, :130:{35,44}, :131:{34,44,100}, :132:{35,44}, :133:{34,44,100}, :134:{35,44}, :135:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_7 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? {7'h0, _GEN_12 + 65'h1} : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h3} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h7} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & ~(io_vd_idx[0]) ? {56'h0, io_vs1[127:112]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, {io_vs1[63:48], 1'h0} + 17'h1} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[95:80], 2'h0} + 18'h3 : {io_vs1[31:16], 2'h0} + 18'h3} : _eew_sew_oneHot_WIRE_3 ? _GEN_21[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[63:32], 2'h0} + 34'h3} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[63:0], 3'h0} + 67'h7} : 72'h0) : {64'h0, io_vs1[63:56]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :103:26, :104:24, :105:28, :106:26, :107:{30,52}, :108:32, :109:{30,52}, :110:32, :111:{30,52}, :114:{21,30}, :115:30, :116:{27,36}, :117:{29,32,39,44}, :118:{32,38}, :119:34, :120:{32,42,88}, :121:34, :122:34, :123:{34,44,100}, :125:{34,44,90}, :127:34, :128:{22,29,38}, :129:34, :130:{35,44}, :131:34, :132:{35,44}, :133:34, :134:{35,44}, :135:34, :138:{27,36}, :139:{30,40,86}, :140:{27,36}, :141:{30,40,86}]
  wire [3:0][71:0] _GEN_22 = {{{53'h0, io_vs1[127:112], 3'h0}}, {{53'h0, io_vs1[95:80], 3'h0}}, {{53'h0, io_vs1[63:48], 3'h0}}, {{53'h0, io_vs1[31:16], 3'h0}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:129:34, :147:26, :172:{29,38}, :173:{34,44}, :174:{35,44}, :175:{34,44}, :176:{35,44}, :177:{34,44}, :178:{35,44}, :179:{34,44}]
  wire [71:0]      vrgather_byte_sel_8 = vrgather_vxi ? _GEN_10 : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & io_vd_idx[0] ? {56'h0, io_vs1[15:0]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, io_vs1[79:64], 1'h0} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? io_vs1[111:96] : io_vs1[47:32], 2'h0} : _eew_sew_oneHot_WIRE_3 ? _GEN_22[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, io_vs1[95:64], 2'h0} : vs1_vsew == 3'h3 ? {5'h0, io_vs1[127:64], 3'h0} : 72'h0) : {64'h0, io_vs1[71:64]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :106:26, :107:30, :108:32, :111:30, :114:21, :115:30, :118:32, :120:32, :123:34, :139:30, :147:26, :148:24, :150:26, :158:30, :159:30, :160:{27,36}, :161:{29,38,43}, :162:{32,38}, :163:34, :164:{32,42}, :165:34, :166:34, :167:{34,44}, :169:{34,44}, :171:34, :172:{22,29,38}, :173:34, :174:{35,44}, :175:34, :176:{35,44}, :177:34, :178:{35,44}, :179:34, :182:{27,36}, :183:{30,40}, :184:{27,36}, :185:{30,40}]
  wire [3:0][71:0] _GEN_23 = {{{53'h0, {io_vs1[127:112], 3'h0} + 19'h1}}, {{53'h0, {io_vs1[95:80], 3'h0} + 19'h1}}, {{53'h0, {io_vs1[63:48], 3'h0} + 19'h1}}, {{53'h0, {io_vs1[31:16], 3'h0} + 19'h1}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:123:100, :129:34, :147:26, :172:{29,38}, :173:{34,44,92}, :174:{35,44}, :175:{34,44,100}, :176:{35,44}, :177:{34,44,100}, :178:{35,44}, :179:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_9 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? {7'h0, _GEN_12 + 65'h1} : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h1} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h1} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & io_vd_idx[0] ? {56'h0, io_vs1[31:16]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, {io_vs1[79:64], 1'h0} + 17'h1} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[111:96], 2'h0} + 18'h1 : {io_vs1[47:32], 2'h0} + 18'h1} : _eew_sew_oneHot_WIRE_3 ? _GEN_23[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[95:64], 2'h0} + 34'h1} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[127:64], 3'h0} + 67'h1} : 72'h0) : {64'h0, io_vs1[79:72]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :105:28, :107:{30,52}, :109:{30,52}, :111:{30,52}, :114:21, :115:30, :118:32, :120:{32,88}, :123:34, :139:{30,86}, :147:26, :148:24, :149:28, :150:26, :151:{30,52}, :152:32, :153:{30,52}, :154:32, :155:{30,52}, :158:30, :159:30, :160:{27,36}, :161:{29,38,43}, :162:{32,38}, :163:34, :164:{32,42,88}, :165:34, :166:34, :167:{34,44,100}, :169:{34,44,90}, :171:34, :172:{22,29,38}, :173:34, :174:{35,44}, :175:34, :176:{35,44}, :177:34, :178:{35,44}, :179:34, :182:{27,36}, :183:{30,40,86}, :184:{27,36}, :185:{30,40,86}]
  wire [3:0][71:0] _GEN_24 = {{{53'h0, {io_vs1[127:112], 3'h0} + 19'h2}}, {{53'h0, {io_vs1[95:80], 3'h0} + 19'h2}}, {{53'h0, {io_vs1[63:48], 3'h0} + 19'h2}}, {{53'h0, {io_vs1[31:16], 3'h0} + 19'h2}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:123:100, :129:34, :147:26, :172:{29,38}, :173:{34,44,92}, :174:{35,44}, :175:{34,44,100}, :176:{35,44}, :177:{34,44,100}, :178:{35,44}, :179:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_10 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? _GEN_8 : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h2} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h2} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & io_vd_idx[0] ? {56'h0, io_vs1[47:32]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, io_vs1[95:80], 1'h0} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[111:96], 2'h0} + 18'h2 : {io_vs1[47:32], 2'h0} + 18'h2} : _eew_sew_oneHot_WIRE_3 ? _GEN_24[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[95:64], 2'h0} + 34'h2} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[127:64], 3'h0} + 67'h2} : 72'h0) : {64'h0, io_vs1[87:80]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :105:28, :107:30, :109:{30,52}, :111:{30,52}, :114:21, :115:30, :118:32, :120:32, :123:{34,100}, :139:{30,86}, :147:26, :148:24, :149:28, :150:26, :151:30, :152:32, :153:{30,52}, :154:32, :155:{30,52}, :158:30, :159:30, :160:{27,36}, :161:{29,38,43}, :162:{32,38}, :163:34, :164:{32,42}, :165:34, :166:34, :167:{34,44,100}, :169:{34,44,90}, :171:34, :172:{22,29,38}, :173:34, :174:{35,44}, :175:34, :176:{35,44}, :177:34, :178:{35,44}, :179:34, :182:{27,36}, :183:{30,40,86}, :184:{27,36}, :185:{30,40,86}]
  wire [3:0][71:0] _GEN_25 = {{{53'h0, {io_vs1[127:112], 3'h0} + 19'h3}}, {{53'h0, {io_vs1[95:80], 3'h0} + 19'h3}}, {{53'h0, {io_vs1[63:48], 3'h0} + 19'h3}}, {{53'h0, {io_vs1[31:16], 3'h0} + 19'h3}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:123:100, :129:34, :147:26, :172:{29,38}, :173:{34,44,92}, :174:{35,44}, :175:{34,44,100}, :176:{35,44}, :177:{34,44,100}, :178:{35,44}, :179:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_11 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? {7'h0, _GEN_12 + 65'h1} : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h3} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h3} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & io_vd_idx[0] ? {56'h0, io_vs1[63:48]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, {io_vs1[95:80], 1'h0} + 17'h1} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[111:96], 2'h0} + 18'h3 : {io_vs1[47:32], 2'h0} + 18'h3} : _eew_sew_oneHot_WIRE_3 ? _GEN_25[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[95:64], 2'h0} + 34'h3} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[127:64], 3'h0} + 67'h3} : 72'h0) : {64'h0, io_vs1[95:88]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :105:28, :107:{30,52}, :109:{30,52}, :111:{30,52}, :114:21, :115:30, :118:32, :120:{32,88}, :123:{34,100}, :139:{30,86}, :147:26, :148:24, :149:28, :150:26, :151:{30,52}, :152:32, :153:{30,52}, :154:32, :155:{30,52}, :158:30, :159:30, :160:{27,36}, :161:{29,38,43}, :162:{32,38}, :163:34, :164:{32,42,88}, :165:34, :166:34, :167:{34,44,100}, :169:{34,44,90}, :171:34, :172:{22,29,38}, :173:34, :174:{35,44}, :175:34, :176:{35,44}, :177:34, :178:{35,44}, :179:34, :182:{27,36}, :183:{30,40,86}, :184:{27,36}, :185:{30,40,86}]
  wire [3:0][71:0] _GEN_26 = {{{53'h0, {io_vs1[127:112], 3'h0} + 19'h4}}, {{53'h0, {io_vs1[95:80], 3'h0} + 19'h4}}, {{53'h0, {io_vs1[63:48], 3'h0} + 19'h4}}, {{53'h0, {io_vs1[31:16], 3'h0} + 19'h4}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:129:{34,92}, :147:26, :172:{29,38}, :173:{34,44,92}, :174:{35,44}, :175:{34,44,100}, :176:{35,44}, :177:{34,44,100}, :178:{35,44}, :179:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_12 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? _GEN_8 : _eew_sew_oneHot_WIRE_2 ? _GEN_9 : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h4} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & io_vd_idx[0] ? {56'h0, io_vs1[79:64]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, io_vs1[111:96], 1'h0} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? io_vs1[127:112] : io_vs1[63:48], 2'h0} : _eew_sew_oneHot_WIRE_3 ? _GEN_26[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, io_vs1[127:96], 2'h0} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[127:64], 3'h0} + 67'h4} : 72'h0) : {64'h0, io_vs1[103:96]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :105:28, :107:30, :109:30, :111:{30,52}, :114:21, :115:30, :118:32, :120:32, :123:34, :139:30, :147:26, :148:24, :149:28, :150:26, :151:30, :152:32, :153:30, :154:32, :155:{30,52}, :158:30, :159:30, :160:{27,36}, :161:{29,38,43}, :162:{32,38}, :163:34, :164:{32,42}, :165:34, :166:34, :167:{34,44}, :169:{34,44}, :171:34, :172:{22,29,38}, :173:34, :174:{35,44}, :175:34, :176:{35,44}, :177:34, :178:{35,44}, :179:34, :182:{27,36}, :183:{30,40}, :184:{27,36}, :185:{30,40,86}]
  wire [3:0][71:0] _GEN_27 = {{{53'h0, {io_vs1[127:112], 3'h0} + 19'h5}}, {{53'h0, {io_vs1[95:80], 3'h0} + 19'h5}}, {{53'h0, {io_vs1[63:48], 3'h0} + 19'h5}}, {{53'h0, {io_vs1[31:16], 3'h0} + 19'h5}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:129:{34,92}, :147:26, :172:{29,38}, :173:{34,44,92}, :174:{35,44}, :175:{34,44,100}, :176:{35,44}, :177:{34,44,100}, :178:{35,44}, :179:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_13 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? {7'h0, _GEN_12 + 65'h1} : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h1} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h5} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & io_vd_idx[0] ? {56'h0, io_vs1[95:80]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, {io_vs1[111:96], 1'h0} + 17'h1} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[127:112], 2'h0} + 18'h1 : {io_vs1[63:48], 2'h0} + 18'h1} : _eew_sew_oneHot_WIRE_3 ? _GEN_27[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[127:96], 2'h0} + 34'h1} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[127:64], 3'h0} + 67'h5} : 72'h0) : {64'h0, io_vs1[111:104]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :105:28, :107:{30,52}, :109:{30,52}, :111:{30,52}, :114:21, :115:30, :118:32, :120:{32,88}, :123:34, :139:{30,86}, :147:26, :148:24, :149:28, :150:26, :151:{30,52}, :152:32, :153:{30,52}, :154:32, :155:{30,52}, :158:30, :159:30, :160:{27,36}, :161:{29,38,43}, :162:{32,38}, :163:34, :164:{32,42,88}, :165:34, :166:34, :167:{34,44,100}, :169:{34,44,90}, :171:34, :172:{22,29,38}, :173:34, :174:{35,44}, :175:34, :176:{35,44}, :177:34, :178:{35,44}, :179:34, :182:{27,36}, :183:{30,40,86}, :184:{27,36}, :185:{30,40,86}]
  wire [3:0][71:0] _GEN_28 = {{{53'h0, {io_vs1[127:112], 3'h0} + 19'h6}}, {{53'h0, {io_vs1[95:80], 3'h0} + 19'h6}}, {{53'h0, {io_vs1[63:48], 3'h0} + 19'h6}}, {{53'h0, {io_vs1[31:16], 3'h0} + 19'h6}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:129:{34,92}, :147:26, :172:{29,38}, :173:{34,44,92}, :174:{35,44}, :175:{34,44,100}, :176:{35,44}, :177:{34,44,100}, :178:{35,44}, :179:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_14 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? _GEN_8 : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h2} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h6} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & io_vd_idx[0] ? {56'h0, io_vs1[111:96]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, io_vs1[127:112], 1'h0} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[127:112], 2'h0} + 18'h2 : {io_vs1[63:48], 2'h0} + 18'h2} : _eew_sew_oneHot_WIRE_3 ? _GEN_28[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[127:96], 2'h0} + 34'h2} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[127:64], 3'h0} + 67'h6} : 72'h0) : {64'h0, io_vs1[119:112]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :105:28, :107:30, :109:{30,52}, :111:{30,52}, :114:21, :115:30, :118:32, :120:32, :123:{34,100}, :139:{30,86}, :147:26, :148:24, :149:28, :150:26, :151:30, :152:32, :153:{30,52}, :154:32, :155:{30,52}, :158:30, :159:30, :160:{27,36}, :161:{29,38,43}, :162:{32,38}, :163:34, :164:{32,42}, :165:34, :166:34, :167:{34,44,100}, :169:{34,44,90}, :171:34, :172:{22,29,38}, :173:34, :174:{35,44}, :175:34, :176:{35,44}, :177:34, :178:{35,44}, :179:34, :182:{27,36}, :183:{30,40,86}, :184:{27,36}, :185:{30,40,86}]
  wire [3:0][71:0] _GEN_29 = {{{53'h0, {io_vs1[127:112], 3'h0} + 19'h7}}, {{53'h0, {io_vs1[95:80], 3'h0} + 19'h7}}, {{53'h0, {io_vs1[63:48], 3'h0} + 19'h7}}, {{53'h0, {io_vs1[31:16], 3'h0} + 19'h7}}};	// @[Cat.scala:33:92, VrgatherEngine.scala:129:{34,92}, :147:26, :172:{29,38}, :173:{34,44,92}, :174:{35,44}, :175:{34,44,100}, :176:{35,44}, :177:{34,44,100}, :178:{35,44}, :179:{34,44,100}]
  wire [71:0]      vrgather_byte_sel_15 = vrgather_vxi ? (_eew_sew_oneHot_WIRE_1 ? {7'h0, _GEN_12 + 65'h1} : _eew_sew_oneHot_WIRE_2 ? {6'h0, _GEN_13 + 66'h3} : _eew_sew_oneHot_WIRE_3 ? {5'h0, _GEN_14 + 67'h7} : _GEN_7) : (|vs1_vsew) ? (vs1_vsew == 3'h1 ? (_eew_sew_oneHot_WIRE_0 & io_vd_idx[0] ? {56'h0, io_vs1[127:112]} : _eew_sew_oneHot_WIRE_1 ? {55'h0, {io_vs1[127:112], 1'h0} + 17'h1} : _eew_sew_oneHot_WIRE_2 ? {54'h0, io_vd_idx[0] ? {io_vs1[127:112], 2'h0} + 18'h3 : {io_vs1[63:48], 2'h0} + 18'h3} : _eew_sew_oneHot_WIRE_3 ? _GEN_29[io_vd_idx[1:0]] : 72'h0) : vs1_vsew == 3'h2 ? {38'h0, {io_vs1[127:96], 2'h0} + 34'h3} : vs1_vsew == 3'h3 ? {5'h0, {io_vs1[127:64], 3'h0} + 67'h7} : 72'h0) : {64'h0, io_vs1[127:120]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuBundles.scala:67:53, VrgatherEngine.scala:52:57, :55:57, :56:34, :57:45, :58:46, :59:46, :71:21, :76:55, :98:26, :105:28, :107:{30,52}, :109:{30,52}, :111:{30,52}, :114:21, :115:30, :118:32, :120:{32,88}, :123:{34,100}, :139:{30,86}, :147:26, :148:24, :149:28, :150:26, :151:{30,52}, :152:32, :153:{30,52}, :154:32, :155:{30,52}, :158:30, :159:30, :160:{27,36}, :161:{29,38,43}, :162:{32,38}, :163:34, :164:{32,42,88}, :165:34, :166:34, :167:{34,44,100}, :169:{34,44,90}, :171:34, :172:{22,29,38}, :173:34, :174:{35,44}, :175:34, :176:{35,44}, :177:34, :178:{35,44}, :179:34, :182:{27,36}, :183:{30,40,86}, :184:{27,36}, :185:{30,40,86}]
  wire             _T_381 = (_vrgather_vi_T & _vrgather16_T_1 | vrgather_vxi | vrgather16) & ~vrgather16_sew8 & io_update_vs2;	// @[VrgatherEngine.scala:52:{29,46,57}, :53:45, :56:34, :57:36, :60:46, :190:{20,37}]
  wire [71:0]      _GEN_30 = {64'h0, vs2_min};	// @[VrgatherEngine.scala:94:20, :115:30, :194:36]
  wire [71:0]      _GEN_31 = {64'h0, io_update_vs2 ? (io_vlmul[2] ? {3'h0, io_vlmul == 3'h5 ? 5'h2 : io_vlmul == 3'h6 ? 5'h4 : (&io_vlmul) ? 5'h8 : 5'h10} : {{1'h0, io_vs2_cnt} + 4'h1, 4'h0}) : 8'hFF};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFuUtils.scala:49:47, VrgatherEngine.scala:52:57, :83:43, :85:15, :86:{14,23}, :87:17, :88:{20,29}, :89:17, :90:{20,29}, :91:17, :95:{20,36,43}, :115:30, :194:73]
  wire [15:0][7:0] _GEN_32 = {{io_vs2[127:120]}, {io_vs2[119:112]}, {io_vs2[111:104]}, {io_vs2[103:96]}, {io_vs2[95:88]}, {io_vs2[87:80]}, {io_vs2[79:72]}, {io_vs2[71:64]}, {io_vs2[63:56]}, {io_vs2[55:48]}, {io_vs2[47:40]}, {io_vs2[39:32]}, {io_vs2[31:24]}, {io_vs2[23:16]}, {io_vs2[15:8]}, {io_vs2[7:0]}};	// @[VrgatherEngine.scala:77:55, :195:26]
  wire [7:0]       _GEN_33 = io_first ? 8'h0 : io_vd_reg[7:0];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_34 = io_first ? 8'h0 : io_vd_reg[15:8];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_35 = io_first ? 8'h0 : io_vd_reg[23:16];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_36 = io_first ? 8'h0 : io_vd_reg[31:24];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_37 = io_first ? 8'h0 : io_vd_reg[39:32];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_38 = io_first ? 8'h0 : io_vd_reg[47:40];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_39 = io_first ? 8'h0 : io_vd_reg[55:48];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_40 = io_first ? 8'h0 : io_vd_reg[63:56];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_41 = io_first ? 8'h0 : io_vd_reg[71:64];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_42 = io_first ? 8'h0 : io_vd_reg[79:72];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_43 = io_first ? 8'h0 : io_vd_reg[87:80];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_44 = io_first ? 8'h0 : io_vd_reg[95:88];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_45 = io_first ? 8'h0 : io_vd_reg[103:96];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_46 = io_first ? 8'h0 : io_vd_reg[111:104];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_47 = io_first ? 8'h0 : io_vd_reg[119:112];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire [7:0]       _GEN_48 = io_first ? 8'h0 : io_vd_reg[127:120];	// @[Bitwise.scala:77:12, VrgatherEngine.scala:79:61, :192:{22,28}, :196:27, :197:26]
  wire             _T_530 = vrgather16_sew8 & io_update_vs2;	// @[VrgatherEngine.scala:57:36, :203:30]
  wire             _T_481 = _T_530 & ~(io_vd_idx[0]);	// @[VrgatherEngine.scala:203:{30,44,47,54}]
  wire             _T_532 = _T_530 & io_vd_idx[0];	// @[VrgatherEngine.scala:203:{30,54}, :219:44]
  assign io_vrgather_vd =
    {_T_381 ? (vmask_16b[15] | io_vm ? (vrgather_byte_sel_15 >= _GEN_30 & vrgather_byte_sel_15 < _GEN_31 ? _GEN_32[vrgather_byte_sel_15[3:0] - vs2_min[3:0]] : _GEN_48) : io_ma ? 8'hFF : io_old_vd[127:120]) : _T_481 ? (io_first ? io_old_vd[127:120] : io_vd_reg[127:120]) : _T_532 ? (vmask_16b[15] | io_vm ? (vrgather_byte_sel_15 >= _GEN_30 & vrgather_byte_sel_15 < _GEN_31 ? _GEN_32[vrgather_byte_sel_15[3:0] - vs2_min[3:0]] : _GEN_48) : io_ma ? 8'hFF : io_old_vd[127:120]) : io_ma ? 8'hFF : io_old_vd[127:120],
     _T_381 ? (vmask_16b[14] | io_vm ? (vrgather_byte_sel_14 >= _GEN_30 & vrgather_byte_sel_14 < _GEN_31 ? _GEN_32[vrgather_byte_sel_14[3:0] - vs2_min[3:0]] : _GEN_47) : io_ma ? 8'hFF : io_old_vd[119:112]) : _T_481 ? (io_first ? io_old_vd[119:112] : io_vd_reg[119:112]) : _T_532 ? (vmask_16b[14] | io_vm ? (vrgather_byte_sel_14 >= _GEN_30 & vrgather_byte_sel_14 < _GEN_31 ? _GEN_32[vrgather_byte_sel_14[3:0] - vs2_min[3:0]] : _GEN_47) : io_ma ? 8'hFF : io_old_vd[119:112]) : io_ma ? 8'hFF : io_old_vd[119:112],
     _T_381 ? (vmask_16b[13] | io_vm ? (vrgather_byte_sel_13 >= _GEN_30 & vrgather_byte_sel_13 < _GEN_31 ? _GEN_32[vrgather_byte_sel_13[3:0] - vs2_min[3:0]] : _GEN_46) : io_ma ? 8'hFF : io_old_vd[111:104]) : _T_481 ? (io_first ? io_old_vd[111:104] : io_vd_reg[111:104]) : _T_532 ? (vmask_16b[13] | io_vm ? (vrgather_byte_sel_13 >= _GEN_30 & vrgather_byte_sel_13 < _GEN_31 ? _GEN_32[vrgather_byte_sel_13[3:0] - vs2_min[3:0]] : _GEN_46) : io_ma ? 8'hFF : io_old_vd[111:104]) : io_ma ? 8'hFF : io_old_vd[111:104],
     _T_381 ? (vmask_16b[12] | io_vm ? (vrgather_byte_sel_12 >= _GEN_30 & vrgather_byte_sel_12 < _GEN_31 ? _GEN_32[vrgather_byte_sel_12[3:0] - vs2_min[3:0]] : _GEN_45) : io_ma ? 8'hFF : io_old_vd[103:96]) : _T_481 ? (io_first ? io_old_vd[103:96] : io_vd_reg[103:96]) : _T_532 ? (vmask_16b[12] | io_vm ? (vrgather_byte_sel_12 >= _GEN_30 & vrgather_byte_sel_12 < _GEN_31 ? _GEN_32[vrgather_byte_sel_12[3:0] - vs2_min[3:0]] : _GEN_45) : io_ma ? 8'hFF : io_old_vd[103:96]) : io_ma ? 8'hFF : io_old_vd[103:96],
     _T_381 ? (vmask_16b[11] | io_vm ? (vrgather_byte_sel_11 >= _GEN_30 & vrgather_byte_sel_11 < _GEN_31 ? _GEN_32[vrgather_byte_sel_11[3:0] - vs2_min[3:0]] : _GEN_44) : io_ma ? 8'hFF : io_old_vd[95:88]) : _T_481 ? (io_first ? io_old_vd[95:88] : io_vd_reg[95:88]) : _T_532 ? (vmask_16b[11] | io_vm ? (vrgather_byte_sel_11 >= _GEN_30 & vrgather_byte_sel_11 < _GEN_31 ? _GEN_32[vrgather_byte_sel_11[3:0] - vs2_min[3:0]] : _GEN_44) : io_ma ? 8'hFF : io_old_vd[95:88]) : io_ma ? 8'hFF : io_old_vd[95:88],
     _T_381 ? (vmask_16b[10] | io_vm ? (vrgather_byte_sel_10 >= _GEN_30 & vrgather_byte_sel_10 < _GEN_31 ? _GEN_32[vrgather_byte_sel_10[3:0] - vs2_min[3:0]] : _GEN_43) : io_ma ? 8'hFF : io_old_vd[87:80]) : _T_481 ? (io_first ? io_old_vd[87:80] : io_vd_reg[87:80]) : _T_532 ? (vmask_16b[10] | io_vm ? (vrgather_byte_sel_10 >= _GEN_30 & vrgather_byte_sel_10 < _GEN_31 ? _GEN_32[vrgather_byte_sel_10[3:0] - vs2_min[3:0]] : _GEN_43) : io_ma ? 8'hFF : io_old_vd[87:80]) : io_ma ? 8'hFF : io_old_vd[87:80],
     _T_381 ? (vmask_16b[9] | io_vm ? (vrgather_byte_sel_9 >= _GEN_30 & vrgather_byte_sel_9 < _GEN_31 ? _GEN_32[vrgather_byte_sel_9[3:0] - vs2_min[3:0]] : _GEN_42) : io_ma ? 8'hFF : io_old_vd[79:72]) : _T_481 ? (io_first ? io_old_vd[79:72] : io_vd_reg[79:72]) : _T_532 ? (vmask_16b[9] | io_vm ? (vrgather_byte_sel_9 >= _GEN_30 & vrgather_byte_sel_9 < _GEN_31 ? _GEN_32[vrgather_byte_sel_9[3:0] - vs2_min[3:0]] : _GEN_42) : io_ma ? 8'hFF : io_old_vd[79:72]) : io_ma ? 8'hFF : io_old_vd[79:72],
     _T_381 ? (vmask_16b[8] | io_vm ? (vrgather_byte_sel_8 >= _GEN_30 & vrgather_byte_sel_8 < _GEN_31 ? _GEN_32[vrgather_byte_sel_8[3:0] - vs2_min[3:0]] : _GEN_41) : io_ma ? 8'hFF : io_old_vd[71:64]) : _T_481 ? (io_first ? io_old_vd[71:64] : io_vd_reg[71:64]) : _T_532 ? (vmask_16b[8] | io_vm ? (vrgather_byte_sel_8 >= _GEN_30 & vrgather_byte_sel_8 < _GEN_31 ? _GEN_32[vrgather_byte_sel_8[3:0] - vs2_min[3:0]] : _GEN_41) : io_ma ? 8'hFF : io_old_vd[71:64]) : io_ma ? 8'hFF : io_old_vd[71:64],
     _T_381 ? (vmask_16b[7] | io_vm ? (vrgather_byte_sel_7 >= _GEN_30 & vrgather_byte_sel_7 < _GEN_31 ? _GEN_32[vrgather_byte_sel_7[3:0] - vs2_min[3:0]] : _GEN_40) : io_ma ? 8'hFF : io_old_vd[63:56]) : _T_481 ? (vmask_16b[7] | io_vm ? (vrgather_byte_sel_7 >= _GEN_30 & vrgather_byte_sel_7 < _GEN_31 ? _GEN_32[vrgather_byte_sel_7[3:0] - vs2_min[3:0]] : _GEN_40) : io_ma ? 8'hFF : io_old_vd[63:56]) : _T_532 ? io_vd_reg[63:56] : io_ma ? 8'hFF : io_old_vd[63:56],
     _T_381 ? (vmask_16b[6] | io_vm ? (vrgather_byte_sel_6 >= _GEN_30 & vrgather_byte_sel_6 < _GEN_31 ? _GEN_32[vrgather_byte_sel_6[3:0] - vs2_min[3:0]] : _GEN_39) : io_ma ? 8'hFF : io_old_vd[55:48]) : _T_481 ? (vmask_16b[6] | io_vm ? (vrgather_byte_sel_6 >= _GEN_30 & vrgather_byte_sel_6 < _GEN_31 ? _GEN_32[vrgather_byte_sel_6[3:0] - vs2_min[3:0]] : _GEN_39) : io_ma ? 8'hFF : io_old_vd[55:48]) : _T_532 ? io_vd_reg[55:48] : io_ma ? 8'hFF : io_old_vd[55:48],
     _T_381 ? (vmask_16b[5] | io_vm ? (vrgather_byte_sel_5 >= _GEN_30 & vrgather_byte_sel_5 < _GEN_31 ? _GEN_32[vrgather_byte_sel_5[3:0] - vs2_min[3:0]] : _GEN_38) : io_ma ? 8'hFF : io_old_vd[47:40]) : _T_481 ? (vmask_16b[5] | io_vm ? (vrgather_byte_sel_5 >= _GEN_30 & vrgather_byte_sel_5 < _GEN_31 ? _GEN_32[vrgather_byte_sel_5[3:0] - vs2_min[3:0]] : _GEN_38) : io_ma ? 8'hFF : io_old_vd[47:40]) : _T_532 ? io_vd_reg[47:40] : io_ma ? 8'hFF : io_old_vd[47:40],
     _T_381 ? (vmask_16b[4] | io_vm ? (vrgather_byte_sel_4 >= _GEN_30 & vrgather_byte_sel_4 < _GEN_31 ? _GEN_32[vrgather_byte_sel_4[3:0] - vs2_min[3:0]] : _GEN_37) : io_ma ? 8'hFF : io_old_vd[39:32]) : _T_481 ? (vmask_16b[4] | io_vm ? (vrgather_byte_sel_4 >= _GEN_30 & vrgather_byte_sel_4 < _GEN_31 ? _GEN_32[vrgather_byte_sel_4[3:0] - vs2_min[3:0]] : _GEN_37) : io_ma ? 8'hFF : io_old_vd[39:32]) : _T_532 ? io_vd_reg[39:32] : io_ma ? 8'hFF : io_old_vd[39:32],
     _T_381 ? (vmask_16b[3] | io_vm ? (vrgather_byte_sel_3 >= _GEN_30 & vrgather_byte_sel_3 < _GEN_31 ? _GEN_32[vrgather_byte_sel_3[3:0] - vs2_min[3:0]] : _GEN_36) : io_ma ? 8'hFF : io_old_vd[31:24]) : _T_481 ? (vmask_16b[3] | io_vm ? (vrgather_byte_sel_3 >= _GEN_30 & vrgather_byte_sel_3 < _GEN_31 ? _GEN_32[vrgather_byte_sel_3[3:0] - vs2_min[3:0]] : _GEN_36) : io_ma ? 8'hFF : io_old_vd[31:24]) : _T_532 ? io_vd_reg[31:24] : io_ma ? 8'hFF : io_old_vd[31:24],
     _T_381 ? (vmask_16b[2] | io_vm ? (vrgather_byte_sel_2 >= _GEN_30 & vrgather_byte_sel_2 < _GEN_31 ? _GEN_32[vrgather_byte_sel_2[3:0] - vs2_min[3:0]] : _GEN_35) : io_ma ? 8'hFF : io_old_vd[23:16]) : _T_481 ? (vmask_16b[2] | io_vm ? (vrgather_byte_sel_2 >= _GEN_30 & vrgather_byte_sel_2 < _GEN_31 ? _GEN_32[vrgather_byte_sel_2[3:0] - vs2_min[3:0]] : _GEN_35) : io_ma ? 8'hFF : io_old_vd[23:16]) : _T_532 ? io_vd_reg[23:16] : io_ma ? 8'hFF : io_old_vd[23:16],
     _T_381 ? (vmask_16b[1] | io_vm ? (vrgather_byte_sel_1 >= _GEN_30 & vrgather_byte_sel_1 < _GEN_31 ? _GEN_32[vrgather_byte_sel_1[3:0] - vs2_min[3:0]] : _GEN_34) : io_ma ? 8'hFF : io_old_vd[15:8]) : _T_481 ? (vmask_16b[1] | io_vm ? (vrgather_byte_sel_1 >= _GEN_30 & vrgather_byte_sel_1 < _GEN_31 ? _GEN_32[vrgather_byte_sel_1[3:0] - vs2_min[3:0]] : _GEN_34) : io_ma ? 8'hFF : io_old_vd[15:8]) : _T_532 ? io_vd_reg[15:8] : io_ma ? 8'hFF : io_old_vd[15:8],
     _T_381 ? (vmask_16b[0] | io_vm ? (vrgather_byte_sel_0 >= _GEN_30 & vrgather_byte_sel_0 < _GEN_31 ? _GEN_32[vrgather_byte_sel_0[3:0] - vs2_min[3:0]] : _GEN_33) : io_ma ? 8'hFF : io_old_vd[7:0]) : _T_481 ? (vmask_16b[0] | io_vm ? (vrgather_byte_sel_0 >= _GEN_30 & vrgather_byte_sel_0 < _GEN_31 ? _GEN_32[vrgather_byte_sel_0[3:0] - vs2_min[3:0]] : _GEN_33) : io_ma ? 8'hFF : io_old_vd[7:0]) : _T_532 ? io_vd_reg[7:0] : io_ma ? 8'hFF : io_old_vd[7:0]};	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VrgatherEngine.scala:78:61, :79:61, :94:20, :99:{20,26}, :104:24, :106:26, :114:30, :148:24, :150:26, :158:30, :190:{37,52}, :192:{22,28}, :193:{21,32,38}, :194:{36,48,73,85}, :195:{26,60}, :196:27, :197:26, :200:{24,30}, :203:{44,59}, :205:{22,28}, :209:{21,32,38}, :210:{36,48,73,85}, :211:{26,60}, :212:27, :216:{24,30}, :219:{44,58}, :221:22, :225:{21,32,38}, :226:{36,48,73,85}, :227:{26,60}, :228:27, :232:{24,30}]
endmodule

