<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RippleCarryAdder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/ripple_adder_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/ripple_adder_synthesis.v"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ripple_adder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ripple_adder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ripple_adder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ripple_adder.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_adder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ripple_adder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ripple_adder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ripple_adder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ripple_adder_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ripple_adder_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_adder_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ripple_adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ripple_adder_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_adder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1727892847" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1727892847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727895015" xil_pn:in_ck="-2122263783182002145" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1727895015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../rtl/full_adder.v"/>
      <outfile xil_pn:name="../rtl/half_adder.v"/>
      <outfile xil_pn:name="../rtl/rippleCarry.v"/>
      <outfile xil_pn:name="../tb/rippleCarry_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1727892895" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3664111602495242537" xil_pn:start_ts="1727892895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727892895" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2893521352518548619" xil_pn:start_ts="1727892895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727892895" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2111425980371657336" xil_pn:start_ts="1727892895">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727895015" xil_pn:in_ck="-2122263783182002145" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1727895015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../rtl/full_adder.v"/>
      <outfile xil_pn:name="../rtl/half_adder.v"/>
      <outfile xil_pn:name="../rtl/rippleCarry.v"/>
      <outfile xil_pn:name="../tb/rippleCarry_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1727895023" xil_pn:in_ck="-2122263783182002145" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2359712845113139325" xil_pn:start_ts="1727895015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ripple_adder_tb_beh.prj"/>
      <outfile xil_pn:name="ripple_adder_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1727895023" xil_pn:in_ck="1623617663967589327" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8987735933629030496" xil_pn:start_ts="1727895023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ripple_adder_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1727893766" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1727893766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727893766" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4690599183805727264" xil_pn:start_ts="1727893766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727893766" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2111425980371657336" xil_pn:start_ts="1727893766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727893766" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1727893766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727893766" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1291310162854523646" xil_pn:start_ts="1727893766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727893766" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1727893766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727893766" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7322467138308397806" xil_pn:start_ts="1727893766">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727895146" xil_pn:in_ck="233169495243477001" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4846094379175263995" xil_pn:start_ts="1727895075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ripple_adder.lso"/>
      <outfile xil_pn:name="ripple_adder.ngc"/>
      <outfile xil_pn:name="ripple_adder.ngr"/>
      <outfile xil_pn:name="ripple_adder.prj"/>
      <outfile xil_pn:name="ripple_adder.stx"/>
      <outfile xil_pn:name="ripple_adder.syr"/>
      <outfile xil_pn:name="ripple_adder.xst"/>
      <outfile xil_pn:name="ripple_adder_tb_beh.prj"/>
      <outfile xil_pn:name="ripple_adder_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1727894116" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7182290507465861459" xil_pn:start_ts="1727894116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1727894129" xil_pn:in_ck="2047794855453639857" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="7208356905378948319" xil_pn:start_ts="1727894116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/ripple_adder_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/ripple_adder_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
