[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-3847. Wafer maps show 15% yield loss concentrated in a ring pattern 8-12mm from wafer edge. Pattern consistent across 8 wafers.\n\nProcess Context: Wafers processed through ETCH-LAM-07. Recipe: POLY_GATE_STD. Tool at 2,850 RF-hours since last O-ring replacement. Previous lot showed normal yield. Edge etch rate measured 11% higher than center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring seal degradation in etch chamber\n- Tool ETCH-LAM-07 at 2,850 RF-hours exceeds O-ring life limit of 2,500 RF-hours\n- Degraded seal causing plasma leak at chamber edge\n- Edge etch rate 11% higher than center (spec: <5%)\n\n**Contributing Factors**:\n- PM cycle did not include O-ring replacement\n- No FDC alarm configured for edge/center uniformity ratio\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **Replace O-ring**: P/N 839-0127, torque to 15 ft-lbs\n3. **Leak check**: Verify <1 mTorr/min leak rate\n4. **Seasoning**: Run 5-wafer conditioning sequence\n5. **Validation**: Process qual wafer, verify edge/center uniformity <5%\n\n## Prevention Measures\n\n- Add O-ring RF-hour tracking to PM system (replace at 2,500 hrs)\n- Configure FDC alarm for edge/center etch ratio >8%\n- Update PM checklist to include mandatory leak verification\n\n**Severity**: Critical\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect pattern at wafer periphery on lot W2024-4201. Defects located 5-10mm from edge affecting 12 wafers with 22% yield loss. Pattern appeared after scheduled PM.\n\nProcess Context: Tool ETCH-AMAT-03, Recipe: METAL_ETCH_V2. PM completed 48 hours ago including chamber clean but seal was not replaced. Leak rate measured at 1.8 mTorr/min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete PM - chamber seal not replaced\n- Leak rate at 1.8 mTorr/min exceeds spec of <1 mTorr/min\n- PM checklist shows chamber clean completed but O-ring replacement skipped\n- Aged seal allowing atmospheric leak at chamber edge\n\n**Contributing Factors**:\n- PM procedure did not mandate seal replacement\n- Post-PM leak check not performed or result ignored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-03\n2. **Replace seal**: P/N 839-0234, follow torque sequence\n3. **Leak verification**: Must achieve <1 mTorr/min\n4. **Chamber conditioning**: Run 5-wafer seasoning sequence\n5. **Qual run**: Verify edge uniformity <5% on monitor wafer\n\n## Prevention Measures\n\n- Update PM procedure to mandate seal replacement at each PM\n- Add leak check as mandatory hold point before tool release\n- Implement FDC monitoring for chamber pressure stability\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5523, 6-15mm from wafer periphery. 18% yield loss across 10 wafers. Defects show etch depth variation at edge.\n\nProcess Context: ETCH-LAM-12, Recipe: OXIDE_ETCH_01. Plasma confinement ring at 4,200 RF-hours. Edge/center etch rate ratio measured at 1.14 (14% difference).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma confinement ring erosion\n- Confinement ring at 4,200 RF-hours approaching end of life (spec: 3,000-5,000 hrs)\n- Erosion causing non-uniform plasma density at wafer edge\n- 14% edge/center etch rate difference exceeds 5% specification\n\n**Contributing Factors**:\n- No RF-hour tracking implemented for confinement ring\n- Gradual degradation not detected by standard monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-12\n2. **Inspect ring**: Visual inspection for erosion pattern\n3. **Replace confinement ring**: P/N 715-0892\n4. **Chamber seasoning**: 5-wafer conditioning after replacement\n5. **Validation**: 49-point etch uniformity map, target <5%\n\n## Prevention Measures\n\n- Implement RF-hour tracking for confinement ring (replace at 4,000 hrs)\n- Add FDC alarm for edge/center ratio >8%\n- Schedule quarterly ring inspection\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist residue ring pattern detected at wafer edge on lot W2024-2876. Defects 3-8mm from periphery. 9% yield loss on 15 wafers. Issue started after EBR nozzle maintenance.\n\nProcess Context: LITH-TEL-05, Recipe: I-LINE_COAT_STD. EBR nozzle repositioned during maintenance. Current position offset measured at +0.9mm from nominal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle misalignment after maintenance\n- Nozzle position offset +0.9mm exceeds spec of \u00b10.5mm\n- Misalignment causing incomplete edge bead removal\n- Resist residue ring forming at wafer periphery\n\n**Contributing Factors**:\n- Nozzle position not verified after maintenance\n- No automated position check in post-maintenance qualification\n\n## Corrective Actions\n\n1. **Immediate**: Hold LITH-TEL-05 for EBR calibration\n2. **Realign nozzle**: Adjust to nominal position \u00b10.3mm\n3. **Flow verification**: Confirm EBR solvent flow rate per spec\n4. **Test wafer**: Run coat cycle and verify clean edge\n5. **Resume production**: After visual confirmation of clean EBR\n\n## Prevention Measures\n\n- Add nozzle position verification to post-maintenance checklist\n- Implement automated EBR position monitoring\n- Configure alarm for position drift >0.4mm\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6104, showing 25% yield loss. Ring pattern 10-15mm from edge on all 25 wafers. Multiple lots affected on same tool over past 3 days.\n\nProcess Context: ETCH-LAM-03, Recipe: STI_ETCH. Tool at 3,100 RF-hours. Chamber lid seal last replaced 3,200 RF-hours ago. Gradual yield degradation trend observed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber lid seal degradation\n- Lid seal at 3,200 RF-hours significantly exceeds 2,500 RF-hour life limit\n- Progressive seal degradation causing increasing edge non-uniformity\n- Multiple lots affected indicates systematic equipment issue\n\n**Contributing Factors**:\n- RF-hour tracking not linked to seal replacement schedule\n- Gradual degradation masked by lot-to-lot variation\n- 3-day trend not flagged by SPC system\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-03\n2. **Replace lid seal**: P/N 839-0456, full torque sequence\n3. **Inspect chamber**: Check for contamination from degraded seal\n4. **Leak test**: Verify <1 mTorr/min\n5. **Extended seasoning**: 10-wafer conditioning due to extended exposure\n6. **Validation**: Process 3 qual wafers, verify uniformity <5%\n\n## Prevention Measures\n\n- Link RF-hour counter to PM scheduling system\n- Configure SPC for 3-lot rolling average yield monitoring\n- Add seal condition check to weekly PM\n\n**Severity**: Critical\n**Yield Impact**: 25%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defect ring on lot W2024-7782. Pattern at 7-12mm from edge with 14% yield loss. 6 wafers affected. Clamp ring shows visible contamination buildup.\n\nProcess Context: ETCH-AMAT-05, Recipe: POLY_ETCH_HK. Clamp ring not cleaned in last 3 PM cycles. Particle counts elevated at wafer edge zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring contamination buildup\n- Visible contamination on clamp ring surface\n- 3 PM cycles without clamp ring cleaning\n- Contamination causing localized plasma disturbance at edge\n- Elevated particle counts confirm contamination source\n\n**Contributing Factors**:\n- Clamp ring cleaning not included in standard PM\n- No visual inspection requirement in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-05\n2. **Remove clamp ring**: Inspect and document contamination\n3. **Clean or replace**: If buildup >0.5mm, replace P/N 716-0334\n4. **Chamber clean**: IPA wipe of chamber surfaces\n5. **Seasoning**: 5-wafer conditioning sequence\n6. **Particle check**: Run particle wafer, verify <0.1 particles/cm\u00b2\n\n## Prevention Measures\n\n- Add clamp ring cleaning to every PM cycle\n- Include visual inspection in PM checklist with photo documentation\n- Configure particle monitoring at edge zone\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects at 5-8mm from wafer edge on lot W2024-8934. Yield loss 11% across 9 wafers. Pattern only appears on wafers processed in Chamber B.\n\nProcess Context: ETCH-LAM-09 (dual chamber). Recipe: CONTACT_ETCH. Chamber A yield normal. Chamber B O-ring at 2,680 RF-hours. Last chamber match performed 2 weeks ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber B O-ring degradation causing chamber mismatch\n- Chamber B O-ring at 2,680 RF-hours exceeds 2,500 RF-hour limit\n- Chamber A yield normal confirms Chamber B specific issue\n- Chamber-to-chamber mismatch developed since last matching\n\n**Contributing Factors**:\n- Chambers on different O-ring replacement schedules\n- Chamber matching procedure doesn't include seal age verification\n\n## Corrective Actions\n\n1. **Immediate**: Disable Chamber B, route to Chamber A only\n2. **Replace O-ring**: Chamber B, P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min for Chamber B\n4. **Seasoning**: 5-wafer conditioning on Chamber B\n5. **Chamber match**: Run matching wafers on both chambers\n6. **Validation**: Verify <2% chamber-to-chamber variation\n\n## Prevention Measures\n\n- Synchronize O-ring replacement schedule across chambers\n- Add seal age check to chamber matching procedure\n- Configure FDC to monitor chamber-to-chamber delta\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring etch non-uniformity on lot W2024-1156. 19% yield loss with defects 6-14mm from edge. Pattern consistent on 14 wafers. Tool recently moved from Fab 1 to Fab 2.\n\nProcess Context: ETCH-TEL-02, Recipe: GATE_ETCH_ADV. Tool relocated 1 week ago. Gas line connections remade during move. He leak check shows 2.3 mTorr/min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas line connection leak after tool relocation\n- He leak check at 2.3 mTorr/min exceeds spec of <1 mTorr/min\n- Gas fitting connections not properly sealed during reinstallation\n- Leak at edge causing non-uniform plasma distribution\n\n**Contributing Factors**:\n- Post-relocation qualification did not include full leak check\n- Gas line fittings may have been damaged during move\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-02\n2. **Leak detection**: He sniffer test on all gas connections\n3. **Repair fittings**: Replace damaged VCR gaskets P/N 412-0089\n4. **Re-torque**: All gas fittings to vendor spec\n5. **Full leak check**: Must achieve <1 mTorr/min\n6. **Requalification**: Full tool qual per relocation procedure\n\n## Prevention Measures\n\n- Update relocation procedure to require full leak certification\n- Add gas fitting inspection to post-move checklist\n- Implement 72-hour monitoring period after tool relocation\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-3302, yield loss 8%. Defects concentrated 4-7mm from edge on 5 wafers. Issue appeared after resist change to new vendor lot.\n\nProcess Context: LITH-TEL-08, Recipe: DUV_COAT_248. New resist lot RESIST-2024-0892 introduced yesterday. EBR solvent unchanged. Edge bead width measured 1.2mm wider than spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist viscosity variation in new vendor lot\n- New resist lot causing wider edge bead formation\n- Edge bead 1.2mm wider than specification\n- EBR parameters optimized for previous resist lot viscosity\n\n**Contributing Factors**:\n- No incoming QC viscosity verification for new resist lot\n- EBR parameters not adjusted for resist lot change\n\n## Corrective Actions\n\n1. **Immediate**: Hold lot, quarantine remaining resist\n2. **Viscosity check**: Verify resist lot viscosity vs. spec\n3. **EBR adjustment**: If viscosity in spec, adjust EBR timing +0.5s\n4. **Test wafer**: Verify edge bead width within spec\n5. **Disposition**: Rework affected wafers if possible\n\n## Prevention Measures\n\n- Implement incoming viscosity check for all resist lots\n- Create resist lot qualification wafer requirement\n- Add edge bead width to inline monitoring\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped particle defects at wafer edge on lot W2024-4598. 16% yield loss with particles concentrated 8-13mm from edge. 11 wafers affected. Particles appear metallic under SEM.\n\nProcess Context: ETCH-LAM-15, Recipe: METAL_ETCH_CU. Chamber liner at 5,200 RF-hours. Last liner replacement at tool install 14 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner degradation and flaking\n- Chamber liner at 5,200 RF-hours exceeds 5,000 RF-hour life limit\n- Metallic particles from degraded liner surface\n- Particles preferentially depositing at wafer edge due to gas flow pattern\n\n**Contributing Factors**:\n- Liner replacement not scheduled since tool install\n- No RF-hour tracking for liner component\n- SEM confirms metallic composition matching liner material\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-15\n2. **Replace liner**: P/N 718-0567, full liner kit\n3. **Chamber clean**: Wet clean all chamber surfaces\n4. **Particle verification**: Run particle wafer <0.05 particles/cm\u00b2\n5. **Extended seasoning**: 10-wafer conditioning after liner change\n6. **Qual wafers**: 3 wafers to verify particle and uniformity spec\n\n## Prevention Measures\n\n- Implement liner RF-hour tracking (replace at 5,000 hrs)\n- Add liner inspection to quarterly PM\n- Configure particle count trending with SPC limits\n\n**Severity**: Critical\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-5871. Defects at 10-15mm from edge showing 13% yield loss. 7 wafers affected. Pattern correlates with RF power fluctuation logged in FDC.\n\nProcess Context: ETCH-AMAT-08, Recipe: SPACER_ETCH. FDC shows RF power variation of \u00b18% at edge zone. RF match network tuned 6 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network drift causing edge power non-uniformity\n- RF power variation \u00b18% exceeds \u00b13% specification\n- Match network capacitor drift after 6 months\n- Edge zone receiving inconsistent plasma energy\n\n**Contributing Factors**:\n- No periodic RF match verification in PM schedule\n- FDC alarm threshold set too high to catch \u00b18% variation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-08\n2. **RF diagnostics**: Run match network characterization\n3. **Retune match**: Adjust to manufacturer specification\n4. **Replace capacitors**: If drift >10%, replace P/N 923-0445\n5. **Validation**: Verify RF uniformity <\u00b13% across wafer\n6. **Process qual**: Run uniformity wafer to confirm\n\n## Prevention Measures\n\n- Add quarterly RF match network verification to PM\n- Reduce FDC alarm threshold to \u00b15% RF variation\n- Implement trending for RF match parameters\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defect pattern on lot W2024-6729. 21% yield loss with ring at 5-9mm from periphery. Defects appeared suddenly mid-lot at wafer 13 of 25.\n\nProcess Context: ETCH-LAM-04, Recipe: HARDMASK_ETCH. No recent PM. Wafers 1-12 normal yield. Chamber pressure spike logged at wafer 13 process start.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sudden seal failure causing pressure excursion\n- Chamber pressure spike at wafer 13 indicates acute seal failure\n- Wafers 1-12 normal confirms sudden onset failure\n- Edge-ring pattern consistent with pressure leak at seal location\n\n**Contributing Factors**:\n- Seal may have reached end of life without RF-hour tracking\n- Pressure spike not configured as tool-down alarm\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-04\n2. **Quarantine**: Hold wafers 13-25 for disposition review\n3. **Seal inspection**: Identify failed seal, likely chamber door or lid\n4. **Replace seals**: All chamber seals P/N 839-0127, 839-0234\n5. **Leak check**: Full system leak test <1 mTorr/min\n6. **Seasoning**: 5-wafer conditioning sequence\n\n## Prevention Measures\n\n- Configure pressure spike as immediate tool-down alarm\n- Implement seal RF-hour tracking\n- Add predictive pressure stability monitoring\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-7845. Yield loss 10% with defects 6-11mm from edge. 8 wafers affected. Night shift production only.\n\nProcess Context: ETCH-LAM-06, Recipe: VIA_ETCH. Day shift yield normal on same tool. Night shift started using backup gas cabinet after primary cabinet PM. Gas purity certification pending.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backup gas cabinet contamination\n- Night shift using uncertified backup gas cabinet\n- Gas purity may be compromised causing edge etch variation\n- Day shift on primary cabinet shows normal yield\n\n**Contributing Factors**:\n- Backup cabinet released without purity certification\n- Shift-specific gas routing not documented in traveler\n\n## Corrective Actions\n\n1. **Immediate**: Switch to primary gas cabinet\n2. **Gas analysis**: Sample backup cabinet gas purity\n3. **Purge lines**: Full purge of backup cabinet supply lines\n4. **Certification**: Do not use backup until purity certified\n5. **Wafer review**: Evaluate affected wafers for rework potential\n\n## Prevention Measures\n\n- Require purity certification before any gas cabinet use\n- Add gas source tracking to wafer traveler\n- Implement gas purity monitoring at point of use\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects at wafer edge on lot W2024-8562. 17% yield loss with pattern 7-12mm from edge. 12 wafers affected. Issue only on Recipe A, Recipe B on same tool normal.\n\nProcess Context: ETCH-AMAT-02, Recipe A: HIGH_AR_ETCH, Recipe B: LOW_AR_ETCH. Recipe A uses higher RF bias power. Edge ring shows asymmetric wear pattern on inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge ring wear\n- High RF bias in Recipe A accelerating edge ring erosion\n- Asymmetric wear causing non-uniform plasma at edge\n- Recipe B lower bias not triggering same wear pattern\n\n**Contributing Factors**:\n- Edge ring wear rate not characterized per recipe type\n- Single RF-hour limit applied regardless of recipe intensity\n\n## Corrective Actions\n\n1. **Immediate**: Suspend Recipe A processing\n2. **Inspect edge ring**: Document wear pattern and depth\n3. **Replace edge ring**: P/N 715-0234 (high-bias rated)\n4. **Recipe-specific tracking**: Implement weighted RF-hour system\n5. **Validation**: Process Recipe A qual wafers, verify uniformity <5%\n\n## Prevention Measures\n\n- Implement recipe-weighted RF-hour tracking\n- Use high-bias rated edge ring for Recipe A\n- Add recipe-specific PM intervals based on plasma intensity\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-9234. 12% yield loss with defects 4-8mm from edge. 6 wafers affected. Pattern appeared after chamber ceramic replacement.\n\nProcess Context: ETCH-TEL-07, Recipe: SHALLOW_TRENCH. New ceramic dome P/N 721-0456 installed 3 days ago. Only 2 seasoning wafers run post-install vs. standard 5.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient seasoning after ceramic dome replacement\n- Only 2 seasoning wafers run vs. required 5 minimum\n- New ceramic dome outgassing affecting edge plasma chemistry\n- Insufficient conditioning layer on new dome surface\n\n**Contributing Factors**:\n- PM procedure deviation - seasoning count reduced\n- Production pressure to release tool quickly\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-07\n2. **Additional seasoning**: Run 8 more seasoning wafers\n3. **Particle check**: Verify particles <0.1/cm\u00b2 after seasoning\n4. **Uniformity test**: 49-point map to verify <5% variation\n5. **Release**: Only after full qualification complete\n\n## Prevention Measures\n\n- Implement hard interlock for minimum seasoning count\n- Add ceramic replacement to enhanced PM category\n- Document seasoning requirements in work instruction\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-0187. 7% yield loss at 5-10mm from edge. 4 wafers affected. Temperature uniformity data shows edge 4\u00b0C cooler than center.\n\nProcess Context: ETCH-LAM-11, Recipe: NITRIDE_ETCH. ESC heater zone 3 (edge zone) reading lower than setpoint. Issue intermittent over past week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC edge heater zone degradation\n- Edge zone 4\u00b0C below setpoint exceeds \u00b12\u00b0C spec\n- Heater zone 3 showing intermittent performance\n- Temperature non-uniformity causing etch rate variation at edge\n\n**Contributing Factors**:\n- Heater intermittent fault not caught by FDC averaging\n- Edge zone heater approaching end of life\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-11\n2. **Heater diagnostics**: Test zone 3 heater resistance\n3. **Replace heater**: If out of spec, ESC heater P/N 814-0923\n4. **Calibration**: Full ESC temperature calibration\n5. **Validation**: Verify temperature uniformity \u00b12\u00b0C\n\n## Prevention Measures\n\n- Configure FDC for real-time zone temperature monitoring (not averaged)\n- Add heater resistance check to monthly PM\n- Implement predictive heater life tracking\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-1298. Yield loss 24% with defects 8-14mm from edge. All 20 wafers in lot affected. Correlation found with MFC drift on edge gas injection.\n\nProcess Context: ETCH-AMAT-09, Recipe: DEEP_TRENCH. Edge MFC showing 7% flow variation from setpoint. MFC calibration last performed 8 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge gas MFC calibration drift\n- Edge zone MFC 7% off setpoint exceeds \u00b13% specification\n- 8 months since last calibration (spec: 6 months)\n- Non-uniform gas delivery at edge affecting etch profile\n\n**Contributing Factors**:\n- MFC calibration schedule not enforced\n- FDC flow verification tolerance too wide\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-09\n2. **MFC calibration**: Full calibration of edge zone MFC\n3. **Replace if needed**: If drift >10%, replace MFC P/N 614-0789\n4. **Flow verification**: All zones within \u00b12% of setpoint\n5. **Process qual**: Uniformity verification wafer\n\n## Prevention Measures\n\n- Enforce 6-month MFC calibration schedule\n- Reduce FDC flow tolerance to \u00b13%\n- Add MFC drift trending to weekly review\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects at 6-10mm from edge on lot W2024-2345. 15% yield loss on 9 wafers. Pattern more pronounced on left side of wafer (asymmetric).\n\nProcess Context: ETCH-LAM-08, Recipe: POLY_RECESS. Asymmetric pattern suggests directional gas flow issue. Showerhead last cleaned 4 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Partial showerhead blockage causing asymmetric flow\n- Asymmetric edge pattern indicates directional gas delivery issue\n- Showerhead holes partially blocked on one side\n- 4 months since cleaning (typical interval: 3 months for this recipe)\n\n**Contributing Factors**:\n- Showerhead cleaning interval exceeded\n- No gas flow uniformity monitoring configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Remove showerhead**: Inspect hole pattern for blockage\n3. **Ultrasonic clean**: Clean in appropriate solvent\n4. **Hole verification**: Check all holes clear with flow test\n5. **Reinstall**: Verify gas uniformity with monitor wafer\n\n## Prevention Measures\n\n- Reduce showerhead cleaning interval to 3 months\n- Add asymmetry detection to wafer map analysis\n- Implement gas flow uniformity verification quarterly\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3456, 11% yield loss. Ring at 5-9mm from edge. 7 wafers affected. Issue started after tool software upgrade.\n\nProcess Context: ETCH-AMAT-04, Recipe: CONTACT_ETCH_V3. Software upgraded from v4.2 to v4.5 last week. Recipe parameters show edge bias offset changed from default.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Software upgrade altered recipe edge parameters\n- Recipe parameter migration changed edge bias offset\n- v4.5 uses different default for edge compensation\n- Edge bias now incorrect for this specific recipe\n\n**Contributing Factors**:\n- Recipe parameter verification not performed post-upgrade\n- Software change management did not flag recipe impact\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing on ETCH-AMAT-04\n2. **Parameter review**: Compare v4.2 vs v4.5 recipe parameters\n3. **Restore settings**: Set edge bias offset to pre-upgrade value\n4. **Test wafer**: Verify uniformity with corrected parameters\n5. **Audit recipes**: Check all recipes for parameter changes\n\n## Prevention Measures\n\n- Implement recipe parameter snapshot before software upgrades\n- Add recipe verification to software upgrade checklist\n- Require process engineering sign-off on software changes\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4567. 20% yield loss with defects 7-13mm from edge. 15 wafers affected. High humidity day in fab (62% RH vs. 45% spec).\n\nProcess Context: ETCH-LAM-14, Recipe: OXIDE_SPACER. Tool located near air handling unit. Chamber moisture sensor reading elevated. Fab HVAC under repair.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Elevated fab humidity affecting chamber conditions\n- Fab humidity at 62% significantly exceeds 45% specification\n- Moisture ingress into chamber affecting plasma chemistry\n- Edge zone more susceptible due to seal exposure\n\n**Contributing Factors**:\n- HVAC system under repair\n- Tool near AHU receiving higher moisture load\n- Chamber moisture monitoring not triggering tool lockout\n\n## Corrective Actions\n\n1. **Immediate**: Tool down until fab humidity restored\n2. **Chamber purge**: Extended N2 purge to remove moisture\n3. **Verify humidity**: Confirm fab <45% RH before restart\n4. **Seasoning**: Extra seasoning wafers after purge\n5. **Monitor**: Continuous humidity monitoring during HVAC repair\n\n## Prevention Measures\n\n- Add humidity interlock to tool (lockout >50% RH)\n- Install local humidity sensor at tool location\n- Coordinate HVAC maintenance with production schedule\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5678. 9% yield loss at 4-8mm from edge. 5 wafers affected. Pattern matches chuck exclusion zone boundary.\n\nProcess Context: ETCH-TEL-03, Recipe: METAL_HARD_MASK. ESC exclusion zone set to 4mm. Recent recipe optimization changed process pressure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC exclusion zone mismatch with process conditions\n- Recipe pressure change altered plasma edge behavior\n- Current 4mm exclusion zone insufficient for new conditions\n- Defects align with exclusion zone boundary\n\n**Contributing Factors**:\n- Recipe change did not include edge parameter review\n- Exclusion zone not optimized for pressure change\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing for parameter review\n2. **Exclusion zone adjustment**: Increase to 5mm for new pressure\n3. **Edge bias review**: Verify edge compensation parameters\n4. **Test wafer**: Confirm defect pattern eliminated\n5. **Recipe update**: Document new exclusion zone in recipe\n\n## Prevention Measures\n\n- Include edge parameters in recipe change checklist\n- Add exclusion zone optimization to process development\n- Document pressure-exclusion zone relationship\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6789. 18% yield loss with ring at 9-14mm from edge. 11 wafers affected. Issue correlates with specific wafer carrier type.\n\nProcess Context: ETCH-LAM-10, Recipe: FIN_ETCH. Wafers from Carrier Type A (new) affected. Carrier Type B (standard) wafers on same tool normal. Type A has different contact point geometry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New carrier contact point causing edge damage\n- Type A carrier has different wafer contact geometry\n- Contact points creating stress at edge affecting etch\n- Type B standard carrier not causing issue\n\n**Contributing Factors**:\n- New carrier type not qualified for this process\n- Carrier contact point spec not reviewed before use\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine Type A carriers\n2. **Carrier inspection**: Compare contact geometry A vs B\n3. **Wafer inspection**: Check for contact marks on affected wafers\n4. **Qualification**: Full carrier qual required before reuse\n5. **Disposition**: Review affected lot for rework potential\n\n## Prevention Measures\n\n- Require carrier qualification before production use\n- Document approved carrier types per process\n- Add carrier type tracking to wafer traveler\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7890. 14% yield loss with ring at 6-11mm from edge. 8 wafers affected. Defects show chemical residue signature under EDX analysis.\n\nProcess Context: ETCH-AMAT-06, Recipe: DUAL_DAMASCENE. Chamber last wet cleaned 1,200 RF-hours ago. Polymer buildup visible on chamber walls during inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber polymer buildup causing edge contamination\n- 1,200 RF-hours since wet clean (typical limit: 1,000 hrs)\n- Polymer flaking from walls depositing on wafer edge\n- EDX confirms polymer residue chemical signature\n\n**Contributing Factors**:\n- Wet clean interval exceeded\n- Polymer buildup inspection not in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-06\n2. **Wet clean**: Full chamber wet clean procedure\n3. **Wall inspection**: Verify polymer removal complete\n4. **Seasoning**: 10-wafer conditioning after clean\n5. **Particle check**: <0.05 particles/cm\u00b2 before release\n\n## Prevention Measures\n\n- Reduce wet clean interval to 1,000 RF-hours\n- Add chamber wall inspection to weekly PM\n- Implement polymer buildup visual check\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8901. 23% yield loss at 5-12mm from edge. 16 wafers affected across 2 consecutive lots. Ground strap resistance elevated.\n\nProcess Context: ETCH-LAM-02, Recipe: HIGH_K_ETCH. Ground strap resistance measured 2.4 ohms vs. 0.5 ohm spec. Ground strap corroded at connection point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ground strap corrosion causing RF grounding issue\n- Ground resistance 2.4 ohms significantly exceeds 0.5 ohm spec\n- Poor grounding causing plasma instability at edge\n- Corrosion at ground strap connection point\n\n**Contributing Factors**:\n- Ground strap not included in regular PM inspection\n- Process chemistry corrosive to ground strap material\n- 2 consecutive lots affected indicates progressive degradation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-02\n2. **Replace ground strap**: P/N 925-0167 (corrosion-resistant type)\n3. **Clean connections**: Remove corrosion from mating surfaces\n4. **Verify resistance**: Must achieve <0.5 ohms\n5. **RF stability check**: Verify plasma uniformity\n\n## Prevention Measures\n\n- Add ground strap resistance to monthly PM\n- Upgrade to corrosion-resistant ground strap material\n- Configure FDC for RF reflected power trending\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9012. 6% yield loss at 4-7mm from edge. 3 wafers affected. Minor pattern appearing at end of tool maintenance window.\n\nProcess Context: ETCH-TEL-09, Recipe: GATE_LAST. Tool approaching scheduled PM at 2,450 RF-hours. Current O-ring at 2,480 RF-hours. Yield gradually declining over last 50 hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring approaching end of life - predictable degradation\n- O-ring at 2,480 RF-hours approaching 2,500 limit\n- Gradual yield decline indicates progressive seal degradation\n- Early warning signs of impending failure\n\n**Contributing Factors**:\n- PM window too wide, allowing degradation before action\n- No predictive maintenance alarm before limit\n\n## Corrective Actions\n\n1. **Immediate**: Schedule PM within 24 hours\n2. **Monitor**: Continue production with enhanced monitoring\n3. **Replace O-ring**: P/N 839-0127 during PM\n4. **Leak check**: Verify <1 mTorr/min post-PM\n5. **Trend review**: Document degradation curve for prediction\n\n## Prevention Measures\n\n- Implement warning alarm at 2,300 RF-hours (200 hr buffer)\n- Add yield trending to PM trigger criteria\n- Create predictive maintenance model for seals\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0234. 16% yield loss at 8-13mm from edge. 10 wafers affected. Pattern started after tool matching with ETCH-LAM-17.\n\nProcess Context: ETCH-LAM-16, Recipe: STI_LINER. Tool matched with ETCH-LAM-17 last week. Post-match qualification showed 3% chamber difference. Spec requires <2%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Failed tool matching - chamber difference out of spec\n- 3% chamber-to-chamber variation exceeds 2% specification\n- Tool released despite failing match criteria\n- Edge uniformity difference between chambers causing defects\n\n**Contributing Factors**:\n- Match spec deviation not properly escalated\n- Production pressure to release tool despite marginal match\n\n## Corrective Actions\n\n1. **Immediate**: Hold ETCH-LAM-16 for rematch\n2. **Root cause match failure**: Identify parameter causing delta\n3. **Parameter adjustment**: Tune edge parameters to match LAM-17\n4. **Rematch verification**: Must achieve <2% variation\n5. **Qual wafers**: Both tools to verify match quality\n\n## Prevention Measures\n\n- Implement hard interlock for match spec violations\n- Require engineering sign-off for match deviations\n- Add edge uniformity to match criteria\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1345. 19% yield loss at 5-10mm from edge. 13 wafers affected. Throttle valve showing erratic behavior in FDC data.\n\nProcess Context: ETCH-AMAT-07, Recipe: CONTACT_OPEN. Throttle valve position oscillating \u00b15% during process. Valve at 18,000 cycles (life spec: 20,000 cycles).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Throttle valve wear causing pressure instability\n- Valve at 18,000 cycles approaching 20,000 cycle life limit\n- Position oscillation \u00b15% indicates mechanical wear\n- Pressure instability affecting edge plasma uniformity\n\n**Contributing Factors**:\n- Valve approaching end of life without replacement\n- FDC oscillation alarm threshold too permissive\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-07\n2. **Replace throttle valve**: P/N 623-0456\n3. **Position calibration**: Calibrate new valve\n4. **Pressure stability test**: Verify <\u00b11% variation\n5. **Process qual**: Confirm uniformity <5%\n\n## Prevention Measures\n\n- Implement cycle counting with 90% life warning\n- Reduce position oscillation alarm to \u00b12%\n- Add valve replacement to predictive maintenance\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2456. 8% yield loss at 6-9mm from edge. 4 wafers affected. Wafers were edge-gripped during prior handling step.\n\nProcess Context: HANDLER-BROOKS-05 feeds ETCH-LAM-05. Edge grip pressure recently increased for stability. Grip marks visible on affected wafers at edge defect locations.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler edge grip damage from excessive pressure\n- Edge grip pressure increased beyond specification\n- Grip marks correlating with edge defect locations\n- Physical damage affecting subsequent etch uniformity\n\n**Contributing Factors**:\n- Grip pressure adjustment not coordinated with process\n- Handler parameter change not documented in change control\n\n## Corrective Actions\n\n1. **Immediate**: Hold HANDLER-BROOKS-05\n2. **Reduce grip pressure**: Return to original specification\n3. **Inspect grippers**: Check for contamination or damage\n4. **Test wafers**: Verify no grip marks with new setting\n5. **Coordinate**: Inform downstream process of change\n\n## Prevention Measures\n\n- Add handler parameters to change control system\n- Implement grip pressure monitoring\n- Document handler-process interaction effects\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3567. 22% yield loss at 7-14mm from edge. 17 wafers affected. Quartz window showing discoloration at edge zone.\n\nProcess Context: ETCH-LAM-13, Recipe: ETCH_STOP. Quartz window at 4,800 RF-hours (spec: 5,000 hrs). OES readings showing degraded signal quality at wafer edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz window degradation affecting endpoint detection\n- Window at 4,800 RF-hours approaching 5,000 limit\n- Edge zone discoloration blocking OES signal\n- Degraded endpoint detection causing edge over-etch\n\n**Contributing Factors**:\n- Window degradation not detected by OES signal quality check\n- Visual inspection not part of PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-13\n2. **Replace window**: P/N 727-0234\n3. **OES calibration**: Full system calibration post-replacement\n4. **Signal verification**: Confirm uniform OES across wafer\n5. **Process qual**: Verify endpoint accuracy\n\n## Prevention Measures\n\n- Add window visual inspection to weekly PM\n- Implement OES signal quality trending by zone\n- Configure alarm for OES signal degradation\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4678. 13% yield loss at 5-11mm from edge. 8 wafers affected. Pattern correlates with electrostatic chuck voltage instability.\n\nProcess Context: ETCH-TEL-04, Recipe: LOGIC_ETCH. ESC voltage showing \u00b112% variation (spec: \u00b13%). ESC at 2 years service life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC voltage instability from power supply degradation\n- ESC voltage variation \u00b112% far exceeds \u00b13% specification\n- 2-year service life indicates possible power supply aging\n- Voltage instability causing inconsistent wafer clamping at edge\n\n**Contributing Factors**:\n- ESC power supply not included in PM schedule\n- FDC alarm threshold for voltage too permissive\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-04\n2. **Diagnose power supply**: Check ESC HV supply capacitors\n3. **Replace supply**: If degraded, P/N 814-0567\n4. **Calibration**: Full ESC voltage calibration\n5. **Verify**: Voltage stability within \u00b13%\n\n## Prevention Measures\n\n- Add ESC power supply to annual PM\n- Reduce voltage variation alarm to \u00b15%\n- Implement ESC voltage trending\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5789. 10% yield loss at 4-9mm from edge. 6 wafers affected. Backside helium pressure showing edge zone variation.\n\nProcess Context: ETCH-AMAT-10, Recipe: BEOL_ETCH. Backside He pressure at edge 15% lower than center. ESC backside pattern may have blockage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside channel blockage at edge zone\n- Edge He pressure 15% low indicates partial blockage\n- Blocked channels causing poor thermal contact at edge\n- Temperature non-uniformity affecting edge etch rate\n\n**Contributing Factors**:\n- ESC backside channel inspection not in PM\n- Particle or debris accumulation in channels\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-10\n2. **ESC inspection**: Check backside channels for blockage\n3. **Clean channels**: Purge with N2, inspect with borescope\n4. **Verify flow**: Confirm uniform He distribution\n5. **Temperature check**: Verify edge/center thermal uniformity\n\n## Prevention Measures\n\n- Add ESC channel inspection to quarterly PM\n- Implement zone-based He pressure monitoring\n- Configure alarm for zone pressure differential >5%\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6890. 26% yield loss at 6-15mm from edge. 20 wafers affected across full lot. Chamber experienced unplanned down during lot processing.\n\nProcess Context: ETCH-LAM-01, Recipe: PREMIUM_GATE. Unplanned tool down for 4 hours mid-lot due to interlock trip. Chamber idle without N2 purge. Humidity may have entered chamber.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber moisture contamination during unplanned downtime\n- 4-hour idle without N2 purge allowed moisture ingress\n- Interlock trip prevented normal idle procedure\n- Edge seals more susceptible to moisture entry\n- Full lot affected post-restart\n\n**Contributing Factors**:\n- Interlock trip disabled automatic N2 purge\n- No chamber recovery procedure for unplanned downs\n\n## Corrective Actions\n\n1. **Immediate**: Extended tool down for chamber recovery\n2. **Bake out**: Run chamber bake-out cycle at elevated temp\n3. **Moisture check**: Verify RGA shows <1 ppm H2O\n4. **Extended seasoning**: 15+ wafers post-bake\n5. **Qual verification**: Multiple qual wafers before production\n\n## Prevention Measures\n\n- Implement automatic N2 purge on interlock trip\n- Create chamber recovery procedure for unplanned downs\n- Add RGA moisture monitoring to restart qualification\n\n**Severity**: Critical\n**Yield Impact**: 26%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7901. 11% yield loss at 5-8mm from edge. 7 wafers affected. Lower electrode showing wear pattern at edge zone.\n\nProcess Context: ETCH-TEL-06, Recipe: FIN_REVEAL. Lower electrode at 6,500 RF-hours (spec: 7,000 hrs). Visual inspection shows erosion pattern at wafer edge contact area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lower electrode edge erosion approaching end of life\n- Electrode at 6,500 RF-hours showing visible erosion\n- Edge contact area degraded affecting plasma coupling\n- Progressive degradation causing increasing edge non-uniformity\n\n**Contributing Factors**:\n- Electrode replacement buffer too small (500 hrs remaining)\n- Visual inspection not triggered until symptoms appeared\n\n## Corrective Actions\n\n1. **Schedule**: Plan electrode replacement in next maintenance window\n2. **Interim monitoring**: Enhanced edge uniformity monitoring\n3. **Replace electrode**: P/N 728-0901 at next PM\n4. **Full conditioning**: 10-wafer seasoning post-replacement\n5. **Qual verification**: Edge uniformity <5%\n\n## Prevention Measures\n\n- Increase replacement buffer to 1,000 RF-hours\n- Add electrode visual inspection to monthly PM\n- Implement predictive replacement based on erosion rate\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8012. 17% yield loss at 7-12mm from edge. 12 wafers affected. RF reflected power elevated at process start.\n\nProcess Context: ETCH-LAM-03, Recipe: SPACER_PULL. RF reflected power 18% at ignition (spec: <10%). Match network auto-tune struggling to converge at edge frequencies.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network unable to optimize edge coupling\n- 18% reflected power indicates poor plasma coupling\n- Auto-tune unable to converge suggests match network limitation\n- Edge zone receiving inconsistent RF energy\n\n**Contributing Factors**:\n- Match network capacitor range may be insufficient\n- Recipe RF parameters at edge of match capability\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-03\n2. **Match diagnostics**: Check capacitor positions and range\n3. **Replace capacitors**: If at limit, P/N 923-0456\n4. **Manual tune**: Optimize starting position for this recipe\n5. **Verify**: Reflected power <10% at ignition\n\n## Prevention Measures\n\n- Add match position monitoring to FDC\n- Configure alarm for reflected power >12%\n- Document recipe RF requirements vs. match capability\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9123. 7% yield loss at 4-6mm from edge. 4 wafers affected. Defects align with wafer notch orientation.\n\nProcess Context: ETCH-AMAT-01, Recipe: LINER_ETCH. Notch-aligned defects suggest pre-etch damage or alignment issue. Wafer handler notch finder recently serviced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder contact causing edge damage\n- Defects aligned with notch indicate notch finder issue\n- Recent service may have misaligned contact mechanism\n- Physical contact creating stress points affecting etch\n\n**Contributing Factors**:\n- Post-service qualification did not check for contact marks\n- Notch finder contact pressure may be excessive\n\n## Corrective Actions\n\n1. **Immediate**: Check notch finder alignment and pressure\n2. **Inspect mechanism**: Verify contact point condition\n3. **Adjust pressure**: Reduce to minimum required for detection\n4. **Alignment check**: Verify \u00b10.1\u00b0 specification\n5. **Test wafers**: Confirm no contact marks post-adjustment\n\n## Prevention Measures\n\n- Add contact mark inspection to post-service qual\n- Include notch finder pressure in PM checklist\n- Implement wafer edge inspection at notch zone\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0345. 15% yield loss at 8-14mm from edge. 9 wafers affected. Issue isolated to single process chamber on cluster tool.\n\nProcess Context: ETCH-AMAT-11 (4-chamber cluster). Only Chamber C showing defects. Chamber C O-ring at 2,700 RF-hours. Other chambers at 1,500-2,000 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber C O-ring exceeding life limit\n- Chamber C at 2,700 RF-hours exceeds 2,500 RF-hour spec\n- Other chambers (1,500-2,000 hrs) showing normal yield\n- Clear chamber-specific correlation confirms root cause\n\n**Contributing Factors**:\n- Cluster tool chambers on different PM schedules\n- Chamber C replacement cycle out of sync\n\n## Corrective Actions\n\n1. **Immediate**: Disable Chamber C routing\n2. **Replace O-ring**: Chamber C only, P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min\n4. **Seasoning**: 5-wafer conditioning\n5. **Chamber match**: Verify Chamber C matches A, B, D\n\n## Prevention Measures\n\n- Synchronize O-ring replacement across all chambers\n- Implement per-chamber RF-hour tracking dashboard\n- Configure FDC for chamber-to-chamber comparison\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1456. 21% yield loss at 6-13mm from edge. 14 wafers affected. Endpoint showed inconsistent timing at wafer edge region.\n\nProcess Context: ETCH-TEL-01, Recipe: VIA_OPEN_ADV. OES endpoint delay at edge zone averaging 3.2 seconds vs. 0.5 second spec. Possible endpoint algorithm issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES endpoint detection algorithm edge zone failure\n- Endpoint edge zone delay 3.2s far exceeds 0.5s spec\n- Algorithm not properly detecting edge signal change\n- Extended etch time at edge causing over-etch defects\n\n**Contributing Factors**:\n- Endpoint algorithm edge weighting incorrect\n- OES signal-to-noise at edge may be degraded\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-01\n2. **Algorithm review**: Check edge zone weighting factors\n3. **OES signal check**: Verify edge zone S/N ratio\n4. **Recalibrate**: Update endpoint algorithm parameters\n5. **Validation**: Process test wafer with endpoint logging\n\n## Prevention Measures\n\n- Add endpoint timing SPC by wafer zone\n- Implement zone-specific endpoint monitoring\n- Configure alarm for edge endpoint delay >1s\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2567. 12% yield loss at 5-10mm from edge. 7 wafers affected. Susceptor rotation showing jerky motion at certain angles.\n\nProcess Context: ETCH-LAM-18, Recipe: HKMG_ETCH. Susceptor rotation motor showing position error spikes. Motor at 3 years service (typical life: 5 years).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor rotation motor bearing wear\n- Position error spikes indicate bearing degradation\n- Jerky rotation causing non-uniform plasma exposure at edge\n- 3-year motor showing early wear signs\n\n**Contributing Factors**:\n- Motor bearings not included in PM inspection\n- Position error not configured as FDC alarm\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-18\n2. **Motor diagnostics**: Check bearing condition and position accuracy\n3. **Replace motor**: If bearing worn, P/N 634-0789\n4. **Calibrate**: Full rotation calibration post-replacement\n5. **Verify**: Smooth rotation with no position errors\n\n## Prevention Measures\n\n- Add motor position error to FDC monitoring\n- Include motor diagnostics in annual PM\n- Implement vibration monitoring for bearing health\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3678. 9% yield loss at 4-7mm from edge. 5 wafers affected. Focus ring showing arc damage marks.\n\nProcess Context: ETCH-AMAT-12, Recipe: METAL_CUT. Focus ring at 3,800 RF-hours. Arc marks visible at 3 locations on ring surface.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus ring arcing causing localized plasma disturbance\n- Arc marks indicate electrical discharge on ring surface\n- Arcing disrupting edge plasma uniformity\n- Ring surface degradation enabling arc formation\n\n**Contributing Factors**:\n- Ring at 3,800 RF-hours in typical 3,000-5,000 range\n- Surface condition degraded enough to enable arcing\n- RF coupling to ring may be compromised\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-12\n2. **Inspect ring**: Document arc damage locations\n3. **Replace ring**: P/N 715-0567 (arc marks = replacement required)\n4. **Chamber inspection**: Check for arc damage elsewhere\n5. **Seasoning**: 5-wafer conditioning post-replacement\n\n## Prevention Measures\n\n- Add visual ring inspection to weekly PM\n- Implement RF arc detection in FDC\n- Replace ring at first sign of surface degradation\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4789. 18% yield loss at 7-13mm from edge. 11 wafers affected. Gas distribution plate temperature elevated by 15\u00b0C.\n\nProcess Context: ETCH-LAM-19, Recipe: SOI_ETCH. Gas plate temp at 65\u00b0C vs. 50\u00b0C setpoint. Cooling water flow rate reduced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate gas plate cooling causing thermal non-uniformity\n- Gas plate 15\u00b0C above setpoint indicates cooling failure\n- Reduced cooling water flow insufficient for heat removal\n- Thermal gradient affecting edge gas distribution\n\n**Contributing Factors**:\n- Cooling water system issue not detected by FDC\n- Gas plate temperature alarm threshold too high\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-19\n2. **Check cooling**: Verify cooling water flow and pressure\n3. **Clear blockage**: If flow restricted, flush cooling lines\n4. **Verify temperature**: Gas plate must reach 50\u00b0C setpoint\n5. **Process qual**: Verify edge uniformity after repair\n\n## Prevention Measures\n\n- Add cooling water flow monitoring to FDC\n- Reduce temperature alarm to +5\u00b0C above setpoint\n- Implement cooling system preventive maintenance\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5890. 14% yield loss at 6-11mm from edge. 8 wafers affected. Issue started after process gas supplier change.\n\nProcess Context: ETCH-TEL-08, Recipe: CONTACT_CD. New gas supplier started 2 weeks ago. Gas purity certification shows same spec as previous supplier. Edge etch rate 8% higher than historical.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas supplier change affecting process chemistry\n- New supplier gas causing different etch behavior despite same purity spec\n- Edge etch rate 8% higher than historical baseline\n- Subtle gas composition difference affecting edge plasma\n\n**Contributing Factors**:\n- Supplier qualification did not include edge uniformity test\n- Purity spec may not capture all relevant impurities\n\n## Corrective Actions\n\n1. **Immediate**: Hold for gas investigation\n2. **Gas analysis**: Compare detailed composition old vs. new supplier\n3. **Test both**: Run qual wafers with both gas sources\n4. **Recipe adjust**: If gas acceptable, tune edge parameters\n5. **Document**: Update supplier qualification requirements\n\n## Prevention Measures\n\n- Require full process qualification for supplier changes\n- Add trace impurity analysis to gas specs\n- Include edge uniformity in supplier qualification\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6901. 20% yield loss at 5-12mm from edge. 13 wafers affected. Wafer lift mechanism showing position drift.\n\nProcess Context: ETCH-AMAT-13, Recipe: HARD_MASK_OPEN. Lift pin position drifting 0.8mm from nominal during cycle. Recent pneumatic system maintenance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lift pin position drift after pneumatic maintenance\n- 0.8mm position drift indicates pneumatic calibration issue\n- Drift causing wafer seating variation at edge\n- Poor seating affecting edge plasma coupling\n\n**Contributing Factors**:\n- Pneumatic system not recalibrated after maintenance\n- Position verification not in post-maintenance checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-13\n2. **Recalibrate**: Full lift pin position calibration\n3. **Verify pneumatics**: Check regulator settings post-maintenance\n4. **Position check**: Verify lift position within \u00b10.2mm\n5. **Wafer seating test**: Confirm uniform contact\n\n## Prevention Measures\n\n- Add position calibration to pneumatic maintenance procedure\n- Implement lift position monitoring in FDC\n- Configure alarm for position drift >0.3mm\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7012. 8% yield loss at 4-8mm from edge. 4 wafers affected. Minor ring pattern appearing only on high-aspect-ratio features.\n\nProcess Context: ETCH-LAM-20, Recipe: DEEP_VIA_ETCH. High AR features at edge showing incomplete etch. Standard features at same location normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ion angular distribution inadequate for high AR\n- High aspect ratio features require more directional ions\n- Edge zone ion angle distribution too broad\n- Standard features not affected due to lower AR requirement\n\n**Contributing Factors**:\n- Recipe edge parameters not optimized for high AR\n- Edge bias may be insufficient for AR requirements\n\n## Corrective Actions\n\n1. **Immediate**: Hold high AR lots on this tool\n2. **Recipe review**: Evaluate edge bias for high AR process\n3. **Parameter adjust**: Increase edge bias by 10-15%\n4. **Test wafer**: Verify high AR etch at edge zone\n5. **Optimize**: Fine-tune for best edge/center balance\n\n## Prevention Measures\n\n- Include high AR test structures in edge qualification\n- Document AR-specific edge parameter requirements\n- Create AR-optimized recipe variants\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8123. 16% yield loss at 6-12mm from edge. 10 wafers affected. Chuck DC bias showing 200V offset from setpoint.\n\nProcess Context: ETCH-TEL-10, Recipe: POLY_GATE_TRIM. DC bias at 1200V vs. 1000V setpoint. HV power supply calibration last done 14 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HV power supply calibration drift\n- DC bias 200V (20%) above setpoint indicates calibration drift\n- 14 months since calibration exceeds typical 12-month interval\n- Excessive bias affecting edge etch profile\n\n**Contributing Factors**:\n- Calibration schedule not enforced\n- FDC bias monitoring tolerance too wide\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-10\n2. **Calibrate HV supply**: Full calibration to manufacturer spec\n3. **Verify bias**: Must be within \u00b13% of setpoint\n4. **Check components**: If calibration fails, replace HV module P/N 815-0234\n5. **Process qual**: Verify etch profile post-calibration\n\n## Prevention Measures\n\n- Enforce 12-month HV calibration schedule\n- Reduce FDC bias tolerance to \u00b15%\n- Add calibration due date tracking to PM system\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9234. 11% yield loss at 5-9mm from edge. 6 wafers affected. Upper electrode gap measurement out of specification.\n\nProcess Context: ETCH-LAM-21, Recipe: DIELECTRIC_ETCH. Electrode gap at 14mm vs. 12mm spec. Gap setting changed after last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Electrode gap misconfigured after PM\n- Gap 14mm vs. 12mm spec (2mm deviation)\n- Increased gap affecting edge plasma density\n- PM procedure did not verify gap setting\n\n**Contributing Factors**:\n- Gap verification not in PM checklist\n- Post-PM qualification did not catch gap error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-21\n2. **Adjust gap**: Set to 12mm specification\n3. **Verify**: Gap measurement at multiple positions\n4. **Process qual**: Verify uniformity at correct gap\n5. **Review PM**: Audit PM procedure for gap step\n\n## Prevention Measures\n\n- Add gap verification to PM checklist with sign-off\n- Include gap measurement in post-PM qualification\n- Configure FDC for plasma parameters affected by gap\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0456. 19% yield loss at 7-14mm from edge. 12 wafers affected. Chamber showing evidence of prior arcing event.\n\nProcess Context: ETCH-AMAT-14, Recipe: TUNGSTEN_ETCH. Arc damage visible on chamber wall near edge zone. Process interlock tripped 3 days ago but tool was reset without investigation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unresolved arcing event causing chamber damage\n- Arc damage on chamber wall disrupting edge plasma\n- Interlock trip 3 days ago was arcing event\n- Tool reset without root cause investigation\n\n**Contributing Factors**:\n- Interlock reset without proper investigation\n- Arc damage inspection not performed after trip\n- Production pressure led to premature restart\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-14 for full inspection\n2. **Damage assessment**: Document all arc damage locations\n3. **Replace components**: Any arc-damaged parts must be replaced\n4. **Root cause**: Identify arc source (particle, gas, hardware)\n5. **Full qualification**: Complete tool requalification after repair\n\n## Prevention Measures\n\n- Require investigation for any interlock trip before reset\n- Implement arc detection with mandatory inspection\n- No tool restart after interlock without engineering sign-off\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1567. 13% yield loss at 4-10mm from edge. 8 wafers affected. Plasma uniformity test shows 7% edge deviation.\n\nProcess Context: ETCH-TEL-11, Recipe: SRAM_ETCH. 49-point uniformity test shows edge deviation 7% vs. 5% spec. No recent hardware changes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Progressive edge uniformity drift without clear hardware cause\n- 7% edge deviation exceeds 5% specification\n- No recent hardware changes suggests gradual degradation\n- Multiple components may have cumulative drift\n\n**Contributing Factors**:\n- Lack of regular uniformity monitoring allowed drift\n- No baseline trending to detect gradual changes\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing for systematic review\n2. **Component check**: Inspect edge-affecting components (ring, seals, gas)\n3. **RF verification**: Check edge RF coupling parameters\n4. **Tuning**: Adjust edge compensation parameters\n5. **Requalify**: Verify uniformity <5% after adjustment\n\n## Prevention Measures\n\n- Implement weekly uniformity monitor wafer\n- Configure SPC for uniformity trending\n- Set warning limit at 4% to catch drift early\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2678. 10% yield loss at 5-8mm from edge. 5 wafers affected. Gas purge line showing intermittent flow restriction.\n\nProcess Context: ETCH-LAM-22, Recipe: ISOLATION_ETCH. Chamber purge N2 flow intermittently drops to 60% of setpoint. Purge line filter last changed 8 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Purge line filter partial blockage\n- N2 purge flow drops to 60% intermittently\n- 8-month-old filter likely partially clogged\n- Inadequate purge allowing contaminants at edge zone\n\n**Contributing Factors**:\n- Filter change interval not defined in PM\n- Flow monitoring not configured for intermittent drops\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-22\n2. **Replace filter**: Purge line filter P/N 534-0123\n3. **Verify flow**: Confirm 100% N2 flow stable\n4. **Purge system**: Extended purge after filter change\n5. **Process qual**: Verify edge uniformity\n\n## Prevention Measures\n\n- Add purge line filter to 6-month PM\n- Configure FDC for flow drop detection\n- Implement flow trending with SPC limits\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3789. 22% yield loss at 6-14mm from edge. 15 wafers affected. Two different recipes run on same tool showing same issue.\n\nProcess Context: ETCH-AMAT-15, Recipes: GATE_A and GATE_B both affected. Hardware issue suspected since multiple recipes impacted. RF hour counter showing 2,600 hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hardware degradation affecting all recipes\n- Multiple recipes affected confirms hardware issue\n- RF hour counter at 2,600 hours exceeds O-ring life (2,500 hrs)\n- Recipe-independent pattern points to chamber seal or edge ring\n\n**Contributing Factors**:\n- RF hour tracking not linked to PM trigger\n- Common failure mode across recipes not immediately flagged\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-15 for full PM\n2. **Replace seals**: All O-rings P/N 839-0127, 839-0234\n3. **Inspect edge ring**: Replace if erosion visible P/N 715-0345\n4. **Leak check**: Verify <1 mTorr/min\n5. **Qualify both recipes**: Verify edge uniformity on both\n\n## Prevention Measures\n\n- Implement automatic PM trigger at 2,400 RF-hours\n- Configure cross-recipe yield monitoring\n- Flag multi-recipe failures as hardware priority\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4890. 8% yield loss at 4-7mm from edge. 4 wafers affected. Slit valve not fully seating during process.\n\nProcess Context: ETCH-TEL-12, Recipe: BACKEND_ETCH. Slit valve sensor showing incomplete close. Valve cycle count at 85,000 (spec: 100,000 life).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slit valve wear causing incomplete seal\n- Valve at 85,000 cycles approaching 100,000 life limit\n- Incomplete seal allowing minor leak at valve location\n- Leak affecting edge plasma at valve side of chamber\n\n**Contributing Factors**:\n- Valve life approaching limit without proactive replacement\n- Incomplete close sensor may have tolerance issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-12\n2. **Inspect valve**: Check seal surface and mechanism\n3. **Replace valve**: P/N 623-0789 (proactive at 85% life)\n4. **Sensor calibration**: Verify close sensor accuracy\n5. **Leak check**: Confirm <1 mTorr/min with new valve\n\n## Prevention Measures\n\n- Replace slit valve at 80,000 cycles (80% life)\n- Add valve cycle counting to PM dashboard\n- Configure close sensor for tighter tolerance\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5901. 15% yield loss at 6-11mm from edge. 9 wafers affected. Process abort occurred on 2 wafers due to endpoint failure.\n\nProcess Context: ETCH-LAM-23, Recipe: CONTACT_MAIN. Endpoint failed on wafers 7 and 15. OES signal saturated at edge wavelength. Optical window contaminated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES optical window contamination\n- Contaminated window causing signal saturation\n- Edge wavelength particularly affected due to contamination pattern\n- Endpoint failure leading to over-etch at edge\n- Two process aborts from complete endpoint loss\n\n**Contributing Factors**:\n- Window cleaning not in regular PM\n- OES signal quality not trended\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-23\n2. **Clean window**: IPA clean of OES optical window\n3. **If damaged**: Replace window P/N 727-0567\n4. **OES calibration**: Full system calibration after cleaning\n5. **Signal verification**: Confirm clean signal across all wavelengths\n\n## Prevention Measures\n\n- Add OES window cleaning to monthly PM\n- Implement OES signal quality trending\n- Configure alarm for signal approaching saturation\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6012. 17% yield loss at 5-12mm from edge. 11 wafers affected. Wafer temperature during process 8\u00b0C below setpoint.\n\nProcess Context: ETCH-AMAT-16, Recipe: HIGH_TEMP_ETCH. Wafer temp at 52\u00b0C vs. 60\u00b0C setpoint. ESC heater drawing normal power but He backside flow elevated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive He backside cooling overwhelming heater\n- He flow elevated causing over-cooling\n- Heater at full power unable to compensate\n- Edge zone more affected due to He distribution pattern\n- 8\u00b0C below setpoint significantly impacts etch rate\n\n**Contributing Factors**:\n- He flow control not properly tracking temperature\n- Flow increase may be from MFC drift or setpoint error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-16\n2. **Check He MFC**: Verify flow setpoint and actual flow\n3. **Calibrate MFC**: If drifted, recalibrate or replace P/N 614-0456\n4. **Temperature verify**: Confirm wafer reaches 60\u00b0C setpoint\n5. **Process qual**: Verify edge uniformity at correct temperature\n\n## Prevention Measures\n\n- Implement closed-loop He flow control with temperature\n- Add temperature deviation alarm at \u00b13\u00b0C\n- Include He flow verification in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7123. 6% yield loss at 4-6mm from edge. 3 wafers affected. Very minor pattern at extreme wafer edge.\n\nProcess Context: ETCH-TEL-13, Recipe: TRIM_ETCH. Edge exclusion currently set to 3mm. Product requires 2mm edge exclusion for die at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exclusion zone configuration mismatch\n- Tool edge exclusion at 3mm but product requires 2mm\n- Dies at 2-3mm from edge being impacted by edge effects\n- Recipe/product specification mismatch\n\n**Contributing Factors**:\n- Product edge exclusion requirement not communicated to process\n- Standard recipe template uses 3mm default\n\n## Corrective Actions\n\n1. **Immediate**: Review product edge exclusion requirement\n2. **Recipe update**: Adjust edge exclusion to 2mm if process capable\n3. **Edge optimization**: Tune edge parameters for 2mm exclusion\n4. **Qualification**: Full edge die qualification at 2mm setting\n5. **Document**: Update recipe to match product spec\n\n## Prevention Measures\n\n- Include edge exclusion in product-to-process handoff\n- Create product-specific recipe variants for edge requirements\n- Add edge exclusion verification to recipe release\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8234. 24% yield loss at 7-15mm from edge. 18 wafers affected. Power supply showing voltage ripple on DC bias.\n\nProcess Context: ETCH-LAM-24, Recipe: CRITICAL_GATE. DC bias ripple at 8% peak-to-peak vs. 2% spec. Power supply capacitor bank suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DC power supply capacitor degradation\n- 8% voltage ripple far exceeds 2% specification\n- Capacitor bank degradation causing poor filtering\n- Ripple creating pulsed plasma affecting edge uniformity\n\n**Contributing Factors**:\n- Power supply capacitors not in PM schedule\n- Ripple monitoring not configured in FDC\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-24\n2. **Power supply diagnostics**: Check capacitor ESR values\n3. **Replace capacitor bank**: P/N 925-0567\n4. **Verify ripple**: Must achieve <2% peak-to-peak\n5. **Process qual**: Critical gate recipe qualification\n\n## Prevention Measures\n\n- Add power supply diagnostics to annual PM\n- Configure FDC for voltage ripple monitoring\n- Set alarm at 3% ripple for early warning\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9345. 12% yield loss at 5-10mm from edge. 7 wafers affected. Tool showing different behavior on day shift vs. night shift.\n\nProcess Context: ETCH-AMAT-17, Recipe: STANDARD_OXIDE. Day shift yield normal (97%). Night shift yield degraded (85%). Same recipe, same tool, different operators.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator procedure variation between shifts\n- Significant yield difference between shifts on same tool/recipe\n- Day shift following standard procedures\n- Night shift may have procedure deviation\n\n**Contributing Factors**:\n- Procedure documentation may be ambiguous\n- Night shift training or supervision difference\n- Possible unapproved parameter adjustment\n\n## Corrective Actions\n\n1. **Immediate**: Shadow night shift operation\n2. **Procedure audit**: Compare actual practice vs. documented procedure\n3. **Training review**: Verify night shift qualification current\n4. **Parameter check**: Audit any manual adjustments made\n5. **Standardize**: Ensure identical practice across shifts\n\n## Prevention Measures\n\n- Implement operator action logging\n- Reduce manual adjustment options where possible\n- Cross-shift communication and procedure reviews\n- Regular procedure compliance audits\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0567. 14% yield loss at 6-12mm from edge. 8 wafers affected. Chamber pressure baseline shifted 3 mTorr higher than historical.\n\nProcess Context: ETCH-TEL-14, Recipe: VIA_ETCH_ADV. Base pressure at 8 mTorr vs. 5 mTorr historical. Turbo pump approaching 40,000 hours runtime.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Turbo pump performance degradation\n- Base pressure 3 mTorr above historical indicates pump degradation\n- 40,000 hours runtime suggests bearing or rotor wear\n- Elevated base pressure affecting edge zone vacuum quality\n\n**Contributing Factors**:\n- Turbo pump runtime not tracked for replacement\n- Base pressure trending not configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-14\n2. **Pump diagnostics**: Check speed, vibration, temperature\n3. **Replace turbo**: If degraded, P/N 634-0123\n4. **Verify base pressure**: Must achieve <5 mTorr\n5. **System leak check**: Confirm no other leak sources\n\n## Prevention Measures\n\n- Implement turbo pump runtime tracking\n- Replace at 35,000 hours proactively\n- Add base pressure to daily monitoring checklist\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1678. 9% yield loss at 4-8mm from edge. 5 wafers affected. Pattern shows slight rotation relative to notch.\n\nProcess Context: ETCH-LAM-25, Recipe: LINER_STRIP. Edge pattern rotated ~5\u00b0 from expected notch alignment. Pre-aligner showing minor calibration drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-aligner calibration drift\n- ~5\u00b0 rotation from expected alignment indicates pre-aligner issue\n- Calibration drift causing wafer misposition on chuck\n- Edge pattern rotation confirms alignment source\n\n**Contributing Factors**:\n- Pre-aligner calibration check not in regular PM\n- Drift developed gradually without detection\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-25\n2. **Pre-aligner calibration**: Full alignment verification\n3. **Adjust**: Correct to \u00b10.1\u00b0 specification\n4. **Verify**: Run test wafers to confirm alignment\n5. **Chuck inspection**: Ensure no secondary positioning issue\n\n## Prevention Measures\n\n- Add pre-aligner calibration to monthly PM\n- Implement alignment verification wafer weekly\n- Configure FDC for notch position monitoring\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2789. 18% yield loss at 5-13mm from edge. 12 wafers affected. Fab power fluctuation event logged during processing.\n\nProcess Context: ETCH-AMAT-18, Recipe: GATE_CRITICAL. Facility power dip of 8% for 0.5 seconds during lot processing. UPS did not fully compensate. Tool continued processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility power fluctuation affecting process\n- 8% power dip for 0.5 seconds during processing\n- UPS compensation insufficient for duration\n- RF power disruption causing edge plasma instability\n- Tool continued without abort, processing affected wafers\n\n**Contributing Factors**:\n- UPS capacity may be insufficient for this tool\n- Power dip did not trigger process abort\n- Facility power quality event\n\n## Corrective Actions\n\n1. **Immediate**: Review all wafers processed during event\n2. **Disposition**: Likely scrap affected wafers\n3. **UPS review**: Verify UPS capacity for tool requirements\n4. **Abort configuration**: Add power quality abort trigger\n5. **Coordinate**: Report to facilities for power quality investigation\n\n## Prevention Measures\n\n- Upgrade UPS if capacity insufficient\n- Configure process abort for power dip >5%\n- Add power quality monitoring to tool FDC\n- Coordinate with facilities on power stability\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3890. 11% yield loss at 6-10mm from edge. 6 wafers affected. Recipe step time showing 15% variation from wafer to wafer.\n\nProcess Context: ETCH-TEL-15, Recipe: SPACER_TRIM. Endpoint-controlled step showing 15% time variation vs. 5% spec. OES signal noise elevated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES signal noise causing erratic endpoint detection\n- 15% step time variation far exceeds 5% specification\n- Elevated OES noise causing inconsistent endpoint triggers\n- Variable etch times affecting edge uniformity\n\n**Contributing Factors**:\n- OES system signal quality degraded\n- Endpoint algorithm sensitivity to noise\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-15\n2. **OES diagnostics**: Check detector, window, fiber optic\n3. **Clean/replace**: Optical components as needed\n4. **Signal verification**: Confirm S/N ratio within spec\n5. **Endpoint validation**: Verify <5% time variation\n\n## Prevention Measures\n\n- Add OES signal quality to FDC monitoring\n- Implement endpoint time SPC trending\n- Configure alarm for time variation >7%\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4901. 7% yield loss at 4-7mm from edge. 3 wafers affected. First lot after extended tool idle (72 hours).\n\nProcess Context: ETCH-LAM-26, Recipe: OXIDE_MAIN. Tool idle 72 hours for holiday weekend. Standard 3-wafer seasoning run before production. No other lots affected after first lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient seasoning after extended idle\n- 72-hour idle requires more than standard 3-wafer seasoning\n- Extended idle allows moisture absorption and surface changes\n- First lot absorbed conditioning, subsequent lots normal\n\n**Contributing Factors**:\n- Seasoning wafer count not scaled for idle duration\n- No extended-idle procedure defined\n\n## Corrective Actions\n\n1. **Immediate**: Affected lot already processed, review for rework\n2. **No additional action**: Tool now conditioned, running normally\n3. **Document**: Record idle duration and yield impact\n4. **Procedure update**: Define extended idle seasoning requirements\n\n## Prevention Measures\n\n- Create idle-duration-based seasoning matrix:\n  - <24 hrs: 3 wafers\n  - 24-48 hrs: 5 wafers  \n  - >48 hrs: 10 wafers\n- Implement automatic seasoning adjustment based on idle time\n- Add first-lot-after-idle yield monitoring\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-5012. 20% yield loss at 7-14mm from edge. 14 wafers affected. Chamber showing evidence of process kit mismatch.\n\nProcess Context: ETCH-AMAT-19, Recipe: PREMIUM_ETCH. Wrong edge ring installed during last PM - 200mm ring in 300mm chamber. Ring P/N mismatch discovered during troubleshooting.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong process kit component installed\n- 200mm edge ring installed in 300mm chamber\n- Significant geometry mismatch affecting edge plasma\n- PM procedure error - wrong part used\n\n**Contributing Factors**:\n- Part verification not performed during PM\n- Similar part numbers for different wafer sizes\n- Post-PM qualification did not catch issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-19\n2. **Replace ring**: Install correct 300mm ring P/N 715-0300\n3. **Verify all parts**: Audit all process kit components\n4. **Leak check**: Full system verification\n5. **Requalification**: Complete tool qualification\n\n## Prevention Measures\n\n- Implement barcode verification for process kit parts\n- Add part number verification step to PM procedure\n- Color-code parts by wafer size\n- Require second-person verification for critical parts\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-6123. 13% yield loss at 5-11mm from edge. 8 wafers affected. Process gas showing moisture contamination on RGA.\n\nProcess Context: ETCH-TEL-16, Recipe: NITRIDE_MAIN. RGA shows H2O peak 10x above baseline. Gas cylinder changed 2 days ago. New cylinder from different batch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture contamination in new gas cylinder\n- RGA shows 10x H2O above baseline\n- New cylinder batch may have moisture contamination\n- Moisture affecting edge plasma chemistry\n\n**Contributing Factors**:\n- Incoming gas not tested before connection\n- Different batch may have different purity\n- No RGA baseline check after cylinder change\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-16\n2. **Replace cylinder**: Use cylinder from known-good batch\n3. **Purge lines**: Extended purge to remove moisture\n4. **RGA verification**: Confirm H2O returns to baseline\n5. **Quarantine**: Hold suspect cylinder batch for testing\n\n## Prevention Measures\n\n- Implement incoming gas purity verification\n- Require RGA check after every cylinder change\n- Track gas batch numbers in process records\n- Configure RGA moisture alarm\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-7234. 16% yield loss at 6-12mm from edge. 10 wafers affected. Bias RF showing forward/reflected power imbalance.\n\nProcess Context: ETCH-LAM-27, Recipe: DUAL_FREQ_ETCH. Bias RF forward 1000W but reflected 180W (18%) vs. spec <10%. RF cable connector suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF cable connector degradation\n- 18% reflected power far exceeds 10% specification\n- Forward/reflected imbalance indicates impedance mismatch\n- Connector degradation or loose connection likely cause\n- Edge zone particularly sensitive to RF delivery issues\n\n**Contributing Factors**:\n- RF cable connectors not in regular PM inspection\n- Reflected power alarm threshold too high\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-27\n2. **Inspect connectors**: Check all RF cable connections\n3. **Re-torque or replace**: Connectors showing wear P/N 925-0789\n4. **RF verification**: Confirm reflected power <10%\n5. **Process qual**: Verify edge uniformity\n\n## Prevention Measures\n\n- Add RF connector inspection to quarterly PM\n- Reduce reflected power alarm to 12%\n- Implement reflected power trending\n- Use torque-indicating connectors\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8345. 10% yield loss at 4-9mm from edge. 6 wafers affected. Load lock showing pressure instability during wafer transfer.\n\nProcess Context: ETCH-AMAT-20, Recipe: BACKEND_VIA. Load lock pressure spikes during transfer cycle. Roughing pump showing reduced pumping speed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock roughing pump degradation\n- Pressure instability during transfer indicates pump issue\n- Reduced pumping speed causing incomplete evacuation\n- Residual atmosphere entering process chamber at edge\n\n**Contributing Factors**:\n- Roughing pump performance not monitored\n- Load lock pressure stability not in FDC\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-20\n2. **Pump diagnostics**: Check roughing pump performance\n3. **Service pump**: Oil change, check valves, or replace P/N 634-0456\n4. **Verify pressure**: Load lock must reach base pressure <50 mTorr\n5. **Transfer test**: Confirm stable pressure during transfer\n\n## Prevention Measures\n\n- Add roughing pump to annual service schedule\n- Monitor load lock pump-down time\n- Configure alarm for pressure spike during transfer\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-9456. 15% yield loss at 5-11mm from edge. 9 wafers affected. Chamber seasoning film showing delamination at edge zone.\n\nProcess Context: ETCH-TEL-17, Recipe: OXIDE_STI. Visual inspection shows seasoning film peeling at chamber edge. Film deposited 800 RF-hours ago. Particles correlate with edge defect locations.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasoning film delamination causing particle contamination\n- Seasoning film at 800 RF-hours showing edge delamination\n- Flaking film generating particles at wafer edge\n- Particle locations correlate with defect pattern\n\n**Contributing Factors**:\n- Seasoning film life not characterized for this process\n- No visual inspection of film condition in PM\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-17\n2. **Wet clean**: Full chamber wet clean to remove all film\n3. **Inspect**: Verify all delaminated material removed\n4. **Re-season**: Fresh seasoning cycle (10+ wafers)\n5. **Particle check**: Verify <0.05 particles/cm\u00b2 before release\n\n## Prevention Measures\n\n- Establish seasoning film life limit (suggest 600 RF-hours)\n- Add film visual inspection to weekly PM\n- Implement particle trending to detect delamination onset\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0678. 21% yield loss at 6-14mm from edge. 15 wafers affected. All wafers from single FOUP showing issue, other FOUPs on same tool normal.\n\nProcess Context: ETCH-LAM-28, Recipe: GATE_STACK. FOUP-3892 wafers affected. FOUP-3891 and FOUP-3893 processed on same tool show normal yield. FOUP-3892 recently returned from external repair.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP contamination from external repair\n- Single FOUP issue rules out tool as root cause\n- FOUP-3892 recently returned from external repair\n- Repair process may have introduced contamination\n- Contamination causing edge defects on wafers in this FOUP\n\n**Contributing Factors**:\n- No FOUP qualification after external repair\n- Incoming FOUP inspection not performed\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-3892\n2. **Inspect FOUP**: Full visual and particle inspection\n3. **Clean or scrap**: Based on contamination type and level\n4. **Wafer disposition**: Review affected wafers for rework\n5. **Audit repair vendor**: Review repair process quality\n\n## Prevention Measures\n\n- Require FOUP qualification after any external service\n- Implement incoming inspection for repaired FOUPs\n- Run test wafers in returned FOUPs before production\n- Track FOUP service history\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1789. 8% yield loss at 4-7mm from edge. 4 wafers affected. Issue only on 150mm recipe, 200mm recipe on same tool normal.\n\nProcess Context: ETCH-AMAT-21 (multi-size capable). 150mm Recipe: LEGACY_OXIDE affected. 200mm Recipe: STD_OXIDE normal. 150mm adapter ring at 1,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: 150mm adapter ring wear\n- 150mm recipe affected while 200mm normal confirms adapter issue\n- Adapter ring at 1,800 RF-hours showing wear\n- Adapter-specific edge effect not present for native 200mm\n\n**Contributing Factors**:\n- Adapter ring tracked separately from main chamber components\n- Lower 150mm volume means less frequent inspection\n\n## Corrective Actions\n\n1. **Immediate**: Suspend 150mm processing\n2. **Inspect adapter**: Check 150mm adapter ring condition\n3. **Replace adapter ring**: P/N 715-0150 if wear visible\n4. **150mm qualification**: Qual wafers after replacement\n5. **200mm unaffected**: Can continue 200mm processing\n\n## Prevention Measures\n\n- Track adapter ring RF-hours separately\n- Include adapter inspection when running 150mm product\n- Establish adapter ring life limit\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2890. 19% yield loss at 5-13mm from edge. 13 wafers affected. Source RF power showing pulsing behavior not in recipe.\n\nProcess Context: ETCH-TEL-18, Recipe: HKMG_GATE. Source RF showing 5Hz pulsing at 20% amplitude. Recipe specifies continuous RF. RF generator showing fault history.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF generator intermittent fault causing unintended pulsing\n- 5Hz pulsing not specified in continuous RF recipe\n- 20% amplitude variation severely impacts edge plasma\n- Generator fault history indicates degrading component\n\n**Contributing Factors**:\n- RF fault history not reviewed before lot start\n- Pulsing behavior not detected by FDC continuous mode check\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-18\n2. **Generator diagnostics**: Full RF generator testing\n3. **Repair/replace**: Based on fault diagnosis P/N 925-0234\n4. **Verify**: Confirm stable continuous RF output\n5. **Process qual**: Critical recipe verification\n\n## Prevention Measures\n\n- Review tool fault history before production lots\n- Add RF stability monitoring to FDC (detect pulsing)\n- Implement RF generator health trending\n- Configure alarm for unexpected RF modulation\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3901. 12% yield loss at 6-10mm from edge. 7 wafers affected. Chamber isolation valve not fully opening during process.\n\nProcess Context: ETCH-LAM-29, Recipe: CONTACT_OPEN. Isolation valve showing 92% open vs. 100% spec. Valve at 45,000 cycles. Conductance restriction affecting edge gas flow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber isolation valve partial obstruction\n- Valve only 92% open vs. 100% specification\n- 45,000 cycles indicates valve wear\n- Partial restriction affecting edge zone gas conductance\n\n**Contributing Factors**:\n- Valve position monitoring not precise enough\n- Cycle count not tracked for replacement\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-29\n2. **Inspect valve**: Check for debris or wear\n3. **Clean or replace**: Valve P/N 623-0234\n4. **Verify position**: Must achieve 100% open\n5. **Flow verification**: Confirm gas conductance restored\n\n## Prevention Measures\n\n- Implement valve cycle counting\n- Replace at 40,000 cycles proactively\n- Add high-resolution valve position monitoring\n- Configure alarm for valve position <98%\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-4012. 14% yield loss at 5-11mm from edge. 8 wafers affected. Optical fiber for OES showing degraded transmission.\n\nProcess Context: ETCH-AMAT-22, Recipe: POLY_TRIM. OES signal strength 40% of baseline. Optical fiber at 3 years age. Fiber tip showing discoloration from plasma exposure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES optical fiber degradation\n- Signal strength at 40% of baseline severely degraded\n- 3-year fiber showing plasma exposure damage\n- Degraded signal causing endpoint detection issues at edge\n- Fiber tip discoloration confirms plasma damage\n\n**Contributing Factors**:\n- Optical fiber life not defined in PM schedule\n- Signal strength trending not implemented\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-22\n2. **Replace fiber**: P/N 727-0890 OES fiber assembly\n3. **OES calibration**: Full system calibration\n4. **Signal verification**: Confirm signal strength at baseline\n5. **Endpoint test**: Verify accurate endpoint detection\n\n## Prevention Measures\n\n- Add OES fiber to 2-year replacement schedule\n- Implement signal strength trending\n- Configure alarm for signal <70% baseline\n- Protect fiber tip with appropriate housing\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects on lot W2024-4521. Wafer maps show 17% yield loss within 45mm radius of wafer center. Defects appear as thickness variation. 12 wafers affected.\n\nProcess Context: Wafers processed through CVD-AMAT-03. Recipe: TEOS_DEP_STD. Chamber opened for showerhead inspection 72 hours ago. Only 3 seasoning wafers run post-PM. Center thickness 7% thinner than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber seasoning after PM\n- Only 3 seasoning wafers run vs. required 5-10 minimum\n- Chamber opened 72 hours ago, surfaces not adequately conditioned\n- Center zone more sensitive to unseasoned chamber conditions\n- 7% center-to-edge thickness variation exceeds 2% spec\n\n**Contributing Factors**:\n- PM procedure allows minimum 3 wafers (should require 5+)\n- Production pressure to release tool quickly\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-03\n2. **Additional seasoning**: Run 7 more conditioning wafers\n3. **49-point uniformity**: Verify thickness uniformity <2%\n4. **Center verification**: Confirm center/edge delta <3%\n5. **Release**: Only after full qualification\n\n## Prevention Measures\n\n- Update PM procedure to require minimum 5 seasoning wafers\n- Add hard interlock preventing production before seasoning count met\n- Implement extended seasoning (10 wafers) for chamber open events\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5632. 22% yield loss concentrated at wafer center within 40mm radius. Pattern consistent across 15 wafers. Deposition rate trending down over past week.\n\nProcess Context: CVD-LAM-05, Recipe: OXIDE_HDP. Showerhead at 3,200 RF-hours. Center zone gas holes showing partial blockage during inspection. TEOS flow at center zone 15% below setpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center zone blockage\n- Showerhead at 3,200 RF-hours with visible center hole blockage\n- TEOS flow 15% below setpoint at center zone\n- Deposition rate trending down confirms progressive blockage\n- Center starvation causing thin film at wafer center\n\n**Contributing Factors**:\n- Showerhead cleaning interval exceeded\n- No zone-specific flow monitoring configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-05\n2. **Remove showerhead**: Inspect all gas distribution holes\n3. **Ultrasonic clean**: Clean in appropriate solvent, verify all holes clear\n4. **Reinstall**: Verify uniform flow through all zones\n5. **Uniformity test**: 49-point map, target <2% variation\n\n## Prevention Measures\n\n- Reduce showerhead cleaning interval to 2,500 RF-hours\n- Implement zone-specific flow monitoring\n- Add deposition rate trending with SPC limits\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-zone particle defects on lot W2024-6743. 14% yield loss within 50mm of center. Particles appear to originate from above wafer. 9 wafers affected.\n\nProcess Context: CVD-AMAT-07, Recipe: NITRIDE_LPCVD. Chamber ceiling not cleaned in last PM. Particle wafer shows 3x baseline particle count at center zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling contamination\n- Chamber ceiling not cleaned during last PM\n- Particle count 3x baseline indicates buildup\n- Particles falling from ceiling preferentially land at wafer center\n- Gravity-driven particle fall-on pattern\n\n**Contributing Factors**:\n- Ceiling cleaning not mandatory in PM checklist\n- Particle wafer monitoring not frequent enough\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-07\n2. **Ceiling clean**: Full chamber ceiling wet clean\n3. **Wall inspection**: Check for additional buildup areas\n4. **Particle wafer**: Verify <0.1 particles/cm\u00b2 after clean\n5. **Seasoning**: 5-wafer conditioning sequence\n\n## Prevention Measures\n\n- Add ceiling cleaning to every PM cycle\n- Increase particle wafer monitoring frequency\n- Configure particle alarm for center zone specifically\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center hot spot causing defects on lot W2024-7854. 19% yield loss at center within 35mm radius. Thermal imaging shows center 6\u00b0C hotter than edge. 11 wafers affected.\n\nProcess Context: CVD-TEL-02, Recipe: BPSG_DEP. Chuck heater zone 1 (center) showing overshoot. Temperature controller recently recalibrated. Center deposition 4% thicker than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center heater zone over-temperature after recalibration\n- Center 6\u00b0C hotter than edge exceeds \u00b12\u00b0C specification\n- Recent recalibration introduced error in zone 1 settings\n- Elevated temperature causing faster deposition at center\n- 4% thickness variation exceeds 2% specification\n\n**Contributing Factors**:\n- Post-calibration verification incomplete\n- Temperature uniformity not checked after cal\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-02\n2. **Recalibrate**: Zone 1 heater controller\n3. **Thermal verification**: Full wafer thermal map\n4. **Target**: \u00b12\u00b0C uniformity across wafer\n5. **Uniformity test**: Verify thickness <2% after correction\n\n## Prevention Measures\n\n- Require thermal uniformity verification after any calibration\n- Add zone-by-zone temperature monitoring to FDC\n- Implement post-calibration qualification wafer requirement\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center void defects on lot W2024-8965. 25% yield loss within 45mm of center. Voids appear in deposited film. 18 wafers affected across 2 lots.\n\nProcess Context: CVD-AMAT-09, Recipe: TUNGSTEN_CVD. Chuck vacuum showing intermittent loss at center zone. Wafer bow measured 150\u00b5m vs. 50\u00b5m spec during process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck vacuum leak causing wafer center bow\n- Center vacuum zone showing intermittent loss\n- Wafer bow 150\u00b5m significantly exceeds 50\u00b5m specification\n- Bowed wafer causing poor thermal contact at center\n- Temperature non-uniformity creating voids in CVD film\n\n**Contributing Factors**:\n- Chuck vacuum zone seals degraded\n- Bow measurement not in real-time monitoring\n- 2 lots affected indicates progressive failure\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-09\n2. **Chuck inspection**: Check center zone vacuum channels\n3. **Seal replacement**: Replace chuck seals P/N 839-0567\n4. **He leak check**: Verify vacuum integrity\n5. **Bow test**: Confirm wafer bow <50\u00b5m during process\n\n## Prevention Measures\n\n- Add real-time wafer bow monitoring\n- Implement chuck vacuum zone pressure monitoring\n- Configure alarm for vacuum loss at any zone\n\n**Severity**: Critical\n**Yield Impact**: 25%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9076. 11% yield loss at wafer center. Resist coating thin at center. 6 wafers affected.\n\nProcess Context: LITH-TEL-03, Recipe: I-LINE_COAT. Spin coating showing acceleration profile issue. Dispense volume correct but center spread incomplete. Chuck vacuum normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin coating acceleration profile incorrect\n- Center spread incomplete indicates acceleration too fast\n- Resist not given time to flow from center before high-speed spin\n- Thin center with thick edge is characteristic acceleration issue\n\n**Contributing Factors**:\n- Recipe acceleration parameter may have drifted\n- No coating thickness monitoring at center\n\n## Corrective Actions\n\n1. **Immediate**: Hold LITH-TEL-03\n2. **Recipe review**: Check acceleration profile vs. baseline\n3. **Adjust ramp**: Reduce initial acceleration by 10-15%\n4. **Test wafers**: Verify uniform coating thickness\n5. **Recipe update**: Save corrected acceleration profile\n\n## Prevention Measures\n\n- Add coating thickness uniformity to inline monitoring\n- Implement recipe parameter drift detection\n- Document acceleration requirements per resist type\n\n**Severity**: Minor\n**Yield Impact**: 11%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0187. 16% yield loss within 40mm of center. Defects appear after thermal anneal step. 10 wafers affected.\n\nProcess Context: THERMAL-TEL-05, Recipe: RTA_ANNEAL. Lamp array center zone output 8% lower than edge zones. Center zone lamp at 4,500 hours (spec: 5,000 hours life).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RTA center lamp degradation\n- Center lamp zone 8% lower output than edge\n- Lamp at 4,500 hours approaching 5,000 hour life limit\n- Reduced center heating causing anneal non-uniformity\n- Under-annealed center causing defects\n\n**Contributing Factors**:\n- Lamp replacement buffer too small (500 hours remaining)\n- Lamp output not monitored in real-time\n\n## Corrective Actions\n\n1. **Immediate**: Tool down THERMAL-TEL-05\n2. **Replace center lamp**: P/N 817-0234\n3. **Power calibration**: Balance all zones within \u00b12%\n4. **Temperature uniformity**: Verify \u00b13\u00b0C across wafer\n5. **Process qual**: Anneal test wafers, verify properties\n\n## Prevention Measures\n\n- Replace lamps at 4,000 hours (80% life)\n- Implement lamp output monitoring per zone\n- Configure alarm for zone imbalance >5%\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center contamination on lot W2024-1298. 13% yield loss at center within 50mm radius. Metallic contamination detected by TXRF at center. 8 wafers affected.\n\nProcess Context: CVD-LAM-08, Recipe: BARRIER_TIN. Showerhead center post showing corrosion. Post made of stainless steel, exposed to TiCl4 chemistry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center post corrosion\n- Stainless steel post corroding from TiCl4 exposure\n- Metallic contamination sputtering onto wafer center\n- TXRF confirms metal contamination consistent with SS composition\n- Center post directly above wafer center\n\n**Contributing Factors**:\n- Center post material not compatible with chemistry\n- Corrosion inspection not in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-08\n2. **Replace showerhead**: P/N 721-0456 with Hastelloy center post\n3. **Chamber clean**: Remove any contamination from corrosion\n4. **TXRF verification**: Confirm metal contamination eliminated\n5. **Seasoning**: Extended 10-wafer conditioning\n\n## Prevention Measures\n\n- Replace all SS components with corrosion-resistant materials\n- Add showerhead visual inspection to PM\n- Monitor metal contamination trending at center\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-2309. 20% yield loss concentrated within 30mm of center. Pattern appeared suddenly at wafer 8 of 25. 17 wafers affected.\n\nProcess Context: CVD-AMAT-11, Recipe: PECVD_OXIDE. Wafers 1-7 normal. FDC shows gas flow spike at wafer 8. Center gas injector valve showing erratic behavior.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center gas injector valve malfunction\n- Sudden onset at wafer 8 indicates equipment failure\n- FDC flow spike correlates with defect start\n- Erratic valve causing center gas delivery instability\n- Wafers 1-7 normal confirms sudden failure mode\n\n**Contributing Factors**:\n- Valve showing wear but not flagged for replacement\n- Flow spike alarm not configured as process abort\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-11\n2. **Replace valve**: Center gas injector valve P/N 623-0567\n3. **Flow verification**: Confirm stable gas delivery\n4. **Quarantine wafers**: Hold wafers 8-25 for disposition\n5. **Process qual**: Full qualification after repair\n\n## Prevention Measures\n\n- Configure flow spike as immediate process abort\n- Add valve diagnostics to predictive maintenance\n- Implement valve cycle counting with life limits\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-area defects on lot W2024-3410. 9% yield loss at center. Defects only on high-density pattern areas at center. 5 wafers affected.\n\nProcess Context: CVD-TEL-06, Recipe: HDP_FILL. Bias RF showing 5% variation at center. High-density patterns more sensitive to RF non-uniformity. Center area has highest pattern density.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center RF bias non-uniformity affecting high-density fill\n- 5% RF variation at center exceeds 3% specification\n- High-density patterns at center require precise RF control\n- RF variation causing inconsistent gap fill at center\n- Less dense edge patterns not affected\n\n**Contributing Factors**:\n- RF tuning optimized for edge, not center\n- Pattern-density effect not characterized\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing on CVD-TEL-06\n2. **RF tuning**: Optimize center zone RF delivery\n3. **Target**: <3% RF variation across wafer\n4. **Pattern test**: Verify fill quality on high-density test patterns\n5. **Recipe update**: Document pattern-density optimized settings\n\n## Prevention Measures\n\n- Include high-density test patterns in qualification\n- Add center zone RF monitoring to FDC\n- Create pattern-density-aware process recipes\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4521. 18% yield loss at wafer center. Gas ratio at center showing deviation. 11 wafers affected.\n\nProcess Context: CVD-AMAT-13, Recipe: SILANE_NITRIDE. SiH4/NH3 ratio at center 1.15 vs. 1.0 target. Center zone MFC calibration last done 10 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center zone MFC calibration drift\n- SiH4/NH3 ratio at 1.15 vs. 1.0 target (15% deviation)\n- 10-month calibration interval exceeds 6-month spec\n- Gas ratio deviation affecting film stoichiometry at center\n- Incorrect film composition causing defects\n\n**Contributing Factors**:\n- MFC calibration schedule not enforced\n- Gas ratio monitoring not implemented\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-13\n2. **Calibrate MFCs**: Both SiH4 and NH3 center zone MFCs\n3. **Ratio verification**: Confirm 1.0 \u00b10.05 ratio achieved\n4. **Film analysis**: Verify stoichiometry after correction\n5. **Uniformity test**: 49-point measurement\n\n## Prevention Measures\n\n- Enforce 6-month MFC calibration schedule\n- Implement real-time gas ratio monitoring\n- Add ratio deviation alarm to FDC\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern defects on lot W2024-5632. 15% yield loss within 45mm of center. Lithography focus issue at center. 9 wafers affected.\n\nProcess Context: LITH-ASML-03, Recipe: DUV_248_CRITICAL. Focus offset at center 80nm vs. 30nm spec. Chuck flatness measurement shows 0.3\u00b5m center depression.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lithography chuck center depression affecting focus\n- Chuck center depression 0.3\u00b5m causing wafer sag\n- Focus offset 80nm at center exceeds 30nm spec\n- Center focus error causing pattern defects\n- Depression developed from wear or contamination\n\n**Contributing Factors**:\n- Chuck flatness not checked recently\n- Focus feedback based on edge, not center\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-03\n2. **Chuck inspection**: Clean and inspect for damage\n3. **Flatness measurement**: Full chuck surface map\n4. **Chuck reconditioning**: Or replace if out of spec P/N 716-0789\n5. **Focus calibration**: Full system focus calibration\n\n## Prevention Measures\n\n- Add chuck flatness to quarterly PM\n- Implement multi-point focus verification including center\n- Configure focus deviation alarm by zone\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743. 21% yield loss at center within 40mm. Plasma intensity at center visually dimmer. 14 wafers affected.\n\nProcess Context: CVD-LAM-10, Recipe: PLASMA_OXIDE. ICP coil showing degradation at center section. Coil at 8,500 RF-hours (spec: 10,000 hours).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ICP coil center section degradation\n- Coil at 8,500 RF-hours showing center degradation\n- Visually dimmer plasma at center confirms reduced coupling\n- Degraded coil section reducing center plasma density\n- Film quality compromised at center\n\n**Contributing Factors**:\n- Coil degradation pattern not uniform\n- No plasma intensity monitoring by zone\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-10\n2. **Coil inspection**: Document degradation pattern\n3. **Replace coil**: P/N 925-0678 full coil assembly\n4. **RF calibration**: Tune for uniform plasma\n5. **Plasma verification**: OES to confirm uniform intensity\n\n## Prevention Measures\n\n- Replace coil at 8,000 hours proactively\n- Implement zone-based plasma monitoring (OES by location)\n- Add visual plasma inspection to weekly check\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center adhesion failure on lot W2024-7854. 12% yield loss at center. Film peeling observed at center during subsequent processing. 7 wafers affected.\n\nProcess Context: CVD-AMAT-15, Recipe: ADHESION_LAYER. Pre-deposition plasma clean showing reduced effectiveness. Clean recipe RF power at 90% of spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate pre-deposition surface clean at center\n- RF power at 90% of specification\n- Reduced clean effectiveness at center zone\n- Poor surface preparation causing adhesion failure\n- Film peeling during subsequent processing\n\n**Contributing Factors**:\n- RF power drift not detected\n- Surface clean effectiveness not monitored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-15\n2. **RF diagnostics**: Check RF power delivery system\n3. **Restore power**: Adjust to 100% specification\n4. **Clean verification**: Use contact angle or other surface test\n5. **Adhesion test**: Verify film adhesion on test wafers\n\n## Prevention Measures\n\n- Add RF power verification to daily check\n- Implement clean effectiveness monitoring\n- Configure alarm for RF power <95% of setpoint\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center thin film on lot W2024-8965. 8% yield loss at center. Center area 5% thinner than target. 4 wafers affected.\n\nProcess Context: CVD-TEL-08, Recipe: BARRIER_TA. Deposition time based on rate calculation. Rate drifted down 5% but recipe not updated. Center rate more affected than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Deposition rate drift not compensated in recipe\n- Rate drifted down 5% from baseline\n- Recipe deposition time not updated for new rate\n- Center zone shows larger rate decrease than edge\n- Resulting in thin film at center\n\n**Contributing Factors**:\n- Rate monitoring not linked to recipe adjustment\n- Center-specific rate not tracked separately\n\n## Corrective Actions\n\n1. **Immediate**: Update deposition time in recipe (+5%)\n2. **Rate verification**: Run rate monitor wafer\n3. **Uniformity check**: Verify center/edge balance\n4. **Recipe documentation**: Update rate baseline in spec\n5. **Continue**: Resume production with corrected recipe\n\n## Prevention Measures\n\n- Implement automatic rate compensation\n- Track center vs. edge rate separately\n- Configure SPC for rate trending\n- Define rate drift action limits\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center stress-induced defects on lot W2024-9076. 23% yield loss at center. Film stress causing wafer bow and cracking at center. 16 wafers affected.\n\nProcess Context: CVD-AMAT-17, Recipe: TENSILE_NITRIDE. Film stress measured 1.8 GPa vs. 1.2 GPa spec. Process temperature at center 15\u00b0C higher than setpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Elevated center temperature causing excessive film stress\n- Center temperature 15\u00b0C above setpoint\n- Higher deposition temperature increasing tensile stress\n- Film stress 1.8 GPa exceeds 1.2 GPa specification by 50%\n- Excessive stress causing wafer bow and film cracking\n\n**Contributing Factors**:\n- Heater control issue at center zone\n- Stress monitoring not inline\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-17\n2. **Heater diagnostics**: Check center zone heater control\n3. **Repair**: Fix or replace heater/thermocouple P/N 814-0345\n4. **Temperature verification**: Must achieve setpoint \u00b13\u00b0C\n5. **Stress test**: Verify film stress within 1.0-1.4 GPa range\n\n## Prevention Measures\n\n- Add inline film stress monitoring\n- Configure temperature deviation alarm at \u00b15\u00b0C\n- Implement zone-by-zone temperature tracking\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center haze defects on lot W2024-0187. 10% yield loss at center. Haze visible under inspection light at center only. 6 wafers affected.\n\nProcess Context: CVD-LAM-12, Recipe: USG_DEP. Surface roughness at center 2.5nm vs. 1.5nm spec. Chamber showing evidence of microarcing at center electrode.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Microarcing at center electrode causing surface roughness\n- Evidence of microarcing at center electrode\n- Arcing creating rough surface texture at center\n- Surface roughness 2.5nm exceeds 1.5nm spec\n- Rough surface appearing as haze under inspection\n\n**Contributing Factors**:\n- Electrode surface condition degraded\n- Microarcing not detected by RF monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-12\n2. **Electrode inspection**: Check for arc damage\n3. **Refinish or replace**: Electrode P/N 728-0567\n4. **RF stability check**: Verify no arcing after repair\n5. **Surface quality**: Verify roughness <1.5nm\n\n## Prevention Measures\n\n- Add arc detection to RF monitoring\n- Include electrode inspection in quarterly PM\n- Configure alarm for RF instability patterns\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1298. 17% yield loss at wafer center. Pattern correlates with backside gas distribution. 10 wafers affected.\n\nProcess Context: CVD-AMAT-19, Recipe: LPCVD_POLY. Backside Ar flow showing center starvation. Center backside gas port partially blocked. Wafer center running 8\u00b0C cooler.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blocked backside gas port causing thermal non-uniformity\n- Center backside Ar port partially blocked\n- Center starvation causing 8\u00b0C temperature difference\n- Temperature non-uniformity affecting deposition at center\n- Backside cooling imbalance\n\n**Contributing Factors**:\n- Backside gas ports not in regular inspection\n- Temperature measured at chuck, not wafer center\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-19\n2. **Clear blockage**: Clean center backside gas port\n3. **Flow verification**: Confirm uniform backside Ar distribution\n4. **Temperature check**: Verify <2\u00b0C wafer temperature uniformity\n5. **Process qual**: Run uniformity wafers\n\n## Prevention Measures\n\n- Add backside gas port inspection to PM\n- Implement wafer-level temperature monitoring\n- Configure backside flow monitoring per zone\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-2309. 14% yield loss within 35mm of center. Defects appear as embedded particles. 8 wafers affected.\n\nProcess Context: CVD-TEL-10, Recipe: TEOS_PMD. Gas line filter at center zone showing pressure drop. Filter at 6 months age (spec: 3 months). Particles from degraded filter element.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded center zone gas filter releasing particles\n- Filter at 6 months exceeds 3-month replacement spec\n- High pressure drop indicates filter degradation\n- Degraded filter releasing particles into gas stream\n- Particles embedding in film at center\n\n**Contributing Factors**:\n- Filter replacement schedule not followed\n- Pressure drop monitoring not configured\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-10\n2. **Replace filter**: Center zone gas filter P/N 534-0234\n3. **Purge lines**: Extended purge after filter change\n4. **Particle check**: Verify <0.05 particles/cm\u00b2\n5. **Resume**: Only after particle verification\n\n## Prevention Measures\n\n- Enforce 3-month filter replacement schedule\n- Add filter pressure drop to daily monitoring\n- Configure alarm for pressure drop >20% baseline\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410. 19% yield loss at center. Film composition different at center vs. edge. 12 wafers affected.\n\nProcess Context: CVD-AMAT-21, Recipe: SIOCH_LOW_K. Precursor delivery at center showing temperature variation. Precursor line heater at center zone failing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Precursor line heater failure at center zone\n- Center zone precursor delivery temperature unstable\n- Heater failure causing precursor condensation/variation\n- Variable precursor state affecting film composition at center\n- Composition gradient from center to edge\n\n**Contributing Factors**:\n- Precursor line temperature not monitored in FDC\n- Heater failure mode gradual, not detected\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-21\n2. **Replace heater**: Center precursor line heater P/N 814-0678\n3. **Purge line**: Clean any condensed precursor\n4. **Temperature verification**: Confirm line at setpoint \u00b12\u00b0C\n5. **Film analysis**: Verify composition uniformity\n\n## Prevention Measures\n\n- Add precursor line temperature to FDC\n- Configure alarm for temperature deviation\n- Include heater check in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-area defects on lot W2024-4521. 7% yield loss at center. Minor thickness variation at center during ramp-up. 3 wafers affected.\n\nProcess Context: CVD-LAM-14, Recipe: ALD_OXIDE. First 3 wafers of lot showing center thin. Wafers 4-25 normal. Chamber just recovered from idle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber thermal stabilization after idle\n- First 3 wafers affected, subsequent wafers normal\n- Chamber center zone slower to reach thermal equilibrium\n- Idle period allowed temperature gradient to develop\n- Standard warm-up insufficient for this idle duration\n\n**Contributing Factors**:\n- Warm-up recipe not scaled for idle duration\n- No first-wafer-after-idle monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Affected wafers already processed\n2. **Review disposition**: First 3 wafers for rework potential\n3. **Update procedure**: Extended warm-up after idle >2 hours\n4. **Document**: Add idle duration to lot traveler\n\n## Prevention Measures\n\n- Create idle-dependent warm-up procedure\n- Add first-wafer yield monitoring after idle\n- Consider dummy wafer slot for first-after-idle\n- Implement thermal stabilization verification\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5632. 16% yield loss at center within 50mm. Pattern shows step coverage failure at center. 10 wafers affected.\n\nProcess Context: CVD-AMAT-23, Recipe: CONFORMAL_TEOS. Step coverage at center 75% vs. 90% spec. Center deposition rate 12% lower than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center gas depletion affecting step coverage\n- Deposition rate 12% lower at center\n- Gas depletion pattern causing poor step coverage\n- Center step coverage 75% well below 90% specification\n- High-aspect-ratio features at center failing\n\n**Contributing Factors**:\n- Gas flow pattern not optimized for uniformity\n- Step coverage not in regular monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-23\n2. **Gas flow optimization**: Increase center zone gas flow\n3. **Recipe tuning**: Adjust for better center delivery\n4. **Step coverage test**: Must achieve >90% at center\n5. **Uniformity verification**: Rate uniformity <5%\n\n## Prevention Measures\n\n- Add step coverage to qualification criteria\n- Implement center zone flow boost option\n- Configure rate uniformity monitoring\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743. 22% yield loss at center. Severe thickness non-uniformity. 15 wafers affected.\n\nProcess Context: CVD-TEL-12, Recipe: HTO_GATE_OX. Wafer rotation motor failed during processing. Wafers processed without rotation. Center received most deposition.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer rotation motor failure during deposition\n- Motor failed, wafers processed without rotation\n- Non-rotating wafer receives non-uniform deposition\n- Center directly under gas injection receives excess material\n- Severe thickness non-uniformity from static processing\n\n**Contributing Factors**:\n- Motor failure not detected as process abort condition\n- Rotation feedback not in real-time monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-12\n2. **Motor replacement**: Rotation motor P/N 634-0456\n3. **Full qualification**: After motor replacement\n4. **Quarantine lot**: 15 wafers likely scrap\n5. **Audit**: Review all wafers processed during failure\n\n## Prevention Measures\n\n- Configure rotation feedback as process abort interlock\n- Add motor health monitoring (current, vibration)\n- Implement rotation verification per wafer\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-7854. 11% yield loss at center. RF reflected power high at center frequency. 6 wafers affected.\n\nProcess Context: CVD-LAM-16, Recipe: PLASMA_NITRIDE. Center zone RF reflected power 25% vs. 10% spec. Match network at center frequency showing limited tuning range.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network unable to optimize center zone\n- Reflected power 25% at center far exceeds 10% spec\n- Match network tuning range exhausted\n- Poor RF coupling at center affecting plasma density\n- Deposition rate and quality degraded at center\n\n**Contributing Factors**:\n- Match network capacitors may be at end of range\n- Recipe parameters pushing match capability limits\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-16\n2. **Match diagnostics**: Check capacitor positions and range\n3. **Replace match components**: If at limits P/N 923-0234\n4. **Tune system**: Optimize for current process conditions\n5. **Verify**: Reflected power <10% achieved\n\n## Prevention Measures\n\n- Monitor match position vs. available range\n- Configure alarm when match approaches limits\n- Schedule match maintenance before range exhaustion\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965. 13% yield loss at center. Defects correlate with chuck lift pin locations. 8 wafers affected.\n\nProcess Context: CVD-AMAT-25, Recipe: SACVD_BPSG. Three lift pins at center zone causing local hot spots. Pin heights uneven after recent adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Uneven lift pin heights causing wafer seating issues\n- Lift pin adjustment created uneven heights\n- Uneven seating causing localized thermal variation\n- Hot spots at lift pin locations affecting deposition\n- Defect pattern matches 3-pin center configuration\n\n**Contributing Factors**:\n- Pin height verification not in post-adjustment check\n- Thermal contact non-uniformity from poor seating\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-25\n2. **Pin adjustment**: Level all lift pins to specification\n3. **Height verification**: Use gauge to verify \u00b10.1mm\n4. **Wafer seating test**: Verify uniform contact\n5. **Thermal uniformity**: Check temperature distribution\n\n## Prevention Measures\n\n- Require pin height verification after any adjustment\n- Add wafer seating verification to qualification\n- Include lift pin check in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9076. 18% yield loss within 45mm of center. Defects show as pinholes in deposited film. 11 wafers affected.\n\nProcess Context: CVD-TEL-14, Recipe: BPSG_REFLOW. Moisture in carrier gas detected. Center showerhead zone more affected due to gas flow pattern. Moisture >5ppm vs. <1ppm spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture contamination in carrier gas\n- Moisture >5ppm far exceeds <1ppm specification\n- Moisture causing pinholes during deposition\n- Center zone more affected due to direct gas impingement\n- Gas flow pattern concentrates contamination at center\n\n**Contributing Factors**:\n- Gas purity monitoring not implemented\n- Moisture may be from gas supply or line contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-14\n2. **Gas source check**: Verify cylinder/supply moisture level\n3. **Line purge**: Extended N2 purge of all gas lines\n4. **Moisture verification**: Must achieve <1ppm\n5. **Process qual**: Verify no pinholes after correction\n\n## Prevention Measures\n\n- Install inline moisture monitor\n- Configure alarm for moisture >2ppm\n- Regular gas line bake-out procedure\n- Track gas source batch numbers\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0298. 24% yield loss at center within 40mm. Major thickness deviation at center. 17 wafers affected across multiple lots.\n\nProcess Context: CVD-AMAT-27, Recipe: PECVD_SIN. Center zone susceptor severely eroded. Susceptor at 12,000 RF-hours (spec: 10,000 hours). Multiple lots affected over 2 days.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor erosion beyond life limit\n- Susceptor at 12,000 RF-hours, 20% beyond 10,000 hour limit\n- Severe center zone erosion affecting process\n- Multiple lots over 2 days indicates progressive degradation\n- Eroded susceptor causing plasma and thermal non-uniformity\n\n**Contributing Factors**:\n- RF-hour tracking not enforced for replacement\n- Gradual degradation not detected by monitoring\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-27\n2. **Replace susceptor**: P/N 728-0890 full assembly\n3. **Chamber clean**: Remove erosion debris\n4. **Extended seasoning**: 15 wafers post-replacement\n5. **Full qualification**: All recipe qualification\n\n## Prevention Measures\n\n- Implement automatic RF-hour tracking with hard stop at 10,000\n- Add susceptor inspection to monthly PM\n- Configure trending for center uniformity degradation\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1409. 9% yield loss at center. Defects only at center on specific device type. 5 wafers affected.\n\nProcess Context: CVD-LAM-18, Recipe: IMD_TEOS. Only Device A affected, Device B at same center location normal. Device A has tighter thickness spec (\u00b12% vs. \u00b15%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process marginality for tight-spec device at center\n- Device A has \u00b12% thickness spec, Device B has \u00b15%\n- Process running at 3% variation - within Device B spec but not A\n- Center uniformity degradation exposing tight-spec devices\n- Not a sudden failure but a process capability issue\n\n**Contributing Factors**:\n- Process not optimized for tightest device spec\n- Device-specific requirements not fully characterized\n\n## Corrective Actions\n\n1. **Immediate**: Review process capability for Device A\n2. **Optimization**: Tune process for <2% center variation\n3. **Recipe split**: Consider Device A specific recipe if needed\n4. **Cpk analysis**: Verify capability after optimization\n5. **Document**: Update device-process compatibility matrix\n\n## Prevention Measures\n\n- Match process capability to tightest device spec\n- Implement device-specific SPC limits\n- Review new device specs against process capability\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-2510. 15% yield loss at center. Contamination from showerhead O-ring outgassing. 9 wafers affected.\n\nProcess Context: CVD-AMAT-29, Recipe: HIGH_TEMP_OXIDE. New showerhead O-ring installed during PM. O-ring outgassing detected at 450\u00b0C process temp. Contamination concentrated at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New O-ring outgassing at high temperature\n- New showerhead O-ring not properly baked out\n- Outgassing occurring at 450\u00b0C process temperature\n- Contamination from O-ring affecting center zone directly\n- Center location beneath O-ring receiving most contamination\n\n**Contributing Factors**:\n- O-ring bake-out not included in PM procedure\n- High-temp seasoning insufficient to remove outgassing\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-29\n2. **Bake-out cycle**: Run extended bake-out at 500\u00b0C for 4 hours\n3. **RGA verification**: Confirm outgassing eliminated\n4. **Contamination check**: Run test wafer, verify clean\n5. **Resume**: Only after outgassing confirmed eliminated\n\n## Prevention Measures\n\n- Add O-ring bake-out to PM procedure for high-temp processes\n- Specify low-outgassing O-ring material for high-temp chambers\n- Implement RGA check after any seal replacement\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3621. 20% yield loss at center within 50mm. Gas phase nucleation causing particles at center. 13 wafers affected.\n\nProcess Context: CVD-TEL-16, Recipe: W_CVD_FILL. WF6 flow rate 15% higher than spec at center zone. MFC showing incorrect calibration. Excess precursor causing gas phase reaction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC over-delivery causing gas phase nucleation\n- WF6 flow 15% above specification at center zone\n- Excess precursor concentration enabling gas phase reaction\n- Gas phase nucleation creating particles before surface deposition\n- Particles concentrated at center zone high-flow region\n\n**Contributing Factors**:\n- MFC calibration error introduced incorrect flow\n- Flow verification not in post-calibration procedure\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-16\n2. **Recalibrate MFC**: Center zone WF6 MFC\n3. **Flow verification**: Must be within \u00b12% of setpoint\n4. **Chamber clean**: Remove any particle contamination\n5. **Particle verification**: <0.05 particles/cm\u00b2 before production\n\n## Prevention Measures\n\n- Require flow verification after any MFC calibration\n- Add MFC flow accuracy to FDC monitoring\n- Define alarm limits at \u00b15% of setpoint\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4732. 12% yield loss at center. Plasma damage at center from excessive ion bombardment. 7 wafers affected.\n\nProcess Context: CVD-LAM-20, Recipe: HDPCVD_GAP_FILL. Bias power at center zone 20% higher than setpoint. Bias power supply showing calibration drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bias power supply calibration drift\n- Center zone bias power 20% above setpoint\n- Excessive ion bombardment causing plasma damage\n- Calibration drift developed over time\n- Center zone most affected by bias non-uniformity\n\n**Contributing Factors**:\n- Power supply calibration interval too long\n- Bias power verification not in FDC\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-20\n2. **Calibrate power supply**: Full bias power calibration\n3. **Verify power**: Must be within \u00b13% of setpoint\n4. **Damage assessment**: Check for chamber damage from excess power\n5. **Process qual**: Verify film quality after correction\n\n## Prevention Measures\n\n- Reduce power supply calibration interval to 6 months\n- Add bias power to FDC real-time monitoring\n- Configure alarm for power deviation >10%\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5843. 6% yield loss at center. Minor center thickness issue. Only 3 wafers affected at start of lot.\n\nProcess Context: CVD-AMAT-31, Recipe: TEOS_CAP. First 3 wafers thin at center. Recipe uses temperature ramp. Center zone thermocouple response slow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slow thermocouple response during temperature ramp\n- Center zone thermocouple sluggish response\n- Temperature ramp recipe affected by slow feedback\n- First wafers processed before center fully stabilized\n- Subsequent wafers normal after thermal equilibrium\n\n**Contributing Factors**:\n- Thermocouple aging reducing response time\n- First-wafer effects not mitigated\n\n## Corrective Actions\n\n1. **Immediate**: Schedule thermocouple replacement\n2. **Interim**: Add 60-second stabilization delay in recipe\n3. **Replace TC**: Center zone thermocouple P/N 817-0456\n4. **Response verification**: TC response time <2 seconds\n5. **Ramp verification**: Temperature tracking during ramp\n\n## Prevention Measures\n\n- Include TC response time in annual PM\n- Add stabilization step to ramp recipes\n- Monitor first-wafer-of-lot yield\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6954. 17% yield loss at center. Defects from gas phase contamination. 10 wafers affected.\n\nProcess Context: CVD-TEL-18, Recipe: POLYSILANE. Previous lot was metal deposition. Chamber cross-contamination from insufficient purge between recipes. Metal traces at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from previous recipe\n- Previous lot was metal deposition\n- Insufficient purge between metal and poly recipes\n- Residual metal contaminating polysilane process\n- Center zone accumulates more contamination from gas flow\n\n**Contributing Factors**:\n- Recipe sequence not validated for contamination risk\n- Purge between incompatible recipes inadequate\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-18\n2. **Chamber clean**: Full wet clean to remove metal contamination\n3. **Extended purge**: Implement 10-minute purge between recipe types\n4. **Particle/metal check**: TXRF verification <1E10 atoms/cm\u00b2\n5. **Seasoning**: 10-wafer poly seasoning before production\n\n## Prevention Measures\n\n- Define recipe compatibility matrix\n- Implement mandatory extended purge for incompatible sequences\n- Consider dedicated chambers for incompatible processes\n- Track recipe sequence in scheduling system\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-7065. 14% yield loss at center. RF interference affecting center zone plasma. 8 wafers affected.\n\nProcess Context: CVD-LAM-22, Recipe: PECVD_OXIDE. New equipment installed adjacent to tool. EMI from adjacent equipment affecting RF system. Interference pattern at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EMI interference from adjacent equipment\n- New equipment installed next to CVD tool\n- EMI affecting RF plasma generation\n- Center zone more susceptible to RF interference\n- Interference pattern visible in plasma non-uniformity\n\n**Contributing Factors**:\n- EMI assessment not done before adjacent tool install\n- RF shielding may be inadequate\n\n## Corrective Actions\n\n1. **Immediate**: Coordinate with adjacent tool\n2. **EMI survey**: Measure interference levels\n3. **Shielding**: Add RF shielding if needed\n4. **Filter installation**: Add line filters to RF supply\n5. **Verification**: Confirm interference eliminated\n\n## Prevention Measures\n\n- Require EMI assessment for new tool installations\n- Maintain minimum spacing between RF-sensitive tools\n- Implement periodic EMI surveys\n- Document tool layout RF compatibility\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8176. 21% yield loss at center within 45mm. Film delamination at center after thermal cycling. 14 wafers affected.\n\nProcess Context: CVD-AMAT-33, Recipe: LOWK_ILD. Film adhesion failure at center. Pre-treatment plasma showing reduced effectiveness at center. Pre-treatment RF power 15% low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate pre-treatment causing adhesion failure\n- Pre-treatment RF power 15% below specification\n- Reduced surface activation at center\n- Poor adhesion leading to delamination during thermal cycling\n- Center zone most affected by power deficit\n\n**Contributing Factors**:\n- RF power drift not detected before production\n- Pre-treatment effectiveness not monitored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-33\n2. **RF diagnostics**: Check pre-treatment RF delivery\n3. **Restore power**: Adjust to 100% specification\n4. **Adhesion test**: Verify adhesion on test wafers\n5. **Thermal cycle test**: Confirm no delamination after stress\n\n## Prevention Measures\n\n- Add RF power verification to daily check\n- Implement periodic adhesion monitoring\n- Configure alarm for RF power <90% setpoint\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9287. 10% yield loss at center. Pattern from damaged gas distribution baffle. 6 wafers affected.\n\nProcess Context: CVD-TEL-20, Recipe: USG_PMD. Baffle plate above center zone warped from thermal stress. Warped baffle directing gas preferentially to center. Center deposition 8% thicker.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Warped gas distribution baffle\n- Baffle plate warped from thermal stress cycles\n- Warped geometry directing excess gas to center\n- Center deposition 8% thicker exceeds 3% specification\n- Thermal cycling fatigue of baffle material\n\n**Contributing Factors**:\n- Baffle not designed for thermal cycling experienced\n- No baffle inspection in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-20\n2. **Inspect baffle**: Document warpage pattern\n3. **Replace baffle**: P/N 721-0789 (upgraded material)\n4. **Flatness verification**: New baffle within spec\n5. **Uniformity test**: Verify <3% after replacement\n\n## Prevention Measures\n\n- Add baffle inspection to quarterly PM\n- Use upgraded material rated for thermal cycling\n- Monitor center/edge thickness ratio\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0398. 16% yield loss at center. Endpoint failure causing over-etch at center. 10 wafers affected.\n\nProcess Context: ETCH-CVD-LAM-24 (etch-back process), Recipe: OXIDE_ETCHBACK. Endpoint signal from center zone weak. Center OES fiber degraded. Over-etch at center from late endpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded center zone OES fiber causing late endpoint\n- Center zone OES signal weak from fiber degradation\n- Late endpoint detection at center\n- Over-etch at center while edge at target\n- Fiber degradation from plasma exposure\n\n**Contributing Factors**:\n- OES fiber condition not in regular check\n- Endpoint algorithm weighted toward edge signal\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-24\n2. **Replace fiber**: Center OES fiber P/N 727-0234\n3. **OES calibration**: Full system calibration\n4. **Signal verification**: Center signal strength at baseline\n5. **Endpoint validation**: Verify accurate endpoint at center\n\n## Prevention Measures\n\n- Add OES fiber check to monthly PM\n- Implement center zone signal trending\n- Balance endpoint algorithm for center/edge weighting\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1409. 8% yield loss at center. Slight center thickness issue. 4 wafers affected.\n\nProcess Context: CVD-AMAT-35, Recipe: CONFORMAL_SIN. Wafer chucking showing center vacuum variation. ESC center zone at 480 Torr vs. 500 Torr spec. Minor thermal contact variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reduced ESC center vacuum affecting thermal contact\n- Center zone vacuum at 480 Torr vs. 500 Torr spec\n- 4% vacuum deficit causing minor thermal contact variation\n- Slightly different deposition conditions at center\n- Minor thickness variation within specification but trending\n\n**Contributing Factors**:\n- ESC vacuum trending down but not at alarm level\n- Minor issue catching before becoming major\n\n## Corrective Actions\n\n1. **Immediate**: Schedule ESC service in next PM window\n2. **Interim monitoring**: Increased center thickness monitoring\n3. **ESC service**: Check vacuum channels and seals\n4. **Restore vacuum**: Achieve 500 Torr specification\n5. **Verify**: Confirm center thermal contact restored\n\n## Prevention Measures\n\n- Add ESC vacuum trending to weekly review\n- Configure early warning at 490 Torr\n- Include ESC vacuum in PM verification\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "center",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defect pattern on lot W2024-4521. Ring pattern at 60-80mm radius with clear center. 16% yield loss affecting 11 wafers. Pattern consistent across all affected wafers.\n\nProcess Context: Wafers processed through ETCH-LAM-07. Recipe: OXIDE_ETCH_V2. Edge ring at 4,200 RF-hours. He backside flow reading 2.8 sccm vs. 2.0 sccm baseline.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside He leak creating donut pattern\n- He backside flow at 2.8 sccm exceeds 2.0 sccm spec by 40%\n- Leak occurring at intermediate radius creating ring cooling effect\n- Temperature differential causing donut-shaped etch non-uniformity\n- Clear center where He flow still adequate\n\n**Contributing Factors**:\n- ESC seal degradation at mid-radius position\n- Edge ring at 4,200 RF-hours may have contributed to seal stress\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **ESC inspection**: Check backside He distribution pattern\n3. **Replace ESC seals**: P/N 839-0345 mid-radius seals\n4. **He leak test**: Verify <2 sccm backside flow\n5. **Thermal verification**: Confirm uniform wafer temperature\n\n## Prevention Measures\n\n- Add He backside flow monitoring to FDC\n- Configure alarm for flow >2.2 sccm\n- Include ESC seal inspection in quarterly PM\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects with clear center on lot W2024-5632. Donut pattern at 50-70mm from center. 21% yield loss on 14 wafers. Film shows W-loss at ring location.\n\nProcess Context: CVD-AMAT-05, Recipe: TUNGSTEN_FILL. Chamber liner at 5,200 RF-hours (spec: 5,000 hrs). Tungsten film 8% thinner at ring location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner degradation causing W-loss\n- Liner at 5,200 RF-hours exceeds 5,000 hour life limit\n- Degraded liner surface causing localized tungsten loss\n- W-loss occurring at intermediate radius where liner wear pattern develops\n- 8% film thickness reduction at ring location\n\n**Contributing Factors**:\n- Liner replacement schedule not enforced\n- W-loss pattern develops at specific wear zones\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-05\n2. **Replace liner**: P/N 718-0567 full liner kit\n3. **Chamber clean**: Remove any contamination\n4. **Extended seasoning**: 10-wafer conditioning\n5. **Uniformity test**: Verify <3% thickness variation\n\n## Prevention Measures\n\n- Enforce liner replacement at 5,000 RF-hours\n- Implement liner RF-hour tracking\n- Add W-loss monitoring to process control\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743. Ring defects at 55-75mm radius. 18% yield loss on 12 wafers. Pattern appeared after extended tool idle (48 hours).\n\nProcess Context: ETCH-LAM-09, Recipe: POLY_ETCH. Chamber idle for 48 hours. Only 2 seasoning wafers run. Seasoning film peeling observed at chamber mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasoning film delamination after extended idle\n- 48-hour idle caused seasoning film degradation\n- Only 2 seasoning wafers run (spec: 5+ after extended idle)\n- Film peeling at mid-radius creating particle contamination\n- Peeled film forming donut-shaped defect pattern\n\n**Contributing Factors**:\n- Insufficient seasoning after extended idle\n- No extended-idle recovery procedure defined\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **Chamber wet clean**: Remove all degraded seasoning\n3. **Fresh seasoning**: Run 10 conditioning wafers\n4. **Particle verification**: <0.05 particles/cm\u00b2\n5. **Resume**: Only after full qualification\n\n## Prevention Measures\n\n- Define idle-dependent seasoning requirements:\n  - >24 hrs: 5 wafers\n  - >48 hrs: 10 wafers + wet clean\n- Implement automatic idle time tracking\n- Add visual inspection after extended idle\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped pattern with clear center and edge on lot W2024-7854. Defects at 40-60mm radius. 14% yield loss on 9 wafers. Deposition uniformity test shows ring pattern.\n\nProcess Context: CVD-LAM-03, Recipe: HDP_OXIDE. Edge ring at 3,800 RF-hours. RF coupling showing non-uniformity at mid-radius zone. Deposition 6% thicker at ring vs. center and edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion causing RF coupling non-uniformity\n- Edge ring at 3,800 RF-hours showing wear\n- Erosion pattern creating RF coupling anomaly at mid-radius\n- RF non-uniformity causing enhanced deposition at ring location\n- 6% thickness increase at ring zone\n\n**Contributing Factors**:\n- Edge ring wear pattern not uniform\n- RF coupling depends on ring geometry\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-03\n2. **Inspect edge ring**: Document erosion pattern\n3. **Replace edge ring**: P/N 715-0456\n4. **RF calibration**: Verify uniform coupling after replacement\n5. **Uniformity test**: Achieve <3% variation\n\n## Prevention Measures\n\n- Replace edge ring at 3,500 RF-hours\n- Add RF uniformity monitoring by zone\n- Include ring inspection in monthly PM\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect pattern on lot W2024-8965. Ring at 45-65mm from center. 23% yield loss on 16 wafers. Pattern correlates with ESC He distribution map.\n\nProcess Context: ETCH-AMAT-04, Recipe: METAL_ETCH. ESC backside He showing zone 2 leak. He flow at zone 2: 3.5 sccm vs. 2.0 sccm spec. Zone 2 corresponds to ring defect location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC zone 2 He leak causing thermal non-uniformity\n- Zone 2 He leak at 3.5 sccm (75% above 2.0 sccm spec)\n- Excessive He at mid-radius creating cold ring\n- Thermal gradient causing etch rate variation\n- Donut pattern matches zone 2 location exactly\n\n**Contributing Factors**:\n- ESC zone seal degradation\n- Zone-specific He flow not monitored individually\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-04\n2. **ESC service**: Replace zone 2 seals P/N 839-0567\n3. **He flow verification**: All zones <2 sccm\n4. **Thermal map**: Verify uniform wafer temperature\n5. **Process qual**: Confirm donut pattern eliminated\n\n## Prevention Measures\n\n- Add per-zone He flow monitoring to FDC\n- Configure alarm for any zone >2.2 sccm\n- Include ESC zone test in quarterly PM\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-9076. Donut shape at 50-70mm radius. 12% yield loss on 7 wafers. Pattern appeared after recipe parameter change.\n\nProcess Context: CVD-TEL-02, Recipe: TEOS_CAP (modified). Recipe RF power distribution changed last week. Mid-radius RF power 10% higher than baseline. No qualification wafers run after change.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe modification causing RF non-uniformity\n- Recipe change altered RF power distribution\n- Mid-radius receiving 10% higher RF than intended\n- No qualification wafers run to verify change impact\n- Enhanced deposition at mid-radius creating donut pattern\n\n**Contributing Factors**:\n- Recipe change released without proper qualification\n- Change control process not followed\n\n## Corrective Actions\n\n1. **Immediate**: Revert to previous recipe version\n2. **Qualification**: Run full qualification if change needed\n3. **RF mapping**: Verify uniform power distribution\n4. **Uniformity test**: Confirm <3% variation\n5. **Change control**: Document proper procedure followed\n\n## Prevention Measures\n\n- Require qualification wafers for any recipe change\n- Implement recipe version control\n- Add uniformity test to recipe release checklist\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187. Ring at 55-80mm from center with clear center. 17% yield loss on 11 wafers. PVD target showing ring-shaped erosion.\n\nProcess Context: PVD-AMAT-06, Recipe: TI_BARRIER. Target at 85% life with asymmetric erosion. Erosion deeper at 60-70mm radius. Deposition rate non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Asymmetric PVD target erosion\n- Target at 85% life with ring-shaped erosion groove\n- Erosion concentrated at 60-70mm radius\n- Non-uniform sputtering from eroded region\n- Donut pattern reflects target erosion geometry\n\n**Contributing Factors**:\n- Target erosion pattern not characterized\n- Magnet assembly may cause localized erosion\n\n## Corrective Actions\n\n1. **Immediate**: Tool down PVD-AMAT-06\n2. **Replace target**: P/N 719-0234 Ti target\n3. **Magnet inspection**: Check for magnet degradation\n4. **Deposition mapping**: Verify uniform after replacement\n5. **Rate calibration**: Update deposition rate\n\n## Prevention Measures\n\n- Replace target at 80% life\n- Monitor target erosion profile\n- Include magnet inspection in target change PM\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-1298. Donut at 40-55mm radius. 19% yield loss on 13 wafers. Chamber showing plasma donut visible during process.\n\nProcess Context: ETCH-LAM-11, Recipe: HARDMASK_ETCH. Visible plasma ring during process. Upper electrode spacing non-uniform. Gap measurement shows 1mm variation at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Electrode gap non-uniformity causing plasma donut\n- 1mm gap variation at mid-radius\n- Non-uniform gap creating plasma density ring\n- Visible plasma donut confirms localized enhancement\n- Etch rate variation following plasma pattern\n\n**Contributing Factors**:\n- Electrode mounting became misaligned\n- Gap verification not in regular PM\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-11\n2. **Gap measurement**: Full electrode surface mapping\n3. **Electrode realignment**: Achieve uniform gap \u00b10.2mm\n4. **Verify plasma**: Confirm uniform plasma after adjustment\n5. **Etch uniformity**: Test wafer <5% variation\n\n## Prevention Measures\n\n- Add electrode gap check to monthly PM\n- Implement plasma uniformity monitoring\n- Configure visual plasma inspection requirement\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-2309. Ring pattern at 50-65mm radius. 15% yield loss on 10 wafers. Issue only on Chamber A, Chamber B normal.\n\nProcess Context: CVD-AMAT-08 (dual chamber). Recipe: PECVD_NITRIDE. Chamber A edge ring at 4,500 RF-hours. Chamber B edge ring at 2,100 RF-hours. Chamber A showing ring pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber A edge ring wear causing donut pattern\n- Chamber A edge ring at 4,500 RF-hours approaching limit\n- Chamber B at 2,100 RF-hours showing normal results\n- Clear chamber-to-chamber correlation confirms root cause\n- Edge ring wear creating localized plasma enhancement\n\n**Contributing Factors**:\n- Chambers on different replacement schedules\n- Chamber A approaching end of edge ring life\n\n## Corrective Actions\n\n1. **Immediate**: Disable Chamber A routing\n2. **Replace edge ring**: Chamber A P/N 715-0567\n3. **Seasoning**: 5-wafer conditioning\n4. **Chamber match**: Verify A matches B after replacement\n5. **Both chambers**: Resume production\n\n## Prevention Measures\n\n- Synchronize edge ring replacement across chambers\n- Track per-chamber RF-hours\n- Configure FDC for chamber-to-chamber comparison\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-3410. Donut defects at 45-60mm radius. 20% yield loss on 14 wafers. Deposition rate spike at ring location.\n\nProcess Context: CVD-LAM-06, Recipe: W_CVD. Gas injection ring showing partial blockage. Center and edge holes clear but mid-radius holes 40% blocked. WF6 flow concentrated at ring zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas injection ring blockage pattern\n- Mid-radius injection holes 40% blocked\n- Gas flow diverted to clear holes at mid-radius\n- Concentrated precursor causing deposition spike at ring\n- Donut pattern reflects gas distribution anomaly\n\n**Contributing Factors**:\n- Injection ring cleaning interval too long\n- Blockage pattern developed at specific radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-06\n2. **Remove injection ring**: Full inspection\n3. **Ultrasonic clean**: Clear all blocked holes\n4. **Flow verification**: Confirm uniform gas distribution\n5. **Uniformity test**: Verify <3% thickness variation\n\n## Prevention Measures\n\n- Reduce injection ring cleaning interval\n- Add flow distribution test to PM\n- Monitor deposition rate by zone\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-4521. Ring at 55-75mm radius with particles. 13% yield loss on 8 wafers. Particles concentrated at ring location only.\n\nProcess Context: ETCH-TEL-03, Recipe: OXIDE_VIA. Chamber ceiling showing buildup ring. Buildup pattern at 60-70mm from center. Particles flaking from ceiling buildup.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling buildup ring flaking particles\n- Buildup ring pattern on ceiling at 60-70mm\n- Flaking particles falling onto wafer at same radius\n- Particle distribution matches ceiling buildup location\n- Gravity-driven particle deposition creating donut\n\n**Contributing Factors**:\n- Ceiling cleaning not thorough in PM\n- Buildup accumulates at specific radius due to gas flow\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-03\n2. **Ceiling clean**: Focus on ring buildup area\n3. **Full chamber clean**: Ensure all buildup removed\n4. **Particle wafer**: Verify <0.05 particles/cm\u00b2\n5. **Seasoning**: 5-wafer conditioning\n\n## Prevention Measures\n\n- Add ceiling visual inspection to PM\n- Focus cleaning on known buildup zones\n- Increase particle wafer frequency\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-5632. Donut at 40-60mm radius. 22% yield loss on 15 wafers. Film stress measurement shows tensile ring.\n\nProcess Context: CVD-AMAT-10, Recipe: STRESS_NITRIDE. Temperature showing gradient at mid-radius. Chuck heater zone 2 (mid-radius) reading 8\u00b0C high. Stress 1.5 GPa at ring vs. 1.0 GPa spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck heater zone 2 over-temperature\n- Zone 2 running 8\u00b0C above setpoint\n- Elevated temperature at mid-radius affecting film stress\n- Ring of high stress (1.5 GPa vs. 1.0 GPa spec)\n- Thermal gradient creating donut-shaped stress pattern\n\n**Contributing Factors**:\n- Heater zone control fault\n- Zone temperature monitoring not alarming properly\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-10\n2. **Heater diagnostics**: Check zone 2 controller and thermocouple\n3. **Repair**: Replace faulty component P/N 814-0789\n4. **Temperature verification**: All zones \u00b12\u00b0C of setpoint\n5. **Stress test**: Verify uniform stress <1.2 GPa\n\n## Prevention Measures\n\n- Add per-zone temperature monitoring to FDC\n- Configure alarm for zone deviation >3\u00b0C\n- Include zone balance check in monthly PM\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743. Ring defects at 50-70mm. 11% yield loss on 7 wafers. Pattern only after specific process step sequence.\n\nProcess Context: ETCH-LAM-13, Recipe: DUAL_DAMASCENE. Issue only when preceded by CVD step on CVD-AMAT-12. Wafers from other CVD tools show no donut. Residue ring from CVD affecting etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process integration issue - CVD residue affecting etch\n- Donut only appears after CVD-AMAT-12 step\n- Other CVD tools do not create issue\n- Residue ring from CVD-AMAT-12 affecting etch uniformity\n- Tool-specific interaction causing defect pattern\n\n**Contributing Factors**:\n- CVD-AMAT-12 depositing non-uniform residue\n- Tool interaction not characterized\n\n## Corrective Actions\n\n1. **Immediate**: Route away from CVD-AMAT-12 for this sequence\n2. **CVD investigation**: Check CVD-AMAT-12 for uniformity issue\n3. **Clean integration**: Add rinse step if residue confirmed\n4. **Verify**: Test wafers through both CVD tools\n5. **Document**: Update process routing constraints\n\n## Prevention Measures\n\n- Characterize tool interactions for critical sequences\n- Add CVD uniformity to qualification\n- Document approved tool combinations\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-7854. Donut at 45-65mm radius. 16% yield loss on 10 wafers. RF match showing position at limit for mid-radius zone.\n\nProcess Context: CVD-TEL-05, Recipe: HDP_STI. RF match capacitor position at 95% of range. Match struggling to tune mid-radius zone. Reflected power 15% at ring zone vs. 5% spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network at tuning limit\n- Match capacitor at 95% of range for mid-radius zone\n- Unable to properly tune, reflected power at 15%\n- Poor RF coupling at ring zone causing non-uniform plasma\n- Donut pattern from RF delivery issue\n\n**Contributing Factors**:\n- Match network components drifted over time\n- Process conditions changed pushing match to limits\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-05\n2. **Match service**: Replace capacitors P/N 923-0567\n3. **Tune system**: Optimize for process conditions\n4. **Verify**: Match position <80% of range\n5. **RF verification**: Reflected power <5% all zones\n\n## Prevention Measures\n\n- Monitor match position vs. range\n- Configure alarm at 85% of range\n- Service match before hitting limits\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-8965. Ring at 55-80mm radius. 24% yield loss on 17 wafers. Chamber pressure showing mid-radius variation.\n\nProcess Context: ETCH-AMAT-06, Recipe: SPACER_ETCH. Baffle plate warped creating pressure gradient. Pressure 5% higher at mid-radius zone. Etch rate elevated at ring location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Warped baffle plate causing pressure non-uniformity\n- Baffle plate warped from thermal cycling\n- 5% pressure elevation at mid-radius zone\n- Local pressure increase causing etch rate enhancement\n- Donut pattern follows pressure gradient\n\n**Contributing Factors**:\n- Baffle thermal stress from process conditions\n- Baffle inspection not in PM checklist\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-06\n2. **Inspect baffle**: Document warpage pattern\n3. **Replace baffle**: P/N 721-0890 (upgraded material)\n4. **Pressure mapping**: Verify uniform after replacement\n5. **Etch uniformity**: Confirm <5% variation\n\n## Prevention Measures\n\n- Add baffle inspection to quarterly PM\n- Use thermal-rated baffle material\n- Monitor pressure uniformity by zone\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-9076. Donut defects at 40-55mm. 10% yield loss on 6 wafers. Issue correlates with wafer clamp position.\n\nProcess Context: ETCH-TEL-06, Recipe: CONTACT_ETCH. Clamp ring showing wear at specific radius. Wear causing plasma perturbation. Clamp at 2,500 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring wear creating plasma perturbation\n- Clamp ring at 2,500 RF-hours showing localized wear\n- Wear pattern at 45-50mm radius\n- Plasma disturbance at worn clamp location\n- Donut pattern matches clamp wear geometry\n\n**Contributing Factors**:\n- Clamp ring wear rate higher than expected\n- Wear pattern concentrated at contact zone\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-06\n2. **Inspect clamp ring**: Document wear pattern\n3. **Replace clamp ring**: P/N 716-0345\n4. **Plasma verification**: Confirm uniform after replacement\n5. **Process qual**: Verify no donut pattern\n\n## Prevention Measures\n\n- Add clamp ring inspection to PM\n- Track clamp ring RF-hours\n- Replace at early wear signs\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0298. Ring at 50-70mm radius. 18% yield loss on 12 wafers. Film analysis shows composition variation at ring.\n\nProcess Context: CVD-AMAT-12, Recipe: BPSG_DEP. B and P dopant distribution showing ring enhancement. Gas mixing at mid-radius zone non-uniform. Dopant concentration 15% higher at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform dopant gas mixing\n- B and P dopant concentration 15% higher at ring zone\n- Gas mixing non-uniform at mid-radius\n- Gas injection pattern creating localized enhancement\n- BPSG composition gradient causing defects\n\n**Contributing Factors**:\n- Gas injection geometry creating mixing pattern\n- Dopant flow not optimized for uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-12\n2. **Gas injection review**: Check injection pattern\n3. **Flow optimization**: Adjust dopant gas flows for uniformity\n4. **Composition test**: Verify uniform B/P distribution\n5. **Recipe update**: Document optimized settings\n\n## Prevention Measures\n\n- Add dopant uniformity to process control\n- Optimize gas injection for better mixing\n- Include composition check in qualification\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-1409. Donut at 45-65mm radius. 14% yield loss on 9 wafers. OES showing plasma intensity ring.\n\nProcess Context: ETCH-LAM-15, Recipe: POLY_GATE. OES intensity 20% higher at mid-radius zone. Coil inductor showing localized degradation. RF coupling non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ICP coil localized degradation\n- Coil showing degradation at mid-radius section\n- RF coupling enhanced at degraded location\n- OES confirms 20% higher plasma intensity at ring\n- Donut pattern from non-uniform plasma generation\n\n**Contributing Factors**:\n- Coil degradation not uniform across area\n- Plasma intensity monitoring not zone-specific\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-15\n2. **Coil inspection**: Document degradation location\n3. **Replace coil**: P/N 925-0789\n4. **RF calibration**: Tune for uniform plasma\n5. **OES verification**: Confirm uniform intensity\n\n## Prevention Measures\n\n- Add coil visual inspection to monthly PM\n- Implement zone-specific OES monitoring\n- Track coil RF-hours for replacement\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2510. Ring defects at 55-80mm. 21% yield loss on 15 wafers. Pattern visible on thermal camera during process.\n\nProcess Context: CVD-TEL-08, Recipe: LPCVD_POLY. Thermal image shows cold ring at mid-radius. Susceptor heating element degraded at zone 2. Temperature 12\u00b0C low at ring zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor heater zone 2 degradation\n- Zone 2 heating element degraded\n- Temperature 12\u00b0C below setpoint at mid-radius\n- Cold ring affecting deposition rate and quality\n- Donut pattern visible on thermal imaging\n\n**Contributing Factors**:\n- Heater element aging not detected\n- Zone temperature trending not monitored\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-08\n2. **Heater diagnostics**: Check zone 2 resistance\n3. **Replace heater**: Susceptor heater P/N 814-0567\n4. **Temperature calibration**: All zones \u00b12\u00b0C\n5. **Thermal verification**: Uniform temperature confirmed\n\n## Prevention Measures\n\n- Monitor heater resistance per zone\n- Add thermal uniformity check to PM\n- Configure temperature deviation alarm\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-3621. Donut at 40-60mm radius. 9% yield loss on 5 wafers. Pattern correlates with chuck groove location.\n\nProcess Context: ETCH-AMAT-09, Recipe: OXIDE_ETCH. ESC with concentric grooves for He distribution. Groove at 50mm radius partially blocked. Local He flow disruption at groove.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC He distribution groove blockage\n- Groove at 50mm radius partially blocked\n- Blocked groove causing He flow disruption\n- Thermal non-uniformity at groove location\n- Donut pattern matches groove radius\n\n**Contributing Factors**:\n- ESC groove inspection not in PM\n- Particle accumulation in groove\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-09\n2. **ESC inspection**: Check all He distribution grooves\n3. **Clean grooves**: Clear any blockage\n4. **He flow test**: Verify uniform distribution\n5. **Thermal verification**: Check wafer temperature uniformity\n\n## Prevention Measures\n\n- Add ESC groove inspection to quarterly PM\n- Implement He flow verification test\n- Clean ESC grooves during chamber cleans\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-4732. Ring at 50-70mm radius. 17% yield loss on 11 wafers. New gas supply showing purity variation.\n\nProcess Context: CVD-LAM-09, Recipe: TEOS_ILD. New TEOS supplier started 1 week ago. TEOS delivery at ring zone showing 8% flow variation. Supplier qualification incomplete.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New TEOS supply quality variation\n- New supplier TEOS showing flow variation at mid-radius\n- 8% flow difference affecting deposition at ring zone\n- Supplier qualification not completed before production use\n- Precursor quality creating donut pattern\n\n**Contributing Factors**:\n- Supplier change released without full qualification\n- Flow distribution sensitive to precursor properties\n\n## Corrective Actions\n\n1. **Immediate**: Switch to previous TEOS supplier\n2. **Investigation**: Analyze new supplier TEOS properties\n3. **Qualification**: Complete full qualification if using new supplier\n4. **Uniformity test**: Verify no donut with original supplier\n5. **Document**: Update supplier qualification requirements\n\n## Prevention Measures\n\n- Require full process qualification for supplier changes\n- Include uniformity test in supplier qualification\n- Track precursor lot numbers\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-5843. Donut defects at 45-65mm. 13% yield loss on 8 wafers. Chamber showing seasoning film ring pattern.\n\nProcess Context: ETCH-TEL-09, Recipe: CONTACT_OPEN. Seasoning film thickness varies with radius. Film 30% thinner at ring zone. Inadequate seasoning at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform seasoning film at mid-radius\n- Seasoning film 30% thinner at ring zone\n- Inadequate surface conditioning at mid-radius\n- Process affected by exposed chamber surface at ring\n- Donut pattern from seasoning non-uniformity\n\n**Contributing Factors**:\n- Seasoning recipe not optimized for uniformity\n- Seasoning film thickness not verified\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-09\n2. **Re-season**: Run extended seasoning (15 wafers)\n3. **Uniformity check**: Verify uniform seasoning coverage\n4. **Seasoning recipe review**: Optimize for uniform deposition\n5. **Process qual**: Confirm no donut pattern\n\n## Prevention Measures\n\n- Optimize seasoning recipe for uniformity\n- Add seasoning uniformity verification\n- Monitor seasoning film condition periodically\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6954. Ring at 55-75mm radius. 20% yield loss on 14 wafers. Focus ring showing arc damage at specific radius.\n\nProcess Context: ETCH-LAM-17, Recipe: GATE_ETCH. Focus ring at 4,000 RF-hours. Arc marks visible at 65mm radius. Arcing creating localized plasma disturbance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus ring arcing at mid-radius\n- Arc damage visible at 65mm radius on focus ring\n- Focus ring at 4,000 RF-hours with surface degradation\n- Arcing causing localized plasma enhancement\n- Donut pattern centered on arc location\n\n**Contributing Factors**:\n- Focus ring surface condition degraded\n- Arcing developed at specific radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-17\n2. **Inspect focus ring**: Document arc damage\n3. **Replace focus ring**: P/N 715-0678 (arc damage = must replace)\n4. **Chamber inspection**: Check for secondary arc damage\n5. **RF stability test**: Verify no arcing after replacement\n\n## Prevention Measures\n\n- Implement RF arc detection\n- Add focus ring visual inspection to weekly PM\n- Replace focus ring at first sign of surface degradation\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-7065. Donut at 40-55mm radius. 8% yield loss on 5 wafers. Minor issue only on certain wafer orientations.\n\nProcess Context: CVD-AMAT-14, Recipe: PECVD_OXIDE. Donut more pronounced on specific notch orientations. Gas injection asymmetry creating orientation-dependent pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas injection asymmetry causing orientation-dependent donut\n- Pattern more pronounced at specific notch orientations\n- Gas injection not symmetric around chamber\n- Asymmetry creating localized enhancement at certain angles\n- Wafer rotation not used in this recipe\n\n**Contributing Factors**:\n- Recipe does not include wafer rotation\n- Gas injection geometry not perfectly symmetric\n\n## Corrective Actions\n\n1. **Immediate**: Review recipe parameters\n2. **Add rotation**: Enable wafer rotation during deposition\n3. **Gas injection check**: Verify injection hole uniformity\n4. **Uniformity test**: Confirm donut eliminated with rotation\n5. **Recipe update**: Save corrected recipe\n\n## Prevention Measures\n\n- Use wafer rotation for uniformity-critical processes\n- Verify gas injection symmetry during PM\n- Check orientation sensitivity in qualification\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-8176. Ring defects at 50-70mm. 15% yield loss on 10 wafers. Showerhead temperature gradient causing ring.\n\nProcess Context: CVD-TEL-10, Recipe: ALD_OXIDE. Showerhead temperature showing ring pattern. Mid-radius 5\u00b0C cooler than center/edge. Cooling channel blockage suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead cooling channel partial blockage\n- Mid-radius zone 5\u00b0C cooler than surrounding areas\n- Indicates excessive cooling at that radius\n- Likely partial blockage redirecting coolant flow\n- Temperature ring affecting ALD precursor delivery\n\n**Contributing Factors**:\n- Cooling channel contamination or scale buildup\n- Cooling system maintenance not performed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-10\n2. **Cooling system flush**: Clean showerhead cooling channels\n3. **Inspect for scale**: Check for mineral buildup\n4. **Temperature verification**: Must achieve \u00b12\u00b0C uniformity\n5. **Coolant maintenance**: Replace coolant if degraded\n\n## Prevention Measures\n\n- Add cooling system maintenance to PM\n- Use DI water or approved coolant only\n- Monitor showerhead temperature uniformity\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-9287. Donut at 45-60mm radius. 19% yield loss on 13 wafers. Turbo pump vibration causing plasma instability.\n\nProcess Context: ETCH-AMAT-11, Recipe: VIA_ETCH. Turbo pump at 35,000 hours showing vibration. Vibration frequency matching donut radius resonance. Pump replacement overdue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Turbo pump vibration affecting plasma stability\n- Pump at 35,000 hours with elevated vibration\n- Vibration frequency creating plasma standing wave\n- Standing wave pattern at mid-radius creating donut\n- Pump replacement overdue\n\n**Contributing Factors**:\n- Pump life limit not enforced\n- Vibration monitoring not linked to process quality\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-11\n2. **Replace turbo pump**: P/N 634-0567\n3. **Vibration verification**: Confirm <0.1g after replacement\n4. **Plasma stability**: Verify uniform plasma\n5. **Process qual**: Confirm no donut pattern\n\n## Prevention Measures\n\n- Replace turbo pump at 30,000 hours\n- Add vibration monitoring to FDC\n- Link vibration to process quality metrics\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-0398. Ring at 55-80mm radius. 12% yield loss on 7 wafers. Issue after power supply replacement.\n\nProcess Context: CVD-LAM-11, Recipe: SILANE_NITRIDE. RF power supply replaced last week. New supply showing different output waveform. Mid-radius zone RF delivery affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New RF power supply output characteristics different\n- Replacement power supply waveform slightly different\n- Process sensitivity to waveform creating mid-radius issue\n- Not detected in standard post-replacement test\n- Donut from subtle RF delivery difference\n\n**Contributing Factors**:\n- Power supply replacement not tested for waveform matching\n- Standard qualification did not catch issue\n\n## Corrective Actions\n\n1. **Immediate**: Hold processing for RF verification\n2. **Waveform analysis**: Compare old vs. new supply output\n3. **Tuning**: Adjust match network for new supply characteristics\n4. **Uniformity test**: Verify donut eliminated\n5. **Document**: Update power supply qualification requirements\n\n## Prevention Measures\n\n- Require waveform matching verification for PS replacement\n- Include extended qualification for major component changes\n- Document acceptable waveform specifications\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-1509. Donut at 40-55mm radius. 16% yield loss on 10 wafers. Process gas showing stratification.\n\nProcess Context: ETCH-TEL-11, Recipe: HARDMASK_OPEN. Process gas density stratifying in chamber. Heavier gas components concentrating at mid-radius. Temperature gradient affecting gas distribution.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas stratification from thermal gradient\n- Temperature gradient causing gas density stratification\n- Heavier gas components concentrating at mid-radius\n- Stratification affecting etch chemistry at ring zone\n- Donut pattern from non-uniform gas distribution\n\n**Contributing Factors**:\n- Gas mixing not optimized\n- Thermal gradient allowing stratification\n\n## Corrective Actions\n\n1. **Immediate**: Review process conditions\n2. **Temperature uniformity**: Verify chuck temperature uniform\n3. **Gas flow optimization**: Adjust for better mixing\n4. **Recipe modification**: Consider flow rate changes\n5. **Uniformity test**: Confirm no donut\n\n## Prevention Measures\n\n- Optimize gas injection for uniform mixing\n- Maintain thermal uniformity <3\u00b0C\n- Consider gas pre-heating if stratification prone\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2620. Ring defects at 50-65mm. 23% yield loss on 16 wafers. Multiple lots affected over 3 days.\n\nProcess Context: CVD-AMAT-16, Recipe: W_NUCLEATION. Chamber liner flaking at mid-radius. Flakes causing particle contamination at ring zone. Liner at 5,500 RF-hours (spec: 5,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner flaking beyond life limit\n- Liner at 5,500 RF-hours exceeds 5,000 spec\n- Flaking concentrated at mid-radius (typical wear zone)\n- Flakes creating particle donut pattern\n- Multiple lots over 3 days indicates progressive failure\n\n**Contributing Factors**:\n- Liner replacement schedule not enforced\n- Flaking developed at characteristic radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-16\n2. **Replace liner**: P/N 718-0789 full liner kit\n3. **Chamber clean**: Remove all flake contamination\n4. **Particle verification**: <0.05 particles/cm\u00b2\n5. **Extended seasoning**: 15 wafers after liner change\n\n## Prevention Measures\n\n- Enforce liner replacement at 5,000 RF-hours\n- Add liner inspection to weekly PM\n- Track liner condition trending\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-3731. Donut at 45-70mm radius. 11% yield loss on 7 wafers. Backside contamination at ring location.\n\nProcess Context: ETCH-LAM-19, Recipe: POLY_ETCH. Wafer backside showing contamination ring. Contamination transferred from chuck. Chuck surface degraded at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck surface contamination at mid-radius\n- Chuck surface degraded at ring location\n- Contamination transferring to wafer backside\n- Backside contamination affecting process at ring\n- Chuck wear pattern at characteristic radius\n\n**Contributing Factors**:\n- Chuck surface inspection not thorough\n- Contamination buildup at specific radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-19\n2. **Chuck clean**: Full chuck surface cleaning\n3. **Surface inspection**: Check for damage requiring replacement\n4. **Resurface or replace**: Chuck P/N 716-0890 if damaged\n5. **Backside verification**: Confirm no contamination transfer\n\n## Prevention Measures\n\n- Add chuck surface inspection to PM\n- Clean chuck during chamber cleans\n- Monitor wafer backside contamination\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-4842. Ring at 55-75mm radius. 18% yield loss on 12 wafers. Magnetic field showing ring pattern.\n\nProcess Context: PVD-AMAT-08, Recipe: TAN_BARRIER. Magnet array degradation creating field ring. Magnetic field 15% weaker at mid-radius. Magnet at 18 months service.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Magnet array degradation creating field non-uniformity\n- Magnet array at 18 months showing field degradation\n- Magnetic field 15% weaker at mid-radius zone\n- Field non-uniformity affecting plasma/target erosion\n- Donut pattern from field-driven sputtering variation\n\n**Contributing Factors**:\n- Magnet demagnetization at specific zone\n- Magnet life not characterized for this tool\n\n## Corrective Actions\n\n1. **Immediate**: Tool down PVD-AMAT-08\n2. **Magnetic field mapping**: Document field pattern\n3. **Replace magnet array**: P/N 925-0901\n4. **Field verification**: Uniform field after replacement\n5. **Deposition uniformity**: Verify <3% variation\n\n## Prevention Measures\n\n- Track magnet array service life\n- Add magnetic field check to annual PM\n- Replace magnets at 15 months proactively\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-5953. Donut defects at 40-60mm. 7% yield loss on 4 wafers. Minor issue at lot startup.\n\nProcess Context: CVD-TEL-12, Recipe: USG_CAP. First 4 wafers of lot showing donut. Subsequent wafers normal. Chamber thermal stabilization incomplete at lot start.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal stabilization incomplete at lot start\n- First 4 wafers affected, subsequent normal\n- Chamber mid-radius zone slower to reach equilibrium\n- Thermal gradient at startup creating temporary donut\n- Stabilization routine insufficient\n\n**Contributing Factors**:\n- Standard warm-up not adequate\n- Lot startup effects not mitigated\n\n## Corrective Actions\n\n1. **Immediate**: Review startup procedure\n2. **Extended warm-up**: Add 2-minute stabilization delay\n3. **Dummy wafer**: Consider first-slot dummy for critical lots\n4. **Verify**: Subsequent lots with extended warm-up\n5. **Document**: Update lot startup procedure\n\n## Prevention Measures\n\n- Implement extended warm-up for thermal-sensitive processes\n- Consider dummy wafer slot for lot startup\n- Monitor first-wafer yield trend\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-6064. Ring at 50-70mm radius. 14% yield loss on 9 wafers. Endpoint showing ring zone detection delay.\n\nProcess Context: ETCH-AMAT-13, Recipe: VIA_OPEN. Endpoint OES signal weaker at mid-radius zone. OES fiber bundle degraded at specific fibers. Ring zone over-etched from late endpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OES fiber bundle partial degradation\n- Specific fibers viewing mid-radius zone degraded\n- Weak signal from ring zone causing endpoint delay\n- Over-etch at ring zone from late detection\n- Donut pattern from endpoint-driven non-uniformity\n\n**Contributing Factors**:\n- OES fiber bundle aging not uniform\n- Zone-specific endpoint not implemented\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-13\n2. **OES diagnostics**: Identify degraded fibers\n3. **Replace fiber bundle**: P/N 727-0456\n4. **OES calibration**: Full system calibration\n5. **Endpoint verification**: Test endpoint across all zones\n\n## Prevention Measures\n\n- Add OES signal uniformity check to PM\n- Implement zone-specific endpoint monitoring\n- Track fiber bundle signal degradation\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-7175. Donut at 45-65mm radius. 22% yield loss on 15 wafers. Facility cooling water temperature spike.\n\nProcess Context: CVD-LAM-13, Recipe: HDP_FILL. Facility cooling water spiked 5\u00b0C during lot processing. Chuck temperature affected at mid-radius (closest to cooling inlet). Chamber near cooling system inlet.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility cooling water temperature excursion\n- Cooling water 5\u00b0C above normal during processing\n- Mid-radius zone (near cooling inlet) most affected\n- Temperature spike causing deposition non-uniformity\n- Donut pattern from thermal transient\n\n**Contributing Factors**:\n- Facility cooling system issue\n- Tool near cooling inlet more susceptible\n- Process continued despite cooling excursion\n\n## Corrective Actions\n\n1. **Immediate**: Verify cooling water now stable\n2. **Coordinate with facilities**: Root cause cooling spike\n3. **Wafer disposition**: Review affected wafers\n4. **Verification**: Confirm stable temperature before restart\n5. **Monitor**: Enhanced cooling monitoring during lot\n\n## Prevention Measures\n\n- Configure cooling water temperature interlock\n- Add cooling temperature to FDC\n- Coordinate with facilities on cooling system status\n- Consider local temperature control for critical tools\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-8286. Ring defects at 55-80mm. 10% yield loss on 6 wafers. Issue on specific recipe only, other recipes normal.\n\nProcess Context: ETCH-TEL-13, Recipe: ETCH_SPECIAL (high power). High power recipe A shows donut. Standard recipe B on same tool normal. Recipe A RF power pushing edge ring beyond capability.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge ring stress\n- High power Recipe A stressing edge ring beyond capability\n- Standard Recipe B within edge ring limits\n- Edge ring wear accelerated by high power recipe\n- Donut from recipe-specific ring degradation\n\n**Contributing Factors**:\n- Edge ring spec not matched to high power recipe\n- Recipe qualification did not assess ring life impact\n\n## Corrective Actions\n\n1. **Immediate**: Suspend Recipe A on this tool\n2. **Edge ring replacement**: P/N 715-0789 (high-power rated)\n3. **Recipe qualification**: Requalify with appropriate ring\n4. **Monitor**: Enhanced monitoring for high power recipes\n5. **Documentation**: Update recipe requirements\n\n## Prevention Measures\n\n- Match edge ring specification to recipe power level\n- Implement recipe-specific ring life tracking\n- Qualify high power recipes with appropriate hardware\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-9397. Donut at 40-55mm radius. 17% yield loss on 11 wafers. Pattern correlates with showerhead spray ring.\n\nProcess Context: CVD-AMAT-18, Recipe: MOCVD_OXIDE. Showerhead spray ring showing deposits. Spray ring at 50mm radius partially blocked. Precursor delivery disrupted at ring zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead spray ring blockage\n- Spray ring at 50mm radius partially blocked\n- Deposit buildup on ring injection holes\n- Precursor delivery disrupted creating donut pattern\n- Pattern matches spray ring geometry\n\n**Contributing Factors**:\n- Spray ring cleaning not thorough\n- Buildup at specific injection geometry\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-18\n2. **Showerhead removal**: Full inspection and cleaning\n3. **Spray ring focus**: Ensure all holes clear\n4. **Flow verification**: Confirm uniform spray pattern\n5. **Uniformity test**: Verify no donut\n\n## Prevention Measures\n\n- Add spray ring inspection to PM\n- Reduce cleaning interval for this recipe\n- Monitor spray pattern periodically\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0408. Ring at 50-75mm radius. 25% yield loss on 18 wafers. Critical failure with multiple parameters out of spec.\n\nProcess Context: ETCH-LAM-21, Recipe: CRITICAL_GATE. Multiple FDC parameters out of spec at ring zone: He flow +50%, RF reflected +20%, temperature -8\u00b0C. System-level failure at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: System-level failure affecting mid-radius zone\n- Multiple parameters simultaneously out of spec\n- He flow, RF coupling, temperature all affected at ring\n- Indicates common root cause affecting mid-radius systems\n- Likely major hardware failure (ESC, electrode, or thermal system)\n\n**Contributing Factors**:\n- Multiple systems degraded together suggests single root cause\n- May be ESC failure affecting all mid-radius parameters\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-21 for full investigation\n2. **Systematic diagnostics**: Check ESC, electrode, thermal system\n3. **Identify common cause**: ESC failure most likely\n4. **Replace affected components**: Based on diagnostics\n5. **Full qualification**: All parameters before restart\n\n## Prevention Measures\n\n- Implement correlated parameter monitoring\n- Configure multi-parameter alarm for system-level issues\n- Regular system health checks in PM\n\n**Severity**: Critical\n**Yield Impact**: 25%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-1519. Donut at 45-60mm radius. 13% yield loss on 8 wafers. Rotation speed variation detected.\n\nProcess Context: CVD-TEL-14, Recipe: UNIFORM_DEP. Wafer rotation showing 3% speed variation. Variation creating ring at certain radius. Motor encoder showing intermittent signal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Rotation motor encoder intermittent fault\n- Encoder showing intermittent signal\n- 3% speed variation from encoder feedback error\n- Speed variation affecting deposition at specific radius\n- Donut pattern from rotation non-uniformity\n\n**Contributing Factors**:\n- Encoder degradation not detected by standard checks\n- Speed feedback error causing control instability\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-14\n2. **Encoder diagnostics**: Check encoder signal quality\n3. **Replace encoder**: P/N 634-0678 if degraded\n4. **Motor calibration**: Verify smooth rotation\n5. **Uniformity test**: Confirm no donut\n\n## Prevention Measures\n\n- Add encoder signal quality to PM checks\n- Monitor rotation speed stability in FDC\n- Include motor system in predictive maintenance\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-2630. Ring at 55-70mm radius. 9% yield loss on 5 wafers. Pattern matches specific die row.\n\nProcess Context: ETCH-AMAT-15, Recipe: LOGIC_ETCH. Donut pattern falls on specific die row at mid-radius. Process marginality at that radius. Design sensitivity interaction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Design-process interaction at mid-radius\n- Specific die row at mid-radius more process-sensitive\n- Minor donut creating failures only on sensitive design\n- Other die rows tolerant to same variation\n- Design-process marginality exposed\n\n**Contributing Factors**:\n- Design sensitivity not characterized for process variation\n- Mid-radius process within spec but at edge\n\n## Corrective Actions\n\n1. **Immediate**: Review process capability at mid-radius\n2. **Tighten process**: Reduce mid-radius variation\n3. **Design feedback**: Report design sensitivity to design team\n4. **Recipe optimization**: Improve uniformity if possible\n5. **Cpk analysis**: Verify adequate margin after optimization\n\n## Prevention Measures\n\n- Include sensitive structures in process qualification\n- Communicate design sensitivity to manufacturing\n- Build process margin for sensitive designs\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-3741. Donut defects at 40-60mm. 15% yield loss on 10 wafers. Issue started after maintenance on adjacent tool.\n\nProcess Context: CVD-LAM-15, Recipe: PECVD_CAP. Adjacent tool CVD-LAM-16 had maintenance. EMI interference detected since LAM-16 restart. Interference affecting LAM-15 plasma at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EMI interference from adjacent tool\n- CVD-LAM-16 maintenance introduced EMI source\n- EMI affecting CVD-LAM-15 RF plasma generation\n- Interference pattern creating donut at mid-radius\n- Issue correlates with LAM-16 restart\n\n**Contributing Factors**:\n- Post-maintenance verification of LAM-16 incomplete\n- EMI susceptibility not assessed\n\n## Corrective Actions\n\n1. **Immediate**: Investigate LAM-16 EMI emission\n2. **EMI survey**: Measure interference levels\n3. **Correct LAM-16**: Fix EMI source (grounding, shielding)\n4. **Shield LAM-15**: If needed, add RF shielding\n5. **Both tools**: Verify no interference after correction\n\n## Prevention Measures\n\n- Include EMI check in post-maintenance verification\n- Maintain adequate tool spacing or shielding\n- Implement periodic EMI surveys\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratch marks detected on lot W2024-4521. Scratches 25-35mm length, diagonal orientation. 14% yield loss affecting wafers 3, 5, 7, 9, 11 in FOUP-2847. Wafers 2, 4, 6, 8, 10 in same FOUP unaffected.\n\nProcess Context: Wafers processed through HANDLER-BROOKS-05. Same handler used for FOUP-2848 with no scratches observed. Scratches appear before CMP step.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-2847 odd-numbered slot damage\n- Scratches on wafers 3, 5, 7, 9, 11 (odd slots only)\n- Even slots 2, 4, 6, 8, 10 unaffected in same FOUP\n- FOUP-2848 using same handler shows no scratches\n- Pattern conclusively indicates FOUP slot damage, NOT handler\n\n**Correlation Reasoning**:\n- If handler was cause \u2192 ALL wafers would be affected\n- If handler was cause \u2192 FOUP-2848 would also show scratches\n- Odd-slot pattern \u2192 specific slot supports damaged\n- FOUP-specific, slot-specific damage confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-2847\n2. **Inspection**: Examine slots 3, 5, 7, 9, 11 with magnification\n3. **Document**: Photo damage for failure analysis\n4. **FOUP disposition**: Scrap or repair based on damage extent\n5. **Wafer review**: Affected wafers likely scrap\n\n## Prevention Measures\n\n- Implement FOUP slot inspection every 100 uses\n- Add slot-level defect tracking to identify FOUP-specific issues\n- Configure wafer map analysis for slot pattern detection\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch defects on lot W2024-5632. All 25 wafers show scratches at same orientation (45\u00b0 diagonal). Scratch length 20-30mm. FOUP-3156 used.\n\nProcess Context: HANDLER-BROOKS-07 processed this lot. Previous lot in different FOUP also shows same scratch pattern. Handler end effector at 48,000 wafer moves (spec: replace at 50,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler end effector wear causing scratches\n- ALL wafers in lot scratched at identical orientation\n- Previous lot (different FOUP) shows same pattern\n- Same handler used for both lots\n- End effector at 48,000 moves approaching 50,000 limit\n\n**Correlation Reasoning**:\n- ALL wafers affected \u2192 not slot-specific, rules out FOUP\n- Multiple FOUPs show same pattern \u2192 confirms handler\n- Identical orientation \u2192 mechanical contact point on handler\n- 48K moves \u2192 end effector wear consistent with symptoms\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-07\n2. **Inspect end effector**: Check for wear, debris, or damage\n3. **Replace end effector**: P/N 412-0567\n4. **Calibration**: Full handler teach point verification\n5. **Test wafers**: Verify no scratches after replacement\n\n## Prevention Measures\n\n- Replace end effector at 45,000 moves (before 50K limit)\n- Add end effector inspection to weekly PM\n- Track wafer moves per handler for predictive replacement\n\n**Severity**: Critical\n**Yield Impact**: 100% of lot",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743. Wafers 1, 2, 3, 4 scratched in FOUP-A. Wafers 5-25 in FOUP-A unaffected. Same handler processed FOUP-B with no scratches.\n\nProcess Context: HANDLER-YASKAWA-03. Scratches are 15-25mm, horizontal orientation. Wafers 1-4 were first loaded into FOUP-A after FOUP cleaning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A slots 1-4 damaged during FOUP cleaning\n- Only wafers 1, 2, 3, 4 affected (first 4 slots)\n- Wafers 5-25 in same FOUP unaffected\n- FOUP-B using same handler shows no issue\n- Damage pattern suggests cleaning process impact\n\n**Correlation Reasoning**:\n- Handler ruled out \u2192 FOUP-B processed cleanly\n- Slots 1-4 only \u2192 specific location damage\n- Post-cleaning \u2192 cleaning process may have damaged slots\n- First slots more exposed during cleaning \u2192 mechanism confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-A\n2. **Slot inspection**: Examine slots 1-4 for damage/burrs\n3. **Cleaning review**: Investigate FOUP cleaning process\n4. **FOUP disposition**: Repair or scrap\n5. **Cleaning audit**: Verify cleaning procedure\n\n## Prevention Measures\n\n- Inspect FOUPs after cleaning before release\n- Review cleaning process for potential damage modes\n- Add post-clean inspection to FOUP management\n\n**Severity**: Major\n**Yield Impact**: 16% (4/25 wafers)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-7854. Scratches detected on wafers from CMP-AMAT-05 only. Wafers from CMP-AMAT-06 (same lot split) show no scratches. Radial scratch pattern observed.\n\nProcess Context: Scratches 30-50mm length with radial orientation from wafer center. CMP pad on AMAT-05 at 850 wafers (spec: 1,000 wafer life). Pad conditioning diamond dresser recently replaced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP pad glazing or embedded particle on AMAT-05\n- Scratches only on CMP-AMAT-05 processed wafers\n- Same lot split to AMAT-06 shows no scratches\n- Radial pattern consistent with CMP rotation\n- New diamond dresser may not be conditioning properly\n\n**Correlation Reasoning**:\n- Tool-specific \u2192 CMP-AMAT-05 only, not AMAT-06\n- Radial pattern \u2192 CMP rotation mechanism\n- New dresser \u2192 possible conditioning inadequacy\n- Pad at 85% life \u2192 possible glazing or particle trapping\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-05\n2. **Pad inspection**: Check for glazing, embedded particles\n3. **Dresser verification**: Verify conditioning effectiveness\n4. **Replace pad**: If glazed or contaminated\n5. **Post-CMP inspection**: Verify scratch-free wafers\n\n## Prevention Measures\n\n- Verify dresser effectiveness after replacement\n- Add post-CMP scratch inspection\n- Monitor pad condition trending\n\n**Severity**: Major\n**Yield Impact**: 50% of lot (split processing)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8965. Scratches on wafers 6, 12, 18, 24 only (every 6th wafer). Pattern repeats across multiple lots. Scratch orientation varies.\n\nProcess Context: HANDLER-BROOKS-09 feeds multiple tools. 6-wafer batch processing at downstream tool. Scratches appear during load/unload sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Batch tool load/unload sequence position 6 issue\n- Pattern: wafers 6, 12, 18, 24 (every 6th wafer)\n- 6-wafer batch processing at downstream tool\n- Position 6 in each batch has mechanical issue\n- Pattern repeats \u2192 systematic, not random\n\n**Correlation Reasoning**:\n- Every 6th wafer \u2192 batch position correlation\n- Multiple lots affected \u2192 systematic equipment issue\n- Position 6 specific \u2192 load/unload mechanism problem\n- Orientation varies \u2192 contact during handling, not fixed scratch source\n\n## Corrective Actions\n\n1. **Immediate**: Investigate batch tool load/unload position 6\n2. **Mechanism inspection**: Check position 6 contact points\n3. **Alignment verification**: Verify wafer placement accuracy\n4. **Repair**: Fix or replace position 6 mechanism\n5. **Validation**: Test wafers through position 6\n\n## Prevention Measures\n\n- Add position-specific wafer tracking\n- Configure defect analysis for periodic patterns\n- Include batch position check in PM\n\n**Severity**: Major\n**Yield Impact**: 16% (4/25 per lot)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-9076. Only wafer slot 13 affected across 3 consecutive FOUPs (FOUP-1001, 1002, 1003). All other slots clean.\n\nProcess Context: HANDLER-TEL-02 with FOUP opener OPENER-A. Wafers from slot 13 show 20mm scratch near notch. Scratch orientation consistent.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP opener slot 13 position has mechanical defect\n- Slot 13 affected across 3 different FOUPs\n- Same opener (OPENER-A) used for all\n- Consistent scratch location near notch\n- Opener mechanism, not FOUP, is root cause\n\n**Correlation Reasoning**:\n- Multiple FOUPs affected \u2192 not FOUP-specific damage\n- Single slot position \u2192 opener mechanism position-specific\n- Near notch \u2192 notch alignment or gripper contact\n- OPENER-A specific \u2192 opener hardware issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down OPENER-A\n2. **Position 13 inspection**: Check slot 13 mechanism\n3. **Identify contact point**: Find scratch source\n4. **Repair/adjust**: Fix position 13 alignment\n5. **All positions test**: Verify no scratches any position\n\n## Prevention Measures\n\n- Add opener position-by-position inspection to PM\n- Track slot-specific defects to identify opener issues\n- Regular opener calibration verification\n\n**Severity**: Minor\n**Yield Impact**: 4% (1/25 per lot)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-0187. Night shift production shows scratches, day shift production clean. Same handler, same FOUPs used both shifts.\n\nProcess Context: HANDLER-BROOKS-11. Night shift operator adjusted handler speed for 'efficiency'. Speed increased 20% above spec. Scratches appear as acceleration marks.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unauthorized handler speed increase causing scratches\n- Night shift affected, day shift clean\n- Same equipment, same FOUPs \u2192 operator variable\n- Speed increased 20% above specification\n- Acceleration marks from excessive handler speed\n\n**Correlation Reasoning**:\n- Shift-specific \u2192 human factor involved\n- Same hardware both shifts \u2192 not equipment failure\n- Speed increase \u2192 acceleration forces cause slippage\n- Unauthorized change \u2192 procedure deviation\n\n## Corrective Actions\n\n1. **Immediate**: Restore handler speed to specification\n2. **Operator training**: Reinforce no unauthorized changes\n3. **Lock parameters**: Restrict speed adjustment access\n4. **Audit**: Review any other unauthorized changes\n5. **Verification**: Confirm no scratches at correct speed\n\n## Prevention Measures\n\n- Password protect critical handler parameters\n- Implement change logging for parameter adjustments\n- Regular compliance audits\n- Training on procedure adherence\n\n**Severity**: Major\n**Yield Impact**: 50% (night shift production)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-1298. Random wafers affected (3, 7, 11, 19, 22) - no slot pattern. Scratches vary in length and orientation. All from same CMP tool.\n\nProcess Context: CMP-AMAT-08. Post-CMP clean brush showing wear. Brush at 15,000 wafer passes (spec: 12,000). Random scratch pattern from brush fiber release.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn CMP clean brush releasing fibers\n- Random wafer pattern (no slot correlation)\n- Variable scratch length and orientation\n- Brush at 15,000 passes, 25% beyond 12,000 limit\n- Released brush fibers causing scratches during clean\n\n**Correlation Reasoning**:\n- Random pattern \u2192 not FOUP or handler position\n- Tool-specific (CMP-AMAT-08) \u2192 CMP or clean process\n- Variable orientation \u2192 loose particle, not fixed contact\n- Brush beyond life \u2192 fiber release mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-08\n2. **Replace brush**: Clean brush P/N 534-0789\n3. **Chamber clean**: Remove any loose brush fibers\n4. **Post-clean inspection**: Verify scratch-free wafers\n5. **Resume**: After brush replacement verification\n\n## Prevention Measures\n\n- Enforce brush replacement at 12,000 wafer passes\n- Track brush usage with automatic alerts\n- Add brush visual inspection to daily check\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-2309. Wafers 1-12 scratched, wafers 13-25 clean. Single FOUP used. Scratches appeared mid-lot during processing.\n\nProcess Context: HANDLER-YASKAWA-05. Robot end effector contaminated mid-lot with particle. Particle embedded on effector during wafer 12 handling. Subsequent wafers clean after particle dislodged.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transient particle on robot end effector\n- Wafers 1-12 scratched, 13-25 clean\n- Mid-lot onset and resolution\n- Particle picked up, then dislodged during handling\n- End effector contamination event\n\n**Correlation Reasoning**:\n- Sequential wafers 1-12 \u2192 progressive contact issue\n- Wafers 13-25 clean \u2192 problem self-resolved\n- Single FOUP \u2192 not slot damage (would persist)\n- Transient pattern \u2192 particle came and went\n\n## Corrective Actions\n\n1. **Immediate**: Inspect end effector for residual contamination\n2. **Clean effector**: If any debris found\n3. **Source investigation**: Where did particle originate?\n4. **Environment check**: Particle counts in handler area\n5. **Wafer disposition**: Review wafers 1-12\n\n## Prevention Measures\n\n- Add particle monitoring near handler\n- Implement periodic end effector inspection\n- Consider effector cleaning between lots\n\n**Severity**: Major\n**Yield Impact**: 48% (12/25 wafers)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-3410. FOUP-A shows scratches on wafers 1, 3, 5. FOUP-B (same lot, same handler) shows scratches on wafers 2, 4, 6. Pattern seems random.\n\nProcess Context: Both FOUPs processed through HANDLER-BROOKS-03. FOUPs from different FOUP wash cycles. FOUP-A washed Monday, FOUP-B washed Tuesday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP wash process damaging different slots each cycle\n- Different slots affected in each FOUP\n- Both FOUPs recently washed\n- Different wash cycles (Monday vs Tuesday)\n- Wash process causing variable slot damage\n\n**Correlation Reasoning**:\n- Both FOUPs affected \u2192 common process issue\n- Different slots per FOUP \u2192 wash cycle variation\n- Recent wash correlation \u2192 wash process suspect\n- Handler same for both \u2192 rules out handler\n\n## Corrective Actions\n\n1. **Immediate**: Hold FOUP wash process\n2. **Wash investigation**: Inspect wash mechanism\n3. **Identify damage source**: Brush, spray, or handling\n4. **Repair wash system**: Fix damage-causing component\n5. **FOUP inspection**: All washed FOUPs before release\n\n## Prevention Measures\n\n- Implement post-wash FOUP inspection\n- Add slot-by-slot verification after wash\n- Qualify wash process for slot integrity\n\n**Severity**: Major\n**Yield Impact**: 24% (6/25 wafers per FOUP)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-4521. Circular scratch pattern (arc shape) on 8 wafers. Arc radius ~80mm. Scratches only on wafers processed in morning.\n\nProcess Context: HANDLER-TEL-04 with rotational aligner. Aligner roller showing wear groove. Morning startup shows more aggressive contact. Roller at 6 months service.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-aligner roller wear causing arc scratches\n- Arc-shaped scratches with 80mm radius\n- Matches aligner roller contact radius\n- Morning (cold start) shows more aggressive contact\n- Roller wear groove creating scratch contact\n\n**Correlation Reasoning**:\n- Arc pattern \u2192 rotational contact mechanism\n- 80mm radius \u2192 aligner roller geometry\n- Morning only \u2192 thermal/mechanical cold start effect\n- 6-month roller \u2192 wear accumulation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-04\n2. **Roller inspection**: Check for wear groove\n3. **Replace roller**: P/N 634-0345 if worn\n4. **Alignment calibration**: Verify gentle contact\n5. **Cold start test**: Verify no scratches at startup\n\n## Prevention Measures\n\n- Add roller inspection to monthly PM\n- Implement warm-up sequence for aligner\n- Replace roller at 5-month intervals\n\n**Severity**: Major\n**Yield Impact**: 32%",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-5632. Every wafer shows identical scratch at notch location. Scratch 10mm long, radiating from notch. All 25 wafers affected.\n\nProcess Context: ALIGNER-NIKON-02. Notch finder mechanism. Notch pin showing burr from wear. Pin contacts wafer at notch during alignment. Pin at 100,000 alignment cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder pin burr causing scratches\n- Every wafer affected at identical location (notch)\n- Scratch radiates from notch alignment point\n- Pin at 100,000 cycles showing wear burr\n- All wafers contact same pin \u2192 all scratched\n\n**Correlation Reasoning**:\n- 100% wafers affected \u2192 common contact point\n- Notch location \u2192 notch finder mechanism\n- Identical scratch \u2192 fixed mechanical source\n- High cycle count \u2192 wear-induced burr formation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ALIGNER-NIKON-02\n2. **Pin inspection**: Check notch finder pin\n3. **Replace pin**: P/N 634-0456 notch finder assembly\n4. **Alignment verification**: Verify gentle notch contact\n5. **Test wafers**: Confirm no notch scratches\n\n## Prevention Measures\n\n- Replace notch finder pin at 80,000 cycles\n- Add pin visual inspection to weekly PM\n- Track alignment cycles for predictive maintenance\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743. Wafers from FOUP slots 21-25 (bottom slots) affected. Top slots 1-20 unaffected. Scratches at wafer edge.\n\nProcess Context: FOUP-4521 in use. FOUP showing door seal wear at bottom. Wafers contact seal during load/unload. Bottom slots closer to worn seal area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP door seal wear affecting bottom slots\n- Slots 21-25 (bottom) affected, slots 1-20 clean\n- Edge scratches from seal contact\n- Door seal worn at bottom section\n- Bottom slots in closer proximity to worn seal\n\n**Correlation Reasoning**:\n- Bottom slots only \u2192 position-specific in FOUP\n- Edge scratches \u2192 seal contact point\n- Seal wear at bottom \u2192 geometry matches affected slots\n- Door seal \u2192 contact during open/close cycle\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-4521\n2. **Seal inspection**: Verify door seal wear\n3. **Replace seal**: FOUP door seal replacement\n4. **Or scrap FOUP**: If seal not field-replaceable\n5. **Inspect similar FOUPs**: Check seal condition on others\n\n## Prevention Measures\n\n- Add FOUP seal inspection to maintenance\n- Track FOUP usage cycles for seal life\n- Configure defect analysis for slot position patterns\n\n**Severity**: Minor\n**Yield Impact**: 20% (5/25 wafers)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-7854. Scratches parallel to wafer flat (older 200mm wafers). All 25 wafers affected. Scratches during cassette handling.\n\nProcess Context: 200mm legacy process. Cassette handling (not FOUP). HANDLER-LEGACY-01. Cassette pins worn. Wafers slide on worn pins during tilt sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn cassette pins allowing wafer sliding\n- All wafers scratched (cassette-wide issue)\n- Scratches parallel to flat (sliding direction)\n- Cassette pins worn from extended use\n- Wafers slide during handler tilt sequence\n\n**Correlation Reasoning**:\n- All wafers \u2192 cassette or handler systemic\n- Parallel to flat \u2192 sliding motion\n- Tilt sequence \u2192 gravity-assisted sliding\n- Pin wear \u2192 inadequate wafer retention\n\n## Corrective Actions\n\n1. **Immediate**: Stop using worn cassette\n2. **Pin replacement**: Replace cassette pins\n3. **Cassette inspection**: Check all cassettes in rotation\n4. **Handler review**: Consider tilt angle adjustment\n5. **Verification**: Test wafers in repaired cassette\n\n## Prevention Measures\n\n- Implement cassette pin inspection schedule\n- Track cassette usage for wear prediction\n- Consider cassette upgrade or FOUP migration\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-8965. Wafers 5, 10, 15, 20, 25 scratched (every 5th wafer). Fixed scratch position on each wafer. Multiple lots show same pattern.\n\nProcess Context: HANDLER-BROOKS-13 with 5-wafer buffer station. Buffer position 5 has alignment issue. Wafers mispositioned in buffer scratch on adjacent hardware.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Buffer station position 5 misalignment\n- Every 5th wafer affected (5, 10, 15, 20, 25)\n- 5-wafer buffer station in handler\n- Position 5 misaligned causing contact\n- Pattern repeats across multiple lots\n\n**Correlation Reasoning**:\n- Every 5th wafer \u2192 buffer position correlation\n- Fixed scratch position \u2192 consistent contact point\n- Multiple lots \u2192 systematic, not random\n- Position 5 specific \u2192 buffer alignment issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-13\n2. **Buffer inspection**: Check position 5 alignment\n3. **Realign position 5**: Adjust to specification\n4. **Clearance verification**: Verify no contact\n5. **Test wafers**: Through all 5 buffer positions\n\n## Prevention Measures\n\n- Add buffer position alignment to PM\n- Track position-specific defects\n- Include buffer clearance check in qualification\n\n**Severity**: Major\n**Yield Impact**: 20% (5/25 per lot)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-9076. FOUP-A scratched wafers, FOUP-B clean. Both processed same handler, same time. FOUP-A recently dropped during transport.\n\nProcess Context: FOUP-A dropped from 0.5m height 2 days ago. Visual inspection passed. Internal damage not detected. Wafers 8, 9, 10 show scratches (impact zone slots).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP internal damage from drop not detected\n- FOUP-A dropped 2 days ago, FOUP-B not dropped\n- Visual inspection passed but internal damage present\n- Wafers 8, 9, 10 affected (likely impact zone)\n- Internal slot deformation causing scratches\n\n**Correlation Reasoning**:\n- FOUP-A only \u2192 FOUP-specific cause\n- Same handler for both \u2192 rules out handler\n- Recent drop event \u2192 correlates with symptom onset\n- Slots 8-10 clustered \u2192 impact zone damage\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-A permanently\n2. **Internal inspection**: Detailed slot inspection with scope\n3. **Scrap FOUP**: Drop damage warrants retirement\n4. **Impact analysis**: Wafers 8-10 likely scrap\n5. **Protocol review**: Drop handling procedure\n\n## Prevention Measures\n\n- Mandatory FOUP retirement after any drop\n- Or mandatory internal inspection before reuse\n- Improve FOUP handling procedures\n- Add drop detection/logging to FOUPs\n\n**Severity**: Major\n**Yield Impact**: 12% (3/25 wafers)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-0298. Scratches on all wafers from FOUP left side (slots 1-13). Right side slots (14-25) clean. Handler approaches from left side.\n\nProcess Context: HANDLER-TEL-06. End effector approach angle off by 2\u00b0. Left-side contact on insertion. Angle error accumulated after teach point drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler teach point drift causing angular contact\n- Left side slots (1-13) scratched, right side clean\n- Handler approaches FOUP from left\n- 2\u00b0 angle error causes left-side contact\n- Teach point drift accumulated over time\n\n**Correlation Reasoning**:\n- Left slots only \u2192 approach direction correlation\n- Progressive slots affected \u2192 insertion path issue\n- Angular error \u2192 left-side contact geometry\n- Teach point drift \u2192 gradual onset expected\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-06\n2. **Teach point calibration**: Full position recalibration\n3. **Angle correction**: Verify perpendicular insertion\n4. **Clearance test**: All slot positions\n5. **Verification wafers**: Confirm no scratches\n\n## Prevention Measures\n\n- Add periodic teach point verification to PM\n- Implement position drift monitoring\n- Include angular alignment check monthly\n\n**Severity**: Critical\n**Yield Impact**: 52% (13/25 wafers)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-1409. Only wafers that went through manual inspection scratched. Auto-inspection wafers clean. Microscope stage has burr.\n\nProcess Context: INSP-MANUAL-03 microscope. 12 wafers manually inspected. Inspector placed wafers on stage with burr. Stage surface damaged from dropped tweezers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Manual inspection stage surface damage\n- Only manually inspected wafers scratched\n- Auto-inspection wafers clean\n- Stage surface has burr from dropped tweezers\n- Wafer-to-stage contact causing scratches\n\n**Correlation Reasoning**:\n- Manual inspection correlation \u2192 inspection process issue\n- Auto-inspection clean \u2192 not process tool\n- Stage burr \u2192 contact damage source\n- Dropped tweezers \u2192 damage root cause\n\n## Corrective Actions\n\n1. **Immediate**: Take INSP-MANUAL-03 offline\n2. **Stage inspection**: Locate and document burr\n3. **Stage repair**: Polish or replace stage surface\n4. **Verification**: Confirm smooth surface\n5. **Training**: Reinforce careful tool handling\n\n## Prevention Measures\n\n- Implement inspection stage checks before use\n- Training on proper tool handling\n- Consider stage covers when not in use\n\n**Severity**: Major\n**Yield Impact**: 48% (12/25 wafers)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-2510. Wafers from odd-numbered lots scratched. Even-numbered lots clean. Same handler, same FOUPs used.\n\nProcess Context: HANDLER-BROOKS-15. Odd lots routed through CLEAN-WET-A. Even lots through CLEAN-WET-B. WET-A handler has debris on paddle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wet clean station A handler paddle contamination\n- Odd lots (through WET-A) scratched\n- Even lots (through WET-B) clean\n- Different wet clean routing by lot number\n- WET-A paddle has debris causing scratches\n\n**Correlation Reasoning**:\n- Odd vs even correlation \u2192 routing difference\n- Same handler/FOUPs both \u2192 rules out those\n- WET-A specific \u2192 wet clean station issue\n- Paddle debris \u2192 contact damage source\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CLEAN-WET-A\n2. **Paddle inspection**: Locate and remove debris\n3. **Paddle cleaning**: Full paddle clean\n4. **Verification wafers**: Through WET-A\n5. **Resume**: After scratch-free verification\n\n## Prevention Measures\n\n- Add paddle inspection to wet clean PM\n- Implement regular paddle cleaning\n- Configure routing-based defect analysis\n\n**Severity**: Major\n**Yield Impact**: 50% (odd lots)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3621. Micro-scratches (< 5mm) on wafer backside only. Front side clean. All wafers affected. Scratches radial pattern.\n\nProcess Context: CVD-AMAT-06 process. Lift pins causing backside scratches during wafer lift. Pin tips worn and rough. Pins at 50,000 lift cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn lift pin tips scratching wafer backside\n- Backside only scratches, front clean\n- Radial pattern from 3-pin lift geometry\n- Pins at 50,000 cycles showing wear\n- Rough pin tips causing micro-scratches\n\n**Correlation Reasoning**:\n- Backside only \u2192 lift/support mechanism\n- Radial pattern \u2192 multi-point lift geometry\n- All wafers \u2192 systematic contact issue\n- Lift pins \u2192 confirmed by pattern and cycle count\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-06\n2. **Pin inspection**: Check all lift pin tips\n3. **Replace pins**: P/N 634-0567 lift pin set\n4. **Surface verification**: New pins must be smooth\n5. **Backside inspection**: Verify no scratches\n\n## Prevention Measures\n\n- Replace lift pins at 40,000 cycles\n- Add pin inspection to PM\n- Consider ceramic or coated pins for longer life\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-4732. Scratches detected post-CMP on lot W2024-4732. Pre-CMP inspection clean. Scratches perpendicular to polish direction.\n\nProcess Context: CMP-AMAT-10. Slurry showing particle count 3x above spec. Abrasive agglomerates in slurry. Slurry tank not stirred for 8 hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry agglomeration from inadequate stirring\n- Scratches appear post-CMP only\n- Pre-CMP clean confirms CMP process is source\n- Slurry particle count 3x above spec\n- 8-hour stir gap allowed agglomeration\n\n**Correlation Reasoning**:\n- Post-CMP onset \u2192 CMP process cause\n- Perpendicular to polish \u2192 large particle gouging\n- High particle count \u2192 agglomeration confirmed\n- Stir gap \u2192 mechanism for agglomerate formation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-10\n2. **Slurry replacement**: Fresh slurry batch\n3. **Tank cleaning**: Remove agglomerates\n4. **Stir verification**: Confirm continuous stirring\n5. **Particle check**: Verify slurry within spec before restart\n\n## Prevention Measures\n\n- Maintain continuous slurry stirring\n- Configure alarm for stir system failure\n- Regular slurry particle monitoring\n\n**Severity**: Major\n**Yield Impact**: 100% of lot",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-5843. Center wafers (slots 10-15) scratched. Edge slots (1-5, 20-25) clean. FOUP center region affected.\n\nProcess Context: FOUP-6721. FOUP dropped on corner 1 week ago. Corner impact caused center slot rail deformation. Deformed rail scratching wafers at center slots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP center rail deformation from corner impact\n- Center slots 10-15 scratched\n- Edge slots unaffected\n- Corner drop 1 week ago\n- Rail deformation at center (furthest from corner supports)\n\n**Correlation Reasoning**:\n- Center slots only \u2192 rail geometry issue\n- Drop event 1 week ago \u2192 damage onset correlation\n- Corner impact \u2192 center deflection possible\n- FOUP-specific \u2192 not handler related\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-6721\n2. **Rail inspection**: Document deformation\n3. **Scrap FOUP**: Structural damage = retirement\n4. **Impact review**: Assess affected wafers\n5. **Handling audit**: Review FOUP transport procedures\n\n## Prevention Measures\n\n- Retire FOUPs after any impact event\n- Improve FOUP handling training\n- Add FOUP tracking for impact events\n\n**Severity**: Major\n**Yield Impact**: 24% (6/25 wafers)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-6954. Scratches on wafers 1-5 only. Wafers 6-25 clean. First 5 wafers processed before handler recalibration.\n\nProcess Context: HANDLER-YASKAWA-07. Handler showed position error at shift start. Operator noticed and recalibrated. First 5 wafers processed before correction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler position error before recalibration\n- Wafers 1-5 scratched (before calibration)\n- Wafers 6-25 clean (after calibration)\n- Position error at shift start\n- Recalibration corrected the issue\n\n**Correlation Reasoning**:\n- Sequential wafers 1-5 \u2192 time-based correlation\n- Clean after wafer 5 \u2192 intervention point\n- Recalibration \u2192 confirms position error cause\n- Shift start \u2192 possible cold start drift\n\n## Corrective Actions\n\n1. **Investigation**: Why did position error occur?\n2. **Wafer disposition**: Review wafers 1-5\n3. **Root cause**: Cold start, power cycle, or encoder issue?\n4. **Preventive calibration**: Add startup verification\n5. **Documentation**: Record incident for trending\n\n## Prevention Measures\n\n- Implement mandatory startup position check\n- Add first-wafer inspection requirement\n- Monitor for recurring position errors\n\n**Severity**: Major\n**Yield Impact**: 20% (5/25 wafers)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7065. Circular scratches on wafer edge (within 5mm of edge). All wafers from ETCH-LAM-09 affected. Different FOUPs, same result.\n\nProcess Context: ETCH-LAM-09 with edge clamp. Edge clamp ring has particle trapped. Particle scratching wafer edge during clamping. Clamp ring at 3,000 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Trapped particle on edge clamp ring\n- All wafers from ETCH-LAM-09 scratched\n- Different FOUPs same result \u2192 not FOUP issue\n- Edge location within clamp contact zone\n- Circular scratches from clamp contact\n\n**Correlation Reasoning**:\n- Tool-specific (LAM-09) \u2192 etch chamber hardware\n- Edge location \u2192 clamp contact area\n- Circular pattern \u2192 rotational clamp motion\n- All wafers \u2192 particle trapped, not random\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **Clamp inspection**: Locate trapped particle\n3. **Clean clamp ring**: Remove particle and clean surface\n4. **Inspect for damage**: Replace ring if damaged P/N 716-0456\n5. **Verification wafers**: Confirm no edge scratches\n\n## Prevention Measures\n\n- Add clamp ring inspection to PM\n- Clean clamp ring during chamber clean\n- Implement edge defect monitoring\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-8176. Wafers from PM shift scratched. AM and Night shifts clean. Same handlers, same FOUPs.\n\nProcess Context: PM shift uses different FOUP cart. Cart CART-PM-02 has damaged wheel causing vibration. Vibration during transport causing wafer-to-slot contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP cart wheel damage causing transport vibration\n- PM shift wafers scratched\n- AM and Night shifts clean\n- PM shift uses different cart (CART-PM-02)\n- Damaged wheel causing vibration\n\n**Correlation Reasoning**:\n- Shift-specific \u2192 shift-specific equipment\n- Same handlers/FOUPs \u2192 rules out those\n- PM cart different \u2192 cart variable identified\n- Vibration \u2192 wafer movement in FOUP\n\n## Corrective Actions\n\n1. **Immediate**: Remove CART-PM-02 from service\n2. **Wheel replacement**: Fix damaged wheel\n3. **Cart inspection**: Check all wheels and bearings\n4. **Verification**: Test cart with wafers\n5. **Return to service**: After vibration test passed\n\n## Prevention Measures\n\n- Add cart inspection to periodic maintenance\n- Track cart usage and condition\n- Train operators to report cart issues\n\n**Severity**: Major\n**Yield Impact**: 33% (PM shift production)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-9287. Scratches only on wafers with thick film (>5\u00b5m). Thin film wafers (<2\u00b5m) from same lot clean. Same handlers and FOUPs.\n\nProcess Context: Thick film wafers slightly bowed (150\u00b5m bow). Bow causes edge contact during handling. Standard handler clearances designed for flat wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thick film wafer bow causing handling contact\n- Thick film (>5\u00b5m) wafers scratched\n- Thin film (<2\u00b5m) clean from same lot\n- Thick film creates 150\u00b5m wafer bow\n- Bow exceeds handler clearance margin\n\n**Correlation Reasoning**:\n- Film thickness correlation \u2192 bow relationship\n- Same lot, same equipment \u2192 wafer variable\n- Bow 150\u00b5m \u2192 exceeds typical clearance\n- Edge contact \u2192 bow geometry\n\n## Corrective Actions\n\n1. **Immediate**: Review handler clearances\n2. **Adjust clearances**: Increase for thick film wafers\n3. **Alternative routing**: Different handler for thick films\n4. **Film specification**: Consider bow limits\n5. **Verification**: Test thick film wafers\n\n## Prevention Measures\n\n- Characterize wafer bow by film type\n- Design handler clearances for worst-case bow\n- Implement bow-aware wafer routing\n\n**Severity**: Major\n**Yield Impact**: Thick film wafers only",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0408. Single scratch across wafer center on all wafers. Scratch exactly 150mm (diameter). FOUP door related.\n\nProcess Context: FOUP-7892 door gasket has protruding edge. Gasket contacts wafer center during door close. All wafers at center height scratched.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP door gasket protrusion contacting wafers\n- Scratch exactly 150mm (wafer diameter)\n- All wafers affected at same location\n- Door gasket has protruding edge\n- Contact during door close sequence\n\n**Correlation Reasoning**:\n- 150mm scratch = wafer diameter \u2192 linear contact\n- All wafers same location \u2192 fixed contact point\n- Door gasket protrusion \u2192 contact source\n- FOUP-specific \u2192 gasket specific to this FOUP\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-7892\n2. **Gasket inspection**: Document protrusion\n3. **Replace gasket**: If replaceable\n4. **Or scrap FOUP**: If gasket not serviceable\n5. **Inspect fleet**: Check other FOUPs for gasket issues\n\n## Prevention Measures\n\n- Add door gasket inspection to FOUP maintenance\n- Include gasket check in FOUP receiving\n- Track FOUP gasket age and condition\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-1519. Wafers 3, 6, 9, 12, 15, 18, 21, 24 scratched. Every 3rd wafer pattern. Pattern consistent across multiple lots.\n\nProcess Context: HANDLER-BROOKS-17 with 3-wafer parallel processing. Arm 3 of handler has alignment issue. Wafers processed by Arm 3 show scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler Arm 3 misalignment causing scratches\n- Every 3rd wafer pattern (3, 6, 9, 12...)\n- 3-wafer parallel processing\n- Arm 3 processes every 3rd wafer\n- Arm 3 alignment causing contact\n\n**Correlation Reasoning**:\n- Every 3rd wafer \u2192 arm assignment pattern\n- Consistent across lots \u2192 systematic\n- Arm 3 specific \u2192 other arms clean\n- Alignment issue \u2192 mechanical cause\n\n## Corrective Actions\n\n1. **Immediate**: Disable Arm 3 on HANDLER-BROOKS-17\n2. **Arm inspection**: Check Arm 3 alignment\n3. **Realign Arm 3**: To specification\n4. **Clearance verification**: All positions\n5. **Re-enable**: After scratch-free verification\n\n## Prevention Measures\n\n- Include per-arm alignment check in PM\n- Track arm-specific defects\n- Implement arm assignment tracking\n\n**Severity**: Major\n**Yield Impact**: 32% (8/25 per lot)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-2630. Scratches appear after wet etch step. Pre-wet etch clean. Scratches in immersion direction.\n\nProcess Context: WET-ETCH-03 tank. Cassette holder has burr on guide rail. Wafers contact burr during immersion and removal. 200mm legacy process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette holder guide rail burr causing scratches\n- Scratches appear post-wet etch\n- Directional pattern (immersion direction)\n- Guide rail burr contacting wafers\n- Contact during immersion and removal motion\n\n**Correlation Reasoning**:\n- Post-wet etch onset \u2192 wet process cause\n- Directional pattern \u2192 vertical motion (immersion)\n- Guide rail \u2192 contact mechanism\n- All wafers \u2192 consistent contact point\n\n## Corrective Actions\n\n1. **Immediate**: Tool down WET-ETCH-03\n2. **Guide rail inspection**: Locate burr\n3. **Remove burr**: Polish or replace rail\n4. **Clearance verification**: Smooth wafer travel\n5. **Test wafers**: Verify no scratches\n\n## Prevention Measures\n\n- Add guide rail inspection to PM\n- Regular visual inspection before use\n- Track wet bench defects by station\n\n**Severity**: Major\n**Yield Impact**: 100% through WET-ETCH-03",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3741. Concentric circular scratches on wafer surface. Pattern suggests spin motion. Post-coat inspection shows scratches.\n\nProcess Context: COAT-TEL-05 spin coater. Chuck vacuum hole has particle. Particle scratching during spin. Chuck at 100,000 spin cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck vacuum hole contamination causing spin scratches\n- Concentric circular pattern from spin motion\n- Post-coat onset confirms coater source\n- Particle in vacuum hole scratching during spin\n- Chuck at 100,000 cycles with accumulated debris\n\n**Correlation Reasoning**:\n- Concentric pattern \u2192 rotational mechanism\n- Post-coat \u2192 spin coater process\n- Chuck vacuum hole \u2192 wafer-chuck interface\n- Spin scratches \u2192 relative motion with particle\n\n## Corrective Actions\n\n1. **Immediate**: Tool down COAT-TEL-05\n2. **Chuck inspection**: Check vacuum holes for particles\n3. **Chuck cleaning**: Full chuck surface clean\n4. **Vacuum verification**: Clear holes confirmed\n5. **Test wafers**: Verify no scratches\n\n## Prevention Measures\n\n- Add chuck cleaning to daily PM\n- Implement chuck inspection before shifts\n- Track chuck cycle count for maintenance\n\n**Severity**: Major\n**Yield Impact**: 100% through COAT-TEL-05",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-4852. Scratches on product wafers only. Test wafers processed same route clean. Product wafers have patterned surface.\n\nProcess Context: HANDLER-TEL-08. End effector designed for flat wafers. Product topography (high aspect ratio features) catching on effector edge. Test wafers are blank.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector edge catching on patterned surface\n- Product wafers (patterned) scratched\n- Test wafers (blank) clean\n- Same handler and route\n- Topography interacting with effector edge\n\n**Correlation Reasoning**:\n- Product vs test \u2192 surface difference\n- Same equipment \u2192 wafer variable\n- Patterned surface \u2192 high features catching\n- Effector edge \u2192 contact mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Review end effector design\n2. **Effector upgrade**: Chamfered edge version P/N 412-0789\n3. **Clearance adjustment**: Increase lift height\n4. **Verification**: Test with product wafers\n5. **Documentation**: Update for high-topography products\n\n## Prevention Measures\n\n- Use appropriate effectors for patterned wafers\n- Characterize handling for new product types\n- Include topography in process design\n\n**Severity**: Major\n**Yield Impact**: All product wafers",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-5963. Scratches on 2nd half of lot only. Wafers 1-12 clean, wafers 13-25 scratched. Handler interruption at wafer 12.\n\nProcess Context: HANDLER-BROOKS-19. Handler faulted at wafer 12, was reset and continued. Reset did not reinitialize position. Resumed with offset causing scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler position offset after fault reset\n- Wafers 1-12 clean (before fault)\n- Wafers 13-25 scratched (after reset)\n- Handler fault at wafer 12\n- Reset continued without position reinitialization\n\n**Correlation Reasoning**:\n- Split at wafer 12 \u2192 fault correlation\n- Before/after pattern \u2192 reset issue\n- Position not reinitialized \u2192 offset introduced\n- Consistent scratches after \u2192 systematic offset\n\n## Corrective Actions\n\n1. **Immediate**: Re-home HANDLER-BROOKS-19\n2. **Position verification**: Confirm correct position\n3. **Procedure update**: Reset must include rehome\n4. **Wafer disposition**: Review wafers 13-25\n5. **Training**: Operator procedures for fault recovery\n\n## Prevention Measures\n\n- Require home sequence after any fault reset\n- Implement automatic rehome on reset\n- Add position verification after interruptions\n\n**Severity**: Critical\n**Yield Impact**: 52% (13/25 wafers)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-6074. Star-pattern scratches radiating from center. All wafers affected. Scratches appear after probe test.\n\nProcess Context: PROBER-KLA-03. Probe card fingers scratching wafer during overdrive. Overdrive set to 100\u00b5m vs. 50\u00b5m spec. Settings changed for different product.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive probe overdrive causing scratches\n- Star pattern radiating from center (probe pattern)\n- Post-probe appearance confirms prober\n- Overdrive 100\u00b5m vs. 50\u00b5m specification\n- Settings not reverted after different product\n\n**Correlation Reasoning**:\n- Star pattern \u2192 probe card geometry\n- Post-probe \u2192 prober process\n- Overdrive 2x spec \u2192 excessive contact force\n- Settings change \u2192 human error\n\n## Corrective Actions\n\n1. **Immediate**: Correct overdrive to 50\u00b5m\n2. **Recipe verification**: All parameters vs. specification\n3. **Probe card inspection**: Check for damage from overdrive\n4. **Wafer disposition**: Review scratched wafers\n5. **Recipe management**: Lock settings\n\n## Prevention Measures\n\n- Implement recipe lockout\n- Require verification for recipe changes\n- Add recipe check to lot start\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7185. Wafers stored in cleanroom for 48 hours show scratches. Fresh wafers processed immediately are clean.\n\nProcess Context: Storage shelf SHELF-CR-15 has contamination. Particles on shelf surface. Wafers in open cassettes contact shelf during storage. FOUP wafers unaffected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated storage shelf scratching open cassette wafers\n- Stored wafers scratched, immediate process clean\n- 48-hour storage on SHELF-CR-15\n- Particles on shelf surface\n- Open cassette wafers contact shelf\n\n**Correlation Reasoning**:\n- Storage correlation \u2192 shelf/storage issue\n- Open cassettes affected \u2192 contact mechanism\n- FOUP wafers OK \u2192 enclosed, no contact\n- Particle contamination \u2192 scratch source\n\n## Corrective Actions\n\n1. **Immediate**: Clean SHELF-CR-15\n2. **Storage audit**: Check all storage shelves\n3. **Cleaning**: Clean contaminated shelves\n4. **Wafer disposition**: Review stored wafers\n5. **Procedure update**: Regular shelf cleaning\n\n## Prevention Measures\n\n- Implement regular shelf cleaning schedule\n- Prefer FOUP storage over open cassettes\n- Add shelf inspection to cleanroom maintenance\n\n**Severity**: Minor\n**Yield Impact**: Stored wafers only",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8296. X-shaped scratch pattern on wafers. Two scratches intersecting at center. All wafers from same sorter.\n\nProcess Context: SORTER-BROOKS-02. Dual-arm sorter with crossing paths. Arms crossing paths without adequate clearance. Arm interference creating X-pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sorter dual-arm path interference\n- X-shaped pattern from two crossing contacts\n- Dual-arm sorter with crossing paths\n- Arms interfering during simultaneous motion\n- Clearance inadequate for crossing\n\n**Correlation Reasoning**:\n- X-pattern \u2192 two linear contact sources\n- Dual-arm \u2192 two independent motions\n- Crossing paths \u2192 interference geometry\n- Sorter-specific \u2192 all wafers affected\n\n## Corrective Actions\n\n1. **Immediate**: Tool down SORTER-BROOKS-02\n2. **Path analysis**: Check arm trajectories\n3. **Clearance adjustment**: Reprogram paths for clearance\n4. **Or timing adjustment**: Prevent simultaneous crossing\n5. **Verification**: Test all path combinations\n\n## Prevention Measures\n\n- Implement collision detection\n- Design paths with clearance margin\n- Regular path verification in PM\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-9307. Scratches appear after film deposition. Pre-deposition clean. Film shows scratch through thickness.\n\nProcess Context: CVD-AMAT-14. Wafer entered chamber with particle. Particle trapped between wafer and chuck. Scratch created during deposition as wafer shifted on particle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle between wafer and chuck during deposition\n- Scratches through entire film thickness\n- Particle trapped at wafer load\n- Wafer shifted on particle during process\n- Scratch propagated through deposition\n\n**Correlation Reasoning**:\n- Through-thickness \u2192 occurred during deposition\n- Single event per wafer \u2192 random particle\n- Chuck interface \u2192 support surface\n- Wafer shift \u2192 thermal expansion motion\n\n## Corrective Actions\n\n1. **Investigation**: Source of incoming particles\n2. **Pre-chuck clean**: Implement chuck blow-off before load\n3. **Particle monitoring**: Increase monitoring at load port\n4. **Chuck inspection**: Check for particle trapping features\n5. **Procedure update**: Add pre-load verification\n\n## Prevention Measures\n\n- Implement pre-load particle purge\n- Add pre-deposition particle check\n- Monitor particle trends at load port\n\n**Severity**: Major\n**Yield Impact**: Random wafers affected",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-0418. Scratches near wafer notch only. Notch area shows 5mm scratches. All wafers, same location relative to notch.\n\nProcess Context: HANDLER-TEL-10. Notch gripper mechanism has worn pad. Pad contacts notch area during alignment. Pad material degraded from 80,000 alignment cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn notch gripper pad causing scratches\n- Scratches localized to notch area\n- All wafers affected at same relative location\n- Gripper pad worn from 80,000 cycles\n- Degraded pad surface scratching during alignment\n\n**Correlation Reasoning**:\n- Notch area only \u2192 notch handling mechanism\n- Consistent location \u2192 fixed contact point\n- All wafers \u2192 systematic issue\n- 80K cycles \u2192 wear-related degradation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-10\n2. **Gripper inspection**: Check notch gripper pads\n3. **Replace pads**: P/N 634-0890 gripper pad set\n4. **Alignment verification**: Verify gentle contact\n5. **Test wafers**: Confirm no notch scratches\n\n## Prevention Measures\n\n- Replace gripper pads at 60,000 cycles\n- Add pad inspection to PM\n- Use softer pad material if available\n\n**Severity**: Major\n**Yield Impact**: 100% (all wafers notch area)",
    "defect_type": "scratch",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster on lot W2024-4521. Cluster at XY coordinates (45mm, -30mm) on all 15 affected wafers. Cluster diameter ~8mm with 50+ defects per wafer. 18% yield loss.\n\nProcess Context: Wafers processed through LITH-ASML-03. Recipe: DUV_248_GATE. Same reticle RETICLE-G2847 used for all affected wafers. Reticle last inspected 1,500 exposures ago (spec: 1,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle defect at fixed XY location\n- Defect cluster at identical XY (45mm, -30mm) on ALL wafers\n- Fixed location = reticle or chuck contamination\n- Same reticle used for all affected wafers\n- Reticle inspection overdue (1,500 vs 1,000 exposure spec)\n\n**Correlation Reasoning**:\n- Same XY all wafers \u2192 fixed mask-plane defect\n- Reticle-specific \u2192 RETICLE-G2847 correlation\n- Exposure count exceeded \u2192 contamination likely accumulated\n- Cluster pattern \u2192 localized reticle contamination\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine RETICLE-G2847\n2. **Reticle inspection**: High-magnification defect review\n3. **Clean or repair**: Based on defect type\n4. **Pellicle check**: Inspect pellicle for contamination\n5. **Verification**: Post-clean inspection, test exposure\n\n## Prevention Measures\n\n- Enforce reticle inspection every 1,000 exposures\n- Implement reticle exposure tracking with alerts\n- Add XY-fixed defect detection to wafer map analysis\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at 3 o'clock position, 60mm from center on lot W2024-5632. Cluster appears at same wafer location on 12 wafers. Defects are particles. 14% yield loss.\n\nProcess Context: CVD-AMAT-07, Recipe: PECVD_OXIDE. Particle cluster at fixed location suggests chamber source. Showerhead inspection shows particle accumulation at one hole location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead particle accumulation at specific hole\n- Fixed wafer XY location \u2192 chamber geometry correlation\n- Particle cluster at 3 o'clock, 60mm \u2192 specific showerhead hole\n- Chamber inspection confirms particle accumulation\n- Particles falling from blocked/contaminated hole\n\n**Correlation Reasoning**:\n- Same location all wafers \u2192 fixed source in chamber\n- Particle type \u2192 fall-on from above\n- 3 o'clock 60mm \u2192 maps to specific showerhead position\n- Showerhead inspection confirms \u2192 root cause verified\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-07\n2. **Showerhead clean**: Focus on contaminated hole area\n3. **Ultrasonic clean**: Full showerhead cleaning\n4. **Particle verification**: <0.05 particles/cm\u00b2 after clean\n5. **Seasoning**: 5-wafer conditioning\n\n## Prevention Measures\n\n- Increase showerhead cleaning frequency\n- Add particle monitoring by wafer zone\n- Include showerhead hole inspection in PM\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at random XY locations across lot W2024-6743. Each wafer has cluster at different location. Clusters are 5-10mm diameter. 16% yield loss on 10 wafers.\n\nProcess Context: COAT-TEL-03, Recipe: RESIST_COAT. Random cluster locations suggest dynamic particle source. Resist dispense nozzle showing intermittent drip. Resist bubbles forming at nozzle tip.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist dispense nozzle bubble/drip issue\n- Random XY locations \u2192 dynamic (moving) source\n- Cluster on each wafer \u2192 event per wafer\n- Nozzle showing intermittent drip\n- Bubbles at nozzle causing resist spit defects\n\n**Correlation Reasoning**:\n- Random location \u2192 not fixed contamination\n- Per-wafer cluster \u2192 dispense event correlation\n- Nozzle condition \u2192 bubble/drip mechanism\n- Coating process \u2192 resist dispense confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down COAT-TEL-03\n2. **Nozzle inspection**: Check for damage or blockage\n3. **Nozzle clean/replace**: P/N 534-0234 if damaged\n4. **Dispense verification**: Check for bubbles, drips\n5. **Test wafers**: Verify clean dispense\n\n## Prevention Measures\n\n- Add nozzle inspection to daily PM\n- Prime nozzle before first wafer\n- Implement dispense monitoring (weight or optical)\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster on lot W2024-7854. Cluster at XY (-25mm, 50mm) on wafers 8-25. Wafers 1-7 clean. Cluster appeared mid-lot. 17% yield loss.\n\nProcess Context: LITH-ASML-05, Recipe: I-LINE_LAYER2. Chuck contamination event mid-lot. Particle deposited on chuck at wafer 8 load. Fixed contamination for subsequent wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck contamination event mid-lot\n- Wafers 1-7 clean, 8-25 affected \u2192 mid-lot onset\n- Fixed XY location \u2192 chuck contamination\n- Particle deposited during wafer 8 sequence\n- Contamination persisted for subsequent wafers\n\n**Correlation Reasoning**:\n- Mid-lot onset \u2192 contamination event timing\n- Fixed location \u2192 chuck surface defect\n- Wafers 8-25 all affected \u2192 persistent contamination\n- XY correlation \u2192 chuck coordinate mapping\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-05\n2. **Chuck inspection**: Locate contamination at (-25mm, 50mm)\n3. **Chuck clean**: Remove contamination\n4. **Verify clean**: Visual and particle wafer check\n5. **Source investigation**: Where did particle come from?\n\n## Prevention Measures\n\n- Implement mid-lot particle monitoring\n- Add chuck clean between lots\n- Configure LOC defect detection for contamination events\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at wafer center on lot W2024-8965. Cluster within 15mm of center. Defects appear as embedded particles. 12% yield loss on 8 wafers.\n\nProcess Context: CVD-LAM-05, Recipe: TEOS_PMD. Chamber ceiling directly above center. Ceiling showing particle accumulation. Particles falling preferentially to wafer center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling particle fall-on to center\n- Cluster at wafer center \u2192 vertical fall-on pattern\n- Embedded particles \u2192 fell during deposition\n- Ceiling particle accumulation \u2192 source confirmed\n- Center location \u2192 directly below ceiling apex\n\n**Correlation Reasoning**:\n- Center location \u2192 gravity-driven deposition\n- Multiple wafers \u2192 persistent source\n- Embedded in film \u2192 occurred during deposition\n- Ceiling accumulation \u2192 visual confirmation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-05\n2. **Ceiling clean**: Full ceiling cleaning\n3. **Chamber clean**: Ensure no residual particles\n4. **Particle verification**: <0.05 particles/cm\u00b2\n5. **Extended seasoning**: 10 wafers after clean\n\n## Prevention Measures\n\n- Add ceiling cleaning to PM checklist\n- Increase particle wafer frequency\n- Monitor center-zone particle trends\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (70mm, 20mm) on lot W2024-9076. Cluster only on wafers using RETICLE-M1234. Other reticles clean. 11% yield loss.\n\nProcess Context: LITH-NIKON-02, Recipe: METAL1_LAYER. Pellicle on RETICLE-M1234 has particle. Particle shadow printing to wafer. Pellicle at 8 months age (spec: 6 months).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pellicle contamination on RETICLE-M1234\n- Cluster only with RETICLE-M1234\n- Other reticles produce clean wafers\n- Pellicle at 8 months exceeds 6-month spec\n- Particle on pellicle shadow-printing to wafer\n\n**Correlation Reasoning**:\n- Reticle-specific \u2192 RETICLE-M1234 only\n- Fixed XY \u2192 mask-plane coordinate\n- Pellicle age \u2192 contamination likely\n- Shadow printing \u2192 particle above focus plane\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine RETICLE-M1234\n2. **Pellicle inspection**: Check for contamination\n3. **Pellicle replacement**: P/N 727-0345 new pellicle\n4. **Reticle inspection**: Also check reticle surface\n5. **Verification**: Test exposure after pellicle change\n\n## Prevention Measures\n\n- Enforce 6-month pellicle replacement\n- Track pellicle age with alerts\n- Add pellicle condition to reticle qualification\n\n**Severity**: Minor\n**Yield Impact**: 11%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at 9 o'clock position, 80mm from center on lot W2024-0187. Cluster repeating at same location every lot. Chamber-specific pattern. 15% yield loss.\n\nProcess Context: ETCH-LAM-08, Recipe: POLY_GATE. Chamber liner has localized erosion at cluster location. Erosion creating particle source. Liner at 4,800 RF-hours (spec: 5,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner localized erosion generating particles\n- Fixed XY location every lot \u2192 chamber hardware\n- 9 o'clock 80mm \u2192 specific liner location\n- Liner erosion creating particle source\n- Liner approaching life limit (4,800/5,000 hrs)\n\n**Correlation Reasoning**:\n- Fixed location \u2192 chamber geometry\n- Repeating pattern \u2192 persistent source\n- Liner erosion \u2192 particle generation mechanism\n- 9 o'clock 80mm \u2192 maps to liner wall\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Liner inspection**: Check erosion at identified location\n3. **Replace liner**: P/N 718-0567 if erosion confirmed\n4. **Chamber clean**: Remove all particles\n5. **Seasoning**: 10 wafers after liner change\n\n## Prevention Measures\n\n- Replace liner at 4,500 RF-hours\n- Add liner visual inspection to monthly PM\n- Monitor LOC defects for chamber location patterns\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (30mm, -60mm) on lot W2024-1298. Cluster contains 100+ defects in 5mm area. Pattern defects (not particles). 20% yield loss.\n\nProcess Context: LITH-ASML-07, Recipe: VIA_LAYER. Reticle showing chrome defect at cluster location. Chrome repair site degrading. Repair done 6 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle chrome repair site degradation\n- Fixed XY cluster \u2192 reticle location\n- Pattern defects \u2192 chrome-related, not particles\n- Repair site at cluster location\n- 6-month-old repair degrading\n\n**Correlation Reasoning**:\n- Pattern defects \u2192 reticle chrome issue\n- Fixed location \u2192 mask coordinate\n- Repair site correlation \u2192 repair degradation\n- Time since repair \u2192 aging mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine affected reticle\n2. **Reticle inspection**: High-res review of repair site\n3. **Re-repair or replace**: Based on defect severity\n4. **Qualification**: Print test before production\n5. **Yield review**: Assess lot disposition\n\n## Prevention Measures\n\n- Track reticle repair age\n- Implement periodic repaired-reticle inspection\n- Consider replacement vs. repair for critical layers\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at random XY on lot W2024-2309. Cluster appears only on first wafer after tool idle >2 hours. Subsequent wafers clean. 4% yield loss (first wafer only).\n\nProcess Context: CVD-AMAT-09, Recipe: BARRIER_TAN. First wafer absorbs chamber particles accumulated during idle. Chamber ceiling particle buildup during idle periods.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle accumulation during idle transferred to first wafer\n- First wafer after idle shows cluster\n- Subsequent wafers clean \u2192 chamber cleaned by first wafer\n- Idle >2 hours allows particle accumulation\n- First wafer acts as cleaning wafer\n\n**Correlation Reasoning**:\n- First wafer only \u2192 startup transient\n- Idle correlation \u2192 accumulation time\n- Random XY \u2192 particles settling during idle\n- Clean subsequent \u2192 particles removed by first wafer\n\n## Corrective Actions\n\n1. **Immediate**: Implement pre-production particle purge\n2. **Procedure**: Run conditioning wafer after idle >2 hrs\n3. **Or**: N2 purge during idle to prevent accumulation\n4. **Monitor**: Track first-wafer yield after idle\n5. **Document**: Update startup procedure\n\n## Prevention Measures\n\n- Run dummy wafer after extended idle\n- Implement continuous N2 purge during idle\n- Monitor first-wafer-after-idle yield\n\n**Severity**: Minor\n**Yield Impact**: 4% (first wafer only)",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (0mm, 75mm) on lot W2024-3410. Cluster at 12 o'clock edge position. Defects appear as missing pattern. 13% yield loss.\n\nProcess Context: LITH-TEL-05, Recipe: GATE_LAYER. Develop puddle not reaching 12 o'clock edge. Develop nozzle partial blockage. Non-uniform puddle coverage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Develop nozzle blockage causing incomplete coverage\n- Cluster at 12 o'clock edge \u2192 puddle coverage issue\n- Missing pattern \u2192 underdeveloped resist\n- Nozzle partial blockage \u2192 non-uniform dispense\n- Edge location most affected by coverage gaps\n\n**Correlation Reasoning**:\n- 12 o'clock edge \u2192 furthest from nozzle\n- Missing pattern \u2192 develop failure\n- Nozzle blockage \u2192 dispense non-uniformity\n- Edge sensitivity \u2192 coverage margin\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-05\n2. **Nozzle inspection**: Check for blockage\n3. **Nozzle clean/replace**: P/N 534-0345\n4. **Develop verification**: Uniform puddle coverage\n5. **Test wafers**: Verify pattern integrity at edge\n\n## Prevention Measures\n\n- Add nozzle inspection to daily PM\n- Implement develop uniformity monitoring\n- Prime nozzle between lots\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at lift pin locations on lot W2024-4521. Three clusters at 120\u00b0 spacing matching lift pin pattern. Each cluster 3mm diameter. 9% yield loss.\n\nProcess Context: CVD-TEL-06, Recipe: LPCVD_NITRIDE. Lift pins at elevated temperature causing local stress. Thermal mismatch at pin contact points. Stress-induced defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lift pin thermal stress causing localized defects\n- Three clusters at 120\u00b0 \u2192 lift pin geometry\n- Cluster at each pin contact location\n- Thermal mismatch between pin and wafer\n- Stress-induced defects at contact points\n\n**Correlation Reasoning**:\n- 120\u00b0 pattern \u2192 3-pin lift geometry\n- Contact locations \u2192 pin interface\n- Thermal process \u2192 temperature gradient at pins\n- Stress defects \u2192 mechanical failure mode\n\n## Corrective Actions\n\n1. **Immediate**: Review lift pin design and material\n2. **Pin replacement**: Consider ceramic pins P/N 634-0456\n3. **Process review**: Optimize pin temperature matching\n4. **Lift timing**: Minimize hot contact duration\n5. **Verification**: Check for stress defects\n\n## Prevention Measures\n\n- Use thermally matched pin materials\n- Optimize lift timing in process recipe\n- Add pin contact stress monitoring\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (55mm, 40mm) on lot W2024-5632. Cluster only appears under specific illumination. Subsurface contamination. 10% yield loss.\n\nProcess Context: WET-CLEAN-03, Recipe: PRE_GATE_CLEAN. Chemical bath showing localized contamination. Bath recirculation creating stagnant zone. Contamination accumulating at stagnant point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wet clean bath stagnant zone contamination\n- Fixed XY cluster \u2192 bath geometry correlation\n- Subsurface contamination \u2192 chemical process\n- Bath recirculation creating stagnant zone\n- Contamination accumulating at specific location\n\n**Correlation Reasoning**:\n- Fixed location \u2192 process geometry\n- Subsurface \u2192 chemical incorporation\n- Stagnant zone \u2192 recirculation pattern\n- Bath-specific \u2192 WET-CLEAN-03 only\n\n## Corrective Actions\n\n1. **Immediate**: Tool down WET-CLEAN-03\n2. **Bath drain and clean**: Full tank clean\n3. **Recirculation review**: Improve flow pattern\n4. **Add agitation**: Consider megasonic assist\n5. **Verification**: Test wafers through clean bath\n\n## Prevention Measures\n\n- Optimize bath recirculation for uniform flow\n- Add agitation to prevent stagnant zones\n- Monitor bath contamination by location\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (-50mm, -50mm) on lot W2024-6743. Cluster appears sporadically (not every wafer). When present, always same location. 8% yield loss.\n\nProcess Context: LITH-ASML-09, Recipe: METAL2. Intermittent chuck vacuum hole clog. When clog present, causes local focus error. Clog clearing and recurring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent chuck vacuum hole clog causing focus error\n- Fixed location when present \u2192 chuck coordinate\n- Sporadic occurrence \u2192 intermittent condition\n- Focus error pattern \u2192 vacuum/flatness issue\n- Clog recurring \u2192 debris in vacuum system\n\n**Correlation Reasoning**:\n- Fixed XY \u2192 chuck position\n- Intermittent \u2192 clog coming and going\n- Focus defects \u2192 vacuum causing local bow\n- Sporadic pattern \u2192 unstable clog\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-09\n2. **Chuck vacuum clean**: Clear all vacuum holes\n3. **Vacuum system check**: Inspect for debris source\n4. **Vacuum verification**: All holes flowing\n5. **Focus verification**: Check flatness at location\n\n## Prevention Measures\n\n- Add vacuum hole cleaning to PM\n- Monitor vacuum by zone\n- Implement focus feedback by position\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at 6 o'clock position on lot W2024-7854. Cluster at wafer edge (95mm from center). Defects are film voids. 14% yield loss.\n\nProcess Context: CVD-AMAT-11, Recipe: W_PLUG. Edge exclusion zone showing gap fill failure. Gas flow pattern creating local precursor depletion at 6 o'clock. Showerhead asymmetry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead asymmetry causing local precursor depletion\n- 6 o'clock edge cluster \u2192 gas delivery asymmetry\n- Film voids \u2192 gap fill failure from depletion\n- Showerhead asymmetry creating flow pattern\n- Localized precursor starvation at 6 o'clock\n\n**Correlation Reasoning**:\n- 6 o'clock only \u2192 asymmetric source\n- Edge location \u2192 gas flow boundary\n- Film voids \u2192 CVD depletion signature\n- Showerhead \u2192 gas delivery component\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-11\n2. **Showerhead inspection**: Check hole pattern uniformity\n3. **Clean or replace**: If asymmetric blockage found\n4. **Flow verification**: Confirm symmetric delivery\n5. **Process qual**: Check void-free fill at 6 o'clock\n\n## Prevention Measures\n\n- Include edge uniformity in qualification\n- Monitor void density by wafer location\n- Add showerhead flow test to PM\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (40mm, 0mm) on lot W2024-8965. Cluster only on specific die locations (repeated pattern). Defects follow die array. 16% yield loss.\n\nProcess Context: LITH-NIKON-04, Recipe: POLY_LAYER. Reticle field-to-field stitching error at cluster location. Stitching overlap causing double exposure. Design/reticle alignment issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle field stitching error causing double exposure\n- Cluster at specific die locations \u2192 field stitching region\n- Repeated pattern \u2192 stitching-related\n- Double exposure \u2192 overlap at stitch boundary\n- Design/reticle alignment issue\n\n**Correlation Reasoning**:\n- Die array pattern \u2192 field-level issue\n- Stitching location \u2192 boundary defect\n- Double exposure \u2192 overlap mechanism\n- Reticle design \u2192 layout root cause\n\n## Corrective Actions\n\n1. **Immediate**: Review reticle design data\n2. **Stitching verification**: Check field alignment\n3. **Recipe adjustment**: Correct stitching parameters\n4. **Or reticle rework**: If design error\n5. **Verification**: Print test to confirm fix\n\n## Prevention Measures\n\n- Include stitching verification in reticle qualification\n- Review stitching regions in design check\n- Monitor stitching-related defects\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at chamber door position on lot W2024-9076. Cluster at 9 o'clock corresponding to door seal. Particle defects. 11% yield loss.\n\nProcess Context: ETCH-TEL-05, Recipe: CONTACT_ETCH. Chamber door seal degraded allowing particle entry. Seal at 18 months (spec: 12 months). Particles entering at seal gap.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded door seal allowing particle entry\n- 9 o'clock position \u2192 door seal location\n- Particle defects \u2192 contamination ingress\n- Seal at 18 months exceeds 12-month spec\n- Seal gap allowing ambient particles into chamber\n\n**Correlation Reasoning**:\n- Door position correlation \u2192 seal location\n- Particle type \u2192 external contamination\n- Seal age \u2192 degradation mechanism\n- Localized pattern \u2192 seal gap location\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-05\n2. **Seal inspection**: Check door seal condition\n3. **Replace seal**: P/N 839-0567 door seal kit\n4. **Leak test**: Verify seal integrity after replacement\n5. **Particle verification**: <0.05 particles/cm\u00b2\n\n## Prevention Measures\n\n- Replace door seal at 12-month intervals\n- Add seal inspection to monthly PM\n- Monitor door-position defect patterns\n\n**Severity**: Minor\n**Yield Impact**: 11%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at center of lot W2024-0298. Cluster within 10mm of wafer center. Metallic contamination (Cu detected). 19% yield loss.\n\nProcess Context: CVD-AMAT-13, Recipe: BARRIER_TIN. Previous process was Cu CMP. Cross-contamination from Cu residue on handler. Handler end effector shows Cu traces.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cu cross-contamination from handler\n- Center cluster \u2192 handler contact location\n- Cu contamination \u2192 previous Cu CMP process\n- Handler end effector shows Cu traces\n- Cross-contamination during handling\n\n**Correlation Reasoning**:\n- Center location \u2192 handler contact point\n- Cu detected \u2192 source identification\n- Previous Cu process \u2192 contamination source\n- Handler traces \u2192 transfer mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down handler\n2. **End effector cleaning**: Thorough Cu removal\n3. **Contamination verification**: TXRF check after clean\n4. **Process review**: Cu/barrier routing separation\n5. **Lot disposition**: Assess Cu contamination impact\n\n## Prevention Measures\n\n- Implement Cu/non-Cu handler segregation\n- Regular handler contamination monitoring\n- Add handler cleaning between incompatible processes\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (20mm, 70mm) on lot W2024-1409. Cluster appears as resist scum. Defects only on one recipe. 12% yield loss.\n\nProcess Context: LITH-TEL-08, Recipe: THICK_RESIST. Develop spray arm showing nozzle blockage at specific position. Incomplete develop at cluster location. Spray pattern non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Develop spray nozzle blockage causing incomplete develop\n- Fixed XY cluster \u2192 spray pattern deficiency\n- Resist scum \u2192 underdeveloped resist\n- Nozzle blockage at specific arm position\n- Non-uniform spray causing local develop failure\n\n**Correlation Reasoning**:\n- Fixed location \u2192 spray geometry\n- Resist scum \u2192 develop process failure\n- Nozzle blockage \u2192 spray non-uniformity\n- Recipe-specific \u2192 develop parameters\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-08\n2. **Spray arm inspection**: Check all nozzles\n3. **Clear blockage**: Clean or replace blocked nozzle\n4. **Spray verification**: Confirm uniform coverage\n5. **Test wafers**: Verify complete develop\n\n## Prevention Measures\n\n- Add spray uniformity check to PM\n- Implement develop coverage monitoring\n- Regular nozzle cleaning schedule\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at notch position on lot W2024-2510. Cluster within 15mm of notch. Alignment marks affected. 7% yield loss.\n\nProcess Context: LITH-ASML-11, Recipe: LAYER4_ALIGN. Notch alignment showing offset error at cluster location. Alignment sensor contaminated. Offset causing local overlay error.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch alignment sensor contamination causing offset\n- Cluster near notch \u2192 alignment-related\n- Alignment marks affected \u2192 overlay error\n- Sensor contamination \u2192 measurement error\n- Local offset at cluster location\n\n**Correlation Reasoning**:\n- Notch proximity \u2192 alignment system\n- Overlay error \u2192 alignment cause\n- Sensor contamination \u2192 error source\n- Localized \u2192 alignment sensor field\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-ASML-11\n2. **Sensor inspection**: Check alignment sensor\n3. **Clean sensor**: Remove contamination\n4. **Alignment verification**: Full system calibration\n5. **Overlay test**: Verify alignment accuracy\n\n## Prevention Measures\n\n- Add alignment sensor cleaning to PM\n- Monitor alignment offset trends\n- Implement overlay SPC by position\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (-60mm, 30mm) on lot W2024-3621. Cluster of 200+ defects. Only on wafers processed after chamber clean. 15% yield loss.\n\nProcess Context: ETCH-LAM-10, Recipe: SPACER_ETCH. Post-clean particle burst from chamber. Cleaning residue not fully removed. Particles released during first wafers after clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleaning residue release after chamber clean\n- Cluster after chamber clean \u2192 post-clean event\n- 200+ defects \u2192 particle burst\n- Cleaning residue not fully removed\n- Residue releasing during initial process wafers\n\n**Correlation Reasoning**:\n- Post-clean correlation \u2192 cleaning process issue\n- Particle burst \u2192 residue release event\n- Localized cluster \u2192 residue accumulation point\n- First wafers affected \u2192 cleaning incompleteness\n\n## Corrective Actions\n\n1. **Immediate**: Review cleaning procedure\n2. **Extended purge**: Add purge step after clean\n3. **Seasoning increase**: 10+ wafers after clean\n4. **Rinse verification**: Ensure residue removal\n5. **Particle qualification**: Check particles after clean\n\n## Prevention Measures\n\n- Increase post-clean conditioning wafers\n- Add particle verification after chamber clean\n- Review cleaning chemical rinse procedure\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (45mm, 45mm) on lot W2024-4732. Cluster shows bridging defects. Pattern shorting visible. 21% yield loss.\n\nProcess Context: LITH-ASML-13, Recipe: METAL1_CRIT. Aerial image focus error at cluster location. Lens aberration at specific field position. Lens at 3 years service.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lens aberration causing localized focus error\n- Fixed XY cluster \u2192 lens field position\n- Bridging defects \u2192 focus/exposure error\n- Lens aberration at specific position\n- 3-year lens showing localized degradation\n\n**Correlation Reasoning**:\n- Fixed location \u2192 optical system\n- Bridging pattern \u2192 focus-related\n- Lens aberration \u2192 optical degradation\n- Field-specific \u2192 lens position dependent\n\n## Corrective Actions\n\n1. **Immediate**: Lens aberration measurement\n2. **Lens adjustment**: If within adjustment range\n3. **Or lens repair**: If aberration severe\n4. **Focus mapping**: Full field focus verification\n5. **Process window**: May need tighter focus control\n\n## Prevention Measures\n\n- Regular lens aberration monitoring\n- Annual lens qualification\n- Track field-specific defects for lens degradation\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at handler arm rest position on lot W2024-5843. Cluster at 3 o'clock edge where arm contacts during wait. 6% yield loss.\n\nProcess Context: HANDLER-BROOKS-10. Arm rest position contacts wafer edge during queue wait. Extended wait times causing edge contamination. Handler arm needs position adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler arm contact during wait contaminating edge\n- 3 o'clock edge cluster \u2192 arm rest position\n- Wait time correlation \u2192 extended contact\n- Edge contamination \u2192 arm-to-wafer transfer\n- Handler position creating contact\n\n**Correlation Reasoning**:\n- Edge position \u2192 arm contact geometry\n- Wait correlation \u2192 time-dependent\n- Contamination transfer \u2192 contact mechanism\n- Handler-specific \u2192 arm position issue\n\n## Corrective Actions\n\n1. **Immediate**: Adjust arm rest position\n2. **Clearance increase**: Ensure no wafer contact at rest\n3. **Arm cleaning**: Clean arm contact surfaces\n4. **Position verification**: Confirm clearance\n5. **Procedure review**: Minimize wait times\n\n## Prevention Measures\n\n- Design arm rest positions with clearance margin\n- Implement FILO (first in, last out) to minimize wait\n- Regular arm position verification\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (0mm, -80mm) on lot W2024-6954. Cluster at 6 o'clock near edge. Defects appear as local etch non-uniformity. 13% yield loss.\n\nProcess Context: ETCH-AMAT-09, Recipe: GATE_TRIM. Pumping port location at 6 o'clock. Local gas flow perturbation at port. Etch rate variation at port vicinity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pumping port gas flow perturbation\n- 6 o'clock cluster \u2192 pumping port location\n- Etch non-uniformity \u2192 gas flow issue\n- Port creating local flow disturbance\n- Etch rate variation at port vicinity\n\n**Correlation Reasoning**:\n- Port location match \u2192 geometry correlation\n- Etch variation \u2192 flow-dependent process\n- Local perturbation \u2192 port influence zone\n- Fixed position \u2192 chamber hardware\n\n## Corrective Actions\n\n1. **Immediate**: Review process parameters\n2. **Flow optimization**: Adjust for port influence\n3. **Pumping symmetry**: Consider baffle modification\n4. **Recipe tuning**: Compensate for local variation\n5. **Verification**: Check uniformity at 6 o'clock\n\n## Prevention Measures\n\n- Include port-region uniformity in qualification\n- Design chambers with symmetric pumping\n- Monitor location-specific etch variation\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (65mm, -25mm) on lot W2024-7065. Cluster appears intermittently (3 of 25 wafers). When present, same location. 12% yield loss.\n\nProcess Context: CVD-TEL-09, Recipe: ALD_OXIDE. Intermittent gas injection issue at specific location. Valve chattering creating sporadic flow variation. Precursor delivery unstable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent gas injection valve chattering\n- Sporadic cluster \u2192 intermittent issue\n- Same location when present \u2192 fixed source\n- Valve chattering \u2192 flow instability\n- Precursor variation causing deposition defects\n\n**Correlation Reasoning**:\n- Intermittent \u2192 unstable equipment condition\n- Fixed location \u2192 specific injection point\n- Valve chattering \u2192 mechanism identified\n- ALD sensitivity \u2192 flow-dependent process\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-09\n2. **Valve diagnostics**: Check affected valve\n3. **Replace valve**: P/N 623-0789 if faulty\n4. **Flow verification**: Stable injection confirmed\n5. **Process qual**: Verify consistent deposition\n\n## Prevention Measures\n\n- Implement valve health monitoring\n- Add flow stability to FDC\n- Replace valves on preventive schedule\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (35mm, 55mm) on lot W2024-8176. Cluster shows organic contamination. Appears only on certain product types. 9% yield loss.\n\nProcess Context: COAT-TEL-07, Recipe: EUV_RESIST. Resist showing localized polymerization issue. Resist batch variation at specific area. Batch sensitivity to ambient conditions.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist batch sensitivity creating localized defects\n- Organic contamination \u2192 resist-related\n- Product-specific \u2192 resist type correlation\n- Batch variation \u2192 material variable\n- Localized polymerization \u2192 process interaction\n\n**Correlation Reasoning**:\n- Organic signature \u2192 resist chemistry\n- Product-specific \u2192 resist formulation\n- Batch effect \u2192 material lot variation\n- Localized \u2192 process/material interaction\n\n## Corrective Actions\n\n1. **Immediate**: Review resist batch data\n2. **Material analysis**: Compare defect vs. good batches\n3. **Batch qualification**: Enhanced incoming QC\n4. **Process adjustment**: Optimize for batch variation\n5. **Vendor communication**: Report batch issue\n\n## Prevention Measures\n\n- Implement incoming resist qualification\n- Track batch-specific defect patterns\n- Coordinate with vendor on quality\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (-40mm, -40mm) on lot W2024-9287. Cluster repeats at same reticle field position. Multi-die impact. 17% yield loss.\n\nProcess Context: LITH-CANON-02, Recipe: VIA2_LAYER. Reticle phase defect at cluster location. Phase-shift mask showing localized phase error. Critical dimension variation at defect site.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Phase-shift reticle defect causing CD variation\n- Fixed reticle field position \u2192 mask defect\n- Multi-die impact \u2192 repeated field printing\n- Phase error \u2192 phase-shift mask issue\n- CD variation \u2192 exposure fidelity loss\n\n**Correlation Reasoning**:\n- Field repeat \u2192 reticle source\n- Phase-shift mask \u2192 phase error mode\n- CD variation \u2192 imaging degradation\n- Localized \u2192 specific mask location\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine affected reticle\n2. **Phase inspection**: High-res phase measurement\n3. **Reticle repair**: If repairable defect\n4. **Or replacement**: If repair not viable\n5. **Qualification**: Full print test before production\n\n## Prevention Measures\n\n- Include phase inspection in reticle qualification\n- Monitor phase-shift mask aging\n- Track CD variation by reticle\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at ESC channel intersection on lot W2024-0408. Cluster pattern matches He channel geometry. Defects at channel crossing point. 8% yield loss.\n\nProcess Context: ETCH-LAM-12, Recipe: OXIDE_MAIN. ESC He channel intersection showing pressure anomaly. Channel intersection leak. Local thermal variation at intersection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC channel intersection leak causing thermal anomaly\n- Cluster matches channel geometry \u2192 ESC mapping\n- Channel intersection \u2192 structural weakness point\n- Pressure anomaly \u2192 He distribution issue\n- Thermal variation \u2192 etch rate impact\n\n**Correlation Reasoning**:\n- Channel intersection \u2192 geometric correlation\n- He system \u2192 cooling mechanism\n- Leak at intersection \u2192 structural failure mode\n- Thermal \u2192 etch sensitivity to temperature\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-12\n2. **ESC inspection**: Check channel integrity\n3. **He flow mapping**: Verify uniform distribution\n4. **ESC replacement**: If intersection damaged P/N 716-0890\n5. **Thermal verification**: Uniform wafer temperature\n\n## Prevention Measures\n\n- Add ESC He flow mapping to PM\n- Monitor channel health over time\n- Include intersection check in ESC qualification\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (50mm, 0mm) on lot W2024-1519. Cluster shows topography variation. Step height non-uniform. 14% yield loss.\n\nProcess Context: CMP-AMAT-12, Recipe: OXIDE_POLISH. Retaining ring wear at specific location. Non-uniform pressure at cluster position. Local over-polish creating topography issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring localized wear causing non-uniform polish\n- Fixed XY \u2192 retaining ring geometry\n- Topography variation \u2192 polish non-uniformity\n- Ring wear at specific location\n- Local over-polish from pressure variation\n\n**Correlation Reasoning**:\n- Fixed location \u2192 ring position\n- Step height \u2192 CMP process result\n- Ring wear \u2192 pressure distribution\n- Over-polish \u2192 excess material removal\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CMP-AMAT-12\n2. **Ring inspection**: Check wear pattern\n3. **Replace ring**: P/N 716-0567 if worn\n4. **Pressure verification**: Uniform distribution\n5. **Topography test**: Verify uniform polish\n\n## Prevention Measures\n\n- Track retaining ring wear\n- Replace ring on preventive schedule\n- Monitor polish uniformity by location\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at XY (25mm, -65mm) on lot W2024-2630. Cluster contains crystal defects. Only on specific substrate type. 11% yield loss.\n\nProcess Context: THERMAL-TEL-03, Recipe: RTP_ANNEAL. Localized thermal stress at cluster location. Susceptor hotspot causing crystal damage. Susceptor showing degradation at specific zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor hotspot causing localized crystal damage\n- Crystal defects \u2192 thermal stress mechanism\n- Substrate-specific \u2192 material sensitivity\n- Susceptor degradation \u2192 hotspot formation\n- Localized thermal \u2192 spatial correlation\n\n**Correlation Reasoning**:\n- Fixed location \u2192 susceptor geometry\n- Crystal defects \u2192 thermal stress\n- Substrate-specific \u2192 material threshold\n- Hotspot \u2192 excessive local temperature\n\n## Corrective Actions\n\n1. **Immediate**: Tool down THERMAL-TEL-03\n2. **Susceptor inspection**: Check degradation pattern\n3. **Replace susceptor**: P/N 817-0345 if degraded\n4. **Thermal mapping**: Verify uniform temperature\n5. **Crystal verification**: Check for stress defects\n\n## Prevention Measures\n\n- Monitor susceptor temperature uniformity\n- Track susceptor age and condition\n- Add crystal quality check for sensitive substrates\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at robot handoff position on lot W2024-3741. Cluster at wafer edge where transfer occurs. Impact marks visible. 10% yield loss.\n\nProcess Context: HANDLER-YASKAWA-08 to ETCH-TEL-08 transfer. Handoff clearance marginal. Wafer contacting chamber lip during transfer. Speed/position not optimized.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot-to-chamber handoff causing edge contact\n- Cluster at handoff position \u2192 transfer issue\n- Impact marks \u2192 physical contact\n- Clearance marginal \u2192 geometry problem\n- Transfer speed/position \u2192 not optimized\n\n**Correlation Reasoning**:\n- Handoff location \u2192 transfer geometry\n- Impact marks \u2192 contact mechanism\n- Marginal clearance \u2192 design/calibration\n- Transfer parameters \u2192 adjustment needed\n\n## Corrective Actions\n\n1. **Immediate**: Review handoff parameters\n2. **Position adjustment**: Increase clearance margin\n3. **Speed optimization**: Reduce transfer speed\n4. **Clearance verification**: All transfer points\n5. **Test wafers**: Verify contact-free transfer\n\n## Prevention Measures\n\n- Maintain adequate handoff clearances\n- Include transfer verification in integration\n- Regular handoff position check\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 3 o'clock position on lot W2024-4521. Defects concentrated at single clock position, not full ring. 12% yield loss on 8 wafers. Position fixed relative to notch.\n\nProcess Context: LITH-TEL-03, Recipe: GATE_LAYER. Chuck edge contamination at 3 o'clock. Defect position fixed regardless of notch orientation. Contamination deposited post-alignment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck edge contamination at 3 o'clock position\n- Single clock position defects \u2192 localized contamination\n- Fixed relative to chuck (not notch) \u2192 post-alignment source\n- Chuck edge at 3 o'clock showing contamination\n- Defect transfers to wafer at contact point\n\n**Correlation Reasoning**:\n- Fixed chuck position \u2192 not wafer-carried\n- Post-alignment \u2192 chuck coordinate system\n- 3 o'clock specific \u2192 localized chuck defect\n- All wafers same location \u2192 persistent contamination\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-03\n2. **Chuck inspection**: Check 3 o'clock edge position\n3. **Chuck clean**: Remove contamination\n4. **Edge inspection**: Full perimeter check\n5. **Verification**: Test wafer clean at 3 o'clock\n\n## Prevention Measures\n\n- Add chuck edge inspection to PM\n- Implement edge-position defect monitoring\n- Regular chuck edge cleaning\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at notch position on lot W2024-5632. Defects rotate with wafer orientation. Position always at notch. 9% yield loss on 6 wafers.\n\nProcess Context: HANDLER-BROOKS-07, notch finder mechanism. Notch finder pin worn causing damage. Defects occur during alignment. Pin at 90,000 cycles (spec: 80,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn notch finder pin causing localized damage\n- Defects at notch position \u2192 notch finder mechanism\n- Rotates with wafer \u2192 pre-alignment source\n- Pin at 90,000 cycles exceeds 80,000 spec\n- Worn pin scratching/damaging wafer at notch\n\n**Correlation Reasoning**:\n- Notch position \u2192 notch finder hardware\n- Rotates with wafer \u2192 wafer-referenced defect\n- Pre-alignment \u2192 handler mechanism\n- Pin wear \u2192 cycle count correlation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-07\n2. **Pin inspection**: Check notch finder pin condition\n3. **Replace pin**: P/N 634-0234\n4. **Alignment verification**: Gentle contact confirmed\n5. **Test wafers**: No notch defects\n\n## Prevention Measures\n\n- Replace notch finder pin at 80,000 cycles\n- Track pin cycle count for predictive maintenance\n- Add pin inspection to monthly PM\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 6 o'clock position on lot W2024-6743. Defects at edge exclusion boundary. EBR failure pattern. 14% yield loss on 9 wafers.\n\nProcess Context: LITH-TEL-05, Recipe: RESIST_COAT. EBR nozzle at 6 o'clock position clogged. Incomplete edge bead removal. EBR solvent flow reduced 40%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle clog causing incomplete edge removal\n- 6 o'clock edge defects \u2192 EBR nozzle position\n- Edge exclusion boundary \u2192 EBR process zone\n- Nozzle clogged, flow reduced 40%\n- Incomplete edge bead removal at 6 o'clock\n\n**Correlation Reasoning**:\n- 6 o'clock \u2192 nozzle position correlation\n- Edge exclusion \u2192 EBR process\n- Flow reduction \u2192 clog confirmation\n- Localized failure \u2192 single nozzle issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down LITH-TEL-05\n2. **Nozzle inspection**: Check 6 o'clock EBR nozzle\n3. **Clear clog**: Clean or replace nozzle P/N 534-0345\n4. **Flow verification**: Full flow restored\n5. **EBR test**: Verify clean edge bead removal\n\n## Prevention Measures\n\n- Add nozzle flow check to daily PM\n- Implement EBR flow monitoring\n- Regular nozzle cleaning schedule\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 9 o'clock position on lot W2024-7854. Defects appear as lift pin marks. Position matches lift pin location. 8% yield loss on 5 wafers.\n\nProcess Context: CVD-AMAT-08, Recipe: TEOS_DEP. Lift pin at 9 o'clock position damaged. Pin tip rough causing backside marks. Marks transferring to front-side defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Damaged lift pin creating localized defects\n- 9 o'clock position \u2192 lift pin location\n- Lift pin marks \u2192 pin contact damage\n- Pin tip rough from wear/damage\n- Backside damage affecting front-side processing\n\n**Correlation Reasoning**:\n- Lift pin position \u2192 geometric match\n- Pin marks \u2192 contact mechanism\n- Rough pin tip \u2192 damage source\n- Single position \u2192 one pin damaged\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-08\n2. **Pin inspection**: Check 9 o'clock lift pin\n3. **Replace pin**: P/N 634-0456 (damaged pin)\n4. **All pins check**: Inspect remaining pins\n5. **Surface verification**: Smooth pin tips\n\n## Prevention Measures\n\n- Add lift pin inspection to PM\n- Track pin condition over time\n- Replace pins proactively\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 12 o'clock position on lot W2024-8965. Defects at single clock position on all wafers. Robot arm contact suspected. 11% yield loss.\n\nProcess Context: HANDLER-YASKAWA-05. Robot arm contacts wafer edge at 12 o'clock during pickup. Arm alignment off by 0.5mm. Contact creating edge damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot arm misalignment causing edge contact\n- 12 o'clock defects \u2192 robot approach direction\n- Arm alignment off 0.5mm \u2192 contact at edge\n- Pickup motion creating edge damage\n- All wafers affected at same position\n\n**Correlation Reasoning**:\n- 12 o'clock \u2192 robot approach geometry\n- Alignment offset \u2192 contact mechanism\n- Pickup motion \u2192 damage timing\n- Consistent position \u2192 systematic error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-YASKAWA-05\n2. **Alignment check**: Measure arm position\n3. **Recalibrate**: Correct 0.5mm offset\n4. **Clearance verification**: No edge contact\n5. **Test wafers**: Verify clean edges\n\n## Prevention Measures\n\n- Add arm alignment check to PM\n- Monitor for edge position defects\n- Regular teach point verification\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 2 o'clock position on lot W2024-9076. Defects only on Recipe A, Recipe B clean. Same tool, same position. 10% yield loss.\n\nProcess Context: ETCH-LAM-06, Recipe A: HIGH_BIAS_ETCH. Recipe A has higher edge bias. Edge ring showing localized wear at 2 o'clock. Recipe-specific wear pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge ring wear at 2 o'clock\n- Recipe A affected, Recipe B clean \u2192 recipe correlation\n- Same position \u2192 hardware-related\n- Higher edge bias in Recipe A \u2192 accelerated wear\n- Localized wear creating defect source\n\n**Correlation Reasoning**:\n- Recipe-specific \u2192 process parameter effect\n- High bias \u2192 wear acceleration\n- 2 o'clock \u2192 wear hot spot\n- Edge ring \u2192 plasma coupling component\n\n## Corrective Actions\n\n1. **Immediate**: Inspect edge ring at 2 o'clock\n2. **Replace ring**: P/N 715-0567 if wear visible\n3. **Recipe review**: Consider bias optimization\n4. **Qualification**: Both recipes after replacement\n5. **Monitor**: Track recipe-specific wear\n\n## Prevention Measures\n\n- Track edge ring wear by recipe type\n- Use high-bias rated ring for aggressive recipes\n- Recipe-weighted PM scheduling\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 4 o'clock position on lot W2024-0187. Defects appear intermittently (5 of 20 wafers). When present, same position. 25% yield loss on affected wafers.\n\nProcess Context: HANDLER-TEL-06. Intermittent gripper issue at 4 o'clock position. Gripper not fully opening on some transfers. Edge contact when gripper tight.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent gripper malfunction causing edge contact\n- 4 o'clock defects \u2192 gripper position\n- Intermittent \u2192 gripper inconsistency\n- Gripper not fully opening \u2192 edge contact\n- Same position when present \u2192 fixed hardware\n\n**Correlation Reasoning**:\n- Intermittent \u2192 mechanical instability\n- Gripper position \u2192 4 o'clock correlation\n- Partial open \u2192 contact mechanism\n- Sporadic \u2192 developing failure\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-06\n2. **Gripper diagnostics**: Check open/close mechanism\n3. **Repair gripper**: Air cylinder or linkage P/N 634-0567\n4. **Full stroke verification**: Consistent full open\n5. **Reliability test**: Multiple cycle verification\n\n## Prevention Measures\n\n- Add gripper stroke monitoring\n- Include gripper check in PM\n- Replace gripper components on schedule\n\n**Severity**: Major\n**Yield Impact**: 25% on affected wafers",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 7 o'clock position on lot W2024-1298. Defects at FOUP door contact location. FOUP-specific pattern. 13% yield loss.\n\nProcess Context: FOUP-5672 showing door seal damage at 7 o'clock. Seal contacting wafer edge during door operation. Only FOUP-5672 affected, other FOUPs clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP door seal damage contacting wafer edge\n- 7 o'clock \u2192 door seal position\n- FOUP-specific \u2192 FOUP-5672 only\n- Seal damage \u2192 contact during door motion\n- Other FOUPs clean \u2192 confirms FOUP issue\n\n**Correlation Reasoning**:\n- Single FOUP \u2192 not handler/tool\n- Door position \u2192 seal geometry\n- Seal damage \u2192 contact mechanism\n- 7 o'clock \u2192 seal contact point\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-5672\n2. **Seal inspection**: Check 7 o'clock damage\n3. **Repair or scrap**: Based on damage extent\n4. **Fleet check**: Inspect similar FOUPs\n5. **Verification**: No edge contact after repair\n\n## Prevention Measures\n\n- Add FOUP seal inspection to maintenance\n- Track FOUP usage cycles\n- Implement FOUP edge defect tracking\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 10 o'clock position on lot W2024-2309. Defects at pre-aligner contact position. Position rotates with wafer. 7% yield loss.\n\nProcess Context: ALIGNER-NIKON-03. Pre-aligner edge gripper at 10 o'clock worn. Gripper pad degraded causing marks. Pad at 50,000 alignments (spec: 40,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn pre-aligner edge gripper pad\n- 10 o'clock \u2192 gripper contact position\n- Rotates with wafer \u2192 pre-alignment source\n- Gripper pad degraded at 50,000 alignments\n- Exceeds 40,000 spec \u2192 wear-related\n\n**Correlation Reasoning**:\n- Gripper position \u2192 geometric match\n- Rotates with wafer \u2192 before final alignment\n- Pad wear \u2192 cycle count correlation\n- Pre-aligner \u2192 mechanism confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ALIGNER-NIKON-03\n2. **Gripper inspection**: Check 10 o'clock pad\n3. **Replace pad**: P/N 634-0678 gripper pad\n4. **Alignment verification**: Gentle contact\n5. **Test wafers**: Clean edge at 10 o'clock\n\n## Prevention Measures\n\n- Replace gripper pads at 40,000 alignments\n- Track alignment count per gripper\n- Add gripper inspection to PM\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 1 o'clock position on lot W2024-3410. Defects at chamber slit valve location. Pattern correlates with valve position. 15% yield loss.\n\nProcess Context: ETCH-AMAT-05. Chamber slit valve at 1 o'clock position has particle accumulation. Particles depositing on wafer edge during transfer. Valve seal degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slit valve particle accumulation contaminating edge\n- 1 o'clock \u2192 slit valve position\n- Particle accumulation on valve\n- Particles transfer to wafer during pass-through\n- Valve seal degradation allowing buildup\n\n**Correlation Reasoning**:\n- Valve position \u2192 1 o'clock correlation\n- Transfer contamination \u2192 particle mechanism\n- Seal degradation \u2192 accumulation source\n- Edge defects \u2192 wafer passes valve\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-05\n2. **Valve inspection**: Check particle accumulation\n3. **Valve cleaning**: Remove all particles\n4. **Seal replacement**: P/N 839-0678 valve seal\n5. **Particle verification**: <0.05 particles/cm\u00b2\n\n## Prevention Measures\n\n- Add slit valve cleaning to PM\n- Monitor valve seal condition\n- Track edge position defects for valve issues\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 5 o'clock position on lot W2024-4521. Defects only during first hour of production. Warm-up related. 8% yield loss.\n\nProcess Context: ETCH-TEL-07. Tool at 5 o'clock shows cold-start behavior. Thermal expansion during warm-up affecting edge clearance at 5 o'clock. Clearance marginal when cold.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cold-start thermal expansion affecting edge clearance\n- 5 o'clock defects during first hour \u2192 warm-up issue\n- Thermal expansion affecting clearance\n- Clearance marginal when tool cold\n- 5 o'clock \u2192 specific clearance geometry\n\n**Correlation Reasoning**:\n- First hour only \u2192 thermal transient\n- Warm-up related \u2192 expansion effect\n- 5 o'clock \u2192 minimum clearance point\n- Marginal design \u2192 temperature sensitivity\n\n## Corrective Actions\n\n1. **Immediate**: Extend warm-up time\n2. **Clearance adjustment**: Increase margin at 5 o'clock\n3. **Thermal stabilization**: Verify stable before production\n4. **Dummy wafers**: Process conditioning wafers first\n5. **Verification**: No defects after warm-up\n\n## Prevention Measures\n\n- Implement warm-up procedure before production\n- Design clearances for cold-start condition\n- Monitor first-wafer yield after idle\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 8 o'clock position on lot W2024-5632. Defects at handler buffer station position. Station 8 o'clock contact. 16% yield loss.\n\nProcess Context: HANDLER-BROOKS-09. Buffer station has misaligned guide at 8 o'clock. Wafer edge contacting guide during wait. Guide position shifted from vibration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Buffer station guide misalignment causing edge contact\n- 8 o'clock defects \u2192 guide position\n- Buffer station \u2192 storage/wait location\n- Guide misaligned \u2192 contact created\n- Vibration \u2192 alignment drift cause\n\n**Correlation Reasoning**:\n- 8 o'clock \u2192 guide geometry\n- Buffer location \u2192 wait position\n- Misalignment \u2192 contact mechanism\n- Vibration source \u2192 drift cause\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-09\n2. **Guide alignment**: Check 8 o'clock position\n3. **Realign guide**: Correct position, secure fasteners\n4. **Clearance verification**: No edge contact\n5. **Vibration check**: Address vibration source\n\n## Prevention Measures\n\n- Add guide alignment to PM checklist\n- Secure guide mounting against vibration\n- Monitor buffer position defects\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 11 o'clock position on lot W2024-6743. Defects appear after specific recipe sequence. Process integration issue. 12% yield loss.\n\nProcess Context: ETCH-LAM-08 after CVD-AMAT-06. Film edge profile from CVD causing etch loading at 11 o'clock. CVD edge uniformity issue at that position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CVD edge non-uniformity causing downstream etch loading\n- 11 o'clock defects \u2192 specific edge position\n- Recipe sequence dependent \u2192 process integration\n- CVD edge profile \u2192 etch loading variation\n- Process-to-process interaction\n\n**Correlation Reasoning**:\n- Sequence-dependent \u2192 integration issue\n- Edge profile \u2192 CVD source\n- Etch loading \u2192 thickness-dependent etch\n- 11 o'clock \u2192 CVD non-uniformity position\n\n## Corrective Actions\n\n1. **Investigation**: Check CVD edge uniformity at 11 o'clock\n2. **CVD optimization**: Improve edge uniformity\n3. **Etch adjustment**: Compensate for edge loading\n4. **Integration test**: Verify sequence optimization\n5. **Qualification**: Both tools qualified together\n\n## Prevention Measures\n\n- Include edge uniformity in CVD qualification\n- Characterize process integration effects\n- Monitor edge position defects by sequence\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects near notch but offset 15\u00b0 clockwise on lot W2024-7854. Consistent offset from notch on all wafers. Handler orientation issue. 9% yield loss.\n\nProcess Context: HANDLER-TEL-08. Notch alignment sensor calibration off by 15\u00b0. Wafer placed with consistent rotational error. Sensor drift since last calibration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch alignment sensor calibration drift\n- 15\u00b0 offset from notch \u2192 alignment error\n- Consistent on all wafers \u2192 systematic\n- Sensor calibration drift \u2192 15\u00b0 error\n- Rotational placement error\n\n**Correlation Reasoning**:\n- Offset from notch \u2192 alignment issue\n- Consistent \u2192 calibration error\n- 15\u00b0 offset \u2192 quantifiable drift\n- Sensor \u2192 notch finder component\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-TEL-08\n2. **Sensor calibration**: Full notch sensor cal\n3. **Alignment verification**: \u00b10.1\u00b0 specification\n4. **Test wafers**: Verify correct orientation\n5. **Cal schedule**: Review calibration interval\n\n## Prevention Measures\n\n- Reduce notch sensor calibration interval\n- Add alignment verification to PM\n- Monitor orientation-related defects\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at flat position (200mm legacy) on lot W2024-8965. Defects along flat edge only. 200mm process. 11% yield loss.\n\nProcess Context: HANDLER-LEGACY-03. Flat edge handler showing wear at contact points. 200mm process with flat orientation. Flat guide worn from extended use.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Flat edge guide wear causing contact damage\n- Defects at flat position \u2192 flat handling\n- 200mm legacy \u2192 flat orientation process\n- Guide worn at contact points\n- Extended use \u2192 wear accumulation\n\n**Correlation Reasoning**:\n- Flat edge \u2192 flat handling geometry\n- 200mm specific \u2192 flat-based process\n- Guide wear \u2192 contact mechanism\n- Edge damage \u2192 guide contact\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-LEGACY-03\n2. **Guide inspection**: Check flat edge guides\n3. **Replace guides**: P/N 634-0789 guide set\n4. **Alignment verification**: Proper flat handling\n5. **Test wafers**: Clean flat edges\n\n## Prevention Measures\n\n- Add flat guide inspection to PM\n- Track guide wear for 200mm tools\n- Consider guide upgrade material\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at handler approach direction on lot W2024-9076. Defects at 3 o'clock (handler approach). Speed-related marks. 14% yield loss.\n\nProcess Context: HANDLER-YASKAWA-06. Handler approach speed too high. Deceleration causing edge slip. Speed at 150% of recommended for this wafer type.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive handler approach speed causing edge slip\n- 3 o'clock \u2192 approach direction\n- Speed-related marks \u2192 motion correlation\n- 150% of recommended speed \u2192 excessive\n- Deceleration causing slip/contact\n\n**Correlation Reasoning**:\n- Approach direction \u2192 handler geometry\n- Speed marks \u2192 velocity correlation\n- Excessive speed \u2192 force issue\n- Deceleration \u2192 slip mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Reduce handler speed to spec\n2. **Recipe update**: Correct speed parameters\n3. **Motion verification**: Smooth acceleration/deceleration\n4. **Test wafers**: No edge marks at correct speed\n5. **Documentation**: Update recipe for wafer type\n\n## Prevention Measures\n\n- Use recommended speeds for each wafer type\n- Lock critical motion parameters\n- Monitor edge defects vs. handler speed\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 6 o'clock position on lot W2024-0298. Defects at exhaust port location. Chamber exhaust asymmetry. 10% yield loss.\n\nProcess Context: ETCH-AMAT-07. Chamber exhaust port at 6 o'clock. Local gas flow perturbation at exhaust. Etch uniformity affected at exhaust vicinity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber exhaust asymmetry affecting edge uniformity\n- 6 o'clock \u2192 exhaust port location\n- Gas flow perturbation \u2192 pumping effect\n- Local etch variation at exhaust\n- Exhaust asymmetry \u2192 single port design\n\n**Correlation Reasoning**:\n- Exhaust position \u2192 6 o'clock correlation\n- Flow perturbation \u2192 pumping mechanism\n- Edge effect \u2192 port proximity\n- Design-related \u2192 chamber geometry\n\n## Corrective Actions\n\n1. **Process review**: Optimize for exhaust asymmetry\n2. **Flow adjustment**: Modify gas injection to compensate\n3. **Pumping optimization**: Consider baffle addition\n4. **Recipe tuning**: Edge compensation parameters\n5. **Verification**: Check 6 o'clock uniformity\n\n## Prevention Measures\n\n- Design for exhaust influence in recipes\n- Include edge position in uniformity qualification\n- Monitor exhaust-related edge effects\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 9 o'clock position on lot W2024-1409. Defects after cassette transfer. Cassette slot damage. 13% yield loss.\n\nProcess Context: CASSETTE-2847 (200mm legacy). Slot 15 at 9 o'clock showing damage. Burr on slot contact point. Only wafers from slot 15 affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette slot 15 burr causing edge damage\n- 9 o'clock \u2192 slot contact position\n- Slot 15 specific \u2192 single slot damage\n- Burr on contact point \u2192 damage source\n- Cassette-specific \u2192 CASSETTE-2847\n\n**Correlation Reasoning**:\n- Slot-specific \u2192 not handler\n- 9 o'clock \u2192 slot geometry\n- Burr \u2192 contact damage\n- Single cassette \u2192 cassette issue\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine CASSETTE-2847\n2. **Slot inspection**: Check slot 15 for burr\n3. **Repair or scrap**: Based on damage extent\n4. **Fleet check**: Inspect similar cassettes\n5. **Slot-level tracking**: Identify cassette issues\n\n## Prevention Measures\n\n- Add slot inspection to cassette maintenance\n- Track defects by cassette slot\n- Regular cassette condition audits\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 2 o'clock position on lot W2024-2510. Defects at ESC edge seal location. Seal degradation pattern. 17% yield loss.\n\nProcess Context: ETCH-LAM-09. ESC edge seal at 2 o'clock showing wear. Vacuum leak at worn seal. Plasma disturbance at seal leak location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC edge seal degradation causing plasma disturbance\n- 2 o'clock \u2192 ESC seal position\n- Seal wear \u2192 vacuum leak\n- Plasma disturbance at leak location\n- Localized defects from plasma non-uniformity\n\n**Correlation Reasoning**:\n- ESC seal \u2192 2 o'clock geometry\n- Vacuum leak \u2192 plasma effect\n- Wear pattern \u2192 degradation\n- Edge position \u2192 seal location\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **ESC inspection**: Check seal at 2 o'clock\n3. **Seal replacement**: P/N 839-0890 edge seal\n4. **Vacuum verification**: No leaks after replacement\n5. **Plasma check**: Uniform at edge\n\n## Prevention Measures\n\n- Track ESC seal condition\n- Include seal inspection in PM\n- Monitor edge uniformity for seal wear\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 4 o'clock position on lot W2024-3621. Only on wafers with high-stress film. Film delamination at edge. 15% yield loss.\n\nProcess Context: CVD-TEL-05, Recipe: HIGH_STRESS_NITRIDE. High-stress film causing edge delamination. Stress concentration at 4 o'clock. Edge adhesion failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High-stress film edge delamination\n- 4 o'clock \u2192 stress concentration point\n- High-stress film \u2192 delamination driver\n- Edge adhesion failure \u2192 film peeling\n- Wafer-specific \u2192 high-stress films only\n\n**Correlation Reasoning**:\n- Stress correlation \u2192 film type\n- Edge position \u2192 stress concentration\n- Delamination \u2192 adhesion failure\n- 4 o'clock \u2192 geometric stress point\n\n## Corrective Actions\n\n1. **Process review**: Stress optimization at edge\n2. **Adhesion enhancement**: Edge treatment consideration\n3. **Film modification**: Reduce stress if possible\n4. **Edge exclusion**: Consider edge exclusion adjustment\n5. **Verification**: No delamination after optimization\n\n## Prevention Measures\n\n- Characterize edge stress for high-stress films\n- Include edge adhesion in film qualification\n- Monitor edge delamination by film type\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 7 o'clock position on lot W2024-4732. Defects appear after wet clean step. Edge dry-out pattern. 8% yield loss.\n\nProcess Context: WET-CLEAN-05, Recipe: PRE_GATE_CLEAN. Spin dry at 7 o'clock showing incomplete dry. Water mark defects. Spin dry nozzle position asymmetric.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Asymmetric spin dry causing water marks\n- 7 o'clock \u2192 dry nozzle position\n- Incomplete dry \u2192 water marks\n- Spin dry asymmetry \u2192 uneven drying\n- Nozzle position \u2192 dry pattern\n\n**Correlation Reasoning**:\n- 7 o'clock \u2192 nozzle geometry\n- Water marks \u2192 drying failure\n- Asymmetric \u2192 dry pattern\n- Wet clean \u2192 process source\n\n## Corrective Actions\n\n1. **Immediate**: Check spin dry nozzle position\n2. **Nozzle adjustment**: Optimize for uniform dry\n3. **Dry time review**: Extend if needed\n4. **N2 flow check**: Verify adequate dry gas\n5. **Test wafers**: No water marks\n\n## Prevention Measures\n\n- Include dry uniformity in qualification\n- Regular nozzle position verification\n- Monitor water mark defects by position\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 10 o'clock position on lot W2024-5843. Defects at handler centering mechanism. Centering error. 11% yield loss.\n\nProcess Context: HANDLER-BROOKS-11. Centering mechanism at 10 o'clock position off calibration. Edge contact during centering. Mechanism calibration drifted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Centering mechanism calibration drift causing edge contact\n- 10 o'clock \u2192 centering mechanism position\n- Edge contact \u2192 calibration error\n- Mechanism drift \u2192 systematic offset\n- Centering function \u2192 handler component\n\n**Correlation Reasoning**:\n- Centering position \u2192 10 o'clock geometry\n- Contact \u2192 calibration error\n- Drift \u2192 gradual onset\n- Handler mechanism \u2192 component identification\n\n## Corrective Actions\n\n1. **Immediate**: Tool down HANDLER-BROOKS-11\n2. **Centering calibration**: Full mechanism cal\n3. **Edge clearance**: Verify no contact\n4. **Test wafers**: Clean centering operation\n5. **Cal schedule**: Review interval\n\n## Prevention Measures\n\n- Regular centering mechanism calibration\n- Include in PM checklist\n- Monitor edge defects for centering issues\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 1 o'clock position on lot W2024-6954. Defects correlate with specific operator. Operator technique issue. 6% yield loss.\n\nProcess Context: Manual load operation. Operator A shows defects at 1 o'clock. Operator B clean. Operator A holding wafer incorrectly during manual load.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator handling technique causing edge contact\n- 1 o'clock \u2192 operator grip position\n- Operator-specific \u2192 handling technique\n- Manual load \u2192 human factor\n- Operator A only \u2192 training need\n\n**Correlation Reasoning**:\n- Operator correlation \u2192 human variable\n- 1 o'clock \u2192 grip position\n- Manual operation \u2192 technique dependent\n- Single operator \u2192 training gap\n\n## Corrective Actions\n\n1. **Immediate**: Retrain Operator A\n2. **Technique review**: Proper handling demonstration\n3. **Supervision**: Monitor until technique verified\n4. **All operators**: Refresh training\n5. **Verification**: No defects with correct technique\n\n## Prevention Measures\n\n- Regular handling technique training\n- Operator certification program\n- Track defects by operator for trends\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 5 o'clock position on lot W2024-7065. Defects at CMP retaining ring position. Local over-polish. 14% yield loss.\n\nProcess Context: CMP-AMAT-09. Retaining ring wear at 5 o'clock creating pressure variation. Local over-polish at worn ring position. Ring at 80% life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear causing localized over-polish\n- 5 o'clock \u2192 ring wear position\n- Local over-polish \u2192 pressure variation\n- Ring wear at specific location\n- 80% life \u2192 approaching replacement\n\n**Correlation Reasoning**:\n- Retaining ring \u2192 5 o'clock geometry\n- Wear pattern \u2192 localized pressure\n- Over-polish \u2192 excess removal\n- Ring condition \u2192 wear correlation\n\n## Corrective Actions\n\n1. **Immediate**: Inspect retaining ring\n2. **Replace ring**: P/N 716-0890 if wear confirmed\n3. **Pressure verification**: Uniform after replacement\n4. **Polish test**: No local over-polish\n5. **Ring tracking**: Monitor wear pattern\n\n## Prevention Measures\n\n- Replace retaining ring at 75% life\n- Monitor ring wear pattern\n- Track edge uniformity for ring wear\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 8 o'clock position on lot W2024-8176. Defects at clamp ring contact point. Clamp contamination. 10% yield loss.\n\nProcess Context: ETCH-TEL-09. Clamp ring at 8 o'clock showing particle accumulation. Particles transferring to wafer at clamp point. Clamp not cleaned in 3 PMs.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring particle accumulation contaminating wafer\n- 8 o'clock \u2192 clamp contact position\n- Particle accumulation on clamp\n- Transfer to wafer during clamping\n- 3 PMs without clamp cleaning \u2192 buildup\n\n**Correlation Reasoning**:\n- Clamp position \u2192 8 o'clock geometry\n- Particles \u2192 contamination transfer\n- Accumulation \u2192 cleaning neglected\n- Contact point \u2192 transfer mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-09\n2. **Clamp cleaning**: Remove particle accumulation\n3. **Full inspection**: Check all clamp areas\n4. **Particle verification**: Clean clamp confirmed\n5. **PM update**: Add clamp cleaning to checklist\n\n## Prevention Measures\n\n- Add clamp cleaning to every PM\n- Include clamp inspection in PM checklist\n- Monitor edge position particle defects\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 11 o'clock position on lot W2024-9287. Defects at edge bevel. Bevel coating issue. 7% yield loss.\n\nProcess Context: COAT-TEL-09, Recipe: RESIST_COAT. Edge bevel coating at 11 o'clock showing defects. Bevel rinse nozzle misaligned. Incomplete bevel cleaning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bevel rinse nozzle misalignment causing incomplete clean\n- 11 o'clock \u2192 bevel rinse position\n- Edge bevel defects \u2192 coating issue\n- Nozzle misaligned \u2192 incomplete rinse\n- Residual resist at bevel\n\n**Correlation Reasoning**:\n- Bevel location \u2192 rinse mechanism\n- 11 o'clock \u2192 nozzle position\n- Incomplete clean \u2192 misalignment\n- Coating \u2192 process source\n\n## Corrective Actions\n\n1. **Immediate**: Check bevel rinse nozzle position\n2. **Nozzle alignment**: Correct to specification\n3. **Rinse verification**: Complete bevel coverage\n4. **Test wafers**: Clean bevel confirmed\n5. **PM update**: Add nozzle position check\n\n## Prevention Measures\n\n- Regular nozzle position verification\n- Include in daily PM checklist\n- Monitor bevel defects by position\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 3 o'clock position on lot W2024-0408. Defects after thermal process. Thermal stress at edge. 16% yield loss.\n\nProcess Context: THERMAL-TEL-06, Recipe: RTP_ANNEAL. Temperature spike at 3 o'clock edge position. Susceptor hot spot. Thermal stress causing edge defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor hot spot causing edge thermal stress\n- 3 o'clock \u2192 hot spot position\n- Temperature spike \u2192 thermal stress\n- Susceptor degradation \u2192 hot spot source\n- Edge defects \u2192 thermal damage\n\n**Correlation Reasoning**:\n- Temperature variation \u2192 thermal mechanism\n- 3 o'clock \u2192 susceptor position\n- Hot spot \u2192 localized overheating\n- Stress defects \u2192 thermal damage mode\n\n## Corrective Actions\n\n1. **Immediate**: Tool down THERMAL-TEL-06\n2. **Susceptor inspection**: Check for degradation\n3. **Replace susceptor**: P/N 817-0567 if degraded\n4. **Thermal mapping**: Verify uniform temperature\n5. **Stress test**: No edge thermal defects\n\n## Prevention Measures\n\n- Monitor susceptor temperature uniformity\n- Track susceptor condition over time\n- Include edge thermal check in PM\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 6 o'clock position on lot W2024-1519. Defects at wafer notch opposite side. Stress concentration. 9% yield loss.\n\nProcess Context: CVD-AMAT-10, Recipe: HIGH_STRESS_SIN. Stress concentration at 6 o'clock (opposite notch). Film stress causing edge cracking. Asymmetric stress pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Film stress concentration opposite notch\n- 6 o'clock \u2192 notch opposite position\n- Stress concentration \u2192 asymmetric stress\n- Edge cracking \u2192 stress failure\n- High-stress film \u2192 stress driver\n\n**Correlation Reasoning**:\n- Opposite notch \u2192 stress geometry\n- Asymmetric \u2192 notch influence\n- Cracking \u2192 stress failure mode\n- High stress \u2192 film characteristic\n\n## Corrective Actions\n\n1. **Process review**: Stress management at edge\n2. **Film optimization**: Reduce stress if possible\n3. **Edge treatment**: Consider stress relief\n4. **Design review**: Edge exclusion consideration\n5. **Verification**: No cracking after optimization\n\n## Prevention Measures\n\n- Characterize stress distribution for high-stress films\n- Consider notch influence on stress\n- Monitor edge cracking by position\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 9 o'clock position on lot W2024-2630. Defects at probe card contact during test. Probe damage. 18% yield loss.\n\nProcess Context: PROBER-KLA-05. Probe card at 9 o'clock position showing worn probes. Excessive contact force causing damage. Probes at 500,000 touchdowns.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn probe card causing edge die damage\n- 9 o'clock \u2192 probe position\n- Worn probes \u2192 excessive contact\n- 500,000 touchdowns \u2192 wear accumulation\n- Edge die damage \u2192 probe-related\n\n**Correlation Reasoning**:\n- Probe position \u2192 9 o'clock edge\n- Worn probes \u2192 damage mechanism\n- High touchdowns \u2192 wear correlation\n- Edge die \u2192 probe contact area\n\n## Corrective Actions\n\n1. **Immediate**: Replace probe card\n2. **Card inspection**: Document wear pattern\n3. **Touchdown limit**: Enforce replacement schedule\n4. **Verification**: Clean probing after replacement\n5. **Die review**: Assess damaged die\n\n## Prevention Measures\n\n- Replace probe cards at 400,000 touchdowns\n- Track touchdown count per card\n- Monitor edge die yield for probe wear\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 12 o'clock position on lot W2024-3741. Defects at FOUP opener mechanism. Opener contact issue. 12% yield loss.\n\nProcess Context: OPENER-BROOKS-02. FOUP opener at 12 o'clock showing door open mechanism issue. Wafer edge contacted during door open sequence. Mechanism needs adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP opener mechanism contacting wafer edge\n- 12 o'clock \u2192 opener position\n- Door open sequence \u2192 contact timing\n- Mechanism issue \u2192 contact created\n- Opener-specific \u2192 OPENER-BROOKS-02\n\n**Correlation Reasoning**:\n- Opener position \u2192 12 o'clock geometry\n- Door sequence \u2192 contact mechanism\n- Adjustment needed \u2192 calibration\n- Single opener \u2192 component issue\n\n## Corrective Actions\n\n1. **Immediate**: Tool down OPENER-BROOKS-02\n2. **Mechanism inspection**: Check door open sequence\n3. **Adjustment**: Correct mechanism clearance\n4. **Motion verification**: No wafer contact\n5. **Test wafers**: Clean edge through opener\n\n## Prevention Measures\n\n- Regular opener mechanism check\n- Include in PM schedule\n- Monitor edge defects by opener\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_loc",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed particle defects across lot W2024-4521. No systematic pattern observed. All 25 wafers affected with 50-200 particles each. 22% yield loss. Multiple tools show same issue.\n\nProcess Context: Fab-wide particle event. Cleanroom particle counts elevated to 5 particles/ft\u00b3 @ 0.1\u00b5m (spec: <1). HEPA filter in Bay 3 showing degradation. Multiple process tools affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleanroom HEPA filter degradation causing fab-wide contamination\n- Random distribution \u2192 airborne particles\n- All wafers affected \u2192 environmental source\n- Multiple tools affected \u2192 not tool-specific\n- HEPA filter degradation \u2192 particle source\n- 5 particles/ft\u00b3 vs. <1 spec \u2192 5x contamination\n\n**Correlation Reasoning**:\n- Multiple tools \u2192 environmental, not equipment\n- Random pattern \u2192 airborne deposition\n- Elevated particle counts \u2192 measurement confirms\n- Bay 3 correlation \u2192 filter location\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities, escalate particle event\n2. **Filter replacement**: Replace degraded HEPA in Bay 3\n3. **Particle monitoring**: Verify counts return to <1/ft\u00b3\n4. **Lot hold**: Hold affected lots for disposition\n5. **Tool purge**: Run particle wafers on affected tools\n\n## Prevention Measures\n\n- Implement HEPA filter life tracking\n- Configure particle count alarms at 2 particles/ft\u00b3\n- Regular filter integrity testing\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-5632. Defects randomly distributed, no pattern. 15% yield loss. Issue only on single tool CVD-AMAT-05. Other tools clean.\n\nProcess Context: CVD-AMAT-05 showing random particle contamination. Process chemical filter at 8 months (spec: 6 months). Filter degradation releasing particles into process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process chemical filter degradation releasing particles\n- Random distribution \u2192 particle source\n- Single tool \u2192 tool-specific contamination\n- Filter at 8 months exceeds 6-month spec\n- Filter degradation \u2192 particle release\n\n**Correlation Reasoning**:\n- Tool-specific \u2192 not environmental\n- Random pattern \u2192 chemical delivery particles\n- Filter age \u2192 degradation mechanism\n- Other tools clean \u2192 confirms single source\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-05\n2. **Replace filter**: Process chemical filter P/N 534-0567\n3. **Line purge**: Purge lines after filter change\n4. **Particle verification**: <0.05 particles/cm\u00b2\n5. **Resume**: After particle qualification\n\n## Prevention Measures\n\n- Enforce 6-month filter replacement\n- Track filter age with alerts\n- Add filter pressure drop monitoring\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2024-6743. Increasing trend over past 3 days. 18% yield loss today vs. 8% 3 days ago. All tools affected in wet clean area.\n\nProcess Context: Wet clean area showing gradual contamination increase. DI water resistivity dropped to 15 M\u03a9\u00b7cm (spec: >18). DI water system filter approaching end of life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water quality degradation from filter end-of-life\n- Random defects \u2192 water-borne particles\n- Increasing trend \u2192 progressive degradation\n- Wet clean area specific \u2192 water system\n- Resistivity 15 vs. 18 M\u03a9\u00b7cm \u2192 quality drop\n\n**Correlation Reasoning**:\n- Trending increase \u2192 gradual degradation\n- Wet clean area \u2192 water contact processes\n- Resistivity drop \u2192 water quality confirmation\n- Filter age \u2192 degradation mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to DI water issue\n2. **Filter replacement**: DI water system filters\n3. **Water quality**: Verify resistivity >18 M\u03a9\u00b7cm\n4. **Particle check**: Water particle count verification\n5. **Resume**: After water quality restored\n\n## Prevention Measures\n\n- Monitor DI water quality continuously\n- Configure alarm at resistivity <17 M\u03a9\u00b7cm\n- Proactive filter replacement schedule\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects across lot W2024-7854. Defects appear as metallic particles. 14% yield loss. Issue started after chemical drum change yesterday.\n\nProcess Context: WET-ETCH-03, Recipe: HF_CLEAN. New chemical drum installed yesterday. Chemical purity certificate shows spec compliance but particles present in drum bottom.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New chemical drum contamination\n- Random metallic particles \u2192 chemical source\n- Started after drum change \u2192 temporal correlation\n- Chemical drum bottom \u2192 particle accumulation\n- Purity cert OK \u2192 particles not purity issue\n\n**Correlation Reasoning**:\n- Drum change timing \u2192 clear correlation\n- Metallic particles \u2192 contamination type\n- Drum bottom \u2192 settling during transport\n- Single chemical \u2192 source identification\n\n## Corrective Actions\n\n1. **Immediate**: Replace suspect drum\n2. **Chemical sample**: Test drum for particles\n3. **Line purge**: Flush delivery system\n4. **Verification**: Process test wafers\n5. **Vendor communication**: Report contamination issue\n\n## Prevention Measures\n\n- Implement incoming chemical particle testing\n- Allow drum settling before use\n- Track chemical lot numbers\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-8965. Defects only on wafers processed during night shift. Day shift wafers clean. 20% yield loss on night shift.\n\nProcess Context: Multiple tools, night shift affected. Cleanroom maintenance performed during night shift. Maintenance activities generating particles. HVAC balance disturbed during work.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Night shift maintenance activities generating particles\n- Night shift only \u2192 maintenance timing\n- Multiple tools \u2192 not equipment-specific\n- Maintenance during production \u2192 particle generation\n- HVAC disturbance \u2192 contamination spread\n\n**Correlation Reasoning**:\n- Shift-specific \u2192 activity correlation\n- Maintenance timing \u2192 night shift scheduled\n- Multiple tools \u2192 environmental contamination\n- HVAC balance \u2192 particle dispersion\n\n## Corrective Actions\n\n1. **Immediate**: Review maintenance activities\n2. **Schedule adjustment**: No maintenance during production\n3. **Particle monitoring**: Enhanced during maintenance\n4. **Lot disposition**: Review night shift wafers\n5. **Procedure update**: Maintenance isolation requirements\n\n## Prevention Measures\n\n- Schedule maintenance during production breaks\n- Implement isolation protocols for maintenance\n- Enhanced particle monitoring during maintenance\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-9076. Organic contamination (carbon-based) detected. 12% yield loss. Affecting tools in Bay 5 only.\n\nProcess Context: Bay 5 showing AMC (Airborne Molecular Contamination) elevation. AMC levels at 3 ppb (spec: <1 ppb). New construction adjacent to Bay 5. Outgassing from construction materials.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AMC from adjacent construction outgassing\n- Organic contamination \u2192 AMC source\n- Bay 5 specific \u2192 location proximity\n- 3 ppb vs. <1 ppb spec \u2192 3x elevation\n- Adjacent construction \u2192 outgassing source\n\n**Correlation Reasoning**:\n- Bay-specific \u2192 geographic correlation\n- Organic/carbon \u2192 AMC signature\n- Construction timing \u2192 source identification\n- AMC elevation \u2192 measurement confirms\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to AMC issue\n2. **Barrier enhancement**: Seal construction interface\n3. **Air filtration**: Increase AMC filtering\n4. **Monitoring**: Continuous AMC monitoring\n5. **Production routing**: Consider Bay 5 production hold\n\n## Prevention Measures\n\n- AMC monitoring near construction activities\n- Barrier requirements for adjacent work\n- Pre-construction AMC impact assessment\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2024-0187. Cross-contamination between lots detected. 16% yield loss. Previous lot was different product with different chemistry.\n\nProcess Context: ETCH-LAM-06, Recipe: OXIDE_ETCH. Previous lot used aggressive chemistry. Inadequate purge between lots. Residual chemistry affecting current lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate purge between incompatible lots\n- Cross-contamination \u2192 previous lot residue\n- Different chemistry \u2192 incompatibility risk\n- Inadequate purge \u2192 contamination transfer\n- Random defects \u2192 residual distribution\n\n**Correlation Reasoning**:\n- Lot sequence \u2192 previous lot correlation\n- Different chemistry \u2192 contamination source\n- Purge inadequate \u2192 transfer mechanism\n- Random \u2192 residual pattern\n\n## Corrective Actions\n\n1. **Immediate**: Extended purge cycle\n2. **Chamber clean**: If contamination severe\n3. **Recipe review**: Chemistry compatibility matrix\n4. **Purge optimization**: Extend for incompatible sequences\n5. **Lot disposition**: Review affected wafers\n\n## Prevention Measures\n\n- Define lot sequencing rules by chemistry\n- Implement extended purge for incompatible lots\n- Track lot sequence for contamination risk\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects across lot W2024-1298. Defects trending worse toward end of lot. First wafers clean, last wafers heavily defected. 25% yield loss on lot second half.\n\nProcess Context: CVD-AMAT-08, Recipe: TEOS_CAP. Chamber contamination accumulating during lot processing. Chamber not cleaned between lots. Contamination building lot-over-lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Progressive chamber contamination during lot\n- Trend toward lot end \u2192 accumulation pattern\n- First wafers clean \u2192 started clean\n- Last wafers heavy defects \u2192 contamination buildup\n- No inter-lot clean \u2192 accumulation mechanism\n\n**Correlation Reasoning**:\n- Progressive trend \u2192 buildup over time\n- Lot position correlation \u2192 processing order\n- No clean \u2192 accumulation allowed\n- Chamber \u2192 source location\n\n## Corrective Actions\n\n1. **Immediate**: Chamber clean before next lot\n2. **Clean recipe**: Implement inter-lot clean\n3. **Lot size review**: Reduce lot size if needed\n4. **Monitoring**: Track contamination vs. wafer count\n5. **Optimization**: Balance throughput vs. clean frequency\n\n## Prevention Measures\n\n- Implement periodic chamber clean (every N wafers)\n- Monitor defect trend within lots\n- Define maximum wafers between cleans\n\n**Severity**: Critical\n**Yield Impact**: 25%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-2309. Particles identified as photoresist fragments. 11% yield loss. Defects on wafers after coating step.\n\nProcess Context: COAT-TEL-05, Recipe: RESIST_COAT. Resist supply showing degradation. Resist bottle at 95% empty with sediment. Sediment particles dispensing onto wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist sediment dispensing at low bottle level\n- Resist fragments \u2192 resist source\n- Post-coating \u2192 coating process\n- 95% empty \u2192 sediment reached\n- Bottle bottom \u2192 sediment accumulation\n\n**Correlation Reasoning**:\n- Resist particles \u2192 material identification\n- Low bottle level \u2192 sediment exposure\n- Coating correlation \u2192 dispense timing\n- Random \u2192 sediment distribution\n\n## Corrective Actions\n\n1. **Immediate**: Replace resist bottle\n2. **Line purge**: Clear resist lines\n3. **Nozzle clean**: Remove any sediment\n4. **Test wafers**: Verify clean dispense\n5. **Bottle management**: Don't use below threshold\n\n## Prevention Measures\n\n- Replace resist bottles at 90% empty\n- Implement bottle level tracking\n- Regular resist filtration verification\n\n**Severity**: Minor\n**Yield Impact**: 11%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects across lot W2024-3410. Metallic contamination (Fe detected). 17% yield loss. Affecting wafers from specific cassette handling.\n\nProcess Context: CASSETTE-3456 (200mm legacy process). Cassette showing corrosion on pins. Fe contamination from corroded cassette pins. Cassette at 3 years age.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette pin corrosion releasing Fe contamination\n- Metallic Fe \u2192 metal source\n- Specific cassette \u2192 CASSETTE-3456\n- Pin corrosion \u2192 Fe release mechanism\n- 3 years \u2192 corrosion accumulation\n\n**Correlation Reasoning**:\n- Cassette-specific \u2192 single cassette\n- Fe detected \u2192 metal identification\n- Corrosion \u2192 source mechanism\n- Age \u2192 degradation correlation\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine CASSETTE-3456\n2. **Cassette inspection**: Document corrosion\n3. **Scrap cassette**: Corrosion = retirement\n4. **Fleet audit**: Check similar-age cassettes\n5. **Contamination check**: TXRF on affected wafers\n\n## Prevention Measures\n\n- Implement cassette age tracking\n- Retire cassettes at 2 years\n- Regular cassette condition audits\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-4521. Defects appear as micro-scratches randomly distributed. 13% yield loss. Issue across multiple handlers.\n\nProcess Context: Fab-wide handler issue. Cleanroom humidity at 38% RH (spec: 40-50%). Low humidity causing electrostatic discharge during handling. ESD events creating micro-scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Low humidity causing ESD during wafer handling\n- Micro-scratches \u2192 ESD damage pattern\n- Multiple handlers \u2192 environmental cause\n- Humidity 38% below 40% spec \u2192 ESD risk\n- Random distribution \u2192 ESD event pattern\n\n**Correlation Reasoning**:\n- Multiple handlers \u2192 not equipment-specific\n- Low humidity \u2192 ESD correlation\n- Micro-scratches \u2192 ESD damage signature\n- Fab-wide \u2192 environmental root cause\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to humidity issue\n2. **Humidity correction**: Restore to 40-50% range\n3. **ESD verification**: Check ionizer operation\n4. **Production hold**: Consider until humidity stable\n5. **Lot disposition**: Review affected wafers\n\n## Prevention Measures\n\n- Monitor humidity continuously\n- Configure alarm at <40% RH\n- Ensure ionizer coverage at handlers\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-5632. Defects increasing over past week. 19% yield loss. Correlation with specific gas delivery manifold.\n\nProcess Context: Gas manifold GM-05 serving multiple tools. Manifold valve showing wear and particle generation. Valves at 2 years service without replacement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas manifold valve wear generating particles\n- Random defects \u2192 gas-borne particles\n- Multiple tools \u2192 shared manifold\n- Valve wear \u2192 particle generation\n- 2 years \u2192 wear accumulation\n\n**Correlation Reasoning**:\n- Manifold correlation \u2192 shared component\n- Multiple tools \u2192 common source\n- Increasing trend \u2192 progressive wear\n- Valve age \u2192 wear mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Isolate manifold GM-05\n2. **Valve replacement**: All manifold valves\n3. **Line purge**: After valve replacement\n4. **Particle verification**: Gas particle check\n5. **Resume**: After particle qualification\n\n## Prevention Measures\n\n- Implement manifold valve replacement schedule\n- Track valve age and condition\n- Gas particle monitoring at point of use\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-6743. Na contamination detected across wafers. 21% yield loss. Affecting all wet clean stations.\n\nProcess Context: Wet clean area showing Na contamination. Cleanroom glove batch showing Na leaching. New glove supplier started last week. Operator handling contributing Na.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Na-contaminated gloves from new supplier\n- Na contamination \u2192 alkali source\n- All wet clean stations \u2192 operator handling\n- New glove supplier \u2192 material change\n- Na leaching \u2192 contamination mechanism\n\n**Correlation Reasoning**:\n- Multiple stations \u2192 common factor\n- Na detected \u2192 contamination identification\n- Glove supplier change \u2192 temporal correlation\n- Handling \u2192 transfer mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Replace all gloves from new supplier\n2. **Return to previous supplier**: Known-good gloves\n3. **Surface cleaning**: Clean handling surfaces\n4. **Glove testing**: Verify Na-free before use\n5. **Supplier qualification**: Enhanced incoming QC\n\n## Prevention Measures\n\n- Require glove contamination testing for new suppliers\n- Track glove lots in production\n- Regular contamination monitoring\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-7854. Defects appear as tool marks but randomly placed. 10% yield loss. Single tool ETCH-LAM-07 affected.\n\nProcess Context: ETCH-LAM-07 chamber showing RF arcing events. Arcing creating random particle generation. RF match intermittent fault causing arcing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF arcing events generating random particles\n- Tool marks \u2192 arc damage particles\n- Random placement \u2192 arcing is random\n- Single tool \u2192 equipment-specific\n- RF match fault \u2192 arcing cause\n\n**Correlation Reasoning**:\n- Single tool \u2192 not environmental\n- Random \u2192 arcing distribution\n- Tool marks \u2192 particle type\n- RF match \u2192 electrical source\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **RF diagnostics**: Check match network\n3. **Repair match**: Replace faulty components P/N 923-0567\n4. **Chamber inspection**: Check for arc damage\n5. **Verification**: No arcing after repair\n\n## Prevention Measures\n\n- Implement arc detection monitoring\n- Regular RF match network checks\n- Track arc events for trending\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-8965. Defects correlate with specific operator. 15% yield loss. Operator C affected, Operators A and B clean.\n\nProcess Context: Manual loading operation. Operator C showing different technique. Hand contamination contributing particles. Glove protocol not followed correctly.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator contamination from improper technique\n- Random distribution \u2192 handling contamination\n- Operator-specific \u2192 Operator C only\n- Technique difference \u2192 handling variable\n- Glove protocol \u2192 not followed\n\n**Correlation Reasoning**:\n- Operator correlation \u2192 human factor\n- Random \u2192 handling distribution\n- A and B clean \u2192 confirms C issue\n- Technique \u2192 training need\n\n## Corrective Actions\n\n1. **Immediate**: Retrain Operator C\n2. **Technique review**: Proper handling demonstration\n3. **Glove protocol**: Reinforce requirements\n4. **Supervision**: Monitor until verified\n5. **All operators**: Refresh contamination training\n\n## Prevention Measures\n\n- Regular contamination control training\n- Operator certification program\n- Track defects by operator for trends\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects across lot W2024-9076. Particles identified as quartz. 14% yield loss. Issue on tools with quartz components.\n\nProcess Context: Multiple etch tools showing quartz particle contamination. Quartz components (domes, liners) at end of life across bay. Coordinated end-of-life timing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz component end-of-life particle generation\n- Quartz particles \u2192 component material\n- Multiple tools \u2192 coordinated aging\n- End-of-life \u2192 wear mechanism\n- Bay-wide \u2192 installation timing correlation\n\n**Correlation Reasoning**:\n- Material identification \u2192 quartz source\n- Multiple tools \u2192 common PM timing\n- End-of-life \u2192 wear-induced particles\n- Coordinated \u2192 installation batch\n\n## Corrective Actions\n\n1. **Immediate**: Prioritize quartz component PM\n2. **Replace components**: Domes and liners on affected tools\n3. **Stagger replacement**: Avoid future coordination\n4. **Particle verification**: After component replacement\n5. **Inventory**: Ensure quartz spares available\n\n## Prevention Measures\n\n- Stagger quartz component installation dates\n- Track component age across tools\n- Proactive replacement before end-of-life\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-0298. Defects appear after extended fab shutdown (holiday). 23% yield loss. First lot after restart.\n\nProcess Context: Fab restarted after 4-day holiday shutdown. Chamber conditioning inadequate. Multiple tools showing startup contamination. Seasoning wafers insufficient.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate chamber conditioning after extended shutdown\n- Random defects \u2192 chamber contamination\n- Post-shutdown \u2192 startup transient\n- First lot \u2192 conditioning absorbed\n- Inadequate seasoning \u2192 contamination not removed\n\n**Correlation Reasoning**:\n- Shutdown timing \u2192 restart correlation\n- First lot affected \u2192 startup issue\n- Multiple tools \u2192 fab-wide startup\n- Seasoning \u2192 conditioning inadequate\n\n## Corrective Actions\n\n1. **Immediate**: Extended conditioning on all tools\n2. **Seasoning increase**: 10+ wafers per tool\n3. **Particle verification**: Before production\n4. **Procedure update**: Post-shutdown requirements\n5. **Lot disposition**: Review first lots\n\n## Prevention Measures\n\n- Define extended-shutdown restart procedure\n- Increase seasoning based on shutdown duration\n- Qualification wafers before production\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-1409. Defects identified as photoresist particles. 9% yield loss. Issue in lithography area only.\n\nProcess Context: Lithography area showing resist particle contamination. EBR solvent bath contaminated. Resist residue building in solvent recirculation. Bath at 2 weeks age (spec: 1 week).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent bath contamination\n- Resist particles \u2192 photoresist source\n- Lithography area \u2192 EBR process\n- Bath age 2 weeks \u2192 exceeds 1 week spec\n- Recirculation \u2192 contamination buildup\n\n**Correlation Reasoning**:\n- Resist particles \u2192 EBR correlation\n- Bath age \u2192 contamination accumulation\n- Recirculation \u2192 buildup mechanism\n- Lithography-specific \u2192 EBR location\n\n## Corrective Actions\n\n1. **Immediate**: Replace EBR solvent bath\n2. **Bath clean**: Full tank cleaning\n3. **Filter check**: Verify filter function\n4. **Fresh solvent**: Fill with new solvent\n5. **Schedule enforcement**: Weekly bath change\n\n## Prevention Measures\n\n- Enforce weekly bath replacement\n- Track bath age with alerts\n- Regular bath quality monitoring\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-2510. Defects correlate with wafer backside condition. 18% yield loss. Backside contamination affecting front-side processing.\n\nProcess Context: Backside contamination from storage cassettes. Cassette shelves showing particle accumulation. Particles transferring to wafer backside then front during processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette shelf particle transfer to wafer backside\n- Random front-side defects \u2192 backside transfer\n- Cassette storage \u2192 contact point\n- Shelf particle accumulation \u2192 contamination source\n- Back-to-front transfer \u2192 processing mechanism\n\n**Correlation Reasoning**:\n- Backside correlation \u2192 storage contact\n- Cassette shelves \u2192 accumulation location\n- Processing transfer \u2192 flip mechanism\n- Random \u2192 particle distribution\n\n## Corrective Actions\n\n1. **Immediate**: Clean all storage cassettes\n2. **Shelf cleaning**: Remove particle accumulation\n3. **Storage review**: Cassette condition audit\n4. **Backside inspection**: Verify clean backside\n5. **Process review**: Minimize backside impact\n\n## Prevention Measures\n\n- Regular cassette cleaning schedule\n- Implement backside monitoring\n- Use FOUPs where possible (enclosed storage)\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-3621. Defects only on wafers at bottom of FOUP (slots 20-25). 20% yield loss on bottom slots.\n\nProcess Context: FOUP showing particle accumulation at bottom. Particles settling in FOUP over time. Bottom slot wafers collect settled particles. FOUP at 6 months without cleaning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle settling at FOUP bottom affecting lower slots\n- Bottom slots affected \u2192 gravity settling\n- Particle accumulation \u2192 FOUP contamination\n- 6 months without cleaning \u2192 accumulation time\n- Random on affected wafers \u2192 particle distribution\n\n**Correlation Reasoning**:\n- Bottom slots \u2192 settling pattern\n- FOUP age \u2192 accumulation correlation\n- Gravity \u2192 settling mechanism\n- Position-dependent \u2192 contamination profile\n\n## Corrective Actions\n\n1. **Immediate**: Clean affected FOUPs\n2. **FOUP wash**: Full cleaning cycle\n3. **Fleet audit**: Check FOUP cleaning dates\n4. **Cleaning schedule**: Implement regular cycle\n5. **Bottom slot monitoring**: Track for trend\n\n## Prevention Measures\n\n- Clean FOUPs every 3 months\n- Track FOUP cleaning history\n- Monitor bottom slot yield\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-4732. Particles identified as stainless steel. 16% yield loss. Issue across wet clean and etch areas.\n\nProcess Context: Facilities work in progress. SS piping modification creating particles. Particles entering process through gas and water systems. Construction contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facilities construction generating SS particles\n- SS particles \u2192 construction material\n- Multiple areas \u2192 common contamination\n- Facilities work \u2192 construction correlation\n- Gas and water \u2192 entry paths\n\n**Correlation Reasoning**:\n- SS material \u2192 construction source\n- Facilities timing \u2192 work correlation\n- Multiple areas \u2192 shared utilities\n- Entry paths \u2192 gas/water systems\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to contamination\n2. **Construction hold**: Pause contaminating work\n3. **System flush**: Purge gas and water systems\n4. **Particle verification**: Before production\n5. **Barrier implementation**: Isolate construction\n\n## Prevention Measures\n\n- Implement construction isolation protocols\n- Particle monitoring during facilities work\n- Pre-construction contamination assessment\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-5843. Defects appear as haze under inspection light. 12% yield loss. Issue on specific inspection tool only.\n\nProcess Context: INSP-KLA-03 showing false defect detection. Inspection tool optics contaminated. Haze on optics creating false positives. Not real wafer defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inspection tool optics contamination (false positives)\n- Haze pattern \u2192 optics-related\n- Single inspection tool \u2192 equipment issue\n- False detection \u2192 not real defects\n- Optics contamination \u2192 measurement error\n\n**Correlation Reasoning**:\n- Tool-specific \u2192 inspection equipment\n- Haze \u2192 optics signature\n- False positives \u2192 not wafer contamination\n- Optics condition \u2192 verification needed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down INSP-KLA-03\n2. **Optics cleaning**: Clean inspection optics\n3. **Calibration wafer**: Verify clean detection\n4. **Re-inspect lot**: On different tool\n5. **Yield recalculation**: Based on valid inspection\n\n## Prevention Measures\n\n- Regular inspection tool optics cleaning\n- Golden wafer verification schedule\n- Cross-tool correlation checks\n\n**Severity**: Minor\n**Yield Impact**: 12% (may be false)",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-6954. Defects trending with cleanroom occupancy. High occupancy = more defects. 14% yield loss during peak hours.\n\nProcess Context: Cleanroom showing particle correlation with personnel count. Peak occupancy at 8-10 AM and 2-4 PM. Personnel-generated particles during high traffic periods.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Personnel-generated particles during high occupancy\n- Random defects \u2192 personnel contamination\n- Occupancy correlation \u2192 people count\n- Peak periods \u2192 traffic timing\n- Personnel particles \u2192 human source\n\n**Correlation Reasoning**:\n- Occupancy trend \u2192 personnel count\n- Peak hours \u2192 traffic correlation\n- Personnel \u2192 particle source\n- Production timing \u2192 defect timing\n\n## Corrective Actions\n\n1. **Immediate**: Review cleanroom protocols\n2. **Traffic management**: Stagger entries\n3. **Gowning verification**: Protocol compliance\n4. **Air flow review**: Optimize for occupancy\n5. **Production scheduling**: Consider low-traffic periods\n\n## Prevention Measures\n\n- Implement traffic management protocols\n- Stagger shift transitions\n- Enhanced gowning verification\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-7065. Defects containing Si fragments. 11% yield loss. Issue on wafers after backgrind process.\n\nProcess Context: BACKGRIND-01. Backgrind process generating Si particles. Particles not fully cleaned after grind. Grinding residue carrying forward.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backgrind residue carrying forward\n- Si fragments \u2192 grinding debris\n- Post-backgrind \u2192 process correlation\n- Cleaning inadequate \u2192 residue remaining\n- Random \u2192 debris distribution\n\n**Correlation Reasoning**:\n- Si material \u2192 grinding source\n- Post-grind \u2192 timing correlation\n- Cleaning \u2192 removal inadequate\n- Residue \u2192 carry-forward\n\n## Corrective Actions\n\n1. **Immediate**: Review backgrind clean process\n2. **Clean optimization**: Enhanced post-grind clean\n3. **Rinse verification**: Adequate residue removal\n4. **Inspection**: Post-clean verification step\n5. **Process update**: Improved clean recipe\n\n## Prevention Measures\n\n- Optimize post-backgrind cleaning\n- Add post-clean inspection\n- Track backgrind residue defects\n\n**Severity**: Minor\n**Yield Impact**: 11%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-8176. Defects identified as polymer particles. 15% yield loss. Issue in etch area across multiple tools.\n\nProcess Context: Etch area showing polymer buildup contamination. Etch byproducts accumulating in exhaust plenum. Polymer flaking back into cleanroom. Exhaust system maintenance overdue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Exhaust plenum polymer buildup flaking into cleanroom\n- Polymer particles \u2192 etch byproduct\n- Multiple etch tools \u2192 common exhaust\n- Exhaust plenum \u2192 accumulation location\n- Maintenance overdue \u2192 buildup time\n\n**Correlation Reasoning**:\n- Polymer \u2192 etch chemistry product\n- Exhaust path \u2192 accumulation point\n- Multiple tools \u2192 shared exhaust\n- Maintenance \u2192 cleaning needed\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to exhaust issue\n2. **Exhaust cleaning**: Clean plenum and ducting\n3. **HEPA verification**: Check for contamination bypass\n4. **Particle verification**: After cleaning\n5. **Maintenance schedule**: Update exhaust PM\n\n## Prevention Measures\n\n- Regular exhaust system maintenance\n- Track exhaust cleaning intervals\n- Monitor polymer buildup\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-9287. Contamination appears crystalline under SEM. 20% yield loss. Issue affecting thermal processing area.\n\nProcess Context: Thermal area showing crystalline contamination. Furnace tube showing deposits. Deposits flaking during temperature cycling. Tube at end of life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace tube deposit flaking\n- Crystalline contamination \u2192 thermal deposits\n- Thermal area \u2192 furnace correlation\n- Temperature cycling \u2192 flaking mechanism\n- Tube end of life \u2192 deposit accumulation\n\n**Correlation Reasoning**:\n- Crystalline \u2192 thermal deposit\n- Thermal area \u2192 furnace source\n- Cycling \u2192 flake generation\n- Tube age \u2192 accumulation time\n\n## Corrective Actions\n\n1. **Immediate**: Tool down furnace\n2. **Tube replacement**: Replace end-of-life tube\n3. **Chamber clean**: Remove deposits\n4. **Particle verification**: After replacement\n5. **Seasoning**: Extensive conditioning\n\n## Prevention Measures\n\n- Track furnace tube age\n- Replace before end of life\n- Regular tube inspection\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-0408. Defects appear intermittently - some lots clean, some affected. 17% yield loss on affected lots. No clear tool correlation.\n\nProcess Context: Intermittent cleanroom infiltration from service corridor. Door seal degraded allowing particle entry during pressure fluctuations. Issue during HVAC cycling.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Service corridor infiltration during HVAC cycling\n- Intermittent defects \u2192 pressure-dependent\n- No tool correlation \u2192 environmental\n- Door seal degraded \u2192 infiltration path\n- HVAC cycling \u2192 pressure fluctuation trigger\n\n**Correlation Reasoning**:\n- Intermittent \u2192 transient condition\n- Environmental \u2192 not equipment\n- Pressure fluctuation \u2192 infiltration mechanism\n- Door seal \u2192 infiltration path\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities\n2. **Seal repair**: Replace degraded door seal\n3. **Pressure verification**: Check cleanroom pressure\n4. **HVAC review**: Stabilize pressure during cycling\n5. **Particle monitoring**: Verify after repair\n\n## Prevention Measures\n\n- Regular door seal inspection\n- Cleanroom pressure monitoring\n- HVAC cycle impact assessment\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-1519. Particles containing Cu and organic material. 13% yield loss. Issue in CMP area.\n\nProcess Context: CMP area showing mixed contamination. CMP slurry cross-contamination between Cu and oxide polish. Slurry residue not fully cleaned. Dedicated lines not maintained.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP slurry cross-contamination between processes\n- Cu + organic \u2192 mixed slurry\n- CMP area \u2192 polish process\n- Cross-contamination \u2192 line sharing\n- Dedicated lines \u2192 not maintained\n\n**Correlation Reasoning**:\n- Cu + organic \u2192 multiple slurries\n- CMP \u2192 polish process area\n- Line sharing \u2192 cross-contamination\n- Maintenance \u2192 line dedication lapsed\n\n## Corrective Actions\n\n1. **Immediate**: Review slurry line dedication\n2. **Line purge**: Full system flush\n3. **Restore dedication**: Separate Cu and oxide lines\n4. **Verification**: No cross-contamination\n5. **Maintenance update**: Line dedication requirements\n\n## Prevention Measures\n\n- Maintain dedicated slurry lines\n- Track line dedication compliance\n- Regular slurry purity verification\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects across lot W2024-2630. Defects appear as micro-bubbles in film. 10% yield loss. Issue on CVD tools using liquid precursor.\n\nProcess Context: CVD tools using liquid precursor showing bubbles. Precursor delivery system showing air entrainment. Liquid level sensor failed, causing air intake. Pump running dry intermittently.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Air entrainment in liquid precursor delivery\n- Micro-bubbles \u2192 air incorporation\n- Liquid precursor tools \u2192 delivery system\n- Level sensor failure \u2192 air intake allowed\n- Pump dry run \u2192 entrainment mechanism\n\n**Correlation Reasoning**:\n- Bubbles \u2192 air incorporation\n- Liquid delivery \u2192 precursor system\n- Sensor failure \u2192 control lost\n- Pump \u2192 air entrainment\n\n## Corrective Actions\n\n1. **Immediate**: Check all precursor delivery systems\n2. **Sensor replacement**: Replace failed level sensor\n3. **System degas**: Remove entrained air\n4. **Pump verification**: Proper priming\n5. **Film verification**: No bubbles after repair\n\n## Prevention Measures\n\n- Monitor precursor level sensors\n- Implement low-level alarms\n- Regular delivery system degassing\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed defects on lot W2024-3741. Defects appear as halos around features. 19% yield loss. Issue in lithography area.\n\nProcess Context: Lithography showing chemical amplified resist (CAR) issue. Airborne amine contamination detected. AMC affecting resist chemistry. Environmental contamination source.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Airborne amine contamination affecting CAR resist\n- Halos \u2192 amine poisoning pattern\n- CAR resist \u2192 amine sensitive\n- AMC detected \u2192 environmental contamination\n- Lithography area \u2192 resist processing\n\n**Correlation Reasoning**:\n- Halo pattern \u2192 amine effect on CAR\n- AMC \u2192 amine source\n- CAR sensitivity \u2192 resist chemistry\n- Environmental \u2192 airborne contamination\n\n## Corrective Actions\n\n1. **Immediate**: Alert facilities to amine contamination\n2. **AMC source identification**: Find contamination source\n3. **Filter enhancement**: Increase amine filtration\n4. **Environment verification**: AMC <1 ppb\n5. **Process verification**: Clean lithography after fix\n\n## Prevention Measures\n\n- Continuous AMC monitoring in lithography\n- Enhanced amine filtration for CAR processes\n- Track AMC sources near lithography\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "defect_type": "random",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic near-full defect pattern detected on lot W2024-7891. First wafer of lot shows >95% surface coverage with etch non-uniformity. All 25 wafers quarantined.\n\nProcess Context: Wafers processed through ETCH-LAM-12 using standard POLY_ETCH_V3 recipe. Tool had been idle for 6 hours before lot start. FDC shows RF forward power at 0W despite 1500W setpoint. Chamber pressure unstable at process start.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF power supply failure at process initiation\n\n**Failure Mechanism**: The RF generator failed to strike plasma on the first wafer. The 6-hour idle period may have caused thermal drift in the RF matching network. With no plasma, the etch process ran in \"gas-only\" mode, causing complete process failure.\n\n**Timeline Analysis**:\n- T-0: Recipe initiated, RF commanded to 1500W\n- T+2s: RF forward power reads 0W (failure point)\n- T+60s: Recipe completed without plasma\n- All subsequent wafers processed without valid plasma\n\n## Immediate Actions\n\n1. **TOOL DOWN** - ETCH-LAM-12 immediately\n2. Quarantine entire lot W2024-7891 (25 wafers)\n3. Do NOT process any wafers until RF verified\n\n## Investigation Steps\n\n1. Check RF generator diagnostics and fault codes\n2. Verify RF cable connections and matching network\n3. Run RF calibration and plasma strike test\n4. Review why FDC did not trigger process abort\n\n## Prevention Measures\n\n1. Implement plasma-strike verification in recipe\n2. Add RF power interlock with 5-second verification window\n3. Mandate seasoning wafer after >4 hour idle\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on lot W2024-8234. Wafers 12-25 show >85% surface contamination with metallic residue pattern. Wafers 1-11 passed inspection normally.\n\nProcess Context: Metal deposition on SPUTTER-AMAT-05. Mid-lot target failure suspected. FDC alarm triggered at wafer 12: 'Target impedance out of range'. Chamber pressure spiked from 3mTorr to 45mTorr during wafer 12 processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sputter target catastrophic failure mid-lot\n\n**Failure Mechanism**: The sputter target cracked or delaminated during wafer 12 processing. This caused:\n1. Arcing between target and chamber (impedance alarm)\n2. Target material fragmentation\n3. Massive particle generation contaminating remaining wafers\n4. Chamber pressure spike from target outgassing\n\n**Timeline Analysis**:\n- Wafers 1-11: Normal processing, target integrity maintained\n- Wafer 12: Target failure initiated, impedance alarm\n- Wafers 13-25: Processed with compromised target, massive contamination\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SPUTTER-AMAT-05 immediately\n2. Quarantine wafers 12-25 (scrap candidates)\n3. Hold wafers 1-11 for additional inspection\n4. Open chamber for target inspection\n\n## Investigation Steps\n\n1. Inspect target for cracks, delamination, or burn-through\n2. Review target life tracking (kWh, RF-hours)\n3. Check target bonding integrity\n4. Analyze impedance data trend prior to failure\n\n## Prevention Measures\n\n1. Reduce target end-of-life threshold by 10%\n2. Add impedance trending to preventive maintenance\n3. Implement automatic process abort on impedance alarm\n\n**Severity**: Critical\n**Yield Impact**: 85% (14 of 25 wafers affected)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-9102. All 25 wafers show near-full pattern with severe film delamination >90% coverage. Film appears to have 'blistered' across entire wafer surface.\n\nProcess Context: PECVD oxide deposition on CVD-AMAT-08. Recipe TEOS_STD_500nm executed. FDC shows: SiH4 flow at 0 sccm (setpoint 200 sccm), N2O flow normal at 4000 sccm. MFC fault logged at lot start but not escalated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: SiH4 Mass Flow Controller (MFC) failure causing process gas starvation\n\n**Failure Mechanism**: The SiH4 MFC failed closed at lot start, delivering zero precursor while N2O continued at full flow. This resulted in:\n1. No silicon source for oxide formation\n2. Highly oxidizing environment damaging underlying layers\n3. Thermal stress causing existing films to blister and delaminate\n4. Complete process chemistry failure\n\n**Timeline Analysis**:\n- Lot start: SiH4 MFC fault occurs (not escalated)\n- All 25 wafers: Processed with 0 sccm SiH4, 4000 sccm N2O\n- Entire lot contaminated with oxidation damage\n\n## Immediate Actions\n\n1. **TOOL DOWN** - CVD-AMAT-08 immediately\n2. Scrap entire lot W2024-9102\n3. Replace SiH4 MFC immediately\n4. Escalate FDC alarm configuration issue\n\n## Investigation Steps\n\n1. Remove and inspect SiH4 MFC for valve failure\n2. Verify MFC calibration on spare unit\n3. Review why MFC fault did not trigger recipe abort\n4. Audit all critical gas MFC alarm configurations\n\n## Prevention Measures\n\n1. Add gas flow verification step in recipe with abort interlock\n2. Escalate all MFC faults to critical alarm level\n3. Implement pre-process gas flow verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-5567. Wafers show >80% coverage with 'haze' pattern and severe surface roughening. Affected: all 25 wafers. Pattern consistent with chemical attack.\n\nProcess Context: Wet etch processing in WETETCH-DNS-03. HF dip recipe executed. FDC data shows: HF concentration at 12% (spec: 1%), temperature at 45\u00b0C (spec: 25\u00b0C). Chemical replenishment event logged 30 minutes before lot.\n\nCorrelation: Two other lots processed after replenishment also show similar damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical replenishment error - wrong concentration HF delivered to bath\n\n**Failure Mechanism**: The HF replenishment system delivered 12% HF instead of 1% HF. The elevated concentration combined with higher-than-normal temperature (likely due to exothermic dilution) caused:\n1. Aggressive chemical attack on wafer surfaces\n2. Oxide layer complete removal\n3. Silicon surface roughening and hazing\n4. Damage to underlying device structures\n\n**Correlation Evidence**: Multiple lots affected after same replenishment event confirms bath contamination as source.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - WETETCH-DNS-03 immediately\n2. Scrap all affected lots (W2024-5567 and 2 others)\n3. Drain and neutralize contaminated bath\n4. Isolate chemical supply system\n\n## Investigation Steps\n\n1. Verify chemical drum labeling and connections\n2. Check replenishment system calibration\n3. Review chemical delivery SOP compliance\n4. Test bulk chemical source concentration\n5. Audit all baths on same chemical supply\n\n## Prevention Measures\n\n1. Implement in-line concentration verification before replenishment\n2. Add concentration sensor with interlock\n3. Dual-verification for chemical drum connections\n4. Pre-lot concentration test requirement\n\n**Severity**: Critical\n**Yield Impact**: 100% (3 lots, 75 wafers total)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2024-3345. All wafers show near-full pattern with 'smeared' metal across >90% of surface. Appears as catastrophic arcing damage.\n\nProcess Context: Physical Vapor Deposition on PVD-AMAT-02. AlCu deposition recipe. FDC shows: DC power oscillating wildly 0-15kW (setpoint 10kW), chamber pressure spiking to 150mTorr repeatedly. Multiple arc detection events logged throughout lot processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Severe arcing in PVD chamber due to target-to-shield contamination bridging\n\n**Failure Mechanism**: Accumulated AlCu deposition on chamber shields created conductive bridges to the target assembly. This caused:\n1. Uncontrolled arcing between target and grounded shields\n2. Macro-particle ejection onto wafer surfaces\n3. Power supply instability and oscillation\n4. Localized melting and 'smearing' of deposited metal\n5. Chamber pressure spikes from arc-induced outgassing\n\n**Timeline Analysis**:\n- Multiple arc detection events = repeated damage cycles\n- Power oscillation = power supply struggling with arcing load\n- All wafers affected throughout lot\n\n## Immediate Actions\n\n1. **TOOL DOWN** - PVD-AMAT-02 immediately\n2. Scrap entire lot W2024-3345\n3. Do NOT open chamber hot (safety hazard)\n4. Allow 4-hour cooldown before inspection\n\n## Investigation Steps\n\n1. Review shield kit maintenance records\n2. Measure deposition on shields and dark space ring\n3. Check arc suppression system functionality\n4. Review kWh tracking against PM schedule\n\n## Prevention Measures\n\n1. Reduce PM interval by 20% based on kWh actuals\n2. Implement shield deposition thickness monitoring\n3. Add arc count trending with PM trigger threshold\n4. Improve dark space ring cleaning procedure\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on W2024-6678, wafers 1-5 only. Remaining 20 wafers unprocessed due to tool fault. Pattern shows complete absence of deposited film with substrate exposed.\n\nProcess Context: Epitaxial silicon growth on EPI-AMAT-01. First lot after weekend idle (60 hours). FDC shows: susceptor temperature at 150\u00b0C (setpoint 1100\u00b0C). Heater zone fault triggered at wafer 3 but lot continued to wafer 5.\n\nCorrelation: Tool had heater replacement 2 weeks ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Heater zone failure post-maintenance causing complete thermal failure\n\n**Failure Mechanism**: The recently replaced heater zone failed completely after extended idle period. At 150\u00b0C (vs 1100\u00b0C setpoint), silicon epitaxy cannot occur:\n1. No thermal activation for precursor decomposition\n2. No silicon deposition on wafer surface\n3. Wafers essentially received no processing\n4. 5 wafers processed before fault escalated to tool stop\n\n**Correlation Evidence**: Recent heater replacement + extended idle suggests:\n- Possible improper heater installation\n- Thermal cycling damage during cooldown/warmup\n- Heater element failure from installation defect\n\n## Immediate Actions\n\n1. **TOOL DOWN** - EPI-AMAT-01 (already faulted)\n2. Quarantine wafers 1-5 (possible rework candidates)\n3. Hold remaining 20 wafers in lot\n4. Escalate to maintenance for heater inspection\n\n## Investigation Steps\n\n1. Inspect heater zone for element failure\n2. Review recent heater replacement work order\n3. Check thermocouple calibration and readings\n4. Verify heater power supply functionality\n5. Review post-maintenance qualification data\n\n## Prevention Measures\n\n1. Extend post-heater-replacement qualification testing\n2. Implement temperature ramp verification before first wafer\n3. Add heater element resistance check to startup sequence\n4. Reduce max idle time after heater maintenance\n\n**Severity**: Critical\n**Yield Impact**: 100% on processed wafers (5 of 25)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Simultaneous near-full defects on 4 lots across 4 different etch tools. All show >85% defectivity with incomplete etch pattern. Affected: ETCH-LAM-01, ETCH-LAM-02, ETCH-LAM-03, ETCH-LAM-04.\n\nProcess Context: All tools running standard OXIDE_ETCH recipe. FDC shows: all tools simultaneously lost Ar and CF4 gas flow at 14:32:07. Facility gas alarm logged at same timestamp. Gas flows restored at 14:47:22 (15 minute interruption).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility bulk gas supply interruption affecting multiple tools simultaneously\n\n**Failure Mechanism**: A facility-level gas supply failure (Ar and CF4) caused all connected etch tools to lose process gases simultaneously:\n1. Recipes continued executing without proper gas chemistry\n2. Plasmas extinguished or ran in degraded mode\n3. 15-minute interruption = multiple wafers affected per tool\n4. Etch process incomplete across all affected wafers\n\n**Correlation Evidence**: 4 tools, same gas types, exact same timestamp = facility source, not individual tool issue\n\n## Immediate Actions\n\n1. **ALL 4 TOOLS DOWN** immediately\n2. Quarantine all affected lots (4 lots, ~100 wafers)\n3. Verify gas supply restored and stable\n4. Coordinate with Facilities on root cause\n\n## Investigation Steps\n\n1. Identify gas supply interruption source (valve, regulator, supply)\n2. Check gas cabinet alarm and response logs\n3. Review bulk gas tank levels and switchover system\n4. Audit all tools on affected gas supply branch\n5. Verify FDC response to gas loss events\n\n## Prevention Measures\n\n1. Add gas pressure interlock with recipe abort capability\n2. Implement facility gas monitoring dashboard\n3. Review gas supply redundancy and switchover timing\n4. Install local gas buffer for critical processes\n5. Add 'gas loss' event to FDC with immediate escalation\n\n**Severity**: Critical\n**Yield Impact**: 100% (4 lots, ~100 wafers, facility event)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect with vacuum breach signature on lot W2024-7743. All 25 wafers show >90% oxidation damage and particle contamination. Visible 'burn' marks on wafer edges.\n\nProcess Context: Metal sputter deposition on SPUTTER-AMAT-08. FDC shows: base pressure rose from 5E-8 Torr to 2E-3 Torr at wafer 8. Process continued through entire lot. Vacuum alarm logged but classified as 'warning' only.\n\nCorrelation: O-ring replaced 3 days ago during PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Vacuum chamber breach due to improper O-ring installation during recent PM\n\n**Failure Mechanism**: The recently replaced O-ring failed, causing a massive air leak:\n1. Chamber pressure rose from UHV (5E-8 Torr) to soft vacuum (2E-3 Torr)\n2. Oxygen ingress caused immediate metal oxidation\n3. Atmospheric particles contaminated wafer surfaces\n4. Continued processing in degraded vacuum damaged all remaining wafers\n5. Localized heating at leak point caused edge burn marks\n\n**Correlation Evidence**: O-ring PM 3 days ago directly correlates to seal failure. Possible causes:\n- Improper O-ring seating\n- Wrong O-ring material or size\n- O-ring damage during installation\n- Insufficient compression\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SPUTTER-AMAT-08 immediately\n2. Scrap entire lot W2024-7743\n3. Vent chamber and inspect O-ring seal\n4. Review PM work order for O-ring installation\n\n## Investigation Steps\n\n1. Inspect O-ring for damage, improper seating, or debris\n2. Verify correct O-ring part number was used\n3. Check O-ring groove for contamination or damage\n4. Review technician training records\n5. Leak check after repair with He leak detector\n\n## Prevention Measures\n\n1. Implement dual-verification for O-ring installation\n2. Mandate post-PM leak rate qualification\n3. Upgrade vacuum alarm from 'warning' to 'critical' with recipe abort\n4. Add base pressure verification before process start\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-4456. Progressive degradation observed: wafer 1 shows 60% defectivity, wafer 25 shows 98% defectivity. Pattern is consistent with increasing contamination throughout lot.\n\nProcess Context: Ion implantation on IMPLANT-AXCEL-02. High-current BF2 implant. FDC shows: beam current degraded from 15mA to 2mA over lot duration. Faraday cup readings erratic. Source filament hours at 890 (limit: 800).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ion source filament end-of-life causing progressive beam degradation\n\n**Failure Mechanism**: The ion source filament exceeded its operational lifetime (890 hrs vs 800 hr limit):\n1. Filament degradation reduced ionization efficiency\n2. Beam current progressively decreased throughout lot\n3. Under-dosing increased with each wafer\n4. By wafer 25, beam at 2mA vs 15mA target = 87% under-dose\n5. Erratic Faraday readings indicate beam instability\n\n**Timeline Analysis**:\n- Progressive degradation pattern = gradual failure\n- Not sudden failure but missed PM threshold\n- Wafer 1 at 60% defect suggests filament already marginal at lot start\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-AXCEL-02\n2. Quarantine entire lot W2024-4456\n3. Assess rework potential (re-implant if dose too low)\n4. Replace ion source filament immediately\n\n## Investigation Steps\n\n1. Review PM tracking system - why was 800-hour limit exceeded?\n2. Inspect filament for erosion pattern\n3. Verify Faraday cup calibration\n4. Check beam current specification compliance trending\n5. Review all lots processed in last 90 hours (since passing limit)\n\n## Prevention Measures\n\n1. Implement hard interlock at filament hour limit\n2. Add beam current trending with early warning at 90% life\n3. Review PM tracking compliance process\n4. Add dose verification measurement in recipe\n\n**Severity**: Critical\n**Yield Impact**: 95% (progressive degradation, early wafers may be salvageable)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on lot W2024-8890. All wafers show massive particle contamination >500,000 particles/wafer (normal <500). Particles distributed uniformly across entire wafer surface.\n\nProcess Context: Atmospheric LPCVD on LPCVD-TEL-05. Furnace tube processing. FDC shows: tube door seal integrity alarm triggered but was bypassed by operator. 'Particles in loadlock' warning also bypassed. Both events at 06:15, lot processed at 06:22.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator bypass of critical safety interlocks allowing contaminated lot processing\n\n**Failure Mechanism**: Two critical alarms were inappropriately bypassed:\n1. Tube door seal alarm = atmospheric contamination ingress\n2. Loadlock particle alarm = known contamination source\n3. Wafers loaded into contaminated environment\n4. High-temperature processing baked particles permanently into films\n5. Uniform contamination indicates atmospheric exposure, not localized source\n\n**Contributing Factors**:\n- Operator decision to bypass without engineering approval\n- Inadequate alarm escalation training\n- Production pressure may have influenced decision\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LPCVD-TEL-05 immediately\n2. Scrap entire lot W2024-8890\n3. Secure alarm bypass logs for investigation\n4. Remove operator production access pending review\n5. Clean tube and loadlock thoroughly\n\n## Investigation Steps\n\n1. Review operator decision rationale\n2. Audit alarm bypass procedure and authorization levels\n3. Inspect door seal for degradation\n4. Identify particle source in loadlock\n5. Review shift handoff procedures\n\n## Prevention Measures\n\n1. Remove operator ability to bypass critical alarms\n2. Require engineering authorization for any alarm bypass\n3. Implement alarm bypass logging with mandatory justification\n4. Retrain all operators on alarm response procedures\n5. Add production pressure reporting mechanism\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss, procedural failure)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-2234. Wafers show 'rainbow' discoloration across >95% of surface with severe film thickness variation. Expected 1000nm film, measured 200-2500nm random variation.\n\nProcess Context: Thermal oxidation on FURNACE-KOYO-02. Recipe OX_DRY_1000NM. FDC shows: O2 flow stable, temperature stable at 1050\u00b0C. However, wafer spacing data shows 4mm spacing (spec: 6mm). Lot loaded manually due to automation fault.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect wafer spacing during manual load causing severe gas flow non-uniformity\n\n**Failure Mechanism**: Manual loading resulted in 4mm wafer spacing instead of specified 6mm:\n1. Reduced spacing restricted O2 gas flow between wafers\n2. Edge areas received more oxidant than center\n3. Wafer-to-wafer variation due to inconsistent manual placement\n4. 'Rainbow' pattern indicates thickness interference fringes\n5. 200-2500nm variation indicates complete process breakdown\n\n**Contributing Factors**:\n- Automation fault forced manual operation\n- Operator may not have verified spacing after load\n- Manual loading procedure may be inadequate\n\n## Immediate Actions\n\n1. **TOOL DOWN** - FURNACE-KOYO-02\n2. Quarantine lot W2024-2234 for thickness mapping\n3. Fix automation fault before resuming production\n4. Review all manually loaded lots since automation fault\n\n## Investigation Steps\n\n1. Inspect boat and wafer placement\n2. Diagnose automation fault root cause\n3. Review manual loading SOP and training\n4. Check if other lots affected by automation issue\n5. Verify spacing sensor calibration\n\n## Prevention Measures\n\n1. Prohibit manual loading without engineering supervision\n2. Add post-load spacing verification camera system\n3. Expedite automation repair priority\n4. Create detailed manual loading checklist with verification\n5. Add spacing confirmation step before process start\n\n**Severity**: Critical\n**Yield Impact**: 100% (entire lot thickness out of spec)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-5543 with complete Cu film delamination. All 25 wafers show >90% film peeling. Adhesion test shows 0 MPa (spec: >50 MPa).\n\nProcess Context: Cu electroplating on PLATE-LAM-03. Standard Damascus process. FDC shows: barrier layer deposition tool BARR-AMAT-01 had RF match fault on prior step. Wafers cleared from BARR tool despite fault and sent to plating.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Missing/defective barrier layer due to upstream tool fault, causing complete Cu adhesion failure\n\n**Failure Mechanism**: The RF match fault on barrier deposition tool (BARR-AMAT-01) resulted in:\n1. Inadequate or missing TaN/Ta barrier layer deposition\n2. Wafers incorrectly released to next process step\n3. Cu electroplated directly onto oxide (poor adhesion)\n4. Thermal stress during subsequent processing caused delamination\n5. Zero adhesion measured due to missing adhesion layer\n\n**Process Flow Failure**:\n- Barrier tool fault should have held wafers for inspection\n- Wafers cleared despite known fault = procedural breakdown\n\n## Immediate Actions\n\n1. **TOOL DOWN** - BARR-AMAT-01 (fix RF match)\n2. Scrap lot W2024-5543 entirely\n3. Review all lots processed on BARR tool since fault\n4. Implement hold on lots with upstream fault flags\n\n## Investigation Steps\n\n1. Review RF match fault data and failure mode\n2. Audit lot release procedure for faulted tools\n3. Check barrier layer on retained test wafers\n4. Identify who released lot despite fault\n5. Review BARR tool maintenance history\n\n## Prevention Measures\n\n1. Implement automatic lot hold on upstream tool faults\n2. Add barrier layer presence verification before plating\n3. Require engineering sign-off for fault-flagged lots\n4. Add in-line sheet resistance measurement\n5. Tighten RF match tolerance for early fault detection\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete lot loss, upstream fault propagation)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-9901. Complete resist pattern collapse across >85% of wafer area. Resist structures 'melted' and flowed together.\n\nProcess Context: Lithography on LITHO-ASML-07. After develop inspection shows massive pattern failure. FDC shows: Post-Apply Bake (PAB) temperature at 180\u00b0C (spec: 110\u00b0C). Temperature logged correctly but spec verification bypassed.\n\nCorrelation: PAB plate had thermocouple replacement yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect PAB temperature due to thermocouple miscalibration after replacement\n\n**Failure Mechanism**: The recently replaced thermocouple was incorrectly calibrated, causing:\n1. PAB plate running at 180\u00b0C while displaying 110\u00b0C\n2. Photoresist exceeded glass transition temperature\n3. Resist structures softened and collapsed\n4. Patterns flowed together creating complete pattern loss\n5. Spec verification bypass allowed bad recipe to run\n\n**Correlation Evidence**: Thermocouple replaced yesterday directly correlates with temperature error. Calibration offset of 70\u00b0C indicates:\n- Wrong thermocouple type installed, or\n- Incorrect calibration procedure, or\n- Thermocouple wiring error\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LITHO-ASML-07 (hotplate module)\n2. Scrap lot W2024-9901 entirely\n3. Verify all lots processed since thermocouple replacement\n4. Independent temperature verification on PAB plate\n\n## Investigation Steps\n\n1. Verify thermocouple type (J, K, T) matches system config\n2. Check calibration certificate and procedure\n3. Measure actual plate temperature with reference probe\n4. Review spec bypass procedure and authorization\n5. Audit recent calibration work orders\n\n## Prevention Measures\n\n1. Mandate independent temperature verification after TC replacement\n2. Remove ability to bypass spec verification\n3. Add wafer-level temperature monitoring\n4. Implement dual-TC verification system\n5. Extend post-maintenance qualification requirements\n\n**Severity**: Critical\n**Yield Impact**: 100% (total lot loss, pattern integrity destroyed)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-1123. Wafers show >80% coverage with crystallographic slip lines radiating from edges. Visible mechanical damage and edge chips.\n\nProcess Context: Rapid Thermal Processing on RTP-ASCE-04. Spike anneal at 1050\u00b0C. FDC shows: ramp rate at 250\u00b0C/sec (spec: 100\u00b0C/sec). Wafer rotation speed at 5 rpm (spec: 60 rpm). Robot placement offset logged but not alarmed.\n\nCorrelation: Different technician loaded wafers today (regular technician on leave).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Multiple parameter errors causing thermal shock and mechanical damage\n\n**Failure Mechanism**: Combined failures caused catastrophic thermal and mechanical damage:\n1. Excessive ramp rate (250\u00b0C/s vs 100\u00b0C/s) = severe thermal shock\n2. Slow rotation (5 rpm vs 60 rpm) = non-uniform heating\n3. Robot offset = improper wafer seating\n4. Thermal gradients caused crystallographic slip (permanent lattice damage)\n5. Edge chipping from improper placement\n\n**Contributing Factors**:\n- Substitute technician may have selected wrong recipe variant\n- Multiple parameter errors suggest recipe confusion\n- Alarms not properly configured for parameter limits\n\n## Immediate Actions\n\n1. **TOOL DOWN** - RTP-ASCE-04\n2. Scrap lot W2024-1123 (slip damage is permanent)\n3. Verify recipe parameters match specification\n4. Review substitute technician's actions\n\n## Investigation Steps\n\n1. Compare executed recipe vs standard recipe\n2. Check if wrong recipe variant was selected\n3. Review robot teaching and calibration\n4. Verify all parameter limits have proper alarms\n5. Interview technician on process followed\n\n## Prevention Measures\n\n1. Implement recipe lock-out with part-number verification\n2. Add critical parameter limit alarms (ramp rate, rotation)\n3. Require qualification verification for substitute personnel\n4. Add robot placement verification sensor\n5. Restrict recipe selection to qualified operators only\n\n**Severity**: Critical\n**Yield Impact**: 100% (crystallographic slip is unrepairable)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-7654. Complete photoresist strip failure - resist remains on >95% of wafer area. Expected: bare Si surface.\n\nProcess Context: Downstream ash on ASH-MATTSON-02. O2 plasma strip recipe. FDC shows: RF power at 0W, O2 flow normal at 2000 sccm, chamber pressure at 500 mTorr. Process time completed normally. No alarms logged.\n\nCorrelation: Same tool, lot W2024-7645 processed 2 hours ago had same failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF generator failure causing plasma-less processing (silent failure)\n\n**Failure Mechanism**: The RF generator failed to produce power despite recipe execution:\n1. RF power at 0W = no plasma generation\n2. O2 flowed but no chemical reaction without plasma\n3. Recipe timer ran to completion (false completion)\n4. No interlock to detect plasma absence\n5. Two consecutive lots affected = failure occurred >2 hours ago\n\n**Critical Issue**: Silent failure mode - no alarms despite complete process failure.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - ASH-MATTSON-02 immediately\n2. Hold lots W2024-7654 and W2024-7645 for rework assessment\n3. Trace all lots processed since last known good (>2 hours)\n4. Alert downstream processes to hold potentially affected lots\n\n## Investigation Steps\n\n1. Test RF generator output and power supply\n2. Check RF cable connections and matching network\n3. Verify plasma monitoring sensor functionality\n4. Review why 0W power did not trigger alarm\n5. Identify exact time of RF failure from power log\n\n## Prevention Measures\n\n1. Add plasma presence detection with process interlock\n2. Implement RF power verification window in recipe\n3. Add OES (Optical Emission Spectroscopy) endpoint detection\n4. Create RF power <10% alarm with immediate abort\n5. Add visual plasma verification camera\n\n**Severity**: Critical\n**Yield Impact**: 100% (multiple lots, silent failure extended impact)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3321. Wafers show severe backside contamination with metal splatter covering >80% of backside. Frontside appears normal on visual inspection.\n\nProcess Context: Backside metallization on SPUTTER-APPLIED-01. Recipe BACK_METAL_AlSi. FDC shows: wafer orientation sensor triggered 'wafer flipped' warning on all 25 wafers. Warning classified as non-critical and processing continued.\n\nCorrelation: Upstream lot sorting station had maintenance this morning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafers loaded upside-down after upstream equipment maintenance caused orientation reversal\n\n**Failure Mechanism**: All wafers entered the backside metal tool in wrong orientation:\n1. Upstream sorting station maintenance changed wafer orientation handling\n2. Wafers arrived at sputter tool flipped 180\u00b0\n3. Orientation sensor correctly detected 'wafer flipped' condition\n4. Warning ignored - processing continued\n5. Backside metal deposited on active device side instead\n\n**Critical Error Chain**:\n- Upstream maintenance affected wafer handling\n- Downstream sensor detected problem\n- Warning classified as non-critical = systematic gap\n- 25 wafers processed wrong before detection\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SPUTTER-APPLIED-01\n2. **STOP** upstream sorting station\n3. Quarantine lot W2024-3321 for damage assessment\n4. Check all lots processed through sorting station since maintenance\n\n## Investigation Steps\n\n1. Review sorting station maintenance work order\n2. Identify orientation handling change\n3. Verify wafer notch/flat orientation throughout flow\n4. Audit why 'wafer flipped' is non-critical alarm\n5. Check for other wafer orientation sensors in line\n\n## Prevention Measures\n\n1. Upgrade 'wafer flipped' to critical alarm with process abort\n2. Add wafer orientation verification at each tool load\n3. Require production verification after sorting station maintenance\n4. Implement visual orientation indicator on wafer carriers\n5. Add orientation check to sorting station qualification\n\n**Severity**: Critical\n**Yield Impact**: 100% (backside metal on device side = irreversible damage)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on multiple lots processed on 3 different CVD tools simultaneously. All show >85% film thickness out of spec (target: 200nm, actual: 50-400nm random). Affected: CVD-AMAT-01, CVD-AMAT-02, CVD-AMAT-03. 5 lots total, 125 wafers.\n\nProcess Context: PECVD SiO2 deposition. All tools on same TEOS precursor supply line. FDC shows: TEOS bubbler temperature fluctuating \u00b125\u00b0C (spec: \u00b11\u00b0C). Facility chiller fault logged at same time as defects appeared.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility chiller failure affecting shared TEOS bubbler temperature control across multiple tools\n\n**Failure Mechanism**: The facility chiller fault cascaded to the TEOS precursor system:\n1. Chiller failure disrupted bubbler temperature control\n2. TEOS vapor pressure became unstable (\u00b125\u00b0C = 10x vapor pressure variation)\n3. Precursor delivery rate varied wildly throughout processing\n4. Film thickness varied 50-400nm vs 200nm target\n5. Three tools on same chilled water loop all affected simultaneously\n\n**Correlation Evidence**: Same time, same precursor, same chiller = facility infrastructure failure\n\n## Immediate Actions\n\n1. **ALL 3 TOOLS DOWN** - CVD-AMAT-01, 02, 03\n2. Quarantine all 5 affected lots (125 wafers)\n3. Restore chiller operation immediately\n4. Verify TEOS bubbler temperature stabilized before restart\n\n## Investigation Steps\n\n1. Diagnose chiller failure mode (compressor, refrigerant, pump)\n2. Review chilled water loop architecture\n3. Identify all tools on affected cooling loop\n4. Assess bubbler for any thermal damage\n5. Verify TEOS has not degraded from temperature excursion\n\n## Prevention Measures\n\n1. Install backup/redundant chiller for critical precursor systems\n2. Add bubbler temperature interlock with process abort\n3. Create chiller fault to tool notification system\n4. Separate critical precursor cooling from general facility loop\n5. Add local temperature trending alarm at bubbler\n\n**Severity**: Critical\n**Yield Impact**: 100% (5 lots, 125 wafers, facility infrastructure failure)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-6612. Wafers show complete loss of implanted layer - all devices fail electrical test. Implant dose unmeasurable (below detection limit). Expected dose: 5E15 atoms/cm\u00b2.\n\nProcess Context: High-dose implant on IMPLANT-VARIAN-03. Recipe P_HIGHDOSE. FDC shows: beam ON time 45 seconds (spec: 2400 seconds). Recipe completed with 'early termination' flag. Interlock reset logged 5 minutes before lot processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Safety interlock bypass caused uncontrolled recipe early termination\n\n**Failure Mechanism**: An interlock reset 5 minutes before processing allowed the tool to run in degraded mode:\n1. Unknown interlock condition was present\n2. Interlock reset allowed recipe to start despite issue\n3. Recipe terminated after 45 seconds (vs 2400 second requirement)\n4. Only 1.9% of required dose delivered\n5. Dose below detection limit = complete implant failure\n\n**Process Time Gap**: 45s vs 2400s = 98% of process not executed\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-VARIAN-03\n2. Quarantine lot W2024-6612 (rework assessment needed)\n3. Investigate original interlock condition\n4. Review interlock reset authorization\n\n## Investigation Steps\n\n1. Identify which interlock was reset\n2. Review who authorized the reset\n3. Determine why recipe terminated early\n4. Check for correlation between interlock and termination\n5. Review 'early termination' flag handling procedure\n\n## Prevention Measures\n\n1. Require engineering authorization for all interlock resets\n2. Add 'dose complete' verification before lot release\n3. Create 'early termination' alarm with automatic lot hold\n4. Log all interlock resets with mandatory root cause entry\n5. Add dose integrator check in recipe\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete lot failure, but rework possible)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full catastrophic defect on lot W2024-4489. Wafers show complete pattern erosion with all features missing. Appears as bare silicon with roughened surface. 25 wafers affected.\n\nProcess Context: Wet etch clean on WETCLEAN-SCREEN-06. Standard SC1/SC2 clean recipe. FDC shows: SC1 bath composition NH4OH:H2O2:H2O at 10:1:1 (spec: 1:1:5). Bath concentration sensor was offline for calibration during lot processing.\n\nCorrelation: Chemical supplier delivered new drum lot yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect SC1 bath makeup with severely over-concentrated etchant\n\n**Failure Mechanism**: The SC1 bath was mixed at 10:1:1 vs correct 1:1:5 ratio:\n1. NH4OH concentration 10x higher than specification\n2. H2O dilution 5x lower than specification\n3. Resulting solution highly aggressive to silicon and oxide\n4. All exposed materials etched/eroded during clean\n5. Complete pattern destruction across all wafers\n\n**Contributing Factors**:\n- Concentration sensor offline during processing\n- New chemical drum lot may have different labeling\n- Bath makeup performed without verification\n\n## Immediate Actions\n\n1. **TOOL DOWN** - WETCLEAN-SCREEN-06\n2. Scrap entire lot W2024-4489\n3. Drain and remake SC1 bath with verification\n4. Hold all lots processed since new drum installation\n\n## Investigation Steps\n\n1. Review bath makeup procedure and records\n2. Check new chemical drum labeling and concentration\n3. Verify why sensor calibration coincided with lot processing\n4. Interview operator who made up bath\n5. Test bulk chemical concentration from new drum\n\n## Prevention Measures\n\n1. Prohibit processing with concentration sensor offline\n2. Implement chemical delivery with automated mixing\n3. Add in-line concentration verification before lot start\n4. Require dual-verification for manual bath makeup\n5. Extend incoming chemical verification for new drum lots\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete pattern destruction, unrecoverable)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-8877. All wafers show massive photoresist residue covering >90% of surface after what should be clean wafers. Pattern shows dried/hardened resist with 'baked on' appearance.\n\nProcess Context: Wafers processed through TRACK-TEL-04 for coat/develop sequence. FDC shows: develop arm failed to dispense (0ml vs 30ml spec). Develop recipe completed with no dispense alarm. Wafers then proceeded to hard bake at 250\u00b0C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer dispense failure followed by hard bake, permanently setting unexposed resist\n\n**Failure Mechanism**: A cascading failure destroyed the entire lot:\n1. Develop arm dispense failure = no developer on wafers\n2. No dispense alarm triggered = silent failure\n3. Unexposed resist remained on wafers\n4. Wafers proceeded to hard bake (250\u00b0C)\n5. High temperature permanently cross-linked resist\n6. Resist now chemically and mechanically bonded to surface\n\n**Why Unrecoverable**: Hard-baked unexposed resist requires aggressive stripping that damages underlying films.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - TRACK-TEL-04\n2. Scrap lot W2024-8877 (resist permanently bonded)\n3. Inspect develop arm mechanism immediately\n4. Check all lots processed since last known good dispense\n\n## Investigation Steps\n\n1. Verify develop arm pump, valve, and tubing\n2. Check developer supply level and flow path\n3. Review why 0ml dispense did not trigger alarm\n4. Inspect develop nozzle for clog or damage\n5. Verify dispense volume sensor functionality\n\n## Prevention Measures\n\n1. Add dispense volume verification with process abort\n2. Implement real-time dispense monitoring with interlock\n3. Add pre-lot dispense test requirement\n4. Create dispense volume trending for predictive maintenance\n5. Add post-develop inspection checkpoint before hard bake\n\n**Severity**: Critical\n**Yield Impact**: 100% (permanent resist contamination)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-5598. Wafers show >80% carbon contamination with blackened surface areas. Carbon film visible on wafer surface and edges.\n\nProcess Context: MOCVD epitaxy on MOCVD-VEECO-01. III-V compound deposition. FDC shows: exhaust valve stuck closed during process. Chamber pressure exceeded 200 Torr (spec: 50 Torr). Process temperature maintained at 750\u00b0C. Hydrogen carrier gas at 100% flow.\n\nCorrelation: Exhaust valve PM was due 2 weeks ago but deferred.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Exhaust valve failure causing hydrocarbon cracking and carbon deposition from organometallic precursors\n\n**Failure Mechanism**: The stuck exhaust valve caused catastrophic chamber conditions:\n1. Exhaust blockage trapped reaction products in chamber\n2. Pressure rose to 200 Torr (4x normal)\n3. Organometallic precursors cracked into elemental carbon\n4. Carbon deposited on wafers and chamber surfaces\n5. High pressure forced carbon into wafer surface\n\n**Contributing Factors**:\n- Deferred PM = known maintenance risk\n- Exhaust valve reached end of life\n- No exhaust pressure interlock implemented\n\n## Immediate Actions\n\n1. **TOOL DOWN** - MOCVD-VEECO-01 immediately\n2. Scrap lot W2024-5598 (carbon contamination irreversible)\n3. Replace exhaust valve before any restart\n4. Full chamber clean including susceptor replacement\n\n## Investigation Steps\n\n1. Remove and inspect stuck exhaust valve\n2. Review PM deferral decision and risk assessment\n3. Check for carbon contamination in exhaust system\n4. Assess susceptor and chamber wall contamination\n5. Plan full chamber qualification after repair\n\n## Prevention Measures\n\n1. Implement chamber pressure interlock with abort\n2. Prohibit PM deferrals on exhaust system components\n3. Add exhaust valve position monitoring\n4. Create exhaust backpressure alarm\n5. Add predictive maintenance trending for valve wear\n\n**Severity**: Critical\n**Yield Impact**: 100% (carbon contamination + chamber damage)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-9234. Wafers show >85% mechanical scratching with deep groove patterns across surface. Scratches oriented in single direction. Multiple wafers show identical scratch pattern.\n\nProcess Context: CMP polish on CMP-AMAT-04. Oxide CMP recipe. FDC shows: conditioner disk pressure at 35 psi (spec: 5 psi). Polish pad replacement logged yesterday. Conditioner sweep pattern normal.\n\nCorrelation: New pad type installed (vendor qualification sample).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive conditioner pressure on new pad type caused pad damage and aggressive scratching\n\n**Failure Mechanism**: New pad material responded differently to conditioning:\n1. 35 psi conditioner pressure (7x spec) damaged new pad\n2. Damaged pad created abrasive ridges\n3. All wafers polished on same damaged pad track\n4. Identical scratch pattern on all wafers (fixed pad damage)\n5. Deep scratches penetrated through oxide into silicon\n\n**Contributing Factors**:\n- New pad type from vendor qualification\n- Conditioner recipe not validated for new pad\n- Excessive pressure setting may have been unintentional\n\n## Immediate Actions\n\n1. **TOOL DOWN** - CMP-AMAT-04\n2. Scrap lot W2024-9234 (mechanical damage unrepairable)\n3. Remove and inspect damaged pad\n4. Isolate remaining new pad stock for evaluation\n\n## Investigation Steps\n\n1. Review pad replacement work order and settings\n2. Compare conditioner recipe to pad vendor recommendations\n3. Check if pressure setting was changed or inherited error\n4. Inspect conditioner disk for damage\n5. Evaluate new pad qualification procedure\n\n## Prevention Measures\n\n1. Require conditioner recipe validation for each pad type\n2. Add conditioner pressure range interlock\n3. Mandate engineering approval for new pad types\n4. Add real-time pad surface monitoring\n5. Test new consumables on dummy wafers first\n\n**Severity**: Critical\n**Yield Impact**: 100% (mechanical scratch damage is permanent)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-1176. Wafers show complete loss of selectivity during etch - both oxide and nitride layers removed across >90% of surface. Should have etched oxide only.\n\nProcess Context: Selective oxide etch on WETETCH-DNS-08. Recipe OX_SEL_HF (oxide:nitride selectivity >100:1). FDC shows: HF concentration 49% (spec: 49%), etch time 300 sec (spec: 30 sec). Recipe revision loaded was REV_A instead of REV_K (current).\n\nCorrelation: System software update occurred last night.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect recipe revision loaded after software update, causing 10x over-etch\n\n**Failure Mechanism**: The software update caused recipe revision mismatch:\n1. System loaded REV_A (300 sec) instead of REV_K (30 sec)\n2. 10x longer etch time exceeded selectivity limit\n3. After oxide consumed, etch attacked nitride layer\n4. Both films removed where only oxide should be\n5. Complete selectivity failure across lot\n\n**Software Issue**: System update may have:\n- Reset recipe revision pointers\n- Changed default recipe selection logic\n- Corrupted recipe revision database\n\n## Immediate Actions\n\n1. **ALL WET ETCH TOOLS DOWN** - check recipe revisions\n2. Scrap lot W2024-1176\n3. Audit all recipes on tools affected by software update\n4. Roll back software update if necessary\n\n## Investigation Steps\n\n1. Review software update change log\n2. Compare recipe database before/after update\n3. Verify recipe revision control system integrity\n4. Check all tools that received software update\n5. Identify all lots processed since update\n\n## Prevention Measures\n\n1. Require recipe verification step after any software update\n2. Add recipe revision confirmation in process start\n3. Implement recipe checksum verification\n4. Test software updates in non-production first\n5. Add etch endpoint detection as secondary control\n\n**Severity**: Critical\n**Yield Impact**: 100% (complete film stack destruction)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3376. Wafers show >80% incomplete photoresist coverage with large 'dewetting' regions. Pattern appears as resist puddles with bare substrate between.\n\nProcess Context: Photoresist coat on TRACK-TEL-02. Standard resist coat recipe. FDC shows: coat temperature 23\u00b0C (spec: 23\u00b0C), humidity 45% (spec: 45%), spin speed 3000 rpm (spec: 3000 rpm). HMDS priming step shows 0 second time (spec: 30 seconds).\n\nCorrelation: HMDS bottle replaced this morning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Missing HMDS adhesion promotion step causing resist dewetting on oxide surface\n\n**Failure Mechanism**: HMDS priming step executed for 0 seconds instead of 30 seconds:\n1. No HMDS deposited on wafer surface\n2. Native oxide remained hydrophilic\n3. Resist could not wet oxide surface uniformly\n4. Resist dewetted into puddles during spin\n5. Large bare substrate areas exposed\n\n**Correlation Evidence**: HMDS bottle replacement this morning suggests:\n- Air in HMDS supply line\n- Empty or defective bottle installed\n- Line not properly purged after replacement\n\n## Immediate Actions\n\n1. **TOOL DOWN** - TRACK-TEL-02\n2. Hold lot W2024-3376 for strip and rework\n3. Verify HMDS bottle and supply system\n4. Check all lots processed since bottle replacement\n\n## Investigation Steps\n\n1. Verify HMDS bottle is correct type and not empty\n2. Check HMDS supply line for air bubbles\n3. Verify HMDS dispense arm functionality\n4. Review bottle replacement procedure compliance\n5. Test HMDS dispense on test wafer\n\n## Prevention Measures\n\n1. Add HMDS dispense verification with presence detection\n2. Implement post-bottle-change purge and test sequence\n3. Add adhesion test wafer requirement after chemical change\n4. Create HMDS dispense volume monitoring\n5. Add contact angle measurement for coat qualification\n\n**Severity**: Critical\n**Yield Impact**: 80% (strip and rework possible for some wafers)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-7721. Wafers show >95% electrostatic discharge (ESD) damage with characteristic 'starburst' patterns at device locations. Gate oxide breakdown evident across entire wafer.\n\nProcess Context: Wafer handling in SORTER-BROOKS-01. Standard wafer sorting operation. FDC shows: ionizer bar status 'offline' throughout lot processing. Relative humidity at 25% (spec: 40-60%). Operator reported static 'snap' when touching equipment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESD damage from disabled ionizer combined with low humidity environment\n\n**Failure Mechanism**: Multiple ESD-promoting conditions converged:\n1. Ionizer bar offline = no charge neutralization\n2. Low humidity (25%) = high static charge accumulation\n3. Wafer handling generated triboelectric charging\n4. Accumulated charge exceeded gate oxide breakdown voltage\n5. ESD events damaged all wafers during sorting\n\n**Starburst Pattern**: Characteristic of ESD-induced gate oxide breakdown, where discharge creates visible damage patterns at device locations.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - SORTER-BROOKS-01\n2. Scrap lot W2024-7721 (ESD damage is permanent)\n3. Restore ionizer bar operation immediately\n4. Contact facilities to restore humidity control\n\n## Investigation Steps\n\n1. Determine why ionizer bar was offline\n2. Check ionizer maintenance records and PM schedule\n3. Review humidity excursion timeline and cause\n4. Verify all ESD controls in handling areas\n5. Check other sorters and handling equipment for ionizer status\n\n## Prevention Measures\n\n1. Add ionizer status interlock preventing wafer handling\n2. Implement humidity monitoring with low-limit alarm\n3. Add ionizer PM to critical maintenance schedule\n4. Install redundant ionization for critical handling steps\n5. Add ESD monitoring at wafer handling points\n\n**Severity**: Critical\n**Yield Impact**: 100% (ESD damage destroys gate integrity permanently)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-6643. Wafers show >85% 'orange peel' surface morphology with severe roughening. RMS roughness measured at 50nm (spec: <0.5nm). All films deposited after CMP affected.\n\nProcess Context: Post-CMP clean on CLEANER-ONTRAK-02. Brush clean recipe. FDC shows: PVA brush pressure 45 psi (spec: 3 psi), brush RPM 800 (spec: 200). Recipe parameter file corrupted, backup loaded with wrong values.\n\nCorrelation: Tool had unplanned reboot during previous lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Corrupted recipe parameters after unplanned reboot caused extreme brush damage\n\n**Failure Mechanism**: Unplanned reboot corrupted the active recipe file:\n1. Tool loaded backup recipe with incorrect parameters\n2. Brush pressure 15x specification (45 vs 3 psi)\n3. Brush speed 4x specification (800 vs 200 rpm)\n4. Excessive mechanical action severely damaged wafer surface\n5. Surface roughness increased 100x (50nm vs 0.5nm)\n6. All subsequent depositions inherit rough surface\n\n**System Failure**: Backup recipe contained uncalibrated/test parameters rather than production values.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - CLEANER-ONTRAK-02\n2. Quarantine lot W2024-6643 (assess rework with additional CMP)\n3. Restore correct recipe from validated backup\n4. Replace PVA brushes (likely damaged from high pressure)\n\n## Investigation Steps\n\n1. Determine cause of unplanned reboot\n2. Review recipe backup/restore procedure\n3. Verify backup recipe source and validation status\n4. Check all recipe files for corruption\n5. Assess brush condition for damage\n\n## Prevention Measures\n\n1. Implement recipe checksum verification on load\n2. Add parameter range checking with reject on out-of-spec\n3. Create validated recipe backup with version control\n4. Add post-reboot recipe verification procedure\n5. Implement recipe parameter alarming for critical values\n\n**Severity**: Critical\n**Yield Impact**: 90% (some wafers may be recoverable with additional CMP)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-4498. Complete wrong film deposited - TiN instead of TaN. All 25 wafers have incorrect barrier metal across 100% of surface.\n\nProcess Context: Barrier metal deposition on PVD-ENDURA-05. Expected TaN from Ta target with N2 reactive gas. FDC shows: target identified as Ti, N2 flow as specified. Chamber displayed 'CHAMBER B' but wafers were processed.\n\nCorrelation: Tool had chamber swap yesterday for Ta target PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafers routed to wrong chamber after maintenance chamber swap\n\n**Failure Mechanism**: Chamber swap during maintenance caused routing error:\n1. Ta target (Chamber A) taken offline for PM\n2. Tool configured to use Chamber B (Ti target) as backup\n3. Recipe called for TaN but wafers routed to Ti chamber\n4. Ti + N2 produced TiN instead of TaN\n5. Wrong barrier metal deposited on all wafers\n\n**System Gap**: Recipe/chamber mismatch not detected by tool software.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - PVD-ENDURA-05\n2. Hold lot W2024-4498 for rework assessment (strip and redeposit)\n3. Restore proper chamber routing\n4. Verify Chamber A (Ta target) status\n\n## Investigation Steps\n\n1. Review chamber swap procedure and documentation\n2. Check tool routing configuration after maintenance\n3. Verify target identification system functionality\n4. Review all lots processed since chamber swap\n5. Audit chamber/recipe validation logic\n\n## Prevention Measures\n\n1. Add recipe-chamber-target verification interlock\n2. Require target material confirmation before process\n3. Implement process start checklist for post-maintenance\n4. Add target material XRF verification capability\n5. Create chamber swap procedure with routing verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong material, but strip and rework may be possible)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-8832. Wafers show >90% surface with 'comet' streaks of particulate contamination. Streaks all oriented in same direction. Particle sizes 5-50\u03bcm.\n\nProcess Context: Spin-on dielectric on TRACK-TEL-06. SOD application recipe. FDC shows: dispense arm position data erratic during lot. Filter DP (differential pressure) at 35 psi (spec: <10 psi). Filter replaced 4 months ago (spec: 3 months).\n\nCorrelation: High particle counts started 2 weeks ago but gradually worsened.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Overdue filter failure releasing accumulated particles during dispense\n\n**Failure Mechanism**: The spin-on dielectric filter exceeded its service life:\n1. Filter past 3-month replacement interval (at 4 months)\n2. Accumulated particles in filter matrix\n3. Elevated DP (35 psi) indicates filter clogging\n4. Filter breakthrough released particles into dispense stream\n5. Spin action created radial 'comet' streaks\n6. Condition worsened over 2 weeks as filter degraded\n\n**Pattern Orientation**: Comet streaks aligned with spin direction confirm particles introduced during dispense/spin.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - TRACK-TEL-06\n2. Quarantine lot W2024-8832\n3. Replace all dispense line filters immediately\n4. Review lots from past 2 weeks for particle trending\n\n## Investigation Steps\n\n1. Inspect removed filter for particle load and breakthrough\n2. Review filter PM tracking system failure\n3. Check dispense arm for contamination\n4. Verify source chemical quality (incoming particles)\n5. Audit all filter PM compliance across tracks\n\n## Prevention Measures\n\n1. Implement DP-based filter life monitoring with interlock\n2. Set hard PM lockout at filter replacement interval\n3. Add DP trending with early warning at 50% life\n4. Create daily particle trend monitoring\n5. Reduce filter change interval based on actual usage\n\n**Severity**: Critical\n**Yield Impact**: 95% (multiple lots affected over 2-week period)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-2287. Wafers show >80% 'cloudy' haze with micro-crystalline contamination. XRF analysis confirms copper contamination across entire surface. Product is front-end before any Cu processing.\n\nProcess Context: Thermal oxidation on FURNACE-KOKUSAI-03. Dry oxidation recipe at 1000\u00b0C. Furnace is designated 'Cu-free'. FDC shows: normal parameters throughout process. No alarms.\n\nCorrelation: Previous lot was rework wafers from backend (Cu metal layer present).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Copper cross-contamination from backend rework wafers processed in Cu-free frontend furnace\n\n**Failure Mechanism**: Protocol violation caused catastrophic Cu contamination:\n1. Backend wafers with Cu metal incorrectly sent to frontend furnace\n2. Cu outgassed at 1000\u00b0C contaminating furnace tube\n3. Cu deposited on quartz tube and susceptor\n4. Subsequent lot (W2024-2287) received Cu contamination\n5. Cu diffuses rapidly in Si at 1000\u00b0C creating deep contamination\n\n**Critical Violation**: Cu-bearing wafers in Cu-free area is fundamental contamination control failure.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - FURNACE-KOKUSAI-03 (indefinite)\n2. Scrap lot W2024-2287 (Cu contamination = junction killer)\n3. Scrap rework lot that caused contamination\n4. Quarantine all wafers processed since Cu contamination event\n\n## Investigation Steps\n\n1. Trace rework lot routing - how did Cu wafers enter Cu-free area?\n2. Review lot tracking and material control procedures\n3. Identify all lots processed in contaminated furnace\n4. Sample furnace tube for Cu contamination level\n5. Investigate breakdown in segregation controls\n\n## Prevention Measures\n\n1. Replace furnace tube and all quartz components (cannot clean)\n2. Add Cu detection at frontend area entry points\n3. Implement wafer tracking with Cu-flag lot restrictions\n4. Create physical barriers for Cu/non-Cu material flow\n5. Add XRF sampling for rework lot verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (Cu contamination requires equipment replacement)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-5521. Wafers show >95% missing pattern with almost no features visible. Expected dense array pattern completely absent.\n\nProcess Context: Exposure on LITHO-ASML-03 (DUV scanner). FDC shows: exposure dose 22 mJ/cm\u00b2 (spec: 22 mJ/cm\u00b2), focus 0.0 \u03bcm (spec: 0.0 \u03bcm). Reticle ID verified correct. Reticle inspection shows 'clean' status.\n\nCorrelation: Lens cleaning procedure performed yesterday. Different operator performed loading sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle loaded upside-down causing complete pattern transfer failure\n\n**Failure Mechanism**: Reticle orientation error after lens cleaning procedure:\n1. Operator loaded reticle in wrong orientation\n2. Chrome pattern facing wrong direction (away from wafer)\n3. Exposure illuminated blank glass side of reticle\n4. No pattern transferred to photoresist\n5. Develop removed all resist (no exposed areas)\n6. Wafers appear blank - no features printed\n\n**Contributing Factors**:\n- Different operator (less familiar with procedure)\n- Post-lens-cleaning may have different loading sequence\n- Reticle orientation indicator not verified\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LITHO-ASML-03\n2. Hold lot W2024-5521 for strip and rework\n3. Verify reticle orientation immediately\n4. Reload reticle correctly and verify alignment\n\n## Investigation Steps\n\n1. Review reticle loading video (if available)\n2. Interview operator on loading procedure followed\n3. Check reticle orientation indicators and marks\n4. Review post-cleaning qualification procedure\n5. Verify reticle library orientation data\n\n## Prevention Measures\n\n1. Add reticle orientation sensor with interlock\n2. Implement pre-exposure test pattern verification\n3. Require dual-verification for reticle loading\n4. Add orientation check to post-cleaning qual sequence\n5. Create loading checklist with orientation confirmation\n\n**Severity**: Critical\n**Yield Impact**: 100% (no pattern printed, but rework possible)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-9912. All 25 wafers show >85% pattern with wrong feature sizes. CD measurements show 150nm (spec: 45nm). Features are 3x larger than target. Pattern shape correct but grossly oversized.\n\nProcess Context: Exposure on LITHO-ASML-05 (immersion scanner). Standard exposure recipe. FDC shows: all parameters in spec. Reticle MASK-2345-A verified. Projection lens status normal.\n\nCorrelation: Reticle library shows MASK-2345-A registered as 4X reduction, but reticle is marked as 1X (1:1).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle magnification mismatch - 1X reticle registered as 4X in system database\n\n**Failure Mechanism**: Reticle library database error caused scaling mismatch:\n1. MASK-2345-A is a 1X (1:1) reticle\n2. System database incorrectly registered it as 4X reduction\n3. Scanner applied 4X reduction to 1X reticle pattern\n4. Expected: 180nm on reticle \u2192 45nm on wafer (4X reduction)\n5. Actual: 150nm on reticle \u2192 150nm on wafer (effective 1X)\n6. Features printed 3.3x larger than specification\n\n**Database Error**: Reticle registration data incorrect, likely from data entry error or system migration.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - LITHO-ASML-05 (hold for reticle audit)\n2. Hold lot W2024-9912 for rework (strip and re-expose)\n3. Correct reticle database entry immediately\n4. Audit all reticle magnification data\n\n## Investigation Steps\n\n1. Review reticle database entry history\n2. Check original reticle qualification records\n3. Identify when database error was introduced\n4. Verify all reticles for correct magnification data\n5. Review lots processed with MASK-2345-A\n\n## Prevention Measures\n\n1. Add reticle magnification verification at pod load\n2. Implement CD measurement verification first wafer of lot\n3. Create reticle database audit procedure (quarterly)\n4. Add physical reticle marking to database cross-check\n5. Require dual-verification for reticle database entries\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong CD, but strip and rework possible)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-1654. Wafers show >90% coverage with metal splatter and 'splash' patterns. Appears as catastrophic material ejection during deposition.\n\nProcess Context: E-beam evaporation on EBEAM-CHA-02. Au/Ti stack deposition. FDC shows: beam current spike to 2A (normal 0.5A), crucible temperature spike to 2500\u00b0C (normal 1600\u00b0C), chamber pressure spike to 5E-4 Torr (normal 5E-6 Torr). Multiple 'arc' events logged.\n\nCorrelation: New crucible liner installed during last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: E-beam striking crucible liner instead of source material causing catastrophic arcing\n\n**Failure Mechanism**: Crucible liner installation error caused beam misalignment:\n1. New liner positioned incorrectly after PM\n2. E-beam struck liner edge instead of source material\n3. Liner material rapidly heated and vaporized\n4. Arcing between beam and liner created current spike (2A)\n5. Explosive outgassing caused pressure spike\n6. Molten material ejected onto wafers ('splash' pattern)\n\n**Correlation Evidence**: New liner + beam misalignment + multiple arcs = liner installation issue.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - EBEAM-CHA-02\n2. Scrap lot W2024-1654 (metal splash contamination)\n3. Do NOT open chamber immediately (hot)\n4. Allow 8-hour cooldown before inspection\n\n## Investigation Steps\n\n1. Inspect crucible liner alignment after cooldown\n2. Review liner installation procedure\n3. Check beam alignment procedure in PM checklist\n4. Examine source material for proper loading\n5. Verify sweep pattern and beam centering\n\n## Prevention Measures\n\n1. Add beam alignment verification after liner change\n2. Implement liner position gauge/fixture\n3. Add arc detection interlock with beam cutoff\n4. Require first-wafer test with power ramp verification\n5. Create liner installation visual guide\n\n**Severity**: Critical\n**Yield Impact**: 100% (contamination + potential equipment damage)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-7765. Wafers show uniform >80% light absorption pattern with severe optical density change. Films appear much darker than specification. Transmission measurements show 5% (spec: 85%).\n\nProcess Context: Anti-reflective coating on ARC-BREWER-01. Organic ARC spin coating. FDC shows: material dispense volume 3.2ml (spec: 3.0ml), spin speed 2500rpm (spec: 2500rpm), bake 205\u00b0C/90sec (spec: 205\u00b0C/90sec). Material lot number different from qualification lot.\n\nCorrelation: New ARC material drum opened yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Out-of-spec ARC material from new drum causing severe optical property deviation\n\n**Failure Mechanism**: New ARC material drum has incorrect formulation:\n1. New material drum opened yesterday\n2. Material has wrong optical density specification\n3. Film deposited with 5% transmission vs 85% target\n4. Material is either wrong formulation or degraded\n5. All wafers processed with bad material affected\n\n**Material Possibilities**:\n- Wrong product shipped by vendor\n- Material degradation during storage\n- Incorrect dilution at manufacturing\n- Cross-contamination with different ARC grade\n\n## Immediate Actions\n\n1. **TOOL DOWN** - ARC-BREWER-01\n2. Hold lot W2024-7765 for strip and rework\n3. Quarantine new ARC drum immediately\n4. Revert to previous qualified material lot\n5. Hold all lots processed since new drum\n\n## Investigation Steps\n\n1. Verify drum labeling and lot number against PO\n2. Request vendor COA (Certificate of Analysis)\n3. Sample new drum for incoming QC testing\n4. Compare optical properties to specification\n5. Check material storage conditions\n\n## Prevention Measures\n\n1. Implement incoming material verification testing\n2. Add first-wafer optical measurement before lot\n3. Require drum certification before use\n4. Create material change lot notification\n5. Add optical property check to coat qualification\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong optical properties, strip and rework needed)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-3398. Wafers show >90% via/contact open failures. Electrical test shows infinite resistance where <100 ohm expected. Cross-section shows vias filled with oxide instead of metal.\n\nProcess Context: Via fill on PVD-ENDURA-08. Ti/TiN/W stack. Process flow: degas \u2192 preclean \u2192 Ti \u2192 TiN \u2192 W-CVD. FDC shows: preclean RF power at 0W (spec: 300W). Chamber pressure during preclean normal. Recipe completed without error.\n\nCorrelation: RF generator replaced 3 days ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF preclean failure leaving native oxide in vias, preventing metal adhesion and fill\n\n**Failure Mechanism**: Replaced RF generator failed to deliver power during preclean:\n1. RF power at 0W = no plasma preclean occurred\n2. Native oxide remained in via bottoms\n3. Ti/TiN deposited on oxide (poor adhesion)\n4. W-CVD nucleation failed on oxidized surface\n5. Vias remained oxide-filled, no metal connection\n6. Electrical test shows open circuits (infinite resistance)\n\n**Correlation Evidence**: RF generator replacement + 0W power = new generator not functioning properly.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - PVD-ENDURA-08\n2. Scrap lot W2024-3398 (via opens = electrical failure)\n3. Check all lots processed since RF generator replacement\n4. Diagnose new RF generator\n\n## Investigation Steps\n\n1. Test RF generator output and calibration\n2. Verify cable connections from replacement work\n3. Check RF matching network settings\n4. Review post-replacement qualification data\n5. Verify generator compatibility with system\n\n## Prevention Measures\n\n1. Add RF power verification in preclean step with abort\n2. Extend post-RF-replacement qualification testing\n3. Implement plasma strike verification step\n4. Add via resistance test wafer in qualification\n5. Create RF power trending with early warning\n\n**Severity**: Critical\n**Yield Impact**: 100% (electrical opens, unrepairable)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-6687. Wafers show >85% 'watermark' staining with circular residue patterns. Stains visible optically and causing yield loss at electrical test.\n\nProcess Context: Final rinse/dry on DRYER-SRD-04. IPA vapor dry recipe. FDC shows: IPA flow at 0 sccm (spec: 500 sccm) during dry cycle. N2 purge normal. Rinse DI water normal. IPA canister level at 0% (empty).\n\nCorrelation: Canister low-level alarm triggered but classified as 'warning'.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Empty IPA canister causing failed vapor dry, leaving watermarks from DI water residue\n\n**Failure Mechanism**: IPA vapor dry failed due to empty canister:\n1. IPA canister depleted to 0%\n2. Low-level alarm triggered but ignored (warning only)\n3. Dry cycle ran with N2 only, no IPA vapor\n4. DI rinse water not displaced by IPA\n5. Water droplets dried on wafer surface\n6. Mineral residue from DI water created watermarks\n7. Stains cause electrical failures at device locations\n\n## Immediate Actions\n\n1. **TOOL DOWN** - DRYER-SRD-04\n2. Hold lot W2024-6687 for reclean assessment\n3. Replace IPA canister immediately\n4. Check all lots processed after low-level alarm\n\n## Investigation Steps\n\n1. Review IPA consumption tracking\n2. Check why low-level alarm did not prevent processing\n3. Verify IPA level sensor functionality\n4. Review alarm escalation configuration\n5. Assess watermark impact on device performance\n\n## Prevention Measures\n\n1. Upgrade IPA low-level to critical alarm with process abort\n2. Add IPA flow verification in recipe with interlock\n3. Implement proactive IPA canister replacement threshold\n4. Create IPA consumption trending and alerts\n5. Add post-dry surface inspection before unload\n\n**Severity**: Critical\n**Yield Impact**: 85% (some wafers may be salvageable with reclean)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect on lot W2024-4432. All wafers show >95% incorrect implant species. SIMS analysis confirms phosphorus implanted instead of boron. Device polarity completely reversed.\n\nProcess Context: Ion implantation on IMPLANT-AXCEL-05. Expected B11 implant for PMOS source/drain. FDC shows: source selected as 'PH3' (phosphine), beam current and energy as specified for B11. Recipe parameter file shows 'SOURCE = PH3'.\n\nCorrelation: Recipe was copied from N-well implant recipe last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong dopant source in recipe due to copy error from N-well recipe\n\n**Failure Mechanism**: Recipe creation error propagated wrong dopant:\n1. PMOS S/D recipe copied from N-well recipe base\n2. Dopant source parameter not changed from PH3 to BF3\n3. Recipe used PH3 (phosphorus) instead of BF3 (boron)\n4. Wafers received P+ implant instead of B+ implant\n5. PMOS devices became NMOS (wrong polarity)\n6. Complete device functionality failure\n\n**Recipe Management Failure**: Copy-paste error not caught in review.\n\n## Immediate Actions\n\n1. **TOOL DOWN** - IMPLANT-AXCEL-05 (recipe audit)\n2. Scrap lot W2024-4432 (wrong dopant = unrepairable)\n3. Correct recipe immediately (SOURCE = BF3)\n4. Review all implant lots since recipe creation\n\n## Investigation Steps\n\n1. Review recipe creation/modification history\n2. Identify who created recipe and review process\n3. Check recipe approval and sign-off records\n4. Verify all P-type implant recipes for correct source\n5. Audit recipe management system\n\n## Prevention Measures\n\n1. Implement recipe parameter verification checklist\n2. Add dopant species confirmation before lot start\n3. Require dual-sign-off for new recipe activation\n4. Create recipe template system to prevent copy errors\n5. Add in-line mass spectrometry dopant verification\n\n**Severity**: Critical\n**Yield Impact**: 100% (wrong dopant = complete device failure)",
    "defect_type": "near_full",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2024-5521 completed standard inspection. Defect density at 0.08/cm\u00b2, below 0.15/cm\u00b2 threshold. No systematic pattern observed on wafer map. Random particle distribution within baseline.\n\nProcess Context: Wafers processed through CVD-AMAT-03 using standard TEOS deposition recipe. All FDC parameters within specification. Chamber PM current at 1,200 RF-hours (limit 2,500). Yield at 94.2%, within 92-96% target range.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected\n\n**Assessment**:\n- Defect density 0.08/cm\u00b2 is well below 0.15/cm\u00b2 action limit\n- Random particle distribution indicates normal baseline defectivity\n- No spatial clustering or systematic pattern observed\n- Yield at 94.2% is within expected 92-96% range\n- FDC parameters all within specification\n- Tool PM status healthy with margin to limit\n\n## Recommendation\n\n- No corrective action required\n- Continue standard monitoring\n- Log results for trend analysis\n\n**Severity**: None\n**Yield Impact**: Within specification",
    "defect_type": "none",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random inspection of 5 wafers from lot W2024-6632. All wafers show normal baseline defectivity. Particle counts: W1=42, W2=38, W3=45, W4=40, W5=43 (spec: <100 per wafer). No systematic pattern on any wafer.\n\nProcess Context: Processed through ETCH-LAM-05 for standard oxide etch. Chamber at 1,850 RF-hours since last PM (limit 2,500). Etch rate within \u00b12% of target. Uniformity at 1.8% (spec: <3%).",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected\n\n**Assessment**:\n- All 5 sample wafers show particle counts well below <100 limit\n- Average particle count 41.6, consistent across sample\n- No systematic pattern indicates random baseline particles only\n- Etch rate and uniformity both within specification\n- Chamber condition healthy with ~650 RF-hours margin to PM\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for next process step\n- Continue standard monitoring protocol\n\n**Severity**: None\n**Yield Impact**: Within specification",
    "defect_type": "none",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Post-litho inspection on lot W2024-7788. CD measurements: mean 45.2nm, sigma 1.1nm (spec: 45\u00b13nm, sigma <2nm). Overlay: X=-0.8nm, Y=+1.2nm (spec: \u00b15nm). No pattern defects detected in sampled die.\n\nProcess Context: Exposed on LITHO-ASML-02 (immersion scanner). Focus and dose optimized. Resist thickness 95nm \u00b11nm. Track temperature stable at 23.0\u00b0C. All FDC parameters nominal.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - lithography metrics excellent\n\n**Assessment**:\n- CD mean 45.2nm within 45\u00b13nm specification\n- CD sigma 1.1nm well below 2nm limit (excellent uniformity)\n- Overlay X=-0.8nm, Y=+1.2nm both within \u00b15nm spec\n- Zero pattern defects in sampled die\n- All process parameters stable and within specification\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for etch\n- Log metrics for SPC trending\n\n**Severity**: None\n**Yield Impact**: Within specification",
    "defect_type": "none",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Inline film measurement on lot W2024-8899. Oxide thickness: mean 102.3nm, range 100.8-103.5nm (spec: 100\u00b15nm). Uniformity 1.3% (spec: <3%). Refractive index 1.462 (spec: 1.46\u00b10.02). No visual defects.\n\nProcess Context: CVD deposition on CVD-AMAT-06. Recipe TEOS_100NM_STD. Deposition rate 125nm/min. Chamber at 980 RF-hours (limit 2,500). Gas flows and temperature all within specification.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - film properties within specification\n\n**Assessment**:\n- Thickness mean 102.3nm within 100\u00b15nm target\n- Thickness range 2.7nm indicates good uniformity\n- Uniformity 1.3% well below 3% limit\n- Refractive index 1.462 confirms proper film composition\n- No visual defects observed\n- Chamber in healthy condition with substantial PM margin\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for next process step\n- Continue standard monitoring\n\n**Severity**: None\n**Yield Impact**: Within specification",
    "defect_type": "none",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Post-CMP inspection on lot W2024-9901. Surface roughness: 0.35nm RMS (spec: <0.5nm). Dishing at 8nm (spec: <15nm). Erosion at 5nm (spec: <10nm). Metal thickness 480nm (spec: 500\u00b130nm). No scratches detected.\n\nProcess Context: Cu CMP on CMP-AMAT-02. Pad life at 450 wafers (limit 800). Slurry flow stable. Polish time 95 sec. Conditioner pressure normal. All FDC parameters within specification.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - CMP metrics within specification\n\n**Assessment**:\n- Surface roughness 0.35nm RMS well below 0.5nm limit\n- Dishing 8nm within 15nm specification\n- Erosion 5nm within 10nm specification\n- Metal thickness 480nm within 500\u00b130nm range\n- Zero scratches detected (critical CMP metric)\n- Pad life at 56% of limit, healthy condition\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for barrier removal\n- Excellent CMP performance\n\n**Severity**: None\n**Yield Impact**: Within specification",
    "defect_type": "none",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Electrical probe on lot W2024-2234. Yield: 96.8% (spec: >92%). Bin distribution normal with expected fail modes. No systematic die location failures. Contact resistance mean 12 ohm (spec: <20 ohm).\n\nProcess Context: Standard production lot, 25 wafers. Process flow completed without incidents. All inline inspections passed. No tool excursions flagged during lot processing. Die per wafer: 412.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - electrical performance excellent\n\n**Assessment**:\n- Yield 96.8% exceeds 92% minimum specification\n- Bin distribution follows expected pattern\n- No spatial clustering of failures (random distribution)\n- Contact resistance 12 ohm well below 20 ohm limit\n- All inline inspections passed without issue\n- Process executed without any flagged excursions\n\n## Recommendation\n\n- No corrective action required\n- Lot approved for assembly release\n- Excellent yield performance\n\n**Severity**: None\n**Yield Impact**: Within specification (above target)",
    "defect_type": "none",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Implant monitor on lot W2024-3345. Sheet resistance: 245 ohm/sq (spec: 250\u00b115 ohm/sq). Uniformity: 0.9% (spec: <2%). Junction depth: 42nm (spec: 40\u00b15nm). Beam current was stable throughout lot.\n\nProcess Context: B11 implant on IMPLANT-VARIAN-02. Energy 5keV, dose 3E15. Source life at 680 hours (limit 800). Faraday cup calibrated within spec. All 25 wafers processed without interruption.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - implant parameters within specification\n\n**Assessment**:\n- Sheet resistance 245 ohm/sq within 250\u00b115 range\n- Uniformity 0.9% excellent (below 2% limit)\n- Junction depth 42nm within 40\u00b15nm specification\n- Stable beam current confirms consistent dosing\n- Source life healthy with 120-hour margin\n- No process interruptions during lot\n\n## Recommendation\n\n- No corrective action required\n- Implant verified successful\n- Lot cleared for anneal\n\n**Severity**: None\n**Yield Impact**: Within specification",
    "defect_type": "none",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Gate oxide integrity test on lot W2024-4456. Breakdown voltage: mean 12.5V, sigma 0.3V (spec: >10V, sigma <0.5V). Leakage current: 2.1pA at 5V (spec: <10pA). No early failures in accelerated stress test.\n\nProcess Context: Gate oxidation on FURNACE-KOYO-01. Dry oxide 5.2nm. Furnace at 156 hours since clean (limit 500). Temperature uniformity \u00b10.3\u00b0C. O2 purity verified. Process completed without alarms.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - gate oxide quality excellent\n\n**Assessment**:\n- Breakdown voltage 12.5V exceeds 10V minimum\n- BV sigma 0.3V indicates tight distribution\n- Leakage 2.1pA well below 10pA limit\n- Zero early failures in stress test confirms oxide integrity\n- Furnace in clean condition with substantial margin\n- Temperature uniformity excellent at \u00b10.3\u00b0C\n\n## Recommendation\n\n- No corrective action required\n- Gate oxide quality verified\n- Lot cleared for gate electrode deposition\n\n**Severity**: None\n**Yield Impact**: Within specification",
    "defect_type": "none",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Post-etch inspection on lot W2024-5567. Etch depth: 325nm (spec: 320\u00b110nm). Sidewall angle: 88.5\u00b0 (spec: 88\u00b12\u00b0). CD bias: +2nm (spec: \u00b15nm). No etch residue detected. No pattern loading effects observed.\n\nProcess Context: Poly etch on ETCH-LAM-03. Recipe POLY_ANISO_V2. Selectivity to oxide >50:1. Chamber at 1,420 RF-hours (limit 2,500). All gas flows within \u00b11% of setpoint. Endpoint detected normally.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - etch performance within specification\n\n**Assessment**:\n- Etch depth 325nm centered in 320\u00b110nm spec\n- Sidewall angle 88.5\u00b0 within 88\u00b12\u00b0 range (good anisotropy)\n- CD bias +2nm within \u00b15nm specification\n- No etch residue (clean endpoint)\n- No pattern loading effects (uniform etch)\n- Chamber healthy with ~1,080 RF-hours to PM\n\n## Recommendation\n\n- No corrective action required\n- Lot cleared for resist strip\n- Etch process performing optimally\n\n**Severity**: None\n**Yield Impact**: Within specification",
    "defect_type": "none",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: End-of-line yield report for lot W2024-6678. Final yield: 95.1% (target: 93-97%). Sort yield: 97.2%. Package yield: 97.8%. Total die shipped: 9,826 (target: >9,500). Customer reliability qualification: PASS.\n\nProcess Context: Standard production lot through complete flow. 25 wafers, 412 die/wafer. No tool excursions during processing. All inline gates passed. Cycle time: 18.2 days (target: <21 days).",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - production metrics excellent\n\n**Assessment**:\n- Final yield 95.1% within 93-97% target band\n- Sort yield 97.2% indicates minimal probe-related loss\n- Package yield 97.8% indicates robust assembly\n- Die shipped 9,826 exceeds 9,500 minimum\n- Customer reliability qualification passed\n- Cycle time 18.2 days ahead of 21-day target\n\n## Summary\n\n- All yield metrics within or exceeding specification\n- No process issues identified\n- Lot represents baseline performance\n- No corrective action required\n\n**Severity**: None\n**Yield Impact**: Within specification (excellent performance)",
    "defect_type": "none",
    "source": "attempt1"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defect pattern observed on Lot W2024-8821. Yield map shows severe loss (22%) restricted to the outer 15mm of the wafer. Metrology confirms edge etch rate is 14% higher than center.\n\nProcess Context: Processed on ETCH-LAM-04 using recipe POLY_GATE_Main. Tool history shows current RF hours at 2,850. Last PM was performed 4 weeks ago. No recent alarms recorded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aged O-ring seal in etch chamber\n- **Mechanism**: The tool ETCH-LAM-04 is at 2,850 RF-hours, which exceeds the critical O-ring lifetime limit of 2,500 RF-hours. Degradation of the seal is likely causing a minor plasma leak at the chamber edge, locally increasing plasma density and etch rate.\n- **Data Evidence**: Edge etch rate +14% (Spec: <5% uniformity). This edge-fast profile is characteristic of seal failure.\n\n## Corrective Actions\n\n1. **Tool Down**: Immediately down ETCH-LAM-04.\n2. **Replace Components**: Replace chamber O-ring (P/N: 839-0127).\n3. **Leak Check**: Perform chamber leak check. Target: <1 mTorr/min rise.\n4. **Seasoning**: Run 5 dummy wafers to condition the new seal.\n5. **Validation**: Run qual wafer and verify edge-to-center uniformity is <5%.\n\n## Prevention Measures\n- **FDC**: Configure alarm for RF-hours > 2,400 to trigger warning.\n- **PM Protocol**: Enforce mandatory O-ring replacement at 2,500 RF-hour PM cycle.\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Faint ring pattern detected on edge of wafers in Lot W2024-9003. Defect density is low but consistent across all 25 wafers. Visual inspection shows discoloration on the wafer bevel.\n\nProcess Context: Lithography cell LITH-TEL-12. Recipe: VIA_LAYER_03. EBR (Edge Bead Removal) module was recently adjusted. Standard nozzle alignment check was passed 2 days ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge Bead Removal (EBR) Nozzle Misalignment\n- **Mechanism**: The consistent ring pattern and bevel discoloration suggest the solvent nozzle is misaligned, failing to cleanly remove photoresist from the wafer edge (or removing too much). \n- **Correlation**: Occurrence after recent EBR adjustment points to calibration error.\n\n## Corrective Actions\n\n1. **Inspect**: Check EBR nozzle position on LITH-TEL-12.\n2. **Calibrate**: Re-align nozzle to recipe spec (Target: 1.5mm from edge \u00b10.2mm).\n3. **Verify Flow**: Check solvent flow rate (Spec: 15-20 cc/min).\n4. **Validation**: Process 2 send-ahead wafers and inspect bevel under microscope.\n\n## Prevention Measures\n- **Maintenance**: Add micrometer verification step to EBR adjustment procedure.\n- **SPC**: Track bevel width metrics in SPC chart.\n\n**Severity**: Major\n**Yield Impact**: <2% (Potential risk for subsequent etch)",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Distinct 'donut' shaped high-defect region at wafer edge. Center is clean. Lot W2024-4451 shows 15% yield loss.\n\nProcess Context: Etch Chamber ETCH-AMAT-09. Process: Oxide Etch. The Focus Ring was replaced yesterday during a quick-fix maintenance, but the O-rings were not changed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma Confinement Ring (Focus Ring) Installation Issue\n- **Mechanism**: The recent replacement of the focus ring on ETCH-AMAT-09 is the likely culprit. If the ring is not seated perfectly flat, or if an incompatible part number was used (e.g., Quartz vs. SiC mismatch), it alters the plasma sheath at the wafer edge.\n- **Correlation**: Timeline matches perfectly with yesterday's maintenance event.\n\n## Corrective Actions\n\n1. **Inspect Hardware**: Open chamber ETCH-AMAT-09 and inspect focus ring seating.\n2. **Verify Part**: Confirm P/N matches BOM (Should be 715-3301 for this recipe).\n3. **Re-install**: Re-seat the ring and torque to spec.\n4. **Qualify**: Run etch rate uniformity monitor.\n\n## Prevention Measures\n- **Training**: Review focus ring installation procedure with technicians.\n- **Parts**: Implement barcode scanning for critical chamber parts to prevent mismatch.\n\n**Severity**: Critical\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge yield drop-off observed on multiple lots (W2024-1120, W2024-1121, W2024-1122) processed sequentially. Defect maps show a solid ring of unetched residues at the very edge (148-150mm radius).\n\nProcess Context: Tool: ETCH-LAM-02. RF Hours: 1,200 (Healthy). Clamp ring typically replaced at 2,000 hours. Helium backside cooling flow is stable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Mechanical Clamp Ring Wear/Contamination\n- **Mechanism**: The physical clamp ring holding the wafer has likely accumulated polymer buildup or is worn, shadowing the very edge of the wafer and preventing the plasma from etching that region.\n- **Evidence**: 'Unetched residues' at the clamp interface radius (148mm+) is the signature of clamp shadowing.\n\n## Corrective Actions\n\n1. **Visual Check**: Inspect clamp ring fingers for buildup.\n2. **Clean/Replace**: Wet clean the clamp ring or replace if worn (P/N: 221-5509).\n3. **Validation**: Run a particle monitor wafer and checking clamping marks.\n\n## Prevention Measures\n- **Clean Frequency**: Decrease wet clean interval for clamp rings from 2,000 to 1,500 RF-hours.\n- **WBC**: Monitor Wafer Backside Cooling (WBC) leak rate trends as a proxy for clamp seal integrity.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Severe arcing marks detected at the edge of wafers from Lot W2024-5505. Visual inspection shows burn marks on the bevel.\n\nProcess Context: PVD Chamber PVD-AMAT-01 (TiN Deposition). The chamber was seasoned yesterday. DC Bias trends show instability during the last 3 runs.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge Ring Arcing / Poor Grounding\n- **Mechanism**: Poor electrical contact between the wafer edge and the ground ring/edge ring in the PVD chamber. This causes charge buildup and subsequent arcing (micro-lightning) at the wafer edge.\n- **Data Evidence**: DC Bias instability is a key indicator of arcing events.\n\n## Corrective Actions\n\n1. **Tool Down**: Stop PVD-AMAT-01 immediately.\n2. **Hardware Swap**: Replace the Edge Ring (P/N: 0040-9921) and clean the grounding strap.\n3. **Inspect**: Check for pitting on the electrostatic chuck surface.\n4. **Validation**: Run dummy wafers and monitor DC Bias trace for stability.\n\n## Prevention Measures\n- **FDC**: Set tight limits on DC Bias spikes.\n- **Life Cycle**: Reduce edge ring life counter limit based on historical failure data.\n\n**Severity**: Critical\n**Yield Impact**: 100% (Scrap)",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Intermittent edge-ring peeling observed on Lot W2024-6612. Peeling is concentrated at the notch and 5mm inward.\n\nProcess Context: Processed on CVD-TEL-05. Deposition temp 400C. The robot blade alignment was recently adjusted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot Blade Hitting Wafer Edge\n- **Mechanism**: The recent robot blade adjustment likely left the placement slightly off-center. During transfer into the hot chamber, the blade scrapes the wafer edge, creating particles or micro-fractures that lead to film peeling under thermal stress.\n- **Correlation**: Correlates with recent maintenance.\n\n## Corrective Actions\n\n1. **Teach**: Re-teach robot transfer coordinates for CVD-TEL-05.\n2. **Inspect**: Check robot blade for burn marks or particles.\n3. **Validation**: Wafer placement accuracy test.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge exclusion violation. Photoresist extends to 0.5mm from edge (Spec: 1.5mm). Lot W2024-7701.\n\nProcess Context: Track TRK-TEL-02. Coater Cup 3. Solvent supply pressure is normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR Nozzle Clog\n- **Mechanism**: The Backside/Edge Bead Removal nozzle is partially clogged, reducing the solvent flow rate despite normal supply pressure. This results in insufficient removal of the edge bead.\n\n## Corrective Actions\n\n1. **Clean**: Remove and soak EBR nozzle tip.\n2. **Replace**: If cleaning fails, replace nozzle (P/N: 112-4401).\n3. **Validation**: Measure bevel width on test wafer.\n\n**Severity**: Minor\n**Yield Impact**: <1%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: High particle count at wafer edge (ring pattern) on Lot W2024-3399.\n\nProcess Context: Etch-LAM-08. Viewport window was cleaned 50 RF-hours ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Polymer Flaking from Shadow Ring\n- **Mechanism**: The shadow ring (protecting the ESC) has accumulated excessive polymer. Thermal cycling is causing this polymer to flake off directly onto the wafer edge.\n\n## Corrective Actions\n\n1. **Clean**: Wet clean shadow ring.\n2. **PM**: Check chamber cleanliness.\n3. **Validation**: Particle monitor.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer edge chipping detected at 3 o'clock position on 12 wafers in Lot W2024-2211.\n\nProcess Context: CMP-AMAT-01. Head 2. Retaining ring wear index is at 95%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn Retaining Ring\n- **Mechanism**: The retaining ring on CMP Head 2 is worn out (95% life). The wafer is likely slipping or vibrating against the sharp edge of the worn ring, causing chipping.\n\n## Corrective Actions\n\n1. **Replace**: Change Retaining Ring (P/N: 550-2219).\n2. **Break-in**: Run break-in disk recipe.\n3. **Validation**: Monitor torque and vibration.\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Incomplete etch at wafer edge (Outer 3mm). Lot W2024-1102.\n\nProcess Context: Etch-TEL-03. ESC leakage current is slightly elevated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer Cooling / Helium Leak at Edge\n- **Mechanism**: A micro-leak in the backside Helium cooling circuit at the wafer edge is cooling the edge excessively (or diluting plasma chemistry), slowing the etch rate locally.\n\n## Corrective Actions\n\n1. **Leak Check**: Run extensive ESC leak check.\n2. **Inspect**: Check O-ring seal on the ESC surface.\n3. **Validation**: Etch rate uniformity wafer.\n\n**Severity**: Major\n**Yield Impact**: 3%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring yield loss (18%) on Lot W2024-8844. Etch rate high at edge.\n\nProcess Context: Tool: ETCH-LAM-01. RF Hours: 2,700. O-ring spec is 2,500 hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aged O-ring Seal (Overdue)\n- **Mechanism**: Tool is 200 hours past O-ring life spec. Seal failure is altering plasma density at edge.\n\n## Corrective Actions\n\n1. **Replace**: Change O-ring.\n2. **Validation**: Leak check and uniformity monitor.\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Uniform ring of defects 10mm from edge. Lot W2024-5512.\n\nProcess Context: CVD-AMAT-04. Showerhead-to-susceptor gap calibration performed yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incorrect Showerhead Gap Parallelism\n- **Mechanism**: The gap between showerhead and wafer is not perfectly parallel (tilted). This creates a specific zone (ring) of non-uniform gas velocity/deposition.\n- **Correlation**: Linked to recent gap calibration.\n\n## Corrective Actions\n\n1. **Level**: Perform leveling calibration of susceptor.\n2. **Validation**: Deposition uniformity map.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scalloped edge pattern on wafer bevel. Lot W2024-9922.\n\nProcess Context: Wet-Clean-DNS-05. Spin speed profile modified recently.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unstable Spin Speed / Splash-back\n- **Mechanism**: The modified spin profile causes turbulence or splashing of the chemical back onto the wafer edge/bevel, creating a scalloped etch pattern.\n\n## Corrective Actions\n\n1. **Revert**: Restore previous qualified spin recipe.\n2. **Validation**: Process visual inspection wafer.\n\n**Severity**: Minor\n**Yield Impact**: <1%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defocus. Patterns at edge are blurred. Lot W2024-4401.\n\nProcess Context: LITH-ASML-07. Edge shot leveling sensor dirty.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Leveling Sensor Contamination\n- **Mechanism**: The optical sensor used to map wafer height at the edge is dirty, leading to incorrect focus height adjustments during edge field exposure.\n\n## Corrective Actions\n\n1. **Clean**: Clean leveling sensor optics.\n2. **Validation**: Focus-Exposure Matrix (FEM) at edge fields.\n\n**Severity**: Critical\n**Yield Impact**: 15% (Edge chips)",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge discoloration (Blue ring). Lot W2024-2299.\n\nProcess Context: Furnace-TEL-02. Oxidation. Boat slot 1-5 (top) affected most.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas Injection/Exhaust Non-uniformity (Top Zone)\n- **Mechanism**: The gas injector nozzle for the top zone may be partially blocked, or exhaust flow is unbalanced, changing the oxide thickness (color) at the wafer edge in the top of the boat.\n\n## Corrective Actions\n\n1. **Inspect**: Check injector nozzles.\n2. **Profile**: Run temperature/gas profile tuning.\n3. **Validation**: Oxide thickness map.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Heavy polymer deposition on wafer bevel. Lot W2024-1188.\n\nProcess Context: Etch-LAM-05. Bevel Clean module disabled.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Disabled Bevel Clean\n- **Mechanism**: The bevel clean step (WBC) was disabled or failed to fire. Polymer from the main etch step accumulated on the bevel.\n\n## Corrective Actions\n\n1. **Enable**: Re-enable Bevel Clean step.\n2. **Check**: Verify bevel clean plasma strikes.\n3. **Validation**: Microscope inspection of bevel.\n\n**Severity**: Major\n**Yield Impact**: Risk of particle flaking later.",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge peeling of Tungsten film. Lot W2024-3344.\n\nProcess Context: CVD-AMAT-06. Edge purge flow rate low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient Edge Purge\n- **Mechanism**: The edge purge gas (Argon) prevents deposition on the very edge/bevel. Low flow allowed film to wrap around the edge, where it adheres poorly and peels.\n\n## Corrective Actions\n\n1. **Adjust**: Set edge purge MFC to correct flow (e.g., 500 sccm).\n2. **Validation**: Edge exclusion measurement.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring of void defects in copper plating at edge. Lot W2024-5566.\n\nProcess Context: ECP-LAM-01 (Electroplating). Contact ring contacts look corroded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor Electrical Contact (Edge)\n- **Mechanism**: Corroded contacts on the clam-shell holder increase resistance at the wafer edge, reducing local current density and causing plating voids.\n\n## Corrective Actions\n\n1. **Clean/Replace**: Replace contact ring.\n2. **Validation**: Plating uniformity test.\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Double ring pattern. Lot W2024-7777.\n\nProcess Context: LITH-NIKON-02. Spin coater exhaust alarm (ignored).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Solvent Evaporation/Exhaust Issue\n- **Mechanism**: Unstable exhaust causes solvent vapor reflux, creating interference patterns (drying rings) in the photoresist thickness.\n\n## Corrective Actions\n\n1. **Fix**: Repair exhaust damper.\n2. **Validation**: Thickness map.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge die gain is low. Electrical open circuits at edge. Lot W2024-6655.\n\nProcess Context: CMP-AMAT-03. Profile control set to 'Edge Fast'.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Over-polishing at Edge\n- **Mechanism**: The 'Edge Fast' profile setting was too aggressive, causing dishing or erosion of copper lines at the wafer edge, leading to open circuits.\n\n## Corrective Actions\n\n1. **Tune**: Adjust zone pressures (reduce Edge zone pressure).\n2. **Validation**: Electrical test (ET) wafer.\n\n**Severity**: Critical\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: jagged pattern at wafer edge. Lot W2024-0011.\n\nProcess Context: LITH-ASML-01. Wafer stage vibration detected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage Synchronization Error\n- **Mechanism**: Vibration in the wafer stage during edge die scanning causes overlay/focus errors that manifest as a jagged pattern.\n\n## Corrective Actions\n\n1. **Service**: Check stage air bearings and interferometers.\n2. **Validation**: Overlay test.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Burn mark at flat. Lot W2024-1122.\n\nProcess Context: IMP-VARIAN-01 (Implanter). Disk clamp arcing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Disk Clamp Arcing\n- **Mechanism**: Poor contact between the implanter disk clamp and the wafer caused arcing during high-current implant.\n\n## Corrective Actions\n\n1. **Clean**: Clean clamp pads.\n2. **Validation**: Monitor beam current stability.\n\n**Severity**: Minor\n**Yield Impact**: <1%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring yield loss 25%. Lot W2024-9988.\n\nProcess Context: ETCH-LAM-09. RF Hours 2900.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Consumables End-of-Life (O-ring)\n- **Mechanism**: 2900 RF hours is well beyond the 2500 hr limit. Vacuum integrity at the edge is compromised.\n\n## Corrective Actions\n\n1. **PM**: Full PM with O-ring replacement.\n2. **Validation**: Leak check.\n\n**Severity**: Critical\n**Yield Impact**: 25%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Milky haze ring at edge. Lot W2024-2233.\n\nProcess Context: Wet-Bench-02. Rinse tank resistivity low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient Rinse / Water Quality\n- **Mechanism**: Low resistivity indicates dirty water. Chemical residues were not fully rinsed from the wafer edge (where surface tension is highest).\n\n## Corrective Actions\n\n1. **Flush**: Dump and refill rinse tank.\n2. **Validation**: Resistivity check > 18 MOhm.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defect, high contact resistance. Lot W2024-4455.\n\nProcess Context: PVD-AMAT-02. Target life at 98%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target Erosion (End of Life)\n- **Mechanism**: As the PVD target erodes (98% life), the deposition profile becomes non-uniform, typically thinner at the edge, leading to high resistance.\n\n## Corrective Actions\n\n1. **Change**: Replace Target.\n2. **Validation**: Sheet resistance map.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Residue ring 3mm from edge. Lot W2024-6677.\n\nProcess Context: CMP-AMAT-05. Cleaning module brush gap wide.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-CMP Clean Brush Setup\n- **Mechanism**: The PVA brush gap is too wide, failing to make mechanical contact with the wafer edge to remove slurry residue.\n\n## Corrective Actions\n\n1. **Calibrate**: Zero the brush gap.\n2. **Validation**: Defect scan.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge chipping on 50% of wafers. Lot W2024-8899.\n\nProcess Context: Sorter-02. Aligner speed fast.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aligner Impact\n- **Mechanism**: High speed alignment is impacting the wafer edge against the pins too hard.\n\n## Corrective Actions\n\n1. **Slow**: Reduce aligner speed.\n2. **Validation**: Visual check.\n\n**Severity**: Minor\n**Yield Impact**: Edge exclusion.",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Dark ring at edge. Lot W2024-1100.\n\nProcess Context: RTP-MATTSON-01. Edge guard ring broken.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Broken Guard Ring (Thermal)\n- **Mechanism**: The broken guard ring allows excessive heat loss at the wafer edge during Rapid Thermal Processing, causing a temperature deviation (cool edge).\n\n## Corrective Actions\n\n1. **Replace**: Install new guard ring.\n2. **Validation**: Pyrometer check.\n\n**Severity**: Critical\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge bridging of metal lines. Lot W2024-3322.\n\nProcess Context: LITH-TEL-05. Edge exposure dosage low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Underexposure at Edge\n- **Mechanism**: Low exposure dose at the edge fields failed to fully clear the photoresist, leading to metal bridging after etch.\n\n## Corrective Actions\n\n1. **Adjust**: Increase edge shot exposure dose.\n2. **Validation**: CD SEM at edge.\n\n**Severity**: Critical\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge peel. Lot W2024-5544.\n\nProcess Context: CVD-AMAT-08. Heater lift pin stuck.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer Tilt / Lift Pin Issue\n- **Mechanism**: A stuck lift pin caused the wafer to sit tilted on the heater, causing a severe temperature gradient at one edge and poor adhesion.\n\n## Corrective Actions\n\n1. **Fix**: Repair/Clean lift pin assembly.\n2. **Validation**: Cycling test.\n\n**Severity**: Critical\n**Yield Impact**: 100% (Single wafer)",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle ring. Lot W2024-7766.\n\nProcess Context: ETCH-LAM-03. Gas distribution plate dirty.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas Plate Contamination\n- **Mechanism**: Particles falling from a dirty gas distribution plate, pushed to the edge by gas flow dynamics.\n\n## Corrective Actions\n\n1. **Clean**: Clean gas plate.\n2. **Validation**: Particle wafer.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge thickness high. Lot W2024-9900.\n\nProcess Context: CMP-AMAT-04. Carrier film worn.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Carrier Film Wear\n- **Mechanism**: Worn carrier film loses its ability to apply uniform pressure at the edge, leading to under-polishing (thick edge).\n\n## Corrective Actions\n\n1. **Replace**: Carrier film.\n2. **Validation**: Uniformity check.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Corrosion ring at edge. Lot W2024-2212.\n\nProcess Context: Wet-Bench-03. Marangoni dryer surface tension IPA flow low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dryer Failure\n- **Mechanism**: Low IPA flow caused water spots to remain on the edge, leading to corrosion.\n\n## Corrective Actions\n\n1. **Refill/Fix**: Check IPA supply.\n2. **Validation**: Drying test.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge pattern collapse. Lot W2024-4433.\n\nProcess Context: Wet-Clean-TEL-01. Rinse speed too high.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High Rinse Speed / Mechanical Force\n- **Mechanism**: Excessive centrifugal force or water impact at high speed caused high-aspect ratio features at the edge to collapse.\n\n## Corrective Actions\n\n1. **Optimize**: Reduce rinse speed.\n2. **Validation**: SEM inspection.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge roughness. Lot W2024-6688.\n\nProcess Context: LITH-ASML-05. BARC thickness variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: BARC Uniformity\n- **Mechanism**: Variation in Bottom Anti-Reflective Coating (BARC) at the edge changed the reflectivity, causing standing waves and line roughness.\n\n## Corrective Actions\n\n1. **Track**: Check coater uniformity for BARC.\n2. **Validation**: CD uniformity.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring shorting. Lot W2024-8877.\n\nProcess Context: CMP-EBRA-01. Slurry residue.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-CMP Cleaning\n- **Mechanism**: Slurry residue left at the edge caused electrical shorts.\n\n## Corrective Actions\n\n1. **Clean**: Optimize Megasonic clean.\n2. **Validation**: Defect map.\n\n**Severity**: Critical\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer breakage at edge. Lot W2024-0099.\n\nProcess Context: Anneal-Furnace-01. Quartz boat stress.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal Stress / Boat Contact\n- **Mechanism**: Thermal expansion mismatch or sticking between wafer and quartz boat slot caused edge stress and fracture.\n\n## Corrective Actions\n\n1. **Clean**: Etch quartz boat to remove buildup.\n2. **Validation**: Thermal cycle.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge bead too wide. Lot W2024-1144.\n\nProcess Context: Coater-TEL-09. EBR cut width setting wrong.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe Parameter Error\n- **Mechanism**: The EBR cut width parameter was set incorrectly in the recipe.\n\n## Corrective Actions\n\n1. **Edit**: Correct recipe.\n2. **Validation**: Bevel check.\n\n**Severity**: Minor\n**Yield Impact**: 0% (if caught)",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge pitting. Lot W2024-3366.\n\nProcess Context: Etch-LAM-02. Bias power spike.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Micro-arcing\n- **Mechanism**: Power spikes caused breakdown of the sheath at the edge, leading to pitting.\n\n## Corrective Actions\n\n1. **Check**: RF generator stability.\n2. **Validation**: Bias log monitor.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge uniformity drift 6%. Lot W2024-5588.\n\nProcess Context: ETCH-TEL-04. Chamber wall temperature sensor faulty.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber Wall Temp Drift\n- **Mechanism**: Faulty sensor caused wall temp to drift, altering polymerization rate at the edge.\n\n## Corrective Actions\n\n1. **Replace**: Wall temp sensor.\n2. **Validation**: Uniformity wafer.\n\n**Severity**: Major\n**Yield Impact**: 6%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring loss. Lot W2024-7722.\n\nProcess Context: PVD-AMAT-03. Collimator life exceeded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Collimator Clogging\n- **Mechanism**: End-of-life collimator restricts deposition flux at high angles (edge), reducing thickness.\n\n## Corrective Actions\n\n1. **Replace**: Collimator.\n2. **Validation**: Thickness map.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge particles. Lot W2024-9944.\n\nProcess Context: Loadlock-01. Venting turbulence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fast Venting\n- **Mechanism**: Loadlock vented too fast, stirring up particles that settled on wafer edges.\n\n## Corrective Actions\n\n1. **Adjust**: Slow down soft-vent recipe.\n2. **Validation**: Particle check.\n\n**Severity**: Minor\n**Yield Impact**: 2%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge notches. Lot W2024-2255.\n\nProcess Context: Wet-Clean-04. Cassette guide wear.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette/Carrier Wear\n- **Mechanism**: Worn guides in the wet cleaning cassette allowed wafers to rattle, notching the edges.\n\n## Corrective Actions\n\n1. **Replace**: Cassettes.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: 1%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge focus spot. Lot W2024-4477.\n\nProcess Context: LITH-NIKON-05. Backside particle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backside Particle\n- **Mechanism**: A particle on the wafer backside at the edge deformed the wafer locally, causing a focus hotspot.\n\n## Corrective Actions\n\n1. **Clean**: Chuck and wafer backside clean.\n2. **Validation**: Flatness check.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring yield drop. Lot W2024-6699.\n\nProcess Context: Etch-LAM-06. Endpoint trace noise.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Endpoint Failure\n- **Mechanism**: Noisy endpoint caused over-etch at the edge.\n\n## Corrective Actions\n\n1. **Fix**: Check optical window/fiber.\n2. **Validation**: Run monitor.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge lifting. Lot W2024-8811.\n\nProcess Context: CMP-AMAT-02. Downforce high.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive Downforce\n- **Mechanism**: High edge downforce caused metal lifting/delamination.\n\n## Corrective Actions\n\n1. **Reduce**: Adjust edge zone pressure.\n2. **Validation**: Inspect.\n\n**Severity**: Critical\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge shading. Lot W2024-0022.\n\nProcess Context: IMP-VARIAN-02. Shadow clamp misalignment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp Shadowing\n- **Mechanism**: Misaligned clamp shadowed the implant at the edge.\n\n## Corrective Actions\n\n1. **Align**: Re-align clamp.\n2. **Validation**: TW map.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge veil. Lot W2024-1155.\n\nProcess Context: Etch-TEL-01. Deposition-to-etch ratio drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Polymer Excess\n- **Mechanism**: Process drifted to polymer-rich regime, leaving veils at the edge.\n\n## Corrective Actions\n\n1. **Clean**: Dry clean chamber.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge color fringe. Lot W2024-3388.\n\nProcess Context: CVD-LAM-04. Edge heater element failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Heater Failure (Edge Zone)\n- **Mechanism**: Failed edge heater caused temperature drop and thickness change.\n\n## Corrective Actions\n\n1. **Replace**: Heater element.\n2. **Validation**: Temp map.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge blisters. Lot W2024-5500.\n\nProcess Context: Anneal-RTP-03. Ramp rate too fast.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal Shock\n- **Mechanism**: Fast ramp rate caused blistering at the edge due to stress.\n\n## Corrective Actions\n\n1. **Slow**: Reduce ramp rate.\n2. **Validation**: Microscope.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Circular defect cluster in center (0-30mm) of Lot W2024-3392. Film thickness is 8% thinner at center.\n\nProcess Context: Tool: CVD-AMAT-03 (TEOS). Showerhead cleaned 3 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clogged Showerhead (Center Zone)\n- **Mechanism**: Blocked holes in the center of the gas distribution showerhead reduce precursor flow to the wafer center.\n- **Evidence**: Center thickness -8% vs edge (Spec <2%).\n\n## Corrective Actions\n\n1. **Clean**: Ultrasonic clean showerhead.\n2. **Inspect**: Back-light inspection of holes.\n3. **Validation**: 49-point uniformity check.\n\n## Prevention Measures\n- **PM**: Reduce clean interval to 2.5 months.\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center of wafer out of focus (CD errors). Lot W2024-6601.\n\nProcess Context: Tool: LITH-ASML-02. Intermittent chuck vacuum alarms.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck Vacuum Leak / Particle\n- **Mechanism**: Particle trapped under wafer center or vacuum leak causes wafer bowing, moving the surface out of focal plane.\n- **Evidence**: Vacuum alarms confirm sealing issue.\n\n## Corrective Actions\n\n1. **Clean**: Stone clean wafer chuck.\n2. **Validation**: FEM (Focus-Exposure Matrix) wafer.\n\n## Prevention Measures\n- **Cleaning**: Increase auto-clean frequency.\n\n**Severity**: Critical\n**Yield Impact**: 100% (Center dies)",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: SOG thickness high in center ('mound'). Lot W2024-2291.\n\nProcess Context: Tool: TRK-TEL-08 (Coater). Exhaust pressure fluctuating.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unstable Cup Exhaust\n- **Mechanism**: Low exhaust pressure slows solvent evaporation at the center of the wafer during spin, leading to thicker film.\n- **Correlation**: Pressure fluctuations match defect onset.\n\n## Corrective Actions\n\n1. **Adjust**: Reset cup exhaust damper (-20 Pa).\n2. **Validation**: Radial thickness profile.\n\n## Prevention Measures\n- **Interlock**: Add exhaust pressure interlock.\n\n**Severity**: Minor\n**Yield Impact**: <1%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Circular haze in center after CMP. Lot W2024-9910.\n\nProcess Context: Tool: CMP-AMAT-05. Center slurry nozzle flow at 50%.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry Starvation (Center)\n- **Mechanism**: Clogged center slurry nozzle reduces lubrication/chemistry, causing mechanical haze.\n- **Evidence**: Flow rate 50% of setpoint.\n\n## Corrective Actions\n\n1. **Flush**: Purge slurry lines.\n2. **Replace**: Change nozzle tip/filter.\n3. **Validation**: Monitor wafer for haze.\n\n## Prevention Measures\n- **Hardware**: Install flow meter interlock.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Refractive index shift in center 50mm. Lot W2024-7712.\n\nProcess Context: Tool: CVD-LAM-05. Heater lamp replaced recently.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Heater Cold Spot\n- **Mechanism**: Improper calibration of the new center zone lamp is causing lower process temperature at the center.\n- **Correlation**: Linked to recent lamp replacement.\n\n## Corrective Actions\n\n1. **Calibrate**: Run TC (Thermocouple) wafer.\n2. **Adjust**: Increase center zone power offset.\n3. **Validation**: RI uniformity check.\n\n## Prevention Measures\n- **Protocol**: Mandate TC wafer after lamp changes.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center spot defect (5mm). Lot W2024-1111.\n\nProcess Context: Wet-Clean-DNS-01. Spin dry nozzle dripped.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Nozzle Drip (Post-Process)\n- **Mechanism**: DI water dripped from the center nozzle after spin dry completed, leaving a water mark/residue spot in the exact center.\n\n## Corrective Actions\n\n1. **Fix**: Repair suck-back valve.\n2. **Validation**: Dry cycle test.\n\n**Severity**: Major\n**Yield Impact**: 100% (Center die)",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: High center etch rate (+10%). Lot W2024-2222.\n\nProcess Context: ETCH-TEL-09. Center gas injection flow high.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC Calibration Drift (Center)\n- **Mechanism**: The Mass Flow Controller for center gas injection drifted high, increasing reactant concentration at the center.\n\n## Corrective Actions\n\n1. **Calibrate**: Re-cal MFC.\n2. **Validation**: Rate check.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center die yield loss. Open circuits. Lot W2024-3333.\n\nProcess Context: CMP-EBRA-03. Center zone pressure high.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Over-polish (Center Dishing)\n- **Mechanism**: Excessive downforce in the center zone caused dishing of copper lines, leading to opens.\n\n## Corrective Actions\n\n1. **Reduce**: Lower center zone pressure.\n2. **Validation**: Profilometry.\n\n**Severity**: Critical\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center particle cluster. Lot W2024-4444.\n\nProcess Context: PVD-AMAT-06. Target clamp loose.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target Clamp Particle Gen\n- **Mechanism**: A loose clamp allowed slight movement/arcing at the target center, dropping particles directly below onto the wafer center.\n\n## Corrective Actions\n\n1. **Tighten**: Torque target clamp.\n2. **Validation**: Particle monitor.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Thermal shock pattern at center. Lot W2024-5555.\n\nProcess Context: RTP-AST-01. Pyrometer reading low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pyrometer Error / Overheating\n- **Mechanism**: The center pyrometer read falsely low, causing the control loop to drive the center lamps to max power, overheating/shocking the wafer center.\n\n## Corrective Actions\n\n1. **Calibrate**: Pyrometer calibration.\n2. **Validation**: Temp monitor wafer.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center resist thickness low. Lot W2024-6666.\n\nProcess Context: Coater-TEL-05. Dispense volume low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient Dispense Volume\n- **Mechanism**: Dispense pump did not supply enough resist to fully cover the wafer before spin, leaving the center thin.\n\n## Corrective Actions\n\n1. **Adjust**: Increase pump volume.\n2. **Validation**: Thickness check.\n\n**Severity**: Major\n**Yield Impact**: 100% (Reworkable)",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center discoloration. Lot W2024-7777.\n\nProcess Context: Ash-Gasonic-02. Baffle plate hole enlarged.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma Erosion (Baffle)\n- **Mechanism**: Erosion of the center hole in the baffle plate allowed direct ion bombardment of the wafer center, causing damage/color change.\n\n## Corrective Actions\n\n1. **Replace**: Baffle plate.\n2. **Validation**: Ash rate uniformity.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defocus. Lot W2024-8888.\n\nProcess Context: LITH-NIKON-01. Chuck flatness out of spec.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck Non-flatness\n- **Mechanism**: Physical deformation or wear of the wafer chuck at the center caused the wafer to sit high/low, out of focus.\n\n## Corrective Actions\n\n1. **Replace**: Wafer chuck.\n2. **Validation**: Flatness test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center lift. Lot W2024-9999.\n\nProcess Context: PVD-AMAT-01. Pre-clean etch low.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient Pre-clean\n- **Mechanism**: The center of the wafer was not fully cleaned (oxide removal) due to non-uniform pre-clean etch, leading to peeling/lifting.\n\n## Corrective Actions\n\n1. **Tune**: Adjust pre-clean uniformity.\n2. **Validation**: Adhesion test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center bubble in resist. Lot W2024-0000.\n\nProcess Context: Coater-TEL-03. Suck-back too fast.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Air Injection / Suck-back\n- **Mechanism**: Aggressive suck-back pulled air into the nozzle tip, which was dispensed as a bubble in the center of the next wafer.\n\n## Corrective Actions\n\n1. **Adjust**: Reduce suck-back speed/volume.\n2. **Validation**: Visual check.\n\n**Severity**: Major\n**Yield Impact**: 100% (Reworkable)",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center scratch (Circular). Lot W2024-1112.\n\nProcess Context: Wet-Bench-04. Wand handle touched wafer.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Manual Handling Error\n- **Mechanism**: Operator or robot wand touched the center of the wafer during transfer.\n\n## Corrective Actions\n\n1. **Train**: Retrain operator.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center under-etch. Lot W2024-2223.\n\nProcess Context: Etch-LAM-05. Center gas feed low.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas Starvation (Center)\n- **Mechanism**: Low flow of etchant gas to the center caused incomplete etch.\n\n## Corrective Actions\n\n1. **Check**: Gas line obstruction.\n2. **Validation**: Uniformity.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center spike defect. Lot W2024-3334.\n\nProcess Context: Epi-ASM-01. Showerhead dripped.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Condensation/Drip\n- **Mechanism**: Precursor condensed on the cool showerhead face and dripped onto the hot wafer center, growing a large spike.\n\n## Corrective Actions\n\n1. **Temp**: Increase showerhead temp.\n2. **Validation**: Defect monitor.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center voids. Lot W2024-4445.\n\nProcess Context: ECP-LAM-02. Center jet blocked.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Flow Impingement Failure\n- **Mechanism**: Blocked center jet reduced electrolyte replenishment at the center, leading to voids in high aspect ratio fills.\n\n## Corrective Actions\n\n1. **Clean**: Unclog jet.\n2. **Validation**: Plating test.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center bridge. Lot W2024-5556.\n\nProcess Context: LITH-ASML-08. Focus offset error.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus Offset\n- **Mechanism**: Incorrect focus offset placed the aerial image in the wrong plane, causing lines to bridge at the center.\n\n## Corrective Actions\n\n1. **Calibrate**: Focus offset.\n2. **Validation**: FEM.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center hole not open. Lot W2024-6667.\n\nProcess Context: Etch-TEL-02. Polymer buildup center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Polymer Redeposition\n- **Mechanism**: Excessive polymer formation in the center (due to thermal or gas dynamics) stopped the etch before clearing.\n\n## Corrective Actions\n\n1. **Adjust**: Reduce C4F8 flow.\n2. **Validation**: Cross-section.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center haze. Lot W2024-7778.\n\nProcess Context: CMP-AMAT-09. Center head water leak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Water Leak in Head\n- **Mechanism**: DI water leaking from the head back-pressure system diluted the slurry at the center, causing haze.\n\n## Corrective Actions\n\n1. **Fix**: Repair bladder seal.\n2. **Validation**: Haze check.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center bump. Lot W2024-8889.\n\nProcess Context: PVD-AMAT-04. Wafer bowed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer Bowing / ESC Failure\n- **Mechanism**: ESC failed to clamp wafer flat. Bowing caused the center to be closer/further from target, changing stress/thickness.\n\n## Corrective Actions\n\n1. **Check**: ESC HV supply.\n2. **Validation**: Clamp test.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center contamination. Lot W2024-9990.\n\nProcess Context: Robot-01. Dropped particle from blade.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transport Contamination\n- **Mechanism**: Particle accumulated on the robot blade above the wafer center fell off during transport.\n\n## Corrective Actions\n\n1. **Clean**: Wipe robot blade.\n2. **Validation**: Particle check.\n\n**Severity**: Minor\n**Yield Impact**: 1%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center roughness. Lot W2024-0001.\n\nProcess Context: Etch-LAM-07. Source power noise.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF Source Instability\n- **Mechanism**: Unstable source power caused plasma fluctuation, roughening the surface.\n\n## Corrective Actions\n\n1. **Fix**: RF match/generator.\n2. **Validation**: Surface roughness measure.\n\n**Severity**: Major\n**Yield Impact**: 3%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center peeling. Lot W2024-1113.\n\nProcess Context: Furnace-TEL-03. Center zone temp low.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete Cure\n- **Mechanism**: Low temperature in the center zone led to incomplete film curing/annealing, causing peeling later.\n\n## Corrective Actions\n\n1. **Calibrate**: Heater spike TC.\n2. **Validation**: Stress measurement.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center dimple. Lot W2024-2224.\n\nProcess Context: Electroplating. Bubble trapped.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Trapped Bubble\n- **Mechanism**: An air bubble was trapped at the wafer center upon entry into the plating bath, preventing plating in that spot.\n\n## Corrective Actions\n\n1. **Adjust**: Entry profile/tilt angle.\n2. **Validation**: Defect map.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center thickness spike. Lot W2024-3335.\n\nProcess Context: CVD-TEL-01. Gas stabilization error.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas Burst\n- **Mechanism**: Poor stabilization caused a burst of precursor gas at step start, depositing extra material in the center.\n\n## Corrective Actions\n\n1. **Tune**: Stabilization time.\n2. **Validation**: Thickness profile.\n\n**Severity**: Minor\n**Yield Impact**: 2%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pitting. Lot W2024-4446.\n\nProcess Context: Wet-Clean-02. Megasonic power high.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Megasonic Damage\n- **Mechanism**: Excessive acoustic energy (cavitation) caused pattern collapse or pitting at the wafer center.\n\n## Corrective Actions\n\n1. **Lower**: Megasonic power.\n2. **Validation**: Pattern damage check.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center starburst pattern. Lot W2024-5557.\n\nProcess Context: Spin-Dryer-01. Stress fracture.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Mechanical Stress\n- **Mechanism**: Excessive spin speed or clamp stress caused a micro-crack initiating at the center.\n\n## Corrective Actions\n\n1. **Check**: Rotor balance/clamp.\n2. **Validation**: Spin test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center resist scum. Lot W2024-6668.\n\nProcess Context: Dev-TEL-04. Nozzle clog.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer Nozzle Clog\n- **Mechanism**: Partial clog in developer nozzle reduced flow to center, leaving scum.\n\n## Corrective Actions\n\n1. **Clean**: Developer nozzle.\n2. **Validation**: Scum check.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center CD small. Lot W2024-7779.\n\nProcess Context: Bake-Plate-05. Cold center.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hot Plate Non-uniformity\n- **Mechanism**: Center of the PEB plate was cooler than edge, reducing acid diffusion and CD size.\n\n## Corrective Actions\n\n1. **Calibrate**: Hot plate temp.\n2. **Validation**: CD map.\n\n**Severity**: Critical\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center metal residue. Lot W2024-8880.\n\nProcess Context: Etch-AMAT-03. Endpoint triggered early.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Premature Endpoint\n- **Mechanism**: Endpoint system triggered before center cleared (bullseye effect).\n\n## Corrective Actions\n\n1. **Adjust**: Add over-etch time.\n2. **Validation**: Residue check.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center cloudy. Lot W2024-9991.\n\nProcess Context: RTP-02. Gas purity low.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated Process Gas\n- **Mechanism**: Moisture in N2 supply caused center cloudiness during anneal.\n\n## Corrective Actions\n\n1. **Purge**: Gas lines.\n2. **Validation**: Haze monitor.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center circular scratch. Lot W2024-0002.\n\nProcess Context: CMP-01. Membrane rupture.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Carrier Membrane Failure\n- **Mechanism**: Ruptured membrane allowed hard backing plate to touch wafer center.\n\n## Corrective Actions\n\n1. **Replace**: Membrane.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center dopant low. Lot W2024-1114.\n\nProcess Context: IMP-03. Beam dropout.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam Instability\n- **Mechanism**: Beam glitched while scanning center.\n\n## Corrective Actions\n\n1. **Tune**: Source.\n2. **Validation**: Rs map.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center hole deformation. Lot W2024-2225.\n\nProcess Context: LITH-04. Lens heating.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lens Aberration (Thermal)\n- **Mechanism**: High dose heating caused lens distortion affecting center field.\n\n## Corrective Actions\n\n1. **Compensate**: Lens controller.\n2. **Validation**: Distortion test.\n\n**Severity**: Minor\n**Yield Impact**: 1%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center nitride stress high. Lot W2024-3336.\n\nProcess Context: CVD-05. RF power mismatch.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF Power Distribution\n- **Mechanism**: Incorrect LF/HF ratio changed film stress at center.\n\n## Corrective Actions\n\n1. **Calibrate**: RF match.\n2. **Validation**: Stress bow check.\n\n**Severity**: Major\n**Yield Impact**: Warpage risk.",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center via blocked. Lot W2024-4447.\n\nProcess Context: Clean-06. Surface tension high.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wetting Failure\n- **Mechanism**: Chemicals failed to enter small vias at center due to surface tension.\n\n## Corrective Actions\n\n1. **Add**: Surfactant.\n2. **Validation**: E-test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center alignment error. Lot W2024-5558.\n\nProcess Context: Scan-07. Wafer expansion.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal Expansion\n- **Mechanism**: Wafer was hot during alignment, causing scaling error at center.\n\n## Corrective Actions\n\n1. **Cool**: Increase cooling time.\n2. **Validation**: Overlay.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "center",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect pattern observed at mid-radius (R=75mm). Center and edge are clean. Lot W2024-8112.\n\nProcess Context: Tool: ETCH-TEL-05. ESC (Electrostatic Chuck) has dual-zone cooling. Helium flow rate for Inner Zone is unstable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC Dual-Zone Cooling Failure (Inner/Outer Interface)\n- **Mechanism**: The defect ring matches the interface between the inner and outer cooling zones of the chuck. Unstable Helium flow causes a temperature discontinuity at this boundary, affecting etch rate selectivity.\n- **Correlation**: Radial position of defect (75mm) aligns with ESC zone boundary.\n\n## Corrective Actions\n\n1. **Leak Check**: Test ESC He circuits.\n2. **Calibrate**: Re-calibrate Mass Flow Controllers (MFCs) for both zones.\n3. **Validation**: Etch rate uniformity wafer.\n\n## Prevention Measures\n- **FDC**: Monitor Zone 1 vs Zone 2 He flow delta.\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: 'Donut' of unstripped photoresist. Lot W2024-3321. Radius 50-100mm.\n\nProcess Context: Tool: ASHER-GASONIC-01. Baffle plate replaced during PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas Baffle Plate Installation\n- **Mechanism**: The baffle plate distributes plasma/gas. If installed upside down or misaligned, it creates a 'dead zone' in the mid-radius where strip rate is low.\n- **Correlation**: Occurred right after PM involving baffle change.\n\n## Corrective Actions\n\n1. **Inspect**: Check baffle orientation.\n2. **Validation**: Ash rate monitor.\n\n## Prevention Measures\n- **SOP**: Add visual guide for baffle orientation to PM checklist.\n\n**Severity**: Critical\n**Yield Impact**: 100% (Reworkable)",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Circular region of pits/defects at 40mm radius. Lot W2024-1101.\n\nProcess Context: Tool: CMP-AMAT-02. Retaining ring pressure oscillating.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining Ring Stick-Slip / Vibration\n- **Mechanism**: Oscillating pressure suggests the retaining ring (holding wafer in carrier) is vibrating or sticking, causing localized mechanical damage in a ring pattern.\n\n## Corrective Actions\n\n1. **Replace**: Change Retaining Ring and membrane.\n2. **Validation**: Monitor head pressure stability.\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Mid-radius uniformity dip. Lot W2024-5511.\n\nProcess Context: CVD-01. Showerhead zone 2 blocked.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead Zone Blockage\n- **Mechanism**: Blocked holes in the middle zone of the showerhead reduced deposition rate in the donut region.\n\n## Corrective Actions\n\n1. **Clean**: Showerhead.\n2. **Validation**: Thickness map.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut peeling. Lot W2024-6622.\n\nProcess Context: PVD-03. Magnetron rotation stall.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Magnetron Stall\n- **Mechanism**: Magnetron stalled over the mid-radius track, causing excessive heating and stress, leading to peeling.\n\n## Corrective Actions\n\n1. **Repair**: Magnetron drive.\n2. **Validation**: Rotation check.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring of particles R=80mm. Lot W2024-7733.\n\nProcess Context: Cleaning-05. Tank level low.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fluid Level / Meniscus\n- **Mechanism**: Low tank level caused the liquid meniscus to sit on the wafer surface at R=80mm, depositing particles.\n\n## Corrective Actions\n\n1. **Refill**: Tank.\n2. **Validation**: Level sensor check.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Etch donut pattern. Lot W2024-8844.\n\nProcess Context: Etch-02. Magnetic field drift.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: B-Field Non-uniformity\n- **Mechanism**: Drift in the magnetic confinement coils altered plasma density in a ring shape.\n\n## Corrective Actions\n\n1. **Calibrate**: Gauss meter check.\n2. **Validation**: Etch uniformity.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut discoloration. Lot W2024-9955.\n\nProcess Context: RTP-01. Lamp zone 3 failure.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Zone Lamp Failure\n- **Mechanism**: Failure of the lamp ring corresponding to the mid-radius caused a cold donut zone.\n\n## Corrective Actions\n\n1. **Replace**: Lamps.\n2. **Validation**: Temp profile.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut CD variation. Lot W2024-0066.\n\nProcess Context: Develop-04. Nozzle arm scan speed.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Scan Speed Non-linearity\n- **Mechanism**: Developer arm slowed down at mid-radius, increasing develop time locally.\n\n## Corrective Actions\n\n1. **Tune**: Arm motor profile.\n2. **Validation**: CD map.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring of residue. Lot W2024-1177.\n\nProcess Context: CMP-02. Pad groove clogged.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pad Glazing (Ring)\n- **Mechanism**: Conditioner failed to refresh the pad at a specific radius, leading to residue accumulation.\n\n## Corrective Actions\n\n1. **Condition**: Aggressive sweep.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Mid-wafer scratch ring. Lot W2024-2288.\n\nProcess Context: Transport. FOUP warped.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP Warpage\n- **Mechanism**: Warped FOUP shelf touched wafer bottom at mid-radius during robot insertion.\n\n## Corrective Actions\n\n1. **Scrap**: FOUP.\n2. **Validation**: Transfer test.\n\n**Severity**: Major\n**Yield Impact**: Backside damage.",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut blister pattern. Lot W2024-3399.\n\nProcess Context: Implanter. Disk cooling channel blocked.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cooling Blockage\n- **Mechanism**: Blocked cooling channel under the disk caused a hot ring zone, leading to resist blistering.\n\n## Corrective Actions\n\n1. **Clean**: Cooling loop.\n2. **Validation**: Flow check.\n\n**Severity**: Major\n**Yield Impact**: 100% (Reworkable)",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut haze. Lot W2024-4400.\n\nProcess Context: Deposition. Gas inlet ring dirty.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas Inlet Contamination\n- **Mechanism**: Particles shedding from a dirty gas injection ring deposited in a circular pattern.\n\n## Corrective Actions\n\n1. **Clean**: Injector ring.\n2. **Validation**: Particle check.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut thickness low. Lot W2024-5511.\n\nProcess Context: CMP. Zone 2 pressure low.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Zone Pressure Mismatch\n- **Mechanism**: Low pressure in carrier head Zone 2 reduced removal rate in the donut region.\n\n## Corrective Actions\n\n1. **Calibrate**: Head pressure.\n2. **Validation**: Uniformity.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut bridging. Lot W2024-6622.\n\nProcess Context: Litho. Lens flare.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lens Flare / Ghost\n- **Mechanism**: Internal reflection in the lens system caused a ring of background light (flare), reducing contrast and causing bridging.\n\n## Corrective Actions\n\n1. **Service**: Lens coating check.\n2. **Validation**: Contrast test.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut voiding. Lot W2024-7733.\n\nProcess Context: Plating. Anode shield misaligned.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Field Shielding Error\n- **Mechanism**: Misaligned anode shield blocked current to the mid-radius, causing voids.\n\n## Corrective Actions\n\n1. **Align**: Anode shield.\n2. **Validation**: Plating map.\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut roughness. Lot W2024-8844.\n\nProcess Context: Etch. Polymer mode transition.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma Mode Hop\n- **Mechanism**: Plasma instability caused a transition between polymerizing and etching modes in a specific radial zone.\n\n## Corrective Actions\n\n1. **Tune**: Pressure/Power.\n2. **Validation**: Surface check.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut stress lines. Lot W2024-9955.\n\nProcess Context: Anneal. Cool-down non-uniformity.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Uneven Cooling\n- **Mechanism**: Gas flow during cool-down was biased, cooling a ring area faster and inducing stress.\n\n## Corrective Actions\n\n1. **Adjust**: Cool-down gas flow.\n2. **Validation**: Stress map.\n\n**Severity**: Minor\n**Yield Impact**: Warpage.",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut dopant spike. Lot W2024-0066.\n\nProcess Context: Implant. Scan overlap.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Scan Overlap Error\n- **Mechanism**: Overlap of 2D mechanical scan pattern created a dose spike in a ring.\n\n## Corrective Actions\n\n1. **Adjust**: Scan pitch.\n2. **Validation**: Dose map.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut resist thickness high. Lot W2024-1177.\n\nProcess Context: Coater. Solvent shock.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Solvent Shock\n- **Mechanism**: Airflow disruption during spin caused a solvent concentration wave (ridge) at mid-radius.\n\n## Corrective Actions\n\n1. **Check**: Cup exhaust.\n2. **Validation**: Thickness.\n\n**Severity**: Minor\n**Yield Impact**: <1%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut contact resistance high. Lot W2024-2288.\n\nProcess Context: Pre-clean. Plasma distribution.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-clean Non-uniformity\n- **Mechanism**: Plasma density dip at mid-radius led to insufficient oxide removal.\n\n## Corrective Actions\n\n1. **Tune**: Coil power.\n2. **Validation**: Rc map.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut etch stop. Lot W2024-3399.\n\nProcess Context: Etch. Load effect.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Macro-loading Effect\n- **Mechanism**: Byproduct accumulation in the mid-radius zone slowed the etch rate to a stop.\n\n## Corrective Actions\n\n1. **Increase**: Total gas flow.\n2. **Validation**: Etch depth.\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pitting. Lot W2024-4400.\n\nProcess Context: Wet etch. Agitation failure.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor Agitation\n- **Mechanism**: Lack of agitation allowed bubbles to stick to the wafer surface in a ring pattern, causing pitting.\n\n## Corrective Actions\n\n1. **Fix**: Agitator/Recirc pump.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut adhesion loss. Lot W2024-5511.\n\nProcess Context: Glue layer. Thickness dip.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Glue Layer Insufficiency\n- **Mechanism**: TiN glue layer was too thin in the donut zone, causing W film to peel.\n\n## Corrective Actions\n\n1. **Adjust**: Deposition profile.\n2. **Validation**: Tape test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut CD large. Lot W2024-6622.\n\nProcess Context: Bake. Heater zone 2 high.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bake Plate Hot Zone\n- **Mechanism**: Zone 2 of the bake plate was too hot, increasing acid diffusion and CD size.\n\n## Corrective Actions\n\n1. **Calibrate**: Zone temp.\n2. **Validation**: CD.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut scum. Lot W2024-7733.\n\nProcess Context: Develop. Spray puddle.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Puddle Collapse\n- **Mechanism**: Developer puddle broke/collapsed at mid-radius, leading to under-development.\n\n## Corrective Actions\n\n1. **Adjust**: Dispense speed.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut oxide loss. Lot W2024-8844.\n\nProcess Context: CMP. Erosion.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Selective Erosion\n- **Mechanism**: Pattern density combined with pad flexibility caused erosion ring.\n\n## Corrective Actions\n\n1. **Change**: Harder pad.\n2. **Validation**: Profilometer.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut particles. Lot W2024-9955.\n\nProcess Context: Sorter. Aligning.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aligner Contamination\n- **Mechanism**: Dirty aligner chuck transferred particles in a ring pattern.\n\n## Corrective Actions\n\n1. **Clean**: Aligner chuck.\n2. **Validation**: Particle check.\n\n**Severity**: Major\n**Yield Impact**: 3%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut implant channeling. Lot W2024-0066.\n\nProcess Context: Implant. Tilt angle error.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tilt Angle Variation\n- **Mechanism**: Scanning system variation changed effective tilt angle at mid-wafer, allowing channeling.\n\n## Corrective Actions\n\n1. **Calibrate**: Scan mechanism.\n2. **Validation**: Rs map.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut incomplete fill. Lot W2024-1177.\n\nProcess Context: Gapfill. Flow ratio.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas Flow Ratio\n- **Mechanism**: O3/TEOS ratio non-uniformity caused voiding in donut zone.\n\n## Corrective Actions\n\n1. **Tune**: Injector flows.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut spacer width variation. Lot W2024-2288.\n\nProcess Context: Etch. Temp gradient.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck Temp Gradient\n- **Mechanism**: Radial temperature gradient on chuck altered etch selectivity.\n\n## Corrective Actions\n\n1. **Check**: Coolant flow.\n2. **Validation**: Spacer width.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut silicide missing. Lot W2024-3399.\n\nProcess Context: Pre-clean. Sputter etch.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Over-etch\n- **Mechanism**: Aggressive pre-clean removed source/drain silicon in donut zone.\n\n## Corrective Actions\n\n1. **Reduce**: Etch time.\n2. **Validation**: Cross-section.\n\n**Severity**: Critical\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut polymer. Lot W2024-4400.\n\nProcess Context: Etch. Wall deposition.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber State\n- **Mechanism**: Polymer flaking from chamber ceiling in a ring pattern.\n\n## Corrective Actions\n\n1. **Clean**: Chamber.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut overlay error. Lot W2024-5511.\n\nProcess Context: Scanner. Lens heating.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lens Heating distortion\n- **Mechanism**: High throughput heating caused dipole distortion in lens.\n\n## Corrective Actions\n\n1. **Slow**: Throughput.\n2. **Validation**: Overlay.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut hillocks. Lot W2024-6622.\n\nProcess Context: Metal Dep. Stress.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stress Relief Hillocks\n- **Mechanism**: Compressive stress peak in donut zone caused Al hillock growth.\n\n## Corrective Actions\n\n1. **Lower**: Dep temp.\n2. **Validation**: Microscope.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut via resistance high. Lot W2024-7733.\n\nProcess Context: Barrier Dep. Coverage.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor Step Coverage\n- **Mechanism**: Geometric shadowing in donut zone reduced barrier thickness at via bottom.\n\n## Corrective Actions\n\n1. **Increase**: Bias power.\n2. **Validation**: E-test.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut leakage. Lot W2024-8844.\n\nProcess Context: Gate Ox. Thickness.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thin Oxide\n- **Mechanism**: Gas flow vortex thinned gate oxide in donut ring.\n\n## Corrective Actions\n\n1. **Tune**: Injector.\n2. **Validation**: E-test.\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut standing wave. Lot W2024-9955.\n\nProcess Context: Litho. BARC.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: BARC Thickness\n- **Mechanism**: BARC thickness at destructive interference node in donut zone.\n\n## Corrective Actions\n\n1. **Adjust**: Spin speed.\n2. **Validation**: Reflectivity.\n\n**Severity**: Major\n**Yield Impact**: CD variation.",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut micro-masking. Lot W2024-0066.\n\nProcess Context: Etch. Source power.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Micro-masking\n- **Mechanism**: Local redeposition of sputtered mask material in donut zone.\n\n## Corrective Actions\n\n1. **Reduce**: Bias.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut CMP scratch. Lot W2024-1177.\n\nProcess Context: CMP. Conditioner.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Conditioner Sweep\n- **Mechanism**: Conditioner dwell time too long at mid-radius, damaging pad or releasing diamonds.\n\n## Corrective Actions\n\n1. **Profile**: Sweep arm.\n2. **Validation**: Defect check.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut color shift. Lot W2024-2288.\n\nProcess Context: Nitride Dep. NH3 flow.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stoichiometry Shift\n- **Mechanism**: N/Si ratio change in donut zone due to reactant depletion.\n\n## Corrective Actions\n\n1. **Increase**: NH3 flow.\n2. **Validation**: RI check.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut residue post-strip. Lot W2024-3399.\n\nProcess Context: Strip. Spray coverage.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spray Shadowing\n- **Mechanism**: Spray arm angle caused shadowing in donut zone.\n\n## Corrective Actions\n\n1. **Adjust**: Arm angle.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut bridging. Lot W2024-4400.\n\nProcess Context: Lift-off. Retention.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Metal Retention\n- **Mechanism**: Metal sidewall deposition in donut zone prevented lift-off.\n\n## Corrective Actions\n\n1. **Improve**: Evaporation collimation.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut film stress. Lot W2024-5511.\n\nProcess Context: CVD. Frequency mix.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: LF/HF Mismatch\n- **Mechanism**: Radial variation in plasma frequency coupling changed stress.\n\n## Corrective Actions\n\n1. **Tune**: Match network.\n2. **Validation**: Bow map.\n\n**Severity**: Minor\n**Yield Impact**: Warpage.",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut CD small. Lot W2024-6622.\n\nProcess Context: Etch. Loading.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Local Loading\n- **Mechanism**: High pattern density in donut zone depleted etchant.\n\n## Corrective Actions\n\n1. **Increase**: Flow.\n2. **Validation**: CD map.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut reflectivity. Lot W2024-7733.\n\nProcess Context: Metal CMP. Oxidizer.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Oxidizer Starvation\n- **Mechanism**: Slurry oxidizer depleted at mid-radius.\n\n## Corrective Actions\n\n1. **Increase**: Flow.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut particles. Lot W2024-8844.\n\nProcess Context: PVD. Shield flaking.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shield Flaking\n- **Mechanism**: Stress in shield deposit caused flaking in specific ring.\n\n## Corrective Actions\n\n1. **Clean**: Shields.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "donut",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear backside scratches (20mm) on wafers 1, 3, 5, 7, 9... (odd slots). Even slots clean. Lot W2024-5510.\n\nProcess Context: FOUP-9921 used. Sorter-01.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP Slot Damage (Side A)\n- **Correlation Reasoning**: The 'odd slot only' pattern maps perfectly to one side of the FOUP's support teeth. If it were the robot, all wafers (or random ones) would be affected.\n- **Mechanism**: Burrs on Side A slots scratching wafer backside.\n\n## Corrective Actions\n\n1. **Quarantine**: Remove FOUP-9921 from service.\n2. **Inspect**: Check odd slots for damage.\n3. **Validation**: Run test lot with good FOUP.\n\n## Prevention Measures\n- **AOI**: Implement automated FOUP inspection.\n\n**Severity**: Major\n**Yield Impact**: 50%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Arc scratches on top surface of ALL 25 wafers. Same pattern seen on previous lot (different FOUP).\n\nProcess Context: Tool: ROBOT-BROOKS-05.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot End-Effector Particle\n- **Correlation Reasoning**: \n  1. 100% wafers affected = common handler.\n  2. Cross-FOUP persistence = Tool (Robot) issue, not FOUP.\n- **Mechanism**: Particle on robot blade scratching every wafer.\n\n## Corrective Actions\n\n1. **Clean**: Wipe/replace robot blade (P/N 412-1105).\n2. **Validation**: Mechanical scratch test.\n\n## Prevention Measures\n- **PM**: Increase blade cleaning frequency.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random multi-directional scratches on 5 wafers. Lot W2024-0042.\n\nProcess Context: Tool: CMP-EBRA-02. Pad conditioner old.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP Pad Glazing / Agglomerates\n- **Correlation Reasoning**: Random distribution + multi-directional marks points to CMP process, not handling.\n- **Mechanism**: Dried slurry or glazed pad surface.\n\n## Corrective Actions\n\n1. **Change**: Replace Pad and Disk.\n2. **Flush**: Clean slurry lines.\n3. **Validation**: Pilot wafer.\n\n## Prevention Measures\n- **Filter**: Upgrade slurry filter.\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch at notch area on wafers 1-10. Stopped after tool reset.\n\nProcess Context: Tool: ALIGNER-03. Vacuum error logged.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aligner Pin Contact\n- **Correlation Reasoning**: Defect at notch (aligner contact point) + stopped after reset = Aligner misalignment.\n- **Mechanism**: Pins dragging on wafer during rotation.\n\n## Corrective Actions\n\n1. **Calibrate**: Auto-cal ALIGNER-03.\n2. **Validation**: Cycle dummy wafers.\n\n## Prevention Measures\n- **Logic**: Abort on vacuum slip.\n\n**Severity**: Minor\n**Yield Impact**: 40%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge scratches on Slot 25 only, across 3 lots.\n\nProcess Context: Tool: FURNACE-TEL-01.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot Z-Height (Top Slot)\n- **Correlation Reasoning**: Specific to Slot 25 (top) across multiple FOUPs = Robot transfer height issue at that specific coordinate.\n- **Mechanism**: Wafer scraping boat ceiling/slot.\n\n## Corrective Actions\n\n1. **Teach**: Re-teach robot Z-positions.\n2. **Validation**: Transfer test.\n\n## Prevention Measures\n- **PM**: Check top slot clearance.\n\n**Severity**: Major\n**Yield Impact**: 4%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on wafers 2, 4, 6, 8, 10. Lot W2024-8822.\n\nProcess Context: FOUP-1122. Sorter-02.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP Slot Damage (Side B / Even)\n- **Correlation Reasoning**: Even-numbered slots only. Indicates damage to the 'Side B' comb of the FOUP.\n- **Mechanism**: Distorted slot pitch on right side.\n\n## Corrective Actions\n\n1. **Scrap**: Discard FOUP-1122.\n2. **Validation**: Run known good FOUP.\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Single long scratch on wafer 13 only. Lot W2024-3311.\n\nProcess Context: Manual Inspection Station.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Manual Handling / Tweezer Mark\n- **Correlation Reasoning**: Isolated to single wafer, non-repeating. Characteristic of manual handling error.\n- **Mechanism**: Operator tweezer slip.\n\n## Corrective Actions\n\n1. **Alert**: Notify operator.\n2. **Validation**: None (random).\n\n**Severity**: Major\n**Yield Impact**: 1 wafer",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Circular scratches on all wafers. Lot W2024-9901.\n\nProcess Context: CMP-05. Membrane leak.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining Ring Contact\n- **Correlation Reasoning**: Circular pattern + all wafers = Rotating mechanical part contacting wafer surface.\n- **Mechanism**: Worn retaining ring touching polished surface.\n\n## Corrective Actions\n\n1. **Replace**: Retaining ring.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Backside scratch, center. Wafers 1-25. Lot W2024-5544.\n\nProcess Context: CVD-01. Heater lift pin.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Burred Lift Pin\n- **Correlation Reasoning**: Center backside location on all wafers corresponds to lift pin contact point.\n- **Mechanism**: Ceramic burr on pin tip.\n\n## Corrective Actions\n\n1. **Replace**: Lift pins.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: 0% (Backside)",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Parallel scratches. Wafers 1-5. Lot W2024-7788.\n\nProcess Context: Wet-Bench-01. Robot hand-off.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette Misalignment\n- **Correlation Reasoning**: Wafers 1-5 (bottom of batch) affected suggests cassette tilt or robot alignment issue at bottom slots.\n- **Mechanism**: Wafers dragging on cassette divider.\n\n## Corrective Actions\n\n1. **Teach**: Robot station alignment.\n2. **Validation**: Transfer test.\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Deep gouge at 12 o'clock. Wafers 1, 6, 11, 16, 21. Lot W2024-2255.\n\nProcess Context: Wet-Clean. 5-wafer batch transfer.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transfer Arm Grip\n- **Correlation Reasoning**: Periodicity of 5 (1, 6, 11...) matches the 5-wafer batch size of the wet bench transfer arm.\n- **Mechanism**: Gripper over-travel crushing edge.\n\n## Corrective Actions\n\n1. **Calibrate**: Gripper force/position.\n2. **Validation**: Dummy run.\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on bottom 3 wafers of every lot. Lot W2024-0011, 0012.\n\nProcess Context: Furnace-02. Boat slot 1-3.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Boat Distortion / Sag\n- **Correlation Reasoning**: Fixed location (bottom slots) across lots implies hardware fixture issue.\n- **Mechanism**: Quartz boat sagging at bottom, reducing clearance.\n\n## Corrective Actions\n\n1. **Replace**: Quartz boat.\n2. **Validation**: Clearance check.\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Chatter marks (vibration scratch). Lot W2024-4466.\n\nProcess Context: CMP-03. Head vibration.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Head Vibration\n- **Correlation Reasoning**: Chatter pattern is distinct to harmonic vibration.\n- **Mechanism**: Worn bearings in carrier head.\n\n## Corrective Actions\n\n1. **Rebuild**: Carrier head.\n2. **Validation**: Vibration analysis.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer 25 scratch. Lot W2024-6644.\n\nProcess Context: Loadlock. Map error.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-slotting\n- **Correlation Reasoning**: Single wafer event associated with mapping error.\n- **Mechanism**: Robot attempted to put wafer in occupied slot.\n\n## Corrective Actions\n\n1. **Calibrate**: Mapper.\n2. **Validation**: Map test.\n\n**Severity**: Critical\n**Yield Impact**: Wafer breakage risk.",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on front side, near edge. Lot W2024-8800.\n\nProcess Context: Stepper-04. Bernoulli wand.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wand Contact\n- **Correlation Reasoning**: Location matches wand pickup zone.\n- **Mechanism**: Low pressure in Bernoulli wand caused wafer to touch metal surface.\n\n## Corrective Actions\n\n1. **Adjust**: N2 flow/pressure.\n2. **Validation**: Pickup test.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Radial scratches. Lot W2024-1133.\n\nProcess Context: Spin-Scrubber. Brush rpm high.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Brush Loading\n- **Correlation Reasoning**: Radial pattern matches brush rotation.\n- **Mechanism**: Particle trapped in PVA brush bristles.\n\n## Corrective Actions\n\n1. **Replace**: Brush.\n2. **Validation**: Particle check.\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on wafers 1-13. Lot W2024-9977.\n\nProcess Context: Split lot processing. Tool A used for 1-13.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool A Handler\n- **Correlation Reasoning**: Defect correlates perfectly with the split processing group (Tool A).\n- **Mechanism**: Tool A robot issue.\n\n## Corrective Actions\n\n1. **Down**: Tool A.\n2. **Validation**: Test wafer.\n\n**Severity**: Major\n**Yield Impact**: 50%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Backside particles/scratches. Lot W2024-3355.\n\nProcess Context: PVD-02. Chuck clean skipped.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dirty Chuck\n- **Correlation Reasoning**: Backside defects imply chuck contamination.\n- **Mechanism**: Metal deposits on ESC surface scratching backside.\n\n## Corrective Actions\n\n1. **Clean**: Paste clean ESC.\n2. **Validation**: Backside inspection.\n\n**Severity**: Minor\n**Yield Impact**: 0% (unless defocus)",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on Slot 1 only (repeated). Lot W2024-5522.\n\nProcess Context: Sorter-01. Cassette mapping sensor.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Mapping Sensor Interference\n- **Correlation Reasoning**: Slot 1 (bottom) is where mapping often starts/calibrates.\n- **Mechanism**: Robot wrist grazing wafer in Slot 1 during map.\n\n## Corrective Actions\n\n1. **Teach**: Mapping offset.\n2. **Validation**: Cycle test.\n\n**Severity**: Minor\n**Yield Impact**: 4%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches after transport. Lot W2024-7799.\n\nProcess Context: OHT (Overhead Transport). Vehicle 22.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: OHT Vibration\n- **Correlation Reasoning**: Linked to transport by Vehicle 22.\n- **Mechanism**: Rough bearing in OHT vehicle causing wafers to rattle in FOUP.\n\n## Corrective Actions\n\n1. **Service**: Vehicle 22.\n2. **Validation**: Vibration log.\n\n**Severity**: Major\n**Yield Impact**: <1%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on bevel. Lot W2024-0044.\n\nProcess Context: Centrifuge-01. Rotor balance.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Rotor Imbalance\n- **Correlation Reasoning**: Bevel marks consistent with lateral movement during spin.\n- **Mechanism**: Imbalanced rotor caused wafers to shift against cassette walls.\n\n## Corrective Actions\n\n1. **Balance**: Rotor.\n2. **Validation**: Spin test.\n\n**Severity**: Minor\n**Yield Impact**: Edge exclusion.",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Grid pattern scratches. Lot W2024-2266.\n\nProcess Context: Measurement-SEM. Stage grid.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Vacuum Chuck Grid\n- **Correlation Reasoning**: Pattern matches the vacuum chuck grooves.\n- **Mechanism**: High vacuum or debris transferred grid pattern to wafer backside.\n\n## Corrective Actions\n\n1. **Clean**: Chuck.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on odd slots 1,3...13. Lot W2024-4488.\n\nProcess Context: Half-lot processing. FOUP-A.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP A Side Damage\n- **Correlation Reasoning**: Odd slots = Left side of FOUP. Stops at 13 (half lot).\n- **Mechanism**: Warped shelves on left side of FOUP.\n\n## Corrective Actions\n\n1. **Scrap**: FOUP.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 25%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches near flat. Lot W2024-6622.\n\nProcess Context: Aligner. Pre-alignment.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aligner Slippage\n- **Correlation Reasoning**: Location (flat) is alignment datum.\n- **Mechanism**: Wafer slipped on vacuum chuck during rotation.\n\n## Corrective Actions\n\n1. **Check**: Vacuum level.\n2. **Validation**: Alignment test.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Comets/Scratches. Lot W2024-8844.\n\nProcess Context: Coater. Dispense nozzle touch.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dispense Nozzle Height\n- **Correlation Reasoning**: Comet tail starts at dispense point.\n- **Mechanism**: Nozzle tip touched wafer or fluid stream hit too hard.\n\n## Corrective Actions\n\n1. **Adjust**: Z-height.\n2. **Validation**: Gap check.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on top wafer. Lot W2024-1199.\n\nProcess Context: Storage. Box cover.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Box Cover Contact\n- **Correlation Reasoning**: Only top wafer affected.\n- **Mechanism**: Operator placed lid on storage box without spacer, touching top wafer.\n\n## Corrective Actions\n\n1. **Train**: Procedure.\n2. **Validation**: None.\n\n**Severity**: Critical\n**Yield Impact**: 1 wafer",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches at 3 points (120 deg). Lot W2024-3377.\n\nProcess Context: Lifter-01. 3-pin lifter.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lifter Pin Sync\n- **Correlation Reasoning**: 3-point symmetry matches lifter mechanism.\n- **Mechanism**: One pin moving faster/higher, causing slide.\n\n## Corrective Actions\n\n1. **Calibrate**: Pin height.\n2. **Validation**: Level check.\n\n**Severity**: Minor\n**Yield Impact**: Backside damage.",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Arc scratch, R=100mm. Lot W2024-5599.\n\nProcess Context: Robot-03. Theta axis.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot Reach/Swing\n- **Correlation Reasoning**: Arc shape matches robot swing radius.\n- **Mechanism**: Wafer scraped chamber slit valve during entry.\n\n## Corrective Actions\n\n1. **Teach**: Station position.\n2. **Validation**: Transfer check.\n\n**Severity**: Major\n**Yield Impact**: 1 wafer",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of scratches. Lot W2024-7733.\n\nProcess Context: Inspection. Microscope stage.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage Crash\n- **Correlation Reasoning**: Localized severe damage.\n- **Mechanism**: Objective lens hit wafer during Z-focus.\n\n## Corrective Actions\n\n1. **Calibrate**: Z-stop.\n2. **Validation**: Focus check.\n\n**Severity**: Critical\n**Yield Impact**: 1 wafer",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge clamp marks. Lot W2024-9955.\n\nProcess Context: Etch-04. Mechanical clamp.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp Pressure\n- **Correlation Reasoning**: Marks align with clamp fingers.\n- **Mechanism**: Excessive clamping force indented the wafer.\n\n## Corrective Actions\n\n1. **Adjust**: Spring tension.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: Edge exclusion.",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot ID mark. Lot W2024-0066.\n\nProcess Context: Reader-01. Laser scribe.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reader Head Contact\n- **Correlation Reasoning**: Location is exactly at ID mark.\n- **Mechanism**: OCR reader head too close.\n\n## Corrective Actions\n\n1. **Adjust**: Head distance.\n2. **Validation**: Read test.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches after wet clean. Lot W2024-2288.\n\nProcess Context: Marangoni dryer. Lifter.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lifter Jerk\n- **Correlation Reasoning**: Vertical scratches.\n- **Mechanism**: Lifter motion jerky during slow-pull, scratching wafers against guides.\n\n## Corrective Actions\n\n1. **Lube**: Lifter screw.\n2. **Validation**: Motion smoothness.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on Wafers 1-25. Lot W2024-4411.\n\nProcess Context: Buffer Station. Slot pitch wrong.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slot Pitch Mismatch\n- **Correlation Reasoning**: All wafers affected.\n- **Mechanism**: Buffer station pitch (10mm) mismatched with robot pitch (12mm), causing scraping.\n\n## Corrective Actions\n\n1. **Config**: Set correct pitch.\n2. **Validation**: Transfer.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on wafer center backside. Lot W2024-6633.\n\nProcess Context: Litho Chuck. Burl damage.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck Burl Damage\n- **Correlation Reasoning**: Repeated backside pattern.\n- **Mechanism**: Damaged 'burl' (support pin) on chuck scratching backside.\n\n## Corrective Actions\n\n1. **Replace**: Chuck.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: Focus hot spots.",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on Wafers 24, 25. Lot W2024-8866.\n\nProcess Context: Furnace. Boat cap.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Boat Cap Clearance\n- **Correlation Reasoning**: Only top wafers affected.\n- **Mechanism**: Thermal insulation cap touching top wafers during ramp.\n\n## Corrective Actions\n\n1. **Adjust**: Cap position.\n2. **Validation**: Clearance check.\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches random. Lot W2024-1188.\n\nProcess Context: Manual handling. Glove texture.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Improper Glove\n- **Correlation Reasoning**: Random handling marks.\n- **Mechanism**: Operator used textured grip gloves instead of smooth nitrile.\n\n## Corrective Actions\n\n1. **Enforce**: PPE policy.\n2. **Validation**: Audit.\n\n**Severity**: Major\n**Yield Impact**: Varies.",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches horizontal. Lot W2024-3300.\n\nProcess Context: Slide transfer. Guide rail.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Guide Rail Burr\n- **Correlation Reasoning**: Straight horizontal lines.\n- **Mechanism**: Burr on PTFE guide rail.\n\n## Corrective Actions\n\n1. **Sand/Replace**: Rail.\n2. **Validation**: Touch check.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches during alignment. Lot W2024-5533.\n\nProcess Context: Pre-aligner. Edge sensor.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sensor Contact\n- **Correlation Reasoning**: Edge scratch.\n- **Mechanism**: Optical sensor bracket loose, touching wafer edge.\n\n## Corrective Actions\n\n1. **Secure**: Bracket.\n2. **Validation**: Clearance.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on Wafers 1, 13, 25. Lot W2024-7755.\n\nProcess Context: Monitor slots. Monitor rack.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Rack Damage\n- **Correlation Reasoning**: Only monitor wafer slots affected.\n- **Mechanism**: Metal storage rack for monitors has sharp edges.\n\n## Corrective Actions\n\n1. **Replace**: Rack.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: Monitor loss.",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches chaotic. Lot W2024-9922.\n\nProcess Context: Robot collision.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot Collision\n- **Correlation Reasoning**: Severe damage, tool alarm.\n- **Mechanism**: Robot arm hit chamber wall while holding wafer.\n\n## Corrective Actions\n\n1. **Retrain**: Robot.\n2. **Validation**: Position check.\n\n**Severity**: Critical\n**Yield Impact**: 100% (Wafer break)",
    "defect_type": "scratch",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Dense cluster of particles at coordinates (X: -40, Y: 120). Lot W2024-9981.\n\nProcess Context: Tool: PVD-AMAT-04. Shutter mechanism cycles: 98,000 (Limit 100k).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shutter Mechanism Particle Generation\n- **Mechanism**: The PVD source shutter is nearing end-of-life. Mechanical wear at the pivot point is generating particles that fall onto the wafer in a specific location relative to the shutter arm.\n- **Evidence**: Cluster location matches shutter arm geometry.\n\n## Corrective Actions\n\n1. **PM**: Perform early PM to replace shutter assembly.\n2. **Clean**: Wet clean chamber.\n3. **Validation**: Particle monitor.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Large 'splash' mark or stain at wafer notch. Lot W2024-1111.\n\nProcess Context: Tool: CLEAN-DNS-01. Spin dryer nozzle 3 showed dripping after process stop.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-Process Nozzle Drip\n- **Mechanism**: A leaking check valve in the DI water nozzle allows droplets to fall on the wafer after the spin cycle finishes, causing a water mark/stain.\n\n## Corrective Actions\n\n1. **Replace**: Change suck-back valve/check valve on Nozzle 3.\n2. **Validation**: Dry cycle test with blotter paper.\n\n**Severity**: Major\n**Yield Impact**: 100% (localized but killer)",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized scratch X=10, Y=10. Lot W2024-2222.\n\nProcess Context: Handler. Vacuum wand.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Vacuum Wand Contact\n- **Mechanism**: Operator touched surface with wand tip during manual transfer.\n\n## Corrective Actions\n\n1. **Train**: Handling.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 1 wafer",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at clamp site. Lot W2024-3333.\n\nProcess Context: Etch. Mechanical clamp.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp Wear\n- **Mechanism**: Clamp fingers worn, shedding particles at contact points.\n\n## Corrective Actions\n\n1. **Replace**: Clamp ring.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Spot defect. Lot W2024-4444.\n\nProcess Context: Litho. Reticle particle.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle Particle\n- **Mechanism**: Particle on the reticle (mask) printed on every die in the same location.\n\n## Corrective Actions\n\n1. **Clean**: Reticle.\n2. **Validation**: Print check.\n\n**Severity**: Critical\n**Yield Impact**: 100% (Repeater)",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized blistering. Lot W2024-5555.\n\nProcess Context: Implant. Beam glitch.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam Spot Heating\n- **Mechanism**: Ion beam paused or spiked at one location, causing resist blistering.\n\n## Corrective Actions\n\n1. **Tune**: Scan system.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Liquid drop mark. Lot W2024-6666.\n\nProcess Context: Track. Exhaust drip.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Exhaust Condensation\n- **Mechanism**: Solvent vapor condensed in exhaust duct and dripped onto wafer.\n\n## Corrective Actions\n\n1. **Heat**: Exhaust line.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized peeling. Lot W2024-7777.\n\nProcess Context: PVD. Contamination.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fingerprint/Oil\n- **Mechanism**: Organic residue (fingerprint) prevented adhesion in one spot.\n\n## Corrective Actions\n\n1. **Train**: Glove protocol.\n2. **Validation**: None.\n\n**Severity**: Critical\n**Yield Impact**: 1 wafer",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of pits. Lot W2024-8888.\n\nProcess Context: Wet etch. Bubble mask.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Trapped Bubbles\n- **Mechanism**: Hydrogen bubbles from reaction trapped in a cluster, blocking etch.\n\n## Corrective Actions\n\n1. **Agitate**: Increase.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized bridging. Lot W2024-9999.\n\nProcess Context: CMP. Slurry agglomerate.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry Agglomerate scratch\n- **Mechanism**: Large slurry particle caused scratch and subsequent shorting.\n\n## Corrective Actions\n\n1. **Filter**: Change.\n2. **Validation**: Defect map.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized color shift. Lot W2024-0011.\n\nProcess Context: CVD. Gas jet.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas Jet Impingement\n- **Mechanism**: High velocity gas jet hit wafer at one spot, cooling it or changing composition.\n\n## Corrective Actions\n\n1. **Diffuser**: Install/Check.\n2. **Validation**: Thickness.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Arc defect R=50. Lot W2024-1122.\n\nProcess Context: Robot. Wrist seal.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seal Particles\n- **Mechanism**: Worn robot wrist seal dropping particles in arc path.\n\n## Corrective Actions\n\n1. **Replace**: Seal.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized void. Lot W2024-2233.\n\nProcess Context: Gapfill. Dust.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dust Nucleation\n- **Mechanism**: Dust particle caused void nucleation in flowable oxide.\n\n## Corrective Actions\n\n1. **Clean**: Chamber.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized recrystallization. Lot W2024-3344.\n\nProcess Context: Anneal. Hot spot.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Filament Hot Spot\n- **Mechanism**: Heater filament sagged closer to wafer at one point, creating hot spot.\n\n## Corrective Actions\n\n1. **Replace**: Heater.\n2. **Validation**: Temp map.\n\n**Severity**: Critical\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized dishing. Lot W2024-4455.\n\nProcess Context: CMP. Pad defect.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pad Defect\n- **Mechanism**: Hole or defect in CMP pad caused localized over-polish.\n\n## Corrective Actions\n\n1. **Change**: Pad.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized pattern distortion. Lot W2024-5566.\n\nProcess Context: Litho. Backside burr.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backside Particle/Burr\n- **Mechanism**: Wafer deformed over a backside particle, distorting pattern on front.\n\n## Corrective Actions\n\n1. **Clean**: Chuck.\n2. **Validation**: Flatness.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized etching. Lot W2024-6677.\n\nProcess Context: Wet. Droplet.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical Splatter\n- **Mechanism**: Etchant splashed onto wafer before process started.\n\n## Corrective Actions\n\n1. **Check**: Splash guard.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized missing pattern. Lot W2024-7788.\n\nProcess Context: Litho. Resist flake.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist Flake\n- **Mechanism**: Flake of resist landed on wafer, blocking exposure.\n\n## Corrective Actions\n\n1. **Clean**: Coater bowl.\n2. **Validation**: Defect.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized arcing. Lot W2024-8899.\n\nProcess Context: Etch. Charge build-up.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Antenna Effect\n- **Mechanism**: Local structure collected charge and arced.\n\n## Corrective Actions\n\n1. **Recipe**: Pulsed plasma.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized stress cracks. Lot W2024-9900.\n\nProcess Context: Probe. Overdrive.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe Pressure\n- **Mechanism**: Probe card pin hit too hard in one area, cracking passivation.\n\n## Corrective Actions\n\n1. **Calibrate**: Overdrive.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized hillocks. Lot W2024-0011.\n\nProcess Context: Anneal. Laser spike.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Laser Power Spike\n- **Mechanism**: Laser anneal power spiked at one coordinate.\n\n## Corrective Actions\n\n1. **Check**: Laser stable.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized short. Lot W2024-1122.\n\nProcess Context: CMP. Copper smear.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Copper Smearing\n- **Mechanism**: Debris smeared copper between lines in one spot.\n\n## Corrective Actions\n\n1. **Clean**: Post-CMP.\n2. **Validation**: E-test.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized open. Lot W2024-2233.\n\nProcess Context: Etch. Particle mask.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Micro-masking (Particle)\n- **Mechanism**: Particle blocked etch, leaving open circuit.\n\n## Corrective Actions\n\n1. **Clean**: Pre-etch.\n2. **Validation**: Defect.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized thickness variation. Lot W2024-3344.\n\nProcess Context: CMP. Head bubble.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bladder Bubble\n- **Mechanism**: Air bubble in carrier head bladder caused non-uniform pressure spot.\n\n## Corrective Actions\n\n1. **Purge**: Bladder.\n2. **Validation**: Uniformity.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized delamination. Lot W2024-4455.\n\nProcess Context: Clean. Water spot.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Water Spot\n- **Mechanism**: Dried water spot prevented adhesion of next layer.\n\n## Corrective Actions\n\n1. **Dry**: Improve drying.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized doping error. Lot W2024-5566.\n\nProcess Context: Implant. Particle shadow.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle Shadowing\n- **Mechanism**: Large particle shadowed the implant beam, leaving area undoped.\n\n## Corrective Actions\n\n1. **Clean**: Pre-implant.\n2. **Validation**: Rs map.\n\n**Severity**: Major\n**Yield Impact**: 1 die",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized CD error. Lot W2024-6677.\n\nProcess Context: Litho. Flare.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Local Flare\n- **Mechanism**: Reflection from underlying topography caused local CD change.\n\n## Corrective Actions\n\n1. **ARC**: Improve BARC.\n2. **Validation**: CD.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized erosion. Lot W2024-7788.\n\nProcess Context: Wet Clean. Flow pattern.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Flow Eddy\n- **Mechanism**: High velocity eddy in tank eroded feature at specific location.\n\n## Corrective Actions\n\n1. **Flow**: Adjust rate.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized discoloration. Lot W2024-8899.\n\nProcess Context: Ash. Water leak.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cooling Leak\n- **Mechanism**: Small water leak in chamber caused local oxidation/color change.\n\n## Corrective Actions\n\n1. **Leak Check**: Chamber.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized roughness. Lot W2024-9900.\n\nProcess Context: Epi. Slip line.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slip Dislocation\n- **Mechanism**: Thermal stress caused crystal slip and surface roughness.\n\n## Corrective Actions\n\n1. **Ramp**: Slow down.\n2. **Validation**: X-ray.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of scratches/chips at wafer flat/notch area (Edge). Lot W2024-4411.\n\nProcess Context: Tool: LITH-NIKON-08. Pre-aligner speed set to 'Fast'.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-aligner Handling Impact\n- **Mechanism**: High speed alignment causes the wafer to hit the alignment pins with excessive force, chipping the edge at the notch.\n\n## Corrective Actions\n\n1. **Adjust**: Reduce pre-aligner speed to 'Normal' or 'Slow'.\n2. **Validation**: Inspect notch of dummy wafers.\n\n**Severity**: Minor\n**Yield Impact**: <1% (Edge exclusion zone)",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Crescent-shaped unetched area at wafer edge (3 o'clock). Lot W2024-2202.\n\nProcess Context: Tool: ETCH-LAM-01. Wafer placement sensor jittery.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer Slide / Off-Center Placement\n- **Mechanism**: The wafer was not placed perfectly centered on the chuck. The clamp ring covered the 3 o'clock edge significantly more than intended, masking the etch.\n- **Evidence**: Sensor jitter indicates transfer instability.\n\n## Corrective Actions\n\n1. **Calibrate**: Robot hand-off position to ETCH-LAM-01.\n2. **Clean**: Clean electrostatic chuck surface (stickiness can cause sliding).\n3. **Validation**: Wafer placement repeatability test.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge notch chip. Lot W2024-5511.\n\nProcess Context: Robot. Gripper.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gripper Misalignment\n- **Mechanism**: Robot gripper closed on the notch edge, chipping it.\n\n## Corrective Actions\n\n1. **Teach**: Gripper.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge flat scratch. Lot W2024-6622.\n\nProcess Context: Aligner. Pin wear.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aligner Pin Burr\n- **Mechanism**: Burred alignment pin scratched the flat during rotation.\n\n## Corrective Actions\n\n1. **Replace**: Pins.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc peeling. Lot W2024-7733.\n\nProcess Context: CVD. Clamp.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp Shadowing/Stress\n- **Mechanism**: Mechanical clamp caused local stress and peeling at contact point.\n\n## Corrective Actions\n\n1. **Adjust**: Clamp force.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc particle. Lot W2024-8844.\n\nProcess Context: Transport. SMIF pod.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pod Door Scraping\n- **Mechanism**: SMIF pod door scraped frame during open/close, dropping particles on wafer edge near door.\n\n## Corrective Actions\n\n1. **Align**: Pod opener.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc resist bead. Lot W2024-9955.\n\nProcess Context: Coater. EBR drip.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR Drip\n- **Mechanism**: Solvent dripped from EBR nozzle onto one spot on the edge.\n\n## Corrective Actions\n\n1. **Fix**: Suck-back.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc burn. Lot W2024-0066.\n\nProcess Context: Etch. Ground pin.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ground Pin Arcing\n- **Mechanism**: Poor contact on one ground pin caused arcing at that edge location.\n\n## Corrective Actions\n\n1. **Clean**: Pins.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc crack. Lot W2024-1177.\n\nProcess Context: Anneal. Boat slot.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal Stress Crack\n- **Mechanism**: Chip in quartz boat slot caused stress concentration and crack initiation at wafer edge.\n\n## Corrective Actions\n\n1. **Replace**: Boat.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc bridging. Lot W2024-2288.\n\nProcess Context: Litho. Edge exclusion.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge Bead Variation\n- **Mechanism**: Local swelling of edge bead caused focus error and bridging at one edge spot.\n\n## Corrective Actions\n\n1. **Tune**: EBR.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc corrosion. Lot W2024-3399.\n\nProcess Context: Wet. Hanger.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hanger Mark\n- **Mechanism**: Chemical trapped in carrier hanger caused corrosion at contact point.\n\n## Corrective Actions\n\n1. **Clean**: Hangers.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc pit. Lot W2024-4400.\n\nProcess Context: PVD. Clip.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clip Shadowing\n- **Mechanism**: Wafer holding clip shadowed deposition, leaving a pit/void.\n\n## Corrective Actions\n\n1. **Check**: Clip alignment.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc scratch. Lot W2024-5511.\n\nProcess Context: Inspect. Tweezer.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tweezer Scratch\n- **Mechanism**: Manual handling scratch at wafer edge.\n\n## Corrective Actions\n\n1. **Train**: Handling.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 1 wafer",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc stain. Lot W2024-6622.\n\nProcess Context: Dry. Finger.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Glove Mark\n- **Mechanism**: Operator touched edge with glove.\n\n## Corrective Actions\n\n1. **Train**: Handling.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc hillock. Lot W2024-7733.\n\nProcess Context: Sputter. Clamp hot spot.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp Heating\n- **Mechanism**: Poor thermal contact at clamp caused local overheating and hillocks.\n\n## Corrective Actions\n\n1. **Clean**: Clamp.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc divot. Lot W2024-8844.\n\nProcess Context: CMP. Carrier.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Carrier Chip\n- **Mechanism**: Chipped ceramic on carrier ring damaged wafer edge.\n\n## Corrective Actions\n\n1. **Replace**: Ring.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc residue. Lot W2024-9955.\n\nProcess Context: Strip. Flow.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Flow Stagnation\n- **Mechanism**: Flow eddy at cassette contact point prevented stripping.\n\n## Corrective Actions\n\n1. **Agitate**: Increase.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc under-etch. Lot W2024-0066.\n\nProcess Context: Wet etch. Bubble.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bubble Trap\n- **Mechanism**: Large bubble trapped at edge cassette guide.\n\n## Corrective Actions\n\n1. **Agitate**: Improve.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc short. Lot W2024-1177.\n\nProcess Context: Copper CMP. Edge peel.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge Delamination\n- **Mechanism**: Copper peeled at edge due to stress, shorting lines.\n\n## Corrective Actions\n\n1. **Anneal**: Optimize.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 10%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc pattern shift. Lot W2024-2288.\n\nProcess Context: Stepper. Edge sensor.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sensor Glitch\n- **Mechanism**: Edge detection sensor noise caused alignment shift for edge die.\n\n## Corrective Actions\n\n1. **Replace**: Sensor.\n2. **Validation**: Overlay.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc particle cluster. Lot W2024-3399.\n\nProcess Context: Loadlock. Valve.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gate Valve Rub\n- **Mechanism**: Gate valve o-ring rubbing generated particles near door.\n\n## Corrective Actions\n\n1. **Lube/Replace**: O-ring.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc contamination. Lot W2024-4400.\n\nProcess Context: End effector. Pad.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dirty End Effector\n- **Mechanism**: Contaminated robot pad transferred material to wafer edge.\n\n## Corrective Actions\n\n1. **Clean**: Pads.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc blistering. Lot W2024-5511.\n\nProcess Context: Anneal. Clamp.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp Heat Sink\n- **Mechanism**: Clamp cooled wafer edge locally, preventing proper cure/outgassing.\n\n## Corrective Actions\n\n1. **Profile**: Temp.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc void. Lot W2024-6622.\n\nProcess Context: Mold. Vent.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blocked Vent\n- **Mechanism**: Air trapped at edge due to blocked mold vent.\n\n## Corrective Actions\n\n1. **Clean**: Mold.\n2. **Validation**: X-ray.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc dishing. Lot W2024-7733.\n\nProcess Context: CMP. Ring wear.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Local Ring Wear\n- **Mechanism**: Notch in retaining ring caused flow change and dishing.\n\n## Corrective Actions\n\n1. **Replace**: Ring.\n2. **Validation**: Profile.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc metal stringer. Lot W2024-8844.\n\nProcess Context: Etch. Shadow.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp Shadow\n- **Mechanism**: Clamp shadowed etch, leaving metal stringer.\n\n## Corrective Actions\n\n1. **Align**: Clamp.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc via open. Lot W2024-9955.\n\nProcess Context: Litho. Bubble.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Immersion Bubble\n- **Mechanism**: Air bubble in immersion water at edge blocked exposure.\n\n## Corrective Actions\n\n1. **Degas**: Water.\n2. **Validation**: Defect.\n\n**Severity**: Critical\n**Yield Impact**: 1 die",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc poly residue. Lot W2024-0066.\n\nProcess Context: Etch. Focus ring.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chipped Focus Ring\n- **Mechanism**: Chip in focus ring altered plasma sheath locally.\n\n## Corrective Actions\n\n1. **Replace**: Ring.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc scratch cluster. Lot W2024-1177.\n\nProcess Context: Cassette. Warped slot.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Warped Slot\n- **Mechanism**: Heat warped one cassette slot, scraping wafer edge.\n\n## Corrective Actions\n\n1. **Scrap**: Cassette.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 1 wafer",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge loc implant damage. Lot W2024-2288.\n\nProcess Context: Implant. Charging.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Local Charging\n- **Mechanism**: Poor grounding at clamp caused local discharge damage.\n\n## Corrective Actions\n\n1. **Check**: Ground.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 2%",
    "defect_type": "edge_loc",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Thousands of small particles distributed randomly across entire wafer. Lot W2024-5591. Yield 0%.\n\nProcess Context: Tool: CVD-AMAT-02. Last PM: 5,000 RF-hours ago (Overdue). Chamber clean skipped.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber Wall Flaking (Dirty Chamber)\n- **Mechanism**: The chamber has accumulated excessive deposition film on the walls (overdue PM). Stress in this film caused it to crack and flake off, showering the wafer with particles.\n\n## Corrective Actions\n\n1. **Tool Down**: Immediate PM.\n2. **Clean**: Wet clean all chamber shields.\n3. **Validation**: Particle monitor (<10 adders).\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random embedded particles in film. Lot W2024-3311.\n\nProcess Context: Tool: PVD-AMAT-05. Gas line filter delta-P is high.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas Line Filter Breakthrough\n- **Mechanism**: The high pressure drop (delta-P) across the incoming gas filter suggests it is clogged. A pressure surge likely forced particles through the filter media.\n\n## Corrective Actions\n\n1. **Replace**: Change Point-of-Use (POU) gas filter.\n2. **Validation**: Gas particle count test.\n\n**Severity**: Major\n**Yield Impact**: 25%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random water spots. Lot W2024-4422.\n\nProcess Context: Dryer. IPA flow low.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete Drying\n- **Mechanism**: Low IPA flow in Marangoni dryer left water droplets randomly on surface.\n\n## Corrective Actions\n\n1. **Refill**: IPA.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random resist specks. Lot W2024-5533.\n\nProcess Context: Coater. Splash back.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cup Splash Back\n- **Mechanism**: High spin speed caused resist mist to bounce off cup walls back onto wafer.\n\n## Corrective Actions\n\n1. **Clean**: Cup.\n2. **Validation**: Defect.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random bridging. Lot W2024-6644.\n\nProcess Context: Etch. Polymer.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Polymer Micromasking\n- **Mechanism**: Random polymer fall-on during etch caused micromasking and bridging.\n\n## Corrective Actions\n\n1. **Clean**: Chamber.\n2. **Validation**: Defect.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random voids. Lot W2024-7755.\n\nProcess Context: Gapfill. Nucleation.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Heterogeneous Nucleation\n- **Mechanism**: Surface contamination caused random nucleation issues for gapfill.\n\n## Corrective Actions\n\n1. **Clean**: Pre-clean.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random pits. Lot W2024-8866.\n\nProcess Context: Wet etch. Particles.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bath Particles\n- **Mechanism**: Recirculation filter failure allowed particles to circulate and cause pitting.\n\n## Corrective Actions\n\n1. **Replace**: Filter.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random craters. Lot W2024-9977.\n\nProcess Context: CMP. Slurry agglomerates.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry Agglomeration\n- **Mechanism**: Dried slurry chunks caused random impact craters.\n\n## Corrective Actions\n\n1. **Flush**: System.\n2. **Validation**: Defect.\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random peeling. Lot W2024-0088.\n\nProcess Context: PVD. Substrate clean.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Patchy Adhesion\n- **Mechanism**: Non-uniform pre-clean left random patches of oxide, causing peeling.\n\n## Corrective Actions\n\n1. **Tune**: Pre-clean.\n2. **Validation**: Tape test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random hillocks. Lot W2024-1199.\n\nProcess Context: Anneal. Contamination.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Surface Contamination\n- **Mechanism**: Random organic contaminants acted as nucleation sites for hillocks.\n\n## Corrective Actions\n\n1. **Clean**: Pre-anneal.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random shorts. Lot W2024-2200.\n\nProcess Context: CMP. Copper residue.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete Polish\n- **Mechanism**: Random areas of under-polish left copper residue shorts.\n\n## Corrective Actions\n\n1. **Time**: Increase polish.\n2. **Validation**: E-test.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random opens. Lot W2024-3311.\n\nProcess Context: Litho. Dust.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Airborne Particles\n- **Mechanism**: Dust in scanner environment landed on wafer before exposure.\n\n## Corrective Actions\n\n1. **Clean**: Filter/Floor.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random color shift. Lot W2024-4422.\n\nProcess Context: CVD. Gas instability.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Flow Burst\n- **Mechanism**: Random fluctuations in MFC flow caused local thickness/color changes.\n\n## Corrective Actions\n\n1. **Replace**: MFC.\n2. **Validation**: Uniformity.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random blisters. Lot W2024-5533.\n\nProcess Context: Dielectric. Outgassing.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture Outgassing\n- **Mechanism**: Random voids in underlying layer trapped moisture, which blistered upon heating.\n\n## Corrective Actions\n\n1. **Bake**: Pre-dep.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random pattern distortion. Lot W2024-6644.\n\nProcess Context: Litho. Backside particles.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backside Contamination\n- **Mechanism**: Random particles on wafer backside caused local focal plane errors.\n\n## Corrective Actions\n\n1. **Clean**: Chuck.\n2. **Validation**: Flatness.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random scratches. Lot W2024-7755.\n\nProcess Context: Handling. Dirty SMIF.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pod Contamination\n- **Mechanism**: Particles inside SMIF pod scratched wafers during transport.\n\n## Corrective Actions\n\n1. **Clean**: Pods.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random residue. Lot W2024-8866.\n\nProcess Context: Strip. Spray nozzle.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Nozzle Sputtering\n- **Mechanism**: Air in spray nozzle caused sputtering and random non-uniformity.\n\n## Corrective Actions\n\n1. **Bleed**: Line.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random missing pattern. Lot W2024-9977.\n\nProcess Context: Litho. Developer bubble.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Micro-bubbles\n- **Mechanism**: Bubbles in developer solution blocked development in random spots.\n\n## Corrective Actions\n\n1. **Degas**: Developer.\n2. **Validation**: Defect.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random arc tracks. Lot W2024-0088.\n\nProcess Context: Implant. Charging.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Surface Arcing\n- **Mechanism**: Charge build-up on isolated features caused random micro-arcing.\n\n## Corrective Actions\n\n1. **Gun**: Flood gun check.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random crystals. Lot W2024-1199.\n\nProcess Context: Wet bench. Precipitation.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bath Saturation\n- **Mechanism**: Chemical bath saturated, precipitating crystals onto wafers.\n\n## Corrective Actions\n\n1. **Dump**: Change bath.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random flakes. Lot W2024-2200.\n\nProcess Context: Furnace. Quartz.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz Flaking\n- **Mechanism**: Old quartz tube shedding silica flakes.\n\n## Corrective Actions\n\n1. **Clean/Replace**: Tube.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random oil spots. Lot W2024-3311.\n\nProcess Context: Vacuum. Pump backstream.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Oil Backstreaming\n- **Mechanism**: Vacuum pump oil backstreamed into chamber, condensing randomly.\n\n## Corrective Actions\n\n1. **Trap**: Foreline trap.\n2. **Validation**: RGA.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random fibers. Lot W2024-4422.\n\nProcess Context: Clean room. Wiper.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wiper Lint\n- **Mechanism**: Low quality wiper used for cleaning chamber left fibers.\n\n## Corrective Actions\n\n1. **Stock**: Change wipers.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random metal splatters. Lot W2024-5533.\n\nProcess Context: PVD. Spit.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target Spitting\n- **Mechanism**: Arcing on target surface ejected molten metal droplets.\n\n## Corrective Actions\n\n1. **Burn-in**: Target.\n2. **Validation**: Defect.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random etching. Lot W2024-6644.\n\nProcess Context: Wet. Drag-out.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical Drag-out\n- **Mechanism**: Chemical dripped from carrier during transfer, spotting wafers.\n\n## Corrective Actions\n\n1. **Adjust**: Tilt/Drain time.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random focus spots. Lot W2024-7755.\n\nProcess Context: Litho. Chuck burr.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck Particles\n- **Mechanism**: Random particles on chuck caused local defocus.\n\n## Corrective Actions\n\n1. **Clean**: Chuck.\n2. **Validation**: Flatness.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random stains. Lot W2024-8866.\n\nProcess Context: SRD. Filter.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dirty N2 Filter\n- **Mechanism**: Contaminated N2 filter in dryer blew particles/oil onto wafers.\n\n## Corrective Actions\n\n1. **Replace**: Filter.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random mouse bites. Lot W2024-9977.\n\nProcess Context: Etch. Adhesion.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Mask Adhesion Loss\n- **Mechanism**: Random spots of photoresist lifted during etch, causing pits.\n\n## Corrective Actions\n\n1. **Prime**: HMDS.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random crystals (Ammonium). Lot W2024-0088.\n\nProcess Context: Mask shop. Haze.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Mask Haze\n- **Mechanism**: Chemical residue on mask grew crystals, printing random defects.\n\n## Corrective Actions\n\n1. **Clean**: Mask.\n2. **Validation**: Print.\n\n**Severity**: Major\n**Yield Impact**: Repeater.",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random scratches (backside). Lot W2024-1199.\n\nProcess Context: Inspect. Stage.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dirty Stage\n- **Mechanism**: Particles on inspection stage scratched backsides.\n\n## Corrective Actions\n\n1. **Clean**: Stage.\n2. **Validation**: Visual.\n\n**Severity**: Minor\n**Yield Impact**: 0%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random poly stringers. Lot W2024-2200.\n\nProcess Context: Etch. Selectivity.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Topography Shadowing\n- **Mechanism**: Random high topography spots shadowed etch, leaving stringers.\n\n## Corrective Actions\n\n1. **Time**: Over-etch.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random resist pop. Lot W2024-3311.\n\nProcess Context: Implant. Cooling.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor Wafer Cooling\n- **Mechanism**: Random poor contact with cooling platen caused resist to burn/pop.\n\n## Corrective Actions\n\n1. **Check**: Gas pressure.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random metal voids. Lot W2024-4422.\n\nProcess Context: Anneal. Stress migration.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stress Migration\n- **Mechanism**: High temp anneal caused random stress voiding in narrow lines.\n\n## Corrective Actions\n\n1. **Lower**: Temp.\n2. **Validation**: Reliability.\n\n**Severity**: Major\n**Yield Impact**: Reliability.",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random corrosion. Lot W2024-5533.\n\nProcess Context: Ash. Chlorine.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chlorine Residue\n- **Mechanism**: Incomplete post-etch clean left Cl, causing random corrosion spots.\n\n## Corrective Actions\n\n1. **Wash**: Rinse time.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random incomplete strip. Lot W2024-6644.\n\nProcess Context: Strip. Ash rate.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ash Rate Drop\n- **Mechanism**: Process drift caused random patches of remaining resist.\n\n## Corrective Actions\n\n1. **Time**: Increase.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random Newton rings. Lot W2024-7755.\n\nProcess Context: Gapfill. Void.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gapfill Void\n- **Mechanism**: Random voids in dielectric caused interference rings.\n\n## Corrective Actions\n\n1. **Process**: Dep-Etch-Dep.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random dopant variation. Lot W2024-8866.\n\nProcess Context: Furnace. Loading.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas Depletion\n- **Mechanism**: Loading effect caused random depletion of dopant gas across load.\n\n## Corrective Actions\n\n1. **Increase**: Flow.\n2. **Validation**: Rs.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random CMP scratches. Lot W2024-9977.\n\nProcess Context: CMP. Pad conditioning.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Diamond Loss\n- **Mechanism**: Conditioner disk shedding diamonds randomly.\n\n## Corrective Actions\n\n1. **Replace**: Disk.\n2. **Validation**: Defect.\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random thickness variation. Lot W2024-0088.\n\nProcess Context: CMP. Slurry stability.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unstable Slurry\n- **Mechanism**: Slurry settling caused random removal rate variation.\n\n## Corrective Actions\n\n1. **Agitate**: Drum.\n2. **Validation**: Uniformity.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random bridging. Lot W2024-1199.\n\nProcess Context: Etch. Mask erosion.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor Selectivity\n- **Mechanism**: Mask eroded randomly, allowing bridging.\n\n## Corrective Actions\n\n1. **Recipe**: Higher selectivity.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contact open. Lot W2024-2200.\n\nProcess Context: Wet clean. Surface tension.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-wetting\n- **Mechanism**: Chemicals failed to enter random contacts due to surface tension.\n\n## Corrective Actions\n\n1. **Surfactant**: Add.\n2. **Validation**: E-test.\n\n**Severity**: Critical\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random roughness. Lot W2024-3311.\n\nProcess Context: Etch. Passivation.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient Passivation\n- **Mechanism**: Lack of sidewall polymer caused random sidewall roughness.\n\n## Corrective Actions\n\n1. **Increase**: Polymer gas.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random peeling. Lot W2024-4422.\n\nProcess Context: CMP. Stress.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shear Stress\n- **Mechanism**: CMP shear force caused random peeling of weak interface.\n\n## Corrective Actions\n\n1. **Process**: Adhesion promoter.\n2. **Validation**: Tape test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particles. Lot W2024-5533.\n\nProcess Context: Stepper. Peltier.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Peltier Dust\n- **Mechanism**: Cooling element fan blew dust randomly.\n\n## Corrective Actions\n\n1. **Clean**: Fan/Filter.\n2. **Validation**: Particle.\n\n**Severity**: Major\n**Yield Impact**: 5%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect. Lot W2024-6644.\n\nProcess Context: Unknown.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unknown/Random\n- **Mechanism**: Stochastic failure.\n\n## Corrective Actions\n\n1. **Monitor**: SPC.\n2. **Validation**: None.\n\n**Severity**: Minor\n**Yield Impact**: <1%",
    "defect_type": "random",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Film peeling across >80% of wafer surface. Lot W2024-0012.\n\nProcess Context: Tool: PVD-AMAT-01. Base pressure was 5e-6 Torr (High) before dep.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High Base Pressure / Vacuum Leak\n- **Mechanism**: High background pressure (likely Oxygen/Moisture leak) oxidized the interface before deposition, causing poor adhesion and catastrophic peeling.\n\n## Corrective Actions\n\n1. **Leak Check**: Helium leak detect chamber.\n2. **Repair**: Fix leak (e.g., loose fitting).\n3. **Validation**: Rate-of-rise test (<1 mTorr/min).\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive particle shower. Lot W2024-1123.\n\nProcess Context: CVD. Clean failed.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma Clean Failure\n- **Mechanism**: In-situ clean failed to ignite, leaving heavy buildup that flaked onto next wafer.\n\n## Corrective Actions\n\n1. **PM**: Wet clean.\n2. **Validation**: Particle.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full wafer color shift. Lot W2024-2234.\n\nProcess Context: Furnace. Gas mix.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong Gas Mix\n- **Mechanism**: Incorrect MFC setpoint delivered wrong gas ratio, changing film stoichiometry entirely.\n\n## Corrective Actions\n\n1. **Check**: Recipe/MFC.\n2. **Validation**: RI check.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Zero yield. Lot W2024-3345.\n\nProcess Context: Litho. Mask error.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong Reticle\n- **Mechanism**: Operator loaded incorrect reticle layer.\n\n## Corrective Actions\n\n1. **Procedure**: Barcode check.\n2. **Validation**: Overlay.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer breakage. Lot W2024-4456.\n\nProcess Context: CMP. Head crash.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Head Crash\n- **Mechanism**: Carrier head dropped onto platen without wafer, or excessive force crushed wafer.\n\n## Corrective Actions\n\n1. **Calibrate**: Z-axis.\n2. **Validation**: Dummy run.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full wafer scratch. Lot W2024-5567.\n\nProcess Context: Scrub. Brush jammed.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Brush Jam\n- **Mechanism**: Scrubber brush stopped rotating but arm moved, dragging stationary brush across full wafer.\n\n## Corrective Actions\n\n1. **Repair**: Motor.\n2. **Validation**: Rotation check.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No pattern. Lot W2024-6678.\n\nProcess Context: Etch. No plasma.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma Ignition Failure\n- **Mechanism**: RF generator failed to strike plasma; gas flowed but no etch occurred.\n\n## Corrective Actions\n\n1. **Check**: RF match.\n2. **Validation**: Strike test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Blanket deposition. Lot W2024-7789.\n\nProcess Context: Litho. No exposure.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shutter Stuck\n- **Mechanism**: Shutter failed to open during exposure; resist remained unexposed.\n\n## Corrective Actions\n\n1. **Repair**: Shutter.\n2. **Validation**: Exposure test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Surface hazing (Full). Lot W2024-8890.\n\nProcess Context: Wet. Dirty acid.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated Bath\n- **Mechanism**: Acid bath heavily contaminated, etching surface roughly.\n\n## Corrective Actions\n\n1. **Dump**: Chemical.\n2. **Validation**: Particle.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Thermal warp. Lot W2024-9901.\n\nProcess Context: RTP. Temp overshoot.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature Runaway\n- **Mechanism**: TC failure caused lamp power to max, warping wafer.\n\n## Corrective Actions\n\n1. **Replace**: TC/Controller.\n2. **Validation**: Temp profile.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Implant overdose. Lot W2024-0012.\n\nProcess Context: Implant. Dose integration.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Integrator Failure\n- **Mechanism**: Faraday cup integrator failed, counting only 1/10th of ions, leading to 10x overdose.\n\n## Corrective Actions\n\n1. **Calibrate**: Dose system.\n2. **Validation**: Tw map.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Metal burn. Lot W2024-1123.\n\nProcess Context: PVD. Arcing.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Severe Arcing\n- **Mechanism**: Massive arcing event in chamber deposited molten metal across wafer.\n\n## Corrective Actions\n\n1. **Clean**: Chamber.\n2. **Validation**: Burn-in.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist reticulation. Lot W2024-2234.\n\nProcess Context: Plasma. Cooling.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer Overheat\n- **Mechanism**: Loss of backside He cooling caused resist to burn/reticulate.\n\n## Corrective Actions\n\n1. **Fix**: He flow.\n2. **Validation**: Flow check.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wrong pattern size. Lot W2024-3345.\n\nProcess Context: Litho. Mag error.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Magnification Error\n- **Mechanism**: Lens magnification setting incorrect, scaling entire pattern wrong.\n\n## Corrective Actions\n\n1. **Calibrate**: Lens.\n2. **Validation**: Overlay.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Missing layers. Lot W2024-4456.\n\nProcess Context: Workflow. Skip.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Step Skipped\n- **Mechanism**: Lot misrouted, skipping metal deposition step.\n\n## Corrective Actions\n\n1. **Rework**: Route back.\n2. **Validation**: Tracking.\n\n**Severity**: Critical\n**Yield Impact**: 100% (Delay)",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Electrical short (Global). Lot W2024-5567.\n\nProcess Context: CMP. Under-polish.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gross Under-polish\n- **Mechanism**: Process stopped early, leaving blanket copper layer connecting everything.\n\n## Corrective Actions\n\n1. **Rework**: Polish more.\n2. **Validation**: Endpoint.\n\n**Severity**: Critical\n**Yield Impact**: 100% (Reworkable)",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Delamination (Full). Lot W2024-6678.\n\nProcess Context: CVD. Stress.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stress Mismatch\n- **Mechanism**: Film stress too high, causing entire film to pop off.\n\n## Corrective Actions\n\n1. **Adjust**: Recipe parameters.\n2. **Validation**: Bow map.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Contamination (Full). Lot W2024-7789.\n\nProcess Context: Wet. Dirty dryer.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dryer Contamination\n- **Mechanism**: Spin dryer blew contamination over entire batch.\n\n## Corrective Actions\n\n1. **Clean**: Dryer.\n2. **Validation**: Particle.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Crystal growth. Lot W2024-8890.\n\nProcess Context: Storage. Humidity.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture Exposure\n- **Mechanism**: Wafers stored in high humidity environment caused reaction (e.g., Al corrosion).\n\n## Corrective Actions\n\n1. **Store**: N2 box.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pattern collapse (Global). Lot W2024-9901.\n\nProcess Context: Dry. Surface tension.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Capillary Force\n- **Mechanism**: Drying process caused capillary collapse of high aspect ratio lines across wafer.\n\n## Corrective Actions\n\n1. **Use**: IPA/Supercritical dry.\n2. **Validation**: SEM.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full wafer discoloration. Lot W2024-0012.\n\nProcess Context: Ash. Photoresist remaining.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ash Failure\n- **Mechanism**: Asher failed to strip resist, leaving burnt crust.\n\n## Corrective Actions\n\n1. **Rework**: Wet strip.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches (Spinner). Lot W2024-1123.\n\nProcess Context: Coat. Chuck vacuum.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer Thrown\n- **Mechanism**: Vacuum loss during spin caused wafer to fly off chuck and crash.\n\n## Corrective Actions\n\n1. **Check**: Vacuum lines.\n2. **Validation**: Spin test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wrong orientation. Lot W2024-2234.\n\nProcess Context: Implant. Rotation.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Twist Angle Error\n- **Mechanism**: Wafer loaded with wrong notch orientation, causing channeling.\n\n## Corrective Actions\n\n1. **Align**: Pre-aligner.\n2. **Validation**: Rs map.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive voiding. Lot W2024-3345.\n\nProcess Context: Plating. Current density.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Rectifier Failure\n- **Mechanism**: Power supply failed, delivering zero/low current.\n\n## Corrective Actions\n\n1. **Replace**: PSU.\n2. **Validation**: Plating test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Opaque film. Lot W2024-4456.\n\nProcess Context: Glass Dep. Temp.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Low Dep Temp\n- **Mechanism**: Heater failure caused deposition at low temp, creating hazy/porous film.\n\n## Corrective Actions\n\n1. **Fix**: Heater.\n2. **Validation**: RI.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Bubbles (Global). Lot W2024-5567.\n\nProcess Context: Glue. Void.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Glue Bubbles\n- **Mechanism**: Air bubbles introduced during adhesive dispense covered entire wafer.\n\n## Corrective Actions\n\n1. **Purge**: Dispense.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Missing vias (All). Lot W2024-6678.\n\nProcess Context: Etch. Stop layer.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Etch Stop Issue\n- **Mechanism**: Etch failed to punch through stop layer globally.\n\n## Corrective Actions\n\n1. **Adjust**: Over-etch.\n2. **Validation**: SEM.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full surface pitting. Lot W2024-7789.\n\nProcess Context: Wet. Static.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESD Pitting\n- **Mechanism**: Static discharge in bath caused micro-explosion pitting.\n\n## Corrective Actions\n\n1. **Ground**: Bath.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cracked wafer. Lot W2024-8890.\n\nProcess Context: Anneal. Cooling.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal Shock\n- **Mechanism**: Wafer removed from furnace too hot, cracking due to air quench.\n\n## Corrective Actions\n\n1. **Time**: Increase cool-down.\n2. **Validation**: None.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full wafer haze. Lot W2024-9901.\n\nProcess Context: CMP. Slurry pH.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry Instability\n- **Mechanism**: Incorrect pH caused silica precipitation and scratching/haze.\n\n## Corrective Actions\n\n1. **Replace**: Slurry.\n2. **Validation**: Haze.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Metal corrosion. Lot W2024-0012.\n\nProcess Context: Strip. Solvent.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Solvent Residue\n- **Mechanism**: Corrosive stripper residue left on wafer attacked metal globally.\n\n## Corrective Actions\n\n1. **Rinse**: Improve.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Polymer veil (Global). Lot W2024-1123.\n\nProcess Context: Etch. Chemistry.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Polymer Rich Process\n- **Mechanism**: C4F8 flow too high, depositing polymer faster than etching.\n\n## Corrective Actions\n\n1. **Reduce**: C4F8.\n2. **Validation**: SEM.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist blister (Full). Lot W2024-2234.\n\nProcess Context: Implant. Current.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High Beam Current\n- **Mechanism**: Beam power density too high for resist type, causing burning.\n\n## Corrective Actions\n\n1. **Reduce**: Beam current.\n2. **Validation**: Visual.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Misaligned layer. Lot W2024-3345.\n\nProcess Context: Litho. Alignment.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Alignment Failure\n- **Mechanism**: Global alignment marks not found, tool aligned to wrong feature.\n\n## Corrective Actions\n\n1. **Recipe**: Train new mark.\n2. **Validation**: Overlay.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Blanket short. Lot W2024-4456.\n\nProcess Context: CMP. Endpoint.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Endpoint Detector Failure\n- **Mechanism**: Motor current sensor failed, stopped polish before metal cleared.\n\n## Corrective Actions\n\n1. **Fix**: Sensor.\n2. **Validation**: EP trace.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full field focus error. Lot W2024-5567.\n\nProcess Context: Litho. Leveling.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Leveling Sensor Failure\n- **Mechanism**: Leveling system failed, exposure was completely out of focus.\n\n## Corrective Actions\n\n1. **Calibrate**: Leveling.\n2. **Validation**: FEM.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wrong CD (Global). Lot W2024-6678.\n\nProcess Context: Litho. Dose.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dose Error\n- **Mechanism**: Exposure energy set incorrectly (e.g. 10x).\n\n## Corrective Actions\n\n1. **Check**: Recipe.\n2. **Validation**: CD.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full wafer particles. Lot W2024-7789.\n\nProcess Context: Clean. Bacterial growth.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bacteria in Water\n- **Mechanism**: Bio-film in DI water lines released bacteria onto wafers.\n\n## Corrective Actions\n\n1. **Sanitize**: System.\n2. **Validation**: Culture test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Surface roughness. Lot W2024-8890.\n\nProcess Context: CVD. Dep rate.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High Dep Rate\n- **Mechanism**: Deposition rate too fast for surface mobility, causing rough grain.\n\n## Corrective Actions\n\n1. **Slow**: Dep rate.\n2. **Validation**: AFM.\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pattern lift. Lot W2024-9901.\n\nProcess Context: Develop. Adhesion.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HMDS Failure\n- **Mechanism**: Adhesion promoter (HMDS) bottle empty, resist lifted during develop.\n\n## Corrective Actions\n\n1. **Refill**: HMDS.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full wafer stain. Lot W2024-0012.\n\nProcess Context: Dry. HEPA.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HEPA Leak\n- **Mechanism**: Oil mist from fan leaked through HEPA filter in dryer.\n\n## Corrective Actions\n\n1. **Replace**: HEPA.\n2. **Validation**: Particle.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Haze (Global). Lot W2024-1123.\n\nProcess Context: PVD. Target impurity.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target Material\n- **Mechanism**: Low purity target installed, depositing impure film.\n\n## Corrective Actions\n\n1. **Replace**: Target.\n2. **Validation**: SIMS.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Crushing damage. Lot W2024-2234.\n\nProcess Context: Bonder. Force.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bond Force\n- **Mechanism**: Excessive force crushed features across wafer.\n\n## Corrective Actions\n\n1. **Reduce**: Force.\n2. **Validation**: Visual.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Full wafer void. Lot W2024-3345.\n\nProcess Context: Underfill. Flow.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Underfill Viscosity\n- **Mechanism**: Epoxy cured before flowing across wafer, leaving massive voids.\n\n## Corrective Actions\n\n1. **Heat**: Substrate.\n2. **Validation**: CSAM.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No contact. Lot W2024-4456.\n\nProcess Context: Etch. Residue.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bottom Residue\n- **Mechanism**: Polymer residue at bottom of all contacts prevented electrical connection.\n\n## Corrective Actions\n\n1. **Ash**: Aggressive.\n2. **Validation**: E-test.\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No significant defects observed. Yield is 99.5%. Lot W2024-GOOD-01.\n\nProcess Context: Tool: ETCH-LAM-07. All parameters nominal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Normal Process Variation\n- **Analysis**: No root cause required. Wafer is within specification.\n\n## Corrective Actions\n\n1. **Release**: Release lot to next step.\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Clean wafer. Lot W2024-GOOD-02.\n\nProcess Context: Litho. Nominal.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Process in control.\n\n## Corrective Actions\n\n1. **None**: Proceed.\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Zero defects. Lot W2024-GOOD-03.\n\nProcess Context: CVD. Standard.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Nominal\n- **Analysis**: Good wafer.\n\n## Corrective Actions\n\n1. **Move**: Next step.\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Yield 99.8%. Lot W2024-GOOD-04.\n\nProcess Context: CMP. Baseline.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Acceptable.\n\n## Corrective Actions\n\n1. **Pass**: Lot.\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No visual defects. Lot W2024-GOOD-05.\n\nProcess Context: Wet clean. OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Clean.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pass. Lot W2024-GOOD-06.\n\nProcess Context: Implant. Normal.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Good lot. Lot W2024-GOOD-07.\n\nProcess Context: PVD. Stable.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Stable process.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Within spec. Lot W2024-GOOD-08.\n\nProcess Context: Etch. Control.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: In control.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Yield 98%. Lot W2024-GOOD-09.\n\nProcess Context: Sort. Good.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: High yield.\n\n## Corrective Actions\n\n1. **Ship**: Product.\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No anomalies. Lot W2024-GOOD-10.\n\nProcess Context: Inspect. Clean.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: No issues found.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Nominal result. Lot W2024-GOOD-11.\n\nProcess Context: Anneal. OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Nominal.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Spec pass. Lot W2024-GOOD-12.\n\nProcess Context: Dep. OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Passed specs.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Clean. Lot W2024-GOOD-13.\n\nProcess Context: Clean. OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Clean.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Yield 99.9%. Lot W2024-GOOD-14.\n\nProcess Context: Final. OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Excellent.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No defects. Lot W2024-GOOD-15.\n\nProcess Context: Step 5. OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: No defects.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Baseline. Lot W2024-GOOD-16.\n\nProcess Context: Baseline run.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: At baseline.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Control lot pass. Lot W2024-GOOD-17.\n\nProcess Context: Monitor.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Passed.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Normal. Lot W2024-GOOD-18.\n\nProcess Context: Routine.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Normal.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: OK. Lot W2024-GOOD-19.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Good. Lot W2024-GOOD-20.\n\nProcess Context: Good.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Good.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No excursion. Lot W2024-GOOD-21.\n\nProcess Context: Stable.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Stable.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Yield target met. Lot W2024-GOOD-22.\n\nProcess Context: Target.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Met.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Quality pass. Lot W2024-GOOD-23.\n\nProcess Context: QC.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Within limits. Lot W2024-GOOD-24.\n\nProcess Context: SPC.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Within limits.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: All clear. Lot W2024-GOOD-25.\n\nProcess Context: Clear.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Clear.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No defect found. Lot W2024-GOOD-26.\n\nProcess Context: NDF.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: NDF.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Perfect run. Lot W2024-GOOD-27.\n\nProcess Context: Perfect.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Perfect.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Flawless. Lot W2024-GOOD-28.\n\nProcess Context: Flawless.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Flawless.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Top yield. Lot W2024-GOOD-29.\n\nProcess Context: Top.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Top.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Golden wafer. Lot W2024-GOOD-30.\n\nProcess Context: Gold.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Golden.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Reference pass. Lot W2024-GOOD-31.\n\nProcess Context: Ref.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Standard pass. Lot W2024-GOOD-32.\n\nProcess Context: Std.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Routine pass. Lot W2024-GOOD-33.\n\nProcess Context: Routine.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Check pass. Lot W2024-GOOD-34.\n\nProcess Context: Check.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Monitor pass. Lot W2024-GOOD-35.\n\nProcess Context: Monitor.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Qual pass. Lot W2024-GOOD-36.\n\nProcess Context: Qual.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Sys check pass. Lot W2024-GOOD-37.\n\nProcess Context: Sys.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: Pass.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Process ok. Lot W2024-GOOD-38.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Tool ok. Lot W2024-GOOD-39.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Chamber ok. Lot W2024-GOOD-40.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Recipe ok. Lot W2024-GOOD-41.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Setup ok. Lot W2024-GOOD-42.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Param ok. Lot W2024-GOOD-43.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Env ok. Lot W2024-GOOD-44.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Chem ok. Lot W2024-GOOD-45.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Gas ok. Lot W2024-GOOD-46.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Temp ok. Lot W2024-GOOD-47.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Press ok. Lot W2024-GOOD-48.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Time ok. Lot W2024-GOOD-49.\n\nProcess Context: OK.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: OK.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: End. Lot W2024-GOOD-50.\n\nProcess Context: End.\n",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: None\n- **Analysis**: End.\n\n## Corrective Actions\n\n1. **None**: .\n\n**Severity**: None\n**Yield Impact**: 0%",
    "defect_type": "none",
    "source": "attempt2"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-3821. Wafer maps show 18% yield loss concentrated in a ring pattern 5-10mm from wafer edge. Pattern consistent across 6 wafers.\n\nProcess Context: Tool: ETCH-LAM-07. Recipe: POLY_GATE_STD. RF-hours: 2,800. Previous lot showed normal yield.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring seal degradation in etch chamber\n- Tool ETCH-LAM-07 at 2,800 RF-hours exceeds O-ring life limit of 2,500 RF-hours\n- Degraded seal causing plasma leak at chamber edge\n- Edge etch rate 12% higher than center (spec: <5%)\n\n**Contributing Factors**:\n- PM 2,800 hours ago did not include O-ring replacement\n- No FDC alarm configured for edge/center uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **Replace O-ring**: P/N 839-0127, torque to 15 ft-lbs\n3. **Leak check**: Verify <1 mTorr/min leak rate\n4. **Seasoning**: Run 5-wafer conditioning sequence\n5. **Validation**: Process qual wafer, verify edge/center uniformity <5%\n\n## Prevention Measures\n\n- Add O-ring RF-hour tracking to PM system (replace at 2,500 hrs)\n- Configure FDC alarm for edge/center etch ratio >8%\n- Update PM checklist to include leak verification\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect pattern at wafer periphery on lot W2024-4512. Defects visible 8-12mm from edge. Yield loss 15% affecting 4 of 25 wafers.\n\nProcess Context: Tool: ETCH-AMAT-03. Recipe: METAL_ETCH_V2. Last PM was 3 weeks ago. Edge etch rate trending up over last 5 lots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma confinement ring erosion\n- Progressive edge etch rate increase indicates confinement ring wear\n- Eroded ring allows plasma to extend beyond normal boundary\n- Creates localized over-etch at wafer edge\n\n**Evidence**:\n- Edge etch rate trending up over 5 lots confirms gradual degradation\n- 15% yield loss concentrated at edge supports confinement issue\n\n## Corrective Actions\n\n1. **Immediate**: Place ETCH-AMAT-03 on hold\n2. **Inspect**: Measure confinement ring thickness (spec: >4.5mm)\n3. **Replace**: Install new confinement ring P/N 715-0892\n4. **Condition**: Run 3 dummy wafers at standard recipe\n5. **Validate**: Confirm edge/center uniformity <5%\n\n## Prevention Measures\n\n- Track confinement ring RF-hours (replace at 3,000 hrs)\n- Add edge etch rate to SPC chart\n- Implement weekly uniformity monitoring\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Faint edge ring visible on wafer inspection, lot W2024-5678. Defects form consistent 7mm ring from bevel. Yield loss 8%.\n\nProcess Context: Tool: LITH-TEL-08. Recipe: PHOTO_VIA1. EBR nozzle was adjusted yesterday. Resist thickness at edge shows 12% variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle misalignment after adjustment\n- Nozzle position shifted during yesterday's adjustment\n- Improper solvent coverage leaving resist residue at edge\n- 12% thickness variation at edge confirms incomplete removal\n\n**Correlation**:\n- Defect onset immediately after EBR adjustment\n- Pattern consistent with solvent spray coverage gap\n\n## Corrective Actions\n\n1. **Verify**: Check EBR nozzle position on LITH-TEL-08\n2. **Calibrate**: Adjust nozzle to spec position \u00b10.5mm from target\n3. **Test**: Run test wafer and inspect edge bead removal\n4. **Validate**: Confirm edge thickness variation <5%\n\n## Prevention Measures\n\n- Require send-ahead wafer after any EBR adjustment\n- Add EBR edge thickness to inline SPC\n- Document nozzle position specs in PM checklist\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-6234. Pattern shows 10-15mm ring from edge. All 25 wafers affected. Yield loss 22%.\n\nProcess Context: Tool: ETCH-LAM-11. Recipe: STI_ETCH. Chamber opened 48 hours ago for inspection. RF-hours: 1,200 (within spec).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber seasoning after maintenance\n- Chamber opened 48 hours ago but inadequate reconditioning\n- Bare chamber walls causing edge plasma instability\n- RF-hours within spec rules out O-ring wear\n\n**Evidence**:\n- All 25 wafers affected indicates systematic issue\n- Defect onset correlates with post-maintenance production\n\n## Corrective Actions\n\n1. **Immediate**: Stop production on ETCH-LAM-11\n2. **Season**: Run 10 conditioning wafers at STI_SEASON recipe\n3. **Verify**: Check chamber matching parameters\n4. **Validate**: Run qual wafer, confirm uniformity <5%\n\n## Prevention Measures\n\n- Require minimum 8 seasoning wafers after chamber open\n- Add chamber idle time tracking\n- Implement post-PM qualification gate\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern of particles at wafer edge on lot W2024-7891. Defects concentrated 5-8mm from bevel. Yield loss 11%.\n\nProcess Context: Tool: ETCH-AMAT-06. Recipe: CONTACT_ETCH. Clamp ring cleaned 500 RF-hours ago. Particle counts elevated in edge zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring contamination/polymer buildup\n- Clamp ring accumulating polymer deposits from etch byproducts\n- Particles flaking off during wafer clamping\n- Edge zone particle elevation confirms clamp ring source\n\n**Mechanism**:\n- Polymer buildup creates mechanical particles\n- Clamp pressure releases particles onto wafer edge\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-06\n2. **Clean**: Remove and wet clean clamp ring P/N 221-5509\n3. **Inspect**: Check for pitting or wear on contact surfaces\n4. **Replace**: If wear >0.2mm, install new clamp ring\n5. **Validate**: Run particle monitor wafer, verify <10 particles at edge\n\n## Prevention Measures\n\n- Reduce clamp ring clean interval to 400 RF-hours\n- Add edge particle monitoring to daily qual\n- Track clamp ring usage cycles\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-8123. Defects show etching damage 6-9mm from edge. Yield loss 19%. Only wafers 1-12 affected, wafers 13-25 normal.\n\nProcess Context: Tool: ETCH-LAM-04. Recipe: GATE_ETCH. O-ring replaced mid-lot after wafer 12. RF-hours reset to 0.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring degradation (corrected mid-lot)\n- Wafers 1-12 processed with worn O-ring\n- O-ring replacement after wafer 12 resolved issue\n- Wafers 13-25 normal confirms root cause\n\n**Correlation Evidence**:\n- Clear demarcation at wafer 12 matches maintenance timing\n- Post-replacement wafers showing normal yield\n\n## Corrective Actions\n\n1. **Disposition**: Wafers 1-12 require yield recovery review\n2. **Verify**: Confirm leak check passed after O-ring change\n3. **Document**: Record incident for PM interval adjustment\n4. **Continue**: Resume production with wafers 13-25\n\n## Prevention Measures\n\n- Lower O-ring replacement threshold to 2,300 RF-hours\n- Add predictive leak rate trending\n- Implement tighter FDC limits for edge uniformity\n\n**Severity**: Major\n**Yield Impact**: 19% (wafers 1-12 only)",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Consistent edge-ring defect on lot W2024-9456. Ring pattern at 8mm from edge. All 20 wafers show identical pattern. Yield loss 14%.\n\nProcess Context: Tool: ETCH-TEL-02. Recipe: OXIDE_ETCH. Chamber lid seal replaced 200 RF-hours ago. Leak rate: 1.8 mTorr/min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber lid seal not properly seated\n- Leak rate 1.8 mTorr/min exceeds spec of <1 mTorr/min\n- Seal replaced recently but installation issue likely\n- All wafers affected indicates systematic seal problem\n\n**Evidence**:\n- Elevated leak rate directly correlates with edge defects\n- New seal rules out wear, points to installation error\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-02\n2. **Re-seat**: Remove and reinstall lid seal P/N 839-0445\n3. **Torque**: Verify lid bolts at 18 ft-lbs spec\n4. **Leak check**: Confirm <1 mTorr/min\n5. **Validate**: Run qual wafer for edge uniformity\n\n## Prevention Measures\n\n- Add post-PM leak check requirement\n- Implement torque verification checklist\n- Train technicians on seal installation procedure\n\n**Severity**: Critical\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2025-0123. Defects 12-15mm from edge. Yield loss 16%. Pattern appeared after recipe change.\n\nProcess Context: Tool: ETCH-LAM-09. Recipe: NEW_POLY_V3 (new recipe). Previous recipe POLY_V2 showed no issues. RF power increased 15% in new recipe.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-induced edge plasma non-uniformity\n- New recipe NEW_POLY_V3 has 15% higher RF power\n- Increased power causing edge plasma extension\n- Chamber tuned for lower power recipe not optimized for new settings\n\n**Correlation**:\n- Defect onset matches recipe change exactly\n- Previous recipe POLY_V2 had no edge issues\n\n## Corrective Actions\n\n1. **Recipe Review**: Analyze NEW_POLY_V3 edge compensation settings\n2. **Adjust**: Modify edge ring bias or add edge exclusion\n3. **Re-tune**: Run DOE for edge uniformity optimization\n4. **Validate**: Confirm edge/center uniformity <5% at new power\n\n## Prevention Measures\n\n- Require edge uniformity qual for new recipes\n- Add recipe change review gate\n- Document power-to-uniformity relationship\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-0567. Ring visible 6-10mm from edge. Yield loss 21%. Defects appear metallic under SEM.\n\nProcess Context: Tool: ETCH-AMAT-08. Recipe: METAL_ETCH. Edge ring component showing visible erosion. RF-hours: 4,200.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion beyond service life\n- RF-hours at 4,200 significantly exceeds edge ring life of 3,000-3,500 hours\n- Visible erosion indicates material sputtering onto wafers\n- Metallic appearance under SEM confirms edge ring material\n\n**Evidence**:\n- High RF-hour count correlates with erosion\n- Metallic defect composition matches edge ring alloy\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-08\n2. **Replace**: Install new edge ring P/N 715-3892\n3. **Clean**: Wet clean chamber to remove debris\n4. **Season**: Run 5 conditioning wafers\n5. **Validate**: SEM verify no metallic contamination\n\n## Prevention Measures\n\n- Set hard stop at 3,500 RF-hours for edge ring\n- Add visual inspection to weekly PM\n- Track erosion rate by recipe type\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-0891. Defects concentrated 5-7mm from edge. Yield loss 9%. Only affects lots processed on night shift.\n\nProcess Context: Tool: ETCH-LAM-05. Recipe: STI_ETCH_V2. Day shift lots normal. Night shift operator is new trainee.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator procedure variation\n- Night shift trainee may be using incorrect load sequence\n- Possible wafer placement offset affecting edge exposure\n- Day shift normal rules out equipment issue\n\n**Correlation**:\n- Defects only on night shift production\n- New trainee involvement suggests procedure deviation\n\n## Corrective Actions\n\n1. **Review**: Observe night shift operator load procedure\n2. **Verify**: Check wafer centering on chuck\n3. **Retrain**: Ensure correct placement and recipe selection\n4. **Supervise**: Assign mentor for remaining training period\n\n## Prevention Measures\n\n- Require sign-off on critical process steps\n- Add placement verification sensor\n- Implement operator certification program\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-1234. Pattern shows 10mm ring from edge. Yield loss 17%. Defects have hexagonal crystalline structure.\n\nProcess Context: Tool: ETCH-TEL-05. Recipe: POLY_GATE. Temperature controller showing 3\u00b0C offset from setpoint at edge zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge zone temperature non-uniformity\n- 3\u00b0C offset at edge zone causing etch rate variation\n- Temperature affects polymer formation and etch chemistry\n- Hexagonal structure indicates crystalline byproduct formation\n\n**Evidence**:\n- Temperature offset directly correlates with defect location\n- Crystalline structure confirms temperature-related chemistry issue\n\n## Corrective Actions\n\n1. **Immediate**: Calibrate edge zone heater on ETCH-TEL-05\n2. **Verify**: Check thermocouple accuracy at edge position\n3. **Replace**: If thermocouple drift >2\u00b0C, install new P/N 112-8876\n4. **Validate**: Run thermal uniformity wafer, confirm <2\u00b0C variation\n\n## Prevention Measures\n\n- Add edge zone temperature to FDC monitoring\n- Calibrate thermocouples monthly\n- Track temperature uniformity trends\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-1567. Defects visible 8-11mm from edge. Yield loss 13%. Pattern rotates with wafer notch orientation.\n\nProcess Context: Tool: LITH-ASML-02. Recipe: METAL1_PHOTO. Notch alignment system serviced last week. Edge exposure dose shows 8% variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch alignment sensor miscalibration\n- Pattern rotation with notch indicates pre-alignment issue\n- Recent service may have introduced calibration offset\n- 8% edge dose variation confirms alignment-induced exposure difference\n\n**Evidence**:\n- Defect rotation matches wafer orientation\n- Service timing correlates with defect onset\n\n## Corrective Actions\n\n1. **Calibrate**: Re-run notch finder calibration on LITH-ASML-02\n2. **Verify**: Check alignment accuracy \u00b10.1\u00b0 spec\n3. **Test**: Process test wafer and verify edge uniformity\n4. **Validate**: Confirm edge exposure dose variation <3%\n\n## Prevention Measures\n\n- Require alignment verification after any service\n- Add notch alignment check to daily startup\n- Track edge dose uniformity in SPC\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-1890. Ring pattern 7-9mm from edge. Yield loss 20%. Defects appeared suddenly after lot W2025-1889 was normal.\n\nProcess Context: Tool: ETCH-LAM-12. Recipe: CONTACT_ETCH. Gas line filter changed between lots. He backside flow showing fluctuation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backside helium flow instability after filter change\n- Filter change may have introduced particles or air bubble\n- He flow fluctuation causing edge temperature variation\n- Sudden onset between lots confirms filter change correlation\n\n**Evidence**:\n- W2025-1889 normal, W2025-1890 defective matches filter timing\n- He flow fluctuation indicates gas delivery issue\n\n## Corrective Actions\n\n1. **Verify**: Check He filter installation on ETCH-LAM-12\n2. **Purge**: Run extended He purge cycle\n3. **Stabilize**: Confirm He flow steady at \u00b10.5 sccm\n4. **Validate**: Process test wafer and verify edge uniformity\n\n## Prevention Measures\n\n- Add post-filter change purge requirement\n- Monitor He flow stability in FDC\n- Document filter change procedure\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-2123. Defects 6-8mm from edge. Yield loss 12%. Only top wafers in FOUP affected (slots 1-8).\n\nProcess Context: Tool: ETCH-AMAT-04. Recipe: OXIDE_ETCH. FOUP lid seal replaced recently. Humidity sensor shows 55% RH in mini-environment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP humidity exposure on top slots\n- Humidity 55% RH exceeds 45% spec for mini-environment\n- Top wafers (slots 1-8) most exposed to humid air ingress\n- New FOUP lid seal may not be seating properly\n\n**Correlation**:\n- Only top slots affected indicates exposure from above\n- Recent seal change timing matches defect onset\n\n## Corrective Actions\n\n1. **Verify**: Check FOUP lid seal integrity\n2. **Replace**: If seal defective, install new lid seal\n3. **Environment**: Verify mini-environment at <45% RH\n4. **Validate**: Reprocess test lot and verify no slot-dependent pattern\n\n## Prevention Measures\n\n- Add humidity monitoring to FOUP storage areas\n- Implement lid seal inspection after replacement\n- Set RH alarm at 50% threshold\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-2456. Pattern 9-12mm from edge. Yield loss 24%. Multiple tools showing similar pattern.\n\nProcess Context: Tools: ETCH-LAM-03, ETCH-LAM-07, ETCH-LAM-11. Recipe: POLY_ETCH. All three tools use same gas supply line. Etchant gas purity suspect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated etchant gas supply\n- Multiple tools with same defect indicates shared source\n- All three tools on common gas supply line\n- Gas impurity causing edge-preferential reaction\n\n**Evidence**:\n- Same pattern across 3 different tools\n- Common gas line is only shared element\n\n## Corrective Actions\n\n1. **Immediate**: Hold all three etch tools\n2. **Sample**: Collect gas sample for purity analysis\n3. **Purge**: Extended purge of gas supply line\n4. **Replace**: If contaminated, replace gas cylinder\n5. **Validate**: Run qual wafers on each tool\n\n## Prevention Measures\n\n- Add inline gas purity monitoring\n- Implement gas cylinder change verification\n- Track gas lot numbers for correlation\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-2789. Defects 5-7mm from edge. Yield loss 10%. Defects only on wafers from FOUP-3421.\n\nProcess Context: Tool: ETCH-TEL-03. Recipe: METAL_ETCH. FOUP-3421 was dropped last week. FOUP-3422 from same lot shows no defects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP damage from drop incident\n- FOUP-3421 was dropped causing internal slot damage\n- Edge damage to wafers from contact with deformed slots\n- FOUP-3422 normal confirms FOUP-specific issue\n\n**Correlation**:\n- Only FOUP-3421 wafers affected\n- Drop incident timing matches defect onset\n\n## Corrective Actions\n\n1. **Quarantine**: Remove FOUP-3421 from service\n2. **Inspect**: Check all slots for burrs or deformation\n3. **Scrap**: If damage confirmed, scrap FOUP-3421\n4. **Audit**: Review other FOUPs from same drop area\n\n## Prevention Measures\n\n- Implement FOUP drop detection logging\n- Add post-incident inspection requirement\n- Train operators on FOUP handling\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-3012. Ring pattern at 11-14mm from edge. Yield loss 18%. Pattern matches previous issue from 3 months ago.\n\nProcess Context: Tool: ETCH-LAM-06. Recipe: STI_ETCH. Same pattern occurred in September, was fixed by O-ring replacement. RF-hours now at 2,650.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring degradation (recurring issue)\n- RF-hours at 2,650 again exceeds 2,500 hour limit\n- Same pattern as September confirms O-ring root cause\n- PM interval not adjusted after previous incident\n\n**Evidence**:\n- Pattern matches historical defect signature\n- RF-hour count again beyond service limit\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-06\n2. **Replace**: Install new O-ring P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min\n4. **Validate**: Run qual wafer for edge uniformity\n\n## Prevention Measures\n\n- **Critical**: Reduce PM interval to 2,300 RF-hours\n- Add automated RF-hour alert at 2,200 hours\n- Update PM schedule system-wide\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-3345. Defects 8-10mm from edge. Yield loss 15%. Intermittent issue - some wafers normal, some defective.\n\nProcess Context: Tool: ETCH-AMAT-09. Recipe: POLY_GATE. ESC (electrostatic chuck) voltage showing instability. He backside pressure varying \u00b15 Torr.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC voltage instability causing intermittent clamping\n- Unstable ESC voltage leads to inconsistent wafer clamping\n- He backside pressure variation indicates poor thermal contact\n- Intermittent pattern matches ESC stability issue\n\n**Evidence**:\n- ESC voltage instability correlates with defective wafers\n- He pressure variation confirms clamping inconsistency\n\n## Corrective Actions\n\n1. **Immediate**: Check ESC power supply on ETCH-AMAT-09\n2. **Verify**: Measure ESC voltage stability (spec: \u00b12%)\n3. **Replace**: If unstable, replace ESC controller P/N 0190-A1245\n4. **Validate**: Confirm He pressure stable at \u00b11 Torr\n\n## Prevention Measures\n\n- Add ESC voltage to FDC monitoring\n- Set He pressure variation alarm at \u00b13 Torr\n- Include ESC check in weekly PM\n\n**Severity**: Critical\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-3678. Ring visible 7-10mm from edge. Yield loss 11%. Tool was idle for 72 hours before processing this lot.\n\nProcess Context: Tool: ETCH-TEL-07. Recipe: CONTACT_ETCH. Extended weekend idle time. First lot after idle shows defects, subsequent lots improving.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber conditioning degradation during idle\n- 72-hour idle time allowed chamber seasoning to degrade\n- First wafers acting as conditioning wafers\n- Subsequent lots improving confirms conditioning recovery\n\n**Evidence**:\n- Long idle time before defect onset\n- Progressive improvement indicates conditioning effect\n\n## Corrective Actions\n\n1. **Condition**: Run 5 additional seasoning wafers\n2. **Verify**: Check chamber matching post-conditioning\n3. **Validate**: Confirm edge uniformity <5% before production\n\n## Prevention Measures\n\n- Require minimum 5 seasoning wafers after >24 hour idle\n- Add idle time tracking to chamber status\n- Implement auto-conditioning recipe for extended idle\n\n**Severity**: Minor\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2025-3901. Defects 6-9mm from edge. Yield loss 19%. Pattern asymmetric - heavier on one side.\n\nProcess Context: Tool: ETCH-LAM-08. Recipe: OXIDE_ETCH. Gas distribution shower head replaced last PM. Asymmetric flow suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead installation misalignment\n- Asymmetric pattern indicates non-uniform gas flow\n- New showerhead may not be centered properly\n- One-sided defect concentration confirms flow asymmetry\n\n**Evidence**:\n- Asymmetric defect pattern\n- Recent showerhead replacement timing matches onset\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Inspect**: Verify showerhead centering (spec: \u00b10.5mm)\n3. **Re-install**: If offset, re-seat showerhead with alignment jig\n4. **Validate**: Run gas flow uniformity check\n\n## Prevention Measures\n\n- Add showerhead alignment verification to PM checklist\n- Require gas uniformity qual after showerhead change\n- Document installation procedure with photos\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-4234. Pattern 10-13mm from edge. Yield loss 14%. Defects look like under-etch with residue remaining.\n\nProcess Context: Tool: ETCH-AMAT-02. Recipe: POLY_ETCH_V4. Endpoint detection showing early trigger. RF power 5% below setpoint.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF power delivery degradation\n- RF power 5% below setpoint indicates generator or matching issue\n- Reduced power causing incomplete etch at edges\n- Early endpoint trigger confirms insufficient etch\n\n**Evidence**:\n- Under-etch residue pattern\n- RF power deviation from setpoint\n- Early endpoint detection\n\n## Corrective Actions\n\n1. **Verify**: Check RF generator output on ETCH-AMAT-02\n2. **Calibrate**: If drifted, recalibrate RF power delivery\n3. **Inspect**: Check RF matching network components\n4. **Validate**: Confirm RF power within \u00b12% of setpoint\n\n## Prevention Measures\n\n- Add RF power delivery to daily health check\n- Set FDC alarm for RF deviation >3%\n- Schedule RF system calibration quarterly\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-4567. Defects 5-8mm from edge. Yield loss 16%. Pattern only on 200mm wafers, 300mm wafers on same tool normal.\n\nProcess Context: Tool: ETCH-TEL-09 (dual-size capable). Recipe: OXIDE_ETCH. 200mm edge ring adapter installed. 300mm uses native configuration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: 200mm edge ring adapter wear or misalignment\n- 200mm adapter specific to this wafer size\n- 300mm normal confirms tool base condition OK\n- Adapter may be worn or not properly seated\n\n**Correlation**:\n- Only 200mm wafers affected\n- 300mm wafers rule out general tool issue\n\n## Corrective Actions\n\n1. **Inspect**: Check 200mm edge ring adapter P/N 715-2200\n2. **Verify**: Confirm adapter seating and centering\n3. **Replace**: If worn >0.3mm, install new adapter\n4. **Validate**: Run 200mm qual wafer for edge uniformity\n\n## Prevention Measures\n\n- Track 200mm adapter usage separately\n- Add adapter inspection to size change procedure\n- Maintain dedicated adapter inventory\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-4890. Ring pattern at 9-12mm from edge. Yield loss 22%. Both chambers on cluster tool affected.\n\nProcess Context: Tool: ETCH-LAM-10 (dual chamber). Recipe: METAL_ETCH. Both Chamber A and Chamber B showing identical pattern. Shared transfer module suspect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transfer module contamination affecting both chambers\n- Identical pattern in both chambers indicates shared source\n- Transfer module is common element between chambers\n- Particles or contamination in transfer creating edge defects\n\n**Evidence**:\n- Both chambers affected rules out individual chamber issue\n- Transfer module is only shared component\n\n## Corrective Actions\n\n1. **Immediate**: Hold ETCH-LAM-10 both chambers\n2. **Inspect**: Check transfer module for particles/contamination\n3. **Clean**: Wet clean transfer module and robot blade\n4. **Validate**: Run particle monitor wafer through both chambers\n\n## Prevention Measures\n\n- Add transfer module to PM cleaning scope\n- Monitor particle counts in transfer module\n- Track dual-chamber correlation defects\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-5123. Defects 6-10mm from edge. Yield loss 8%. Pattern appears on every third wafer in sequence.\n\nProcess Context: Tool: ETCH-AMAT-11. Recipe: STI_ETCH. Tool has 3 load locks. Load lock 3 shows higher particle count.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock 3 contamination\n- Every third wafer pattern matches load lock 3 cycle\n- Higher particle count in LL3 confirms contamination source\n- Load lock rotation creates predictable defect pattern\n\n**Correlation**:\n- 1st, 4th, 7th wafers (LL3 processed) affected\n- 2nd, 3rd, 5th, 6th (LL1, LL2) normal\n\n## Corrective Actions\n\n1. **Immediate**: Take load lock 3 offline\n2. **Clean**: Wet clean LL3 interior and door seal\n3. **Verify**: Particle monitor in LL3 shows <5 particles >0.1\u00b5m\n4. **Validate**: Resume and verify no pattern\n\n## Prevention Measures\n\n- Add per-load-lock particle monitoring\n- Include all load locks in PM scope\n- Track load lock specific defect correlation\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-5456. Pattern 7-11mm from edge. Yield loss 17%. Defects started after facility power fluctuation event.\n\nProcess Context: Tool: ETCH-TEL-04. Recipe: POLY_GATE. UPS event logged 2 hours before lot started. RF calibration may have shifted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF calibration drift from power event\n- UPS event may have caused RF system reset or drift\n- Power fluctuation can affect RF matching network state\n- Defect onset after power event confirms correlation\n\n**Evidence**:\n- UPS event logged before defect onset\n- Edge pattern consistent with RF non-uniformity\n\n## Corrective Actions\n\n1. **Verify**: Check RF calibration state on ETCH-TEL-04\n2. **Recalibrate**: Run RF matching network auto-tune\n3. **Validate**: Process qual wafer for edge uniformity\n4. **Document**: Log power event impact\n\n## Prevention Measures\n\n- Add post-power-event RF verification requirement\n- Configure auto-calibration after UPS events\n- Review UPS capacity for etch tools\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2025-5789. Defects 8-14mm from edge. Yield loss 21%. Only recipes with high bias power affected.\n\nProcess Context: Tool: ETCH-LAM-14. Recipes: HIGH_BIAS_POLY (affected), LOW_BIAS_POLY (normal). Edge ring designed for lower bias conditions.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring not rated for high bias recipe\n- HIGH_BIAS_POLY exceeds edge ring design limits\n- Accelerated erosion under high bias conditions\n- LOW_BIAS normal confirms recipe-dependent issue\n\n**Evidence**:\n- Only high bias recipes affected\n- Edge ring operating beyond design envelope\n\n## Corrective Actions\n\n1. **Review**: Check edge ring specifications vs HIGH_BIAS_POLY requirements\n2. **Upgrade**: Install high-bias-rated edge ring P/N 715-4501\n3. **Validate**: Process qual wafer at high bias conditions\n\n## Prevention Measures\n\n- Match consumable specs to recipe requirements\n- Add recipe-to-hardware compatibility check\n- Document hardware requirements per recipe\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-6012. Ring pattern 5-9mm from edge. Yield loss 13%. Defects correlate with plasma instability events in log.\n\nProcess Context: Tool: ETCH-AMAT-05. Recipe: CONTACT_ETCH. FDC log shows 12 plasma instability events during lot processing. Reflected power spikes noted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF matching network degradation\n- Reflected power spikes indicate impedance mismatch\n- 12 plasma instability events confirm matching issues\n- Edge most sensitive to plasma uniformity variations\n\n**Evidence**:\n- FDC logs showing multiple instability events\n- Reflected power spikes during processing\n\n## Corrective Actions\n\n1. **Immediate**: Take ETCH-AMAT-05 offline\n2. **Diagnose**: Run RF matching network diagnostics\n3. **Replace**: If capacitors degraded, replace matching network P/N 0190-B3456\n4. **Validate**: Confirm reflected power <5% during process\n\n## Prevention Measures\n\n- Set FDC alarm for plasma instability events >3 per lot\n- Add reflected power trending to monitoring\n- Schedule matching network inspection quarterly\n\n**Severity**: Critical\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-6345. Defects 10-12mm from edge. Yield loss 9%. Tool recently qualified after extended maintenance.\n\nProcess Context: Tool: ETCH-TEL-06. Recipe: OXIDE_ETCH. Came out of 2-week maintenance. Qual wafers passed but production seeing edge issues.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete qualification after maintenance\n- 2-week maintenance significant scope\n- Qual wafers may not have been representative\n- Production conditions revealing edge sensitivity\n\n**Evidence**:\n- Recent extended maintenance\n- Qual passed but production failing\n- Edge issues suggest chamber not fully stabilized\n\n## Corrective Actions\n\n1. **Review**: Check qual wafer recipe vs production recipe\n2. **Extend**: Run additional 20 seasoning wafers\n3. **Validate**: Re-run qual with production recipe and conditions\n4. **Monitor**: Track next 3 lots closely\n\n## Prevention Measures\n\n- Require qual using production recipes\n- Extend seasoning after major maintenance\n- Add edge uniformity to qual criteria\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-6678. Pattern 6-8mm from edge. Yield loss 23%. Defects appear as micro-masking with grass-like structures.\n\nProcess Context: Tool: ETCH-LAM-15. Recipe: POLY_ETCH. Polymer buildup visible on chamber walls. Chamber clean overdue by 200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive polymer buildup from overdue clean\n- Chamber clean overdue by 200 RF-hours\n- Polymer flaking from walls causing micro-masking\n- Grass-like structures indicate redeposited polymer\n\n**Evidence**:\n- Visible polymer on chamber walls\n- Overdue maintenance schedule\n- Micro-masking pattern at edges\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-15\n2. **Clean**: Perform full chamber wet clean\n3. **Inspect**: Verify walls free of polymer buildup\n4. **Season**: Run 8 conditioning wafers\n5. **Validate**: Confirm no micro-masking on qual wafer\n\n## Prevention Measures\n\n- Enforce chamber clean schedule (no overruns)\n- Add polymer buildup to visual inspection\n- Set hard stop in MES at clean limit\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-6901. Defects 9-11mm from edge. Yield loss 11%. Defects only on first wafer of each cassette.\n\nProcess Context: Tool: ETCH-AMAT-07. Recipe: STI_ETCH_V3. First-wafer effect observed. Chamber cools between cassettes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: First-wafer thermal transient\n- Chamber temperature drops between cassettes\n- First wafer experiences thermal non-uniformity\n- Edge more sensitive to temperature variations\n\n**Correlation**:\n- Only first wafer of each cassette affected\n- Subsequent wafers normal after chamber stabilizes\n\n## Corrective Actions\n\n1. **Implement**: Add dummy wafer at start of each cassette\n2. **Verify**: Confirm chamber temp stable before production wafer\n3. **Validate**: Monitor first-wafer yield improvement\n\n## Prevention Measures\n\n- Add first-wafer dummy to standard practice\n- Reduce idle time between cassettes\n- Add chamber temp verification before first wafer\n\n**Severity**: Minor\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-7234. Ring pattern 7-10mm from edge. Yield loss 14%. Pattern appeared after wafer notch orientation change.\n\nProcess Context: Tool: ETCH-TEL-08. Recipe: METAL_ETCH. Wafer notch angle changed from 0\u00b0 to 45\u00b0 for new process. Edge etch now non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber asymmetry exposed by notch rotation\n- 45\u00b0 notch orientation exposes chamber asymmetry\n- Original 0\u00b0 orientation may have masked edge non-uniformity\n- Chamber gas flow or RF field has angular dependence\n\n**Evidence**:\n- Defect onset matches notch orientation change\n- Pattern indicates directional chamber asymmetry\n\n## Corrective Actions\n\n1. **Characterize**: Run DOE for edge uniformity vs orientation\n2. **Optimize**: Adjust gas flow to reduce asymmetry\n3. **Alternative**: Consider keeping 0\u00b0 orientation if process allows\n4. **Validate**: Confirm edge uniformity <5% at 45\u00b0 orientation\n\n## Prevention Measures\n\n- Qualify chamber for all notch orientations\n- Document orientation sensitivity per tool\n- Add orientation to recipe matching criteria\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-7567. Defects 8-12mm from edge. Yield loss 18%. Defects have chemical stain appearance.\n\nProcess Context: Tool: ETCH-LAM-16. Recipe: CONTACT_ETCH. Wet clean step follows etch. DI water quality showing elevated particles at edge rinse nozzle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water contamination at edge rinse\n- Elevated particles in edge rinse nozzle\n- Chemical stain indicates incomplete rinse or contaminated water\n- Edge rinse specific issue explains ring pattern\n\n**Evidence**:\n- Chemical stain appearance confirms wet process issue\n- Particle count elevated at edge nozzle\n\n## Corrective Actions\n\n1. **Verify**: Check DI water quality at edge rinse (spec: >18 M\u03a9\u00b7cm)\n2. **Clean**: Flush and clean edge rinse nozzle\n3. **Replace**: If nozzle clogged, replace P/N 123-4567\n4. **Validate**: Confirm DI water particle count <50/mL\n\n## Prevention Measures\n\n- Add per-nozzle DI water monitoring\n- Include nozzle inspection in PM\n- Track edge rinse effectiveness\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-7890. Defects 5-7mm from edge. Yield loss 12%. Defects look like thin film delamination.\n\nProcess Context: Tool: ETCH-AMAT-10. Recipe: GATE_ETCH. Previous CVD step had edge thickness variation. Incoming wafer stress may be factor.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incoming film stress causing edge delamination\n- CVD edge thickness variation creating stress gradient\n- Etch process exacerbating stress-induced delamination\n- Edge most susceptible due to film thickness variation\n\n**Evidence**:\n- Delamination pattern at edge\n- Previous CVD had edge thickness variation\n\n## Corrective Actions\n\n1. **Review**: Check incoming CVD edge thickness specs\n2. **Coordinate**: Work with CVD team to improve edge uniformity\n3. **Screen**: Add incoming edge thickness inspection\n4. **Validate**: Process lot with improved CVD uniformity\n\n## Prevention Measures\n\n- Add edge thickness to incoming inspection\n- Coordinate specs between CVD and etch\n- Track edge delamination correlation to incoming film\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-8123. Ring pattern 11-14mm from edge. Yield loss 20%. Pattern only on HVM (high volume mfg) recipe, R&D recipe normal.\n\nProcess Context: Tool: ETCH-TEL-10. Recipes: HVM_POLY (affected), RD_POLY (normal). HVM recipe has tighter process window.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HVM recipe edge sensitivity beyond chamber capability\n- HVM recipe tighter specs expose chamber limitations\n- R&D recipe more tolerant of edge variations\n- Chamber marginal for HVM requirements\n\n**Evidence**:\n- Only HVM recipe affected\n- R&D recipe normal on same tool\n- HVM has stricter uniformity requirements\n\n## Corrective Actions\n\n1. **Analyze**: Compare HVM vs RD edge sensitivity requirements\n2. **Optimize**: Tune HVM recipe for better edge margin\n3. **Alternative**: Consider dedicated tool for HVM\n4. **Validate**: Confirm HVM edge uniformity meets spec\n\n## Prevention Measures\n\n- Match tool capability to recipe requirements\n- Add edge sensitivity to recipe qualification\n- Document tool-to-recipe compatibility matrix\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-8456. Defects 6-9mm from edge. Yield loss 15%. Tool A affected, Tool B (identical model) normal.\n\nProcess Context: Tools: ETCH-LAM-17 (affected), ETCH-LAM-18 (normal). Same recipe, same lot split between tools. Tools are matched set.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool-to-tool matching drift\n- ETCH-LAM-17 has drifted from matched state with ETCH-LAM-18\n- Same recipe and lot rules out recipe/material issues\n- Tool-specific hardware or calibration difference\n\n**Correlation**:\n- Same lot split between tools\n- Only LAM-17 affected confirms tool-specific issue\n\n## Corrective Actions\n\n1. **Compare**: Run matching wafers on both tools\n2. **Identify**: Find parameter differences (RF, pressure, temperature)\n3. **Calibrate**: Re-match ETCH-LAM-17 to ETCH-LAM-18 baseline\n4. **Validate**: Confirm matching within \u00b13% for all parameters\n\n## Prevention Measures\n\n- Run weekly tool matching monitors\n- Track tool-to-tool delta trends\n- Set matching drift alarm limits\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-8789. Defects 8-11mm from edge. Yield loss 19%. Pattern severity varies by wafer - some wafers worse than others.\n\nProcess Context: Tool: ETCH-AMAT-12. Recipe: OXIDE_ETCH. ESC He backside pressure showing slow drift. Pressure varying from wafer to wafer.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC helium leak causing variable thermal contact\n- He backside pressure drifting indicates ESC seal degradation\n- Variable pressure = variable thermal uniformity\n- Wafer-to-wafer variation matches He pressure variation\n\n**Evidence**:\n- He pressure not stable between wafers\n- Defect severity correlates with pressure readings\n\n## Corrective Actions\n\n1. **Immediate**: Check ESC seal condition on ETCH-AMAT-12\n2. **Replace**: Install new ESC seal P/N 0021-A7890\n3. **Verify**: Confirm He pressure stable at 15 Torr \u00b11\n4. **Validate**: Process qual wafers, verify consistent edge uniformity\n\n## Prevention Measures\n\n- Add He pressure stability to FDC monitoring\n- Set alarm for pressure variation >2 Torr\n- Schedule ESC seal replacement per vendor recommendation\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-9012. Ring pattern 7-9mm from edge. Yield loss 10%. Defects only at 12 o'clock and 6 o'clock positions.\n\nProcess Context: Tool: ETCH-TEL-11. Recipe: POLY_GATE. Gas injection from two opposing ports. Port positions match defect locations.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas injection port non-uniformity\n- Defects at 12 and 6 o'clock match gas port positions\n- Ports may have unequal flow or be partially blocked\n- Creates localized edge non-uniformity at injection points\n\n**Evidence**:\n- Defect positions align with gas port locations\n- Pattern symmetry matches dual-port configuration\n\n## Corrective Actions\n\n1. **Inspect**: Check both gas injection ports on ETCH-TEL-11\n2. **Clean**: Clear any blockage or deposits\n3. **Balance**: Verify equal flow from both ports\n4. **Validate**: Run uniformity wafer, confirm no positional pattern\n\n## Prevention Measures\n\n- Add port inspection to PM checklist\n- Monitor gas flow balance between ports\n- Clean ports at defined interval\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2025-9345. Defects 9-13mm from edge. Yield loss 16%. Defects started after Ar gas bottle change.\n\nProcess Context: Tool: ETCH-LAM-19. Recipe: METAL_ETCH. New Ar gas bottle installed yesterday. Gas purity certification shows 99.999% (same spec as previous).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture or contamination in gas line after bottle change\n- Bottle change may have introduced moisture to gas line\n- Even brief air exposure during change can cause contamination\n- Purity cert OK but line may be contaminated\n\n**Evidence**:\n- Defect onset immediately after bottle change\n- Same spec bottle rules out inherent gas quality issue\n\n## Corrective Actions\n\n1. **Purge**: Extended purge of Ar gas line (2x normal)\n2. **Verify**: Check inline moisture monitor reading\n3. **Replace**: If moisture elevated, replace line filter\n4. **Validate**: Process test wafer, verify no edge defects\n\n## Prevention Measures\n\n- Require extended purge after bottle change\n- Add moisture check to bottle change procedure\n- Use dedicated change procedure for critical gases\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2025-9678. Defects 5-8mm from edge. Yield loss 25%. All lots on this tool affected this week.\n\nProcess Context: Tool: ETCH-AMAT-13. Recipe: STI_ETCH. O-ring replacement scheduled but postponed due to production pressure. RF-hours: 3,100.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Deferred O-ring replacement causing chronic edge defects\n- RF-hours at 3,100 far exceeds 2,500 hour limit\n- All lots affected this week confirms persistent issue\n- Postponed PM creating ongoing yield loss\n\n**Evidence**:\n- Known PM overdue\n- All recent lots showing same pattern\n- RF-hours 24% beyond limit\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-13 (no exceptions)\n2. **Replace**: Install O-ring P/N 839-0127\n3. **Leak check**: Verify <1 mTorr/min\n4. **Validate**: Qual wafer before production release\n\n## Prevention Measures\n\n- **Critical**: Never defer safety/quality PMs for production\n- Set hard stop in scheduler at RF-hour limits\n- Escalate PM conflicts to management\n- Calculate true cost of deferred PM vs yield loss\n\n**Severity**: Critical\n**Yield Impact**: 25%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2025-9901. Ring pattern 10-14mm from edge. Yield loss 13%. Defects appear after overnight idle, clear after 2-3 wafers.\n\nProcess Context: Tool: ETCH-TEL-12. Recipe: CONTACT_ETCH. Chamber idle overnight 12+ hours. No auto-conditioning configured.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber deconditioning during overnight idle\n- 12+ hour idle allows seasoning degradation\n- First wafers reconditioning the chamber\n- No auto-conditioning means manual recovery needed\n\n**Evidence**:\n- Pattern appears after overnight idle\n- Clears after 2-3 wafers (conditioning effect)\n- Repeatable pattern each morning\n\n## Corrective Actions\n\n1. **Immediate**: Run 3 dummy wafers each morning before production\n2. **Configure**: Set up auto-conditioning recipe for extended idle\n3. **Validate**: Verify no edge defects on first production wafer\n\n## Prevention Measures\n\n- Implement auto-conditioning for idle >8 hours\n- Add idle time to shift handoff checklist\n- Schedule seasoning wafers for start of each shift\n\n**Severity**: Minor\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-0234. Defects 7-10mm from edge. Yield loss 17%. Pattern appeared after seismic sensor triggered.\n\nProcess Context: Tool: ETCH-LAM-20. Recipe: POLY_ETCH. Minor earthquake registered 6 hours before lot. Seismic interlock triggered but reset. Tool alignment suspect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool misalignment from seismic event\n- Earthquake may have shifted sensitive alignments\n- Seismic interlock triggered indicates significant event\n- Edge defects suggest chuck or gas distribution shifted\n\n**Evidence**:\n- Seismic event logged before defect onset\n- Interlock triggered indicating motion detected\n\n## Corrective Actions\n\n1. **Verify**: Check all mechanical alignments on ETCH-LAM-20\n2. **Calibrate**: Run full alignment verification procedure\n3. **Test**: Process alignment verification wafers\n4. **Validate**: Confirm edge uniformity restored\n\n## Prevention Measures\n\n- Require full tool qual after seismic events\n- Add post-seismic checklist to procedures\n- Consider seismic isolation for critical tools\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-0567. Defects 6-11mm from edge. Yield loss 14%. Only second chamber of dual-chamber tool affected.\n\nProcess Context: Tool: ETCH-AMAT-14 (dual chamber). Chamber A: normal. Chamber B: edge defects. Both chambers use same recipe. Chamber B had PM last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber B post-PM issue\n- Chamber A normal rules out recipe/material issues\n- Chamber B PM last week correlates with defect onset\n- PM may have introduced configuration difference\n\n**Evidence**:\n- Only Chamber B affected\n- Recent PM on Chamber B\n- Same recipe on both chambers\n\n## Corrective Actions\n\n1. **Compare**: Review PM actions on Chamber B vs Chamber A baseline\n2. **Verify**: Check all consumable installations in Chamber B\n3. **Match**: Re-verify Chamber B matches Chamber A\n4. **Validate**: Run matching wafers on both chambers\n\n## Prevention Measures\n\n- Require chamber matching verification after PM\n- Document all PM actions for comparison\n- Run qual wafers immediately after PM\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-0890. Ring pattern 8-12mm from edge. Yield loss 21%. Defects correlate with high humidity day (85% RH fab ambient).\n\nProcess Context: Tool: ETCH-TEL-13. Recipe: OXIDE_ETCH. HVAC system struggled on high humidity day. Mini-environment showing elevated moisture.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture contamination on high humidity day\n- Fab ambient 85% RH overwhelmed HVAC capacity\n- Mini-environment moisture affecting wafer edge\n- Edge most susceptible to moisture-induced defects\n\n**Evidence**:\n- High humidity day correlates with defect onset\n- Mini-environment moisture elevated\n- HVAC system at capacity limit\n\n## Corrective Actions\n\n1. **Immediate**: Verify HVAC restored to spec (<45% RH)\n2. **Purge**: Extended N2 purge of mini-environment\n3. **Monitor**: Check moisture levels before resuming\n4. **Validate**: Process test wafer when humidity controlled\n\n## Prevention Measures\n\n- Add humidity excursion alerts\n- Upgrade HVAC capacity for peak humidity days\n- Implement production hold for RH >60%\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-1123. Defects 5-9mm from edge. Yield loss 11%. Pattern visible only on back-side inspection.\n\nProcess Context: Tool: ETCH-LAM-21. Recipe: STI_ETCH. Focus ring has backside contact point. ESC showing backside He leak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside seal leaking at edge\n- He leak at ESC edge creating backside damage\n- Focus ring contact point may be compromised\n- Backside-only defects confirm underneath contact issue\n\n**Evidence**:\n- Defects on backside only\n- ESC He leak detected\n- Focus ring contact point location\n\n## Corrective Actions\n\n1. **Verify**: Check ESC backside seal condition\n2. **Inspect**: Examine focus ring contact surface\n3. **Replace**: ESC edge seal P/N 0021-B5678\n4. **Validate**: Confirm He pressure stable, no backside defects\n\n## Prevention Measures\n\n- Add backside inspection to qual routine\n- Monitor He leak rate trends\n- Include ESC seal in PM scope\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-1456. Defects 9-14mm from edge. Yield loss 18%. Tool was recently relocated from adjacent fab bay.\n\nProcess Context: Tool: ETCH-AMAT-15. Recipe: METAL_ETCH. Tool moved and reinstalled last month. Full qual passed but edge uniformity marginal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool relocation affecting edge uniformity\n- Tool move may have affected leveling or alignment\n- New facility connections may differ slightly\n- Marginal qual suggests edge sensitivity to setup\n\n**Evidence**:\n- Recent tool relocation\n- Qual passed but marginal on edge uniformity\n- Production now showing edge failures\n\n## Corrective Actions\n\n1. **Re-level**: Verify tool leveling at new location\n2. **Check**: Confirm all utility connections matched to spec\n3. **Optimize**: Tune recipe for edge uniformity at new location\n4. **Validate**: Re-qual with stricter edge criteria\n\n## Prevention Measures\n\n- Add edge uniformity emphasis to relocation qual\n- Document baseline before and after move\n- Allow longer stabilization period after move\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-1789. Ring pattern 6-10mm from edge. Yield loss 15%. Defects match signature from ETCH-LAM-22, but lot was processed on ETCH-LAM-23.\n\nProcess Context: Tool: ETCH-LAM-23. But wafer map signature matches known ETCH-LAM-22 pattern. Lot routing history shows incorrect tool assignment in MES.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MES tool routing error - wrong tool recorded\n- Wafers actually processed on ETCH-LAM-22 (not LAM-23)\n- MES recorded wrong tool assignment\n- Known LAM-22 edge issue affecting this lot\n\n**Evidence**:\n- Defect signature matches LAM-22 not LAM-23\n- MES routing discrepancy suspected\n\n## Corrective Actions\n\n1. **Verify**: Check actual tool processing records\n2. **Correct**: Update MES lot history with correct tool\n3. **Fix**: Address known edge issue on ETCH-LAM-22\n4. **Validate**: Confirm correct routing for future lots\n\n## Prevention Measures\n\n- Add tool ID verification at load/unload\n- Implement tool barcode scanning\n- Audit routing accuracy regularly\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-2012. Defects 7-11mm from edge. Yield loss 22%. Only production wafers affected, monitor wafers from same lot normal.\n\nProcess Context: Tool: ETCH-TEL-14. Recipe: POLY_GATE. Monitor wafers are blanket films. Production wafers have device patterns.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pattern-dependent loading effect at edge\n- Production wafers with patterns have different etch loading\n- Blanket monitor wafers don't expose loading effect\n- Edge etch rate sensitive to pattern density\n\n**Evidence**:\n- Only patterned production wafers affected\n- Blanket monitors normal\n- Same recipe and tool\n\n## Corrective Actions\n\n1. **Analyze**: Characterize etch loading vs pattern density\n2. **Adjust**: Modify recipe for edge loading compensation\n3. **Test**: Use patterned monitor wafers for qualification\n4. **Validate**: Confirm production wafers meet edge uniformity\n\n## Prevention Measures\n\n- Use patterned monitors for process qual\n- Add loading effect compensation to recipe\n- Document pattern sensitivity per recipe\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-2345. Defects 8-13mm from edge. Yield loss 16%. Defects started after recipe revision for yield improvement.\n\nProcess Context: Tool: ETCH-LAM-24. Recipe: CONTACT_V3 (updated from V2). V3 has modified edge exclusion zone. V2 had no edge issues.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe revision reduced edge margin\n- V3 modified edge exclusion zone settings\n- Changes intended for yield improvement affected edge uniformity\n- V2 normal confirms change introduced defect\n\n**Evidence**:\n- Defect onset matches recipe revision\n- V2 had no edge issues\n- Edge exclusion zone was modified\n\n## Corrective Actions\n\n1. **Review**: Compare V2 vs V3 edge exclusion settings\n2. **Revert**: Restore V2 edge exclusion zone values\n3. **Test**: Process test wafer with hybrid settings\n4. **Validate**: Achieve yield improvement without edge impact\n\n## Prevention Measures\n\n- Require edge uniformity check for recipe changes\n- Test recipe revisions with edge-sensitive wafers\n- Document all parameter changes and impacts\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-2678. Ring pattern 5-8mm from edge. Yield loss 19%. Tool has been intermittently showing this issue for 2 weeks.\n\nProcess Context: Tool: ETCH-AMAT-16. Recipe: OXIDE_ETCH. Intermittent edge defects. Maintenance attempted 3 times. Root cause still not found.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Systematic investigation needed - intermittent root cause\n- 3 maintenance attempts unsuccessful indicates complex issue\n- Intermittent nature suggests variable condition\n- Need comprehensive diagnostic approach\n\n**Recommended Investigation**:\n1. Collect FDC data from all affected vs unaffected lots\n2. Correlate with environmental conditions (humidity, temp)\n3. Check for pattern with time of day or shift\n4. Review all replaced components for common thread\n\n## Corrective Actions\n\n1. **Data**: Compile comprehensive FDC analysis\n2. **DOE**: Run controlled experiments isolating variables\n3. **Escalate**: Engage vendor support for diagnosis\n4. **Backup**: Route critical lots to alternate tool\n\n## Prevention Measures\n\n- Document all troubleshooting attempts\n- Use structured problem-solving methodology\n- Set up enhanced monitoring during investigation\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-2901. Defects 10-15mm from edge. Yield loss 12%. Defects only on 450mm development wafers, 300mm production normal.\n\nProcess Context: Tool: ETCH-TEL-15 (450mm development). Recipe: 450_POLY_DEV. First lots on new 450mm platform. Edge hardware scaled from 300mm design.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: 450mm edge hardware scaling inadequate\n- Edge ring scaled from 300mm may not be optimal for 450mm\n- Larger wafer diameter exposes edge non-uniformity\n- Development platform still being optimized\n\n**Evidence**:\n- Only 450mm wafers affected\n- 300mm production normal\n- Edge hardware derived from 300mm design\n\n## Corrective Actions\n\n1. **Analyze**: Characterize 450mm edge uniformity profile\n2. **Redesign**: Work with vendor on 450mm-specific edge ring\n3. **Optimize**: Tune recipe for 450mm edge compensation\n4. **Validate**: Qual with 450mm-specific edge criteria\n\n## Prevention Measures\n\n- Develop 450mm-specific consumables\n- Don't assume 300mm scaling works for 450mm\n- Collaborate with equipment vendor on development\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern on lot W2024-3234. Defects 6-9mm from edge. Yield loss 20%. Defects appeared after new photoresist supplier qualified.\n\nProcess Context: Tool: ETCH-LAM-25. Recipe: GATE_ETCH. New PR supplier qualified last month. PR edge coverage may differ from previous supplier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New photoresist edge coverage difference\n- New supplier PR may have different edge flow characteristics\n- Edge coverage affects etch mask protection\n- Previous supplier PR had better edge margin\n\n**Evidence**:\n- Defect onset matches new supplier qualification\n- Same etch recipe with different results\n- Edge specific indicates mask coverage issue\n\n## Corrective Actions\n\n1. **Compare**: Analyze edge coverage - new vs old PR\n2. **Adjust**: Modify spin coat recipe for new PR edge flow\n3. **Test**: Optimize EBR for new PR characteristics\n4. **Validate**: Confirm edge protection adequate with new PR\n\n## Prevention Measures\n\n- Include edge coverage in PR qualification criteria\n- Test new materials at edge-sensitive processes\n- Maintain backup supply of previous PR\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects on lot W2024-3567. Ring pattern 8-12mm from edge. Yield loss 14%. Defects appear random in occurrence - 3 lots OK, then 1 lot bad.\n\nProcess Context: Tool: ETCH-AMAT-17. Recipe: STI_ETCH. Pattern seems random. No obvious correlation to PM, shift, or recipe. Multiple factors suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Multi-factor interaction causing intermittent defects\n- Random occurrence suggests multiple contributing factors\n- Single root cause unlikely given pattern\n- May require multivariate analysis\n\n**Possible Contributing Factors**:\n- Chamber conditioning state\n- Incoming wafer variation\n- Gas flow fluctuations\n- Temperature variations\n\n## Corrective Actions\n\n1. **Collect**: Enhanced data collection on next 20 lots\n2. **Analyze**: Multivariate statistical analysis\n3. **Identify**: Find factor combinations causing defects\n4. **Control**: Tighten limits on identified factors\n\n## Prevention Measures\n\n- Implement enhanced FDC monitoring\n- Use statistical process control for early detection\n- Document all environmental conditions\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring defects detected on lot W2024-3890. Defects 7-10mm from edge. Yield loss 17%. Same tool, same recipe as yesterday - yesterday was clean.\n\nProcess Context: Tool: ETCH-TEL-16. Recipe: CONTACT_ETCH. No changes between yesterday and today. Only difference is operator (trainee vs experienced).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator procedure variation\n- Only variable is operator change (trainee today)\n- Trainee may have subtle procedure differences\n- Possible loading, alignment, or parameter entry variation\n\n**Evidence**:\n- Yesterday clean with experienced operator\n- Today defective with trainee\n- No other variables changed\n\n## Corrective Actions\n\n1. **Observe**: Watch trainee perform wafer load/processing\n2. **Identify**: Find procedure deviation from standard\n3. **Correct**: Retrain on proper procedure\n4. **Verify**: Supervise next lot processing\n\n## Prevention Measures\n\n- Require supervision during training period\n- Standardize and document all procedures\n- Add operator certification checkpoints\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "edge_ring",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects detected on lot W2024-4123. Defects within 40mm radius of wafer center. Yield loss 16%.\n\nProcess Context: Tool: CVD-AMAT-03. Recipe: TEOS_DEP. Chamber opened for showerhead inspection 48 hours ago. Only 3 seasoning wafers run.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber seasoning after maintenance\n- Chamber opened 48 hours ago but only 3 seasoning wafers run\n- Minimum 5-10 seasoning wafers required after chamber open\n- Center region most sensitive to seasoning state\n\n**Evidence**:\n- Defect onset immediately after maintenance\n- Only 3 of required 5-10 seasoning wafers run\n\n## Corrective Actions\n\n1. **Immediate**: Run additional 7 seasoning wafers on CVD-AMAT-03\n2. **Verify**: Check thickness uniformity after seasoning\n3. **Validate**: Run 49-point thickness map, confirm <2% variation\n\n## Prevention Measures\n\n- Enforce minimum 10 seasoning wafers after chamber open\n- Add seasoning wafer count to PM completion checklist\n- Block production until seasoning complete\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4456. Thickness variation shows center 8% thinner than edge. 25 wafers affected. Yield loss 21%.\n\nProcess Context: Tool: CVD-LAM-05. Recipe: OXIDE_DEP_V2. Showerhead at 15,000 RF-hours. Deposition rate trending down over last month.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead degradation causing center-thin deposition\n- Showerhead at 15,000 RF-hours likely has blocked holes at center\n- Center gas flow reduced causing lower deposition rate\n- 8% center-thin confirms non-uniform gas distribution\n\n**Evidence**:\n- Deposition rate trending down over month\n- 8% thickness variation exceeds <2% spec\n- High RF-hour count on showerhead\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-05\n2. **Remove**: Disassemble showerhead P/N 0021-43567\n3. **Clean**: Ultrasonic clean to clear blocked holes\n4. **Inspect**: Verify hole pattern uniformity\n5. **Validate**: Run 49-point thickness map, confirm uniformity <2%\n\n## Prevention Measures\n\n- Schedule showerhead clean at 10,000 RF-hours\n- Track deposition rate trend for early warning\n- Add center/edge ratio to FDC monitoring\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region defects on lot W2024-4789. Circular pattern within 35mm radius. Defects appear as film stress cracks. Yield loss 18%.\n\nProcess Context: Tool: CVD-AMAT-07. Recipe: SIN_STRESS. Temperature uniformity showing 5\u00b0C center-to-edge delta. Spec is \u00b12\u00b0C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature non-uniformity causing film stress\n- 5\u00b0C center-to-edge delta exceeds \u00b12\u00b0C spec\n- Temperature gradient creating differential film stress\n- Stress concentration at center causing crack initiation\n\n**Evidence**:\n- Temperature uniformity out of spec\n- Stress crack morphology at center\n- Circular pattern matches thermal gradient\n\n## Corrective Actions\n\n1. **Calibrate**: Check center zone heater on CVD-AMAT-07\n2. **Verify**: Thermocouple accuracy at center position\n3. **Adjust**: Tune zone temperatures for <2\u00b0C uniformity\n4. **Validate**: Run thermal uniformity wafer\n\n## Prevention Measures\n\n- Add temperature uniformity to daily qual\n- Set FDC alarm for temperature delta >3\u00b0C\n- Calibrate thermocouples monthly\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated particle defects on lot W2024-5012. Particles clustered within 45mm of center. Yield loss 14%.\n\nProcess Context: Tool: CVD-TEL-02. Recipe: W_CVD. Chamber ceiling not cleaned for 8,000 RF-hours. Particle count elevated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle fall-on from contaminated chamber ceiling\n- 8,000 RF-hours since ceiling clean exceeds 5,000 hour limit\n- Particles accumulating on ceiling then falling on wafer center\n- Center concentration matches ceiling geometry\n\n**Evidence**:\n- High RF-hours since last ceiling clean\n- Elevated particle counts\n- Center cluster pattern\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-02\n2. **Clean**: Wet clean chamber ceiling\n3. **Verify**: Particle monitor wafer shows <0.1 particles/cm\u00b2\n4. **Season**: Run 5 conditioning wafers\n\n## Prevention Measures\n\n- Schedule ceiling clean at 5,000 RF-hours\n- Track particle count trends\n- Add ceiling inspection to PM\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-5345. Wafer bow detected at center causing resist thickness variation. Yield loss 12%.\n\nProcess Context: Tool: CVD-AMAT-04. Recipe: LPCVD_SIN. Chuck vacuum showing 420 Torr (spec: >500 Torr). Center clamping weak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chuck vacuum causing center bow\n- Chuck vacuum at 420 Torr below 500 Torr spec\n- Weak clamping allows wafer center to bow during process\n- Bow affects subsequent lithography uniformity\n\n**Evidence**:\n- Chuck vacuum below spec\n- Center bow detected\n- Resist thickness variation at center\n\n## Corrective Actions\n\n1. **Verify**: Check vacuum pump and lines on CVD-AMAT-04\n2. **Leak check**: He leak check on chuck seals\n3. **Repair**: Replace degraded seals if leak found\n4. **Validate**: Confirm vacuum >500 Torr with wafer loaded\n\n## Prevention Measures\n\n- Add chuck vacuum to FDC monitoring\n- Set alarm for vacuum <480 Torr\n- Include chuck inspection in PM\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region film peeling on lot W2024-5678. Delamination within 30mm radius. 15 wafers affected. Yield loss 24%.\n\nProcess Context: Tool: CVD-LAM-08. Recipe: TEOS_ILD. Pre-clean step was skipped due to recipe error. Adhesion compromised.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Missing pre-clean step causing adhesion failure\n- Recipe error skipped critical pre-clean step\n- Poor surface preparation leading to delamination\n- Center most affected due to film stress concentration\n\n**Evidence**:\n- Pre-clean step missing from process log\n- Delamination pattern indicates adhesion failure\n- Recipe error documented\n\n## Corrective Actions\n\n1. **Immediate**: Correct recipe to include pre-clean step\n2. **Scrap**: Affected wafers likely not recoverable\n3. **Verify**: Recipe validation before production\n4. **Validate**: Process test lot with corrected recipe\n\n## Prevention Measures\n\n- Add recipe step verification to tool release\n- Implement recipe version control\n- Require recipe audit after changes\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6012. Pattern shows voiding at wafer center in metal film. Yield loss 19%.\n\nProcess Context: Tool: PVD-AMAT-06. Recipe: ALCU_DEP. Gas flow at center nozzle showing 5% lower than setpoint. MFC drift suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center MFC drift causing gas starvation\n- Center nozzle flow 5% below setpoint\n- Insufficient sputter gas at center causing voiding\n- MFC calibration drift over time\n\n**Evidence**:\n- Gas flow deviation from setpoint\n- Voiding pattern at center matches gas delivery zone\n\n## Corrective Actions\n\n1. **Verify**: Check center MFC calibration on PVD-AMAT-06\n2. **Recalibrate**: If drifted >3%, recalibrate MFC P/N 0226-34521\n3. **Replace**: If MFC failed, install new unit\n4. **Validate**: Confirm flow within \u00b12% of setpoint\n\n## Prevention Measures\n\n- Schedule MFC calibration every 6 months\n- Add per-nozzle flow monitoring to FDC\n- Track flow deviation trends\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects on lot W2024-6345. Spin coating shows center-thick resist. Yield loss 11%.\n\nProcess Context: Tool: COAT-TEL-03. Recipe: PHOTO_COAT. Spin acceleration profile modified last week. Center dispense volume unchanged.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin acceleration profile not optimized\n- Modified acceleration profile causing resist pooling at center\n- Centrifugal force not sufficient to spread resist evenly\n- Center-thick pattern indicates acceleration issue\n\n**Evidence**:\n- Profile change timing matches defect onset\n- Center-thick pattern confirms spreading issue\n\n## Corrective Actions\n\n1. **Review**: Compare new vs old acceleration profiles\n2. **Adjust**: Increase initial acceleration to improve spreading\n3. **Test**: Run test wafer with adjusted profile\n4. **Validate**: Confirm resist thickness uniformity <3%\n\n## Prevention Measures\n\n- Require uniformity qual after profile changes\n- Document baseline profiles\n- Test changes on non-production wafers first\n\n**Severity**: Minor\n**Yield Impact**: 11%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6678. Plasma damage observed at wafer center during etch. Yield loss 17%.\n\nProcess Context: Tool: ETCH-LAM-09. Recipe: OXIDE_ETCH_V3. RF power split showing center-heavy distribution. Edge power 15% lower than center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform RF power distribution\n- Center-heavy power distribution causing over-etch at center\n- 15% power imbalance exceeds acceptable range\n- Plasma damage from excessive ion bombardment\n\n**Evidence**:\n- RF power center-heavy distribution\n- Plasma damage morphology at center\n- 15% power imbalance measured\n\n## Corrective Actions\n\n1. **Calibrate**: RF power distribution on ETCH-LAM-09\n2. **Verify**: Measure power uniformity across wafer\n3. **Adjust**: Tune RF coil positioning if needed\n4. **Validate**: Confirm power uniformity within \u00b15%\n\n## Prevention Measures\n\n- Add RF power distribution to quarterly cal\n- Monitor etch rate uniformity as proxy\n- Set alarm for power imbalance >10%\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region defects on lot W2024-7012. TEOS film showing center-thin with bubbles. Yield loss 20%.\n\nProcess Context: Tool: CVD-AMAT-08. Recipe: PETEOS_DEP. TEOS liquid supply showing air bubble in line. Bubbles formed during bottle change.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Air bubble in TEOS liquid supply line\n- Bubble introduced during bottle change\n- Air in precursor causing non-uniform deposition\n- Center-thin with bubbles indicates gas-phase disruption\n\n**Evidence**:\n- Air bubble visible in supply line\n- Recent bottle change\n- Bubble defects in deposited film\n\n## Corrective Actions\n\n1. **Immediate**: Stop processing on CVD-AMAT-08\n2. **Purge**: Extended purge of TEOS liquid line\n3. **Verify**: Visual inspection of line for bubbles\n4. **Validate**: Process test wafer, confirm no bubble defects\n\n## Prevention Measures\n\n- Add degassing step after bottle change\n- Implement bubble trap in supply line\n- Document bottle change procedure with purge steps\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-7345. Haze pattern visible at wafer center under dark field inspection. Yield loss 13%.\n\nProcess Context: Tool: CVD-TEL-04. Recipe: SIO2_DEP. Chamber liner at end of life (6,200 RF-hours, spec 5,000). Particles shedding from liner.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner particle shedding\n- Liner at 6,200 RF-hours exceeds 5,000 hour life\n- Degraded liner releasing particles\n- Center haze from accumulated micro-particles\n\n**Evidence**:\n- Liner exceeds recommended life by 24%\n- Haze pattern at center\n- Dark field reveals particle accumulation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-04\n2. **Replace**: Install new chamber liner P/N 0040-87654\n3. **Clean**: Wet clean chamber interior\n4. **Season**: Run 10 conditioning wafers\n5. **Validate**: Dark field inspection shows no haze\n\n## Prevention Measures\n\n- Hard stop at 5,000 RF-hours for liner\n- Track liner usage in PM system\n- Add haze inspection to weekly qual\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated etch residue on lot W2024-7678. Incomplete etch at center within 40mm radius. Yield loss 15%.\n\nProcess Context: Tool: ETCH-AMAT-10. Recipe: POLY_ETCH. Endpoint detection triggered early. Center etch rate 10% slower than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform etch rate with center-slow profile\n- Center etch rate 10% slower causing incomplete etch\n- Endpoint triggered on faster-clearing edge region\n- Center left with residue when process stopped\n\n**Evidence**:\n- Early endpoint detection\n- 10% center-to-edge etch rate difference\n- Residue pattern at center\n\n## Corrective Actions\n\n1. **Adjust**: Modify endpoint algorithm to use center region\n2. **Extend**: Add over-etch time to clear center\n3. **Verify**: Check gas distribution uniformity\n4. **Validate**: Confirm complete etch at center\n\n## Prevention Measures\n\n- Configure endpoint for center region detection\n- Add over-etch margin for uniformity variation\n- Monitor center/edge etch rate ratio\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8012. CMP shows center-thin with dishing. 18 wafers affected. Yield loss 22%.\n\nProcess Context: Tool: CMP-AMAT-02. Recipe: OXIDE_CMP. Pad conditioning showing non-uniform wear. Center region over-polished.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform CMP pad conditioning\n- Pad wear non-uniform creating center-aggressive profile\n- Over-conditioning at center causing excess removal\n- Dishing indicates localized over-polish\n\n**Evidence**:\n- Center-thin profile measured\n- Pad conditioning wear pattern non-uniform\n- Dishing at center\n\n## Corrective Actions\n\n1. **Inspect**: Check pad conditioner disk wear pattern\n2. **Replace**: If worn non-uniformly, install new conditioner P/N 7891-2345\n3. **Adjust**: Modify conditioning sweep profile\n4. **Validate**: Run uniformity wafer, confirm <3% variation\n\n## Prevention Measures\n\n- Track pad conditioning uniformity\n- Schedule conditioner replacement per spec\n- Monitor removal rate uniformity\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center region oxidation on lot W2024-8345. Unwanted oxide growth at center. Yield loss 10%.\n\nProcess Context: Tool: THERMAL-TEL-01. Recipe: ANNEAL_700C. Furnace tube showing O2 contamination at center zone. N2 purge incomplete.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O2 contamination from incomplete N2 purge\n- Center zone has residual O2 from incomplete purge\n- Oxidation occurring during high-temperature anneal\n- Center most affected due to gas flow pattern\n\n**Evidence**:\n- O2 detected at center zone\n- Oxidation pattern at center\n- N2 purge parameters marginal\n\n## Corrective Actions\n\n1. **Verify**: Check N2 purge flow and duration\n2. **Extend**: Increase purge time by 50%\n3. **Leak check**: Verify tube seals for air ingress\n4. **Validate**: Process test wafer, confirm no oxidation\n\n## Prevention Measures\n\n- Add O2 monitoring to furnace zones\n- Increase standard purge time\n- Regular tube seal inspection\n\n**Severity**: Minor\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects on lot W2024-8678. Implant damage visible at wafer center. Yield loss 19%.\n\nProcess Context: Tool: IMPLANT-AMAT-01. Recipe: BF2_IMPLANT. Beam current instability logged. Center dose 8% higher than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam current instability causing dose non-uniformity\n- Beam current fluctuating during implant\n- Center receiving 8% higher dose\n- Implant damage from overdose at center\n\n**Evidence**:\n- Beam current instability in log\n- 8% dose variation center-to-edge\n- Damage pattern at center\n\n## Corrective Actions\n\n1. **Diagnose**: Check beam current controller on IMPLANT-AMAT-01\n2. **Calibrate**: If drifted, recalibrate beam control\n3. **Replace**: If controller faulty, replace P/N 0190-C4567\n4. **Validate**: Confirm dose uniformity <3% across wafer\n\n## Prevention Measures\n\n- Add beam current stability to FDC\n- Set alarm for current variation >5%\n- Schedule beam system maintenance\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9012. Lithography shows center-defocus pattern. CD variation 12% at center. Yield loss 16%.\n\nProcess Context: Tool: LITH-ASML-03. Recipe: VIA1_PHOTO. Wafer stage leveling showing 50nm height variation at center. Spec is <20nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer stage leveling error at center\n- Stage height variation 50nm exceeds 20nm spec\n- Center focus error causing CD variation\n- 12% CD variation from defocus\n\n**Evidence**:\n- Stage leveling shows 50nm height error at center\n- CD variation matches defocus pattern\n- Center-specific issue\n\n## Corrective Actions\n\n1. **Calibrate**: Wafer stage leveling system on LITH-ASML-03\n2. **Verify**: Height sensor accuracy at center zone\n3. **Adjust**: If sensor degraded, replace P/N 4022-87654\n4. **Validate**: Confirm stage height uniformity <20nm\n\n## Prevention Measures\n\n- Add stage leveling check to daily qual\n- Monitor CD uniformity trends\n- Calibrate leveling system monthly\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center region particle contamination on lot W2024-9345. Particles within 35mm of center. Yield loss 11%.\n\nProcess Context: Tool: CVD-LAM-12. Recipe: TIN_CVD. Showerhead purge gas showing moisture. Particle formation from moisture reaction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture in showerhead purge gas\n- Moisture reacting with TiN precursor forming particles\n- Center concentration from showerhead geometry\n- Particles nucleating in gas phase\n\n**Evidence**:\n- Moisture detected in purge gas\n- Particle composition consistent with TiN reaction\n- Center pattern matches showerhead distribution\n\n## Corrective Actions\n\n1. **Verify**: Check purge gas moisture level\n2. **Replace**: If >1 ppm, replace purifier/dryer\n3. **Purge**: Extended purge to remove moisture\n4. **Validate**: Confirm moisture <0.5 ppm before production\n\n## Prevention Measures\n\n- Add inline moisture monitoring\n- Set alarm for moisture >1 ppm\n- Regular purifier maintenance\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9678. Film composition non-uniform at center. Stoichiometry off by 4%. Yield loss 14%.\n\nProcess Context: Tool: CVD-AMAT-11. Recipe: SION_DEP. Dual gas ratio showing drift. N2/SiH4 ratio at center off by 3%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas ratio drift affecting center stoichiometry\n- N2/SiH4 ratio 3% off at center injection\n- Composition drift causing film property change\n- 4% stoichiometry variation from gas imbalance\n\n**Evidence**:\n- Gas ratio off at center\n- Film composition analysis shows 4% deviation\n- Dual gas MFC mismatch\n\n## Corrective Actions\n\n1. **Verify**: Check both MFC calibrations on CVD-AMAT-11\n2. **Calibrate**: Recalibrate N2 and SiH4 MFCs\n3. **Balance**: Verify ratio within \u00b11% of setpoint\n4. **Validate**: Film composition analysis on test wafer\n\n## Prevention Measures\n\n- Add gas ratio monitoring to FDC\n- Schedule MFC calibration every 6 months\n- Track film composition trends\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated thermal stress cracks on lot W2025-0123. Cracks within 25mm of center. Yield loss 23%.\n\nProcess Context: Tool: RTP-AMAT-02. Recipe: RTA_1000C. Ramp rate at 200\u00b0C/sec exceeds wafer thermal tolerance. Center heats faster than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive thermal ramp rate causing stress\n- 200\u00b0C/sec ramp rate too aggressive\n- Center heats faster creating thermal gradient\n- Stress concentration at center exceeds material strength\n\n**Evidence**:\n- High ramp rate setting\n- Thermal stress crack morphology\n- Center-concentrated pattern\n\n## Corrective Actions\n\n1. **Reduce**: Lower ramp rate to 100\u00b0C/sec\n2. **Verify**: Check lamp uniformity across wafer\n3. **Test**: Process test wafer at reduced rate\n4. **Validate**: No thermal stress cracks observed\n\n## Prevention Measures\n\n- Set ramp rate limits per wafer type\n- Add thermal stress monitoring\n- Qualify ramp profiles for each recipe\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-0456. Photoresist bubble at wafer center. Single defect but 100% yield killer. Yield loss 8%.\n\nProcess Context: Tool: COAT-TEL-07. Recipe: PHOTO_PR. Resist dispense showing air entrainment. Bubbles forming during dispense.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Air entrainment in resist dispense\n- Air bubble in resist line or nozzle\n- Bubble dispensed at center with resist\n- Single bubble acts as 100% yield killer\n\n**Evidence**:\n- Bubble visible at dispense point\n- Center location matches dispense position\n- Air entrainment in line\n\n## Corrective Actions\n\n1. **Purge**: Bleed air from resist dispense line\n2. **Verify**: Check nozzle for trapped air\n3. **Prime**: Run dispense priming sequence\n4. **Validate**: Inspect test wafer for bubble-free coating\n\n## Prevention Measures\n\n- Add degassing to resist supply\n- Regular nozzle purge between lots\n- Include bubble check in daily qual\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region metal voiding on lot W2025-0789. Voids in copper fill at center. 20 wafers affected. Yield loss 25%.\n\nProcess Context: Tool: ECP-LAM-03. Recipe: CU_PLATE. Plating current density non-uniform. Center current 12% lower than edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform plating current distribution\n- Center current 12% lower than edge\n- Insufficient copper deposition at center\n- Voiding from under-plating\n\n**Evidence**:\n- Current density measurement shows 12% non-uniformity\n- Void pattern at center\n- 20 wafers affected indicates systematic issue\n\n## Corrective Actions\n\n1. **Inspect**: Check anode shield configuration on ECP-LAM-03\n2. **Adjust**: Modify shield position for uniform current\n3. **Verify**: Current density mapping shows <5% variation\n4. **Validate**: Cross-section shows void-free fill\n\n## Prevention Measures\n\n- Add current uniformity to weekly qual\n- Monitor void rate trends\n- Schedule anode/shield maintenance\n\n**Severity**: Critical\n**Yield Impact**: 25%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-1012. Nitride film shows center-region pinholes. Yield loss 15%.\n\nProcess Context: Tool: CVD-TEL-08. Recipe: LPCVD_SIN. Precursor gas flow showing intermittent fluctuation. Center most sensitive to flow variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent gas flow fluctuation\n- Precursor flow fluctuation causing deposition interruption\n- Pinholes forming during flow dips\n- Center region most sensitive to flow uniformity\n\n**Evidence**:\n- Gas flow fluctuation logged\n- Pinhole pattern at center\n- Intermittent nature of defect\n\n## Corrective Actions\n\n1. **Diagnose**: Check MFC for flow instability on CVD-TEL-08\n2. **Replace**: If MFC faulty, install new P/N 0226-56789\n3. **Verify**: Flow stability within \u00b11%\n4. **Validate**: Film shows no pinholes\n\n## Prevention Measures\n\n- Add flow stability monitoring to FDC\n- Set alarm for flow variation >2%\n- Regular MFC health checks\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated contamination on lot W2025-1345. Metal contamination detected at center. Yield loss 21%.\n\nProcess Context: Tool: CVD-AMAT-14. Recipe: USG_DEP. Chamber showerhead showing corrosion. Aluminum particles shedding from showerhead.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead corrosion releasing metal particles\n- Aluminum showerhead corroded from process chemistry\n- Metal particles falling on wafer center\n- Contamination from hardware degradation\n\n**Evidence**:\n- Visible corrosion on showerhead\n- Metal contamination analysis shows aluminum\n- Center pattern matches showerhead position\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-14\n2. **Replace**: Install new showerhead P/N 0021-67890\n3. **Clean**: Wet clean chamber to remove particles\n4. **Season**: Run 10 conditioning wafers\n5. **Validate**: Metal contamination below detection limit\n\n## Prevention Measures\n\n- Track showerhead usage and chemistry exposure\n- Schedule replacement based on chemistry hours\n- Add corrosion inspection to PM\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-1678. Gate oxide integrity failure at center. Yield loss 18%.\n\nProcess Context: Tool: FURNACE-TEL-03. Recipe: GATE_OX_10A. Furnace tube showing particle contamination. Particles embedding in oxide during growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle contamination in furnace tube\n- Particles in tube embedding in gate oxide\n- Center concentration from tube geometry\n- Oxide integrity compromised by embedded particles\n\n**Evidence**:\n- Particles detected in tube\n- Oxide breakdown at center\n- Particle-related failure mode\n\n## Corrective Actions\n\n1. **Immediate**: Remove wafers, tube clean required\n2. **Clean**: HF vapor clean of furnace tube\n3. **Verify**: Particle count in tube below spec\n4. **Validate**: Gate oxide integrity test on qual wafer\n\n## Prevention Measures\n\n- Regular tube particle monitoring\n- Schedule tube cleans per particle count\n- Track gate oxide integrity trends\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region etch non-uniformity on lot W2025-2012. Center etch rate 15% higher than edge. Yield loss 17%.\n\nProcess Context: Tool: ETCH-TEL-09. Recipe: CONTACT_ETCH. Gas distribution plate clogged at edge ports. Center receiving excess gas flow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clogged edge gas ports forcing flow to center\n- Edge ports partially blocked\n- Gas flow concentrated at center\n- 15% higher etch rate at center from excess reactant\n\n**Evidence**:\n- Edge port blockage found\n- Center-fast etch rate measured\n- 15% rate non-uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-09\n2. **Clean**: Clear blocked edge gas ports\n3. **Verify**: Gas flow uniformity across all ports\n4. **Validate**: Etch rate uniformity <5%\n\n## Prevention Measures\n\n- Add gas port inspection to PM\n- Track etch uniformity trends\n- Schedule port cleaning at intervals\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-2345. Resist development incomplete at center. Pattern loss at center. Yield loss 14%.\n\nProcess Context: Tool: DEVELOP-TEL-05. Recipe: TMAH_DEV. Developer dispense arm not reaching center properly. Arm range of motion limited.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer arm mechanical limitation\n- Arm not reaching wafer center fully\n- Incomplete developer coverage at center\n- Pattern loss from under-development\n\n**Evidence**:\n- Arm motion observed to be limited\n- Center region undeveloped\n- Mechanical restriction in arm travel\n\n## Corrective Actions\n\n1. **Inspect**: Check developer arm range of motion on DEVELOP-TEL-05\n2. **Repair**: Fix mechanical restriction (bearing, cable, etc.)\n3. **Calibrate**: Verify arm reaches center position\n4. **Validate**: Test develop shows complete center coverage\n\n## Prevention Measures\n\n- Add arm motion check to daily qual\n- Schedule arm maintenance per usage\n- Monitor development uniformity\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated defects on lot W2025-2678. Tungsten plug showing center voids. Yield loss 20%.\n\nProcess Context: Tool: CVD-LAM-15. Recipe: W_PLUG_CVD. Nucleation layer non-uniform. Center nucleation delayed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform nucleation layer at center\n- Center nucleation delayed vs edge\n- Poor tungsten adhesion at center\n- Voiding from nucleation failure\n\n**Evidence**:\n- Void pattern at center\n- Nucleation uniformity test shows center delay\n- W adhesion failure at center\n\n## Corrective Actions\n\n1. **Review**: Nucleation step parameters on CVD-LAM-15\n2. **Adjust**: Increase nucleation time or temperature at center\n3. **Verify**: Nucleation uniformity test passes\n4. **Validate**: Cross-section shows void-free plugs\n\n## Prevention Measures\n\n- Monitor nucleation uniformity regularly\n- Add void rate to inline SPC\n- Qualify nucleation step separately\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-2901. ILD film stress causing center cracking. Yield loss 16%.\n\nProcess Context: Tool: CVD-AMAT-17. Recipe: BPSG_DEP. Dopant concentration higher at center. 12% B/P concentration variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dopant concentration non-uniformity causing stress\n- 12% B/P concentration variation across wafer\n- Higher dopant at center creating stress differential\n- Stress relief through cracking at center\n\n**Evidence**:\n- Dopant analysis shows 12% variation\n- Center-high dopant concentration\n- Stress crack morphology\n\n## Corrective Actions\n\n1. **Verify**: Dopant gas flow uniformity on CVD-AMAT-17\n2. **Adjust**: Balance dopant gas injection center-to-edge\n3. **Test**: FTIR verification of dopant uniformity\n4. **Validate**: No stress cracking on test wafers\n\n## Prevention Measures\n\n- Add dopant uniformity to process monitoring\n- Set concentration variation limit at <5%\n- Track film stress trends\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region photoresist lifting on lot W2025-3234. Resist delamination within 30mm of center. Yield loss 12%.\n\nProcess Context: Tool: COAT-TEL-11. Recipe: I-LINE_PR. HMDS vapor treatment showing center-thin coverage. Adhesion compromised at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient HMDS treatment at wafer center\n- HMDS vapor not reaching center adequately\n- Poor resist adhesion from surface prep failure\n- Lifting during subsequent process steps\n\n**Evidence**:\n- HMDS coverage thin at center\n- Resist lifting pattern at center\n- Adhesion failure mode confirmed\n\n## Corrective Actions\n\n1. **Verify**: HMDS vapor flow distribution on COAT-TEL-11\n2. **Adjust**: Increase HMDS exposure time or flow\n3. **Test**: Water contact angle test for HMDS coverage\n4. **Validate**: No resist lifting on test wafers\n\n## Prevention Measures\n\n- Monitor HMDS treatment uniformity\n- Add adhesion test to weekly qual\n- Optimize HMDS recipe for full coverage\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-3567. Polysilicon film showing center-thick morphology. Grain structure abnormal. Yield loss 15%.\n\nProcess Context: Tool: CVD-LAM-18. Recipe: POLY_DEP. Deposition temperature 10\u00b0C higher at center than edge. Non-uniform heating.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature non-uniformity affecting poly growth\n- 10\u00b0C center-hot temperature profile\n- Higher temperature changes nucleation and grain growth\n- Center-thick with abnormal morphology\n\n**Evidence**:\n- 10\u00b0C temperature non-uniformity measured\n- Grain structure analysis shows difference\n- Center-thick profile\n\n## Corrective Actions\n\n1. **Calibrate**: Zone heaters on CVD-LAM-18\n2. **Verify**: Temperature uniformity within \u00b12\u00b0C\n3. **Check**: Thermocouple accuracy all zones\n4. **Validate**: Poly thickness and grain uniformity\n\n## Prevention Measures\n\n- Add temperature uniformity to daily check\n- Calibrate heaters monthly\n- Monitor grain structure periodically\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated surface haze on lot W2025-3890. Haze within 40mm radius. Yield loss 13%.\n\nProcess Context: Tool: CLEAN-DNS-02. Recipe: SC1_CLEAN. Megasonic transducer center element failing. Cleaning efficiency reduced at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Failed megasonic transducer center element\n- Center transducer element not functioning\n- Reduced cleaning efficiency at center\n- Surface haze from residual contamination\n\n**Evidence**:\n- Center element failure detected\n- Haze pattern matches transducer coverage\n- Cleaning efficiency test shows center weakness\n\n## Corrective Actions\n\n1. **Diagnose**: Test megasonic transducer elements on CLEAN-DNS-02\n2. **Replace**: Center transducer element P/N 5511-23456\n3. **Verify**: All elements functioning uniformly\n4. **Validate**: Clean wafer shows no haze\n\n## Prevention Measures\n\n- Add transducer health check to weekly qual\n- Monitor cleaning uniformity\n- Schedule transducer replacement per usage\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-4123. Silicide formation abnormal at center. Higher resistance measured. Yield loss 19%.\n\nProcess Context: Tool: RTP-LAM-04. Recipe: TISI_FORM. Pyrometer reading showing 15\u00b0C lower at center. Lamp intensity degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded lamp intensity causing center under-temperature\n- Pyrometer showing 15\u00b0C lower at center\n- Insufficient temperature for complete silicide formation\n- Higher resistance from incomplete reaction\n\n**Evidence**:\n- Pyrometer temperature reading 15\u00b0C low at center\n- Resistance measurement elevated\n- Silicide reaction incomplete\n\n## Corrective Actions\n\n1. **Inspect**: Check lamp array on RTP-LAM-04\n2. **Replace**: Center lamp bank if degraded P/N 0190-D7890\n3. **Calibrate**: Pyrometer accuracy verification\n4. **Validate**: Temperature uniformity within \u00b15\u00b0C\n\n## Prevention Measures\n\n- Track lamp hours and intensity\n- Schedule lamp replacement per hours\n- Monitor temperature uniformity trends\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region via failure on lot W2025-4456. Open vias at center. Yield loss 22%.\n\nProcess Context: Tool: ETCH-AMAT-19. Recipe: VIA_ETCH. Etch stop detection failed at center. Over-etch damaging bottom barrier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Etch stop failure causing barrier damage\n- Etch stop detection did not work at center\n- Over-etch removed barrier layer\n- Open circuit from damaged contact\n\n**Evidence**:\n- Etch stop timing anomaly in log\n- Via bottom damage observed\n- Open circuit electrical failure\n\n## Corrective Actions\n\n1. **Verify**: Etch stop endpoint system on ETCH-AMAT-19\n2. **Calibrate**: OES/interferometer for accurate detection\n3. **Adjust**: Recipe timing with safety margin\n4. **Validate**: Cross-section shows intact barrier\n\n## Prevention Measures\n\n- Add endpoint accuracy check to qual\n- Monitor etch stop consistency\n- Implement backup time-based stop\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-4789. Metal line voiding at center. Electromigration risk. Yield loss 17%.\n\nProcess Context: Tool: PVD-AMAT-12. Recipe: ALCU_FILL. Target erosion pattern showing center depletion. Non-uniform sputtering.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target erosion causing center-thin deposition\n- Target eroded more at center\n- Non-uniform sputtering yield\n- Center-thin metal causing voiding\n\n**Evidence**:\n- Target surface shows center erosion\n- Deposition thickness non-uniform\n- Voiding pattern at center\n\n## Corrective Actions\n\n1. **Inspect**: Target condition on PVD-AMAT-12\n2. **Replace**: Install new target P/N 3041-56789\n3. **Verify**: Deposition uniformity <3%\n4. **Validate**: No voiding on test wafers\n\n## Prevention Measures\n\n- Track target usage and erosion pattern\n- Replace target before critical erosion\n- Monitor deposition uniformity trends\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated lithography defects on lot W2025-5012. Pattern distortion at center. Yield loss 14%.\n\nProcess Context: Tool: LITH-NIKON-02. Recipe: METAL1_PHOTO. Projection lens aberration detected. Center field showing distortion.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Projection lens aberration at center field\n- Lens aberration causing pattern distortion\n- Center of field most affected\n- Optical degradation over time\n\n**Evidence**:\n- Lens aberration measurement out of spec\n- Pattern distortion at center field\n- CD variation matches aberration pattern\n\n## Corrective Actions\n\n1. **Diagnose**: Run lens aberration test on LITH-NIKON-02\n2. **Adjust**: If correctable, run lens adjustment procedure\n3. **Escalate**: If beyond adjustment, contact vendor support\n4. **Validate**: Aberration within spec after correction\n\n## Prevention Measures\n\n- Schedule regular lens performance checks\n- Monitor aberration trends\n- Plan lens refurbishment per vendor schedule\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-5345. Oxide breakdown at center locations. Yield loss 20%.\n\nProcess Context: Tool: ETCH-TEL-12. Recipe: GATE_ETCH. Plasma charging damage suspected. Antenna ratio violation at center dies.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma charging damage from antenna effect\n- High antenna ratio structures at center dies\n- Plasma charging during etch causing oxide damage\n- Center wafer position may have higher charge accumulation\n\n**Evidence**:\n- Oxide breakdown electrical signature\n- Center dies affected (antenna ratio sensitive)\n- Plasma charging damage confirmed\n\n## Corrective Actions\n\n1. **Review**: Antenna ratio design rules\n2. **Modify**: Add protection diodes to high-risk structures\n3. **Adjust**: Recipe to reduce plasma damage (lower RF, pulsed plasma)\n4. **Validate**: Oxide integrity passes at center\n\n## Prevention Measures\n\n- Enforce antenna ratio design rules\n- Monitor plasma damage on test structures\n- Optimize etch recipe for low damage\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region contamination on lot W2025-5678. Organic contamination detected at center. Yield loss 11%.\n\nProcess Context: Tool: CLEAN-TEL-06. Recipe: PIRANHA_CLEAN. Organic solvent carryover from previous process. Incomplete rinse at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Organic solvent carryover with incomplete rinse\n- Previous solvent step residue remaining\n- Piranha clean not reaching center effectively\n- Organic contamination left at center\n\n**Evidence**:\n- Organic contamination analysis positive\n- Center pattern matches rinse coverage\n- Solvent residue identified\n\n## Corrective Actions\n\n1. **Review**: Rinse step adequacy on CLEAN-TEL-06\n2. **Extend**: Increase rinse time and flow at center\n3. **Verify**: TOC (total organic carbon) test passes\n4. **Validate**: No organic contamination on test wafers\n\n## Prevention Measures\n\n- Optimize rinse recipe for full coverage\n- Add organic contamination check to qual\n- Monitor rinse effectiveness\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-5901. Barrier layer discontinuity at center. Metal extrusion risk. Yield loss 18%.\n\nProcess Context: Tool: PVD-AMAT-15. Recipe: TAN_BARRIER. Step coverage at center features lower than edge. Aspect ratio sensitivity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor step coverage at center due to aspect ratio\n- Center features have higher aspect ratio\n- PVD step coverage insufficient\n- Barrier discontinuity at feature sidewalls\n\n**Evidence**:\n- Step coverage measurement lower at center\n- Aspect ratio analysis shows center features deeper\n- Barrier discontinuity at sidewalls\n\n## Corrective Actions\n\n1. **Analyze**: Feature aspect ratio across wafer\n2. **Optimize**: Improve PVD step coverage (lower pressure, bias adjustment)\n3. **Consider**: ALD barrier for high aspect ratio features\n4. **Validate**: Cross-section shows continuous barrier\n\n## Prevention Measures\n\n- Design for manufacturable aspect ratios\n- Qualify barrier coverage per feature type\n- Monitor step coverage regularly\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated crystal defects on lot W2025-6234. Stacking faults at center. Yield loss 24%.\n\nProcess Context: Tool: EPI-AMAT-03. Recipe: SI_EPI. Growth temperature 8\u00b0C low at center. Thermal non-uniformity in susceptor.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal non-uniformity causing epitaxial defects\n- Center temperature 8\u00b0C lower than setpoint\n- Lower temperature affects crystal growth\n- Stacking faults from growth conditions\n\n**Evidence**:\n- Temperature measurement shows 8\u00b0C low at center\n- Stacking fault analysis confirms\n- Susceptor thermal uniformity degraded\n\n## Corrective Actions\n\n1. **Inspect**: Susceptor condition on EPI-AMAT-03\n2. **Replace**: If degraded, new susceptor P/N 0021-89012\n3. **Calibrate**: Zone heaters for uniformity\n4. **Validate**: Epi quality test shows no defects\n\n## Prevention Measures\n\n- Monitor temperature uniformity continuously\n- Track susceptor usage hours\n- Add epi defect density to SPC\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-6567. Photoresist scum at center after develop. Pattern bridging observed. Yield loss 16%.\n\nProcess Context: Tool: DEVELOP-TEL-08. Recipe: TMAH_DEV_V2. Developer concentration depleted. Center puddle develop failing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Depleted developer concentration at center puddle\n- Puddle develop uses static developer\n- Center developer depletes faster\n- Scum remaining from incomplete develop\n\n**Evidence**:\n- Scum pattern at center\n- Developer concentration test shows depletion\n- Pattern bridging from scum\n\n## Corrective Actions\n\n1. **Adjust**: Increase developer dispense volume\n2. **Modify**: Add center refresh during develop\n3. **Verify**: Developer concentration maintained\n4. **Validate**: No scum on test patterns\n\n## Prevention Measures\n\n- Monitor developer consumption rate\n- Optimize puddle develop recipe\n- Add scum inspection to inline\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region shorts on lot W2025-6890. Metal line shorts at center. Yield loss 21%.\n\nProcess Context: Tool: CMP-AMAT-06. Recipe: CU_CMP. Slurry starvation at center during polish. Dishing causing shorts.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry starvation at wafer center\n- Insufficient slurry flow reaching center\n- Dishing from non-uniform material removal\n- Shorts from residual copper in trenches\n\n**Evidence**:\n- Dishing measured at center\n- Shorts at center locations\n- Slurry flow pattern analysis shows center-low\n\n## Corrective Actions\n\n1. **Adjust**: Increase slurry flow rate on CMP-AMAT-06\n2. **Modify**: Optimize pad conditioning for center flow\n3. **Verify**: Slurry coverage uniform across wafer\n4. **Validate**: No dishing or shorts on test wafers\n\n## Prevention Measures\n\n- Monitor slurry distribution\n- Track dishing trends\n- Optimize CMP recipe for uniformity\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-7123. STI fill void at center features. Yield loss 15%.\n\nProcess Context: Tool: CVD-LAM-21. Recipe: HARP_STI. Fill process showing center-slow deposition. High aspect ratio features at center voiding.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center-slow deposition in high aspect ratio STI\n- Center features filling slower than edge\n- Voids forming from pinch-off before complete fill\n- High aspect ratio amplifies center sensitivity\n\n**Evidence**:\n- Void pattern at center\n- High aspect ratio features affected\n- Deposition rate lower at center\n\n## Corrective Actions\n\n1. **Optimize**: Recipe for better center deposition rate\n2. **Adjust**: Gas flow distribution for uniformity\n3. **Consider**: Multi-step fill with dep-etch-dep sequence\n4. **Validate**: Cross-section shows void-free fill\n\n## Prevention Measures\n\n- Qualify recipe per aspect ratio\n- Monitor fill uniformity\n- Design for manufacturable STI dimensions\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated junction leakage on lot W2025-7456. Elevated leakage at center dies. Yield loss 19%.\n\nProcess Context: Tool: IMPLANT-VARIAN-02. Recipe: ASWELL_IMPLANT. Beam divergence causing dose non-uniformity. Center dose 5% higher.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam divergence causing center overdose\n- Beam divergence creating center-hot dose profile\n- 5% higher dose at center\n- Junction leakage from overdose damage\n\n**Evidence**:\n- Dose uniformity test shows 5% center-high\n- Junction leakage elevated at center\n- Beam divergence measured\n\n## Corrective Actions\n\n1. **Diagnose**: Beam optics on IMPLANT-VARIAN-02\n2. **Tune**: Beam divergence correction\n3. **Verify**: Dose uniformity <2%\n4. **Validate**: Junction leakage within spec\n\n## Prevention Measures\n\n- Regular beam uniformity calibration\n- Monitor dose uniformity trends\n- Track junction leakage correlation\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-7789. ALD film non-uniformity at center. 10% thickness variation. Yield loss 14%.\n\nProcess Context: Tool: ALD-BENE-01. Recipe: HFO2_ALD. Precursor delivery showing center-low pulse. MFC response time degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC response time affecting precursor pulse\n- Degraded MFC response causing center-low delivery\n- Precursor not reaching center uniformly\n- 10% thickness variation from pulse non-uniformity\n\n**Evidence**:\n- MFC response time out of spec\n- Center-low thickness profile\n- Pulse shape analysis shows degradation\n\n## Corrective Actions\n\n1. **Test**: MFC response time on ALD-BENE-01\n2. **Replace**: If degraded, new MFC P/N 0226-78901\n3. **Verify**: Pulse uniformity restored\n4. **Validate**: Thickness uniformity <3%\n\n## Prevention Measures\n\n- Schedule MFC health check monthly\n- Monitor thickness uniformity trends\n- Track MFC response time\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region interconnect failure on lot W2025-8012. Open circuits at center. Yield loss 23%.\n\nProcess Context: Tool: CVD-AMAT-22. Recipe: CU_SEED. Seed layer discontinuous at center. High aspect ratio via coverage failing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Discontinuous seed layer at center vias\n- Seed coverage failing at high aspect ratio features\n- Center features more affected due to geometry\n- Open circuits from plating on discontinuous seed\n\n**Evidence**:\n- Open circuit failures at center\n- Seed layer discontinuity observed\n- High aspect ratio features affected\n\n## Corrective Actions\n\n1. **Analyze**: Seed coverage at high aspect ratio features\n2. **Optimize**: PVD seed for better step coverage\n3. **Consider**: ALD seed for challenging geometries\n4. **Validate**: Continuous seed confirmed by cross-section\n\n## Prevention Measures\n\n- Qualify seed coverage per aspect ratio\n- Monitor via resistance trends\n- Design within coverage capability\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-8345. Capacitor dielectric breakdown at center. Yield loss 18%.\n\nProcess Context: Tool: CVD-TEL-14. Recipe: HFSIO_CAP. Dielectric thickness 5% thin at center. Breakdown voltage reduced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center-thin dielectric causing early breakdown\n- Dielectric 5% thinner at center\n- Reduced breakdown voltage at thin regions\n- Capacitor failure from dielectric weakness\n\n**Evidence**:\n- Thickness measurement shows 5% center-thin\n- Breakdown voltage correlation with thickness\n- Capacitor failure at center\n\n## Corrective Actions\n\n1. **Verify**: Deposition uniformity on CVD-TEL-14\n2. **Adjust**: Gas distribution for uniform thickness\n3. **Confirm**: Thickness uniformity <2%\n4. **Validate**: Breakdown voltage meets spec\n\n## Prevention Measures\n\n- Add dielectric uniformity to SPC\n- Monitor breakdown voltage trends\n- Maintain tight thickness control\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated contact resistance on lot W2025-8678. High resistance contacts at center. Yield loss 16%.\n\nProcess Context: Tool: CLEAN-LAM-05. Recipe: PRE_CONTACT_CLEAN. Native oxide regrowth at center. Queue time exceeded before metal dep.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Native oxide regrowth from queue time\n- Queue time exceeded between clean and metal dep\n- Native oxide regrown at silicon surface\n- Higher contact resistance from oxide barrier\n\n**Evidence**:\n- Queue time log shows extended wait\n- Contact resistance elevated at center\n- Native oxide detected\n\n## Corrective Actions\n\n1. **Review**: Queue time limits and lot scheduling\n2. **Re-clean**: Affected wafers require repeat clean\n3. **Expedite**: Metal dep immediately after clean\n4. **Validate**: Contact resistance within spec\n\n## Prevention Measures\n\n- Enforce strict queue time limits\n- Add queue time tracking to MES\n- Alert system for queue violations\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-8901. Poly grain boundary issues at center. Electrical variation. Yield loss 13%.\n\nProcess Context: Tool: FURNACE-TEL-07. Recipe: POLY_550C. Furnace boat showing temperature shadowing. Center wafers affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace boat thermal shadowing\n- Boat design causing temperature variation\n- Center wafer positions receiving less heat\n- Grain growth affected by temperature difference\n\n**Evidence**:\n- Temperature mapping shows center-slot variation\n- Grain size analysis confirms difference\n- Electrical variation matches grain pattern\n\n## Corrective Actions\n\n1. **Verify**: Temperature uniformity across boat\n2. **Adjust**: Boat loading pattern if needed\n3. **Consider**: Boat design modification\n4. **Validate**: Grain uniformity improved\n\n## Prevention Measures\n\n- Regular temperature uniformity checks\n- Optimize boat loading pattern\n- Monitor grain size trends\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-region passivation crack on lot W2025-9234. Cracks in passivation at center. Yield loss 15%.\n\nProcess Context: Tool: CVD-AMAT-25. Recipe: SIN_PASS. Film stress too high at center. Thermal mismatch causing cracking.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High film stress causing passivation cracking\n- Passivation stress excessive at center\n- Thermal coefficient mismatch with underlying layers\n- Cracking from stress relief\n\n**Evidence**:\n- Stress measurement shows high tensile stress\n- Crack pattern at center\n- Thermal cycling exacerbates cracking\n\n## Corrective Actions\n\n1. **Adjust**: Recipe parameters to reduce film stress\n2. **Modify**: Temperature ramp rates for gradual transition\n3. **Consider**: Stress-relieving layer if needed\n4. **Validate**: No cracking on test wafers\n\n## Prevention Measures\n\n- Monitor film stress regularly\n- Design for stress budget\n- Qualify passivation recipe for stress limits\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2025-9567. Bond pad corrosion at center die. Yield loss 11%.\n\nProcess Context: Tool: WET-DNS-04. Recipe: PAD_EXPOSE. Etch residue at center causing corrosion. Rinse incomplete at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Etch residue causing pad corrosion\n- Incomplete rinse leaving etch chemicals at center\n- Residue attacking aluminum pads\n- Corrosion progressing over time\n\n**Evidence**:\n- Corrosion pattern at center die\n- Residue analysis confirms etch chemicals\n- Rinse coverage issue at center\n\n## Corrective Actions\n\n1. **Improve**: Rinse recipe for center coverage\n2. **Extend**: Rinse time and flow rate\n3. **Verify**: No residue on wafer surface\n4. **Validate**: No corrosion on test wafers after storage\n\n## Prevention Measures\n\n- Add rinse adequacy test to qual\n- Monitor pad appearance\n- Optimize wet process for full coverage\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center-concentrated memory cell failure on lot W2025-9890. Bit failures at center. Yield loss 20%.\n\nProcess Context: Tool: IMPLANT-AXCELIS-03. Recipe: CELL_VT_IMPLANT. Dose uniformity 6% off at center. Threshold voltage variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Implant dose non-uniformity affecting Vt\n- 6% dose variation at center\n- Threshold voltage shifted from target\n- Memory cell operation affected\n\n**Evidence**:\n- Dose uniformity test shows 6% center variation\n- Vt measurement correlates with dose\n- Bit failures at center cells\n\n## Corrective Actions\n\n1. **Tune**: Beam scanning for uniformity on IMPLANT-AXCELIS-03\n2. **Verify**: Dose uniformity <2%\n3. **Correlate**: Vt with dose improvement\n4. **Validate**: Bit failure rate within spec\n\n## Prevention Measures\n\n- Regular dose uniformity calibration\n- Monitor Vt distribution trends\n- Track bit failure map correlation\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "center",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defect pattern on lot W2024-4123. Ring of defects at 80-100mm radius with clear center. Yield loss 17%.\n\nProcess Context: Tool: CVD-AMAT-02. Recipe: W_CVD_FILL. Edge ring at 4,500 RF-hours (spec: 3,000-5,000). W-loss suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion causing donut pattern\n- Edge ring at 4,500 RF-hours approaching end of life\n- Eroded ring affecting plasma distribution at mid-radius\n- Tungsten loss (W-loss) creating ring defect pattern\n\n**Evidence**:\n- RF-hours at 90% of maximum life\n- Donut radius matches edge ring position\n- W-loss pattern consistent with erosion\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-02\n2. **Replace**: Install new edge ring P/N 715-3301\n3. **Condition**: Run 5 seasoning wafers\n4. **Validate**: Deposition uniformity <3%\n\n## Prevention Measures\n\n- Replace edge ring at 4,000 RF-hours (safety margin)\n- Track edge ring wear rate\n- Add donut pattern detection to inline inspection\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects with clear center on lot W2024-4456. Donut pattern at 60-90mm radius. Yield loss 21%.\n\nProcess Context: Tool: ETCH-LAM-09. Recipe: OXIDE_ETCH. ESC He backside flow at 4.2 sccm (spec: <2 sccm). Leak detected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC helium leak causing thermal non-uniformity\n- He backside flow 4.2 sccm exceeds 2 sccm spec by 110%\n- Leak creating localized cooling at specific radius\n- Thermal gradient causing etch rate variation in ring pattern\n\n**Evidence**:\n- He flow significantly above spec\n- Donut pattern at leak-affected radius\n- Thermal non-uniformity confirmed\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **Diagnose**: Locate He leak source (ESC seal or feed-through)\n3. **Replace**: ESC seal P/N 0021-A3456 if degraded\n4. **Verify**: He flow <2 sccm after repair\n5. **Validate**: Process qual wafer, no donut pattern\n\n## Prevention Measures\n\n- Add He flow monitoring to FDC\n- Set alarm at 2.5 sccm threshold\n- Include ESC seal in PM checklist\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-4789. Ring at 70-100mm with center clear. Defects appear after extended tool idle.\n\nProcess Context: Tool: CVD-LAM-05. Recipe: PETEOS_DEP. Tool idle for 96 hours. Chamber seasoning film degraded. First lot after restart.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber seasoning film degradation during idle\n- 96-hour idle allowed seasoning film to degrade\n- Flaking from mid-radius region of chamber wall\n- Center and extreme edge maintained better coating\n\n**Evidence**:\n- Extended idle time (96 hours)\n- First lot after restart affected\n- Ring pattern matches seasoning film location\n\n## Corrective Actions\n\n1. **Condition**: Run 15 seasoning wafers on CVD-LAM-05\n2. **Verify**: Particle monitor shows clean chamber\n3. **Validate**: No donut pattern on subsequent lots\n\n## Prevention Measures\n\n- Implement auto-seasoning after >24 hour idle\n- Track chamber idle time\n- Require minimum 10 seasoning wafers after extended idle\n\n**Severity**: Major\n**Yield Impact**: First lot only",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-5012. Donut shape 65-85mm radius. Film peeling observed. Yield loss 19%.\n\nProcess Context: Tool: PVD-AMAT-06. Recipe: TIN_BARRIER. Chamber liner at 6,200 RF-hours (spec: 5,000). Liner film stress causing peeling.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber liner beyond service life\n- Liner at 6,200 RF-hours exceeds 5,000 hour spec\n- Accumulated film stress causing delamination\n- Peeling from mid-section of liner creating donut pattern\n\n**Evidence**:\n- Liner 24% beyond recommended life\n- Film peeling observed at specific radius\n- Donut pattern matches liner geometry\n\n## Corrective Actions\n\n1. **Immediate**: Tool down PVD-AMAT-06\n2. **Replace**: Install new chamber liner P/N 0040-87654\n3. **Clean**: Wet clean chamber to remove debris\n4. **Season**: Run 8 conditioning wafers\n5. **Validate**: No particle defects or donut pattern\n\n## Prevention Measures\n\n- Hard stop at 5,000 RF-hours for liner\n- Track liner stress accumulation\n- Visual inspection at 4,000 RF-hours\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped etch non-uniformity on lot W2024-5345. Ring at 50-80mm shows over-etch. Clear center and edge. Yield loss 15%.\n\nProcess Context: Tool: ETCH-AMAT-03. Recipe: POLY_ETCH. RF coupling showing mid-radius enhancement. Power distribution non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF coupling non-uniformity at mid-radius\n- RF power coupling stronger at 50-80mm ring\n- Mid-radius receiving excess plasma density\n- Over-etch from localized high ion bombardment\n\n**Evidence**:\n- RF coupling measurement shows mid-radius peak\n- Over-etch pattern at 50-80mm\n- Power distribution not flat\n\n## Corrective Actions\n\n1. **Diagnose**: RF field mapping on ETCH-AMAT-03\n2. **Adjust**: Tune RF matching network for uniformity\n3. **Verify**: Power distribution flat across wafer\n4. **Validate**: Etch uniformity <5%\n\n## Prevention Measures\n\n- Add RF uniformity to quarterly calibration\n- Monitor etch rate uniformity trends\n- Track power distribution metrics\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2024-5678. Donut at 75-95mm radius. Contamination visible. Yield loss 18%.\n\nProcess Context: Tool: CVD-TEL-04. Recipe: SIO2_HDP. Focus ring showing wear groove at matching radius. Particle generation from wear.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus ring wear creating particle contamination\n- Wear groove on focus ring at 75-95mm position\n- Particles generated from abraded material\n- Ring pattern matches focus ring wear location\n\n**Evidence**:\n- Visible wear groove on focus ring\n- Contamination pattern at matching radius\n- Particles confirmed as focus ring material\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-TEL-04\n2. **Replace**: Install new focus ring P/N 715-4567\n3. **Clean**: Remove particles from chamber\n4. **Season**: Run 5 conditioning wafers\n5. **Validate**: Particle monitor clean, no donut pattern\n\n## Prevention Measures\n\n- Track focus ring wear rate\n- Replace before groove develops\n- Add focus ring inspection to PM\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-6012. Ring 55-75mm with thickness variation. Center and edge normal. Yield loss 14%.\n\nProcess Context: Tool: CVD-AMAT-08. Recipe: USG_DEP. Gas distribution showing mid-radius flow deficit. Showerhead ports partially blocked.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead port blockage at mid-radius\n- Mid-radius ports partially blocked with deposits\n- Reduced gas flow at 55-75mm ring\n- Thickness variation from non-uniform deposition\n\n**Evidence**:\n- Flow measurement shows mid-radius deficit\n- Blocked ports visible on inspection\n- Donut pattern matches blocked region\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-08\n2. **Remove**: Showerhead for cleaning\n3. **Clean**: Ultrasonic clean to clear all ports\n4. **Verify**: All ports flowing uniformly\n5. **Validate**: Deposition uniformity <2%\n\n## Prevention Measures\n\n- Schedule showerhead clean at 10,000 RF-hours\n- Monitor deposition uniformity for early warning\n- Add port inspection to PM checklist\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects on lot W2024-6345. Donut pattern 60-90mm. Plasma damage visible at ring location. Yield loss 20%.\n\nProcess Context: Tool: ETCH-LAM-12. Recipe: CONTACT_ETCH. Edge ring erosion creating plasma focusing. Ring radius matches eroded area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion focusing plasma at mid-radius\n- Eroded edge ring geometry changed\n- Plasma focusing at 60-90mm ring\n- Damage from concentrated ion bombardment\n\n**Evidence**:\n- Edge ring shows erosion pattern\n- Plasma damage at specific radius\n- Ring pattern matches erosion geometry\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-12\n2. **Replace**: Edge ring P/N 715-2890\n3. **Verify**: New ring profile correct\n4. **Validate**: No plasma focusing on test wafer\n\n## Prevention Measures\n\n- Track edge ring erosion rate by recipe\n- Replace before erosion affects plasma profile\n- Monitor plasma uniformity trends\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped film stress on lot W2024-6678. Ring at 70-100mm showing cracking. Clear center. Yield loss 16%.\n\nProcess Context: Tool: CVD-LAM-07. Recipe: SIN_STRESS. Temperature profile showing mid-radius cold zone. Thermocouple drift at zone 2.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermocouple drift causing temperature non-uniformity\n- Zone 2 thermocouple drifted low\n- Mid-radius running colder than setpoint\n- Film stress from temperature-dependent deposition\n\n**Evidence**:\n- Thermocouple reading deviation\n- Temperature mapping shows cold ring\n- Stress cracking at 70-100mm\n\n## Corrective Actions\n\n1. **Calibrate**: Zone 2 thermocouple on CVD-LAM-07\n2. **Replace**: If drift >3\u00b0C, install new thermocouple P/N 112-5678\n3. **Verify**: Temperature uniformity within \u00b12\u00b0C\n4. **Validate**: Film stress within spec\n\n## Prevention Measures\n\n- Monthly thermocouple calibration\n- Add temperature uniformity to daily check\n- Track zone-to-zone temperature trends\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-7012. Donut 65-85mm with haze. Center and edge clear. Yield loss 12%.\n\nProcess Context: Tool: CMP-AMAT-04. Recipe: OXIDE_CMP. Pad wear showing ring groove. Non-uniform polishing at mid-radius.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP pad wear creating non-uniform polish\n- Pad shows wear groove at 65-85mm track\n- Non-uniform material removal at ring location\n- Haze from incomplete polish or micro-scratching\n\n**Evidence**:\n- Visible groove on CMP pad\n- Haze pattern matches pad wear location\n- Removal rate variation at mid-radius\n\n## Corrective Actions\n\n1. **Replace**: CMP pad P/N 4455-1234\n2. **Condition**: New pad break-in per procedure\n3. **Verify**: Removal rate uniformity <3%\n4. **Validate**: No haze on test wafers\n\n## Prevention Measures\n\n- Track pad wear pattern\n- Replace pad before groove develops\n- Monitor haze trends by pad life\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped contamination on lot W2024-7345. Ring 50-70mm. Metal contamination detected. Yield loss 22%.\n\nProcess Context: Tool: ETCH-TEL-05. Recipe: AL_ETCH. Chamber shield showing flaking at ring location. Aluminum redeposition.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber shield flaking causing Al redeposition\n- Shield accumulation flaking at 50-70mm position\n- Aluminum particles redepositing on wafers\n- Ring pattern matches shield flaking location\n\n**Evidence**:\n- Visible flaking on chamber shield\n- Metal contamination confirmed as aluminum\n- Donut pattern at shield failure location\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-05\n2. **Replace**: Chamber shield P/N 0040-9012\n3. **Clean**: Full chamber wet clean\n4. **Season**: Run 10 conditioning wafers\n5. **Validate**: Metal contamination below detection\n\n## Prevention Measures\n\n- Track shield accumulation thickness\n- Schedule shield replacement per usage\n- Add shield inspection to PM\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects on lot W2024-7678. Donut pattern 80-110mm. Implant damage in ring zone. Yield loss 18%.\n\nProcess Context: Tool: IMPLANT-AMAT-02. Recipe: PWELL_IMPLANT. Beam scan showing mid-radius dose spike. Scan speed variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam scan speed variation causing dose non-uniformity\n- Scan speed slower at 80-110mm radius\n- Higher dwell time creating dose spike\n- Implant damage from overdose in ring\n\n**Evidence**:\n- Scan speed measurement shows variation\n- Dose mapping shows ring-high pattern\n- Damage from overdose confirmed\n\n## Corrective Actions\n\n1. **Diagnose**: Scan system on IMPLANT-AMAT-02\n2. **Calibrate**: Scan speed uniformity\n3. **Verify**: Dose uniformity <2%\n4. **Validate**: No ring pattern on test wafer\n\n## Prevention Measures\n\n- Add scan speed uniformity to weekly check\n- Monitor dose uniformity trends\n- Schedule scan system maintenance\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2024-8012. Ring 55-80mm with residue. Clear center and edge. Yield loss 15%.\n\nProcess Context: Tool: CLEAN-DNS-03. Recipe: SC2_CLEAN. Megasonic power non-uniform. Mid-radius transducer elements weak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform megasonic cleaning at mid-radius\n- Megasonic transducer elements weak at 55-80mm zone\n- Incomplete particle removal at ring location\n- Residue remaining from poor cleaning\n\n**Evidence**:\n- Transducer power measurement shows mid-radius weakness\n- Residue pattern at affected zone\n- Cleaning efficiency reduced at ring\n\n## Corrective Actions\n\n1. **Diagnose**: Megasonic transducer array on CLEAN-DNS-03\n2. **Replace**: Weak transducer elements P/N 5511-3456\n3. **Verify**: Uniform power across all elements\n4. **Validate**: Clean wafer shows no residue pattern\n\n## Prevention Measures\n\n- Test transducer uniformity monthly\n- Track cleaning efficiency trends\n- Schedule transducer replacement per usage\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-8345. Donut 70-95mm. Lithography focus error at ring. Yield loss 17%.\n\nProcess Context: Tool: LITH-ASML-04. Recipe: METAL1_EXP. Stage leveling sensor showing error at mid-radius. Sensor calibration drifted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage leveling sensor drift at mid-radius\n- Leveling sensor calibration drifted\n- Incorrect height measurement at 70-95mm ring\n- Focus error causing pattern defects\n\n**Evidence**:\n- Sensor shows height reading error at ring\n- Focus deviation at mid-radius\n- CD variation in ring zone\n\n## Corrective Actions\n\n1. **Calibrate**: Stage leveling sensors on LITH-ASML-04\n2. **Verify**: Height accuracy within \u00b120nm across wafer\n3. **Validate**: CD uniformity restored at ring location\n\n## Prevention Measures\n\n- Monthly leveling sensor calibration\n- Monitor focus uniformity trends\n- Add mid-radius focus check to daily qual\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defects on lot W2024-8678. Ring 60-85mm showing pinholes. Clear center and edge. Yield loss 14%.\n\nProcess Context: Tool: CVD-AMAT-11. Recipe: LPCVD_SIN. Gas precursor depleted in mid-radius zone. Ring-shaped depletion pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas precursor depletion at mid-radius\n- Precursor consumed before reaching mid-radius\n- Ring of insufficient gas coverage\n- Pinholes from incomplete film formation\n\n**Evidence**:\n- Gas modeling shows depletion zone\n- Pinhole pattern at 60-85mm\n- Ring matches depletion region\n\n## Corrective Actions\n\n1. **Adjust**: Increase total gas flow rate\n2. **Optimize**: Gas injection geometry for uniformity\n3. **Verify**: No depletion in mid-radius zone\n4. **Validate**: No pinholes on test wafer\n\n## Prevention Measures\n\n- Monitor gas utilization and deposition uniformity\n- Optimize flow for wafer loading\n- Track pinhole rate trends\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-9012. Donut 75-100mm. Copper voiding in ring zone. Yield loss 23%.\n\nProcess Context: Tool: ECP-LAM-05. Recipe: CU_FILL. Anode shield position incorrect. Current distribution showing ring anomaly.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Anode shield misposition causing current non-uniformity\n- Shield position creating current shadow at 75-100mm\n- Reduced plating rate in ring zone\n- Voiding from insufficient copper deposition\n\n**Evidence**:\n- Current mapping shows ring-low pattern\n- Voiding at affected radius\n- Shield position off from nominal\n\n## Corrective Actions\n\n1. **Adjust**: Anode shield position on ECP-LAM-05\n2. **Verify**: Current distribution uniform\n3. **Validate**: Cross-section shows void-free fill\n\n## Prevention Measures\n\n- Include shield position in setup verification\n- Monitor current uniformity trends\n- Add void rate to SPC\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-9345. Ring 50-75mm with etch residue. Clear center and outer edge. Yield loss 16%.\n\nProcess Context: Tool: ETCH-AMAT-07. Recipe: VIA_ETCH. Endpoint detection triggered early. Ring zone under-etched.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Early endpoint causing ring under-etch\n- Endpoint detecting edge clear condition first\n- Ring zone slower to clear, left with residue\n- Non-uniform etch rate across radius\n\n**Evidence**:\n- Endpoint log shows early trigger\n- Residue at 50-75mm ring\n- Center and edge clear first\n\n## Corrective Actions\n\n1. **Adjust**: Endpoint detection zone to include mid-radius\n2. **Add**: Over-etch time to ensure complete clear\n3. **Verify**: Endpoint triggering on slowest-clearing zone\n4. **Validate**: No residue across wafer\n\n## Prevention Measures\n\n- Configure endpoint for worst-case zone\n- Add over-etch margin for uniformity\n- Monitor residue rate trends\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects on lot W2024-9678. Donut 65-90mm. Film stress causing warpage. Yield loss 19%.\n\nProcess Context: Tool: CVD-TEL-08. Recipe: BPSG_DEP. Dopant concentration ring-high at 65-90mm. Non-uniform dopant flow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dopant flow non-uniformity creating stress ring\n- Dopant concentration higher at 65-90mm\n- Stress variation from dopant gradient\n- Warpage from stress mismatch in ring\n\n**Evidence**:\n- Dopant analysis shows ring-high pattern\n- Stress measurement shows ring variation\n- Warpage correlates with stress pattern\n\n## Corrective Actions\n\n1. **Adjust**: Dopant gas flow distribution on CVD-TEL-08\n2. **Verify**: Dopant uniformity <5%\n3. **Validate**: Stress and warpage within spec\n\n## Prevention Measures\n\n- Monitor dopant uniformity regularly\n- Track stress and warpage trends\n- Optimize dopant delivery system\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped particle defects on lot W2025-0123. Ring 55-80mm. Particle count elevated. Yield loss 13%.\n\nProcess Context: Tool: CVD-LAM-10. Recipe: W_NUCLEATION. Gas inlet showing buildup at mid-radius ports. Particles shedding.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas inlet port buildup creating particles\n- Tungsten buildup on mid-radius gas inlet ports\n- Particles shedding during process\n- Ring pattern matches inlet port positions\n\n**Evidence**:\n- Visible buildup at ports\n- Particle composition matches tungsten\n- Ring at inlet port radius\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-LAM-10\n2. **Clean**: Gas inlet ports\n3. **Verify**: Particle monitor clean\n4. **Validate**: No particle ring on test wafer\n\n## Prevention Measures\n\n- Schedule inlet port clean per usage\n- Monitor particle count at mid-radius\n- Add port inspection to PM\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern defects on lot W2025-0456. Donut 70-100mm. Photoresist thickness variation. Yield loss 11%.\n\nProcess Context: Tool: COAT-TEL-05. Recipe: PHOTO_PR. EBR arm position off. Mid-radius getting incomplete solvent coverage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent coverage incomplete at mid-radius\n- EBR arm position creating coverage gap\n- Mid-radius receiving less solvent\n- Thickness variation from incomplete removal\n\n**Evidence**:\n- EBR arm position off nominal\n- Thickness ring at 70-100mm\n- Coverage gap at mid-radius\n\n## Corrective Actions\n\n1. **Adjust**: EBR arm position on COAT-TEL-05\n2. **Verify**: Solvent coverage across full radius\n3. **Validate**: Thickness uniformity <3%\n\n## Prevention Measures\n\n- Include EBR position in setup verification\n- Monitor thickness uniformity trends\n- Add EBR check to daily qual\n\n**Severity**: Minor\n**Yield Impact**: 11%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defects on lot W2025-0789. Ring 60-85mm. Oxide integrity failure. Yield loss 21%.\n\nProcess Context: Tool: FURNACE-TEL-04. Recipe: GATE_OX. Furnace tube showing contamination ring. Particle fall-on in ring zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace tube contamination at ring position\n- Tube wall contamination at 60-85mm wafer zone\n- Particles embedding in gate oxide\n- Oxide integrity compromised at ring\n\n**Evidence**:\n- Contamination visible in tube\n- Oxide breakdown at ring location\n- Particles detected in oxide\n\n## Corrective Actions\n\n1. **Immediate**: Unload wafers, tube clean required\n2. **Clean**: HF vapor clean of furnace tube\n3. **Verify**: Tube particle count below spec\n4. **Validate**: Gate oxide integrity passes at ring\n\n## Prevention Measures\n\n- Regular tube particle monitoring\n- Schedule tube cleans per particle trend\n- Add ring zone inspection to qual\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped silicide defects on lot W2025-1012. Donut 50-75mm. Resistance elevated. Yield loss 18%.\n\nProcess Context: Tool: RTP-AMAT-05. Recipe: COSI_FORM. Lamp intensity ring-low at 50-75mm. Lamp degradation pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lamp intensity non-uniformity at mid-radius\n- Lamps at 50-75mm zone showing degradation\n- Lower temperature affecting silicide formation\n- Elevated resistance from incomplete reaction\n\n**Evidence**:\n- Lamp intensity measurement shows ring-low\n- Temperature non-uniformity confirmed\n- Resistance elevated in ring\n\n## Corrective Actions\n\n1. **Inspect**: Lamp array on RTP-AMAT-05\n2. **Replace**: Mid-radius lamp bank P/N 0190-D2345\n3. **Verify**: Temperature uniformity within \u00b15\u00b0C\n4. **Validate**: Resistance within spec\n\n## Prevention Measures\n\n- Track lamp intensity by zone\n- Replace lamps proactively based on hours\n- Monitor temperature uniformity trends\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2025-1345. Ring 75-95mm. CMP dishing at ring. Yield loss 15%.\n\nProcess Context: Tool: CMP-AMAT-06. Recipe: W_CMP. Slurry distribution ring-low. Retaining ring wear pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry starvation from retaining ring wear\n- Retaining ring wear creating slurry blockage\n- Mid-radius receiving less slurry\n- Dishing from non-uniform removal\n\n**Evidence**:\n- Retaining ring shows wear pattern\n- Slurry flow reduced at ring\n- Dishing at 75-95mm\n\n## Corrective Actions\n\n1. **Replace**: Retaining ring P/N 4455-5678\n2. **Verify**: Slurry distribution uniform\n3. **Validate**: No dishing on test wafer\n\n## Prevention Measures\n\n- Track retaining ring wear\n- Replace before wear affects slurry flow\n- Monitor dishing trends\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects on lot W2025-1678. Donut 65-90mm. Via fill incomplete. Yield loss 24%.\n\nProcess Context: Tool: CVD-AMAT-14. Recipe: W_PLUG. Nucleation step showing ring weakness. Seed layer non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform nucleation causing ring fill failure\n- Nucleation layer thin at 65-90mm ring\n- Poor tungsten adhesion at ring zone\n- Incomplete via fill from nucleation failure\n\n**Evidence**:\n- Nucleation thickness shows ring-thin\n- Via fill voids at ring location\n- Seed layer analysis confirms\n\n## Corrective Actions\n\n1. **Optimize**: Nucleation step for uniformity\n2. **Adjust**: Gas flow distribution\n3. **Verify**: Nucleation uniformity across wafer\n4. **Validate**: Via fill void-free at ring\n\n## Prevention Measures\n\n- Monitor nucleation uniformity regularly\n- Add via fill rate to SPC\n- Track nucleation vs fill correlation\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2025-2012. Ring 55-80mm. Implant dose ring-high. Yield loss 17%.\n\nProcess Context: Tool: IMPLANT-AXCELIS-02. Recipe: LDD_IMPLANT. Beam scan overlapping at mid-radius. Scan pattern error.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam scan overlap causing mid-radius overdose\n- Scan pattern has overlap at 55-80mm\n- Double dose exposure in ring zone\n- Device parameter shift from overdose\n\n**Evidence**:\n- Dose mapping shows ring-high\n- Scan pattern analysis shows overlap\n- Parameter shift matches dose\n\n## Corrective Actions\n\n1. **Correct**: Scan pattern on IMPLANT-AXCELIS-02\n2. **Verify**: Dose uniformity <2%\n3. **Validate**: Device parameters within spec\n\n## Prevention Measures\n\n- Qualify scan pattern for uniformity\n- Monitor dose uniformity trends\n- Add scan pattern verification to PM\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2025-2345. Donut 70-95mm. Metal line thinning. Yield loss 19%.\n\nProcess Context: Tool: ETCH-LAM-14. Recipe: METAL_ETCH. Over-etch at mid-radius from plasma non-uniformity. Ring-fast etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma non-uniformity causing ring over-etch\n- Plasma density higher at 70-95mm\n- Faster etch rate creating line thinning\n- Metal line integrity compromised\n\n**Evidence**:\n- Etch rate measurement shows ring-fast\n- Metal line thinning at ring\n- Plasma uniformity deviation\n\n## Corrective Actions\n\n1. **Tune**: Plasma uniformity on ETCH-LAM-14\n2. **Adjust**: RF power distribution\n3. **Verify**: Etch uniformity <5%\n4. **Validate**: Metal line dimensions within spec\n\n## Prevention Measures\n\n- Monitor etch rate uniformity\n- Track plasma uniformity trends\n- Optimize recipe for uniformity\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defects on lot W2025-2678. Ring 60-85mm. Spin-on dielectric non-uniform. Yield loss 12%.\n\nProcess Context: Tool: COAT-TEL-08. Recipe: SOG_COAT. Dispense arm acceleration causing ring pattern. Coating non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dispense arm acceleration profile issue\n- Acceleration creating thickness ring at 60-85mm\n- SOG not spreading uniformly during spin-up\n- Ring pattern from flow dynamics\n\n**Evidence**:\n- Thickness profile shows ring pattern\n- Coating non-uniform at mid-radius\n- Acceleration timing correlates\n\n## Corrective Actions\n\n1. **Optimize**: Dispense arm motion profile on COAT-TEL-08\n2. **Adjust**: Spin acceleration curve\n3. **Verify**: Coating uniformity <3%\n4. **Validate**: No ring pattern on test wafer\n\n## Prevention Measures\n\n- Qualify acceleration profiles\n- Monitor thickness uniformity\n- Track coating quality trends\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2025-2901. Donut 50-75mm. ALD film non-uniform. Yield loss 16%.\n\nProcess Context: Tool: ALD-BENE-02. Recipe: AL2O3_ALD. Precursor purge incomplete at mid-radius. CVD-like growth in ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete precursor purge at mid-radius\n- Purge flow not reaching 50-75mm zone effectively\n- Residual precursor causing CVD-mode growth\n- Film properties different at ring\n\n**Evidence**:\n- Growth mode analysis shows CVD characteristics\n- Ring at incomplete purge zone\n- Film uniformity deviation\n\n## Corrective Actions\n\n1. **Optimize**: Purge flow distribution on ALD-BENE-02\n2. **Extend**: Purge time for complete coverage\n3. **Verify**: ALD growth mode across wafer\n4. **Validate**: Film uniformity <3%\n\n## Prevention Measures\n\n- Model purge coverage for recipe optimization\n- Monitor film properties for growth mode\n- Track uniformity trends\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2025-3234. Ring 70-100mm. Contact resistance elevated. Yield loss 20%.\n\nProcess Context: Tool: CLEAN-LAM-04. Recipe: PRE_SILICIDE_CLEAN. Native oxide regrowth in ring. Clean coverage non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete clean at mid-radius causing native oxide\n- Clean coverage weak at 70-100mm\n- Native oxide regrown at ring\n- Contact resistance elevated from oxide barrier\n\n**Evidence**:\n- Contact resistance ring-high\n- Native oxide detected at ring\n- Clean coverage gap at mid-radius\n\n## Corrective Actions\n\n1. **Optimize**: Clean coverage on CLEAN-LAM-04\n2. **Verify**: Native oxide removal complete\n3. **Validate**: Contact resistance uniform\n\n## Prevention Measures\n\n- Monitor clean coverage uniformity\n- Add contact resistance to SPC\n- Optimize clean recipe for full coverage\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects on lot W2025-3567. Donut 55-80mm. Polysilicon grain size abnormal. Yield loss 14%.\n\nProcess Context: Tool: FURNACE-TEL-06. Recipe: POLY_DEP. Temperature profile showing mid-radius variation. Grain growth affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature variation affecting poly grain size\n- Mid-radius temperature 5\u00b0C off from target\n- Grain nucleation and growth affected\n- Abnormal grain structure at ring\n\n**Evidence**:\n- Temperature shows ring variation\n- Grain analysis confirms abnormal structure\n- Electrical properties affected\n\n## Corrective Actions\n\n1. **Calibrate**: Zone temperatures on FURNACE-TEL-06\n2. **Verify**: Temperature uniformity within \u00b12\u00b0C\n3. **Validate**: Grain structure uniform\n\n## Prevention Measures\n\n- Monitor temperature uniformity regularly\n- Track grain size trends\n- Add grain analysis to qual\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2025-3890. Ring 65-90mm. Epitaxial defects detected. Yield loss 22%.\n\nProcess Context: Tool: EPI-AMAT-04. Recipe: SI_EPI. Susceptor showing wear ring. Temperature non-uniformity at worn zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor wear causing temperature ring\n- Susceptor worn at 65-90mm zone\n- Thermal contact degraded at worn area\n- Epitaxial quality affected by temperature\n\n**Evidence**:\n- Visible wear ring on susceptor\n- Temperature variation at ring\n- Epi defects at worn zone\n\n## Corrective Actions\n\n1. **Immediate**: Tool down EPI-AMAT-04\n2. **Replace**: Susceptor P/N 0021-4567\n3. **Verify**: Temperature uniformity restored\n4. **Validate**: Epi defect-free at ring\n\n## Prevention Measures\n\n- Track susceptor usage hours\n- Replace before wear affects uniformity\n- Monitor epi defect trends\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2025-4123. Donut 60-85mm. Developer residue remaining. Yield loss 11%.\n\nProcess Context: Tool: DEVELOP-TEL-07. Recipe: TMAH_DEV. Rinse nozzle partially blocked at mid-radius. Incomplete rinse.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blocked rinse nozzle causing incomplete rinse\n- Mid-radius rinse nozzle partially blocked\n- Developer residue remaining at 60-85mm\n- Rinse coverage incomplete\n\n**Evidence**:\n- Nozzle inspection shows blockage\n- Residue at affected radius\n- Rinse pattern non-uniform\n\n## Corrective Actions\n\n1. **Clean**: Blocked rinse nozzle on DEVELOP-TEL-07\n2. **Verify**: All nozzles flowing uniformly\n3. **Validate**: No residue on test wafer\n\n## Prevention Measures\n\n- Add nozzle inspection to PM\n- Monitor rinse coverage\n- Track residue trends\n\n**Severity**: Minor\n**Yield Impact**: 11%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defects on lot W2025-4456. Ring 70-95mm. STI fill non-uniform. Yield loss 18%.\n\nProcess Context: Tool: CVD-LAM-17. Recipe: HARP_FILL. Step coverage ring-low at 70-95mm. Aspect ratio sensitivity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Step coverage degradation at mid-radius\n- Coverage weaker at 70-95mm ring\n- Non-uniform fill at high aspect ratio features\n- Ring pattern from coverage variation\n\n**Evidence**:\n- Step coverage measurement shows ring-low\n- Fill quality varies at ring\n- Aspect ratio features affected\n\n## Corrective Actions\n\n1. **Optimize**: Recipe for uniform step coverage\n2. **Adjust**: Deposition parameters for mid-radius\n3. **Verify**: Step coverage uniform\n4. **Validate**: Fill quality consistent\n\n## Prevention Measures\n\n- Monitor step coverage uniformity\n- Track fill quality trends\n- Optimize for worst-case features\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2025-4789. Donut 55-80mm. Barrier coverage incomplete. Yield loss 20%.\n\nProcess Context: Tool: PVD-AMAT-09. Recipe: TAN_BARRIER. Target erosion showing ring pattern. Sputtering non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target erosion creating non-uniform sputtering\n- Target erosion pattern affecting 55-80mm zone\n- Reduced sputtering yield at ring\n- Barrier coverage thin in ring\n\n**Evidence**:\n- Target shows ring erosion pattern\n- Barrier thickness ring-thin\n- Coverage incomplete at ring\n\n## Corrective Actions\n\n1. **Replace**: Sputtering target P/N 3041-7890\n2. **Verify**: Deposition uniformity <3%\n3. **Validate**: Barrier coverage complete\n\n## Prevention Measures\n\n- Track target usage and erosion\n- Replace before erosion affects uniformity\n- Monitor barrier coverage trends\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2025-5012. Ring 65-90mm. Passivation adhesion failure. Yield loss 15%.\n\nProcess Context: Tool: CVD-AMAT-18. Recipe: SIN_PASS. Surface contamination at ring before deposition. Adhesion promoter incomplete.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete adhesion promoter at mid-radius\n- Adhesion treatment weak at 65-90mm\n- Surface not properly prepared for passivation\n- Delamination from poor adhesion\n\n**Evidence**:\n- Adhesion test fails at ring\n- Surface analysis shows incomplete treatment\n- Delamination at ring location\n\n## Corrective Actions\n\n1. **Optimize**: Adhesion treatment coverage\n2. **Verify**: Full surface preparation\n3. **Validate**: Adhesion passes at ring\n\n## Prevention Measures\n\n- Monitor adhesion promoter coverage\n- Add adhesion test to qual\n- Track delamination trends\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects on lot W2025-5345. Donut 70-100mm. Gate leakage at ring. Yield loss 21%.\n\nProcess Context: Tool: CVD-TEL-11. Recipe: HFSIO_HIGH_K. ALD precursor dose non-uniform at ring. Film quality affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform ALD dose at mid-radius\n- Precursor dose insufficient at 70-100mm\n- High-k film properties degraded at ring\n- Gate leakage from thin or defective dielectric\n\n**Evidence**:\n- Dose measurement shows ring-low\n- Film properties vary at ring\n- Gate leakage at ring location\n\n## Corrective Actions\n\n1. **Optimize**: Precursor dose uniformity on CVD-TEL-11\n2. **Adjust**: Delivery system for uniform coverage\n3. **Verify**: Film properties uniform\n4. **Validate**: Gate leakage within spec\n\n## Prevention Measures\n\n- Monitor precursor dose uniformity\n- Track gate leakage trends\n- Optimize ALD recipe for uniformity\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2025-5678. Ring 60-85mm. Copper seed discontinuous. Yield loss 19%.\n\nProcess Context: Tool: PVD-AMAT-11. Recipe: CU_SEED. Step coverage insufficient at ring. High aspect ratio features failing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor seed step coverage at mid-radius features\n- Step coverage weak at 60-85mm ring\n- Seed discontinuous on feature sidewalls\n- High aspect ratio features most affected\n\n**Evidence**:\n- Step coverage measurement ring-low\n- Seed discontinuity at ring\n- Aspect ratio correlation\n\n## Corrective Actions\n\n1. **Optimize**: Seed deposition for step coverage\n2. **Adjust**: PVD parameters (pressure, bias)\n3. **Consider**: ALD seed for challenging features\n4. **Validate**: Continuous seed coverage\n\n## Prevention Measures\n\n- Qualify coverage per aspect ratio\n- Monitor seed coverage trends\n- Design within coverage capability\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2025-5901. Donut 55-80mm. Junction depth variation. Yield loss 16%.\n\nProcess Context: Tool: IMPLANT-VARIAN-04. Recipe: SD_IMPLANT. Energy drift at mid-radius scan. Beam optics issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam energy drift affecting junction depth\n- Energy variation at 55-80mm scan position\n- Junction depth non-uniform at ring\n- Device performance affected\n\n**Evidence**:\n- Energy measurement shows ring variation\n- Junction depth profile ring-dependent\n- Beam optics showing drift\n\n## Corrective Actions\n\n1. **Calibrate**: Beam energy on IMPLANT-VARIAN-04\n2. **Tune**: Beam optics for uniformity\n3. **Verify**: Energy uniformity <1%\n4. **Validate**: Junction depth uniform\n\n## Prevention Measures\n\n- Regular energy calibration\n- Monitor junction depth trends\n- Track beam optics health\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defects on lot W2025-6234. Ring 70-95mm. Oxide thickness variation. Yield loss 13%.\n\nProcess Context: Tool: FURNACE-TEL-08. Recipe: SPACER_OX. Boat position at ring affecting temperature. Edge effect in furnace.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace boat position creating temperature variation\n- Boat position creating thermal shadow at 70-95mm\n- Oxide growth rate affected\n- Thickness ring from temperature non-uniformity\n\n**Evidence**:\n- Temperature mapping shows ring variation\n- Thickness profile ring-dependent\n- Boat geometry correlation\n\n## Corrective Actions\n\n1. **Optimize**: Boat loading position\n2. **Adjust**: Temperature profile compensation\n3. **Verify**: Thickness uniformity <2%\n4. **Validate**: No ring pattern\n\n## Prevention Measures\n\n- Monitor temperature uniformity by position\n- Optimize boat design if needed\n- Track thickness uniformity trends\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2025-6567. Donut 60-85mm. Metal extrusion at ring. Yield loss 23%.\n\nProcess Context: Tool: ETCH-AMAT-15. Recipe: DUAL_DAMASCENE. Barrier opening incomplete at ring. Metal extruding through weak barrier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete barrier etch at mid-radius\n- Barrier not fully opened at 60-85mm\n- Copper filling partially blocked trenches\n- Extrusion from barrier failure\n\n**Evidence**:\n- Barrier residue at ring\n- Metal extrusion pattern\n- Barrier opening incomplete\n\n## Corrective Actions\n\n1. **Optimize**: Barrier etch for ring uniformity\n2. **Adjust**: Over-etch margin for mid-radius\n3. **Verify**: Complete barrier opening\n4. **Validate**: No extrusion on test wafer\n\n## Prevention Measures\n\n- Monitor barrier etch uniformity\n- Add extrusion inspection to qual\n- Optimize etch for uniformity\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2025-6890. Ring 55-80mm. Photoresist scum remaining. Yield loss 14%.\n\nProcess Context: Tool: DEVELOP-TEL-09. Recipe: STRONG_DEV. Developer concentration depleted at ring. Static puddle effect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer depletion at ring from static puddle\n- Static develop puddle depleting at 55-80mm first\n- Scum remaining from insufficient develop\n- Ring pattern from concentration gradient\n\n**Evidence**:\n- Scum pattern at ring\n- Developer analysis shows depletion\n- Static puddle effect\n\n## Corrective Actions\n\n1. **Optimize**: Developer dispense for uniform concentration\n2. **Add**: Mid-develop refresh at ring\n3. **Verify**: Complete develop across wafer\n4. **Validate**: No scum on test wafer\n\n## Prevention Measures\n\n- Monitor develop completion\n- Optimize puddle develop recipe\n- Track scum trends\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects on lot W2025-7123. Donut 65-90mm. Interconnect RC delay elevated. Yield loss 18%.\n\nProcess Context: Tool: CVD-LAM-19. Recipe: LOW_K_ILD. K-value ring-high at 65-90mm. Dielectric properties non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: K-value non-uniformity at mid-radius\n- Dielectric properties vary at 65-90mm ring\n- Higher K-value increasing RC delay\n- Process conditions non-uniform at ring\n\n**Evidence**:\n- K-value measurement ring-high\n- RC delay at ring location\n- Deposition conditions non-uniform\n\n## Corrective Actions\n\n1. **Optimize**: Deposition conditions for uniform K-value\n2. **Adjust**: Gas flow and temperature at ring\n3. **Verify**: K-value uniformity <5%\n4. **Validate**: RC delay within spec\n\n## Prevention Measures\n\n- Monitor K-value uniformity\n- Track RC delay trends\n- Optimize low-k recipe for uniformity\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2025-7456. Ring 70-100mm. Wet etch non-uniform. Yield loss 15%.\n\nProcess Context: Tool: WET-DNS-05. Recipe: HF_DIP. Chemical flow showing ring stagnation. Agitation non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical flow stagnation at ring\n- Agitation creating stagnant zone at 70-100mm\n- Etch rate reduced at ring\n- Non-uniform etch from flow pattern\n\n**Evidence**:\n- Flow visualization shows stagnation\n- Etch non-uniform at ring\n- Agitation pattern correlation\n\n## Corrective Actions\n\n1. **Optimize**: Agitation pattern on WET-DNS-05\n2. **Adjust**: Flow rate for uniform coverage\n3. **Verify**: Etch uniformity <3%\n4. **Validate**: No ring pattern\n\n## Prevention Measures\n\n- Model flow pattern for optimization\n- Monitor etch uniformity\n- Track wet etch trends\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2025-7789. Donut 60-85mm. Memory cell failure at ring. Yield loss 22%.\n\nProcess Context: Tool: IMPLANT-AMAT-05. Recipe: CELL_VT. Dose ring-variation 4%. Threshold voltage affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dose non-uniformity affecting cell Vt\n- 4% dose variation at 60-85mm ring\n- Threshold voltage shifted at ring\n- Cell operation affected\n\n**Evidence**:\n- Dose mapping shows ring variation\n- Vt measurement correlates\n- Cell failure at ring location\n\n## Corrective Actions\n\n1. **Tune**: Dose uniformity on IMPLANT-AMAT-05\n2. **Verify**: Dose uniformity <2%\n3. **Correlate**: Vt with dose improvement\n4. **Validate**: Cell operation restored\n\n## Prevention Measures\n\n- Monitor dose uniformity regularly\n- Track Vt distribution trends\n- Add cell function test to qual\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defects on lot W2025-8012. Ring 55-80mm. Capacitor leakage at ring. Yield loss 17%.\n\nProcess Context: Tool: CVD-AMAT-20. Recipe: HFO2_CAP. Dielectric thickness ring-thin by 3%. Breakdown margin reduced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring-thin dielectric causing leakage\n- Dielectric 3% thinner at 55-80mm\n- Breakdown voltage reduced at ring\n- Leakage from thin dielectric\n\n**Evidence**:\n- Thickness shows ring-thin\n- Leakage at ring location\n- Breakdown voltage correlation\n\n## Corrective Actions\n\n1. **Optimize**: Deposition uniformity on CVD-AMAT-20\n2. **Verify**: Thickness uniformity <1%\n3. **Validate**: Leakage within spec\n\n## Prevention Measures\n\n- Monitor thickness uniformity\n- Track leakage trends\n- Add capacitor test to qual\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2025-8345. Donut 65-90mm. Salicide formation incomplete. Yield loss 19%.\n\nProcess Context: Tool: RTP-LAM-06. Recipe: NISI_FORM. Temperature ring-low at 65-90mm. Silicide reaction incomplete.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature non-uniformity affecting silicide\n- Ring zone 8\u00b0C below target\n- Silicide reaction incomplete at ring\n- Contact resistance elevated\n\n**Evidence**:\n- Temperature shows ring-low\n- Silicide formation incomplete\n- Resistance elevated at ring\n\n## Corrective Actions\n\n1. **Calibrate**: Temperature uniformity on RTP-LAM-06\n2. **Verify**: Uniformity within \u00b15\u00b0C\n3. **Validate**: Silicide complete at ring\n\n## Prevention Measures\n\n- Monitor temperature uniformity\n- Track silicide formation trends\n- Add resistance check to qual\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2025-8678. Ring 70-95mm. Etch profile tilting at ring. Yield loss 16%.\n\nProcess Context: Tool: ETCH-TEL-14. Recipe: GATE_ETCH. Ion angle variation at ring. Plasma sheath non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma sheath non-uniformity causing ion angle variation\n- Ion angle tilted at 70-95mm ring\n- Etch profile tilting from angle variation\n- Pattern transfer affected\n\n**Evidence**:\n- Profile analysis shows tilt at ring\n- Plasma sheath non-uniform\n- Ion angle correlation\n\n## Corrective Actions\n\n1. **Tune**: Plasma uniformity on ETCH-TEL-14\n2. **Adjust**: RF and pressure for uniform sheath\n3. **Verify**: Profile vertical at ring\n4. **Validate**: Pattern transfer uniform\n\n## Prevention Measures\n\n- Monitor profile uniformity\n- Track plasma sheath characteristics\n- Optimize recipe for uniformity\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defects on lot W2025-8901. Donut 60-85mm. Bond pad probe marks too deep at ring. Yield loss 12%.\n\nProcess Context: Tool: PROBE-TEL-03. Recipe: PAD_PROBE. Probe pressure ring-high. Chuck flatness issue at ring zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck flatness causing pressure variation\n- Chuck non-flat at 60-85mm ring\n- Higher effective pressure at ring\n- Probe marks too deep damaging pads\n\n**Evidence**:\n- Probe depth deeper at ring\n- Chuck flatness measurement shows deviation\n- Pressure variation at ring\n\n## Corrective Actions\n\n1. **Check**: Chuck flatness on PROBE-TEL-03\n2. **Resurface**: Chuck if flatness out of spec\n3. **Verify**: Probe depth uniform\n4. **Validate**: Pad integrity maintained\n\n## Prevention Measures\n\n- Monitor chuck flatness\n- Track probe depth trends\n- Add pad inspection to qual\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defects on lot W2025-9234. Ring 55-80mm. Backside contamination at ring. Yield loss 14%.\n\nProcess Context: Tool: HANDLER-BROOKS-05. Recipe: STANDARD_HANDLE. Chuck contact ring at 55-80mm. Contamination transfer from chuck.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler chuck contaminating wafer backside\n- Chuck contact ring at 55-80mm\n- Contamination on chuck transferring to wafers\n- Backside contamination at ring\n\n**Evidence**:\n- Contamination pattern at chuck ring\n- Backside inspection shows ring pattern\n- Chuck contamination confirmed\n\n## Corrective Actions\n\n1. **Clean**: Handler chuck on HANDLER-BROOKS-05\n2. **Verify**: Chuck surface clean\n3. **Validate**: No backside contamination\n\n## Prevention Measures\n\n- Schedule regular chuck cleaning\n- Monitor backside contamination\n- Add chuck inspection to PM\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2025-9567. Donut 65-90mm. Via chain resistance high at ring. Yield loss 20%.\n\nProcess Context: Tool: ETCH-LAM-18. Recipe: VIA_OPEN. Etch residue at ring bottom. Incomplete via cleaning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Etch residue at via bottom in ring zone\n- Incomplete etch at 65-90mm ring\n- Residue increasing contact resistance\n- Via chain failures at ring\n\n**Evidence**:\n- Via chain resistance ring-high\n- Residue detected at via bottom\n- Etch incomplete at ring\n\n## Corrective Actions\n\n1. **Optimize**: Via etch for complete clearing at ring\n2. **Add**: Over-etch margin for uniformity\n3. **Verify**: Via bottom clean\n4. **Validate**: Via resistance uniform\n\n## Prevention Measures\n\n- Monitor via chain resistance\n- Add via bottom inspection to qual\n- Track etch residue trends\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defects on lot W2025-9890. Ring 70-100mm. Wire bond pull strength low at ring. Yield loss 11%.\n\nProcess Context: Tool: PVD-AMAT-16. Recipe: ALBOND_PAD. Pad metal porosity at ring. Deposition conditions non-optimal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Metal porosity affecting bond strength\n- Deposition creating porous metal at 70-100mm\n- Bond strength reduced from porosity\n- Wire bond failures at ring\n\n**Evidence**:\n- Pull test shows ring-low strength\n- Metal porosity at ring\n- Deposition non-uniform\n\n## Corrective Actions\n\n1. **Optimize**: Deposition conditions on PVD-AMAT-16\n2. **Adjust**: Parameters for dense metal at ring\n3. **Verify**: Metal density uniform\n4. **Validate**: Bond strength meets spec\n\n## Prevention Measures\n\n- Monitor metal density\n- Track bond pull strength trends\n- Optimize deposition for uniformity\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "donut",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratch marks detected on lot W2024-4123. Scratches 25-40mm in length, diagonal orientation. Wafers 3, 5, 7, 9 affected. FOUP-2847 used.\n\nProcess Context: Robot HANDLER-BROOKS-02 processed both FOUP-2847 and FOUP-2848. FOUP-2848 wafers show no scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-2847 slot damage at odd-numbered positions\n- Only wafers 3, 5, 7, 9 (odd slots) affected\n- FOUP-2848 processed with same robot shows no scratches\n- This rules out robot end effector as cause\n\n**Correlation Reasoning**:\n- Odd slot pattern indicates FOUP slot-specific damage\n- FOUP comparison eliminates robot from consideration\n- Scratches occurred during FOUP load/unload\n\n## Corrective Actions\n\n1. **Quarantine**: Remove FOUP-2847 from service immediately\n2. **Inspect**: Check slots 3, 5, 7, 9 with magnification for burrs\n3. **Scrap**: If damage confirmed, scrap FOUP-2847\n4. **Document**: Record FOUP ID for tracking\n\n## Prevention Measures\n\n- Implement FOUP inspection after drops or impacts\n- Track FOUP usage cycles\n- Add slot inspection to FOUP qualification\n\n**Severity**: Major\n**Yield Impact**: 16% (4 of 25 wafers)",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch defects on lot W2024-4456. All 25 wafers show scratches with same orientation (radial, toward center). Scratches 15-30mm long.\n\nProcess Context: Robot HANDLER-YASKAWA-05 handled all wafers. FOUP-3012 and FOUP-3013 both affected. Scratches appeared after robot PM yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot end effector damage after PM\n- All wafers affected with same orientation\n- Multiple FOUPs affected rules out FOUP-specific issue\n- Onset after robot PM indicates maintenance-related cause\n\n**Correlation Reasoning**:\n- Same scratch orientation on all wafers = robot blade issue\n- Both FOUPs affected = not FOUP-specific\n- PM timing correlation = PM introduced problem\n\n## Corrective Actions\n\n1. **Immediate**: Take HANDLER-YASKAWA-05 offline\n2. **Inspect**: Check end effector for damage/contamination\n3. **Replace**: End effector P/N 412-3456 if damaged\n4. **Verify**: PM procedure was followed correctly\n5. **Validate**: Test wafer shows no scratches\n\n## Prevention Measures\n\n- Require end effector inspection after PM\n- Run test wafer after handler maintenance\n- Document PM procedure with checklist\n\n**Severity**: Critical\n**Yield Impact**: 100% (all wafers)",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4789. Wafers 2, 4, 6, 8, 10 affected. Even-slot pattern. Scratches appear concentric, near wafer edge.\n\nProcess Context: FOUP-2956 used. Robot HANDLER-BROOKS-04 also processed FOUP-2957 with no issues. Even slots in FOUP-2956 recently replaced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Newly installed even-numbered FOUP slots defective\n- Even slot pattern (2, 4, 6, 8, 10) affected\n- Recently replaced slots correlate with defect\n- FOUP-2957 with original slots shows no scratches\n\n**Correlation Reasoning**:\n- Even-only pattern = even slots specific\n- Recent slot replacement = new parts suspect\n- Edge location = slot edge contact issue\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-2956 from production\n2. **Inspect**: New slots for burrs or installation issues\n3. **Replace**: Defective slots with verified parts\n4. **Validate**: Test wafers in even slots\n\n## Prevention Measures\n\n- Require incoming inspection of replacement slots\n- Validate FOUP after slot replacement\n- Track slot replacement history\n\n**Severity**: Major\n**Yield Impact**: 20% (5 of 25 wafers)",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2024-5012. Random pattern across all wafers. Scratch length varies 5-50mm. Located across full wafer surface.\n\nProcess Context: Tool: CMP-AMAT-03. Recipe: OXIDE_CMP. Pad at 850 wafers (spec: 1000 max). Diamond dresser showing glazing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Diamond dresser glazing causing pad conditioning failure\n- Glazed dresser not properly conditioning pad\n- Pad surface accumulating particles and debris\n- Random scratches from embedded particles in pad\n\n**Correlation Reasoning**:\n- Random scratch pattern = pad-induced (not FOUP/handler)\n- Full wafer coverage = process-related\n- Dresser glazing = root cause of pad degradation\n\n## Corrective Actions\n\n1. **Replace**: Diamond dresser P/N 7891-4567\n2. **Replace**: CMP pad (approaching end of life anyway)\n3. **Condition**: Break-in new pad properly\n4. **Validate**: No scratches on test wafer\n\n## Prevention Measures\n\n- Track dresser conditioning cycles\n- Replace dresser before glazing occurs\n- Monitor scratch rate trends\n\n**Severity**: Critical\n**Yield Impact**: 35%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5345. Wafers 1-12 affected (first half of lot). Wafers 13-25 clean. Linear scratches, similar orientation.\n\nProcess Context: FOUP-3156 used for wafers 1-12, FOUP-3157 for wafers 13-25. Same robot processed both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-3156 causing scratches\n- Clear demarcation at wafer 12/13 boundary\n- FOUP-3156 wafers all scratched\n- FOUP-3157 wafers all clean\n- Same robot rules out handler issue\n\n**Correlation Reasoning**:\n- Split lot pattern matches FOUP assignment\n- Robot processed both = robot not cause\n- FOUP-3156 is defective\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3156 immediately\n2. **Inspect**: All slots for damage\n3. **Scrap**: If damage confirmed\n4. **Resume**: Production with FOUP-3157 class FOUPs\n\n## Prevention Measures\n\n- Log FOUP usage per lot for traceability\n- Implement FOUP lifetime tracking\n- Add scratch correlation to defect analysis\n\n**Severity**: Major\n**Yield Impact**: 48% (12 of 25 wafers)",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-5678. All wafers affected. Scratches at wafer notch position. Consistent location on all wafers.\n\nProcess Context: Tool: LITH-ASML-05. Recipe: VIA_PHOTO. Notch finder mechanism serviced last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder mechanism damage from service\n- All wafers have scratch at same location (notch)\n- Consistent position = systematic mechanical contact\n- Service timing correlates with defect onset\n\n**Correlation Reasoning**:\n- Notch-specific location = notch finder contact\n- All wafers affected = not random\n- Post-service onset = service-related\n\n## Corrective Actions\n\n1. **Inspect**: Notch finder on LITH-ASML-05\n2. **Verify**: Contact surfaces for damage/debris\n3. **Adjust**: Notch finder alignment if needed\n4. **Validate**: Test wafer shows no notch scratches\n\n## Prevention Measures\n\n- Test wafer after notch finder service\n- Include contact surface check in PM\n- Document service procedures\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-6012. Wafers 1, 2, 3, 4, 5 (bottom slots) affected. Wafers 6-25 clean. Scratches near wafer center.\n\nProcess Context: FOUP-3289 used. FOUP was placed heavily on load port. Bottom slots may have experienced impact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP impact damage to bottom slots\n- Bottom 5 slots (1-5) affected\n- Heavy FOUP placement likely caused impact\n- Center scratches from slot bottom contact\n\n**Correlation Reasoning**:\n- Bottom-only pattern = impact-related\n- Recent heavy placement = cause event identified\n- Center location = bottom slot support contact\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3289\n2. **Inspect**: Bottom slots 1-5 for damage\n3. **Replace**: Damaged slot components\n4. **Review**: Operator handling procedure\n\n## Prevention Measures\n\n- Train operators on FOUP handling\n- Add FOUP placement sensors\n- Track FOUP handling events\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-6345. Scratches 30-45mm, all parallel orientation. Only wafers processed on night shift affected.\n\nProcess Context: Robot HANDLER-BROOKS-07 used by both shifts. Night shift operator is new. Day shift wafers clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator handling error on night shift\n- Only night shift wafers affected\n- Same robot used by both shifts rules out equipment\n- New operator may have procedure deviation\n\n**Correlation Reasoning**:\n- Shift-specific pattern = operator-related\n- Same equipment = not hardware issue\n- New operator = training gap possible\n\n## Corrective Actions\n\n1. **Observe**: Night shift operator handling procedure\n2. **Identify**: Specific deviation causing scratches\n3. **Retrain**: Operator on correct procedure\n4. **Validate**: No scratches on next lot\n\n## Prevention Measures\n\n- Require supervised operation during training\n- Standardize handling procedures\n- Add handling certification\n\n**Severity**: Major\n**Yield Impact**: Variable (shift-dependent)",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP-related scratches on lot W2024-6678. Wafers processed early in pad life (wafers 1-15) show more scratches than later wafers.\n\nProcess Context: Tool: CMP-AMAT-05. Recipe: CU_CMP. New pad installed. Break-in procedure may be incomplete.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete pad break-in procedure\n- Early wafers (1-15) more scratched than later\n- New pad requires proper conditioning\n- Break-in removes loose particles and glazing\n\n**Correlation Reasoning**:\n- Decreasing scratch rate = pad conditioning effect\n- New pad correlation = break-in issue\n- Later wafers clean = pad stabilizing\n\n## Corrective Actions\n\n1. **Review**: Break-in procedure completeness\n2. **Extend**: Future break-in wafer count\n3. **Continue**: Current production (pad now conditioned)\n4. **Document**: Optimal break-in parameters\n\n## Prevention Measures\n\n- Increase break-in wafer count for new pads\n- Add scratch monitoring during break-in\n- Qualify pad before production release\n\n**Severity**: Minor\n**Yield Impact**: Early lot impact only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7012. Wafers 21, 22, 23, 24, 25 (top slots) affected. Scratches on wafer backside.\n\nProcess Context: FOUP-3421 used. FOUP lid showed resistance during opening. Top slot wafers contacted lid during open.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP lid mechanism causing wafer contact\n- Top slots (21-25) closest to lid\n- Lid resistance = mechanical issue\n- Backside scratches = lid contact during open\n\n**Correlation Reasoning**:\n- Top slot pattern = lid proximity\n- Backside location = contact from above\n- Lid resistance = lid mechanism fault\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3421\n2. **Inspect**: Lid mechanism and hinges\n3. **Repair**: Lid mechanism or scrap FOUP\n4. **Validate**: Lid opens smoothly without wafer contact\n\n## Prevention Measures\n\n- Add lid mechanism check to FOUP qualification\n- Monitor lid open/close resistance\n- Replace FOUPs with lid issues\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches detected on lot W2024-7345. All wafers have identical scratch pattern at 3 o'clock position. Scratches 10-15mm long.\n\nProcess Context: Robot HANDLER-BROOKS-09 processed wafers. End effector shows particle at 3 o'clock contact point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle on robot end effector at 3 o'clock\n- All wafers have scratch at same clock position\n- End effector inspection confirms particle\n- Consistent location = systematic contact\n\n**Correlation Reasoning**:\n- Same position on all = end effector particle\n- 3 o'clock location = matches particle position\n- All wafers = not random\n\n## Corrective Actions\n\n1. **Immediate**: Remove particle from end effector\n2. **Clean**: End effector surface\n3. **Inspect**: For any damage under particle\n4. **Validate**: Test wafer shows no scratch\n\n## Prevention Measures\n\n- Add end effector inspection to daily check\n- Clean end effectors regularly\n- Track particle-related scratches\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2024-7678. Wafers processed through ETCH-LAM-08 affected. Wafers processed through ETCH-LAM-09 clean. Same lot split between tools.\n\nProcess Context: Lift pins on ETCH-LAM-08 showing wear. Wafer contact during lift cycle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn lift pins on ETCH-LAM-08\n- Only ETCH-LAM-08 wafers scratched\n- Same lot on ETCH-LAM-09 clean = tool-specific\n- Lift pin wear causing wafer contact\n\n**Correlation Reasoning**:\n- Tool-specific pattern = hardware issue\n- Split lot confirms = ETCH-LAM-08 only\n- Lift pins worn = contact during lift\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-08\n2. **Replace**: Lift pins P/N 0021-5678\n3. **Verify**: Smooth lift cycle without contact\n4. **Validate**: Test wafer shows no scratches\n\n## Prevention Measures\n\n- Track lift pin usage cycles\n- Replace pins before wear causes scratches\n- Add lift pin inspection to PM\n\n**Severity**: Major\n**Yield Impact**: 50% (split lot)",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8012. Scratches appear on wafers 5, 10, 15, 20, 25 (every 5th wafer). Pattern repeats across lot.\n\nProcess Context: FOUP uses 25-slot design. Every 5th slot has different design (reinforced). Reinforced slots may have different contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reinforced slot design causing scratches\n- Every 5th wafer pattern = every 5th slot\n- Reinforced slots (5, 10, 15, 20, 25) affected\n- Different slot design = different wafer contact\n\n**Correlation Reasoning**:\n- 5-wafer interval = structural slot pattern\n- Reinforced slots = design difference\n- Only these slots = design-related issue\n\n## Corrective Actions\n\n1. **Inspect**: Reinforced slots for design/manufacturing defect\n2. **Report**: To FOUP vendor if design issue\n3. **Quarantine**: Affected FOUP type\n4. **Alternative**: Use different FOUP design\n\n## Prevention Measures\n\n- Validate FOUP designs before deployment\n- Track slot-specific defect patterns\n- Work with vendor on design improvement\n\n**Severity**: Major\n**Yield Impact**: 20%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-8345. Appeared mid-lot (wafer 13 onward). Wafers 1-12 clean. All scratched wafers have same pattern.\n\nProcess Context: Robot HANDLER-YASKAWA-07. Particle fell on end effector at wafer 12 handling. Visible debris on blade.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle fall-on during processing\n- Clean wafers 1-12, scratched 13-25\n- Particle fell between wafer 12 and 13\n- Same pattern on 13-25 = particle on blade\n\n**Correlation Reasoning**:\n- Mid-lot onset = event during processing\n- Visible debris confirms = particle fall-on\n- Same pattern = consistent contact point\n\n## Corrective Actions\n\n1. **Clean**: End effector immediately\n2. **Identify**: Source of particle fall-on\n3. **Address**: Particle source (ceiling, tool, etc.)\n4. **Validate**: No more particle events\n\n## Prevention Measures\n\n- Improve particle control in handler area\n- Add particle monitoring\n- Schedule regular blade cleaning\n\n**Severity**: Major\n**Yield Impact**: 52%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2024-8678. Scratches concentrated at wafer edge. All wafers affected. Scratches spiral pattern.\n\nProcess Context: Tool: CMP-AMAT-06. Recipe: W_CMP. Retaining ring showing asymmetric wear. Wafer slipping during polish.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear causing wafer slip\n- Edge scratches from wafer movement\n- Spiral pattern = rotational slip\n- Asymmetric wear = uneven retention\n\n**Correlation Reasoning**:\n- Edge location = retaining ring contact\n- Spiral pattern = slip during rotation\n- All wafers = systematic issue\n\n## Corrective Actions\n\n1. **Replace**: Retaining ring P/N 4455-7890\n2. **Verify**: Uniform wafer retention\n3. **Validate**: No edge scratches on test wafer\n\n## Prevention Measures\n\n- Track retaining ring wear pattern\n- Replace before asymmetric wear develops\n- Monitor edge scratch rate\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9012. Only FOUP-A (lot W2024-9012) affected. FOUP-B (lot W2024-9013) same robot, same recipe, no scratches.\n\nProcess Context: Both FOUPs processed back-to-back by HANDLER-BROOKS-11. FOUP-A recently returned from repair.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A repair quality issue\n- FOUP-A affected, FOUP-B clean\n- Same robot = robot not cause\n- Recent repair = repair introduced defect\n\n**Correlation Reasoning**:\n- FOUP comparison = FOUP-A specific\n- Same robot rules out handler\n- Repair timing = repair quality issue\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-A immediately\n2. **Inspect**: Repair work quality\n3. **Return**: To repair vendor if defective\n4. **Audit**: Repair vendor quality\n\n## Prevention Measures\n\n- Qualify FOUPs after repair\n- Add post-repair inspection\n- Track repair vendor performance\n\n**Severity**: Major\n**Yield Impact**: FOUP-A lot only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-9345. Wafers 1, 5, 9, 13, 17, 21 affected (every 4th starting from 1). Others clean.\n\nProcess Context: FOUP-3567 has 4 damaged slots (1, 5, 9, 13, 17, 21). FOUP was in minor collision last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP collision damaged specific slots\n- Every 4th slot pattern (1, 5, 9, 13, 17, 21)\n- Collision last week = damage event\n- Specific slots damaged in impact pattern\n\n**Correlation Reasoning**:\n- Non-sequential pattern = structural damage\n- Collision timing = cause event\n- Specific slots = impact distribution\n\n## Corrective Actions\n\n1. **Scrap**: FOUP-3567 (multiple slot damage)\n2. **Document**: Collision incident\n3. **Review**: Why collision occurred\n4. **Train**: On FOUP handling if operator error\n\n## Prevention Measures\n\n- Implement FOUP collision detection\n- Require post-collision inspection\n- Track FOUP incident history\n\n**Severity**: Major\n**Yield Impact**: 24%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9678. All wafers have radial scratches from center outward. Scratches 20-50mm in length.\n\nProcess Context: Tool: COAT-TEL-06. Recipe: PHOTO_COAT. Spin chuck showing debris. Debris creating scratches during spin.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin chuck debris scratching during rotation\n- Radial scratches = rotational motion\n- Center outward = spin direction\n- All wafers = systematic chuck issue\n\n**Correlation Reasoning**:\n- Radial pattern = spin-induced\n- Center origin = chuck contact point\n- Debris on chuck confirmed\n\n## Corrective Actions\n\n1. **Clean**: Spin chuck on COAT-TEL-06\n2. **Inspect**: Chuck surface for embedded particles\n3. **Replace**: If surface damaged\n4. **Validate**: Test wafer shows no scratches\n\n## Prevention Measures\n\n- Add chuck inspection to daily check\n- Clean chuck between lots\n- Track spin-related scratches\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2025-0123. Only wafers from cassette position A affected. Position B and C wafers clean.\n\nProcess Context: Tool: ETCH-TEL-07. Three-cassette loader. Position A showing mechanical misalignment. Wafer contact during load.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cassette position A misalignment\n- Only position A wafers scratched\n- Positions B and C clean = not recipe or process\n- Mechanical misalignment causing contact\n\n**Correlation Reasoning**:\n- Position-specific = hardware alignment\n- B and C clean = A-specific issue\n- Load contact = alignment problem\n\n## Corrective Actions\n\n1. **Adjust**: Position A alignment on ETCH-TEL-07\n2. **Verify**: No wafer contact during load cycle\n3. **Validate**: Test wafer at position A clean\n\n## Prevention Measures\n\n- Check all loader positions in PM\n- Add alignment verification to setup\n- Track position-specific defects\n\n**Severity**: Major\n**Yield Impact**: 33% (1 of 3 positions)",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-0456. Scratches appear to originate from single point. Star burst pattern from edge.\n\nProcess Context: Tool: CMP-AMAT-07. Recipe: OXIDE_CMP. Large particle embedded in pad at edge. Particle creating scratches as wafer rotates.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Large embedded particle in CMP pad\n- Star burst pattern = rotating contact with fixed point\n- Edge origin = particle at pad edge\n- Single source = one embedded particle\n\n**Correlation Reasoning**:\n- Star pattern = fixed particle + rotation\n- Consistent location = embedded (not floating)\n- All wafers = systematic particle\n\n## Corrective Actions\n\n1. **Stop**: CMP processing immediately\n2. **Remove**: Embedded particle from pad\n3. **Inspect**: Pad for other particles\n4. **Replace**: Pad if damaged by particle\n5. **Validate**: No star scratch pattern\n\n## Prevention Measures\n\n- Filter incoming slurry\n- Add particle monitoring\n- Inspect pad regularly\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-0789. Wafers from morning production scratched. Afternoon production clean.\n\nProcess Context: Robot HANDLER-BROOKS-13. Blade cleaned at lunch break. Morning blade was contaminated with particles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated blade before cleaning\n- Morning wafers scratched, afternoon clean\n- Blade cleaning at lunch = demarcation point\n- Contamination accumulated overnight\n\n**Correlation Reasoning**:\n- Time-based pattern = condition change\n- Cleaning removed cause\n- Overnight accumulation\n\n## Corrective Actions\n\n1. **Continue**: Production (blade now clean)\n2. **Review**: Why contamination accumulated\n3. **Add**: End-of-shift blade inspection\n\n## Prevention Measures\n\n- Clean blade at start of each shift\n- Add blade inspection to startup checklist\n- Track time-based scratch patterns\n\n**Severity**: Major\n**Yield Impact**: Morning lots only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch defects on lot W2025-1012. Scratches appear only on bare silicon wafers. Oxide-covered wafers in same lot clean.\n\nProcess Context: Handler HANDLER-YASKAWA-09 processed both. Blade material has higher friction on bare silicon than oxide.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blade friction difference on bare silicon\n- Bare silicon scratched, oxide wafers clean\n- Same handler = blade material interaction\n- Higher friction = more contact force on bare Si\n\n**Correlation Reasoning**:\n- Surface-type specific = material interaction\n- Same handling = blade behavior difference\n- Bare silicon more vulnerable\n\n## Corrective Actions\n\n1. **Review**: Blade material compatibility\n2. **Consider**: Different blade for bare silicon\n3. **Adjust**: Handling parameters for bare silicon\n4. **Validate**: No scratches on bare silicon test wafer\n\n## Prevention Measures\n\n- Match blade material to wafer surface\n- Document surface-specific handling\n- Track surface-type scratch correlation\n\n**Severity**: Major\n**Yield Impact**: Bare silicon wafers only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-1345. Wafers 1-8 scratched, 9-17 scratched, 18-25 clean. Two FOUP pattern.\n\nProcess Context: FOUP-A used for wafers 1-8, FOUP-B for 9-17, FOUP-C for 18-25. FOUPs A and B recently from same vendor shipment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Vendor shipment quality issue (FOUP-A and FOUP-B)\n- FOUP-A and FOUP-B wafers scratched\n- FOUP-C wafers clean\n- A and B from same shipment = batch issue\n\n**Correlation Reasoning**:\n- Two FOUP pattern = two bad FOUPs\n- Same shipment = common source\n- FOUP-C different shipment = no issue\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-A and FOUP-B\n2. **Inspect**: Other FOUPs from same shipment\n3. **Report**: To vendor as batch quality issue\n4. **Return**: Defective FOUPs to vendor\n\n## Prevention Measures\n\n- Incoming inspection of new FOUPs\n- Track vendor shipment quality\n- Validate sample from each shipment\n\n**Severity**: Major\n**Yield Impact**: 68%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-1678. Only wafers processed during facility power fluctuation affected. Scratches from handler jerk motion.\n\nProcess Context: Power fluctuation caused robot to jerk. Wafers in transit during fluctuation scratched. Others clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Power fluctuation causing handler jerk\n- Wafers in transit during event scratched\n- Jerk motion = power instability\n- Others clean = only in-transit wafers affected\n\n**Correlation Reasoning**:\n- Time-specific = event-correlated\n- Power log confirms fluctuation\n- In-transit wafers only\n\n## Corrective Actions\n\n1. **Identify**: Affected wafers for disposition\n2. **Review**: Power quality and UPS status\n3. **Improve**: UPS capacity if inadequate\n\n## Prevention Measures\n\n- Install proper UPS for handlers\n- Add power quality monitoring\n- Implement safe-stop during power events\n\n**Severity**: Critical\n**Yield Impact**: In-transit wafers only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-2012. All wafers have arc-shaped scratches at wafer edge. Consistent across lot.\n\nProcess Context: Tool: CLEAN-DNS-04. Recipe: SC1_CLEAN. Wafer edge contact with brush during clean. Brush position drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleaning brush position drift contacting edge\n- Arc scratches at edge = rotational brush contact\n- All wafers affected = systematic position issue\n- Brush drift = gradual change\n\n**Correlation Reasoning**:\n- Arc pattern = rotating brush\n- Edge location = brush position\n- Consistent = systematic\n\n## Corrective Actions\n\n1. **Adjust**: Brush position on CLEAN-DNS-04\n2. **Verify**: No wafer edge contact\n3. **Validate**: Clean wafer shows no scratches\n\n## Prevention Measures\n\n- Add brush position to setup verification\n- Monitor brush position trends\n- Schedule brush alignment checks\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2025-2345. Scratches on wafers 7, 8, 9 only. Adjacent slots in FOUP. Short scratches near notch.\n\nProcess Context: FOUP-3789 used. Slots 7, 8, 9 have slight deformation from stacking incident. Deformation causing wafer contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP slot deformation from stacking incident\n- Adjacent slots 7, 8, 9 affected = localized damage\n- Stacking incident = cause event\n- Near notch = slot entry point contact\n\n**Correlation Reasoning**:\n- Adjacent slot pattern = local damage\n- Stacking incident timing = cause\n- Short scratches = entry/exit contact\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3789\n2. **Inspect**: Slots 7, 8, 9 for deformation\n3. **Scrap**: If deformation cannot be repaired\n4. **Review**: Stacking procedures\n\n## Prevention Measures\n\n- Limit FOUP stacking height\n- Train on proper FOUP storage\n- Track FOUP handling incidents\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-2678. Random micro-scratches across wafer. Visible only under high magnification.\n\nProcess Context: Tool: CMP-AMAT-08. Recipe: CU_CMP. Slurry filter bypassed during maintenance. Particles in slurry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unfiltered slurry containing particles\n- Random micro-scratches = many small particles\n- Filter bypassed = particles not removed\n- Across wafer = full slurry contact\n\n**Correlation Reasoning**:\n- Random pattern = suspended particles\n- Maintenance timing = filter bypass\n- Micro size = slurry particles\n\n## Corrective Actions\n\n1. **Immediate**: Restore slurry filter\n2. **Flush**: Slurry system of contaminated slurry\n3. **Replace**: Slurry batch\n4. **Validate**: No micro-scratches with filtered slurry\n\n## Prevention Measures\n\n- Never bypass slurry filter\n- Add filter bypass interlock\n- Monitor slurry particle count\n\n**Severity**: Critical\n**Yield Impact**: All wafers during bypass",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-2901. Wafers from FOUP-A slots 1-13 scratched. FOUP-A slots 14-25 clean. FOUP-B all clean.\n\nProcess Context: FOUP-A used. Slot divider at slot 13/14 boundary damaged. Lower half contaminated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Damaged slot divider contaminating lower slots\n- Slots 1-13 scratched (below divider)\n- Slots 14-25 clean (above divider)\n- Divider damage = contamination source\n\n**Correlation Reasoning**:\n- Clear slot boundary = structural divider\n- Lower slots only = debris falling down\n- Damaged divider = particle generation\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-A\n2. **Inspect**: Slot divider for damage\n3. **Repair**: Replace divider if possible\n4. **Scrap**: If not repairable\n\n## Prevention Measures\n\n- Include divider inspection in FOUP qual\n- Track divider integrity\n- Handle FOUPs carefully\n\n**Severity**: Major\n**Yield Impact**: 52%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-3234. Scratches at exact same X-Y position on all wafers. Scratches 8mm long.\n\nProcess Context: Tool: LITH-ASML-06. Recipe: METAL_EXP. Stage shows particle at X=45mm, Y=32mm. Particle creating scratch during scan.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle on litho stage at fixed position\n- Same X-Y on all wafers = fixed stage particle\n- Consistent scratch = wafer contacting particle\n- Stage location confirmed\n\n**Correlation Reasoning**:\n- Fixed position = stage contamination\n- All wafers = systematic contact\n- X-Y coordinates match particle location\n\n## Corrective Actions\n\n1. **Clean**: Stage on LITH-ASML-06\n2. **Inspect**: For particle source\n3. **Validate**: Test wafer shows no scratch at position\n\n## Prevention Measures\n\n- Add stage inspection to daily startup\n- Clean stage regularly\n- Track position-specific defects\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-3567. Only prime wafers scratched. Test/dummy wafers from same lot clean.\n\nProcess Context: Handler HANDLER-BROOKS-14 processes both. Prime wafers are lighter. Different handling force applied.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handling force calibrated for heavier test wafers\n- Prime wafers (lighter) scratched\n- Test/dummy wafers (heavier) clean\n- Force difference = handling parameter issue\n\n**Correlation Reasoning**:\n- Wafer-type specific = handling difference\n- Weight difference = force impact\n- Same handler = force setting issue\n\n## Corrective Actions\n\n1. **Adjust**: Handling force for prime wafer weight\n2. **Calibrate**: Handler for wafer type\n3. **Validate**: Prime wafers handled without scratches\n\n## Prevention Measures\n\n- Set handling parameters per wafer type\n- Validate handling for each wafer class\n- Document wafer-specific settings\n\n**Severity**: Major\n**Yield Impact**: Prime wafers only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-3890. Concentric ring scratches visible. Pattern repeats at fixed interval.\n\nProcess Context: Tool: CMP-AMAT-09. Recipe: STI_CMP. Conditioning disk has chipped diamond. Disk rotation creating periodic scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chipped diamond on conditioning disk\n- Concentric rings = rotational pattern\n- Fixed interval = disk rotation period\n- Chipped diamond = aggressive contact\n\n**Correlation Reasoning**:\n- Ring pattern = rotating defect\n- Periodic = disk rotation match\n- Aggressive scratches = damaged diamond\n\n## Corrective Actions\n\n1. **Replace**: Conditioning disk P/N 7891-8901\n2. **Inspect**: For other diamond damage\n3. **Validate**: No ring scratches on test wafer\n\n## Prevention Measures\n\n- Inspect conditioning disk regularly\n- Replace at first sign of damage\n- Track diamond condition\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-4123. Wafers processed through load lock 1 scratched. Load lock 2 wafers clean.\n\nProcess Context: Tool: ETCH-AMAT-12. Two load locks. LL1 door seal has debris. Wafer contacting during door close.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock 1 door seal debris\n- LL1 wafers scratched, LL2 clean\n- Door seal debris = contact during close\n- Load lock specific = LL1 hardware\n\n**Correlation Reasoning**:\n- Load lock pattern = LL-specific issue\n- LL2 clean = not general tool issue\n- Door seal = contact point\n\n## Corrective Actions\n\n1. **Clean**: LL1 door seal on ETCH-AMAT-12\n2. **Inspect**: For seal damage\n3. **Replace**: If seal damaged\n4. **Validate**: LL1 wafers clean\n\n## Prevention Measures\n\n- Include load lock seals in PM\n- Inspect seals regularly\n- Track LL-specific defects\n\n**Severity**: Major\n**Yield Impact**: 50% (LL1 wafers)",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-4456. Scratches appear only on wafers stored >24 hours before processing.\n\nProcess Context: Wafers stored in FOUP-4012. FOUP has moisture ingress. Corrosion particles formed during storage scratching wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP moisture ingress causing corrosion particles\n- Storage >24 hours = time for corrosion\n- Moisture in FOUP = corrosion environment\n- Particles scratch during subsequent handling\n\n**Correlation Reasoning**:\n- Time-dependent = chemical reaction\n- Moisture ingress = root cause\n- Particle formation = scratching mechanism\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-4012\n2. **Inspect**: FOUP seal integrity\n3. **Replace**: FOUP if seal failed\n4. **Review**: Storage conditions\n\n## Prevention Measures\n\n- Monitor FOUP humidity\n- Limit storage time\n- Validate FOUP seal integrity\n\n**Severity**: Major\n**Yield Impact**: Stored wafers only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2025-4789. All wafers have parallel scratches. Scratches direction matches robot arm motion.\n\nProcess Context: Robot HANDLER-YASKAWA-11. End effector vacuum grooves have sharp edges. Grooves scratching wafer backside.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sharp vacuum groove edges on end effector\n- Parallel scratches = linear motion\n- Direction matches robot arm = end effector contact\n- Vacuum grooves = contact points\n\n**Correlation Reasoning**:\n- Parallel pattern = linear contact\n- Motion direction match = arm movement\n- Sharp grooves = scratching mechanism\n\n## Corrective Actions\n\n1. **Replace**: End effector with properly finished grooves P/N 412-5678\n2. **Inspect**: Replacement for edge quality\n3. **Validate**: Test wafer shows no scratches\n\n## Prevention Measures\n\n- Inspect end effector edges at install\n- Require smooth groove finish\n- Track backside scratch trends\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-5012. Scratches only at die corners. Pattern repeats across wafer.\n\nProcess Context: Tool: CMP-AMAT-10. Recipe: CU_CMP. Pattern density at die corners different. Local polish rate causing damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pattern density effect at die corners\n- Die corner scratches = pattern-dependent polish\n- Density difference = local removal rate variation\n- Corners = highest stress concentration\n\n**Correlation Reasoning**:\n- Die corner pattern = design-related\n- Repeating = systematic across all die\n- Density effect = well-known CMP behavior\n\n## Corrective Actions\n\n1. **Optimize**: CMP recipe for pattern density\n2. **Add**: Dummy fill at die corners\n3. **Adjust**: Polish parameters for corners\n4. **Validate**: No corner scratches\n\n## Prevention Measures\n\n- Design with CMP in mind\n- Add dummy fill for density\n- Track corner defects\n\n**Severity**: Major\n**Yield Impact**: Die corner yield",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-5345. Wafers 2, 6, 10, 14, 18, 22 affected. Every 4th slot starting from 2. FOUP-4234 used.\n\nProcess Context: FOUP-4234 has bent slot fingers at slots 2, 6, 10, 14, 18, 22. Manufacturing defect in FOUP.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP manufacturing defect - bent slot fingers\n- Every 4th slot pattern = manufacturing repeating pattern\n- Slots 2, 6, 10, 14, 18, 22 = specific finger set\n- Bent fingers = wafer contact\n\n**Correlation Reasoning**:\n- Regular pattern = manufacturing process\n- Specific slot set = finger group\n- Bent = mechanical defect\n\n## Corrective Actions\n\n1. **Scrap**: FOUP-4234\n2. **Audit**: Same production batch FOUPs\n3. **Report**: To FOUP vendor\n4. **Inspect**: All FOUPs from same shipment\n\n## Prevention Measures\n\n- Incoming FOUP inspection\n- Vendor quality audit\n- Track FOUP batch issues\n\n**Severity**: Major\n**Yield Impact**: 24%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-5678. Scratches only on front side of wafer. Backside clean.\n\nProcess Context: Tool: ETCH-TEL-09. Recipe: POLY_ETCH. ESC clamp applying uneven force. Front side contact scratching.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Uneven ESC clamping force\n- Front side scratches = face-down processing\n- Backside clean = no backside contact\n- Uneven clamp = localized high force\n\n**Correlation Reasoning**:\n- Front only = face contact issue\n- ESC clamping = force mechanism\n- Uneven = asymmetric force distribution\n\n## Corrective Actions\n\n1. **Check**: ESC clamp force distribution on ETCH-TEL-09\n2. **Adjust**: For uniform clamping\n3. **Verify**: Force uniformity\n4. **Validate**: No front side scratches\n\n## Prevention Measures\n\n- Monitor clamp force uniformity\n- Include in PM checklist\n- Track front-side defects\n\n**Severity**: Major\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP micro-scratches on lot W2025-5901. Scratches visible under SEM only. Affecting device performance.\n\nProcess Context: Tool: CMP-AMAT-11. Recipe: OXIDE_CMP. Slurry pH drifted low. Aggressive chemistry creating fine scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry pH drift causing aggressive polish\n- Micro-scratches = fine abrasion\n- pH low = more aggressive chemistry\n- Device performance = electrical impact\n\n**Correlation Reasoning**:\n- Micro scale = chemical effect\n- pH correlation = chemistry change\n- Performance impact = device-level damage\n\n## Corrective Actions\n\n1. **Adjust**: Slurry pH to specification\n2. **Replace**: Slurry batch if degraded\n3. **Verify**: pH within range\n4. **Validate**: No micro-scratches on test wafer\n\n## Prevention Measures\n\n- Monitor slurry pH continuously\n- Set pH drift alarms\n- Track micro-scratch trends\n\n**Severity**: Critical\n**Yield Impact**: Device performance",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-6234. Only edge die affected. Scratches follow wafer edge profile.\n\nProcess Context: Tool: PROBE-TEL-04. Recipe: FINAL_TEST. Probe card edge needles dragging. Edge die damaged during test.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe card edge needle alignment issue\n- Edge die only = probe card edge\n- Edge profile = needle path\n- Dragging = needle not lifting cleanly\n\n**Correlation Reasoning**:\n- Edge die pattern = edge needles\n- Profile match = needle geometry\n- Dragging = mechanical issue\n\n## Corrective Actions\n\n1. **Inspect**: Probe card edge needles on PROBE-TEL-04\n2. **Realign**: Needles for proper lift\n3. **Replace**: If needles bent\n4. **Validate**: No edge die scratches\n\n## Prevention Measures\n\n- Monitor probe card needle condition\n- Track edge die defects\n- Schedule probe card maintenance\n\n**Severity**: Major\n**Yield Impact**: Edge die only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-6567. All wafers have identical scratch length (23mm). Scratches at 45\u00b0 angle.\n\nProcess Context: Robot HANDLER-BROOKS-15. End effector showing 23mm long debris mark. Debris angle matches scratch angle.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fixed debris on end effector\n- Identical 23mm length = fixed debris size\n- 45\u00b0 angle = debris orientation on blade\n- All wafers = systematic contact\n\n**Correlation Reasoning**:\n- Fixed length = fixed debris\n- Consistent angle = debris position\n- End effector mark confirms\n\n## Corrective Actions\n\n1. **Remove**: Debris from end effector HANDLER-BROOKS-15\n2. **Clean**: End effector surface\n3. **Inspect**: For any surface damage\n4. **Validate**: Test wafer clean\n\n## Prevention Measures\n\n- Regular end effector inspection\n- Clean blades between lots\n- Track consistent scratch patterns\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-6890. Scratches appear after pad conditioning. No scratches before conditioning.\n\nProcess Context: Tool: CMP-AMAT-12. Recipe: W_CMP. Conditioner force too high. Damaging pad surface creating scratch source.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive conditioner force damaging pad\n- Scratches after conditioning = conditioning-related\n- Force too high = pad surface damage\n- Damaged pad = scratch generation\n\n**Correlation Reasoning**:\n- Timing match = conditioning effect\n- Force setting = root cause\n- Pad damage = mechanism\n\n## Corrective Actions\n\n1. **Reduce**: Conditioner force on CMP-AMAT-12\n2. **Replace**: Damaged pad\n3. **Verify**: Optimal conditioning parameters\n4. **Validate**: No post-conditioning scratches\n\n## Prevention Measures\n\n- Optimize conditioner force\n- Monitor pad condition after conditioning\n- Track conditioning-related scratches\n\n**Severity**: Major\n**Yield Impact**: Post-conditioning wafers",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-7123. Only wafers with thick metal layer scratched. Thin metal wafers clean.\n\nProcess Context: Handler HANDLER-YASKAWA-12 processes both. Thick metal wafers heavier. Blade bowing under weight causing contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector bowing under heavy wafer weight\n- Thick metal (heavier) scratched, thin clean\n- Blade bowing = deflection under load\n- Contact from blade deflection\n\n**Correlation Reasoning**:\n- Weight-dependent = mechanical deflection\n- Same handler = blade flexibility issue\n- Heavy wafers = greater deflection\n\n## Corrective Actions\n\n1. **Upgrade**: End effector to stiffer design P/N 412-7890\n2. **Verify**: No deflection under heavy wafers\n3. **Validate**: Heavy wafers handled without scratches\n\n## Prevention Measures\n\n- Match end effector to wafer weight range\n- Track weight-related handling issues\n- Specify wafer weight for handler qualification\n\n**Severity**: Major\n**Yield Impact**: Thick metal wafers only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-7456. Wafers 11, 12, 13 (center slots) scratched. Top and bottom slots clean.\n\nProcess Context: FOUP-4567 used. FOUP was dropped during transport. Center slots absorbed impact. Slot damage at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP drop impact damaging center slots\n- Center slots (11, 12, 13) affected\n- Drop during transport = impact event\n- Center absorbs most impact\n\n**Correlation Reasoning**:\n- Center slot pattern = impact distribution\n- Drop event = cause\n- Slot damage = scratch mechanism\n\n## Corrective Actions\n\n1. **Scrap**: FOUP-4567 (drop damage)\n2. **Document**: Drop incident\n3. **Review**: Transport handling\n4. **Train**: On FOUP handling if needed\n\n## Prevention Measures\n\n- Use FOUP drop sensors\n- Immediate inspection after drops\n- Train on proper FOUP transport\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-7789. Diagonal scratches across all wafers. Pattern consistent with carrier rotation.\n\nProcess Context: Tool: CMP-AMAT-13. Recipe: CU_CMP. Carrier retaining ring has crack. Cracked ring creating scratch source.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cracked carrier retaining ring\n- Diagonal pattern = rotational motion\n- Consistent = systematic ring defect\n- Crack = particle generation and contact\n\n**Correlation Reasoning**:\n- Diagonal = rotation direction\n- All wafers = ring affects all\n- Crack = structural failure\n\n## Corrective Actions\n\n1. **Replace**: Carrier retaining ring P/N 4455-9012\n2. **Inspect**: For other carrier damage\n3. **Validate**: No diagonal scratches\n\n## Prevention Measures\n\n- Inspect retaining ring regularly\n- Replace at first sign of cracking\n- Track ring usage hours\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-8012. Only first wafer of each FOUP scratched. Subsequent wafers clean.\n\nProcess Context: Robot HANDLER-BROOKS-16 handles FOUPs. First wafer pick always contacts slot at slower speed. Speed difference causing damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: First-wafer pick speed causing slot contact\n- First wafer each FOUP = initial pick issue\n- Slower speed = different motion profile\n- Contact from speed difference\n\n**Correlation Reasoning**:\n- First-wafer pattern = initialization effect\n- Speed difference = handling parameter\n- Subsequent clean = normal operation\n\n## Corrective Actions\n\n1. **Adjust**: First-wafer pick speed on HANDLER-BROOKS-16\n2. **Match**: Speed profile to normal picks\n3. **Validate**: First wafer picks clean\n\n## Prevention Measures\n\n- Standardize pick speed for all wafers\n- Track first-wafer defects\n- Include in handler qualification\n\n**Severity**: Minor\n**Yield Impact**: 1 wafer per FOUP",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2025-8345. Scratches appear after FOUP transport between bays. Stationary FOUPs clean.\n\nProcess Context: AGV transport showing vibration during transit. Wafers sliding in slots during transport. Slot contact scratching wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AGV vibration causing wafer slide in slots\n- After transport only = transport-related\n- Stationary clean = no movement damage\n- Vibration = wafer displacement\n\n**Correlation Reasoning**:\n- Transport pattern = AGV operation\n- Vibration = root cause\n- Sliding = scratch mechanism\n\n## Corrective Actions\n\n1. **Reduce**: AGV speed to minimize vibration\n2. **Maintain**: AGV suspension and wheels\n3. **Verify**: Vibration within acceptable limits\n4. **Validate**: Transport without scratches\n\n## Prevention Measures\n\n- Monitor AGV vibration levels\n- Schedule AGV maintenance\n- Limit transport speed\n\n**Severity**: Major\n**Yield Impact**: Transported wafers",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-8678. Scratches only on wafers processed with high down force recipe. Low force recipe wafers clean.\n\nProcess Context: Tool: CMP-AMAT-14. High force recipe: OXIDE_AGGR. Pad glazing occurring faster under high force. Glazed pad scratching.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Rapid pad glazing under high force recipe\n- High force wafers scratched, low force clean\n- High force = faster glazing\n- Glazed pad = scratch source\n\n**Correlation Reasoning**:\n- Recipe-specific = force effect\n- Glazing rate = mechanism\n- Force correlation = root cause\n\n## Corrective Actions\n\n1. **Increase**: Conditioning frequency for high force recipes\n2. **Monitor**: Pad condition closely\n3. **Validate**: No scratches with increased conditioning\n\n## Prevention Measures\n\n- Adjust conditioning per recipe force\n- Track glazing rate by recipe\n- Monitor scratch rate trends\n\n**Severity**: Major\n**Yield Impact**: High force recipe wafers",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-8901. Wafers processed on Tool A and Tool B scratched. Tool C wafers clean. Tools A and B share same FOUP.\n\nProcess Context: FOUP-4890 used for Tools A and B only. FOUP-4891 used for Tool C. FOUP-4890 is defective.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shared defective FOUP causing scratches on multiple tools\n- Tools A and B share FOUP-4890 = both scratched\n- Tool C uses different FOUP = clean\n- FOUP is common factor\n\n**Correlation Reasoning**:\n- Multi-tool pattern = shared resource\n- FOUP assignment = root cause\n- Different FOUP = no issue\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-4890\n2. **Inspect**: For slot damage\n3. **Scrap**: If damaged\n4. **Resume**: With good FOUPs\n\n## Prevention Measures\n\n- Track FOUP-to-tool assignments\n- Enable multi-tool correlation analysis\n- Flag shared FOUP issues\n\n**Severity**: Major\n**Yield Impact**: Tools A and B only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratch marks on lot W2025-9234. Scratches only on wafers processed during tool idle recovery. Normal operation wafers clean.\n\nProcess Context: Tool: ETCH-AMAT-16. After idle, lift pins move faster. Fast pin motion scratching wafer during recovery lift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fast lift pin motion during idle recovery\n- Idle recovery wafers scratched\n- Normal operation clean\n- Pin speed difference = motion profile issue\n\n**Correlation Reasoning**:\n- Idle recovery pattern = initialization effect\n- Pin speed = mechanism\n- Recovery mode = different parameters\n\n## Corrective Actions\n\n1. **Adjust**: Idle recovery lift pin speed on ETCH-AMAT-16\n2. **Match**: Normal operation speeds\n3. **Validate**: Recovery mode lifts clean\n\n## Prevention Measures\n\n- Standardize motion profiles all modes\n- Track idle recovery defects\n- Include in tool qualification\n\n**Severity**: Minor\n**Yield Impact**: Idle recovery wafers",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches on lot W2025-9567. All wafers show identical spiral scratch pattern. Pattern rotates 15\u00b0 between wafers.\n\nProcess Context: Tool: CMP-AMAT-15. Recipe: STI_CMP. Carrier has fixed defect. Carrier rotates 15\u00b0 between wafer loads.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fixed carrier defect rotating with carrier\n- Identical spiral = same scratch source\n- 15\u00b0 rotation = carrier index angle\n- Rotating pattern = carrier-based defect\n\n**Correlation Reasoning**:\n- Spiral pattern = carrier rotation\n- 15\u00b0 offset = carrier index\n- Fixed defect = consistent source\n\n## Corrective Actions\n\n1. **Inspect**: Carrier for fixed defect on CMP-AMAT-15\n2. **Repair/Replace**: Defective carrier\n3. **Validate**: No spiral scratches\n\n## Prevention Measures\n\n- Regular carrier inspection\n- Track rotating scratch patterns\n- Schedule carrier maintenance\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2025-9890. Only wafers with backside film scratched. Bare backside wafers clean.\n\nProcess Context: Handler HANDLER-YASKAWA-13. End effector has higher friction with backside film. Film peeling creating scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector friction with backside film\n- Film backside wafers scratched\n- Bare backside clean\n- Friction difference = film interaction\n\n**Correlation Reasoning**:\n- Film-specific = material interaction\n- Peeling = friction effect\n- End effector = contact surface\n\n## Corrective Actions\n\n1. **Modify**: End effector surface for film compatibility\n2. **Alternative**: Use low-friction blade coating\n3. **Validate**: Film backside wafers handled clean\n\n## Prevention Measures\n\n- Match blade material to wafer surface\n- Qualify handler for all wafer types\n- Track backside-specific defects\n\n**Severity**: Major\n**Yield Impact**: Film backside wafers only",
    "defect_type": "scratch",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster of defects at X=45mm, Y=32mm on lot W2024-4123. Same XY position on all 25 wafers. Cluster diameter ~5mm.\n\nProcess Context: Tool: LITH-ASML-03. Recipe: VIA_PHOTO. Reticle: RT-VIA-001. Cluster position corresponds to reticle field location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle defect at fixed position\n- Same XY on all wafers = systematic reticle issue\n- Position corresponds to reticle field\n- Cluster size matches reticle defect print\n\n**Correlation Reasoning**:\n- Fixed XY across lot = not random\n- Reticle field correlation = reticle source\n- All wafers affected = reticle-based\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine reticle RT-VIA-001\n2. **Inspect**: Reticle for particle or defect at corresponding location\n3. **Clean**: If particle found, clean reticle\n4. **Replace**: If reticle damaged, use backup\n5. **Validate**: Test wafer shows no cluster at position\n\n## Prevention Measures\n\n- Regular reticle inspection (every 1000 exposures)\n- Track defect-to-reticle correlation\n- Implement reticle qualification checks\n\n**Severity**: Critical\n**Yield Impact**: Fixed position on all wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of particles at X=78mm, Y=-25mm on lot W2024-4456. Different XY on each wafer. Random location within cluster region.\n\nProcess Context: Tool: CVD-AMAT-05. Recipe: TEOS_DEP. Chamber ceiling showing particle accumulation. Particle fall-on suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling particle fall-on\n- Different XY = random fall pattern\n- Cluster region = particle source area\n- Chamber ceiling accumulation = source confirmed\n\n**Correlation Reasoning**:\n- Random XY = not reticle/chuck issue\n- Cluster region = localized source\n- Ceiling particles = fall-on mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-05\n2. **Clean**: Chamber ceiling thoroughly\n3. **Verify**: Particle count <0.1 particles/cm\u00b2 (>0.1\u00b5m)\n4. **Season**: Run 5 conditioning wafers\n5. **Validate**: Particle monitor clean\n\n## Prevention Measures\n\n- Schedule ceiling clean at 5,000 RF-hours\n- Track particle count trends\n- Add ceiling inspection to PM\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at 3 o'clock position on lot W2024-4789. Cluster appears at same clock position on all wafers. Within 10mm of edge.\n\nProcess Context: Tool: COAT-TEL-04. Recipe: PHOTO_PR. Resist bubble formed during dispense. Air entrainment in resist line.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist bubble from air entrainment\n- Same clock position = dispense point location\n- Near edge = bubble travel during spin\n- All wafers = systematic dispense issue\n\n**Correlation Reasoning**:\n- Clock position = fixed dispense location\n- Bubble pattern = air in resist\n- Consistent = line air entrainment\n\n## Corrective Actions\n\n1. **Bleed**: Air from resist dispense line on COAT-TEL-04\n2. **Prime**: Nozzle to remove trapped air\n3. **Verify**: No bubbles in dispense\n4. **Validate**: Test wafer shows no bubble cluster\n\n## Prevention Measures\n\n- Regular nozzle priming\n- Add bubble inspection to qual\n- Track bubble-related defects\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at X=-55mm, Y=62mm on lot W2024-5012. Same XY on wafers 1-12. Wafers 13-25 at different XY.\n\nProcess Context: Tool: ETCH-LAM-06. Recipe: CONTACT_ETCH. Chuck contamination at X=-55mm, Y=62mm. Contamination cleaned mid-lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck contamination cleaned mid-lot\n- Wafers 1-12 same XY = chuck contamination\n- Wafers 13-25 different XY = contamination removed\n- Mid-lot cleaning = demarcation point\n\n**Correlation Reasoning**:\n- Fixed XY = chuck-based source\n- Change mid-lot = intervention effect\n- Cleaning resolved = confirmed cause\n\n## Corrective Actions\n\n1. **Verify**: Chuck cleaning was effective\n2. **Document**: Mid-lot intervention\n3. **Review**: Why contamination occurred initially\n\n## Prevention Measures\n\n- Regular chuck inspection\n- Add chuck clean to PM\n- Track location-specific defects\n\n**Severity**: Major\n**Yield Impact**: 48% (wafers 1-12)",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at pellicle region on lot W2024-5345. Cluster appears in same die pattern on all wafers. Haze visible in cluster.\n\nProcess Context: Tool: LITH-ASML-04. Recipe: METAL1_EXP. Reticle: RT-M1-003. Pellicle showing contamination spot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pellicle contamination\n- Same die pattern = reticle-related\n- Haze = pellicle surface defect\n- Pellicle contamination confirmed\n\n**Correlation Reasoning**:\n- Die pattern = fixed position\n- Haze = optical distortion from pellicle\n- All wafers = systematic\n\n## Corrective Actions\n\n1. **Quarantine**: Reticle RT-M1-003\n2. **Replace**: Pellicle P/N 8765-4321\n3. **Verify**: Clean pellicle installation\n4. **Validate**: Test wafer shows no cluster\n\n## Prevention Measures\n\n- Replace pellicle every 6 months\n- Regular pellicle inspection\n- Track pellicle-related defects\n\n**Severity**: Critical\n**Yield Impact**: All affected die",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of defects appearing mid-lot on lot W2024-5678. Wafers 1-10 clean, wafers 11-25 show cluster at X=20mm, Y=-45mm.\n\nProcess Context: Tool: CVD-LAM-08. Recipe: SIN_DEP. Sudden contamination event logged between wafer 10 and 11. Chamber particle spike.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sudden contamination event\n- Clean wafers 1-10 = before event\n- Defective 11-25 = after event\n- Particle spike logged = event documented\n\n**Correlation Reasoning**:\n- Mid-lot onset = event timing\n- Particle spike = contamination source\n- Persists after = source not addressed\n\n## Corrective Actions\n\n1. **Investigate**: Source of particle spike\n2. **Clean**: Chamber if contamination found\n3. **Identify**: Root cause of spike\n4. **Validate**: No particles after cleaning\n\n## Prevention Measures\n\n- Configure particle spike alerts\n- Implement auto-stop on particle events\n- Track contamination events\n\n**Severity**: Major\n**Yield Impact**: 60% (wafers 11-25)",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at wafer center on lot W2024-6012. Cluster visible after wet clean step. Cluster 8mm diameter.\n\nProcess Context: Tool: CLEAN-DNS-02. Recipe: SC1_CLEAN. Center spray nozzle clogged. Incomplete clean at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clogged center spray nozzle\n- Center cluster = center nozzle area\n- After wet clean = clean step issue\n- Clogged nozzle = incomplete rinse\n\n**Correlation Reasoning**:\n- Center location = nozzle coverage\n- Post-clean appearance = clean effectiveness\n- Nozzle issue = root cause\n\n## Corrective Actions\n\n1. **Clear**: Center nozzle blockage on CLEAN-DNS-02\n2. **Verify**: All nozzles flowing properly\n3. **Validate**: Clean wafer shows no center cluster\n\n## Prevention Measures\n\n- Include nozzle check in daily qual\n- Schedule nozzle maintenance\n- Track center defect trends\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at X=65mm, Y=40mm on lot W2024-6345. Only wafers processed with Recipe A affected. Recipe B wafers clean.\n\nProcess Context: Tool: ETCH-AMAT-09. Recipe A: HIGH_POWER_ETCH. Recipe B: LOW_POWER_ETCH. Recipe A causing localized polymer flaking.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific polymer flaking\n- Recipe A wafers affected, B clean\n- High power = more aggressive chemistry\n- Polymer flaking at specific location\n\n**Correlation Reasoning**:\n- Recipe-dependent = process-induced\n- High power = polymer stress\n- Localized = specific chamber region\n\n## Corrective Actions\n\n1. **Modify**: Recipe A to reduce polymer stress\n2. **Add**: Chamber clean between Recipe A lots\n3. **Validate**: No cluster on Recipe A wafers\n\n## Prevention Measures\n\n- Monitor recipe-specific particle trends\n- Optimize aggressive recipes\n- Track recipe-to-defect correlation\n\n**Severity**: Major\n**Yield Impact**: Recipe A lots only",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect at reticle field corner on lot W2024-6678. Same field corner on all wafers. CD variation in cluster area.\n\nProcess Context: Tool: LITH-NIKON-02. Recipe: POLY_EXP. Reticle: RT-POLY-007. Reticle corner showing chrome defect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle chrome defect at corner\n- Same field corner = reticle position\n- CD variation = printable defect\n- Chrome defect = pattern error source\n\n**Correlation Reasoning**:\n- Field corner = reticle geometry\n- CD change = defect impact\n- All wafers = reticle-based\n\n## Corrective Actions\n\n1. **Quarantine**: Reticle RT-POLY-007\n2. **Inspect**: Reticle for chrome defect\n3. **Repair**: If possible (laser repair)\n4. **Replace**: If not repairable\n5. **Validate**: Test exposure shows no corner defect\n\n## Prevention Measures\n\n- Regular reticle inspection\n- Track reticle usage\n- Implement reticle qualification\n\n**Severity**: Critical\n**Yield Impact**: Corner die all wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of metal particles at X=-30mm, Y=75mm on lot W2024-7012. Particles appear metallic under SEM. Cluster ~3mm diameter.\n\nProcess Context: Tool: ETCH-TEL-06. Recipe: METAL_ETCH. Chamber shield showing localized spalling. Metal flaking from shield.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber shield spalling\n- Metallic particles = shield material\n- Localized cluster = specific shield location\n- Spalling = shield degradation\n\n**Correlation Reasoning**:\n- Metal composition = shield source\n- Location match = shield geometry\n- Spalling = flaking mechanism\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-06\n2. **Replace**: Chamber shield P/N 0040-5678\n3. **Clean**: Remove all flakes from chamber\n4. **Season**: Run 5 conditioning wafers\n5. **Validate**: No metallic particles\n\n## Prevention Measures\n\n- Track shield usage hours\n- Replace before spalling occurs\n- Monitor metallic particle trends\n\n**Severity**: Critical\n**Yield Impact**: 14%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at 9 o'clock position on lot W2024-7345. Cluster 6mm from edge. Appears on wafers 5, 10, 15, 20, 25.\n\nProcess Context: Tool: ETCH-LAM-10. Recipe: STI_ETCH. Every 5th wafer uses lift pin 3. Lift pin 3 contaminated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated lift pin 3\n- Every 5th wafer pattern = lift pin rotation\n- 9 o'clock = pin 3 location\n- Contamination on specific pin\n\n**Correlation Reasoning**:\n- 5-wafer pattern = lift pin cycle\n- Clock position = pin location\n- Selected wafers = pin-specific\n\n## Corrective Actions\n\n1. **Clean**: Lift pin 3 on ETCH-LAM-10\n2. **Inspect**: For pin damage\n3. **Validate**: Every 5th wafer clean\n\n## Prevention Measures\n\n- Include all lift pins in PM\n- Track pin-specific defects\n- Regular pin inspection\n\n**Severity**: Major\n**Yield Impact**: 20% (every 5th wafer)",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at X=50mm, Y=50mm on lot W2024-7678. Cluster visible after CVD step. Particles embedded in film.\n\nProcess Context: Tool: CVD-AMAT-10. Recipe: TEOS_ILD. Showerhead port at X=50mm, Y=50mm clogged with debris. Debris shedding into process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead port debris shedding\n- Cluster location = port position\n- Embedded in film = during deposition\n- Port clogged = debris source\n\n**Correlation Reasoning**:\n- XY match = port location\n- Embedded = process integration\n- Clogged port = debris accumulation\n\n## Corrective Actions\n\n1. **Immediate**: Tool down CVD-AMAT-10\n2. **Remove**: Showerhead for cleaning\n3. **Clean**: Clear all port blockages\n4. **Verify**: All ports flowing\n5. **Validate**: No cluster on test wafer\n\n## Prevention Measures\n\n- Schedule showerhead clean regularly\n- Monitor port flow uniformity\n- Track location-specific particles\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized focus defect at die row 5 on lot W2024-8012. All wafers show same die row affected. CD out of spec in row.\n\nProcess Context: Tool: LITH-ASML-05. Recipe: GATE_EXP. Stage interferometer showing noise at row 5 scan position. Vibration source identified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage interferometer noise at specific position\n- Same die row = scan position\n- Focus defect = position error\n- Interferometer noise = measurement error\n\n**Correlation Reasoning**:\n- Die row pattern = scan line\n- Noise = position uncertainty\n- All wafers = systematic\n\n## Corrective Actions\n\n1. **Diagnose**: Interferometer on LITH-ASML-05\n2. **Identify**: Noise source (vibration, electrical)\n3. **Fix**: Vibration damping or electrical filter\n4. **Validate**: No row 5 defect\n\n## Prevention Measures\n\n- Monitor interferometer health\n- Track position-specific issues\n- Add vibration monitoring\n\n**Severity**: Major\n**Yield Impact**: Die row 5",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of resist residue at X=0mm, Y=80mm on lot W2024-8345. Residue visible after develop. Cluster 4mm diameter.\n\nProcess Context: Tool: DEVELOP-TEL-03. Recipe: TMAH_DEV. Developer puddling incomplete at this location. Flow pattern creating dead zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer dead zone from flow pattern\n- Fixed location = flow pattern issue\n- Residue = incomplete develop\n- Puddling incomplete = dead zone\n\n**Correlation Reasoning**:\n- XY position = flow geometry\n- Residue pattern = develop failure\n- Dead zone = flow dynamics\n\n## Corrective Actions\n\n1. **Optimize**: Developer flow pattern on DEVELOP-TEL-03\n2. **Adjust**: Puddle dispense for full coverage\n3. **Verify**: No dead zones in flow\n4. **Validate**: Complete develop at location\n\n## Prevention Measures\n\n- Model developer flow coverage\n- Track residue location trends\n- Optimize dispense recipe\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized contamination at wafer flat/notch position on lot W2024-8678. Cluster follows notch on all wafers. Contamination metallic.\n\nProcess Context: Tool: HANDLER-BROOKS-05. Notch gripper showing metal wear. Wear particles depositing at notch location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch gripper wear generating particles\n- Notch position = gripper contact\n- All wafers = systematic contact\n- Metallic = gripper material\n\n**Correlation Reasoning**:\n- Notch location = gripper wear point\n- Metal composition = gripper source\n- Consistent = wear mechanism\n\n## Corrective Actions\n\n1. **Replace**: Notch gripper on HANDLER-BROOKS-05 P/N 412-8901\n2. **Inspect**: For wear damage\n3. **Validate**: No notch contamination\n\n## Prevention Measures\n\n- Track gripper usage cycles\n- Replace before wear occurs\n- Monitor notch defects\n\n**Severity**: Major\n**Yield Impact**: Notch area all wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at X=-70mm, Y=15mm on lot W2024-9012. Cluster appears only on wafers with long queue time (>4 hours).\n\nProcess Context: Storage FOUP showing moisture ingress. Particles forming during extended storage. Oxidation-related particle formation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture-induced particle formation during storage\n- Queue time correlation = time-dependent\n- Moisture in FOUP = oxidation source\n- Particle formation = chemical reaction\n\n**Correlation Reasoning**:\n- Time-dependent = chemical process\n- Long queue = extended exposure\n- Moisture = catalyst\n\n## Corrective Actions\n\n1. **Inspect**: FOUP seal integrity\n2. **Replace**: FOUP if seal failed\n3. **Reduce**: Queue time limits\n4. **Validate**: Short queue wafers clean\n\n## Prevention Measures\n\n- Enforce queue time limits (<4 hours)\n- Monitor FOUP humidity\n- Track queue-related defects\n\n**Severity**: Major\n**Yield Impact**: Long queue wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized etch damage at X=40mm, Y=-60mm on lot W2024-9345. Same location on wafers processed in Chamber A. Chamber B wafers clean.\n\nProcess Context: Tool: ETCH-AMAT-11 (dual chamber). Chamber A: localized plasma hot spot. Chamber B: normal. Hot spot causing damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber A plasma hot spot\n- Chamber A affected, B clean\n- Fixed location = plasma anomaly\n- Hot spot = localized high energy\n\n**Correlation Reasoning**:\n- Chamber-specific = A-only issue\n- Fixed XY = plasma geometry\n- Damage = excess energy\n\n## Corrective Actions\n\n1. **Diagnose**: Plasma uniformity in Chamber A\n2. **Identify**: Hot spot source (RF, hardware)\n3. **Repair**: RF or hardware issue\n4. **Validate**: No hot spot on plasma map\n\n## Prevention Measures\n\n- Regular plasma uniformity checks\n- Track chamber-specific defects\n- Monitor RF distribution\n\n**Severity**: Major\n**Yield Impact**: Chamber A wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of oxide pinholes at X=25mm, Y=-35mm on lot W2024-9678. Pinholes in 5mm diameter cluster. Gate oxide failure.\n\nProcess Context: Tool: FURNACE-TEL-05. Recipe: GATE_OX. Particle fall-on during oxidation. Particle masking oxide growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle masking during oxidation\n- Localized pinholes = particle shadow\n- Gate oxide = growth failure under particle\n- Cluster = particle landing zone\n\n**Correlation Reasoning**:\n- Pinhole pattern = particle mask\n- Oxide failure = incomplete growth\n- Location = particle fall point\n\n## Corrective Actions\n\n1. **Clean**: Furnace tube thoroughly\n2. **Identify**: Particle source\n3. **Verify**: Tube particle count below spec\n4. **Validate**: No pinholes on test wafer\n\n## Prevention Measures\n\n- Regular tube particle monitoring\n- Track oxide integrity trends\n- Clean tube per schedule\n\n**Severity**: Critical\n**Yield Impact**: Gate failure at cluster",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at die center of specific reticle field on lot W2025-0123. Only field 3 affected. Other fields clean.\n\nProcess Context: Tool: LITH-ASML-06. Recipe: VIA_EXP. Reticle: RT-VIA-004. Field 3 on reticle has contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Field-specific reticle contamination\n- Only field 3 = reticle field issue\n- Other fields clean = localized defect\n- Contamination = printing defect\n\n**Correlation Reasoning**:\n- Single field = reticle position\n- Clean fields = not global issue\n- Consistent = reticle-based\n\n## Corrective Actions\n\n1. **Inspect**: Reticle RT-VIA-004 field 3\n2. **Clean**: If particle contamination\n3. **Validate**: Field 3 prints clean\n\n## Prevention Measures\n\n- Regular reticle inspection\n- Track field-specific defects\n- Implement per-field monitoring\n\n**Severity**: Major\n**Yield Impact**: Field 3 all wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at gas injection port location on lot W2025-0456. Cluster at 12 o'clock near edge. All wafers affected.\n\nProcess Context: Tool: CVD-LAM-11. Recipe: SIN_DEP. Gas inlet port at 12 o'clock showing accumulation. Particles shedding from port.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas inlet port accumulation shedding\n- 12 o'clock = port location\n- Near edge = port geometry\n- All wafers = systematic shedding\n\n**Correlation Reasoning**:\n- Clock position = port position\n- Accumulation = buildup confirmed\n- Shedding = particle source\n\n## Corrective Actions\n\n1. **Clean**: Gas inlet port on CVD-LAM-11\n2. **Verify**: Port free of accumulation\n3. **Validate**: No cluster at 12 o'clock\n\n## Prevention Measures\n\n- Include port cleaning in PM\n- Monitor port accumulation\n- Track port-related defects\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized CMP scratch cluster at X=-45mm, Y=55mm on lot W2025-0789. Cluster appears on all wafers. Scratches concentrated in 6mm area.\n\nProcess Context: Tool: CMP-AMAT-05. Recipe: OXIDE_CMP. Pad showing embedded particle at matching location. Fixed particle creating scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Embedded particle in CMP pad\n- Fixed location = embedded (not floating)\n- All wafers = consistent contact\n- Scratch cluster = particle abrasion\n\n**Correlation Reasoning**:\n- Fixed XY = embedded source\n- All wafers = systematic\n- Cluster size = particle abrasion zone\n\n## Corrective Actions\n\n1. **Locate**: Embedded particle in pad\n2. **Remove**: If possible without damage\n3. **Replace**: Pad if particle cannot be removed\n4. **Validate**: No localized scratches\n\n## Prevention Measures\n\n- Filter slurry to prevent particles\n- Inspect pad regularly\n- Track localized scratch trends\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of implant damage at X=60mm, Y=-20mm on lot W2025-1012. Damage visible in TEM. Localized amorphization.\n\nProcess Context: Tool: IMPLANT-AMAT-03. Recipe: SD_IMPLANT. Beam steering error at specific scan position. Dose spike at location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam steering error causing dose spike\n- Fixed location = scan position\n- Amorphization = overdose damage\n- Steering error = beam control issue\n\n**Correlation Reasoning**:\n- XY position = scan geometry\n- Dose spike = steering malfunction\n- Damage = excess implant\n\n## Corrective Actions\n\n1. **Diagnose**: Beam steering on IMPLANT-AMAT-03\n2. **Calibrate**: Scan system\n3. **Verify**: Uniform dose across scan\n4. **Validate**: No localized damage\n\n## Prevention Measures\n\n- Monitor beam position accuracy\n- Track dose uniformity\n- Regular scan calibration\n\n**Severity**: Critical\n**Yield Impact**: Localized die damage",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist bubble at X=0mm, Y=0mm (wafer center) on lot W2025-1345. Single bubble per wafer. All wafers affected.\n\nProcess Context: Tool: COAT-TEL-06. Recipe: PHOTO_PR. Dispense arm releases air bubble at center start position. Trapped air in arm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Air bubble release at dispense start\n- Center location = dispense start point\n- Single bubble = initial release\n- All wafers = systematic arm issue\n\n**Correlation Reasoning**:\n- Center = arm start position\n- Single = initial event\n- Consistent = trapped air\n\n## Corrective Actions\n\n1. **Purge**: Dispense arm on COAT-TEL-06\n2. **Remove**: Trapped air\n3. **Prime**: Arm before production\n4. **Validate**: No center bubble\n\n## Prevention Measures\n\n- Add arm purge to startup\n- Track bubble defects\n- Regular arm maintenance\n\n**Severity**: Major\n**Yield Impact**: Center die all wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at ESC electrode position on lot W2025-1678. Cluster follows electrode geometry. Particles from electrode degradation.\n\nProcess Context: Tool: ETCH-LAM-12. Recipe: OXIDE_ETCH. ESC electrode showing surface degradation. Electrode particles contaminating wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC electrode surface degradation\n- Electrode position = cluster location\n- Geometry match = electrode pattern\n- Degradation = particle source\n\n**Correlation Reasoning**:\n- Position = electrode location\n- Pattern = electrode shape\n- Particles = electrode material\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-12\n2. **Replace**: ESC assembly P/N 0021-B7890\n3. **Clean**: Chuck thoroughly\n4. **Validate**: No electrode particles\n\n## Prevention Measures\n\n- Track ESC usage hours\n- Replace before degradation\n- Monitor ESC-related defects\n\n**Severity**: Critical\n**Yield Impact**: Electrode pattern area",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized film delamination at X=35mm, Y=70mm on lot W2025-2012. Delamination cluster 7mm diameter. Appears after thermal cycle.\n\nProcess Context: Tool: RTP-AMAT-04. Recipe: ANNEAL_900C. Localized temperature spike causing stress. Thermal gradient at location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized temperature spike\n- Fixed location = thermal anomaly\n- After thermal = temperature-induced\n- Stress = delamination cause\n\n**Correlation Reasoning**:\n- XY position = lamp/heating non-uniformity\n- Post-anneal = thermal process\n- Delamination = stress failure\n\n## Corrective Actions\n\n1. **Check**: Lamp array on RTP-AMAT-04\n2. **Identify**: Hot spot source\n3. **Replace**: Defective lamp if found\n4. **Validate**: Uniform temperature\n\n## Prevention Measures\n\n- Monitor temperature uniformity\n- Track thermal defects by location\n- Regular lamp array checks\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of via opens at specific die location on lot W2025-2345. Same die position all wafers. Via fill incomplete.\n\nProcess Context: Tool: CVD-AMAT-12. Recipe: W_CVD_FILL. Gas flow shadow at location. Nucleation failure in cluster zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas flow shadow causing fill failure\n- Fixed die location = flow geometry\n- Via opens = incomplete fill\n- Nucleation failure = gas starvation\n\n**Correlation Reasoning**:\n- Same die = systematic flow issue\n- Open vias = insufficient deposition\n- Shadow = gas delivery obstruction\n\n## Corrective Actions\n\n1. **Analyze**: Gas flow pattern on CVD-AMAT-12\n2. **Optimize**: Flow for uniform coverage\n3. **Verify**: No shadow zones\n4. **Validate**: Complete via fill at location\n\n## Prevention Measures\n\n- Model gas flow for uniformity\n- Track location-specific via failures\n- Optimize flow distribution\n\n**Severity**: Critical\n**Yield Impact**: Specific die all wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized contamination at robot blade contact point on lot W2025-2678. Cluster at X=-80mm, Y=0mm. All wafers show same location.\n\nProcess Context: Handler: HANDLER-YASKAWA-08. End effector contact point contaminated. Contamination transferring to wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector contact point contamination\n- Fixed XY = blade contact location\n- All wafers = systematic transfer\n- Contamination = blade residue\n\n**Correlation Reasoning**:\n- Position = blade geometry\n- Consistent = transfer mechanism\n- Contact point = source location\n\n## Corrective Actions\n\n1. **Clean**: End effector on HANDLER-YASKAWA-08\n2. **Inspect**: Contact point for damage\n3. **Validate**: No contamination transfer\n\n## Prevention Measures\n\n- Regular blade cleaning\n- Inspect contact points\n- Track location-specific contamination\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at backside contact ring location on lot W2025-2901. Ring pattern cluster 5mm wide. Particles on frontside at ring position.\n\nProcess Context: Tool: ETCH-TEL-08. Recipe: POLY_ETCH. Backside contact ring contaminated. Particles migrating to frontside.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backside contact ring contamination\n- Ring location = contact ring geometry\n- Frontside particles = migration path\n- Contaminated ring = source\n\n**Correlation Reasoning**:\n- Ring pattern = contact location\n- Migration = particle movement\n- Contact ring = contamination source\n\n## Corrective Actions\n\n1. **Clean**: Backside contact ring on ETCH-TEL-08\n2. **Inspect**: Ring for damage\n3. **Validate**: No ring-location particles\n\n## Prevention Measures\n\n- Include contact ring in PM\n- Track ring-location defects\n- Regular ring inspection\n\n**Severity**: Major\n**Yield Impact**: Ring zone area",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized oxidation at X=55mm, Y=-45mm on lot W2025-3234. Oxidation spot 4mm diameter. Appears after high-temp anneal.\n\nProcess Context: Tool: FURNACE-TEL-06. Recipe: ANNEAL_1000C. Tube seal leak at specific position. O2 ingress at leak location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace tube seal leak\n- Fixed location = leak position\n- Oxidation = O2 ingress\n- Post-anneal = high-temp exposure\n\n**Correlation Reasoning**:\n- XY position = seal leak location\n- Oxidation = oxygen exposure\n- Localized = leak-specific\n\n## Corrective Actions\n\n1. **Leak check**: Furnace tube seals\n2. **Repair**: Leaking seal\n3. **Verify**: No O2 ingress\n4. **Validate**: No localized oxidation\n\n## Prevention Measures\n\n- Regular seal integrity checks\n- Track oxidation defect locations\n- Include seal check in PM\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of etch non-uniformity at X=0mm, Y=-75mm on lot W2025-3567. Etch rate 15% different in cluster. 8mm diameter zone.\n\nProcess Context: Tool: ETCH-AMAT-13. Recipe: CONTACT_ETCH. Chuck temperature cold spot at location. Temperature affecting etch rate.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck temperature cold spot\n- Fixed location = thermal issue\n- Etch rate difference = temperature effect\n- Cold spot = localized cooling\n\n**Correlation Reasoning**:\n- XY position = cold spot location\n- 15% difference = temperature impact\n- Consistent = systematic thermal issue\n\n## Corrective Actions\n\n1. **Map**: Chuck temperature on ETCH-AMAT-13\n2. **Identify**: Cooling zone malfunction\n3. **Repair**: Heater/coolant issue\n4. **Validate**: Uniform temperature\n\n## Prevention Measures\n\n- Regular temperature uniformity checks\n- Track location-specific etch variations\n- Monitor chuck thermal health\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized metal voiding at specific stepper field on lot W2025-3890. Only field 5 shows voiding. Other fields normal.\n\nProcess Context: Tool: LITH-ASML-07. Recipe: METAL_EXP. Reticle: RT-M1-006. Field 5 defocus from lens aberration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Field-specific lens aberration\n- Only field 5 = optical issue at position\n- Voiding = resist pattern issue affecting metal fill\n- Lens aberration = focus problem\n\n**Correlation Reasoning**:\n- Single field = lens field position\n- Voiding = pattern transfer issue\n- Aberration = optical root cause\n\n## Corrective Actions\n\n1. **Measure**: Lens aberration on LITH-ASML-07\n2. **Correct**: If adjustable, tune lens\n3. **Escalate**: To vendor if beyond adjustment\n4. **Validate**: Field 5 focus corrected\n\n## Prevention Measures\n\n- Regular lens performance monitoring\n- Track field-specific issues\n- Schedule lens maintenance\n\n**Severity**: Major\n**Yield Impact**: Field 5 die",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at spin chuck center on lot W2025-4123. All wafers show center cluster. Particles embedded in resist.\n\nProcess Context: Tool: COAT-TEL-07. Recipe: PHOTO_PR. Spin chuck center pin contaminated. Particles transferring during spin.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated spin chuck center pin\n- Center location = pin contact\n- All wafers = systematic transfer\n- Embedded = during spin coating\n\n**Correlation Reasoning**:\n- Center = chuck pin position\n- Consistent = contact transfer\n- Embedded = process integration\n\n## Corrective Actions\n\n1. **Clean**: Center pin on COAT-TEL-07\n2. **Inspect**: For pin damage\n3. **Validate**: No center cluster\n\n## Prevention Measures\n\n- Include center pin in daily check\n- Regular chuck cleaning\n- Track center defects\n\n**Severity**: Major\n**Yield Impact**: Center die all wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized silicide resistance spike at X=-40mm, Y=30mm on lot W2025-4456. Resistance 3x higher in cluster. 5mm diameter zone.\n\nProcess Context: Tool: RTP-LAM-05. Recipe: NISI_FORM. Temperature cold spot at location. Incomplete silicide reaction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature cold spot affecting silicide\n- Fixed location = thermal non-uniformity\n- High resistance = incomplete reaction\n- Cold spot = insufficient temperature\n\n**Correlation Reasoning**:\n- XY position = cold zone location\n- 3x resistance = reaction failure\n- Temperature = silicide formation driver\n\n## Corrective Actions\n\n1. **Map**: Temperature uniformity on RTP-LAM-05\n2. **Identify**: Cold spot source\n3. **Repair**: Lamp or thermal system issue\n4. **Validate**: Uniform silicide formation\n\n## Prevention Measures\n\n- Regular temperature uniformity checks\n- Track resistance uniformity\n- Monitor lamp performance\n\n**Severity**: Critical\n**Yield Impact**: 14%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of Cu voids at specific die array position on lot W2025-4789. Same die array all wafers. Voids in interconnect.\n\nProcess Context: Tool: ECP-LAM-06. Recipe: CU_FILL. Anode showing localized degradation. Current density low at location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized anode degradation\n- Fixed die position = current path issue\n- Cu voids = underplating\n- Anode degradation = low current density\n\n**Correlation Reasoning**:\n- Die array = anode field position\n- Voids = insufficient copper\n- Degradation = current source\n\n## Corrective Actions\n\n1. **Inspect**: Anode on ECP-LAM-06\n2. **Replace**: If localized degradation found\n3. **Verify**: Uniform current density\n4. **Validate**: Void-free fill\n\n## Prevention Measures\n\n- Track anode condition\n- Monitor current uniformity\n- Schedule anode replacement\n\n**Severity**: Critical\n**Yield Impact**: Specific die array",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized plasma damage at probe needle touchdown position on lot W2025-5012. Damage at test die locations. ESD-like damage.\n\nProcess Context: Tool: PROBE-TEL-05. Recipe: WAFER_TEST. Probe card showing ESD event at specific needles. Static discharge damaging devices.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe card ESD discharge\n- Touchdown position = probe contact\n- ESD damage = static discharge\n- Specific needles = localized issue\n\n**Correlation Reasoning**:\n- Test die locations = probe positions\n- ESD signature = discharge damage\n- Specific needles = card issue\n\n## Corrective Actions\n\n1. **Inspect**: Probe card for ESD issues\n2. **Replace**: Affected needles\n3. **Verify**: Proper grounding\n4. **Validate**: No ESD damage\n\n## Prevention Measures\n\n- Regular probe card ESD checks\n- Proper grounding procedures\n- Track ESD-related failures\n\n**Severity**: Critical\n**Yield Impact**: Test die positions",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at load lock slit valve position on lot W2025-5345. Cluster at edge near slit valve. All wafers from LL1 affected.\n\nProcess Context: Tool: ETCH-AMAT-14. Load lock 1 slit valve seal degraded. Particles from seal shedding during wafer transfer.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slit valve seal degradation shedding particles\n- Edge position = slit valve location\n- LL1 specific = load lock issue\n- Seal degradation = particle source\n\n**Correlation Reasoning**:\n- Position = valve geometry\n- LL1 only = specific load lock\n- Degradation = wear mechanism\n\n## Corrective Actions\n\n1. **Replace**: LL1 slit valve seal on ETCH-AMAT-14\n2. **Verify**: Seal integrity restored\n3. **Validate**: No valve-position particles\n\n## Prevention Measures\n\n- Track slit valve seal life\n- Include in PM schedule\n- Monitor LL-specific defects\n\n**Severity**: Major\n**Yield Impact**: LL1 wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized oxide breakdown cluster at X=70mm, Y=20mm on lot W2025-5678. Breakdown in 6mm diameter zone. Gate dielectric failure.\n\nProcess Context: Tool: CVD-TEL-09. Recipe: HFO2_ALD. Precursor delivery non-uniform at location. Dielectric thin at cluster.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized precursor delivery non-uniformity\n- Fixed location = delivery geometry\n- Thin dielectric = insufficient precursor\n- Breakdown = dielectric failure\n\n**Correlation Reasoning**:\n- XY position = precursor flow path\n- Thin film = underdeposition\n- Breakdown = electrical failure\n\n## Corrective Actions\n\n1. **Analyze**: Precursor delivery on CVD-TEL-09\n2. **Optimize**: Flow distribution\n3. **Verify**: Uniform thickness at location\n4. **Validate**: No breakdown at position\n\n## Prevention Measures\n\n- Monitor precursor delivery uniformity\n- Track oxide breakdown by location\n- Optimize ALD recipe\n\n**Severity**: Critical\n**Yield Impact**: 16%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of resist scum at developer arm end position on lot W2025-5901. Scum at X=-65mm, Y=-65mm. Arm travel limit location.\n\nProcess Context: Tool: DEVELOP-TEL-05. Recipe: TMAH_DEV. Developer arm not reaching full travel. Edge area underdeveloped.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer arm travel limitation\n- XY position = arm end point\n- Scum = incomplete develop\n- Travel limit = mechanical restriction\n\n**Correlation Reasoning**:\n- Fixed position = arm geometry\n- Underdeveloped = coverage gap\n- Travel limit = mechanical issue\n\n## Corrective Actions\n\n1. **Inspect**: Arm travel on DEVELOP-TEL-05\n2. **Repair**: Travel restriction\n3. **Verify**: Full arm range restored\n4. **Validate**: Complete develop at position\n\n## Prevention Measures\n\n- Check arm travel in PM\n- Track coverage-related defects\n- Monitor arm mechanism\n\n**Severity**: Major\n**Yield Impact**: Edge die",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized metal corrosion at X=15mm, Y=85mm on lot W2025-6234. Corrosion cluster 3mm diameter. Post-clean defect.\n\nProcess Context: Tool: CLEAN-TEL-07. Recipe: POST_ETCH_CLEAN. Rinse nozzle clogged at location. Chemical residue not rinsed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clogged rinse nozzle leaving chemical residue\n- Fixed location = nozzle coverage gap\n- Corrosion = chemical attack\n- Post-clean = rinse step failure\n\n**Correlation Reasoning**:\n- XY position = nozzle geometry\n- Corrosion = residue attack\n- Clogged = flow obstruction\n\n## Corrective Actions\n\n1. **Clear**: Clogged nozzle on CLEAN-TEL-07\n2. **Verify**: All nozzles flowing\n3. **Validate**: Complete rinse coverage\n\n## Prevention Measures\n\n- Include nozzle check in PM\n- Monitor rinse coverage\n- Track location-specific corrosion\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at wafer edge near alignment mark on lot W2025-6567. All wafers show cluster at same edge position. Particles from alignment mechanism.\n\nProcess Context: Tool: LITH-NIKON-03. Recipe: VIA_EXP. Alignment camera housing shedding particles. Particles falling on wafer during alignment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Alignment camera housing particle shedding\n- Edge position = alignment location\n- All wafers = systematic shedding\n- Camera housing = particle source\n\n**Correlation Reasoning**:\n- Alignment mark position = camera location\n- Consistent = housing degradation\n- Shedding = particle mechanism\n\n## Corrective Actions\n\n1. **Clean**: Alignment camera housing on LITH-NIKON-03\n2. **Inspect**: For coating degradation\n3. **Repair**: If housing damaged\n4. **Validate**: No alignment area particles\n\n## Prevention Measures\n\n- Include camera housing in PM\n- Track alignment area defects\n- Monitor housing condition\n\n**Severity**: Major\n**Yield Impact**: Alignment area all wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized copper electromigration at high-current via location on lot W2025-6890. EM failure at specific die position. Design-related hot spot.\n\nProcess Context: Tool: Standard process. Recipe: Standard. Design shows high current density at specific via array. Via stack too thin for current.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Design-related electromigration hot spot\n- Specific die position = design layout\n- EM failure = current density exceeded\n- High current via = design weakness\n\n**Correlation Reasoning**:\n- Die position = layout-specific\n- EM = current-induced failure\n- Design = root cause\n\n## Corrective Actions\n\n1. **Analyze**: Current density at via location\n2. **Redesign**: Increase via count or size\n3. **Validate**: EM testing passes\n\n## Prevention Measures\n\n- Current density DRC checks\n- EM simulation in design\n- Track EM failure locations\n\n**Severity**: Critical\n**Yield Impact**: Design-specific die",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of nitride pinholes at X=-25mm, Y=45mm on lot W2025-7123. Pinholes in 4mm diameter zone. Barrier layer compromised.\n\nProcess Context: Tool: CVD-LAM-14. Recipe: SIN_BARRIER. Particle contamination at location during deposition. Particles masking film growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Particle masking during nitride deposition\n- Fixed location = particle landing zone\n- Pinholes = shadowed areas\n- Barrier compromised = incomplete coverage\n\n**Correlation Reasoning**:\n- XY position = particle impact\n- Pinhole pattern = particle mask\n- Barrier failure = incomplete film\n\n## Corrective Actions\n\n1. **Clean**: Chamber to remove particles\n2. **Identify**: Particle source\n3. **Verify**: Particle count below spec\n4. **Validate**: Pinhole-free film\n\n## Prevention Measures\n\n- Monitor chamber particle counts\n- Track pinhole locations\n- Regular chamber cleaning\n\n**Severity**: Critical\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized stress marks at wafer handling pickup point on lot W2025-7456. Stress visible at X=0mm, Y=90mm. All wafers show same location.\n\nProcess Context: Handler: HANDLER-BROOKS-09. End effector vacuum pickup too strong. Stress marks from excessive suction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive vacuum pickup force\n- Fixed location = pickup point\n- All wafers = systematic\n- Stress = mechanical damage\n\n**Correlation Reasoning**:\n- XY position = blade vacuum location\n- Stress marks = force damage\n- Consistent = force setting issue\n\n## Corrective Actions\n\n1. **Reduce**: Vacuum force on HANDLER-BROOKS-09\n2. **Verify**: Force within spec\n3. **Validate**: No stress marks\n\n## Prevention Measures\n\n- Set vacuum force appropriately\n- Track handling-related defects\n- Monitor pickup force\n\n**Severity**: Major\n**Yield Impact**: Pickup location all wafers",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of interconnect opens at X=50mm, Y=-55mm on lot W2025-7789. Opens in 5mm zone. Via chain failures.\n\nProcess Context: Tool: ETCH-LAM-15. Recipe: VIA_ETCH. Localized etch stop failure at position. Over-etch damaging bottom metal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized etch stop failure\n- Fixed location = etch uniformity issue\n- Opens = metal damage\n- Over-etch = stop not detected\n\n**Correlation Reasoning**:\n- XY position = etch rate anomaly\n- Via chain failure = interconnect damage\n- Stop failure = process control issue\n\n## Corrective Actions\n\n1. **Analyze**: Etch uniformity at location\n2. **Adjust**: Endpoint detection sensitivity\n3. **Verify**: Proper stop at all locations\n4. **Validate**: Via chain continuity\n\n## Prevention Measures\n\n- Monitor etch uniformity\n- Track via chain yields by location\n- Optimize endpoint detection\n\n**Severity**: Critical\n**Yield Impact**: 14%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized photoresist bridging at dense pattern area on lot W2025-8012. Bridging in specific die region. Pattern-dependent defect.\n\nProcess Context: Tool: LITH-ASML-08. Recipe: POLY_EXP. Dense pattern area showing dose margin issue. Local CD variation causing bridges.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dose margin insufficient at dense patterns\n- Dense pattern area = optical proximity effect\n- Bridging = underexposure\n- Local CD = dose sensitivity\n\n**Correlation Reasoning**:\n- Pattern-specific = OPC issue\n- Bridging = dose margin\n- Local = pattern density\n\n## Corrective Actions\n\n1. **Analyze**: Dose margin at dense patterns\n2. **Adjust**: OPC or dose for margin\n3. **Verify**: CD within spec at location\n4. **Validate**: No bridging\n\n## Prevention Measures\n\n- Optimize OPC for dense patterns\n- Monitor CD at critical patterns\n- Track pattern-specific defects\n\n**Severity**: Major\n**Yield Impact**: Dense pattern die",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at chamber viewport position on lot W2025-8345. Cluster at 6 o'clock near edge. Particles from viewport seal.\n\nProcess Context: Tool: ETCH-TEL-10. Recipe: METAL_ETCH. Viewport seal at 6 o'clock degraded. Particles shedding from seal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Viewport seal degradation\n- 6 o'clock = viewport location\n- Near edge = viewport geometry\n- Seal particles = shedding\n\n**Correlation Reasoning**:\n- Clock position = viewport position\n- Seal degradation = particle source\n- Consistent = systematic shedding\n\n## Corrective Actions\n\n1. **Replace**: Viewport seal on ETCH-TEL-10\n2. **Clean**: Viewport area\n3. **Validate**: No viewport particles\n\n## Prevention Measures\n\n- Include viewport seal in PM\n- Track viewport-location defects\n- Monitor seal condition\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized ESD damage at bond pad location on lot W2025-8678. Damage at specific pad coordinates. Probe test-related.\n\nProcess Context: Tool: PROBE-TEL-06. Recipe: FINAL_TEST. Probe needle at pad location has ESD issue. Static discharge at touchdown.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe needle ESD at specific pad\n- Pad location = needle contact\n- ESD damage = static discharge\n- Probe-related = test event\n\n**Correlation Reasoning**:\n- Specific pad = needle position\n- ESD signature = discharge\n- Test time = occurrence window\n\n## Corrective Actions\n\n1. **Check**: Probe card grounding\n2. **Replace**: ESD-sensitive needle\n3. **Verify**: Proper grounding restored\n4. **Validate**: No ESD at pad\n\n## Prevention Measures\n\n- Regular grounding verification\n- Track ESD by probe position\n- Monitor probe card health\n\n**Severity**: Critical\n**Yield Impact**: Specific pad die",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cluster of STI voids at X=-35mm, Y=-70mm on lot W2025-8901. Voids in 6mm diameter zone. Fill incomplete.\n\nProcess Context: Tool: CVD-AMAT-15. Recipe: HARP_STI. Localized precursor starvation at position. Gas flow shadow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Precursor starvation from gas flow shadow\n- Fixed location = flow obstruction\n- Voids = incomplete fill\n- Starvation = insufficient precursor\n\n**Correlation Reasoning**:\n- XY position = shadow zone\n- Voids = underdeposition\n- Flow shadow = gas delivery issue\n\n## Corrective Actions\n\n1. **Analyze**: Gas flow distribution\n2. **Optimize**: Flow for uniform coverage\n3. **Verify**: No shadow zones\n4. **Validate**: Void-free fill\n\n## Prevention Measures\n\n- Model gas flow for uniformity\n- Track fill defects by location\n- Optimize flow geometry\n\n**Severity**: Critical\n**Yield Impact**: 15%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized delamination at package interface location on lot W2025-9234. Delamination at die edge. Appears after thermal cycle.\n\nProcess Context: Tool: Standard process. Recipe: Standard. Passivation stress at die edge too high. Thermal cycling causing failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High passivation stress at die edge\n- Die edge = stress concentration\n- Delamination = adhesion failure\n- Thermal cycle = stress cycling\n\n**Correlation Reasoning**:\n- Edge location = stress maximum\n- Post-thermal = stress relief failure\n- Delamination = adhesion exceeded\n\n## Corrective Actions\n\n1. **Reduce**: Passivation film stress\n2. **Modify**: Process for edge stress relief\n3. **Validate**: Thermal cycling passes\n\n## Prevention Measures\n\n- Monitor film stress\n- Design for thermal reliability\n- Track edge delamination\n\n**Severity**: Critical\n**Yield Impact**: Die edge area",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particle cluster at wafer centering pin contact on lot W2025-9567. Cluster at 3 positions 120\u00b0 apart. All wafers show same pattern.\n\nProcess Context: Tool: ETCH-AMAT-16. Recipe: OXIDE_ETCH. Three centering pins contaminated. Particles transferring to wafers at pin locations.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated centering pins\n- 120\u00b0 pattern = three-pin geometry\n- All wafers = systematic transfer\n- Pin contact = particle source\n\n**Correlation Reasoning**:\n- 120\u00b0 spacing = pin arrangement\n- Consistent = pin contamination\n- Transfer = contact mechanism\n\n## Corrective Actions\n\n1. **Clean**: All centering pins on ETCH-AMAT-16\n2. **Inspect**: For pin wear\n3. **Validate**: No 3-position cluster\n\n## Prevention Measures\n\n- Include pins in PM\n- Track multi-position defects\n- Regular pin inspection\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized contact resistance spike at X=80mm, Y=0mm on lot W2025-9890. Resistance 2x normal in 4mm zone. Silicide formation issue.\n\nProcess Context: Tool: RTP-LAM-07. Recipe: TISI_FORM. Temperature non-uniformity at wafer edge. Incomplete silicide at location.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature non-uniformity\n- Edge location = thermal challenge\n- High resistance = incomplete reaction\n- Temperature = silicide driver\n\n**Correlation Reasoning**:\n- XY at edge = thermal gradient\n- 2x resistance = reaction incomplete\n- Non-uniformity = process limitation\n\n## Corrective Actions\n\n1. **Optimize**: Edge temperature control on RTP-LAM-07\n2. **Verify**: Temperature uniformity at edge\n3. **Validate**: Uniform silicide formation\n\n## Prevention Measures\n\n- Monitor edge temperature\n- Track edge resistance trends\n- Optimize edge thermal control\n\n**Severity**: Major\n**Yield Impact**: Edge die location",
    "defect_type": "loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at 3 o'clock position on wafer edge on lot W2024-4123. Defects within 5mm of bevel. Same position on all 25 wafers.\n\nProcess Context: Tool: LITH-TEL-05. Recipe: VIA_PHOTO. Notch finder mechanism showing wear at 3 o'clock contact point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder contact wear at 3 o'clock\n- Same clock position on all wafers = systematic contact\n- Within 5mm of edge = notch finder contact zone\n- Wear at mechanism = particle generation or scratching\n\n**Position Correlation**:\n- Fixed 3 o'clock = notch alignment position\n- All wafers affected = mechanical contact issue\n- Edge location = pre-alignment damage\n\n## Corrective Actions\n\n1. **Inspect**: Notch finder contact point on LITH-TEL-05\n2. **Replace**: Worn contact pad P/N 3322-1234\n3. **Calibrate**: Notch finder alignment (spec: \u00b10.1\u00b0)\n4. **Validate**: Test wafer shows no 3 o'clock defects\n\n## Prevention Measures\n\n- Track notch finder usage cycles\n- Replace contact pad before wear develops\n- Add contact point inspection to PM\n\n**Severity**: Major\n**Yield Impact**: Edge die at 3 o'clock all wafers",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at notch position on lot W2024-4456. Defects rotate with wafer orientation. 6mm from edge.\n\nProcess Context: Tool: COAT-TEL-08. Recipe: PHOTO_PR. Defects present before alignment step. Pre-existing condition from previous process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-existing defects from upstream process\n- Defects rotate with notch = pre-alignment origin\n- Present before current process = upstream source\n- Notch position = handling damage from earlier step\n\n**Position Correlation**:\n- Rotation with wafer = fixed on wafer\n- Pre-alignment = not current tool\n- Notch area = handling contact point\n\n## Corrective Actions\n\n1. **Trace**: Upstream processing history\n2. **Inspect**: Previous tool handlers for notch damage\n3. **Identify**: Upstream source of defects\n4. **Fix**: Root cause in upstream process\n\n## Prevention Measures\n\n- Add notch inspection at incoming\n- Track defects through process flow\n- Identify upstream handling issues\n\n**Severity**: Major\n**Yield Impact**: Notch area die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 6 o'clock position on lot W2024-4789. Fixed position regardless of wafer notch orientation. Chuck contamination suspected.\n\nProcess Context: Tool: ETCH-LAM-07. Recipe: POLY_ETCH. Defects at fixed chuck position. Chuck edge contaminated at 6 o'clock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck edge contamination at 6 o'clock\n- Fixed position = chuck-based (not wafer-based)\n- Regardless of notch = post-alignment contamination\n- Chuck edge = contact point\n\n**Position Correlation**:\n- Fixed 6 o'clock = chuck geometry\n- Not rotating with wafer = chuck contamination\n- Edge location = chuck edge contact\n\n## Corrective Actions\n\n1. **Clean**: Chuck edge at 6 o'clock position on ETCH-LAM-07\n2. **Inspect**: For debris or contamination\n3. **Validate**: No defects at 6 o'clock position\n\n## Prevention Measures\n\n- Include chuck edge cleaning in PM\n- Track fixed-position edge defects\n- Regular chuck inspection\n\n**Severity**: Major\n**Yield Impact**: 6 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized EBR failure at 9 o'clock on lot W2024-5012. Resist edge bead remaining. Only 9 o'clock position affected.\n\nProcess Context: Tool: COAT-TEL-09. Recipe: PHOTO_COAT. EBR nozzle 3 (9 o'clock position) clogged. Solvent not reaching edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clogged EBR nozzle at 9 o'clock\n- 9 o'clock only = single nozzle issue\n- Edge bead remaining = no solvent coverage\n- Nozzle 3 clogged = blockage confirmed\n\n**Position Correlation**:\n- Single clock position = specific nozzle\n- EBR failure = nozzle performance\n- Other positions clean = localized issue\n\n## Corrective Actions\n\n1. **Clear**: EBR nozzle 3 blockage on COAT-TEL-09\n2. **Verify**: All nozzles flowing properly\n3. **Calibrate**: Nozzle position (spec: \u00b10.3mm from edge)\n4. **Validate**: Complete edge bead removal\n\n## Prevention Measures\n\n- Include nozzle purge in daily startup\n- Track per-nozzle EBR defects\n- Schedule nozzle maintenance\n\n**Severity**: Major\n**Yield Impact**: 9 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized particle cluster at 12 o'clock edge on lot W2024-5345. Particles within 8mm of bevel. All wafers same position.\n\nProcess Context: Tool: ETCH-AMAT-05. Recipe: CONTACT_ETCH. Lift pin 1 at 12 o'clock position contaminated. Particles from pin contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated lift pin at 12 o'clock\n- Fixed 12 o'clock = pin 1 position\n- All wafers = systematic contact\n- Edge location = pin contact zone\n\n**Position Correlation**:\n- Single position = specific pin\n- Consistent = pin contamination\n- Particle pattern = contact transfer\n\n## Corrective Actions\n\n1. **Clean**: Lift pin 1 on ETCH-AMAT-05\n2. **Inspect**: For pin wear or damage\n3. **Validate**: No 12 o'clock particles\n\n## Prevention Measures\n\n- Include all lift pins in PM cleaning\n- Track pin-position defects\n- Regular pin inspection\n\n**Severity**: Major\n**Yield Impact**: 12 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized scratches at 2 o'clock position on lot W2024-5678. Short linear scratches 3-5mm long. Handler contact marks.\n\nProcess Context: Tool: HANDLER-BROOKS-06. End effector showing burr at 2 o'clock contact point. Burr scratching wafer edge during pickup.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector burr at 2 o'clock contact\n- 2 o'clock position = blade contact point\n- Short scratches = pickup motion damage\n- Burr = mechanical defect on blade\n\n**Position Correlation**:\n- Fixed position = blade geometry\n- All wafers = systematic contact\n- Linear scratches = motion direction\n\n## Corrective Actions\n\n1. **Inspect**: End effector on HANDLER-BROOKS-06\n2. **Repair**: Remove burr or replace blade P/N 412-2345\n3. **Validate**: No scratches at 2 o'clock\n\n## Prevention Measures\n\n- Inspect blade edges regularly\n- Track edge scratch locations\n- Include blade inspection in PM\n\n**Severity**: Major\n**Yield Impact**: 2 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist thickness variation at 4 o'clock edge on lot W2024-6012. Edge bead thicker at this position. Asymmetric coating.\n\nProcess Context: Tool: COAT-TEL-10. Recipe: PHOTO_PR. Spin chuck not level. Wafer tilted causing thick resist at 4 o'clock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Unlevel spin chuck causing resist pooling\n- 4 o'clock thick = low point of tilted wafer\n- Asymmetric coating = gravity effect during spin\n- Chuck not level = mechanical issue\n\n**Position Correlation**:\n- Single position thick = tilt direction\n- Consistent = chuck alignment\n- Gravity pooling = coating physics\n\n## Corrective Actions\n\n1. **Level**: Spin chuck on COAT-TEL-10\n2. **Verify**: Chuck level within \u00b10.1\u00b0\n3. **Validate**: Symmetric edge bead thickness\n\n## Prevention Measures\n\n- Include chuck leveling in PM\n- Monitor edge uniformity\n- Track asymmetric coating issues\n\n**Severity**: Minor\n**Yield Impact**: 4 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized etch damage at 7 o'clock on lot W2024-6345. Over-etch at edge position. Only 7 o'clock affected.\n\nProcess Context: Tool: ETCH-TEL-06. Recipe: OXIDE_ETCH. Focus ring erosion at 7 o'clock creating local plasma concentration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized focus ring erosion\n- 7 o'clock damage = erosion location\n- Over-etch = plasma concentration\n- Focus ring = plasma boundary control\n\n**Position Correlation**:\n- Single position = asymmetric erosion\n- Plasma concentration = edge enhancement\n- Localized = not uniform wear\n\n## Corrective Actions\n\n1. **Inspect**: Focus ring for localized erosion on ETCH-TEL-06\n2. **Replace**: Focus ring P/N 715-3456\n3. **Validate**: Uniform edge etch rate\n\n## Prevention Measures\n\n- Track focus ring wear patterns\n- Replace before asymmetric erosion\n- Monitor edge etch uniformity\n\n**Severity**: Major\n**Yield Impact**: 7 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized metal contamination at 10 o'clock edge on lot W2024-6678. Metal particles at edge. Chuck clamp contact position.\n\nProcess Context: Tool: PVD-AMAT-08. Recipe: ALCU_DEP. Wafer clamp at 10 o'clock showing wear. Metal particles from clamp wear.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer clamp wear generating particles\n- 10 o'clock = clamp position\n- Metal particles = clamp material\n- Edge location = clamp contact zone\n\n**Position Correlation**:\n- Single position = clamp location\n- Metal = clamp composition\n- Wear = particle generation\n\n## Corrective Actions\n\n1. **Replace**: Wafer clamp at 10 o'clock on PVD-AMAT-08 P/N 0021-4567\n2. **Clean**: Clamp area\n3. **Validate**: No metal contamination\n\n## Prevention Measures\n\n- Track clamp usage cycles\n- Replace before wear generates particles\n- Monitor clamp-position defects\n\n**Severity**: Major\n**Yield Impact**: 10 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized defects at 5 o'clock on lot W2024-7012. Defects appear only on Recipe A wafers. Recipe B wafers clean at same position.\n\nProcess Context: Tool: ETCH-LAM-08. Recipe A: HIGH_TEMP. Recipe B: LOW_TEMP. Recipe A causing thermal stress at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific thermal stress at edge\n- Recipe A affected = temperature-dependent\n- Recipe B clean = lower stress\n- 5 o'clock = thermal gradient location\n\n**Position Correlation**:\n- Recipe-specific = process conditions\n- Edge thermal stress = ESC edge effect\n- Single position = thermal non-uniformity\n\n## Corrective Actions\n\n1. **Optimize**: Recipe A edge thermal control\n2. **Adjust**: ESC edge zone temperature\n3. **Validate**: No edge defects on Recipe A\n\n## Prevention Measures\n\n- Qualify recipes for edge thermal stress\n- Monitor edge temperature uniformity\n- Track recipe-specific edge issues\n\n**Severity**: Major\n**Yield Impact**: Recipe A 5 o'clock edge",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized notch area damage on lot W2024-7345. Chips and cracks near notch. Handler gripper marks visible.\n\nProcess Context: Tool: HANDLER-YASKAWA-04. Notch gripper applying excessive force. Chipping during gripper contact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive notch gripper force\n- Notch area damage = gripper contact\n- Chips and cracks = mechanical stress\n- Excessive force = gripper setting\n\n**Position Correlation**:\n- Notch position = gripper contact point\n- Chipping = force damage\n- Consistent = force setting issue\n\n## Corrective Actions\n\n1. **Reduce**: Gripper force on HANDLER-YASKAWA-04\n2. **Verify**: Force within safe limits\n3. **Validate**: No notch damage\n\n## Prevention Measures\n\n- Set gripper force appropriately\n- Track notch damage defects\n- Include force check in PM\n\n**Severity**: Major\n**Yield Impact**: Notch area die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized oxide defects at 1 o'clock on lot W2024-7678. Oxide quality poor at edge. Only 1 o'clock position affected.\n\nProcess Context: Tool: FURNACE-TEL-04. Recipe: GATE_OX. Gas injection port at 1 o'clock showing partial blockage. Non-uniform gas at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blocked gas port affecting edge oxidation\n- 1 o'clock = gas port position\n- Poor oxide = insufficient oxidant\n- Partial blockage = gas flow reduced\n\n**Position Correlation**:\n- Single position = port location\n- Edge effect = gas distribution\n- Blockage = flow restriction\n\n## Corrective Actions\n\n1. **Clear**: Gas port blockage on FURNACE-TEL-04\n2. **Verify**: All ports flowing uniformly\n3. **Validate**: Uniform oxide quality at edge\n\n## Prevention Measures\n\n- Include port inspection in PM\n- Track port-position defects\n- Monitor gas flow uniformity\n\n**Severity**: Major\n**Yield Impact**: 1 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized CMP non-uniformity at 8 o'clock edge on lot W2024-8012. Edge at 8 o'clock under-polished. Retaining ring issue.\n\nProcess Context: Tool: CMP-AMAT-07. Recipe: OXIDE_CMP. Retaining ring showing wear at 8 o'clock position. Wafer slippage at worn area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized retaining ring wear\n- 8 o'clock under-polished = wafer slip\n- Retaining ring wear = support loss\n- Localized = asymmetric wear\n\n**Position Correlation**:\n- Single position = wear location\n- Under-polished = wafer movement\n- Ring wear = support failure\n\n## Corrective Actions\n\n1. **Replace**: Retaining ring on CMP-AMAT-07 P/N 4455-5678\n2. **Verify**: Uniform wafer support\n3. **Validate**: Uniform edge polish\n\n## Prevention Measures\n\n- Track retaining ring wear pattern\n- Replace before asymmetric wear\n- Monitor edge polish uniformity\n\n**Severity**: Major\n**Yield Impact**: 8 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized implant damage at 11 o'clock on lot W2024-8345. Over-implant at edge position. Beam scanning issue.\n\nProcess Context: Tool: IMPLANT-AMAT-04. Recipe: PWELL_IMPLANT. Beam dwell longer at 11 o'clock scan position. Scan turnaround issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam dwell at scan turnaround\n- 11 o'clock = scan turnaround position\n- Over-implant = longer dwell\n- Edge location = scan boundary\n\n**Position Correlation**:\n- Single position = scan geometry\n- Dwell = turnaround time\n- Edge = scan limit\n\n## Corrective Actions\n\n1. **Optimize**: Scan turnaround on IMPLANT-AMAT-04\n2. **Reduce**: Edge dwell time\n3. **Validate**: Uniform implant at edge\n\n## Prevention Measures\n\n- Monitor scan uniformity at edges\n- Track edge implant dose\n- Optimize scan profiles\n\n**Severity**: Major\n**Yield Impact**: 11 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist stripping failure at 2 o'clock edge on lot W2024-8678. Resist remaining at edge. Only 2 o'clock affected.\n\nProcess Context: Tool: ASH-LAM-03. Recipe: RESIST_STRIP. Plasma not reaching 2 o'clock edge zone. Gas distribution asymmetry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma distribution asymmetry at edge\n- 2 o'clock resist remaining = low plasma zone\n- Gas distribution = asymmetric flow\n- Edge location = boundary effect\n\n**Position Correlation**:\n- Single position = flow pattern\n- Incomplete strip = insufficient plasma\n- Asymmetry = distribution issue\n\n## Corrective Actions\n\n1. **Check**: Gas distribution on ASH-LAM-03\n2. **Balance**: Flow for uniform coverage\n3. **Validate**: Complete strip at 2 o'clock\n\n## Prevention Measures\n\n- Monitor strip uniformity at edges\n- Track edge strip failures\n- Optimize gas distribution\n\n**Severity**: Major\n**Yield Impact**: 2 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized CVD non-uniformity at 4 o'clock on lot W2024-9012. Thickness thin at 4 o'clock edge. 8mm from bevel.\n\nProcess Context: Tool: CVD-AMAT-09. Recipe: USG_DEP. Showerhead port at 4 o'clock partially blocked. Reduced deposition at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Blocked showerhead port at edge\n- 4 o'clock thin = port position\n- Partially blocked = reduced flow\n- Edge effect = boundary deposition\n\n**Position Correlation**:\n- Single position = port location\n- Thin film = gas starvation\n- Blocked = flow restriction\n\n## Corrective Actions\n\n1. **Clean**: Showerhead port at 4 o'clock on CVD-AMAT-09\n2. **Verify**: All ports flowing\n3. **Validate**: Uniform edge thickness\n\n## Prevention Measures\n\n- Include port inspection in PM\n- Track edge thickness uniformity\n- Schedule showerhead cleaning\n\n**Severity**: Major\n**Yield Impact**: 4 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at wafer flat position on lot W2024-9345. 200mm wafers with flat showing edge damage. Flat contact issue.\n\nProcess Context: Tool: HANDLER-BROOKS-08. Flat gripper showing wear. 200mm wafer flat handling causing damage.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn flat gripper on 200mm handler\n- Flat position = gripper contact\n- 200mm wafers = flat-type handling\n- Wear = mechanical damage source\n\n**Position Correlation**:\n- Flat location = gripper contact point\n- 200mm specific = flat handling\n- Edge damage = gripper wear\n\n## Corrective Actions\n\n1. **Replace**: 200mm flat gripper on HANDLER-BROOKS-08 P/N 412-3456\n2. **Verify**: Proper flat handling\n3. **Validate**: No flat edge damage\n\n## Prevention Measures\n\n- Track gripper usage on 200mm wafers\n- Replace before wear causes damage\n- Monitor flat-edge defects\n\n**Severity**: Major\n**Yield Impact**: Flat area die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized silicide failure at 6 o'clock on lot W2024-9678. High resistance at edge. Temperature cold spot.\n\nProcess Context: Tool: RTP-LAM-04. Recipe: COSI_FORM. Lamp degradation at 6 o'clock position. Lower temperature at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lamp degradation at 6 o'clock edge\n- 6 o'clock = lamp position\n- High resistance = incomplete silicide\n- Cold spot = lamp intensity low\n\n**Position Correlation**:\n- Single position = lamp zone\n- Resistance = temperature effect\n- Degradation = lamp aging\n\n## Corrective Actions\n\n1. **Replace**: Lamps at 6 o'clock zone on RTP-LAM-04 P/N 0190-D3456\n2. **Verify**: Temperature uniformity at edge\n3. **Validate**: Uniform silicide resistance\n\n## Prevention Measures\n\n- Track lamp intensity by zone\n- Replace lamps proactively\n- Monitor edge temperature\n\n**Severity**: Major\n**Yield Impact**: 6 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge contamination at 9 o'clock on lot W2025-0123. Particles at edge position. FOUP slot contact.\n\nProcess Context: FOUP-3567 slot 15 shows burr at 9 o'clock contact point. Particles generated during wafer extraction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP slot burr at 9 o'clock\n- 9 o'clock = slot contact position\n- Slot 15 = specific slot damage\n- Burr = particle generation\n\n**Position Correlation**:\n- Single position = slot geometry\n- Particles = burr contact\n- Wafer extraction = motion creates particles\n\n## Corrective Actions\n\n1. **Quarantine**: FOUP-3567\n2. **Inspect**: Slot 15 for burr\n3. **Scrap**: FOUP if damage confirmed\n4. **Validate**: No 9 o'clock contamination\n\n## Prevention Measures\n\n- Inspect FOUPs for slot damage\n- Track slot-position defects\n- Remove damaged FOUPs\n\n**Severity**: Major\n**Yield Impact**: 9 o'clock edge die (slot 15)",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized etch residue at 12 o'clock on lot W2025-0456. Incomplete etch at edge. Only 12 o'clock affected.\n\nProcess Context: Tool: ETCH-AMAT-10. Recipe: VIA_ETCH. ESC cooling channel at 12 o'clock position cooler. Lower etch rate at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC cooling non-uniformity at edge\n- 12 o'clock = cooling channel position\n- Cooler = lower etch rate\n- Residue = incomplete etch\n\n**Position Correlation**:\n- Single position = cooling zone\n- Temperature = etch rate driver\n- Edge effect = cooling geometry\n\n## Corrective Actions\n\n1. **Check**: ESC cooling uniformity on ETCH-AMAT-10\n2. **Balance**: Cooling flow for uniformity\n3. **Validate**: Complete etch at 12 o'clock\n\n## Prevention Measures\n\n- Monitor ESC temperature uniformity\n- Track edge etch completeness\n- Optimize cooling distribution\n\n**Severity**: Major\n**Yield Impact**: 12 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized delamination at 3 o'clock edge on lot W2025-0789. Film peeling at edge. Appears after thermal cycle.\n\nProcess Context: Tool: RTP-AMAT-06. Recipe: ANNEAL_950C. Edge temperature spike at 3 o'clock. Thermal stress causing delamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized temperature spike at edge\n- 3 o'clock = hot spot position\n- Delamination = thermal stress\n- Post-thermal = anneal damage\n\n**Position Correlation**:\n- Single position = lamp hot spot\n- Temperature spike = stress source\n- Edge peeling = adhesion failure\n\n## Corrective Actions\n\n1. **Map**: Temperature uniformity on RTP-AMAT-06\n2. **Identify**: Hot spot cause\n3. **Fix**: Lamp or reflector issue\n4. **Validate**: Uniform temperature at edge\n\n## Prevention Measures\n\n- Monitor edge temperature\n- Track delamination by position\n- Regular thermal uniformity checks\n\n**Severity**: Major\n**Yield Impact**: 3 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized photoresist splash at 5 o'clock on lot W2025-1012. Resist droplets at edge. Dispense arm issue.\n\nProcess Context: Tool: COAT-TEL-11. Recipe: PHOTO_PR. Dispense arm dripping at end of dispense. Droplets landing at 5 o'clock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dispense arm drip at end of cycle\n- 5 o'clock = arm end position\n- Droplets = post-dispense drip\n- Edge = arm travel path\n\n**Position Correlation**:\n- Single position = arm geometry\n- Splash pattern = drip droplets\n- End of dispense = timing\n\n## Corrective Actions\n\n1. **Adjust**: Dispense arm suckback on COAT-TEL-11\n2. **Verify**: No post-dispense drip\n3. **Validate**: No edge splashes\n\n## Prevention Measures\n\n- Optimize suckback settings\n- Track edge splash defects\n- Regular dispense arm maintenance\n\n**Severity**: Minor\n**Yield Impact**: 5 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 7 o'clock on lot W2025-1345. Defects at same position on wafers 1, 6, 11, 16, 21 only.\n\nProcess Context: Tool: ETCH-LAM-09. Wafer load sequence uses 5-slot rotation. Every 5th wafer uses same load lock position with contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock position contamination on rotation\n- Every 5th wafer = 5-slot rotation pattern\n- 7 o'clock = load lock contact point\n- Contamination at specific position\n\n**Position Correlation**:\n- 5-wafer pattern = load sequence\n- Single position = LL contact\n- Rotation = wafer selection\n\n## Corrective Actions\n\n1. **Clean**: Load lock at affected position on ETCH-LAM-09\n2. **Verify**: All positions clean\n3. **Validate**: No 5-wafer pattern\n\n## Prevention Measures\n\n- Include all LL positions in PM\n- Track rotation-pattern defects\n- Regular LL cleaning\n\n**Severity**: Major\n**Yield Impact**: 20% (every 5th wafer)",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized developer residue at 10 o'clock on lot W2025-1678. Incomplete develop at edge. Developer puddle not reaching edge.\n\nProcess Context: Tool: DEVELOP-TEL-06. Recipe: TMAH_DEV. Puddle develop not covering 10 o'clock edge zone. Dispense arm travel limited.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer puddle coverage gap at edge\n- 10 o'clock = puddle edge\n- Incomplete develop = coverage gap\n- Arm travel = limited reach\n\n**Position Correlation**:\n- Single position = puddle boundary\n- Residue = underdeveloped\n- Travel limited = mechanical restriction\n\n## Corrective Actions\n\n1. **Check**: Arm travel range on DEVELOP-TEL-06\n2. **Repair**: Travel restriction\n3. **Validate**: Full puddle coverage at edge\n\n## Prevention Measures\n\n- Monitor develop coverage\n- Track edge residue defects\n- Regular arm travel verification\n\n**Severity**: Major\n**Yield Impact**: 10 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge contamination at 1 o'clock on lot W2025-2012. Organic contamination at edge. Only 1 o'clock affected.\n\nProcess Context: Tool: CLEAN-DNS-05. Recipe: SC1_CLEAN. Rinse nozzle at 1 o'clock position dripping organics. Nozzle seal degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Degraded rinse nozzle seal dripping\n- 1 o'clock = nozzle position\n- Organic contamination = seal material\n- Dripping = seal failure\n\n**Position Correlation**:\n- Single position = nozzle location\n- Organics = seal degradation\n- Drip = leak mechanism\n\n## Corrective Actions\n\n1. **Replace**: Nozzle seal at 1 o'clock on CLEAN-DNS-05\n2. **Verify**: All seals intact\n3. **Validate**: No organic contamination\n\n## Prevention Measures\n\n- Track nozzle seal life\n- Include seals in PM\n- Monitor organic contamination\n\n**Severity**: Major\n**Yield Impact**: 1 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized metal line thinning at 4 o'clock on lot W2025-2345. Over-etch at edge. Recipe edge exclusion issue.\n\nProcess Context: Tool: ETCH-TEL-08. Recipe: METAL_ETCH. Edge exclusion zone too narrow at 4 o'clock. Edge die exposed to over-etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Narrow edge exclusion zone\n- 4 o'clock = edge exclusion boundary\n- Thinning = over-etch at edge\n- Recipe = exclusion setting\n\n**Position Correlation**:\n- Single position = exclusion edge\n- Over-etch = insufficient protection\n- Recipe setting = root cause\n\n## Corrective Actions\n\n1. **Adjust**: Edge exclusion zone in recipe on ETCH-TEL-08\n2. **Widen**: Exclusion for 4 o'clock zone\n3. **Validate**: No over-etch at edge die\n\n## Prevention Measures\n\n- Optimize edge exclusion settings\n- Track edge die yield\n- Verify exclusion per recipe\n\n**Severity**: Major\n**Yield Impact**: 4 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 6 o'clock position on lot W2025-2678. Defects appear after wet clean. Chemical attack at edge.\n\nProcess Context: Tool: CLEAN-TEL-04. Recipe: HF_DIP. Chemical flow pattern creating stagnation at 6 o'clock edge. Over-etch from extended exposure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical stagnation at edge\n- 6 o'clock = stagnation zone\n- Chemical attack = extended HF exposure\n- Flow pattern = circulation issue\n\n**Position Correlation**:\n- Single position = flow dead zone\n- Over-etch = chemical damage\n- Stagnation = flow dynamics\n\n## Corrective Actions\n\n1. **Optimize**: Chemical flow pattern on CLEAN-TEL-04\n2. **Improve**: Circulation at 6 o'clock\n3. **Validate**: Uniform etch at edge\n\n## Prevention Measures\n\n- Model flow for dead zones\n- Track chemical damage by position\n- Optimize tank agitation\n\n**Severity**: Major\n**Yield Impact**: 6 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized stress marks at 8 o'clock on lot W2025-2901. Stress visible at edge. Handler pickup position.\n\nProcess Context: Tool: HANDLER-YASKAWA-06. Vacuum pickup at 8 o'clock too strong. Stress marks from excessive suction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive vacuum at edge pickup\n- 8 o'clock = pickup position\n- Stress marks = mechanical damage\n- Vacuum too strong = force issue\n\n**Position Correlation**:\n- Single position = pickup zone\n- Stress = suction damage\n- Excessive = force setting\n\n## Corrective Actions\n\n1. **Reduce**: Vacuum force on HANDLER-YASKAWA-06\n2. **Verify**: Force within safe limits\n3. **Validate**: No stress marks at edge\n\n## Prevention Measures\n\n- Set vacuum appropriately\n- Track handling stress defects\n- Monitor pickup force\n\n**Severity**: Major\n**Yield Impact**: 8 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 11 o'clock on lot W2025-3234. Defects only on Chamber A wafers. Chamber B wafers clean at same position.\n\nProcess Context: Tool: ETCH-AMAT-12 (dual chamber). Chamber A: edge ring worn at 11 o'clock. Chamber B: edge ring intact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber A edge ring localized wear\n- 11 o'clock = wear location\n- Chamber A only = chamber-specific\n- Chamber B clean = confirms A issue\n\n**Position Correlation**:\n- Single position = asymmetric wear\n- Chamber-specific = A hardware\n- Edge ring = plasma boundary\n\n## Corrective Actions\n\n1. **Replace**: Edge ring in Chamber A on ETCH-AMAT-12 P/N 715-4567\n2. **Verify**: Uniform edge ring condition\n3. **Validate**: No 11 o'clock defects\n\n## Prevention Measures\n\n- Track per-chamber edge ring wear\n- Replace before localized wear\n- Monitor chamber-specific defects\n\n**Severity**: Major\n**Yield Impact**: Chamber A 11 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized film thickness variation at 2 o'clock on lot W2025-3567. Thickness +10% at edge. Gas injection asymmetry.\n\nProcess Context: Tool: CVD-LAM-10. Recipe: SIN_DEP. Gas flow higher at 2 o'clock edge port. MFC calibration drift.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC calibration drift at edge port\n- 2 o'clock = port position\n- +10% thickness = excess gas flow\n- MFC drift = flow control issue\n\n**Position Correlation**:\n- Single position = port zone\n- Thick film = high gas flow\n- Calibration = root cause\n\n## Corrective Actions\n\n1. **Calibrate**: Edge port MFC on CVD-LAM-10\n2. **Verify**: Flow uniformity restored\n3. **Validate**: Uniform edge thickness\n\n## Prevention Measures\n\n- Schedule regular MFC calibration\n- Track edge thickness uniformity\n- Monitor per-port flow\n\n**Severity**: Major\n**Yield Impact**: 2 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 5 o'clock on lot W2025-3890. Defects appear after specific recipe step. Recipe parameter issue.\n\nProcess Context: Tool: ETCH-TEL-09. Recipe step 3: edge bias too high at 5 o'clock. Localized over-etch from bias non-uniformity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge bias non-uniformity in recipe step\n- 5 o'clock = bias hot spot\n- Over-etch = excess ion bombardment\n- Recipe step 3 = specific step issue\n\n**Position Correlation**:\n- Single position = bias asymmetry\n- Recipe step = process parameter\n- Edge effect = bias distribution\n\n## Corrective Actions\n\n1. **Adjust**: Step 3 edge bias on ETCH-TEL-09\n2. **Balance**: Bias distribution at edge\n3. **Validate**: Uniform etch at 5 o'clock\n\n## Prevention Measures\n\n- Monitor bias uniformity per step\n- Track step-specific edge defects\n- Optimize recipe parameters\n\n**Severity**: Major\n**Yield Impact**: 5 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized via voiding at 7 o'clock on lot W2025-4123. Via fill incomplete at edge. Nucleation failure.\n\nProcess Context: Tool: CVD-AMAT-11. Recipe: W_VIA_FILL. Nucleation weak at 7 o'clock edge zone. Precursor delivery non-uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Precursor delivery non-uniform at edge\n- 7 o'clock = delivery zone\n- Nucleation weak = insufficient precursor\n- Via voiding = fill failure\n\n**Position Correlation**:\n- Single position = gas flow\n- Nucleation = seed layer formation\n- Delivery = root cause\n\n## Corrective Actions\n\n1. **Optimize**: Precursor flow at 7 o'clock on CVD-AMAT-11\n2. **Verify**: Uniform nucleation at edge\n3. **Validate**: Complete via fill\n\n## Prevention Measures\n\n- Monitor nucleation uniformity\n- Track edge via quality\n- Optimize precursor delivery\n\n**Severity**: Critical\n**Yield Impact**: 7 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 9 o'clock on lot W2025-4456. Defects only after extended idle (>8 hours). Chamber conditioning issue.\n\nProcess Context: Tool: ETCH-LAM-11. Extended idle allows seasoning degradation at 9 o'clock position. Asymmetric chamber effects.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Asymmetric seasoning degradation after idle\n- 9 o'clock = most sensitive zone\n- Extended idle = seasoning loss\n- Asymmetric = non-uniform degradation\n\n**Position Correlation**:\n- Single position = chamber geometry\n- Idle effect = time-dependent\n- Asymmetric = position-specific\n\n## Corrective Actions\n\n1. **Add**: Conditioning step for 9 o'clock zone after idle\n2. **Implement**: Auto-conditioning after extended idle\n3. **Validate**: No 9 o'clock defects post-idle\n\n## Prevention Measures\n\n- Track idle time\n- Implement conditioning protocols\n- Monitor position-specific degradation\n\n**Severity**: Major\n**Yield Impact**: 9 o'clock edge die after idle",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized contact resistance at 12 o'clock on lot W2025-4789. High resistance at edge. Native oxide regrowth.\n\nProcess Context: Tool: CLEAN-LAM-05. Recipe: PRE_METAL_CLEAN. Clean coverage weak at 12 o'clock edge. Native oxide not fully removed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete native oxide removal at edge\n- 12 o'clock = clean coverage gap\n- High resistance = oxide barrier\n- Native oxide = regrowth\n\n**Position Correlation**:\n- Single position = clean pattern\n- Oxide = surface condition\n- Coverage = spray geometry\n\n## Corrective Actions\n\n1. **Optimize**: Clean coverage at 12 o'clock on CLEAN-LAM-05\n2. **Verify**: Complete oxide removal at edge\n3. **Validate**: Uniform contact resistance\n\n## Prevention Measures\n\n- Monitor clean coverage uniformity\n- Track edge contact resistance\n- Optimize clean recipe\n\n**Severity**: Major\n**Yield Impact**: 12 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 3 o'clock on lot W2025-5012. Defects only on morning shift production. Shift-specific issue.\n\nProcess Context: Tool: COAT-TEL-12. Morning shift operator not priming nozzle properly. Incomplete prime leaving defects at 3 o'clock dispense point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator procedure error on morning shift\n- 3 o'clock = dispense start\n- Morning shift = operator-specific\n- Prime incomplete = procedure issue\n\n**Position Correlation**:\n- Single position = dispense location\n- Shift pattern = operator behavior\n- Prime = process step\n\n## Corrective Actions\n\n1. **Retrain**: Morning shift operator on prime procedure\n2. **Verify**: Proper prime execution\n3. **Validate**: No 3 o'clock defects\n\n## Prevention Measures\n\n- Standardize prime procedures\n- Track shift-specific defects\n- Operator certification\n\n**Severity**: Minor\n**Yield Impact**: Morning shift 3 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized pattern distortion at 6 o'clock on lot W2025-5345. CD variation at edge. Focus error.\n\nProcess Context: Tool: LITH-ASML-09. Recipe: METAL_EXP. Stage leveling error at 6 o'clock edge zone. Height measurement incorrect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage leveling error at edge\n- 6 o'clock = leveling sensor zone\n- CD variation = focus error\n- Height measurement = leveling issue\n\n**Position Correlation**:\n- Single position = sensor zone\n- Focus = height error\n- Leveling = root cause\n\n## Corrective Actions\n\n1. **Calibrate**: Stage leveling at 6 o'clock on LITH-ASML-09\n2. **Verify**: Height accuracy at edge\n3. **Validate**: Uniform CD at edge\n\n## Prevention Measures\n\n- Monitor edge leveling accuracy\n- Track edge CD uniformity\n- Regular leveling calibration\n\n**Severity**: Major\n**Yield Impact**: 6 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 8 o'clock on lot W2025-5678. Defects at notch +90\u00b0 position. Wafer orientation-related.\n\nProcess Context: Tool: ETCH-AMAT-13. Recipe: POLY_ETCH. Chuck alignment causes specific edge position exposure. 90\u00b0 from notch = hardware position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck alignment creating positional exposure\n- Notch +90\u00b0 = hardware geometry\n- 8 o'clock = post-alignment position\n- Edge exposure = alignment effect\n\n**Position Correlation**:\n- 90\u00b0 offset = chuck alignment\n- Fixed position = hardware geometry\n- Edge = boundary effect\n\n## Corrective Actions\n\n1. **Check**: Chuck alignment on ETCH-AMAT-13\n2. **Verify**: No hardware interference at 8 o'clock\n3. **Validate**: No defects at notch +90\u00b0\n\n## Prevention Measures\n\n- Monitor position-specific defects\n- Track orientation-related issues\n- Verify chuck alignment\n\n**Severity**: Major\n**Yield Impact**: 8 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized copper corrosion at 10 o'clock on lot W2025-5901. Corrosion at edge position. Rinse incomplete.\n\nProcess Context: Tool: CLEAN-DNS-06. Recipe: POST_CMP_CLEAN. Rinse arm not reaching 10 o'clock edge fully. Chemical residue causing corrosion.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete rinse at edge position\n- 10 o'clock = arm reach limit\n- Corrosion = chemical residue\n- Rinse incomplete = coverage gap\n\n**Position Correlation**:\n- Single position = arm geometry\n- Corrosion = chemical attack\n- Arm reach = mechanical limitation\n\n## Corrective Actions\n\n1. **Extend**: Rinse arm travel on CLEAN-DNS-06\n2. **Verify**: Full edge coverage\n3. **Validate**: No corrosion at 10 o'clock\n\n## Prevention Measures\n\n- Check arm travel range\n- Track edge corrosion defects\n- Optimize rinse coverage\n\n**Severity**: Major\n**Yield Impact**: 10 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 1 o'clock on lot W2025-6234. Particles at edge. Appears after carrier transport.\n\nProcess Context: AGV transport creating vibration. Wafer contacting FOUP slot at 1 o'clock during transport. Transport-induced particles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transport vibration causing wafer-slot contact\n- 1 o'clock = slot contact point\n- Particles = friction-generated\n- AGV vibration = motion source\n\n**Position Correlation**:\n- Single position = slot geometry\n- Transport = motion event\n- Vibration = contact cause\n\n## Corrective Actions\n\n1. **Reduce**: AGV transport speed/vibration\n2. **Check**: FOUP slot clearance\n3. **Validate**: No transport-induced defects\n\n## Prevention Measures\n\n- Monitor AGV vibration\n- Optimize transport parameters\n- Track transport-related defects\n\n**Severity**: Major\n**Yield Impact**: 1 o'clock edge die after transport",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized implant non-uniformity at 4 o'clock on lot W2025-6567. Dose low at edge position. Beam clipping.\n\nProcess Context: Tool: IMPLANT-AXCELIS-04. Recipe: LDD_IMPLANT. Beam clipping at 4 o'clock edge scan. Beam aperture misaligned.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam aperture misalignment causing clipping\n- 4 o'clock = scan edge\n- Dose low = beam blocked\n- Clipping = aperture issue\n\n**Position Correlation**:\n- Single position = scan geometry\n- Low dose = beam obstruction\n- Aperture = root cause\n\n## Corrective Actions\n\n1. **Align**: Beam aperture on IMPLANT-AXCELIS-04\n2. **Verify**: Full scan coverage\n3. **Validate**: Uniform dose at edge\n\n## Prevention Measures\n\n- Regular aperture alignment\n- Monitor edge dose uniformity\n- Track beam clipping issues\n\n**Severity**: Major\n**Yield Impact**: 4 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 7 o'clock on lot W2025-6890. Defects appear randomly by lot. Intermittent issue at edge.\n\nProcess Context: Tool: ETCH-LAM-12. Recipe: CONTACT_ETCH. ESC He flow occasionally dropping at 7 o'clock zone. Intermittent valve issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent ESC He flow at edge zone\n- 7 o'clock = affected zone\n- Random by lot = intermittent\n- He flow drop = valve malfunction\n\n**Position Correlation**:\n- Single position = He zone\n- Intermittent = valve reliability\n- Edge = thermal effect\n\n## Corrective Actions\n\n1. **Replace**: He zone valve on ETCH-LAM-12\n2. **Verify**: Stable He flow at 7 o'clock\n3. **Validate**: No intermittent defects\n\n## Prevention Measures\n\n- Monitor He flow stability\n- Track intermittent edge defects\n- Proactive valve replacement\n\n**Severity**: Major\n**Yield Impact**: 7 o'clock edge die (intermittent)",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized passivation crack at 9 o'clock on lot W2025-7123. Crack at edge. Film stress issue.\n\nProcess Context: Tool: CVD-AMAT-14. Recipe: SIN_PASS. Edge stress higher at 9 o'clock due to deposition non-uniformity. Crack from stress concentration.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge stress concentration from non-uniform deposition\n- 9 o'clock = high stress zone\n- Crack = stress relief\n- Deposition = non-uniformity\n\n**Position Correlation**:\n- Single position = deposition pattern\n- Stress = film property\n- Crack = mechanical failure\n\n## Corrective Actions\n\n1. **Optimize**: Edge deposition uniformity on CVD-AMAT-14\n2. **Reduce**: Film stress at 9 o'clock\n3. **Validate**: No edge cracks\n\n## Prevention Measures\n\n- Monitor edge film stress\n- Track edge crack defects\n- Optimize deposition uniformity\n\n**Severity**: Major\n**Yield Impact**: 9 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 11 o'clock on lot W2025-7456. Probe marks too deep at edge. Test damage.\n\nProcess Context: Tool: PROBE-TEL-07. Recipe: FINAL_TEST. Probe card edge needles applying excess force at 11 o'clock. Overdrive setting too high.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe overdrive too high at edge\n- 11 o'clock = edge probe zone\n- Deep marks = excess force\n- Overdrive = probe card setting\n\n**Position Correlation**:\n- Single position = probe geometry\n- Deep marks = force damage\n- Overdrive = force parameter\n\n## Corrective Actions\n\n1. **Adjust**: Probe overdrive on PROBE-TEL-07\n2. **Verify**: Proper contact force at edge\n3. **Validate**: No edge probe damage\n\n## Prevention Measures\n\n- Monitor probe mark depth\n- Track edge probe damage\n- Optimize overdrive settings\n\n**Severity**: Major\n**Yield Impact**: 11 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized barrier failure at 2 o'clock on lot W2025-7789. Barrier thin at edge. Copper diffusion risk.\n\nProcess Context: Tool: PVD-AMAT-10. Recipe: TAN_BARRIER. Step coverage poor at 2 o'clock edge features. Edge die more challenging geometry.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor step coverage at edge die features\n- 2 o'clock = edge die zone\n- Barrier thin = coverage failure\n- Geometry = edge design challenge\n\n**Position Correlation**:\n- Single position = die layout\n- Step coverage = PVD limitation\n- Edge = process margin\n\n## Corrective Actions\n\n1. **Optimize**: PVD step coverage on PVD-AMAT-10\n2. **Verify**: Adequate barrier at 2 o'clock edge\n3. **Validate**: No barrier failures\n\n## Prevention Measures\n\n- Monitor edge barrier coverage\n- Track edge die reliability\n- Optimize deposition for edge\n\n**Severity**: Critical\n**Yield Impact**: 2 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 5 o'clock on lot W2025-8012. Defects match facility power glitch timing. Power-related damage.\n\nProcess Context: Tool: ETCH-TEL-10. Power glitch affected 5 o'clock edge zone most. RF recovery asymmetric after glitch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Power glitch with asymmetric RF recovery\n- 5 o'clock = most affected zone\n- Power glitch = event trigger\n- RF recovery = asymmetric plasma\n\n**Position Correlation**:\n- Single position = RF asymmetry\n- Power glitch = root cause event\n- Edge = RF boundary\n\n## Corrective Actions\n\n1. **Review**: UPS protection on ETCH-TEL-10\n2. **Verify**: RF recovery uniformity\n3. **Validate**: No post-glitch asymmetry\n\n## Prevention Measures\n\n- Improve power protection\n- Monitor RF recovery\n- Track power-related defects\n\n**Severity**: Major\n**Yield Impact**: 5 o'clock edge die during glitch",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized oxide punch-through at 8 o'clock on lot W2025-8345. Oxide breakdown at edge. Plasma damage.\n\nProcess Context: Tool: ETCH-LAM-13. Recipe: GATE_ETCH. Edge charging damage at 8 o'clock. Plasma uniformity affecting antenna effect at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma charging damage at edge\n- 8 o'clock = charging hot spot\n- Oxide punch-through = voltage stress\n- Antenna effect = edge exacerbated\n\n**Position Correlation**:\n- Single position = plasma asymmetry\n- Charging = gate oxide damage\n- Edge = boundary effect\n\n## Corrective Actions\n\n1. **Optimize**: Plasma uniformity on ETCH-LAM-13\n2. **Reduce**: Edge charging by recipe adjustment\n3. **Validate**: No oxide damage at edge\n\n## Prevention Measures\n\n- Monitor plasma charging\n- Track edge oxide damage\n- Design for charging resistance\n\n**Severity**: Critical\n**Yield Impact**: 8 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 10 o'clock on lot W2025-8678. Pattern bridging at edge. Litho focus issue.\n\nProcess Context: Tool: LITH-NIKON-04. Recipe: VIA_EXP. Focus offset at 10 o'clock edge zone. Edge leveling error.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus offset at edge zone\n- 10 o'clock = focus error zone\n- Bridging = defocus effect\n- Leveling = height error\n\n**Position Correlation**:\n- Single position = sensor zone\n- Focus = height accuracy\n- Bridging = exposure failure\n\n## Corrective Actions\n\n1. **Calibrate**: Edge focus on LITH-NIKON-04\n2. **Verify**: Level accuracy at 10 o'clock\n3. **Validate**: No edge bridging\n\n## Prevention Measures\n\n- Monitor edge focus\n- Track edge pattern quality\n- Regular focus calibration\n\n**Severity**: Major\n**Yield Impact**: 10 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized metal extrusion at 1 o'clock on lot W2025-8901. Metal extruding at edge. Barrier opening issue.\n\nProcess Context: Tool: ETCH-AMAT-15. Recipe: DUAL_DAMASCENE. Barrier residue at 1 o'clock edge. Incomplete etch allowing extrusion.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Barrier residue at edge allowing extrusion\n- 1 o'clock = etch weak zone\n- Extrusion = barrier failure\n- Residue = incomplete etch\n\n**Position Correlation**:\n- Single position = etch uniformity\n- Extrusion = barrier breach\n- Residue = coverage gap\n\n## Corrective Actions\n\n1. **Optimize**: Edge etch uniformity on ETCH-AMAT-15\n2. **Add**: Over-etch margin at 1 o'clock\n3. **Validate**: Complete barrier opening at edge\n\n## Prevention Measures\n\n- Monitor edge barrier etch\n- Track edge extrusion defects\n- Optimize etch uniformity\n\n**Severity**: Critical\n**Yield Impact**: 1 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 4 o'clock on lot W2025-9234. Defects only on thick wafers. Wafer bow effect at edge.\n\nProcess Context: Tool: ETCH-TEL-11. Thick wafers bowing differently. 4 o'clock edge lifting from chuck more on thick wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thick wafer bow at edge\n- 4 o'clock = bow maximum\n- Thick wafers = more bow\n- Edge lift = clamping issue\n\n**Position Correlation**:\n- Single position = bow geometry\n- Thick wafers = mechanical behavior\n- Edge lift = ESC limitation\n\n## Corrective Actions\n\n1. **Increase**: ESC clamp force for thick wafers\n2. **Verify**: Proper edge clamping at 4 o'clock\n3. **Validate**: No edge defects on thick wafers\n\n## Prevention Measures\n\n- Set ESC force per wafer type\n- Track wafer-type edge defects\n- Optimize clamping for thick wafers\n\n**Severity**: Major\n**Yield Impact**: 4 o'clock edge die (thick wafers)",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-localized die failure at 7 o'clock on lot W2025-9567. Electrical failure at edge. Multiple failure modes.\n\nProcess Context: Multiple tools contributing to 7 o'clock edge weakness. Cumulative edge effects from process flow.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative edge effects from process flow\n- 7 o'clock = common weak zone\n- Multiple failure modes = compound issues\n- Edge = accumulated margin loss\n\n**Position Correlation**:\n- Single position = systematic weakness\n- Multiple modes = compound damage\n- Process flow = accumulation\n\n## Corrective Actions\n\n1. **Analyze**: Each process step for 7 o'clock contribution\n2. **Optimize**: Worst contributors\n3. **Validate**: Improved edge yield\n\n## Prevention Measures\n\n- Monitor edge yield by process step\n- Track cumulative edge effects\n- Optimize full process flow for edge\n\n**Severity**: Critical\n**Yield Impact**: 7 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized edge defects at 10 o'clock on lot W2025-9890. Defects only on last 5 wafers of each FOUP. Position-dependent.\n\nProcess Context: FOUP slots 21-25 (top slots) showing 10 o'clock edge contamination. FOUP lid seal at 10 o'clock degraded.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP lid seal degradation at 10 o'clock\n- Top slots (21-25) = near lid\n- 10 o'clock = seal failure position\n- Contamination = air ingress\n\n**Position Correlation**:\n- Last 5 wafers = top slots\n- 10 o'clock = seal location\n- Lid seal = contamination source\n\n## Corrective Actions\n\n1. **Replace**: FOUP lid seal\n2. **Verify**: Seal integrity at 10 o'clock\n3. **Validate**: No top slot edge defects\n\n## Prevention Measures\n\n- Track FOUP seal condition\n- Monitor slot-position defects\n- Replace seals proactively\n\n**Severity**: Major\n**Yield Impact**: Top 5 slots 10 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Randomly distributed particle defects across all wafers in lot W2024-4123. No systematic pattern. Particle density 0.5/cm\u00b2. Affecting multiple tools.\n\nProcess Context: Multiple tools showing same random defect signature. Cleanroom particle count elevated to 15 particles/ft\u00b3 (spec: <1). Facility-wide issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleanroom particle contamination - facility-wide\n- Multiple tools affected = not tool-specific\n- Random distribution = airborne particles\n- Elevated particle count (15x spec) confirms cleanroom issue\n\n**Environmental Correlation**:\n- All tools affected = fab-wide issue\n- Random pattern = airborne deposition\n- Particle count elevated = facility source\n\n## Corrective Actions\n\n1. **Immediate**: Halt production until particle count controlled\n2. **Investigate**: HEPA filter integrity and FFU performance\n3. **Identify**: Particle source (personnel, equipment, HVAC)\n4. **Verify**: Particle count <1 particle/ft\u00b3 before resuming\n5. **Validate**: Particle monitor wafers clean\n\n## Prevention Measures\n\n- Real-time particle monitoring with alarms\n- Regular HEPA filter integrity testing\n- Strict gowning protocol enforcement\n- Track particle count trends\n\n**Severity**: Critical\n**Yield Impact**: Fab-wide, all products",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2024-4456. Defects appear on all wafers. No positional correlation. Defect density increasing over last week.\n\nProcess Context: Tool: CVD-AMAT-05. Recipe: TEOS_DEP. HEPA filter on tool mini-environment approaching end of life. Gradual degradation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Mini-environment HEPA filter degradation\n- Increasing trend = gradual filter failure\n- Random distribution = airborne particles\n- Single tool = tool-specific mini-environment\n\n**Environmental Correlation**:\n- Increasing over week = progressive degradation\n- Random pattern = filter bypass\n- Tool-specific = mini-environment source\n\n## Corrective Actions\n\n1. **Replace**: HEPA filter on CVD-AMAT-05 mini-environment P/N 1122-3344\n2. **Verify**: Filter seal integrity after installation\n3. **Test**: Particle count in mini-environment <10 particles/ft\u00b3\n4. **Validate**: Defect density returns to baseline\n\n## Prevention Measures\n\n- Track filter usage hours\n- Replace filters proactively before failure\n- Monitor mini-environment particle counts\n- Set filter change schedule\n\n**Severity**: Major\n**Yield Impact**: Tool-specific, increasing trend",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2024-4789. All tools in Bay 3 affected. Other bays clean. Non-systematic distribution.\n\nProcess Context: Bay 3 HVAC return vent clogged. Airflow pattern disrupted creating particle accumulation in bay.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bay-specific HVAC issue\n- Only Bay 3 affected = localized problem\n- All tools in bay = air handling issue\n- Random distribution = airborne particles\n\n**Environmental Correlation**:\n- Bay-specific = HVAC zone\n- Clogged return vent = reduced airflow\n- Particle accumulation = air pattern disruption\n\n## Corrective Actions\n\n1. **Clear**: Clogged HVAC return vent in Bay 3\n2. **Verify**: Airflow restored to spec (90 fpm)\n3. **Monitor**: Particle counts in Bay 3\n4. **Validate**: All Bay 3 tools producing clean wafers\n\n## Prevention Measures\n\n- Regular HVAC vent inspection\n- Per-bay particle monitoring\n- Airflow verification schedule\n- Track bay-specific defect trends\n\n**Severity**: Major\n**Yield Impact**: Bay 3 tools only",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic contamination on lot W2024-5012. Defects across wafer with no pattern. Organic residue confirmed by FTIR.\n\nProcess Context: Chemical supply tank for wet clean showing degradation. Organic contamination in SC1 chemistry. Chemical quality issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Organic contamination in process chemicals\n- Random distribution = chemical-based\n- FTIR confirms organic = source identification\n- Chemical degradation = root cause\n\n**Environmental Correlation**:\n- Organic signature = process chemistry\n- Random pattern = liquid contamination\n- Tank degradation = chemical source\n\n## Corrective Actions\n\n1. **Stop**: Wet clean tool using contaminated chemistry\n2. **Drain**: Contaminated chemical tank\n3. **Clean**: Tank interior\n4. **Replace**: With fresh chemistry\n5. **Validate**: TOC (total organic carbon) <50 ppb\n\n## Prevention Measures\n\n- Monitor chemical TOC regularly\n- Set chemical tank life limits\n- Track chemical quality trends\n- Sample chemicals periodically\n\n**Severity**: Critical\n**Yield Impact**: All wafers through contaminated chemistry",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random metallic particles on lot W2024-5345. Particles distributed across wafer. Metal contamination confirmed. Multiple lots affected.\n\nProcess Context: Stainless steel process gas line showing corrosion. Metal particles in gas delivery system. Fab-wide gas distribution issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas line corrosion contaminating process gas\n- Multiple lots = widespread source\n- Metallic particles = pipe material\n- Random distribution = gas-borne particles\n\n**Environmental Correlation**:\n- Metal contamination = stainless steel source\n- Random pattern = gas delivery\n- Multiple tools = common gas line\n\n## Corrective Actions\n\n1. **Immediate**: Identify and isolate corroded gas line section\n2. **Replace**: Corroded pipe section\n3. **Purge**: Gas system to remove particles\n4. **Verify**: Inline particle filter integrity\n5. **Validate**: No metal contamination on test wafers\n\n## Prevention Measures\n\n- Regular gas line inspection\n- Inline particle monitoring\n- Track gas system corrosion\n- Replace lines proactively\n\n**Severity**: Critical\n**Yield Impact**: All tools on affected gas line",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-5678. Defects appear after chemical change. New chemical lot introduced yesterday.\n\nProcess Context: Tool: CLEAN-DNS-03. Recipe: SC2_CLEAN. New chemical lot has higher particle count. Chemical quality variation between lots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical lot quality variation\n- Defects after chemical change = chemical source\n- New lot = timing correlation\n- Higher particle count = quality issue\n\n**Environmental Correlation**:\n- Chemical change timing = lot correlation\n- Random pattern = chemical particles\n- Quality variation = supplier issue\n\n## Corrective Actions\n\n1. **Quarantine**: Current chemical lot\n2. **Replace**: With previous (known good) lot if available\n3. **Test**: Current lot particle count\n4. **Report**: Quality issue to supplier\n5. **Validate**: Defect-free wafers with replacement chemistry\n\n## Prevention Measures\n\n- Incoming chemical quality testing\n- Track lot-to-lot variation\n- Maintain safety stock of known good lots\n- Supplier quality agreements\n\n**Severity**: Major\n**Yield Impact**: All wafers with new chemical lot",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle distribution on lot W2024-6012. Night shift production affected more than day shift. Same tool, same recipe.\n\nProcess Context: Night shift operator not following proper gowning protocol. Particle shedding from improper gowning. Personnel contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Personnel contamination from improper gowning\n- Night shift worse = operator-specific\n- Same tool/recipe = not equipment\n- Random distribution = personnel shedding\n\n**Environmental Correlation**:\n- Shift pattern = personnel behavior\n- Random = body particle shedding\n- Gowning issue = protocol deviation\n\n## Corrective Actions\n\n1. **Observe**: Night shift gowning procedure\n2. **Identify**: Protocol deviations\n3. **Retrain**: On proper gowning\n4. **Validate**: Improved particle performance on night shift\n\n## Prevention Measures\n\n- Regular gowning audits\n- Gowning certification program\n- Air shower verification\n- Track shift-specific contamination\n\n**Severity**: Major\n**Yield Impact**: Night shift production",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random micro-particles on lot W2024-6345. Very small particles (<0.1\u00b5m) distributed randomly. All process steps suspect.\n\nProcess Context: DI water quality degraded. Resistivity dropped to 16 M\u03a9\u00b7cm (spec: >18 M\u03a9\u00b7cm). DI water system issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water quality degradation\n- Resistivity below spec = water quality issue\n- Micro-particles = dissolved/suspended contaminants\n- Random distribution = rinse water source\n\n**Environmental Correlation**:\n- Water quality = fab infrastructure\n- Micro-particles = contaminated rinse\n- Multiple tools = common water supply\n\n## Corrective Actions\n\n1. **Investigate**: DI water system for ion bed exhaustion\n2. **Replace**: Exhausted resin beds\n3. **Verify**: Resistivity >18 M\u03a9\u00b7cm\n4. **Validate**: Particle-free rinse water\n\n## Prevention Measures\n\n- Continuous DI water resistivity monitoring\n- Set alarm for resistivity <17.5 M\u03a9\u00b7cm\n- Schedule resin bed replacement\n- Track water quality trends\n\n**Severity**: Critical\n**Yield Impact**: Fab-wide, all wet process tools",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-6678. Defects appear immediately after filter change on process tool. Random distribution.\n\nProcess Context: Tool: ETCH-LAM-10. Gas filter replaced yesterday. Filter not properly seated. Unfiltered gas bypassing filter.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Improperly seated gas filter\n- Defects after filter change = installation issue\n- Random distribution = gas-borne particles\n- Filter bypass = particles not captured\n\n**Environmental Correlation**:\n- Filter change timing = installation error\n- Random pattern = unfiltered gas\n- Tool-specific = filter on this tool\n\n## Corrective Actions\n\n1. **Reseat**: Gas filter properly on ETCH-LAM-10\n2. **Verify**: Filter seal integrity\n3. **Purge**: Gas line to clear particles\n4. **Validate**: Particle-free processing\n\n## Prevention Measures\n\n- Post-change filter verification procedure\n- Use filter integrity test after install\n- Document filter change procedure\n- Track filter-related defects\n\n**Severity**: Major\n**Yield Impact**: Tool-specific, post-filter change",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle contamination on lot W2024-7012. All wafers affected. Particles appear after transport between bays.\n\nProcess Context: AGV transport pods showing particle accumulation. Pod interior not cleaned. Transport-related contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated transport pods\n- After transport = pod source\n- All wafers = pod-based\n- Random distribution = particles in pod\n\n**Environmental Correlation**:\n- Transport correlation = pod contamination\n- Random pattern = loose particles\n- Pod interior = contamination source\n\n## Corrective Actions\n\n1. **Clean**: Transport pod interiors\n2. **Verify**: Pod cleanliness standards\n3. **Establish**: Pod cleaning schedule\n4. **Validate**: Transport without contamination\n\n## Prevention Measures\n\n- Regular pod interior cleaning\n- Pod cleanliness monitoring\n- Track transport-related contamination\n- Pod certification program\n\n**Severity**: Major\n**Yield Impact**: All transported wafers",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random AMC (airborne molecular contamination) on lot W2024-7345. Organic haze on wafer surface. Random distribution. Facility-wide observation.\n\nProcess Context: HVAC activated carbon filter exhausted. AMC levels elevated to 5 ppb (spec: <1 ppb). Organic vapor in cleanroom air.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Exhausted HVAC carbon filter\n- Facility-wide = air handling issue\n- AMC levels 5x spec = filter failure\n- Organic haze = molecular contamination\n\n**Environmental Correlation**:\n- AMC elevation = filter exhaustion\n- Facility-wide = HVAC source\n- Organic = carbon filter target\n\n## Corrective Actions\n\n1. **Replace**: Exhausted carbon filters in HVAC\n2. **Verify**: AMC levels <1 ppb\n3. **Monitor**: Fab air quality after replacement\n4. **Validate**: No organic haze on test wafers\n\n## Prevention Measures\n\n- Track carbon filter hours\n- Replace filters proactively\n- Continuous AMC monitoring\n- Set AMC alarm thresholds\n\n**Severity**: Critical\n**Yield Impact**: Fab-wide, all products",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-7678. Only one product affected out of five running on same tool. Product-specific random defects.\n\nProcess Context: Tool: CVD-LAM-08. Product X using precursor gas A. Products Y-Z using precursor gas B. Gas A supply showing particles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Product-specific precursor gas contamination\n- Only Product X = gas A specific\n- Random distribution = gas-borne\n- Other products clean = gas B clean\n\n**Environmental Correlation**:\n- Product-specific = process difference\n- Gas A contaminated = source identified\n- Random pattern = gas particles\n\n## Corrective Actions\n\n1. **Test**: Gas A supply for particle count\n2. **Replace**: Gas cylinder if contaminated\n3. **Purge**: Gas A delivery line\n4. **Validate**: Product X defect-free\n\n## Prevention Measures\n\n- Per-gas quality monitoring\n- Track gas cylinder lot quality\n- Inline gas particle monitoring\n- Gas supplier quality program\n\n**Severity**: Major\n**Yield Impact**: Product X only",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2024-8012. Defects appear on weekend production only. Weekday production clean.\n\nProcess Context: Weekend HVAC setback mode reduces airflow. Particle counts increase during reduced operation. Weekend contamination pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HVAC setback mode during weekend\n- Weekend-only defects = HVAC schedule\n- Reduced airflow = particle accumulation\n- Random distribution = airborne settling\n\n**Environmental Correlation**:\n- Weekend pattern = HVAC operation\n- Airflow reduction = particle control loss\n- Random = settling particles\n\n## Corrective Actions\n\n1. **Eliminate**: HVAC setback mode during production\n2. **Verify**: Full airflow maintained 24/7\n3. **Monitor**: Weekend particle counts\n4. **Validate**: Weekend defects eliminated\n\n## Prevention Measures\n\n- Maintain HVAC at full operation during production\n- Monitor weekend air quality\n- Track day-of-week defect patterns\n- HVAC automation aligned with production\n\n**Severity**: Major\n**Yield Impact**: Weekend production",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contamination on lot W2024-8345. Defects on all wafers. Silicon contamination detected. Random distribution.\n\nProcess Context: CMP pad conditioning generating silica particles. Conditioning debris not fully contained. Slurry contamination with pad material.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP pad conditioning debris in slurry\n- Silicon = silica pad material\n- Random distribution = slurry-borne\n- All wafers = systematic contamination\n\n**Environmental Correlation**:\n- Silica = pad/slurry composition\n- Random = suspended particles\n- Conditioning = particle generation\n\n## Corrective Actions\n\n1. **Optimize**: Conditioning parameters to reduce debris\n2. **Filter**: Slurry more aggressively\n3. **Flush**: Slurry system to remove debris\n4. **Validate**: No silicon contamination\n\n## Prevention Measures\n\n- Monitor slurry particle counts\n- Optimize conditioning for minimal debris\n- Regular slurry filtration maintenance\n- Track conditioning-related contamination\n\n**Severity**: Major\n**Yield Impact**: All wafers through CMP",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-8678. Multiple tool types affected simultaneously. Random distribution. Started after maintenance event.\n\nProcess Context: Facility maintenance on exhaust system created particle disturbance. Particles circulated through fab during maintenance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Maintenance-induced particle disturbance\n- Multiple tool types = facility-wide\n- After maintenance = timing correlation\n- Random = airborne disturbance\n\n**Environmental Correlation**:\n- Maintenance event = particle source\n- Exhaust work = air pattern disruption\n- Circulation = fab-wide spread\n\n## Corrective Actions\n\n1. **Wait**: For particle levels to settle\n2. **Verify**: Particle counts return to normal\n3. **Review**: Maintenance procedures\n4. **Validate**: Production clean after settling\n\n## Prevention Measures\n\n- Schedule disruptive maintenance during shutdowns\n- Implement containment during facility work\n- Particle monitoring during maintenance\n- Track maintenance-related contamination\n\n**Severity**: Critical\n**Yield Impact**: Fab-wide during event",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2024-9012. Only front-opening lots affected. Lots in closed carriers clean.\n\nProcess Context: Load port N2 purge not functioning. Front-opening carriers exposed to ambient particles. Load port contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load port N2 purge failure\n- Front-opening carriers = exposed\n- Closed carriers clean = not exposed\n- Random = ambient particles\n\n**Environmental Correlation**:\n- Carrier type = exposure difference\n- N2 purge = protection mechanism\n- Ambient = particle source\n\n## Corrective Actions\n\n1. **Repair**: Load port N2 purge system\n2. **Verify**: Purge functioning properly\n3. **Monitor**: FOUP interior environment\n4. **Validate**: Front-opening lots clean\n\n## Prevention Measures\n\n- Monitor load port purge status\n- Alert on purge failure\n- Track carrier-type contamination\n- Regular purge system maintenance\n\n**Severity**: Major\n**Yield Impact**: Front-opening carrier lots",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2024-9345. Cross-contamination suspected between products. Metal from Product A on Product B wafers.\n\nProcess Context: Tool: PVD-AMAT-09. Product A depositing copper. Product B depositing aluminum. Inadequate chamber conditioning between products.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from inadequate conditioning\n- Metal from Product A on Product B = carryover\n- Random distribution = chamber contamination\n- Inadequate conditioning = residue left\n\n**Environmental Correlation**:\n- Product sequence = cross-contamination\n- Random pattern = chamber residue\n- Conditioning = cleaning between products\n\n## Corrective Actions\n\n1. **Increase**: Conditioning wafer count between products\n2. **Verify**: Complete chamber conditioning\n3. **Validate**: No cross-contamination\n\n## Prevention Measures\n\n- Adequate conditioning between product types\n- Track cross-contamination events\n- Product sequencing optimization\n- Chamber cleanliness verification\n\n**Severity**: Critical\n**Yield Impact**: Product B lots after Product A",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2024-9678. Defects increase with queue time. Short queue wafers clean.\n\nProcess Context: FOUPs not maintaining inert atmosphere. Moisture and particles accumulating during storage. Queue time contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP atmosphere degradation during queue\n- Queue time correlation = storage effect\n- Short queue clean = exposure limited\n- Moisture/particles = atmosphere failure\n\n**Environmental Correlation**:\n- Queue time = exposure duration\n- Random pattern = particle settling\n- FOUP atmosphere = storage condition\n\n## Corrective Actions\n\n1. **Verify**: FOUP seal integrity\n2. **Implement**: FOUP purge for extended queue\n3. **Reduce**: Queue time limits\n4. **Validate**: Long queue wafers clean\n\n## Prevention Measures\n\n- FOUP seal verification\n- Queue time limits\n- Storage condition monitoring\n- Track queue-related contamination\n\n**Severity**: Major\n**Yield Impact**: Long queue lots",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contamination on lot W2025-0123. Defects appear after resist strip. Ash residue randomly distributed.\n\nProcess Context: Tool: ASH-LAM-04. Recipe: O2_ASH. Ash byproducts not fully exhausted. Residue redepositing on wafers. Exhaust flow reduced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reduced exhaust flow causing redeposition\n- After resist strip = ash process\n- Random residue = redeposition\n- Exhaust reduced = byproduct retention\n\n**Environmental Correlation**:\n- Ash byproducts = process residue\n- Random = redeposition pattern\n- Exhaust = removal mechanism\n\n## Corrective Actions\n\n1. **Check**: Exhaust flow on ASH-LAM-04\n2. **Clear**: Any exhaust line blockage\n3. **Verify**: Flow at spec level\n4. **Validate**: No ash residue redeposition\n\n## Prevention Measures\n\n- Monitor exhaust flow continuously\n- Alert on flow reduction\n- Regular exhaust system maintenance\n- Track ash-related residue\n\n**Severity**: Major\n**Yield Impact**: All wafers through ash",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2025-0456. Seasonal increase in contamination. Defects higher in summer months.\n\nProcess Context: Outdoor humidity affecting fab HVAC capacity. Higher AMC ingress during humid season. Seasonal environmental impact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasonal HVAC capacity limitation\n- Summer increase = seasonal pattern\n- Humidity correlation = environmental\n- AMC = moisture-related contaminants\n\n**Environmental Correlation**:\n- Seasonal = outdoor conditions\n- Humidity = HVAC challenge\n- AMC = molecular contamination\n\n## Corrective Actions\n\n1. **Increase**: HVAC dehumidification capacity\n2. **Monitor**: Fab humidity continuously\n3. **Verify**: Humidity within spec (<45% RH)\n4. **Validate**: Summer defects reduced\n\n## Prevention Measures\n\n- HVAC capacity for peak seasons\n- Seasonal environmental monitoring\n- Track seasonal contamination trends\n- Climate control optimization\n\n**Severity**: Major\n**Yield Impact**: Summer production",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2025-0789. Only high-temperature processes affected. Low-temp processes clean.\n\nProcess Context: High-temp tools share common exhaust system. Exhaust backflow during low-pressure steps. Temperature-dependent contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Exhaust backflow in high-temp tools\n- High-temp only = exhaust system\n- Random pattern = backflow particles\n- Low-temp clean = different exhaust\n\n**Environmental Correlation**:\n- Temperature = tool grouping\n- Exhaust backflow = shared system\n- Low-pressure = backflow condition\n\n## Corrective Actions\n\n1. **Check**: Exhaust dampers on high-temp tools\n2. **Repair**: Any backflow isolation issues\n3. **Verify**: No backflow during process\n4. **Validate**: High-temp tools clean\n\n## Prevention Measures\n\n- Monitor exhaust pressure\n- Backflow prevention valves\n- Track temperature-related contamination\n- Regular exhaust system checks\n\n**Severity**: Major\n**Yield Impact**: High-temp process wafers",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random metallic contamination on lot W2025-1012. Iron contamination detected. Random distribution. Multiple wet tools affected.\n\nProcess Context: DI water loop showing iron contamination. Stainless steel piping corroding. DI water infrastructure issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water piping corrosion\n- Iron = stainless steel corrosion\n- Multiple wet tools = shared DI water\n- Random = water-borne contamination\n\n**Environmental Correlation**:\n- Iron = piping material\n- Multiple tools = common water supply\n- Random = rinse distribution\n\n## Corrective Actions\n\n1. **Identify**: Corroded pipe sections in DI loop\n2. **Replace**: Corroded piping\n3. **Flush**: DI system to remove iron\n4. **Verify**: Iron levels <0.1 ppb\n5. **Validate**: No metal contamination\n\n## Prevention Measures\n\n- Regular DI water metal testing\n- Pipe inspection program\n- Track metal contamination trends\n- Proactive pipe replacement\n\n**Severity**: Critical\n**Yield Impact**: All wet process tools",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2025-1345. Defects correlated with nearby construction activity. External contamination.\n\nProcess Context: Building construction 100m from fab. Dust infiltration through fab envelope. External construction impact.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Construction dust infiltration\n- Construction correlation = external source\n- Random distribution = airborne infiltration\n- Building envelope = entry point\n\n**Environmental Correlation**:\n- Nearby construction = dust source\n- Random pattern = air infiltration\n- Fab envelope = barrier failure\n\n## Corrective Actions\n\n1. **Seal**: Fab envelope penetrations\n2. **Increase**: Makeup air filtration\n3. **Monitor**: Outdoor particle counts\n4. **Validate**: Fab air quality restored\n\n## Prevention Measures\n\n- Coordinate with construction projects\n- Enhanced filtration during construction\n- Fab envelope integrity program\n- Track external contamination events\n\n**Severity**: Major\n**Yield Impact**: Fab-wide during construction",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2025-1678. All wafers have similar random pattern. Pattern repeats lot to lot.\n\nProcess Context: Reticle with random chrome defects. Defects printing in random appearance. Reticle quality issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle with embedded random defects\n- Similar pattern lot to lot = reticle-based\n- Appears random = scattered reticle defects\n- Repeating = systematic reticle issue\n\n**Correlation**:\n- Pattern repeats = not true random\n- Reticle = actual source\n- Embedded = chrome defects\n\n## Corrective Actions\n\n1. **Inspect**: Reticle for distributed defects\n2. **Replace**: If defective\n3. **Validate**: New reticle prints clean\n\n## Prevention Measures\n\n- Regular reticle inspection\n- Track reticle defect history\n- Reticle qualification program\n- Monitor die map correlations\n\n**Severity**: Major\n**Yield Impact**: All lots with defective reticle",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random distribution of polymer particles on lot W2025-2012. Polymer contamination detected. Appears on etch tool wafers.\n\nProcess Context: Tool: ETCH-TEL-08. Recipe: POLY_ETCH. Chamber walls not cleaned for 3x recommended interval. Polymer buildup shedding randomly.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Overdue chamber cleaning causing polymer shedding\n- Polymer = etch byproduct\n- Random = shedding pattern\n- 3x interval = maintenance overdue\n\n**Environmental Correlation**:\n- Polymer = chamber wall accumulation\n- Random = flaking pattern\n- Overdue clean = root cause\n\n## Corrective Actions\n\n1. **Immediate**: Full chamber wet clean on ETCH-TEL-08\n2. **Season**: 10 conditioning wafers\n3. **Verify**: Chamber walls clean\n4. **Validate**: No polymer contamination\n\n## Prevention Measures\n\n- Enforce chamber clean schedule\n- No overrun on maintenance intervals\n- Track polymer accumulation\n- Hard stops on overdue maintenance\n\n**Severity**: Major\n**Yield Impact**: Tool-specific",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2025-2345. Affecting all shifts equally. Tool-specific random pattern.\n\nProcess Context: Tool: CVD-AMAT-12. Chamber seasoning degrading uniformly. Particles from seasoning film. Seasoning maintenance needed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber seasoning film degradation\n- All shifts = not operator\n- Tool-specific = chamber source\n- Random = flaking pattern\n\n**Environmental Correlation**:\n- Uniform = time-based degradation\n- Seasoning film = particle source\n- Random = flake distribution\n\n## Corrective Actions\n\n1. **Clean**: Chamber and re-season CVD-AMAT-12\n2. **Run**: Full seasoning sequence\n3. **Verify**: Stable seasoning film\n4. **Validate**: No seasoning particles\n\n## Prevention Measures\n\n- Track seasoning age\n- Schedule re-seasoning proactively\n- Monitor seasoning-related particles\n- Chamber health metrics\n\n**Severity**: Major\n**Yield Impact**: Tool-specific",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic haze on lot W2025-2678. Distributed across wafer. Appears after spin coating.\n\nProcess Context: Tool: COAT-TEL-13. Resist outgassing during spin. Solvent vapors redepositing. Exhaust flow insufficient.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist solvent vapor redeposition\n- After coating = process-related\n- Organic haze = solvent residue\n- Random = vapor condensation\n\n**Environmental Correlation**:\n- Coating step = solvent source\n- Exhaust insufficient = vapor retention\n- Random = condensation pattern\n\n## Corrective Actions\n\n1. **Increase**: Exhaust flow on COAT-TEL-13\n2. **Verify**: Adequate vapor removal\n3. **Validate**: No organic haze\n\n## Prevention Measures\n\n- Monitor exhaust flow\n- Optimize solvent extraction\n- Track organic contamination\n- Regular exhaust maintenance\n\n**Severity**: Major\n**Yield Impact**: Tool-specific",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2025-2901. Affecting multiple product types. Started after gas bottle change.\n\nProcess Context: New gas bottle from different lot. Gas purity slightly lower. Gas quality variation causing particles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas purity variation after bottle change\n- After bottle change = timing match\n- Multiple products = common gas\n- Random = gas-borne particles\n\n**Environmental Correlation**:\n- Bottle change = new gas lot\n- Purity variation = supplier quality\n- Random pattern = suspended particles\n\n## Corrective Actions\n\n1. **Test**: Current gas bottle purity\n2. **Replace**: If below spec\n3. **Purge**: Gas lines\n4. **Validate**: Defect-free production\n\n## Prevention Measures\n\n- Gas purity testing at change\n- Track gas lot quality\n- Supplier quality agreements\n- Gas certificate verification\n\n**Severity**: Major\n**Yield Impact**: All products using affected gas",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contamination on lot W2025-3234. Sodium contamination detected. Random distribution. Multiple process areas affected.\n\nProcess Context: Personnel touching wafers with ungloved hands. Sodium from skin oils. Human contamination event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Human skin contact contamination\n- Sodium = skin oils marker\n- Random = touch pattern\n- Multiple areas = personnel movement\n\n**Environmental Correlation**:\n- Sodium = human source\n- Random = handling pattern\n- Multiple areas = personnel-based\n\n## Corrective Actions\n\n1. **Investigate**: How wafers were touched\n2. **Identify**: Protocol violation\n3. **Retrain**: Personnel on handling\n4. **Validate**: No sodium contamination\n\n## Prevention Measures\n\n- Strict glove requirements\n- Handling audits\n- Sodium monitoring\n- Track human contamination events\n\n**Severity**: Critical\n**Yield Impact**: Touched wafers",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2025-3567. Increasing trend over months. Gradual facility degradation.\n\nProcess Context: Fab ceiling tiles accumulating particles. Particles falling during air pattern disturbance. Infrastructure aging.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ceiling tile particle accumulation\n- Increasing trend = gradual accumulation\n- Random = falling pattern\n- Air disturbance = release trigger\n\n**Environmental Correlation**:\n- Gradual = accumulation over time\n- Random = settling pattern\n- Ceiling tiles = source location\n\n## Corrective Actions\n\n1. **Clean**: Ceiling tiles systematically\n2. **Establish**: Ceiling cleaning schedule\n3. **Verify**: Particle counts reduced\n4. **Validate**: Trend reversed\n\n## Prevention Measures\n\n- Regular ceiling cleaning program\n- Track particle trends\n- Infrastructure maintenance schedule\n- Ceiling inspection program\n\n**Severity**: Major\n**Yield Impact**: Fab-wide, gradual",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2025-3890. Defects appear after handler PM. Maintenance-related contamination.\n\nProcess Context: Handler: HANDLER-BROOKS-10. PM completed yesterday. Lubricant residue on end effector. Maintenance contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: PM residue on handler\n- After PM = maintenance timing\n- Random distribution = transfer pattern\n- Lubricant = maintenance material\n\n**Environmental Correlation**:\n- PM timing = source event\n- Residue = maintenance byproduct\n- Random = handling pattern\n\n## Corrective Actions\n\n1. **Clean**: End effector on HANDLER-BROOKS-10\n2. **Remove**: Lubricant residue\n3. **Verify**: Clean handling surface\n4. **Validate**: No contamination transfer\n\n## Prevention Measures\n\n- Post-PM cleaning procedure\n- Test wafer after maintenance\n- Track PM-related contamination\n- PM procedure verification\n\n**Severity**: Major\n**Yield Impact**: Post-PM production",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle contamination on lot W2025-4123. Only 300mm wafers affected. 200mm wafers on same tool clean.\n\nProcess Context: Tool: ETCH-LAM-14 (multi-size). 300mm configuration hardware showing wear. Size-specific contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: 300mm-specific hardware wear\n- 300mm only = hardware configuration\n- 200mm clean = different hardware set\n- Random = particle generation\n\n**Environmental Correlation**:\n- Size-specific = hardware-based\n- Wear = particle source\n- Random = distribution pattern\n\n## Corrective Actions\n\n1. **Inspect**: 300mm configuration hardware on ETCH-LAM-14\n2. **Replace**: Worn components\n3. **Verify**: Hardware condition\n4. **Validate**: 300mm wafers clean\n\n## Prevention Measures\n\n- Track per-size hardware usage\n- Separate maintenance for configurations\n- Monitor size-specific defects\n- Hardware life by wafer size\n\n**Severity**: Major\n**Yield Impact**: 300mm wafers only",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contamination on lot W2025-4456. Calcium contamination detected. Multiple tools affected. DI water source suspected.\n\nProcess Context: DI water deionization resin exhausted. Calcium breakthrough in DI water. Water treatment failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water resin bed exhaustion\n- Calcium = ion breakthrough\n- Multiple tools = shared water\n- Random = rinse distribution\n\n**Environmental Correlation**:\n- Calcium = resin failure marker\n- Multiple tools = common source\n- Random = water contact pattern\n\n## Corrective Actions\n\n1. **Replace**: Exhausted DI water resin beds\n2. **Regenerate**: Mixed bed resins\n3. **Verify**: Resistivity >18 M\u03a9\u00b7cm\n4. **Validate**: No ionic contamination\n\n## Prevention Measures\n\n- Monitor DI water ionic content\n- Schedule resin replacement\n- Track water quality trends\n- Ion-specific monitoring\n\n**Severity**: Critical\n**Yield Impact**: All wet tools",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2025-4789. Defects only on night shift operator's lots. Day operator clean. Random distribution.\n\nProcess Context: Night operator not performing required chamber conditioning. Skipping conditioning step between lots. Operator procedure error.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator skipping conditioning step\n- Night shift only = operator-specific\n- Random = chamber condition\n- Day clean = proper procedure\n\n**Environmental Correlation**:\n- Shift pattern = operator behavior\n- Skipped conditioning = chamber state\n- Random = particle generation\n\n## Corrective Actions\n\n1. **Retrain**: Night operator on conditioning procedure\n2. **Verify**: Procedure compliance\n3. **Validate**: Night shift defects eliminated\n\n## Prevention Measures\n\n- Recipe enforcement for conditioning\n- Procedure audits\n- Track operator-specific defects\n- Automated conditioning reminders\n\n**Severity**: Major\n**Yield Impact**: Night shift lots",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle distribution on lot W2025-5012. Particle density varies across wafers. No systematic pattern.\n\nProcess Context: Tool: CVD-AMAT-15. Showerhead hole blockage random. Some holes blocked more than others. Non-uniform particle generation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Random showerhead hole blockage\n- Varying density = non-uniform source\n- Random = blockage pattern\n- No systematic = multiple blocked holes\n\n**Environmental Correlation**:\n- Showerhead = particle source\n- Random blockage = cleaning needed\n- Variable = hole-dependent\n\n## Corrective Actions\n\n1. **Clean**: Showerhead on CVD-AMAT-15\n2. **Clear**: All blocked holes\n3. **Verify**: Uniform gas flow\n4. **Validate**: Uniform particle density (low)\n\n## Prevention Measures\n\n- Regular showerhead cleaning\n- Track blockage trends\n- Monitor gas flow uniformity\n- Preventive cleaning schedule\n\n**Severity**: Major\n**Yield Impact**: Tool-specific",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contamination on lot W2025-5345. Copper contamination detected. Random distribution. Only diffusion furnace wafers affected.\n\nProcess Context: Tool: FURNACE-TEL-06. Copper contamination in furnace tube. Cross-contamination from previous product. Tube contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace tube copper contamination\n- Copper = metal contamination\n- Furnace only = tube source\n- Random = vapor distribution\n\n**Environmental Correlation**:\n- Copper = cross-contamination\n- Furnace = high-temp diffusion\n- Random = vapor pattern\n\n## Corrective Actions\n\n1. **Clean**: Furnace tube thoroughly\n2. **Run**: Sacrificial wafers to getter copper\n3. **Verify**: Copper below detection\n4. **Validate**: No copper contamination\n\n## Prevention Measures\n\n- Dedicated tubes per product type\n- Track tube contamination history\n- Regular tube analysis\n- Cross-contamination prevention\n\n**Severity**: Critical\n**Yield Impact**: Furnace tool wafers",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2025-5678. Appear after FOUP load/unload. FOUP handling contamination.\n\nProcess Context: Load port generating particles. Load port door seal worn. Particles during door opening. Load port maintenance needed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load port door seal particle generation\n- After load/unload = door operation\n- Worn seal = particle source\n- Random = air disturbance\n\n**Environmental Correlation**:\n- FOUP handling = trigger event\n- Door seal = particle generation\n- Random = air pattern\n\n## Corrective Actions\n\n1. **Replace**: Load port door seal\n2. **Verify**: Seal integrity\n3. **Monitor**: Particle counts during load\n4. **Validate**: No load-related particles\n\n## Prevention Measures\n\n- Track door seal life\n- Regular seal replacement\n- Monitor load port particles\n- Seal inspection program\n\n**Severity**: Major\n**Yield Impact**: All wafers through load port",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2025-5901. Increasing defects over lot run. Gradual tool degradation during lot.\n\nProcess Context: Tool: ETCH-AMAT-16. Chamber condition degrading during lot. No in-situ cleaning. Lot too long for chamber condition.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber degradation during extended lot\n- Increasing over lot = progressive\n- No in-situ clean = accumulation\n- Random = particle shedding\n\n**Environmental Correlation**:\n- Lot length = exposure time\n- No cleaning = accumulation\n- Increasing = degradation rate\n\n## Corrective Actions\n\n1. **Add**: In-situ chamber clean during lot\n2. **Reduce**: Lot size if needed\n3. **Verify**: Stable defect rate through lot\n4. **Validate**: No end-of-lot degradation\n\n## Prevention Measures\n\n- In-situ cleaning protocol\n- Optimize lot size for chamber condition\n- Track within-lot defect trends\n- Chamber health monitoring\n\n**Severity**: Major\n**Yield Impact**: Late-lot wafers",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contamination on lot W2025-6234. Boron contamination detected. Random distribution. Facility-wide impact.\n\nProcess Context: BPSG process exhaust leaking. Boron compounds spreading through fab air. Exhaust system failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: BPSG exhaust system leak\n- Boron = process material\n- Facility-wide = air spread\n- Random = airborne distribution\n\n**Environmental Correlation**:\n- Boron = BPSG source\n- Exhaust leak = release mechanism\n- Fab-wide = air distribution\n\n## Corrective Actions\n\n1. **Locate**: Exhaust leak source\n2. **Repair**: Exhaust system\n3. **Verify**: No boron in fab air\n4. **Validate**: Contamination eliminated\n\n## Prevention Measures\n\n- Exhaust integrity monitoring\n- Regular leak checks\n- Track dopant contamination\n- Exhaust maintenance program\n\n**Severity**: Critical\n**Yield Impact**: Fab-wide",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2025-6567. Defects increase with environmental events (door openings, material moves).\n\nProcess Context: Tool mini-environment isolation weak. External disturbances affecting tool. Mini-environment integrity issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor mini-environment isolation\n- Event correlation = external triggers\n- Random = external particles\n- Weak isolation = ingress path\n\n**Environmental Correlation**:\n- External events = disturbance triggers\n- Random = particle settling\n- Isolation = barrier failure\n\n## Corrective Actions\n\n1. **Check**: Mini-environment seals and pressure\n2. **Improve**: Isolation and positive pressure\n3. **Verify**: No external particle ingress\n4. **Validate**: Event-independent defect level\n\n## Prevention Measures\n\n- Mini-environment pressure monitoring\n- Seal integrity program\n- Track event-correlated defects\n- Isolation verification\n\n**Severity**: Major\n**Yield Impact**: Event-correlated",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle contamination on lot W2025-6890. Particles contain aluminum. Random distribution. Wet etch tool.\n\nProcess Context: Tool: WET-DNS-07. Recipe: AL_ETCH. Etch byproducts redepositing. Chemical recirculation not filtering effectively.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate etch byproduct filtration\n- Aluminum = etch product\n- Random = redeposition pattern\n- Filtration = removal mechanism\n\n**Environmental Correlation**:\n- Al particles = etch byproduct\n- Random = circulation pattern\n- Filtration = inadequate removal\n\n## Corrective Actions\n\n1. **Replace**: Chemical recirculation filter\n2. **Verify**: Filter rating adequate\n3. **Monitor**: Particle count in bath\n4. **Validate**: No aluminum redeposition\n\n## Prevention Measures\n\n- Track filter usage\n- Monitor bath particle counts\n- Regular filter replacement\n- Bath quality monitoring\n\n**Severity**: Major\n**Yield Impact**: Tool-specific",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2025-7123. All wafers show similar random pattern but pattern varies lot to lot.\n\nProcess Context: Chamber baseline drifting. Different contamination sources active over time. Multiple contributing factors.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber baseline drift from multiple factors\n- Similar within lot = chamber state\n- Varies lot to lot = changing conditions\n- Random = compound contamination\n\n**Environmental Correlation**:\n- Lot variation = time-dependent\n- Random = multiple sources\n- Drift = gradual change\n\n## Corrective Actions\n\n1. **Baseline**: Chamber with full qualification\n2. **Identify**: Contributing contamination sources\n3. **Address**: Each source systematically\n4. **Validate**: Stable baseline achieved\n\n## Prevention Measures\n\n- Regular baseline qualification\n- Multi-factor monitoring\n- Track baseline drift trends\n- Systematic root cause analysis\n\n**Severity**: Major\n**Yield Impact**: Variable by lot",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contamination on lot W2025-7456. Appears after extended fab shutdown. Startup contamination.\n\nProcess Context: Two-week fab shutdown for holiday. Startup contamination from system restart. Multiple contamination sources during ramp.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-shutdown startup contamination\n- After shutdown = restart event\n- Random = multiple sources\n- Extended idle = system degradation\n\n**Environmental Correlation**:\n- Shutdown = trigger event\n- Startup = contamination release\n- Multiple = compound sources\n\n## Corrective Actions\n\n1. **Extend**: Startup conditioning time\n2. **Run**: Sacrificial wafers before production\n3. **Verify**: All systems stabilized\n4. **Validate**: Production-worthy quality\n\n## Prevention Measures\n\n- Shutdown/startup procedures\n- Extended conditioning after shutdown\n- Track startup quality trends\n- Proactive maintenance before shutdown\n\n**Severity**: Major\n**Yield Impact**: Early post-shutdown production",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2025-7789. Low-level persistent contamination. Cannot identify single source.\n\nProcess Context: Multiple minor contamination sources combining. Compound effect of many small issues. Systematic fab cleanliness degradation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Compound contamination from multiple minor sources\n- Persistent = ongoing sources\n- Random = combined pattern\n- No single source = multiple contributors\n\n**Environmental Correlation**:\n- Low-level = sub-threshold sources\n- Combined = additive effect\n- Systematic = fab-wide degradation\n\n## Corrective Actions\n\n1. **Audit**: All potential contamination sources\n2. **Prioritize**: And address top contributors\n3. **Improve**: Overall cleanliness program\n4. **Validate**: Combined improvement\n\n## Prevention Measures\n\n- Regular comprehensive audits\n- Multi-source tracking\n- Cumulative contamination monitoring\n- Continuous improvement program\n\n**Severity**: Major\n**Yield Impact**: Chronic background",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2025-8012. Only EUV layers affected. DUV layers clean. Technology-specific contamination.\n\nProcess Context: Tool: EUV-ASML-01. EUV-specific contamination source. Hydrogen plasma byproducts. EUV process challenge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EUV-specific contamination\n- EUV only = process type\n- DUV clean = different process\n- Random = EUV byproducts\n\n**Environmental Correlation**:\n- Technology-specific = EUV chemistry\n- Hydrogen plasma = contamination source\n- Random = process-generated\n\n## Corrective Actions\n\n1. **Optimize**: EUV pellicle and environment\n2. **Monitor**: EUV-specific contamination\n3. **Improve**: Hydrogen plasma management\n4. **Validate**: EUV contamination reduced\n\n## Prevention Measures\n\n- EUV-specific contamination monitoring\n- Track EUV vs DUV defect rates\n- Optimize EUV environment\n- Technology-specific prevention\n\n**Severity**: Major\n**Yield Impact**: EUV layers only",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contamination on lot W2025-8345. Defect type changes randomly between lots. Variable contamination sources.\n\nProcess Context: Fab operating at capacity. Multiple intermittent issues. No dominant contamination source. Systemic variability.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Systemic variability from high utilization\n- Variable = no single source\n- Capacity stress = increased issues\n- Random = intermittent problems\n\n**Environmental Correlation**:\n- High utilization = stress on systems\n- Variable = multiple intermittent issues\n- Systemic = fab-wide challenge\n\n## Corrective Actions\n\n1. **Review**: Capacity vs. capability\n2. **Address**: Top intermittent issues\n3. **Improve**: System robustness\n4. **Validate**: Reduced variability\n\n## Prevention Measures\n\n- Capacity management\n- Intermittent issue tracking\n- System robustness improvement\n- Proactive maintenance at high utilization\n\n**Severity**: Major\n**Yield Impact**: Variable, ongoing",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle defects on lot W2025-8678. Affecting all products equally. No product-specific pattern. Fab baseline contamination.\n\nProcess Context: Fab baseline particle level increased. ULPA filter efficiency degraded. Fab-wide air quality degradation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ULPA filter efficiency degradation\n- All products = not process-specific\n- Fab baseline = air quality\n- Random = airborne distribution\n\n**Environmental Correlation**:\n- Equal impact = common source\n- Baseline increase = filter degradation\n- Random = settling pattern\n\n## Corrective Actions\n\n1. **Test**: ULPA filter efficiency\n2. **Replace**: Degraded filters\n3. **Verify**: Air quality restored\n4. **Validate**: Baseline contamination reduced\n\n## Prevention Measures\n\n- Filter efficiency monitoring\n- Proactive filter replacement\n- Track baseline trends\n- Air quality management program\n\n**Severity**: Critical\n**Yield Impact**: Fab-wide, all products",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects on lot W2025-8901. Defects correlate with specific operator's lots across tools. Operator-linked contamination.\n\nProcess Context: Specific operator's gowning contaminated. Particles on gown from personal products. Personal care product contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator personal product contamination\n- Operator-specific = individual source\n- Multiple tools = follows operator\n- Random = body particle shedding\n\n**Environmental Correlation**:\n- Operator correlation = personal source\n- Multiple tools = not equipment\n- Random = shedding pattern\n\n## Corrective Actions\n\n1. **Counsel**: Operator on personal product policy\n2. **Re-gown**: With clean garments\n3. **Verify**: Compliance with policy\n4. **Validate**: Operator's lots clean\n\n## Prevention Measures\n\n- Personal product policy enforcement\n- Regular gowning audits\n- Track operator-specific defects\n- Education on contamination sources\n\n**Severity**: Major\n**Yield Impact**: Specific operator's lots",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random contamination on lot W2025-9234. Defects increase with ambient temperature. Temperature-correlated contamination.\n\nProcess Context: Fab temperature control marginal. Higher ambient promotes outgassing. Temperature-dependent contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature-dependent outgassing\n- Temperature correlation = thermal effect\n- Higher temp = more outgassing\n- Random = vapor distribution\n\n**Environmental Correlation**:\n- Ambient temperature = trigger\n- Outgassing = contamination mechanism\n- Random = molecular distribution\n\n## Corrective Actions\n\n1. **Improve**: Fab temperature control\n2. **Maintain**: Consistent temperature\n3. **Verify**: Outgassing reduced\n4. **Validate**: Temperature-independent quality\n\n## Prevention Measures\n\n- Tight temperature control\n- Track temperature-correlated defects\n- Outgassing monitoring\n- Climate control optimization\n\n**Severity**: Major\n**Yield Impact**: High ambient temp periods",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defect distribution on lot W2025-9567. Affecting wafers in transport sequence. Transport-related random contamination.\n\nProcess Context: AMHS (automated material handling) generating particles. Vehicle wear contributing particles. Transport system contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AMHS vehicle wear generating particles\n- Transport sequence = AMHS correlation\n- Random = particle settling\n- Vehicle wear = particle source\n\n**Environmental Correlation**:\n- Transport = trigger event\n- Vehicle wear = mechanical source\n- Random = air disturbance pattern\n\n## Corrective Actions\n\n1. **Inspect**: AMHS vehicles for wear\n2. **Maintain**: Worn components\n3. **Verify**: Reduced particle generation\n4. **Validate**: Transport-clean wafers\n\n## Prevention Measures\n\n- AMHS maintenance program\n- Track transport-related defects\n- Vehicle wear monitoring\n- Proactive component replacement\n\n**Severity**: Major\n**Yield Impact**: Transported wafers",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle contamination on lot W2025-9890. Intermittent appearance. Cannot predict which lots affected. Sporadic contamination.\n\nProcess Context: Intermittent equipment malfunction causing particles. Valve sticking occasionally. Random triggering of contamination event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent equipment malfunction\n- Sporadic = random triggering\n- Cannot predict = intermittent nature\n- Random = particle release pattern\n\n**Environmental Correlation**:\n- Intermittent = unreliable component\n- Random = event-based release\n- Unpredictable = malfunction pattern\n\n## Corrective Actions\n\n1. **Diagnose**: Intermittent malfunction source\n2. **Replace**: Unreliable component (valve)\n3. **Verify**: Reliable operation restored\n4. **Validate**: No sporadic contamination\n\n## Prevention Measures\n\n- Monitor for intermittent failures\n- Proactive component replacement\n- Track sporadic events\n- Reliability improvement program\n\n**Severity**: Major\n**Yield Impact**: Random lots affected",
    "defect_type": "random",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects covering >95% of wafer surface on lot W2024-4123. Complete yield loss. Defects appeared mid-lot starting at wafer 8.\n\nProcess Context: Tool: ETCH-LAM-07. Recipe: POLY_GATE. RF power supply failed during wafer 8 processing. Complete plasma loss during etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF power supply failure causing complete plasma loss\n- Catastrophic onset at wafer 8 = failure point\n- Complete yield loss = total process failure\n- RF supply = critical equipment failure\n\n**Timeline Analysis**:\n- Wafers 1-7: Normal (before failure)\n- Wafer 8: Failure onset (partial process)\n- Wafers 9-25: Total loss (no plasma processing)\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-LAM-07\n2. **Quarantine**: All wafers in chamber (8-25)\n3. **Diagnose**: RF power supply failure mode\n4. **Replace**: RF generator P/N 0190-A1234\n5. **Validate**: Full RF power test before production release\n\n## Investigation Steps\n\n1. Review FDC data at wafer 8 timestamp\n2. Check RF reflected power trends\n3. Analyze matching network logs\n4. Verify no secondary damage\n\n## Prevention Measures\n\n- Add RF power supply health monitoring\n- Configure FDC alarm for RF drop >10%\n- Implement auto-stop on RF power loss\n- Schedule RF preventive maintenance\n\n**Severity**: Critical\n**Yield Impact**: 95-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total wafer coverage defects on lot W2024-4456. 90%+ of die failing. First wafer of lot affected, subsequent wafers also failing.\n\nProcess Context: Tool: CVD-AMAT-05. Recipe: TEOS_DEP. Recipe loaded incorrectly after tool maintenance. Wrong recipe executed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong recipe execution after maintenance\n- First wafer affected = recipe issue from start\n- All wafers failing = systematic recipe error\n- Post-maintenance = recipe load error\n\n**Timeline Analysis**:\n- Recipe loaded incorrectly after PM\n- All production since PM affected\n- Wrong process parameters applied\n\n## Corrective Actions\n\n1. **Immediate**: STOP PRODUCTION on CVD-AMAT-05\n2. **Quarantine**: All wafers processed since PM\n3. **Verify**: Correct recipe loaded\n4. **Review**: PM procedure for recipe verification step\n5. **Validate**: Test wafer with correct recipe\n\n## Investigation Steps\n\n1. Compare loaded recipe to baseline\n2. Identify recipe version mismatch\n3. Review operator actions during PM\n4. Determine wafer disposition\n\n## Prevention Measures\n\n- Recipe version verification after any PM\n- Add recipe checksum verification\n- Implement recipe lock-out during PM\n- Require qual wafer before production release\n\n**Severity**: Critical\n**Yield Impact**: 90-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete wafer failure on lot W2024-4789. >85% defect coverage. Failure appeared after extended tool idle (72+ hours).\n\nProcess Context: Tool: ETCH-TEL-06. Recipe: CONTACT_ETCH. Chamber not conditioned after 72-hour idle. First production lot after weekend.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate chamber conditioning after extended idle\n- 72+ hour idle = significant seasoning loss\n- First lot after idle = insufficient conditioning\n- Complete failure = gross process deviation\n\n**Timeline Analysis**:\n- Friday: Last production\n- 72+ hour idle\n- Monday: Production started without conditioning\n- Entire lot failed\n\n## Corrective Actions\n\n1. **Immediate**: Run full conditioning sequence (20 wafers)\n2. **Quarantine**: Affected lot\n3. **Verify**: Chamber matching restored\n4. **Validate**: Qual wafer before production\n\n## Investigation Steps\n\n1. Review chamber matching data\n2. Check seasoning wafer logs\n3. Verify conditioning SOP followed\n4. Assess wafer disposition\n\n## Prevention Measures\n\n- Mandatory conditioning after >24 hour idle\n- Auto-conditioning recipe triggered by idle time\n- Idle time tracking in MES\n- Qual gate before production release\n\n**Severity**: Critical\n**Yield Impact**: 85-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2024-5012. Total wafer failure on all 25 wafers. Appears as massive particle contamination.\n\nProcess Context: Tool: CVD-LAM-08. Recipe: SIN_DEP. Vacuum breach during process. Chamber vented to atmosphere unexpectedly.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Vacuum breach causing atmospheric contamination\n- Total failure = catastrophic event\n- Massive particles = atmospheric exposure\n- All wafers = systematic contamination\n\n**Timeline Analysis**:\n- Vacuum breach during processing\n- Chamber flooded with atmospheric particles\n- All wafers in lot contaminated\n- Moisture and oxygen exposure\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CVD-LAM-08\n2. **Scrap**: All wafers in affected lot\n3. **Identify**: Vacuum breach source\n4. **Repair**: Seal failure (slit valve, O-ring, viewport)\n5. **Full clean**: Chamber wet clean and conditioning\n6. **Validate**: Leak check <1 mTorr/min\n\n## Investigation Steps\n\n1. Review pressure logs at failure time\n2. Identify breach location\n3. Check slit valve seal integrity\n4. Inspect all vacuum seals\n\n## Prevention Measures\n\n- Real-time vacuum monitoring with auto-stop\n- Regular seal inspection\n- Leak check after any seal work\n- Pressure alarm for rapid rise\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defect pattern on lot W2024-5345. >80% yield loss. Defects started on wafer 15, worsened through lot end.\n\nProcess Context: Tool: ETCH-AMAT-09. Recipe: METAL_ETCH. Gas delivery failure - main etchant gas flow dropped to zero. MFC failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC failure causing etchant gas loss\n- Onset at wafer 15 = failure point\n- Worsening = progressive failure\n- Complete etchant loss = process failure\n\n**Timeline Analysis**:\n- Wafers 1-14: Normal processing\n- Wafer 15: MFC began failing\n- Wafers 16-25: Complete process failure\n- No etch chemistry present\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-AMAT-09\n2. **Quarantine**: Wafers 15-25\n3. **Replace**: Failed MFC P/N 0226-5678\n4. **Verify**: Gas flow restored\n5. **Validate**: Etch rate qual wafer\n\n## Investigation Steps\n\n1. Review MFC flow data timeline\n2. Identify failure mode (stuck closed)\n3. Check MFC electrical connections\n4. Verify no secondary gas issues\n\n## Prevention Measures\n\n- FDC alarm for gas flow deviation >5%\n- Auto-stop on gas flow loss\n- MFC health monitoring\n- Redundant flow verification\n\n**Severity**: Critical\n**Yield Impact**: 80-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic yield loss on lot W2024-5678. Complete wafer scrap. Visible film peeling across entire wafer surface.\n\nProcess Context: Tool: CVD-AMAT-10. Recipe: USG_DEP. Temperature runaway during deposition. Heater control malfunction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Temperature runaway from heater control failure\n- Complete peeling = gross thermal stress\n- Entire surface = systematic overheating\n- Temperature runaway = control loop failure\n\n**Timeline Analysis**:\n- Temperature control lost\n- Wafer overheated significantly\n- Thermal stress caused complete delamination\n- All film integrity lost\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CVD-AMAT-10\n2. **Scrap**: Affected wafers\n3. **Diagnose**: Heater control system\n4. **Replace**: Failed temperature controller P/N 0190-B2345\n5. **Calibrate**: Temperature system\n6. **Validate**: Temperature uniformity wafer\n\n## Investigation Steps\n\n1. Review temperature logs during failure\n2. Identify control loop failure mode\n3. Check thermocouple integrity\n4. Verify heater zone functionality\n\n## Prevention Measures\n\n- Temperature runaway protection circuit\n- Auto-stop on temperature deviation >20\u00b0C\n- Redundant temperature monitoring\n- Regular control system calibration\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total defects on lot W2024-6012. 95%+ die affected. Appeared on all wafers processed through specific chamber.\n\nProcess Context: Tool: ETCH-LAM-10 Chamber A. Recipe: STI_ETCH. Massive contamination from chamber component failure. Edge ring catastrophic fracture.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring catastrophic fracture\n- Chamber A specific = component failure\n- Massive contamination = broken pieces\n- All wafers = debris covering\n\n**Timeline Analysis**:\n- Edge ring fractured during process\n- Debris spread across wafer surface\n- All wafers in chamber affected\n- Catastrophic contamination\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - Chamber A\n2. **Quarantine**: All Chamber A wafers\n3. **Full clean**: Remove all debris from chamber\n4. **Replace**: Edge ring P/N 715-4567\n5. **Inspect**: For secondary damage\n6. **Validate**: Particle monitor and qual wafer\n\n## Investigation Steps\n\n1. Analyze fractured edge ring\n2. Determine fracture cause (thermal, RF, mechanical)\n3. Check RF-hour count\n4. Review similar components for risk\n\n## Prevention Measures\n\n- Track consumable RF-hours strictly\n- Visual inspection during PM\n- Replace components before end of life\n- Component quality verification\n\n**Severity**: Critical\n**Yield Impact**: 95-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-6345. All 25 wafers with >90% defects. Uniform haze across all wafers.\n\nProcess Context: Tool: CLEAN-DNS-03. Recipe: SC1_CLEAN. Chemical concentration completely wrong. 10x HF concentration due to dilution error.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical dilution error - 10x HF concentration\n- All wafers = systematic chemical issue\n- Uniform haze = over-etch damage\n- Dilution error = preparation mistake\n\n**Timeline Analysis**:\n- Chemical prepared incorrectly\n- 10x HF concentration\n- All wafers over-etched catastrophically\n- Complete oxide removal and damage\n\n## Corrective Actions\n\n1. **Immediate**: STOP all processing with affected chemistry\n2. **Drain**: Contaminated chemical tank\n3. **Scrap**: All affected wafers\n4. **Replenish**: With correctly diluted chemistry\n5. **Verify**: Chemical concentration before use\n\n## Investigation Steps\n\n1. Review chemical preparation logs\n2. Interview operator on procedure\n3. Check chemical lot received\n4. Verify dilution calculation\n\n## Prevention Measures\n\n- Chemical concentration verification before use\n- Automated dilution systems\n- Dual verification for chemical prep\n- In-line concentration monitoring\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2024-6678. Near-full defect pattern on first wafer, all subsequent wafers same. Appears as complete film absence.\n\nProcess Context: Tool: PVD-AMAT-07. Recipe: AL_DEP. Target completely consumed. No material for deposition. End-of-target failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target completely consumed - no deposition material\n- First wafer affected = target exhausted at start\n- All wafers same = no material deposited\n- Film absence = zero deposition\n\n**Timeline Analysis**:\n- Target life exhausted\n- Production started without target check\n- No aluminum deposited on any wafer\n- Lot processed with absent film\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - PVD-AMAT-07\n2. **Scrap**: All affected wafers\n3. **Replace**: Spent target P/N 3041-6789\n4. **Burn-in**: New target per procedure\n5. **Validate**: Deposition rate and uniformity\n\n## Investigation Steps\n\n1. Review target life tracking\n2. Verify target change alerting\n3. Check deposition rate monitoring\n4. Identify tracking gap\n\n## Prevention Measures\n\n- Target life tracking in system\n- Hard stop at target end-of-life\n- Deposition rate monitoring\n- Pre-lot target life verification\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total yield loss on lot W2024-7012. >85% defect coverage. Massive electrical shorts across wafers.\n\nProcess Context: Tool: LITH-ASML-04. Recipe: VIA_PHOTO. Complete focus loss during exposure. Stage leveling system failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage leveling system failure - complete defocus\n- Electrical shorts = pattern transfer failure\n- All wafers = systematic focus loss\n- Leveling failure = height measurement error\n\n**Timeline Analysis**:\n- Leveling system failed\n- All exposures grossly defocused\n- Pattern not resolved\n- Shorts from merged features\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - LITH-ASML-04\n2. **Quarantine**: All exposed wafers\n3. **Diagnose**: Leveling system failure\n4. **Repair**: Height sensor system\n5. **Validate**: Focus calibration and test exposure\n\n## Investigation Steps\n\n1. Review leveling sensor data\n2. Check focus monitor data\n3. Identify sensor failure mode\n4. Verify no stage mechanical issue\n\n## Prevention Measures\n\n- Focus/leveling pre-lot verification\n- Auto-stop on focus deviation\n- Leveling system health monitoring\n- Regular focus calibration\n\n**Severity**: Critical\n**Yield Impact**: 85-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-7345. All wafers show uniform contamination. Appears as massive organic layer.\n\nProcess Context: Tool: ASH-LAM-05. Recipe: RESIST_STRIP. Wrong gas connected after maintenance. N2 connected instead of O2. No ash process possible.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong gas connection - N2 instead of O2\n- All wafers = systematic failure\n- Organic layer = resist not stripped\n- Wrong gas = no ash chemistry\n\n**Timeline Analysis**:\n- Gas line reconnected incorrectly after PM\n- N2 flowing instead of O2\n- No oxidizing chemistry = no ash\n- Resist remains on all wafers\n\n## Corrective Actions\n\n1. **Immediate**: STOP processing\n2. **Correct**: Gas line connection\n3. **Purge**: Gas lines\n4. **Verify**: O2 flow confirmed\n5. **Re-process**: Affected wafers if possible\n\n## Investigation Steps\n\n1. Review PM documentation\n2. Check gas line labeling\n3. Verify gas analysis\n4. Interview maintenance personnel\n\n## Prevention Measures\n\n- Gas line labeling and verification\n- Post-PM gas verification test\n- Gas analyzer confirmation\n- Double-check procedures for gas work\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2024-7678. 95%+ coverage. Appeared suddenly on wafer 3, continued through lot.\n\nProcess Context: Tool: IMPLANT-AMAT-04. Recipe: SD_IMPLANT. Beam completely lost during processing. Accelerator column failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Accelerator column failure - beam loss\n- Wafer 3 onset = failure point\n- Continued = no recovery\n- Beam lost = no implant\n\n**Timeline Analysis**:\n- Wafers 1-2: Normal implant\n- Wafer 3: Column failure, partial implant\n- Wafers 4-25: No implant at all\n- Complete process loss\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - IMPLANT-AMAT-04\n2. **Quarantine**: All wafers (disposition 1-2 vs 3-25)\n3. **Diagnose**: Column failure cause\n4. **Repair**: Accelerator column components\n5. **Validate**: Beam current and uniformity\n\n## Investigation Steps\n\n1. Review beam current logs\n2. Check high voltage system\n3. Identify failure component\n4. Assess column condition\n\n## Prevention Measures\n\n- Beam current monitoring with auto-stop\n- Column health tracking\n- HV system monitoring\n- Preventive column maintenance\n\n**Severity**: Critical\n**Yield Impact**: 95-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2024-8012. Total yield loss. Wafers show severe warpage and cracking.\n\nProcess Context: Tool: RTP-AMAT-05. Recipe: RTA_1050C. Cooling system failure during process. Wafers not cooled properly, thermal shock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cooling system failure causing thermal shock\n- Total failure = catastrophic thermal event\n- Warpage/cracking = thermal stress\n- Cooling failed = no controlled cool-down\n\n**Timeline Analysis**:\n- Process reached 1050\u00b0C\n- Cooling system failed\n- Rapid uncontrolled temperature change\n- Thermal shock fractured wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - RTP-AMAT-05\n2. **Scrap**: All cracked wafers\n3. **Diagnose**: Cooling system failure\n4. **Repair**: Cooling water/gas system\n5. **Validate**: Thermal profile verification\n\n## Investigation Steps\n\n1. Review cooling system logs\n2. Check coolant flow and temperature\n3. Identify failure mode\n4. Verify lamp controller interaction\n\n## Prevention Measures\n\n- Cooling system monitoring\n- Interlock for cooling loss\n- Auto-shutdown on cooling failure\n- Thermal runaway protection\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total failure on lot W2024-8345. >90% defects. Complete layer missing on inspection.\n\nProcess Context: Tool: CVD-TEL-07. Recipe: TIN_BARRIER. Process aborted mid-deposition due to interlock trip. Incomplete film on all in-process wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process abort from interlock trip - incomplete deposition\n- Layer missing = deposition stopped early\n- All wafers = in-process at abort time\n- Interlock = safety system trigger\n\n**Timeline Analysis**:\n- Deposition started normally\n- Interlock tripped mid-process\n- Process aborted\n- Partial/no film deposited\n\n## Corrective Actions\n\n1. **Investigate**: Interlock trip cause\n2. **Clear**: Interlock condition\n3. **Assess**: Wafer disposition (partial film)\n4. **Scrap**: If film unrecoverable\n5. **Validate**: Interlock root cause addressed\n\n## Investigation Steps\n\n1. Review interlock log for trip cause\n2. Identify triggering condition\n3. Check if true alarm or false trip\n4. Verify safe operation\n\n## Prevention Measures\n\n- Regular interlock testing\n- Sensor calibration program\n- Interlock validation\n- Pre-lot system health check\n\n**Severity**: Critical\n**Yield Impact**: 90-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-8678. All wafers >95% defective. Wafers appear completely etched away.\n\nProcess Context: Tool: ETCH-LAM-11. Recipe: OXIDE_ETCH. Endpoint failed to trigger. Massive over-etch continued until lot end.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Endpoint detection failure - massive over-etch\n- Completely etched = no stop signal\n- All wafers = endpoint never triggered\n- Continued etch = time-based backup inadequate\n\n**Timeline Analysis**:\n- Etch started normally\n- Endpoint system failed\n- Etch continued past target\n- Complete film removal and substrate damage\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-LAM-11\n2. **Scrap**: All over-etched wafers\n3. **Diagnose**: Endpoint system failure\n4. **Repair**: OES/laser interferometer system\n5. **Validate**: Endpoint triggering on test wafer\n\n## Investigation Steps\n\n1. Review endpoint signal data\n2. Check OES/laser system health\n3. Verify optical window condition\n4. Test endpoint detection\n\n## Prevention Measures\n\n- Backup time-based etch limit\n- Endpoint system pre-lot verification\n- Real-time endpoint monitoring\n- Auto-stop on etch time exceeded\n\n**Severity**: Critical\n**Yield Impact**: 95-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic contamination on lot W2024-9012. Near-total defects. Massive metallic contamination across wafers.\n\nProcess Context: Tool: PVD-AMAT-08. Recipe: TI_DEP. Shutter failed to open. Plasma arced to shutter, sputtering shutter material onto wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shutter mechanism failure with plasma arcing\n- Massive metallic = shutter material\n- All wafers = systematic failure\n- Arc = plasma instability with closed shutter\n\n**Timeline Analysis**:\n- Shutter commanded to open\n- Mechanism failed (stuck closed)\n- Plasma ignited with shutter closed\n- Arc sputtered shutter material onto wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - PVD-AMAT-08\n2. **Scrap**: All contaminated wafers\n3. **Diagnose**: Shutter mechanism\n4. **Repair**: Shutter actuator/linkage\n5. **Full clean**: Remove contamination\n6. **Validate**: Shutter operation and clean wafer\n\n## Investigation Steps\n\n1. Check shutter position sensor\n2. Inspect shutter mechanism\n3. Review plasma ignition sequence\n4. Verify interlock functionality\n\n## Prevention Measures\n\n- Shutter position verification before plasma\n- Interlock for plasma with shutter closed\n- Regular shutter mechanism maintenance\n- Position sensor calibration\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2024-9345. >85% defect coverage. Appeared after facility power event.\n\nProcess Context: Multiple tools affected simultaneously. Brief facility power interruption. Process failures across fab during power event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Facility power interruption affecting multiple tools\n- Multiple tools = facility-wide event\n- Power interruption = infrastructure failure\n- Process failures = mid-process disruption\n\n**Timeline Analysis**:\n- Power event occurred\n- Tools in mid-process affected\n- Processes disrupted/aborted\n- Wafers in-process damaged\n\n## Corrective Actions\n\n1. **Assess**: All tools affected by power event\n2. **Quarantine**: All in-process wafers\n3. **Investigate**: Power event cause\n4. **Verify**: Tool recovery status\n5. **Validate**: Each tool before production\n\n## Investigation Steps\n\n1. Review facility power logs\n2. Identify power event cause\n3. Document affected tools and lots\n4. Assess UPS/backup power performance\n\n## Prevention Measures\n\n- Enhanced UPS capacity\n- Power quality monitoring\n- Auto-save states for tools\n- Graceful shutdown procedures\n\n**Severity**: Critical\n**Yield Impact**: 85-100% for in-process lots",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2024-9678. All wafers show complete resist failure. No pattern transferred.\n\nProcess Context: Tool: COAT-TEL-08. Recipe: PHOTO_PR. Resist pump failed. No resist dispensed on wafers. Coater ran without resist.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist pump failure - no coating\n- Complete failure = no resist applied\n- All wafers = pump failed for entire lot\n- No pattern = nothing to expose\n\n**Timeline Analysis**:\n- Resist pump failed\n- No resist dispensed\n- Wafers processed as if coated\n- No pattern transfer possible\n\n## Corrective Actions\n\n1. **Immediate**: STOP coating tool COAT-TEL-08\n2. **Quarantine**: All affected wafers\n3. **Diagnose**: Resist pump failure\n4. **Replace**: Pump P/N 5566-7890\n5. **Prime**: New pump\n6. **Validate**: Coating uniformity\n\n## Investigation Steps\n\n1. Check pump motor/mechanism\n2. Review dispense volume monitoring\n3. Verify dispense detection\n4. Identify failure mode\n\n## Prevention Measures\n\n- Dispense confirmation sensor\n- Resist weight monitoring\n- Auto-stop on no dispense\n- Pump health monitoring\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2025-0123. Near-total failure (>90%). Wafers show massive cracking pattern.\n\nProcess Context: Tool: CMP-AMAT-06. Recipe: OXIDE_CMP. Carrier head crashed into pad. Mechanical failure during polish.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Carrier head crash - mechanical failure\n- Massive cracking = mechanical impact\n- Near-total = severe damage\n- Crash = control system failure\n\n**Timeline Analysis**:\n- Carrier positioning failed\n- Head crashed into pad/wafer\n- Wafers in carrier cracked\n- Mechanical damage to tool\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CMP-AMAT-06\n2. **Scrap**: All damaged wafers\n3. **Inspect**: Carrier head and pad\n4. **Repair**: Motion control system\n5. **Replace**: Damaged components\n6. **Validate**: Motion control test\n\n## Investigation Steps\n\n1. Review motion control logs\n2. Check servo motor function\n3. Identify positioning failure\n4. Assess mechanical damage extent\n\n## Prevention Measures\n\n- Motion limit interlocks\n- Position verification before contact\n- Servo monitoring\n- Pre-lot motion check\n\n**Severity**: Critical\n**Yield Impact**: 90-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-0456. All wafers >95% defective. Uniform discoloration across wafers.\n\nProcess Context: Tool: FURNACE-TEL-07. Recipe: ANNEAL_1100C. Furnace atmosphere contaminated. Wrong ambient gas during anneal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated furnace atmosphere\n- Uniform discoloration = atmospheric reaction\n- All wafers = systematic exposure\n- Wrong gas = atmosphere control failure\n\n**Timeline Analysis**:\n- Wrong gas present in furnace\n- Wafers exposed during anneal\n- Chemical reaction with wrong atmosphere\n- Complete surface damage\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - FURNACE-TEL-07\n2. **Scrap**: All contaminated wafers\n3. **Purge**: Furnace with correct gas\n4. **Identify**: Gas contamination source\n5. **Validate**: Atmosphere purity before production\n\n## Investigation Steps\n\n1. Analyze furnace atmosphere\n2. Check gas supply integrity\n3. Review gas switching system\n4. Identify contamination source\n\n## Prevention Measures\n\n- Atmosphere analysis before process\n- Gas purity monitoring\n- Gas line integrity verification\n- Process gas interlocks\n\n**Severity**: Critical\n**Yield Impact**: 95-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total failure on lot W2025-0789. >85% defects. Started at wafer 1, continued through entire lot.\n\nProcess Context: Tool: ETCH-TEL-09. Recipe: POLY_GATE. ESC completely failed to clamp. Wafers not clamped during etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC clamping failure - no wafer hold\n- First wafer affected = failure from start\n- All wafers = ESC never worked\n- Not clamped = process parameters invalid\n\n**Timeline Analysis**:\n- ESC HV power failed\n- No electrostatic clamping\n- Wafers floating during etch\n- No thermal contact, no backside gas\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-TEL-09\n2. **Quarantine**: All wafers\n3. **Diagnose**: ESC HV power supply\n4. **Repair**: ESC system\n5. **Validate**: Clamping force verification\n\n## Investigation Steps\n\n1. Check ESC voltage during processing\n2. Test HV power supply\n3. Verify ESC surface condition\n4. Check clamping feedback\n\n## Prevention Measures\n\n- ESC clamping verification before process\n- HV monitoring with interlock\n- Pre-lot clamp test\n- ESC health monitoring\n\n**Severity**: Critical\n**Yield Impact**: 85-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2025-1012. Complete lot scrap. Wafers show signs of extreme over-processing.\n\nProcess Context: Tool: WET-DNS-05. Recipe: HF_ETCH. Timer stuck - process ran for 10x normal time. Control system malfunction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Process timer failure - 10x over-processing\n- Extreme over-etch = time failure\n- Complete lot = timer stuck for all\n- Control malfunction = automation failure\n\n**Timeline Analysis**:\n- Process started\n- Timer failed to count\n- Process ran 10x expected time\n- Complete film removal\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - WET-DNS-05\n2. **Scrap**: All over-processed wafers\n3. **Diagnose**: Control system timer\n4. **Repair**: Timer/PLC module\n5. **Validate**: Timing accuracy\n\n## Investigation Steps\n\n1. Review process time logs\n2. Check PLC functionality\n3. Test timer operation\n4. Verify control system integrity\n\n## Prevention Measures\n\n- Backup hardware timer\n- Maximum process time limit\n- Operator visual confirmation\n- Control system redundancy\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total failure on lot W2025-1345. >90% defects. Uniform coating failure across all wafers.\n\nProcess Context: Tool: ECP-LAM-07. Recipe: CU_PLATE. Plating bath completely depleted. No copper available for deposition.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Depleted plating bath - no copper\n- Uniform failure = no material deposited\n- All wafers = bath empty for lot\n- Coating failure = electroplating impossible\n\n**Timeline Analysis**:\n- Bath copper depleted\n- Production started without check\n- No copper available\n- All wafers unplated\n\n## Corrective Actions\n\n1. **Immediate**: STOP plating ECP-LAM-07\n2. **Replenish**: Plating bath\n3. **Verify**: Bath chemistry in spec\n4. **Validate**: Plating rate on test wafer\n\n## Investigation Steps\n\n1. Review bath analysis history\n2. Check replenishment system\n3. Verify monitoring was in place\n4. Identify tracking gap\n\n## Prevention Measures\n\n- Continuous bath monitoring\n- Auto-replenishment system\n- Bath chemistry alarms\n- Pre-lot bath verification\n\n**Severity**: Critical\n**Yield Impact**: 90-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-1678. All wafers catastrophically contaminated. Cross-contamination from previous process.\n\nProcess Context: Tool: CVD-LAM-12. Recipe: W_CVD. Previous lot used different precursor. Chamber not purged between products. Cross-contamination event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber cross-contamination - no purge\n- All wafers = systematic contamination\n- Previous precursor = contamination source\n- No purge = procedure violation\n\n**Timeline Analysis**:\n- Previous product processed\n- Recipe changed without purge\n- Residual precursor contaminated new lot\n- Complete lot failure\n\n## Corrective Actions\n\n1. **Immediate**: Full chamber purge\n2. **Scrap**: All contaminated wafers\n3. **Run**: Conditioning wafers\n4. **Verify**: Chamber clean\n5. **Investigate**: Why purge was skipped\n\n## Investigation Steps\n\n1. Review process sequence\n2. Check purge procedure compliance\n3. Interview operator\n4. Verify recipe sequencing rules\n\n## Prevention Measures\n\n- Mandatory purge between products\n- Recipe interlock for product changes\n- Automated purge sequence\n- Operator training reinforcement\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total defects on lot W2025-2012. >95% yield loss. Appeared on all wafers after gas line work.\n\nProcess Context: Tool: ETCH-AMAT-12. Gas line maintenance completed yesterday. Line not properly leak-checked. Air contamination in process gas.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Air contamination from incomplete gas line work\n- After maintenance = timing correlation\n- All wafers = systematic contamination\n- Air in process gas = catastrophic chemistry\n\n**Timeline Analysis**:\n- Gas line maintenance performed\n- Leak check not completed properly\n- Air entered process gas\n- Oxidation/contamination of all wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-AMAT-12\n2. **Quarantine**: All post-maintenance wafers\n3. **Leak check**: All gas connections\n4. **Purge**: Gas lines completely\n5. **Validate**: Gas purity before production\n\n## Investigation Steps\n\n1. Review maintenance documentation\n2. Identify leak location\n3. Check leak check procedure\n4. Verify technician training\n\n## Prevention Measures\n\n- Mandatory leak check after gas work\n- He leak detection required\n- Gas purity verification before release\n- PM procedure verification\n\n**Severity**: Critical\n**Yield Impact**: 95-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2025-2345. All wafers show complete delamination. Appears as total film lift-off.\n\nProcess Context: Tool: CLEAN-TEL-05. Recipe: POST_CMP_CLEAN. Megasonic power completely failed. No cleaning action on wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Megasonic failure - no cleaning action\n- Complete delamination = contamination-induced\n- All wafers = megasonic never worked\n- No cleaning = residue left on surface\n\n**Timeline Analysis**:\n- Megasonic transducer failed\n- No cleaning energy applied\n- Slurry/residue not removed\n- Subsequent process caused delamination\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CLEAN-TEL-05\n2. **Assess**: Wafer disposition\n3. **Replace**: Megasonic transducer\n4. **Verify**: Power output restored\n5. **Validate**: Cleaning effectiveness\n\n## Investigation Steps\n\n1. Check megasonic power output\n2. Test transducer function\n3. Review power monitoring\n4. Identify failure mode\n\n## Prevention Measures\n\n- Megasonic power monitoring\n- Pre-lot power verification\n- Transducer health tracking\n- Cleaning effectiveness verification\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2025-2678. >85% coverage. Wafers appear uniformly hazy.\n\nProcess Context: Tool: LITH-NIKON-03. Recipe: METAL_EXP. Exposure lamp failed during lot. No exposure energy on wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Exposure lamp failure - no exposure\n- Uniformly hazy = unexposed resist\n- All wafers = lamp failed for lot\n- No exposure = pattern not formed\n\n**Timeline Analysis**:\n- Lamp power dropped/failed\n- Exposure attempted with no energy\n- Resist not exposed\n- Development removed/left all resist\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - LITH-NIKON-03\n2. **Quarantine**: Unexposed wafers\n3. **Replace**: Exposure lamp\n4. **Calibrate**: Exposure energy\n5. **Validate**: Test exposure pattern\n\n## Investigation Steps\n\n1. Review lamp power logs\n2. Check lamp hours\n3. Verify lamp monitoring\n4. Test new lamp performance\n\n## Prevention Measures\n\n- Lamp power monitoring with alarm\n- Lamp life tracking\n- Proactive lamp replacement\n- Pre-lot lamp verification\n\n**Severity**: Critical\n**Yield Impact**: 85-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-2901. All wafers >90% defective. Robot dropped multiple wafers during handling.\n\nProcess Context: Tool: HANDLER-YASKAWA-08. Robot arm servo failed. Multiple wafers dropped and damaged. Mechanical failure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot servo failure causing wafer drops\n- Wafer drops = physical damage\n- Multiple = servo failed during operation\n- Mechanical = handling system failure\n\n**Timeline Analysis**:\n- Servo motor failed\n- Arm lost position control\n- Wafers dropped from blade\n- Physical damage to wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - HANDLER-YASKAWA-08\n2. **Scrap**: All dropped wafers\n3. **Replace**: Failed servo motor\n4. **Calibrate**: Robot arm\n5. **Validate**: Motion control test\n\n## Investigation Steps\n\n1. Check servo motor function\n2. Review motion control logs\n3. Identify failure mode\n4. Assess any secondary damage\n\n## Prevention Measures\n\n- Servo health monitoring\n- Motion limit detection\n- Safe stop on servo error\n- Preventive servo maintenance\n\n**Severity**: Critical\n**Yield Impact**: 90-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic defects on lot W2025-3234. Near-total failure. Wafers show severe plasma damage.\n\nProcess Context: Tool: ETCH-LAM-13. Recipe: GATE_ETCH. Matching network failed. Severe reflected power damaged wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF matching network failure - severe mismatch\n- Plasma damage = RF instability\n- All wafers = matching failed completely\n- Reflected power = energy damage to wafers\n\n**Timeline Analysis**:\n- Matching network failed\n- Severe impedance mismatch\n- High reflected power\n- Plasma arcing/damage to wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-LAM-13\n2. **Scrap**: All damaged wafers\n3. **Replace**: Matching network components\n4. **Tune**: RF system\n5. **Validate**: Stable plasma ignition\n\n## Investigation Steps\n\n1. Review reflected power logs\n2. Test matching network components\n3. Identify failed capacitor/inductor\n4. Check for secondary damage\n\n## Prevention Measures\n\n- Reflected power monitoring with alarm\n- Auto-stop on high reflected power\n- Matching network health tracking\n- Preventive component replacement\n\n**Severity**: Critical\n**Yield Impact**: 95-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total failure on lot W2025-3567. >95% defects. Complete pattern shift across wafers.\n\nProcess Context: Tool: LITH-ASML-07. Recipe: VIA_EXP. Stage position encoder failed. All exposures grossly misaligned.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage encoder failure - position error\n- Pattern shift = alignment failure\n- All wafers = encoder failed for lot\n- Gross misalignment = no overlay control\n\n**Timeline Analysis**:\n- Stage encoder failed\n- Position feedback lost\n- All exposures misaligned\n- Zero overlay control\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - LITH-ASML-07\n2. **Scrap**: All misaligned wafers\n3. **Replace**: Position encoder\n4. **Calibrate**: Stage positioning\n5. **Validate**: Overlay test\n\n## Investigation Steps\n\n1. Review stage position data\n2. Test encoder function\n3. Check encoder mounting\n4. Verify no stage damage\n\n## Prevention Measures\n\n- Encoder health monitoring\n- Pre-lot alignment verification\n- Position feedback validation\n- Auto-stop on position error\n\n**Severity**: Critical\n**Yield Impact**: 95-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-3890. All wafers catastrophically damaged. Appears as severe oxidation.\n\nProcess Context: Tool: CVD-AMAT-14. Recipe: METAL_CAP. Water leak into chamber during process. Steam oxidation of wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Water leak causing steam oxidation\n- Severe oxidation = water exposure at temperature\n- All wafers = leak during processing\n- Catastrophic = steam attack at high temp\n\n**Timeline Analysis**:\n- Cooling water leak developed\n- Water entered hot chamber\n- Steam formed\n- Massive oxidation of wafers\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CVD-AMAT-14\n2. **Scrap**: All oxidized wafers\n3. **Identify**: Water leak source\n4. **Repair**: Cooling line/seal\n5. **Full clean**: Dry chamber completely\n6. **Validate**: Leak check and qual wafer\n\n## Investigation Steps\n\n1. Identify leak location\n2. Check cooling line integrity\n3. Review cooling water flow\n4. Assess chamber damage\n\n## Prevention Measures\n\n- Cooling water leak detection\n- Interlock for water intrusion\n- Regular cooling line inspection\n- Moisture monitoring in chamber\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2025-4123. >85% coverage. Started at wafer 20, continued through lot end.\n\nProcess Context: Tool: IMPLANT-VARIAN-05. Recipe: WELL_IMPLANT. Faraday cup failed. Dose measurement completely wrong for last wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Faraday cup failure - wrong dose\n- Late lot onset = failure point\n- All subsequent = dose wrong\n- Faraday cup = dose measurement\n\n**Timeline Analysis**:\n- Wafers 1-19: Normal dose\n- Wafer 20: Faraday cup failed\n- Wafers 20-25: Wrong dose delivered\n- Gross dose error\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - IMPLANT-VARIAN-05\n2. **Quarantine**: Wafers 20-25\n3. **Replace**: Faraday cup assembly\n4. **Calibrate**: Dose system\n5. **Validate**: Dose accuracy test\n\n## Investigation Steps\n\n1. Review dose measurement data\n2. Check Faraday cup condition\n3. Identify failure mode\n4. Test new cup accuracy\n\n## Prevention Measures\n\n- Faraday cup health monitoring\n- Secondary dose verification\n- Pre-lot dose calibration check\n- Cup replacement schedule\n\n**Severity**: Critical\n**Yield Impact**: 85-100% (wafers 20-25)",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2025-4456. All wafers >90% defective. Massive particle contamination.\n\nProcess Context: Tool: ETCH-TEL-10. Recipe: METAL_ETCH. Chamber shield catastrophically failed. Complete shield disintegration during process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber shield catastrophic disintegration\n- Massive particles = shield fragments\n- All wafers = complete failure\n- Catastrophic = shield destroyed\n\n**Timeline Analysis**:\n- Shield at end of life (or defective)\n- Thermal/mechanical stress exceeded\n- Complete disintegration during process\n- Chamber filled with debris\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - ETCH-TEL-10\n2. **Scrap**: All contaminated wafers\n3. **Full clean**: Remove all debris from chamber\n4. **Replace**: Shield P/N 0040-9999\n5. **Inspect**: For secondary damage\n6. **Validate**: Particle monitor and qual\n\n## Investigation Steps\n\n1. Analyze failed shield\n2. Review shield usage hours\n3. Check shield quality/vendor\n4. Assess chamber condition\n\n## Prevention Measures\n\n- Strict shield life tracking\n- Replace before failure\n- Shield quality verification\n- Visual inspection during PM\n\n**Severity**: Critical\n**Yield Impact**: 90-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-4789. All wafers show complete process absence. No film deposited.\n\nProcess Context: Tool: CVD-TEL-10. Recipe: USG_DEP. All gas MFCs failed simultaneously. Power supply to MFC rack failed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: MFC power supply failure - no gas flow\n- No film = no gases delivered\n- All wafers = power failed for entire lot\n- MFC rack = common power failure\n\n**Timeline Analysis**:\n- MFC rack power supply failed\n- All MFCs stopped\n- No process gases\n- No deposition possible\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CVD-TEL-10\n2. **Quarantine**: All affected wafers\n3. **Replace**: MFC rack power supply\n4. **Verify**: All MFCs functioning\n5. **Validate**: Deposition rate test\n\n## Investigation Steps\n\n1. Check power supply unit\n2. Verify MFC operation\n3. Review alarm logs\n4. Test power supply\n\n## Prevention Measures\n\n- MFC flow verification pre-lot\n- Power supply monitoring\n- Redundant power consideration\n- Auto-stop on MFC failure\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total defects on lot W2025-5012. >95% yield loss. Wafers show signs of severe over-temperature.\n\nProcess Context: Tool: RTP-LAM-06. Recipe: SILICIDE_FORM. Pyrometer window coated. Temperature reading 200\u00b0C low. Wafers overheated.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Coated pyrometer window - temperature misread\n- Over-temperature = control error\n- Window coating = measurement error\n- 200\u00b0C low reading = massive overheating\n\n**Timeline Analysis**:\n- Pyrometer window accumulated coating\n- Temperature reading depressed\n- Controller increased power to compensate\n- Wafers overheated by 200\u00b0C\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - RTP-LAM-06\n2. **Scrap**: All overheated wafers\n3. **Clean**: Pyrometer window\n4. **Calibrate**: Temperature system\n5. **Validate**: Temperature accuracy test\n\n## Investigation Steps\n\n1. Inspect pyrometer window\n2. Review temperature data\n3. Check window cleaning schedule\n4. Verify calibration\n\n## Prevention Measures\n\n- Regular pyrometer window cleaning\n- Secondary temperature verification\n- Window transmission monitoring\n- Temperature cross-check\n\n**Severity**: Critical\n**Yield Impact**: 95-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2025-5345. All wafers completely scrapped. Operator loaded wafers upside down.\n\nProcess Context: Tool: ETCH-AMAT-15. Recipe: CONTACT_ETCH. Wafers loaded device-side down. Entire lot processed wrong side up.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Operator error - wafers loaded upside down\n- Complete scrap = wrong side processed\n- All wafers = loading error for lot\n- Human error = procedure violation\n\n**Timeline Analysis**:\n- Operator loaded wafers incorrectly\n- Wafers device-side facing down\n- Process run on backside\n- Devices not processed, wafers ruined\n\n## Corrective Actions\n\n1. **Scrap**: All affected wafers\n2. **Document**: Operator error incident\n3. **Retrain**: Operator on loading procedure\n4. **Review**: Loading verification procedure\n\n## Investigation Steps\n\n1. Interview operator\n2. Review loading procedure\n3. Check for contributing factors\n4. Assess procedure adequacy\n\n## Prevention Measures\n\n- Wafer orientation detection sensor\n- Visual verification at load\n- Notch/flat orientation check\n- Operator certification\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2025-5678. >85% defect coverage. Entire lot exposed to wrong reticle.\n\nProcess Context: Tool: LITH-ASML-08. Recipe: POLY_EXP. Reticle library mismatch. Wrong layer reticle used for entire lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong reticle used - layer mismatch\n- All wafers = systematic error\n- Wrong layer = complete pattern error\n- Reticle library = selection error\n\n**Timeline Analysis**:\n- Wrong reticle selected/loaded\n- All wafers exposed with wrong pattern\n- Layer mismatch detected at inspection\n- No overlay possible\n\n## Corrective Actions\n\n1. **Quarantine**: All misexposed wafers\n2. **Verify**: Correct reticle for recipe\n3. **Review**: Reticle selection procedure\n4. **Validate**: Correct reticle for next lot\n\n## Investigation Steps\n\n1. Review reticle selection log\n2. Check recipe-to-reticle mapping\n3. Identify how error occurred\n4. Verify reticle library accuracy\n\n## Prevention Measures\n\n- Recipe-reticle interlock\n- Reticle barcode verification\n- Pre-lot reticle confirmation\n- Reticle library management\n\n**Severity**: Critical\n**Yield Impact**: 85-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lot failure on W2025-5901. All wafers catastrophically damaged. Earthquake during processing.\n\nProcess Context: Seismic event during production. Multiple tools affected. Wafers in-process damaged by motion. Facility emergency.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seismic event damaging in-process wafers\n- Catastrophic = physical motion damage\n- Multiple tools = facility-wide event\n- Earthquake = external event\n\n**Timeline Analysis**:\n- Seismic event occurred\n- Tools in operation affected\n- Wafers damaged by motion\n- Process failures across fab\n\n## Corrective Actions\n\n1. **Assess**: All tools for damage\n2. **Quarantine**: All in-process wafers\n3. **Inspect**: Tool alignments\n4. **Qualify**: Each tool before production\n5. **Validate**: System integrity\n\n## Investigation Steps\n\n1. Review seismic sensor data\n2. Document all affected tools\n3. Assess structural/mechanical damage\n4. Verify utility integrity\n\n## Prevention Measures\n\n- Seismic interlocks for sensitive tools\n- Auto-safe-stop during seismic events\n- Post-seismic qualification procedures\n- Seismic monitoring and alerting\n\n**Severity**: Critical\n**Yield Impact**: 100% for in-process lots",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-total defects on lot W2025-6234. >90% yield loss. All wafers have same failure mode - complete under-etch.\n\nProcess Context: Tool: ETCH-LAM-14. Recipe: VIA_ETCH. Process stopped early by operator error. Emergency stop pressed accidentally.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Accidental emergency stop - incomplete process\n- Under-etch = process stopped early\n- All wafers = E-stop during processing\n- Operator error = accidental activation\n\n**Timeline Analysis**:\n- Normal processing started\n- E-stop pressed accidentally\n- Process aborted immediately\n- Wafers incompletely processed\n\n## Corrective Actions\n\n1. **Assess**: Wafer disposition (resume possible?)\n2. **Review**: E-stop activation circumstances\n3. **Document**: Incident\n4. **Retrain**: If operator error\n\n## Investigation Steps\n\n1. Interview operator\n2. Review E-stop location/protection\n3. Check if resume possible\n4. Assess partial process impact\n\n## Prevention Measures\n\n- E-stop guards/covers\n- E-stop location review\n- Operator awareness training\n- Resume capability where safe\n\n**Severity**: Critical\n**Yield Impact**: 90-100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure on lot W2025-6567. All wafers show complete film cracking. Appears as spider web pattern.\n\nProcess Context: Tool: CVD-AMAT-16. Recipe: HIGH_STRESS_SIN. Film stress extremely high due to process drift. Stress exceeded film limits.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Extreme film stress from process drift\n- Spider web = stress cracking\n- All wafers = systematic stress issue\n- Process drift = gradual parameter change\n\n**Timeline Analysis**:\n- Process parameters drifted over time\n- Film stress increased beyond limits\n- Stress cracking occurred\n- Complete film failure\n\n## Corrective Actions\n\n1. **Immediate**: TOOL DOWN - CVD-AMAT-16\n2. **Scrap**: All cracked wafers\n3. **Recalibrate**: Process parameters\n4. **Restore**: Baseline stress recipe\n5. **Validate**: Stress measurement on test wafer\n\n## Investigation Steps\n\n1. Review process parameter trends\n2. Identify drifting parameter\n3. Check calibration status\n4. Verify stress monitoring\n\n## Prevention Measures\n\n- Regular stress monitoring\n- SPC on critical parameters\n- Drift detection alarming\n- Periodic requalification\n\n**Severity**: Critical\n**Yield Impact**: 100%",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full defects on lot W2025-6890. >95% coverage. Fire suppression system activated in fab bay.\n\nProcess Context: False fire alarm triggered suppression system. Clean agent released in bay. Wafers contaminated by suppression agent. Emergency event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fire suppression activation - contamination\n- Suppression agent = chemical contamination\n- Bay-wide = all exposed wafers\n- False alarm = unnecessary release\n\n**Timeline Analysis**:\n- False fire alarm triggered\n- Suppression system activated\n- Clean agent released\n- All wafers in bay contaminated\n\n## Corrective Actions\n\n1. **Assess**: All wafers in bay for contamination\n2. **Quarantine**: Likely all affected wafers\n3. **Investigate**: False alarm cause\n4. **Clean**: Bay environment\n5. **Validate**: Air quality before production\n\n## Investigation Steps\n\n1. Review fire detection system\n2. Identify false alarm cause\n3. Assess contamination extent\n4. Document all affected lots\n\n## Prevention Measures\n\n- Fire detection system verification\n- Regular detector testing\n- Detector sensitivity calibration\n- Bay isolation for events\n\n**Severity**: Critical\n**Yield Impact**: 95-100% for bay",
    "defect_type": "near_full",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer maps show no systematic defect pattern on lot W2024-4123. Defect density within baseline (<0.05 defects/cm\u00b2). Yield at 98.2%.\n\nProcess Context: Tool: ETCH-LAM-05. Recipe: POLY_GATE. All process parameters within spec. FDC shows no deviations. Normal production lot.",
    "output": "## Assessment\n\n**Status**: Normal Production - No Defect Pattern Detected\n\n- Defect density: <0.05 defects/cm\u00b2 (within baseline)\n- Yield: 98.2% (meets target >95%)\n- Wafer map: No systematic pattern\n- FDC: All parameters within control limits\n\n## Analysis\n\nThis lot represents normal production quality:\n1. **Pattern Analysis**: Random defects only, no systematic signature\n2. **Process Review**: All parameters within specification\n3. **Tool Health**: No alarms or anomalies\n4. **Yield Performance**: Above target\n\n## Recommendations\n\n**No corrective action required**\n\nContinue monitoring:\n- Track yield trending\n- Maintain SPC charts\n- Follow standard PM schedule\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2024-4456 showing no abnormal patterns. All 25 wafers within specification. Particle counts at 0.02/cm\u00b2. Yield 97.8%.\n\nProcess Context: Tool: CVD-AMAT-06. Recipe: TEOS_DEP. Thickness uniformity <1.5% (spec <3%). Deposition rate stable at 450 nm/min.",
    "output": "## Assessment\n\n**Status**: Normal Production - Within All Specifications\n\n- Particle count: 0.02/cm\u00b2 (well within <0.1 spec)\n- Yield: 97.8% (exceeds 95% target)\n- Thickness uniformity: <1.5% (half of 3% spec)\n- Deposition rate: Stable at target\n\n## Analysis\n\nExcellent process control demonstrated:\n1. **Film Quality**: Uniformity significantly better than spec\n2. **Particle Control**: Low particle density\n3. **Process Stability**: Deposition rate consistent\n4. **Yield Performance**: Strong yield\n\n## Recommendations\n\n**No corrective action required**\n\nBest practices observed:\n- Current recipe parameters optimal\n- Chamber conditioning effective\n- Consumables in good condition\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Standard production lot W2024-4789 completed. No defect clusters identified. Edge exclusion normal. Inline inspection passed.\n\nProcess Context: Tool: LITH-ASML-04. Recipe: VIA_EXP. CD uniformity 2.1% (spec <5%). Overlay error <8nm (spec <15nm).",
    "output": "## Assessment\n\n**Status**: Normal Production - Excellent Lithography Performance\n\n- CD uniformity: 2.1% (well within 5% spec)\n- Overlay: <8nm (half of 15nm spec)\n- Edge exclusion: Normal\n- Inline inspection: Pass\n\n## Analysis\n\nLithography process performing well:\n1. **CD Control**: Excellent uniformity across wafer\n2. **Overlay**: Strong alignment accuracy\n3. **Focus/Dose**: Within window\n4. **Pattern Quality**: No defects detected\n\n## Recommendations\n\n**No corrective action required**\n\nMaintain current state:\n- Reticle in good condition\n- Focus calibration current\n- Alignment system stable\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No systematic defects detected on lot W2024-5012. Random defect count: 12 across 25 wafers. Normal baseline performance.\n\nProcess Context: Tool: CMP-AMAT-04. Recipe: OXIDE_CMP. Removal rate 280nm/min (target 275\u00b115). Within-wafer non-uniformity 3.2% (spec <5%).",
    "output": "## Assessment\n\n**Status**: Normal Production - CMP Within Specifications\n\n- Random defects: 12 total (0.5/wafer average - normal)\n- Removal rate: 280nm/min (within 275\u00b115 target)\n- WIWNU: 3.2% (within 5% spec)\n- No scratches or pattern defects\n\n## Analysis\n\nCMP process in good control:\n1. **Removal Rate**: On target\n2. **Uniformity**: Well within spec\n3. **Surface Quality**: No scratches\n4. **Defect Count**: Baseline level\n\n## Recommendations\n\n**No corrective action required**\n\nCurrent consumable status:\n- Pad life: Within limits\n- Slurry condition: Good\n- Conditioner: Functioning properly\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2024-5345 shows normal production metrics. Yield 96.5%. No wafer map patterns identified. All inline metrics passing.\n\nProcess Context: Tool: IMPLANT-AMAT-03. Recipe: WELL_IMPLANT. Dose uniformity 0.8% (spec <2%). Beam current stable.",
    "output": "## Assessment\n\n**Status**: Normal Production - Implant Performance Nominal\n\n- Yield: 96.5% (above 95% target)\n- Dose uniformity: 0.8% (excellent, spec <2%)\n- Beam current: Stable throughout lot\n- No wafer map patterns\n\n## Analysis\n\nImplant process in excellent condition:\n1. **Dose Control**: Highly uniform\n2. **Beam Stability**: Consistent current\n3. **Scan System**: Uniform coverage\n4. **Yield**: Above target\n\n## Recommendations\n\n**No corrective action required**\n\nSystem health:\n- Ion source: Good condition\n- Faraday cup: Calibrated\n- Scan system: Functioning properly\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer inspection of lot W2024-5678 shows no abnormalities. Defect count within 1-sigma of baseline. All quality metrics met.\n\nProcess Context: Tool: CLEAN-DNS-02. Recipe: SC1_CLEAN. Particle removal efficiency 99.2%. Surface contamination below detection limit.",
    "output": "## Assessment\n\n**Status**: Normal Production - Clean Performance Optimal\n\n- Defect count: Within 1-sigma of baseline\n- Particle removal: 99.2% efficiency (excellent)\n- Surface contamination: Below detection limit\n- All metrics: Passing\n\n## Analysis\n\nCleaning process highly effective:\n1. **Particle Removal**: Excellent efficiency\n2. **Chemical Action**: Proper cleaning\n3. **Rinse Effectiveness**: Complete residue removal\n4. **Surface Quality**: Clean and ready for next step\n\n## Recommendations\n\n**No corrective action required**\n\nChemistry status:\n- SC1 concentration: In spec\n- Temperature: Controlled\n- Megasonic: Functioning\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Normal production lot W2024-6012 completed. No defect signatures detected. Edge die yield normal. Center die yield normal.\n\nProcess Context: Tool: PVD-AMAT-05. Recipe: TI_BARRIER. Film thickness 10.2nm (target 10\u00b10.5nm). Resistivity 52 \u00b5\u03a9\u00b7cm (spec 50-55).",
    "output": "## Assessment\n\n**Status**: Normal Production - PVD Performance On Target\n\n- Thickness: 10.2nm (within 10\u00b10.5nm target)\n- Resistivity: 52 \u00b5\u03a9\u00b7cm (within 50-55 spec)\n- Edge yield: Normal\n- Center yield: Normal\n\n## Analysis\n\nPVD process performing optimally:\n1. **Thickness Control**: Centered on target\n2. **Film Properties**: Resistivity in range\n3. **Uniformity**: No edge/center difference\n4. **Step Coverage**: Adequate\n\n## Recommendations\n\n**No corrective action required**\n\nTarget status:\n- Target life: Within limits\n- Shield condition: Good\n- Gas flow: Stable\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2024-6345 showing standard production quality. No systematic failures. Random defects at baseline level.\n\nProcess Context: Tool: DEVELOP-TEL-03. Recipe: TMAH_DEV. Develop uniformity excellent. CD control within \u00b12nm of target. No scum detected.",
    "output": "## Assessment\n\n**Status**: Normal Production - Develop Process Nominal\n\n- CD control: \u00b12nm of target (excellent)\n- Develop uniformity: Excellent across wafer\n- No scum detected\n- Random defects: Baseline level\n\n## Analysis\n\nDevelop process well controlled:\n1. **CD Accuracy**: Tight control\n2. **Uniformity**: Consistent development\n3. **Pattern Quality**: No scum or bridging\n4. **Surface Condition**: Clean\n\n## Recommendations\n\n**No corrective action required**\n\nProcess status:\n- Developer concentration: In spec\n- Temperature: Controlled\n- Dispense: Uniform\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Inspection of lot W2024-6678 shows no pattern-related defects. Yield 97.1%. Process stability excellent.\n\nProcess Context: Tool: COAT-TEL-05. Recipe: PHOTO_PR. Film thickness 120nm \u00b11.5nm across wafer. Edge bead removal complete. No bubbles detected.",
    "output": "## Assessment\n\n**Status**: Normal Production - Coating Process Optimal\n\n- Thickness: 120nm \u00b11.5nm (excellent uniformity)\n- Edge bead removal: Complete\n- Bubbles: None detected\n- Yield: 97.1%\n\n## Analysis\n\nCoating process performing well:\n1. **Thickness Uniformity**: Excellent\n2. **EBR**: Complete edge treatment\n3. **Surface Quality**: No bubbles or defects\n4. **Spin Profile**: Optimal\n\n## Recommendations\n\n**No corrective action required**\n\nResist status:\n- Resist condition: Good\n- Dispense: Functioning\n- Nozzle: Clean\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2024-7012 completed with no abnormal defect patterns. All electrical parameters within specification. Die sort yield 96.8%.\n\nProcess Context: Multiple tools in process flow. All inline metrics nominal. SPC charts showing in-control process.",
    "output": "## Assessment\n\n**Status**: Normal Production - End of Line Quality Met\n\n- Die sort yield: 96.8% (exceeds target)\n- Electrical parameters: All within spec\n- Defect patterns: None systematic\n- SPC: Process in control\n\n## Analysis\n\nFull process flow performing well:\n1. **Yield**: Above target\n2. **Electrical**: All specs met\n3. **Process Control**: SPC in control\n4. **Quality**: No systematic issues\n\n## Recommendations\n\n**No corrective action required**\n\nMaintain current practices:\n- Continue SPC monitoring\n- Follow PM schedules\n- Standard operating procedures\n\n## Quality Status\n\n**Disposition**: Release to packaging\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Standard lot W2024-7345 showing normal wafer maps. No localized defect clusters. Uniform quality across lot.\n\nProcess Context: Tool: FURNACE-TEL-04. Recipe: GATE_OX. Oxide thickness 2.5nm \u00b10.08nm. Breakdown voltage >8MV/cm. EOT on target.",
    "output": "## Assessment\n\n**Status**: Normal Production - Gate Oxide Quality Excellent\n\n- Thickness: 2.5nm \u00b10.08nm (tight control)\n- Breakdown: >8MV/cm (exceeds spec)\n- EOT: On target\n- Lot uniformity: Consistent\n\n## Analysis\n\nGate oxide process in excellent state:\n1. **Thickness Control**: Very tight uniformity\n2. **Electrical Quality**: High breakdown\n3. **Interface Quality**: Clean\n4. **Lot Consistency**: Uniform across lot\n\n## Recommendations\n\n**No corrective action required**\n\nFurnace status:\n- Tube condition: Clean\n- Temperature: Calibrated\n- Gas purity: High\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No defect issues identified on lot W2024-7678. Post-etch inspection shows clean patterns. CD within target range.\n\nProcess Context: Tool: ETCH-TEL-05. Recipe: POLY_ETCH. Etch rate 210nm/min (target 200-220). Selectivity 45:1 (spec >40:1). Profile vertical.",
    "output": "## Assessment\n\n**Status**: Normal Production - Etch Performance Optimal\n\n- Etch rate: 210nm/min (centered in target range)\n- Selectivity: 45:1 (exceeds >40:1 spec)\n- Profile: Vertical as required\n- Pattern quality: Clean\n\n## Analysis\n\nEtch process performing optimally:\n1. **Etch Rate**: On target\n2. **Selectivity**: Excellent\n3. **Profile Control**: Vertical sidewalls\n4. **Surface Quality**: No residue\n\n## Recommendations\n\n**No corrective action required**\n\nChamber status:\n- Consumables: Within life\n- Chamber condition: Clean\n- Gas flow: Stable\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2024-8012 completed successfully. All wafers meet quality criteria. No yield limiting defects.\n\nProcess Context: Tool: RTP-AMAT-04. Recipe: SILICIDE_FORM. Sheet resistance 8.5 \u03a9/sq (target 8-10). Temperature uniformity \u00b13\u00b0C.",
    "output": "## Assessment\n\n**Status**: Normal Production - Silicide Formation Nominal\n\n- Sheet resistance: 8.5 \u03a9/sq (centered in 8-10 target)\n- Temperature uniformity: \u00b13\u00b0C (well within spec)\n- No yield limiting defects\n- All wafers passing\n\n## Analysis\n\nSilicide process in good control:\n1. **Resistance**: On target\n2. **Uniformity**: Excellent\n3. **Reaction Complete**: Full silicidation\n4. **Contact Quality**: Good\n\n## Recommendations\n\n**No corrective action required**\n\nRTP status:\n- Lamp array: Functioning\n- Temperature control: Accurate\n- Chamber: Clean\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Normal production quality on lot W2024-8345. Defect density 0.03/cm\u00b2. No special cause variation detected.\n\nProcess Context: Tool: CVD-LAM-07. Recipe: BPSG_DEP. Dopant concentration: B 4.2%, P 5.1% (both on target). Reflow profile smooth.",
    "output": "## Assessment\n\n**Status**: Normal Production - BPSG Deposition Optimal\n\n- Defect density: 0.03/cm\u00b2 (excellent)\n- Boron: 4.2% (on target)\n- Phosphorus: 5.1% (on target)\n- Reflow: Smooth profile\n\n## Analysis\n\nBPSG process well controlled:\n1. **Dopant Control**: Both on target\n2. **Thickness**: Within spec\n3. **Reflow Quality**: Smooth surface\n4. **Defect Level**: Very low\n\n## Recommendations\n\n**No corrective action required**\n\nProcess status:\n- Gas flows: Stable\n- Temperature: Controlled\n- Chamber: Well seasoned\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2024-8678 inspection shows baseline performance. No pattern anomalies. Edge yield consistent with center.\n\nProcess Context: Tool: ECP-LAM-04. Recipe: CU_FILL. Fill complete with no voids. Step height within spec. Resistance uniform.",
    "output": "## Assessment\n\n**Status**: Normal Production - Copper Plating Excellent\n\n- Fill quality: Complete, no voids\n- Step height: Within spec\n- Resistance: Uniform across wafer\n- Edge/Center: Consistent performance\n\n## Analysis\n\nCopper plating process optimal:\n1. **Fill**: Void-free\n2. **Uniformity**: Good thickness control\n3. **Electrical**: Resistance on target\n4. **Edge Quality**: No edge exclusion issues\n\n## Recommendations\n\n**No corrective action required**\n\nPlating bath status:\n- Chemistry: In spec\n- Current density: Uniform\n- Anode: Good condition\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: No defect flags on lot W2024-9012. Standard production quality achieved. All SPC metrics in control.\n\nProcess Context: Tool: ETCH-AMAT-06. Recipe: CONTACT_ETCH. Profile 88\u00b0 (target 85-90\u00b0). Etch stop on target. No residue.",
    "output": "## Assessment\n\n**Status**: Normal Production - Contact Etch Performance Good\n\n- Profile angle: 88\u00b0 (within 85-90\u00b0 spec)\n- Etch stop: On target\n- Residue: None detected\n- SPC: In control\n\n## Analysis\n\nContact etch well controlled:\n1. **Profile**: Meets spec\n2. **Selectivity**: Etch stop working\n3. **Surface**: Clean, no residue\n4. **Process Control**: SPC in control\n\n## Recommendations\n\n**No corrective action required**\n\nChamber status:\n- Edge ring: Good life remaining\n- Chamber: Clean\n- Endpoint: Calibrated\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Routine lot W2024-9345 completed. No yield detractors identified. All inline checks passed.\n\nProcess Context: Tool: ASH-LAM-03. Recipe: RESIST_STRIP. Complete resist removal confirmed. No residue. Surface ready for next step.",
    "output": "## Assessment\n\n**Status**: Normal Production - Ash Process Effective\n\n- Resist removal: Complete\n- Residue: None\n- Surface condition: Ready for next step\n- Inline checks: All passed\n\n## Analysis\n\nAsh process performing well:\n1. **Strip Completeness**: 100% removal\n2. **Surface Quality**: Clean\n3. **No Damage**: Underlying layer intact\n4. **Uniformity**: Consistent across wafer\n\n## Recommendations\n\n**No corrective action required**\n\nProcess status:\n- O2 flow: Stable\n- Power: Nominal\n- Chamber: Clean\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2024-9678 showing nominal performance. No abnormal wafer maps. Yield trending stable.\n\nProcess Context: Tool: ALD-BENE-01. Recipe: HFO2_ALD. Thickness 3.2nm \u00b10.1nm. K-value 22 (target 20-25). Leakage <1E-8 A/cm\u00b2.",
    "output": "## Assessment\n\n**Status**: Normal Production - High-K ALD Optimal\n\n- Thickness: 3.2nm \u00b10.1nm (excellent uniformity)\n- K-value: 22 (centered in 20-25 target)\n- Leakage: <1E-8 A/cm\u00b2 (excellent)\n- Performance: Nominal\n\n## Analysis\n\nALD high-K process in excellent state:\n1. **Thickness Control**: Very tight\n2. **Electrical Properties**: K-value on target\n3. **Leakage**: Low, meeting spec\n4. **Quality**: Consistent\n\n## Recommendations\n\n**No corrective action required**\n\nALD status:\n- Precursors: Good\n- Purge: Complete\n- Temperature: Stable\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Standard quality on lot W2025-0123. No defect escalation required. Production targets met.\n\nProcess Context: Tool: LITH-NIKON-02. Recipe: POLY_EXP. Focus margin verified. Exposure latitude acceptable. Overlay <10nm.",
    "output": "## Assessment\n\n**Status**: Normal Production - Lithography On Target\n\n- Focus margin: Verified\n- Exposure latitude: Acceptable\n- Overlay: <10nm (well within spec)\n- Production targets: Met\n\n## Analysis\n\nLithography performing to specification:\n1. **Focus**: Within window\n2. **Dose**: Correct exposure\n3. **Overlay**: Excellent alignment\n4. **Pattern Quality**: Good\n\n## Recommendations\n\n**No corrective action required**\n\nTool status:\n- Lens: Clean\n- Stage: Calibrated\n- Reticle: Good condition\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2025-0456 completed without issues. All 25 wafers within specification. No rework required.\n\nProcess Context: Tool: CVD-TEL-06. Recipe: SIN_DEP. Film stress -150 MPa (target -100 to -200). Refractive index 2.01 (target 2.0\u00b10.05).",
    "output": "## Assessment\n\n**Status**: Normal Production - SiN Deposition Optimal\n\n- Film stress: -150 MPa (centered in target)\n- Refractive index: 2.01 (within 2.0\u00b10.05)\n- All wafers: In spec\n- Rework: None required\n\n## Analysis\n\nSiN deposition in excellent control:\n1. **Stress Control**: Optimally compressive\n2. **Optical Properties**: RI on target\n3. **Thickness**: Within spec\n4. **Quality**: Consistent\n\n## Recommendations\n\n**No corrective action required**\n\nCVD status:\n- Gas flows: Stable\n- Chamber: Well seasoned\n- Temperature: Controlled\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Normal lot completion for W2025-0789. Wafer maps show uniform quality. No process excursions.\n\nProcess Context: Multiple process steps completed. Inline measurements all passing. Yield at 97.3%.",
    "output": "## Assessment\n\n**Status**: Normal Production - Multi-Step Process Successful\n\n- Wafer maps: Uniform quality\n- Inline measurements: All passing\n- Yield: 97.3%\n- Process excursions: None\n\n## Analysis\n\nProcess integration successful:\n1. **All Steps**: Within specification\n2. **Quality**: Uniform across wafers\n3. **Yield**: Above target\n4. **Integration**: No excursions\n\n## Recommendations\n\n**No corrective action required**\n\nProcess flow status:\n- All tools: Operational\n- All recipes: Running correctly\n- Integration: Smooth\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2025-1012 showing no concerns. All quality metrics green. Standard production run.\n\nProcess Context: Tool: CMP-AMAT-05. Recipe: W_CMP. Dishing <5nm. Erosion <3nm. Surface roughness <0.5nm RMS.",
    "output": "## Assessment\n\n**Status**: Normal Production - Tungsten CMP Excellent\n\n- Dishing: <5nm (well within spec)\n- Erosion: <3nm (excellent)\n- Roughness: <0.5nm RMS (smooth)\n- Quality metrics: All green\n\n## Analysis\n\nTungsten CMP in excellent state:\n1. **Dishing Control**: Minimal\n2. **Erosion**: Very low\n3. **Surface Quality**: Very smooth\n4. **Uniformity**: Consistent\n\n## Recommendations\n\n**No corrective action required**\n\nCMP status:\n- Pad condition: Good\n- Slurry: Fresh\n- Conditioning: Optimal\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Production lot W2025-1345 meeting all criteria. No systematic defects. Edge yield matches center yield.\n\nProcess Context: Tool: ETCH-LAM-08. Recipe: METAL_ETCH. Etch uniformity <3%. Profile within spec. End point detected properly.",
    "output": "## Assessment\n\n**Status**: Normal Production - Metal Etch On Target\n\n- Uniformity: <3% (excellent)\n- Profile: Within spec\n- Endpoint: Proper detection\n- Edge/Center: Matched yield\n\n## Analysis\n\nMetal etch performing optimally:\n1. **Uniformity**: Excellent across wafer\n2. **Profile**: Proper angle\n3. **Endpoint**: Reliable detection\n4. **Edge Quality**: No exclusion issues\n\n## Recommendations\n\n**No corrective action required**\n\nChamber status:\n- Consumables: Within life\n- Gas system: Stable\n- RF: Matched properly\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2025-1678 completed with baseline defect levels. No trending issues. Process stable.\n\nProcess Context: Tool: WET-DNS-04. Recipe: HF_LAST. Oxide removal complete. Native oxide controlled. Surface hydrophobic as expected.",
    "output": "## Assessment\n\n**Status**: Normal Production - Wet Process Nominal\n\n- Oxide removal: Complete\n- Native oxide: Controlled\n- Surface: Hydrophobic (proper termination)\n- Process: Stable\n\n## Analysis\n\nWet process effective:\n1. **Removal**: Complete oxide strip\n2. **Surface Chemistry**: Proper termination\n3. **Contamination**: Controlled\n4. **Queue Time**: Within limits\n\n## Recommendations\n\n**No corrective action required**\n\nChemistry status:\n- HF concentration: In spec\n- Rinse quality: Good\n- Bath temperature: Controlled\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Normal completion of lot W2025-2012. All inline SPC points within control limits. No alarms.\n\nProcess Context: Tool: PVD-AMAT-07. Recipe: ALCU_DEP. Film stress -50 MPa (target -30 to -70). Resistivity 3.1 \u00b5\u03a9\u00b7cm. Uniformity <2%.",
    "output": "## Assessment\n\n**Status**: Normal Production - AlCu Deposition Optimal\n\n- Stress: -50 MPa (centered in target)\n- Resistivity: 3.1 \u00b5\u03a9\u00b7cm (excellent)\n- Uniformity: <2%\n- SPC: In control\n\n## Analysis\n\nAlCu deposition in excellent state:\n1. **Stress**: Centered on target\n2. **Resistivity**: Low, on target\n3. **Uniformity**: Excellent\n4. **Quality**: Consistent\n\n## Recommendations\n\n**No corrective action required**\n\nPVD status:\n- Target: Good life\n- Chamber: Clean\n- Magnetron: Stable\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2025-2345 shows standard production quality. No defect clusters. Particle count normal.\n\nProcess Context: Tool: HANDLER-BROOKS-06. Standard handling through production. No wafer damage events. FOUP integrity maintained.",
    "output": "## Assessment\n\n**Status**: Normal Production - Handling Without Issues\n\n- Particle count: Normal\n- Wafer damage: None\n- FOUP integrity: Maintained\n- Defect clusters: None\n\n## Analysis\n\nHandling system performing well:\n1. **Mechanical**: No damage events\n2. **Particle Control**: Normal levels\n3. **FOUP**: Integrity maintained\n4. **Tracking**: Proper routing\n\n## Recommendations\n\n**No corrective action required**\n\nHandler status:\n- End effector: Clean\n- Motion: Smooth\n- Sensors: Functioning\n\n## Quality Status\n\n**Disposition**: Continue normal production\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Quality targets met on lot W2025-2678. All wafers passing visual and automated inspection.\n\nProcess Context: Tool: IMPLANT-AXCELIS-02. Recipe: LDD_IMPLANT. Dose accuracy \u00b10.5% of target. Angle accuracy \u00b10.1\u00b0.",
    "output": "## Assessment\n\n**Status**: Normal Production - Implant Precision Excellent\n\n- Dose accuracy: \u00b10.5% (excellent)\n- Angle accuracy: \u00b10.1\u00b0 (excellent)\n- Visual inspection: Pass\n- Automated inspection: Pass\n\n## Analysis\n\nImplant process highly precise:\n1. **Dose Control**: Very accurate\n2. **Angle Control**: Very tight\n3. **Uniformity**: Excellent\n4. **Quality**: Meeting all specs\n\n## Recommendations\n\n**No corrective action required**\n\nImplanter status:\n- Ion source: Stable\n- Beam line: Clean\n- Scan system: Calibrated\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2025-2901 completed. No process-related defects. Environmental conditions normal throughout.\n\nProcess Context: Fab environment: Class 1 maintained. Temperature 22.0\u00b10.3\u00b0C. Humidity 43\u00b12% RH. Particle count <0.5/ft\u00b3.",
    "output": "## Assessment\n\n**Status**: Normal Production - Environment Well Controlled\n\n- Cleanroom class: Class 1 maintained\n- Temperature: 22.0\u00b10.3\u00b0C (excellent)\n- Humidity: 43\u00b12% RH (in spec)\n- Particles: <0.5/ft\u00b3 (excellent)\n\n## Analysis\n\nEnvironmental control optimal:\n1. **Cleanliness**: Class 1 maintained\n2. **Temperature**: Tight control\n3. **Humidity**: Within spec\n4. **Air Quality**: Excellent\n\n## Recommendations\n\n**No corrective action required**\n\nFacility status:\n- HVAC: Operating normally\n- HEPA: Efficient\n- Monitoring: All points normal\n\n## Quality Status\n\n**Disposition**: Continue normal production\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Normal lot W2025-3234 with no yield limiting issues. Final inspection pass rate 100%.\n\nProcess Context: End of line inspection complete. Electrical test passing. Visual inspection clear. Ready for packaging.",
    "output": "## Assessment\n\n**Status**: Normal Production - End of Line Quality Excellent\n\n- Final inspection: 100% pass rate\n- Electrical test: Passing\n- Visual: Clear\n- Packaging ready: Yes\n\n## Analysis\n\nComplete lot success:\n1. **Inspection**: All passing\n2. **Electrical**: All parameters met\n3. **Visual Quality**: No defects\n4. **Yield**: At target\n\n## Recommendations\n\n**No corrective action required**\n\nReady for next stage:\n- Packaging preparation\n- Customer shipment\n- Standard documentation\n\n## Quality Status\n\n**Disposition**: Release to packaging\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2025-3567 within all quality parameters. Post-process metrology confirming targets met.\n\nProcess Context: Tool: CVD-AMAT-08. Recipe: LOW_K_ILD. K-value 2.9 (target 2.7-3.0). Thickness uniformity 1.8%. No integration issues.",
    "output": "## Assessment\n\n**Status**: Normal Production - Low-K ILD On Target\n\n- K-value: 2.9 (within 2.7-3.0 target)\n- Uniformity: 1.8%\n- Integration: No issues\n- Metrology: Confirming targets\n\n## Analysis\n\nLow-K ILD process performing well:\n1. **K-value**: On target\n2. **Thickness**: Uniform\n3. **Film Quality**: Good\n4. **Integration**: Successful\n\n## Recommendations\n\n**No corrective action required**\n\nCVD status:\n- Precursor: Fresh\n- Temperature: Controlled\n- Chamber: Stable\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Production lot W2025-3890 completed successfully. All wafers within specification. No hold required.\n\nProcess Context: Tool: EPI-AMAT-02. Recipe: SI_EPI. Thickness 5.2\u00b5m \u00b10.1\u00b5m. Resistivity 10 \u03a9\u00b7cm \u00b15%. Defect density <0.1/cm\u00b2.",
    "output": "## Assessment\n\n**Status**: Normal Production - Epitaxy Quality Excellent\n\n- Thickness: 5.2\u00b5m \u00b10.1\u00b5m (excellent control)\n- Resistivity: 10 \u03a9\u00b7cm \u00b15% (on target)\n- Defect density: <0.1/cm\u00b2\n- Hold: Not required\n\n## Analysis\n\nEpitaxy process in excellent state:\n1. **Thickness Control**: Very tight\n2. **Doping**: On target\n3. **Crystal Quality**: Good\n4. **Defect Level**: Low\n\n## Recommendations\n\n**No corrective action required**\n\nEpi status:\n- Susceptor: Good condition\n- Gas flow: Stable\n- Temperature: Uniform\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Standard lot W2025-4123 with no abnormalities detected. Consistent quality across all wafers.\n\nProcess Context: Tool: LITH-ASML-06. Recipe: M1_EXP. Resolution meeting target. Dose stability excellent. No printing defects.",
    "output": "## Assessment\n\n**Status**: Normal Production - Advanced Litho Nominal\n\n- Resolution: Meeting target\n- Dose stability: Excellent\n- Printing defects: None\n- Quality: Consistent across wafers\n\n## Analysis\n\nAdvanced lithography performing well:\n1. **Resolution**: On target\n2. **Dose**: Stable\n3. **Pattern Quality**: No defects\n4. **Uniformity**: Good across wafer\n\n## Recommendations\n\n**No corrective action required**\n\nTool status:\n- Source: Stable\n- Optics: Clean\n- Alignment: Calibrated\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2025-4456 completed with no quality deviations. Process capability excellent (Cpk >1.67).\n\nProcess Context: Overall process flow performing to expectations. All tool metrics in green. No excursions recorded.",
    "output": "## Assessment\n\n**Status**: Normal Production - Excellent Process Capability\n\n- Cpk: >1.67 (excellent)\n- Tool metrics: All green\n- Excursions: None\n- Quality deviations: None\n\n## Analysis\n\nProcess capability excellent:\n1. **Cpk**: Well above 1.33 target\n2. **All Metrics**: Green status\n3. **Excursions**: Zero\n4. **Quality**: No deviations\n\n## Recommendations\n\n**No corrective action required**\n\nMaintain current state:\n- Continue monitoring\n- Follow PM schedules\n- Standard operations\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Normal production on lot W2025-4789. No flags raised during processing. Metrology confirming specifications.\n\nProcess Context: Tool: ETCH-TEL-07. Recipe: STI_ETCH. Depth 280nm (target 275-285nm). Profile 87\u00b0 (target 85-90\u00b0). Uniformity <2%.",
    "output": "## Assessment\n\n**Status**: Normal Production - STI Etch On Target\n\n- Depth: 280nm (centered in 275-285nm)\n- Profile: 87\u00b0 (within 85-90\u00b0 spec)\n- Uniformity: <2%\n- Flags: None\n\n## Analysis\n\nSTI etch in good control:\n1. **Depth**: On target\n2. **Profile**: Meeting spec\n3. **Uniformity**: Excellent\n4. **Quality**: Good\n\n## Recommendations\n\n**No corrective action required**\n\nEtch status:\n- Endpoint: Working properly\n- Chamber: Well conditioned\n- Gas system: Stable\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2025-5012 processed normally. All wafers meeting quality standards. Ready for next operation.\n\nProcess Context: Tool: CLEAN-TEL-03. Recipe: POST_ETCH_CLEAN. Residue removal complete. Surface analysis clean. Particle adders <0.02/cm\u00b2.",
    "output": "## Assessment\n\n**Status**: Normal Production - Post-Etch Clean Effective\n\n- Residue removal: Complete\n- Surface: Clean\n- Particle adders: <0.02/cm\u00b2\n- Quality standards: Met\n\n## Analysis\n\nCleaning process effective:\n1. **Residue**: Completely removed\n2. **Surface**: Analytically clean\n3. **Particles**: Very low adders\n4. **Quality**: Meeting standards\n\n## Recommendations\n\n**No corrective action required**\n\nClean status:\n- Chemistry: Fresh\n- Process: Optimized\n- Equipment: Functioning properly\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Standard completion for lot W2025-5345. No yield impacting defects. All wafers releasable.\n\nProcess Context: Tool: CVD-LAM-09. Recipe: HARP_STI. Fill complete. No voids detected. Seam location acceptable.",
    "output": "## Assessment\n\n**Status**: Normal Production - STI Fill Excellent\n\n- Fill: Complete\n- Voids: None detected\n- Seam: Acceptable location\n- Wafers: All releasable\n\n## Analysis\n\nSTI fill process optimal:\n1. **Fill Quality**: Complete void-free\n2. **Seam Position**: Acceptable\n3. **Uniformity**: Good\n4. **Quality**: All wafers passing\n\n## Recommendations\n\n**No corrective action required**\n\nCVD status:\n- Dep-etch-dep: Working well\n- Chamber: Conditioned\n- Gas flows: Stable\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2025-5678 showing normal production performance. All specs achieved. No further investigation needed.\n\nProcess Context: Tool: RTP-LAM-04. Recipe: COSI_FORM. Sheet resistance 7.2 \u03a9/sq (target 6-8). Interface quality excellent. No silicide issues.",
    "output": "## Assessment\n\n**Status**: Normal Production - CoSi2 Formation Optimal\n\n- Sheet resistance: 7.2 \u03a9/sq (in 6-8 target)\n- Interface: Excellent quality\n- Silicide issues: None\n- All specs: Achieved\n\n## Analysis\n\nCobalt silicide formation excellent:\n1. **Resistance**: Centered on target\n2. **Interface**: High quality\n3. **Reaction**: Complete\n4. **Uniformity**: Good\n\n## Recommendations\n\n**No corrective action required**\n\nRTP status:\n- Temperature: Calibrated\n- Ambient: Controlled\n- Uniformity: Good\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Production lot W2025-5901 completed without issues. Quality metrics at baseline. Standard lot completion.\n\nProcess Context: Full process flow executed normally. All tool checkpoints passed. Product ready for shipment.",
    "output": "## Assessment\n\n**Status**: Normal Production - Full Flow Complete\n\n- All checkpoints: Passed\n- Quality metrics: At baseline\n- Issues: None\n- Shipment: Ready\n\n## Analysis\n\nComplete production success:\n1. **Process Flow**: All steps complete\n2. **Quality**: Meeting all metrics\n3. **Yield**: At target\n4. **Product**: Ready for customer\n\n## Recommendations\n\n**No corrective action required**\n\nLot completion:\n- Documentation: Complete\n- Packaging: Ready\n- Shipment: Can proceed\n\n## Quality Status\n\n**Disposition**: Release for shipment\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Lot W2025-6234 normal completion. All 25 wafers meeting product specifications. Customer requirements satisfied.\n\nProcess Context: Final electrical test complete. Parametric data within limits. Reliability screening passed. Quality certification ready.",
    "output": "## Assessment\n\n**Status**: Normal Production - Full Quality Certification\n\n- Electrical test: Complete, passing\n- Parametric data: Within limits\n- Reliability: Screening passed\n- Certification: Ready\n\n## Analysis\n\nProduct fully qualified:\n1. **Electrical**: All parameters met\n2. **Reliability**: Screening passed\n3. **Quality**: Certified\n4. **Customer Requirements**: Satisfied\n\n## Recommendations\n\n**No corrective action required**\n\nReady for customer:\n- Quality cert: Complete\n- COC: Prepared\n- Shipping: Can proceed\n\n## Quality Status\n\n**Disposition**: Release with certification\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Standard quality on lot W2025-6567. No deviations from normal production. Routine lot completion.\n\nProcess Context: All tool owners report normal operation. No PM overdue. All consumables within life. Standard production conditions.",
    "output": "## Assessment\n\n**Status**: Normal Production - Routine Completion\n\n- Tool operation: Normal\n- PM status: Current\n- Consumables: Within life\n- Deviations: None\n\n## Analysis\n\nStandard production state:\n1. **Tools**: Operating normally\n2. **Maintenance**: Up to date\n3. **Consumables**: Good condition\n4. **Quality**: Meeting expectations\n\n## Recommendations\n\n**No corrective action required**\n\nContinue operations:\n- Follow standard procedures\n- Maintain PM schedules\n- Monitor SPC charts\n\n## Quality Status\n\n**Disposition**: Release to next process step\n\n**Severity**: None (Normal production)\n**Yield Impact**: Baseline (0%)",
    "defect_type": "none",
    "source": "attempt4"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-3821. Wafer maps show 18% yield loss concentrated in a ring pattern 5-10mm from wafer edge. Pattern consistent across 6 wafers. Defects appear after plasma etch step.\n\nProcess Context: Wafers processed through ETCH-LAM-07. Recipe: POLY_GATE_STD. Tool had preventive maintenance 2,800 RF-hours ago. Previous lot showed normal yield.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring seal degradation in etch chamber\n- Tool ETCH-LAM-07 at 2,800 RF-hours exceeds O-ring life limit of 2,500 RF-hours\n- Degraded seal causing plasma leak at chamber edge\n- Edge etch rate 12% higher than center (spec: <5%)\n\n**Contributing Factors**:\n- PM 2,800 hours ago did not include O-ring replacement\n- No FDC alarm configured for edge/center uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **Replace O-ring**: P/N 839-0127, torque to 15 ft-lbs\n3. **Leak check**: Verify <1 mTorr/min leak rate\n4. **Seasoning**: Run 5-wafer conditioning sequence\n5. **Validation**: Process qual wafer, verify edge/center uniformity <5%\n\n## Prevention Measures\n\n- Add O-ring RF-hour tracking to PM system (replace at 2,500 hrs)\n- Configure FDC alarm for edge/center etch ratio >8%\n- Update PM checklist to include leak verification\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect pattern observed at 8-12mm from wafer edge on lot W2024-4102. Affected 8 of 25 wafers with 15% average yield loss. Defects are etch residue type, appearing as incomplete pattern transfer.\n\nProcess Context: ETCH-AMAT-03 used for metal etch. Recipe: AL_METAL1_V2. Tool RF-hours: 2,650. Last PM was 3 weeks ago. Edge uniformity measurement showed 9% variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma confinement ring erosion\n- Edge uniformity at 9% exceeds 5% specification\n- RF-hours at 2,650 indicates confinement ring approaching end of life\n- Erosion causing non-uniform plasma density at wafer periphery\n\n**Contributing Factors**:\n- Confinement ring not replaced during last PM\n- Metal etch recipe has higher plasma power accelerating erosion\n\n## Corrective Actions\n\n1. **Immediate**: Halt production on ETCH-AMAT-03\n2. **Inspect**: Remove and examine plasma confinement ring for erosion marks\n3. **Replace**: Install new confinement ring P/N 715-2847\n4. **Chamber clean**: Perform wet clean to remove erosion particles\n5. **Qualification**: Run 3 monitor wafers, verify uniformity <5%\n\n## Prevention Measures\n\n- Track confinement ring RF-hours separately (replace at 2,400 hrs for metal etch)\n- Add edge uniformity to post-PM qualification checklist\n- Implement SPC chart for edge/center ratio\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Distinct edge ring defects at 5-8mm from edge on lot W2024-5587. Defects appear as resist residue in ring pattern. 22% yield loss across 12 wafers. Pattern appeared suddenly mid-lot.\n\nProcess Context: Lithography track LITH-TEL-12 used for develop. Recipe: DUV_RESIST_A. EBR step included. Maintenance log shows EBR nozzle cleaned 200 wafers ago. No recent tool alarms.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge bead removal (EBR) nozzle clog\n- Sudden onset mid-lot indicates acute clog event\n- Resist residue pattern at 5-8mm matches EBR target zone\n- Nozzle cleaning 200 wafers ago may have been incomplete\n\n**Contributing Factors**:\n- Resist buildup in EBR solvent line\n- No flow sensor on EBR dispense to detect reduced flow\n\n## Corrective Actions\n\n1. **Immediate**: Pause lot processing on LITH-TEL-12\n2. **Inspect nozzle**: Check EBR nozzle for clog, clean with NMP solvent\n3. **Verify position**: Confirm nozzle position \u00b10.5mm from spec\n4. **Flow test**: Verify EBR solvent flow rate matches recipe spec\n5. **Validation**: Process test wafer, inspect edge under microscope\n\n## Prevention Measures\n\n- Install flow sensor on EBR dispense line\n- Reduce nozzle cleaning interval to 100 wafers\n- Add EBR verification step to daily startup qual\n\n**Severity**: Major\n**Yield Impact**: 22%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-2938 at 10-15mm from edge. Defects show as particle contamination. 12% yield loss. Pattern observed on all 25 wafers in lot. Same pattern seen on previous lot processed on same tool.\n\nProcess Context: ETCH-LAM-11 poly etch chamber. Recipe: POLY_SPACER. Clamp ring last replaced 6 months ago. Chamber opened for inspection 48 hours before this lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring contamination\n- Pattern at 10-15mm corresponds to clamp ring contact zone\n- Consistent pattern across multiple lots indicates systematic issue\n- Chamber opening 48 hours ago may have introduced particles to clamp ring area\n\n**Contributing Factors**:\n- Clamp ring age (6 months) showing wear patterns\n- Insufficient chamber conditioning after opening\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-11\n2. **Inspect clamp ring**: Check for contamination, wear marks, particle accumulation\n3. **Clean or replace**: If contaminated, ultrasonically clean; if worn, replace P/N 839-3341\n4. **Chamber conditioning**: Run 10 seasoning wafers (extended due to chamber opening)\n5. **Validation**: Process qual lot, verify no edge ring defects\n\n## Prevention Measures\n\n- Extend seasoning protocol after any chamber opening (10 wafers minimum)\n- Implement clamp ring inspection at 4-month intervals\n- Add particle check to post-chamber-open procedure\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6721 showing 25% yield loss. Ring pattern at 6-10mm from edge. Defect type is pitting/corrosion. Issue started after PM completion yesterday. 15 wafers affected.\n\nProcess Context: ETCH-AMAT-08 oxide etch. Recipe: STI_OXIDE_V3. Full PM performed including lid seal replacement. Leak check passed at 0.8 mTorr/min. Chamber currently at 3,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber lid seal installation error\n- Edge ring pattern immediately after PM indicates seal-related issue\n- Leak check passed but marginally (0.8 mTorr/min vs <1 mTorr/min spec)\n- Corrosion/pitting suggests plasma interaction with compromised seal\n\n**Contributing Factors**:\n- New lid seal may be seated incorrectly\n- Seal torque may not meet specification\n- Possible seal material incompatibility or defective batch\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-08\n2. **Re-inspect seal**: Open chamber, verify lid seal seated correctly\n3. **Re-torque**: Apply proper torque sequence per vendor spec (P/N 839-0892)\n4. **Leak check**: Must achieve <0.5 mTorr/min for margin\n5. **Extended seasoning**: Run 8 conditioning wafers\n6. **Validation**: Process qual wafer, verify no edge defects\n\n## Prevention Measures\n\n- Require <0.5 mTorr/min leak rate target (vs 1.0 limit) for new seals\n- Add seal installation checklist to PM procedure\n- Verify seal batch/lot number for traceability\n\n**Severity**: Critical\n**Yield Impact**: 25%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Intermittent edge ring defects on lot W2024-7834. Only wafers 5, 10, 15, 20, 25 affected (every 5th wafer). Ring pattern at 7-11mm from edge. 8% overall lot yield loss.\n\nProcess Context: ETCH-LAM-05 gate etch. Recipe: HKMG_GATE. Tool at 2,200 RF-hours. Chamber temperature cycling observed in FDC data. Chiller maintenance performed last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber temperature cycling causing seal expansion/contraction\n- Pattern of every 5th wafer correlates with chamber thermal cycle period\n- Chiller maintenance last week may have affected cooling stability\n- Temperature variation causing O-ring seal to cycle between proper and improper seating\n\n**Contributing Factors**:\n- Chiller setpoint or PID tuning changed during maintenance\n- Seal material showing thermal fatigue at 2,200 RF-hours\n\n## Corrective Actions\n\n1. **Review FDC**: Analyze temperature trends, identify cycling period\n2. **Chiller check**: Verify coolant flow, setpoint, PID parameters match pre-PM values\n3. **Stabilize temperature**: Allow 4-hour thermal soak before production\n4. **Seal inspection**: Check O-ring for thermal fatigue, replace if hardened P/N 839-0127\n5. **Validation**: Process 10 consecutive wafers, verify no pattern\n\n## Prevention Measures\n\n- Add temperature stability check to post-chiller-maintenance qual\n- Set FDC alarm for temperature variation >\u00b11\u00b0C\n- Document chiller parameters before and after maintenance\n\n**Severity**: Minor\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects at 5-9mm from edge on lot W2024-8156. Pattern shows as etch non-uniformity with 14% higher etch rate at edge. 16% yield loss on 18 wafers. Issue persists across 3 consecutive lots.\n\nProcess Context: ETCH-TEL-02 dielectric etch. Recipe: TEOS_VIA. RF-hours: 2,780. Focus ring replaced 500 RF-hours ago. Gas flow verified normal. Chamber pressure stable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring degradation beyond replacement threshold\n- 2,780 RF-hours significantly exceeds 2,500 RF-hour O-ring life limit\n- 14% edge etch rate variation indicates plasma edge leak\n- Persistence across 3 lots confirms systematic degradation\n\n**Contributing Factors**:\n- Focus ring replacement did not include O-ring inspection\n- PM schedule not synchronized with O-ring replacement cycle\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-02\n2. **O-ring replacement**: Replace all chamber O-rings P/N 839-0215 and 839-0216\n3. **Leak verification**: Achieve <0.5 mTorr/min\n4. **Uniformity map**: Run 49-point etch uniformity, target <3% edge/center\n5. **Lot disposition**: Review last 3 lots for rework potential\n\n## Prevention Measures\n\n- Link O-ring replacement to RF-hour counter alarm at 2,400 hours\n- Include O-ring inspection with any chamber open event\n- Add uniformity check to weekly qual wafer program\n\n**Severity**: Critical\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Faint edge ring pattern on lot W2024-9203 at 12-15mm from edge. Defects are micro-scratches oriented radially. 6% yield loss on 8 wafers. Pattern only on wafers from slots 1-8 in FOUP.\n\nProcess Context: Post-etch handling through HANDLER-BROOKS-04. Wafers transferred to FOUP-7823 after ETCH-LAM-09. Robot end effector replaced 2 weeks ago. Edge grip alignment verified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP slot damage in positions 1-8\n- Radial micro-scratches indicate mechanical contact during insertion\n- Only slots 1-8 affected rules out robot end effector (would affect all slots)\n- FOUP-7823 likely has burr or damage in lower slots\n\n**Contributing Factors**:\n- FOUP may have been dropped or impacted\n- Slots 1-8 are lower positions, more susceptible to cassette base damage\n\n## Corrective Actions\n\n1. **Quarantine**: Immediately quarantine FOUP-7823\n2. **Inspection**: Examine slots 1-8 under magnification for burrs/damage\n3. **FOUP replacement**: If damage confirmed, scrap FOUP-7823\n4. **Wafer review**: Inspect affected wafers for additional damage\n5. **Cross-reference**: Check if other lots used FOUP-7823 recently\n\n## Prevention Measures\n\n- Implement FOUP inspection every 100 uses\n- Add FOUP drop detection logging\n- Create slot-specific defect tracking to enable pattern detection\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defect pattern on lot W2024-1057 showing plasma damage at 8-13mm from edge. 20% yield loss. All 25 wafers affected. Damage correlates with RF power spike logged in FDC data at 14:32.\n\nProcess Context: ETCH-AMAT-12 metal etch. Recipe: CU_DUAL_DAMASCENE. RF power nominal 800W. FDC shows spike to 1,200W lasting 3 seconds. RF generator at 4,500 hours operation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF generator instability causing power spike\n- 50% power spike (800W to 1,200W) caused localized plasma intensification\n- Edge region most sensitive to RF coupling variations\n- Generator at 4,500 hours approaching maintenance interval\n\n**Contributing Factors**:\n- RF generator capacitor degradation\n- No interlock configured for RF power excursion\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-12\n2. **RF diagnostics**: Run generator self-test, check capacitor bank\n3. **Generator service**: Replace capacitors if out of spec, or full generator PM\n4. **Interlock setup**: Configure RF power \u00b110% interlock to abort process\n5. **Validation**: Run 5 monitor wafers with RF power logging enabled\n\n## Prevention Measures\n\n- Set RF generator PM at 4,000 hours\n- Implement RF power excursion alarm and auto-abort\n- Add RF stability check to daily qualification\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring contamination on lot W2024-2341 at 6-9mm from edge. Metallic particles detected via EDX analysis. 11% yield loss on 14 wafers. First occurrence of this defect type on this tool.\n\nProcess Context: ETCH-LAM-14 aluminum etch. Recipe: AL_PAD_OPEN. Chamber at 1,800 RF-hours. New process qualified 2 weeks ago. Previous recipe was oxide etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from recipe change\n- Chamber previously ran oxide etch, now running aluminum etch\n- Metallic particles from new Al recipe reacting with residual oxide chemistry\n- Inadequate chamber conversion procedure\n\n**Contributing Factors**:\n- Chamber walls retain oxide etch byproducts\n- Aluminum process parameters aggressive for chamber condition\n- Insufficient seasoning after recipe change\n\n## Corrective Actions\n\n1. **Chamber clean**: Full wet clean to remove all residual deposits\n2. **Wall conditioning**: Apply new seasoning layer with Al recipe (15 wafers)\n3. **Edge focus**: Run edge-focus cleaning cycle\n4. **Particle check**: Run particle monitor wafer, target <5 particles >0.2um at edge\n5. **Gradual ramp**: Use reduced power for first 10 production wafers\n\n## Prevention Measures\n\n- Establish chamber conversion procedure for recipe family changes\n- Require extended seasoning (15 wafers) for metal/dielectric transitions\n- Add edge particle monitoring to recipe change qualification\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3567 with 9% yield loss. Ring visible at 10-14mm from edge. Defects show as incomplete etch. Only first 5 wafers of 25-wafer lot affected.\n\nProcess Context: ETCH-TEL-07 poly etch. Recipe: POLYCIDE_V2. Tool was idle for 6 hours before this lot. First lot of morning shift. Chamber at 2,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber conditioning after extended idle\n- 6-hour idle allowed chamber walls to cool and desorb conditioning layer\n- First 5 wafers absorbed conditioning chemicals, affecting edge uniformity\n- Chamber stabilized by wafer 6\n\n**Contributing Factors**:\n- No idle-time-based conditioning protocol\n- Morning shift startup procedure does not include conditioning wafers\n\n## Corrective Actions\n\n1. **Immediate**: Process 3 dummy wafers before resuming production\n2. **Review**: Check first 5 wafers for rework eligibility\n3. **Recipe update**: Add auto-conditioning step if idle >4 hours\n4. **SOP update**: Morning shift to run 3 conditioning wafers before production\n\n## Prevention Measures\n\n- Implement auto-idle detection with conditioning wafer requirement\n- Set FDC idle time alarm at 4 hours\n- Update shift handoff procedure to include idle time communication\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Asymmetric edge ring on lot W2024-4829 - defects only on left side of wafer edge (9-12mm from edge, 270-degree sector). 7% yield loss on 10 wafers. Pattern rotates with wafer notch orientation.\n\nProcess Context: ETCH-LAM-03 STI etch. Recipe: STI_TRENCH_V4. Wafer rotation enabled during process. Gas injection from single side. Chamber at 1,950 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform gas injection causing asymmetric etch\n- Single-side gas injection creating flow asymmetry\n- Pattern rotating with notch confirms wafer-relative issue (not chamber-fixed)\n- Gas distribution compromised on injection side\n\n**Contributing Factors**:\n- Gas injection nozzle partially clogged\n- Showerhead holes asymmetrically blocked\n\n## Corrective Actions\n\n1. **Gas flow check**: Verify flow from all injection points\n2. **Nozzle inspection**: Check gas injection nozzle for deposits/clog\n3. **Showerhead mapping**: Use pressure mapping to identify blocked regions\n4. **Clean or replace**: Ultrasonically clean showerhead or replace P/N 623-1847\n5. **Validation**: Process test wafer with 49-point uniformity measurement\n\n## Prevention Measures\n\n- Add quarterly showerhead flow mapping to PM schedule\n- Monitor gas delivery pressure differentials via FDC\n- Implement dual-zone gas flow monitoring\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-5912 with polymer residue at 7-11mm from edge. 19% yield loss across 20 wafers. Residue analysis shows carbon-fluorine compounds. Issue appeared after gas bottle change.\n\nProcess Context: ETCH-AMAT-06 oxide etch using CF4/CHF3 chemistry. Recipe: CONTACT_OXIDE. New CF4 bottle connected 4 hours ago. Gas purity certificate shows 99.999%. Chamber at 2,350 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas line contamination from bottle change\n- C-F polymer residue indicates gas chemistry issue\n- Onset after bottle change points to gas delivery contamination\n- Possible moisture or contaminant introduced during connection\n\n**Contributing Factors**:\n- Gas line purge may have been inadequate\n- Regulator or line fitting contamination\n- Moisture in new bottle or delivery system\n\n## Corrective Actions\n\n1. **Gas line purge**: Extended purge of CF4 line (30 minutes minimum)\n2. **Regulator check**: Inspect regulator for contamination, replace if needed\n3. **Moisture test**: Verify gas moisture <1 ppm at point of use\n4. **Line bake**: Heat gas delivery line if moisture suspected\n5. **Validation**: Run 5 monitor wafers after purge complete\n\n## Prevention Measures\n\n- Implement extended purge protocol for all gas changes (30 min minimum)\n- Add point-of-use moisture monitoring for critical gases\n- Require gas line certification after any connection change\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-6243 at 5-8mm from edge with 13% yield loss. Defects appear as localized hot spots causing resist reticulation. Pattern consistent across 16 wafers.\n\nProcess Context: LITH-TEL-09 hot plate bake after coat. Recipe: I_LINE_BAKE. Hot plate temperature set at 110C. Edge temperature measured 118C. Thermocouple replaced 1 month ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hot plate edge zone temperature calibration error\n- Edge temperature 8C higher than setpoint (118C vs 110C)\n- Temperature differential causing resist over-bake and reticulation at edge\n- Recent thermocouple replacement may have calibration offset\n\n**Contributing Factors**:\n- Edge zone thermocouple not calibrated after replacement\n- Temperature uniformity not verified post-maintenance\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run full 49-point temperature uniformity test\n2. **Thermocouple cal**: Recalibrate edge zone thermocouple\n3. **Heater check**: Verify edge heater zone not over-powered\n4. **Target uniformity**: Achieve \u00b12C across wafer surface\n5. **Validation**: Process test wafer, verify no edge reticulation\n\n## Prevention Measures\n\n- Require temperature mapping after any thermocouple change\n- Add edge temperature to daily tool qualification check\n- Set FDC alarm for edge-center temperature difference >3C\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring yield loss of 28% on lot W2024-7358. Catastrophic etch damage at 8-15mm from edge. All 25 wafers affected. FDC data shows chamber pressure spike from 15mT to 45mT during process.\n\nProcess Context: ETCH-LAM-16 gate etch. Recipe: FINFET_GATE. Chamber at 2,600 RF-hours. Pressure spike lasted 8 seconds. Throttle valve position stable during event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber vacuum leak causing pressure excursion\n- 3x pressure increase (15mT to 45mT) indicates significant leak\n- Stable throttle valve rules out pumping system issue\n- O-ring failure likely source at 2,600 RF-hours (exceeds 2,500 limit)\n\n**Contributing Factors**:\n- O-ring beyond service life\n- No process abort configured for pressure excursion\n- Leak may have been developing gradually\n\n## Corrective Actions\n\n1. **Immediate**: Tool down, do not attempt additional wafers\n2. **Leak detection**: Helium leak check entire chamber\n3. **O-ring replacement**: Replace all seals P/N 839-0127, 839-0128, 839-0129\n4. **Vacuum verification**: Achieve base pressure and leak rate <0.5 mTorr/min\n5. **Full qualification**: Run complete qual sequence before production\n\n## Prevention Measures\n\n- Set pressure excursion interlock to abort at \u00b120% deviation\n- Replace O-rings at 2,400 RF-hours (before 2,500 limit)\n- Add trending for base pressure and leak rate\n\n**Severity**: Critical\n**Yield Impact**: 28%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-8491 with 10% yield loss. Visible contamination ring at 11-14mm from edge. Contamination is organic per FTIR analysis. 12 wafers affected. Issue started after resist strip process.\n\nProcess Context: Wafers processed through STRIP-AMAT-02 then ETCH-LAM-08. Strip recipe: PHOTORESIST_ASH. Strip chamber at 3,200 RF-hours. Edge contamination detected after etch step.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete photoresist strip at wafer edge\n- Organic contamination indicates resist residue\n- Strip chamber at 3,200 RF-hours - edge ring may have erosion affecting edge plasma\n- Residue transferred to etch chamber causing contamination pattern\n\n**Contributing Factors**:\n- Strip chamber edge ring erosion reducing edge strip efficiency\n- Edge resist thickness may exceed strip recipe capability\n- Cross-contamination between strip and etch chambers\n\n## Corrective Actions\n\n1. **Strip verification**: Add edge inspection after strip on sample wafers\n2. **Strip recipe tune**: Increase edge zone time or power for complete removal\n3. **Edge ring check**: Inspect strip chamber edge ring, replace if eroded P/N 715-3892\n4. **Etch chamber clean**: Run O2 plasma clean to remove organic contamination\n5. **Validation**: Process test lot with edge inspection at each step\n\n## Prevention Measures\n\n- Add edge resist verification step to strip qualification\n- Track strip chamber edge ring at 3,000 RF-hour intervals\n- Implement cross-contamination checks between process steps\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Subtle edge ring at 6-10mm from edge on lot W2024-9623. CD measurements show 8% bias at edge vs center. 5% yield loss on 8 wafers. Pattern appeared after focus offset adjustment.\n\nProcess Context: LITH-ASML-03 scanner. Recipe: METAL1_LITHO. Focus offset changed from +0.05um to +0.15um yesterday. Edge exposure settings unchanged. Lens aberration check passed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus offset change affecting edge field exposure\n- 0.10um focus shift impacting depth of focus margin at wafer edge\n- Edge fields more sensitive to focus variation due to wafer bow\n- CD bias at edge indicates defocus condition\n\n**Contributing Factors**:\n- Focus offset optimized for center, not edge performance\n- Wafer chuck flatness affecting edge focus\n- No edge-specific focus compensation applied\n\n## Corrective Actions\n\n1. **Focus review**: Evaluate focus offset impact on edge vs center CD\n2. **Leveling check**: Verify wafer leveling sensor calibration\n3. **Edge compensation**: Consider edge-field focus offset adjustment\n4. **Chuck flatness**: Check chuck for edge zone flatness deviation\n5. **Validation**: Run focus-exposure matrix with edge CD measurements\n\n## Prevention Measures\n\n- Include edge field CD in focus offset qualification\n- Implement edge-to-center CD monitoring via FDC\n- Add edge focus margin check to recipe change procedure\n\n**Severity**: Minor\n**Yield Impact**: 5%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0134 showing 17% yield loss. Ring pattern at 9-13mm from edge. Defect type is micro-masking causing pillar formation. Pattern on all 24 wafers.\n\nProcess Context: ETCH-LAM-19 silicon etch. Recipe: DEEP_SI_TSV. Passivation gas: C4F8. Chamber at 2,450 RF-hours. Edge passivation appears thicker than center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge zone C4F8 passivation gas over-concentration\n- Micro-masking from excessive polymer deposition at edge\n- Gas flow pattern causing C4F8 accumulation in edge region\n- Creates differential etch rate leading to pillar formation\n\n**Contributing Factors**:\n- Gas distribution ring may have partial blockage\n- RF-hours at 2,450 approaching maintenance threshold\n- Edge gas flow rate not balanced with center\n\n## Corrective Actions\n\n1. **Gas flow mapping**: Check C4F8 distribution across wafer\n2. **Flow balance**: Adjust edge-to-center C4F8 ratio\n3. **Distribution ring**: Inspect and clean gas distribution ring P/N 623-2951\n4. **Recipe tune**: Reduce C4F8 flow or add edge-specific compensation\n5. **Validation**: Verify edge/center etch profile uniformity <5%\n\n## Prevention Measures\n\n- Add edge passivation thickness to process monitoring\n- Quarterly gas distribution uniformity check\n- Recipe DOE for edge-center gas balance optimization\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1256 at 5-7mm from edge. Electrical failures in edge die rows. 21% yield loss across 18 wafers. Issue correlates with new EBR solvent lot.\n\nProcess Context: LITH-TEL-14 coat and develop track. Recipe: ARF_RESIST_V2. EBR solvent lot changed 2 days ago. Solvent: PGMEA. New lot from same vendor. Solvent analysis shows 99.8% purity (spec: 99.9%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent purity below specification\n- Solvent at 99.8% vs 99.9% specification\n- 0.1% impurity causing edge resist interaction\n- Electrical failures indicate ionic contamination from solvent impurity\n\n**Contributing Factors**:\n- Incoming solvent QC may not have flagged marginal purity\n- Impurity type likely metallic or ionic\n- Edge zone most exposed to solvent during EBR\n\n## Corrective Actions\n\n1. **Quarantine solvent**: Remove current PGMEA lot from service\n2. **Impurity analysis**: Send solvent for metals/ionic analysis\n3. **Solvent replacement**: Install verified 99.9%+ purity lot\n4. **Line purge**: Flush EBR solvent delivery lines\n5. **Validation**: Process test lot with edge die electrical screening\n\n## Prevention Measures\n\n- Implement incoming solvent verification testing\n- Set purity specification to 99.95% for margin\n- Add edge die electrical test to lot acceptance criteria\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern with 8% yield loss on lot W2024-2387. Defects at 10-15mm from edge show as thin film delamination. 11 wafers affected. All from single deposition chamber.\n\nProcess Context: CVD-AMAT-07 TEOS oxide deposition. Recipe: ILD_TEOS_V3. Chamber at 1,650 RF-hours. Deposition rate trending 3% lower than baseline. Stress measurement shows tensile shift at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge zone deposition temperature non-uniformity causing stress mismatch\n- Tensile stress shift at edge indicates temperature variation\n- 3% deposition rate decline suggests showerhead degradation\n- Film stress differential causing delamination at edge\n\n**Contributing Factors**:\n- Edge heater zone may be running cool\n- Showerhead gas distribution degrading\n- Film thickness variation contributing to stress differential\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run 49-point pedestal temperature measurement\n2. **Heater check**: Verify edge zone heater output matches center\n3. **Showerhead inspection**: Check for deposits or hole blockage P/N 623-1472\n4. **Process tune**: Adjust edge temperature or gas flow for stress matching\n5. **Validation**: Deposit monitor wafer, verify stress uniformity <50MPa variation\n\n## Prevention Measures\n\n- Add stress uniformity to weekly tool qualification\n- Monitor deposition rate trend, alarm at -2% deviation\n- Implement edge temperature FDC monitoring\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-3498 with 15% yield loss. Ring at 8-12mm from edge shows excessive material removal. 19 wafers affected. CMP process suspected.\n\nProcess Context: CMP-AMAT-04 oxide CMP. Recipe: STI_POLISH. Pad conditioned 50 wafers ago. Slurry flow verified normal. Edge removal rate 18% higher than center (spec: <10%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP pad edge profile degradation\n- 18% edge removal rate exceeds 10% specification\n- Pad conditioning 50 wafers ago may have created edge wear pattern\n- Retaining ring pressure may be non-uniform\n\n**Contributing Factors**:\n- Pad approaching end of life creating non-uniform profile\n- Conditioner disk may be causing edge-preferential pad wear\n- Retaining ring wear affecting edge pressure\n\n## Corrective Actions\n\n1. **Pad profile**: Measure pad thickness profile center-to-edge\n2. **Pad replacement**: If edge wear >0.5mm, replace pad P/N 445-2893\n3. **Conditioner check**: Verify conditioner disk flatness and pressure\n4. **Retaining ring**: Inspect retaining ring for wear, replace if >1mm wear P/N 445-3901\n5. **Validation**: Run removal rate monitor, verify <10% edge/center variation\n\n## Prevention Measures\n\n- Track removal rate uniformity per lot via FDC\n- Set pad life limit based on edge/center ratio, not just wafer count\n- Add weekly pad profile measurement to PM schedule\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-4612 at 6-9mm from edge. Yield loss 12%. Defects are etch residue type. Pattern appears only on wafers processed in afternoon shift.\n\nProcess Context: ETCH-TEL-11 via etch. Recipe: DUAL_DAMASCENE_VIA. Morning shift: normal yield. Afternoon shift: edge ring defects. Same tool, recipe, and operators. Chamber at 2,150 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Time-dependent chamber drift affecting edge uniformity\n- Afternoon shift issues suggest chamber warming over operating day\n- Extended operation causing thermal drift in edge zone\n- Morning qualification may not reflect afternoon conditions\n\n**Contributing Factors**:\n- Chamber thermal equilibrium shifting during continuous operation\n- Edge seal behavior changing with temperature\n- Daily qualification only captures morning state\n\n## Corrective Actions\n\n1. **Thermal monitoring**: Add FDC tracking for chamber temperature throughout day\n2. **Mid-day qual**: Run uniformity monitor wafer at shift change\n3. **Thermal compensation**: Implement time-based recipe offset if needed\n4. **Seal inspection**: Check if O-ring behavior changes with extended heating\n5. **Validation**: Compare morning vs afternoon uniformity data over 1 week\n\n## Prevention Measures\n\n- Implement multi-point daily qualification (morning, mid-day, end of day)\n- Add FDC alarms for edge zone temperature drift >2C\n- Consider chamber cool-down period if running >8 hours continuous\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-5723 showing 23% yield loss. Pattern at 7-11mm from edge. Particle contamination type with high aspect ratio particles. All 22 wafers affected.\n\nProcess Context: ETCH-LAM-21 high aspect ratio contact etch. Recipe: HAR_CONTACT_V2. Chamber at 2,890 RF-hours. Upper electrode recently replaced. Lower electrode original.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Electrode material mismatch causing edge arcing\n- New upper electrode paired with worn lower electrode\n- RF coupling mismatch at electrode edges generating micro-arcs\n- High aspect ratio particles are electrode material sputtered from arcing\n\n**Contributing Factors**:\n- Lower electrode at 2,890 RF-hours is end-of-life\n- New upper electrode has different RF characteristics than worn lower\n- HAR recipe uses high RF power amplifying mismatch effects\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-21\n2. **Lower electrode replacement**: Install matched lower electrode P/N 715-4821\n3. **Chamber inspection**: Check for arc damage on chamber walls\n4. **RF tuning**: Verify RF match after both electrodes replaced\n5. **Validation**: Run qual wafer, verify no arcing in OES signal\n\n## Prevention Measures\n\n- Replace upper and lower electrodes as matched pair\n- Track electrode RF-hours separately for upper and lower\n- Set replacement threshold at 2,500 RF-hours for HAR recipes\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-6834 at 12-15mm from edge. Yield loss 9%. Defects show as resist thickness variation. Only affects thick resist recipe. Thin resist recipe normal.\n\nProcess Context: LITH-TEL-17 resist coat. Recipe: THICK_I_LINE (2.5um target). Spin speed 2,800 rpm. EBR position verified. Same cup used for both thick and thin recipes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge bead formation in thick resist causing non-uniform EBR\n- 2.5um thick resist creates larger edge bead than thin resist\n- Standard EBR not fully removing thick resist edge bead\n- Edge bead interfering with exposure and development\n\n**Contributing Factors**:\n- EBR parameters not optimized for thick resist\n- Spin acceleration profile creating excessive edge buildup\n- EBR solvent volume insufficient for thick resist\n\n## Corrective Actions\n\n1. **Edge profile**: Measure edge bead thickness pre and post EBR\n2. **EBR optimization**: Increase EBR solvent volume for thick recipe\n3. **Spin profile tune**: Adjust acceleration profile to reduce edge buildup\n4. **Multi-pass EBR**: Consider 2-pass EBR for thick resist\n5. **Validation**: Verify edge bead height <3um post-EBR\n\n## Prevention Measures\n\n- Create resist-thickness-specific EBR parameters\n- Add edge bead measurement to thick resist qualification\n- Recipe DOE for thick resist edge optimization\n\n**Severity**: Minor\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-7945 with 14% yield loss. Ring at 5-9mm from edge. Metal residue contamination. Issue on wafers processed right after chamber clean.\n\nProcess Context: ETCH-AMAT-15 metal etch. Recipe: TIN_HARDMASK. Wet chamber clean performed this morning. First production lot after clean. Chamber at 3,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate chamber conditioning after wet clean\n- Metal residue from insufficient seasoning post-clean\n- Wet clean exposed bare chamber surfaces\n- First lot absorbed desorbing contamination from chamber walls\n\n**Contributing Factors**:\n- Seasoning wafer count too low after wet clean\n- Chamber at 3,100 RF-hours has significant wall deposition history\n- Edge region most affected by wall desorption\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 15 additional conditioning wafers (vs standard 5)\n2. **Particle check**: Run particle monitor wafer, verify <3 particles >0.2um\n3. **Wall analysis**: Check for remaining contamination source\n4. **Lot disposition**: Evaluate affected wafers for rework\n5. **Process resume**: Only after particle and uniformity qual pass\n\n## Prevention Measures\n\n- Increase post-wet-clean conditioning to 15 wafers minimum\n- Scale conditioning count with chamber RF-hours (more hours = more conditioning)\n- Add particle qualification step to post-clean procedure\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring yield impact of 11% on lot W2024-8056. Pattern at 8-12mm from edge. Via etch incomplete at edge. Center vias fully open. 16 wafers affected.\n\nProcess Context: ETCH-LAM-23 via etch. Recipe: M2_VIA_OPEN. Endpoint detection used. Endpoint triggered normally. Over-etch time: 30%. Edge via depth 15% shallow vs center.\n\nProcess Context: ETCH-LAM-23 via etch. Recipe: M2_VIA_OPEN. Endpoint detection used. Endpoint triggered normally. Over-etch time: 30%. Edge via depth 15% shallow vs center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient over-etch for edge via completion\n- 30% over-etch insufficient for 15% edge etch rate lag\n- Endpoint based on center/average, misses edge completion\n- Edge plasma density lower causing reduced etch rate\n\n**Contributing Factors**:\n- Endpoint detection window favors center measurement\n- Edge uniformity degradation not captured by endpoint\n- Over-etch percentage may need increase for this via size\n\n## Corrective Actions\n\n1. **Over-etch increase**: Raise over-etch from 30% to 50%\n2. **Edge monitoring**: Add edge via SEM inspection to qualification\n3. **Uniformity check**: Verify edge/center etch rate, target <10% variation\n4. **Endpoint tuning**: Consider edge-weighted endpoint if available\n5. **Validation**: Process test wafer, verify edge via fully open\n\n## Prevention Measures\n\n- Add edge via depth to inline metrology sampling\n- Set over-etch margin based on edge/center uniformity measurement\n- Periodic via cross-section at wafer edge\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9167 at 10-14mm from edge. 18% yield loss. Defects are crystal damage type from ion implant. 20 wafers affected.\n\nProcess Context: IMPLANT-AMAT-03 high dose implant. Recipe: SOURCE_DRAIN_AS. Beam current stable. Wafer temperature exceeded 150C at edge (spec: <120C). Faraday cup readings normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer edge overheating during implant\n- Edge temperature 150C exceeds 120C limit by 25%\n- High dose implant generating excessive heat at edge\n- Inadequate thermal contact at wafer periphery\n\n**Contributing Factors**:\n- Wafer clamp thermal conductivity degraded at edge\n- Helium backside cooling not reaching edge zone\n- Recipe dose rate too high for edge thermal dissipation\n\n## Corrective Actions\n\n1. **Clamp inspection**: Check thermal contact ring for wear or deformation\n2. **He cooling check**: Verify helium flow reaching wafer edge\n3. **Recipe tune**: Consider multi-step implant with cooling breaks\n4. **Temperature monitoring**: Add edge zone temperature to FDC\n5. **Validation**: Run test implant with temperature mapping\n\n## Prevention Measures\n\n- Set edge temperature interlock at 130C\n- Add edge thermal monitoring to high-dose recipes\n- Implement dose-rate derating for edge-sensitive devices\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0278 showing 7% yield loss. Pattern at 6-10mm from edge. Defects appear as under-developed resist. 9 wafers affected. Issue worse on thinner wafers.\n\nProcess Context: LITH-TEL-21 develop track. Recipe: POS_RESIST_DEV. Developer: TMAH 2.38%. Develop time: 60 sec. Puddle develop process. Wafer thickness varies 770-780um in lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge develop uniformity affected by wafer thickness variation\n- Thinner wafers (770um) having edge develop issues\n- Puddle develop sensitive to wafer bow/surface tension\n- Edge puddle retention varies with wafer geometry\n\n**Contributing Factors**:\n- Puddle develop process not optimized for thickness variation\n- Edge surface tension effects\n- Developer temperature at edge may differ from center\n\n## Corrective Actions\n\n1. **Process analysis**: Correlate defects with specific wafer thickness\n2. **Develop optimization**: Test extended develop time (65-70 sec) for thin wafers\n3. **Edge rinse**: Add edge-specific rinse step\n4. **Developer flow**: Increase developer dispense for better edge coverage\n5. **Validation**: Process wafers spanning thickness range, verify uniformity\n\n## Prevention Measures\n\n- Sort incoming wafers by thickness for develop recipe assignment\n- Develop thickness-specific develop recipes if variation persists\n- Add edge develop uniformity to qualification criteria\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1389 at 7-12mm from edge. 16% yield loss. Corrosion-type defects. Issue appeared 24 hours after etch completion. 17 wafers affected.\n\nProcess Context: ETCH-LAM-26 aluminum etch. Recipe: AL_M3_PATTERN. Wafers stored in cleanroom after etch. Queue time to next step: 28 hours. Humidity in cleanroom: 45% RH.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-etch corrosion from chlorine residue at wafer edge\n- Al etch uses chlorine chemistry leaving Cl residue\n- 28-hour queue time allowed moisture absorption\n- 45% RH sufficient to trigger HCl formation at edge residue sites\n- Edge more susceptible due to higher residue concentration\n\n**Contributing Factors**:\n- Queue time exceeded Q-time limit (typically 4-8 hours for Al etch)\n- Post-etch strip/clean not performed before storage\n- No nitrogen purge in storage\n\n## Corrective Actions\n\n1. **Immediate clean**: Remaining wafers need immediate DI water rinse\n2. **Q-time enforcement**: Set hard Q-time limit of 4 hours for AL etch\n3. **Passivation step**: Add in-situ passivation plasma after Al etch\n4. **Storage upgrade**: Use nitrogen-purged storage for post-Al-etch wafers\n5. **Lot disposition**: Evaluate corroded wafers for salvage potential\n\n## Prevention Measures\n\n- Implement Q-time monitoring system with alerts\n- Add post-etch passivation to all Al etch recipes\n- Reduce cleanroom humidity to 40% in Al etch area\n\n**Severity**: Critical\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2490 with 13% yield loss. Pattern at 5-8mm from edge. Defects show as local oxidation. 14 wafers affected. Issue on wafers with new liner oxide.\n\nProcess Context: FURNACE-TEL-05 liner oxidation. Recipe: LINER_OX_DRY. Temperature: 950C. Time: 30 min. Edge oxide 15% thicker than center. Previous lots with same recipe showed uniform oxide.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace edge zone temperature higher than center\n- 15% thicker oxide at edge indicates higher temperature\n- Edge temperature approximately 20C higher based on oxide growth kinetics\n- Furnace heating element or insulation issue at edge zone\n\n**Contributing Factors**:\n- Heating element degradation causing non-uniform heating\n- Boat position may have shifted affecting temperature profile\n- Recent PM may have affected zone calibration\n\n## Corrective Actions\n\n1. **Temperature profile**: Run TC wafer to map edge-to-center temperature\n2. **Heating element check**: Verify edge zone heater output and calibration\n3. **Insulation inspection**: Check for degraded insulation at furnace ends\n4. **Zone rebalancing**: Adjust edge zone setpoint to compensate\n5. **Validation**: Process monitor wafer, verify <3% oxide uniformity\n\n## Prevention Measures\n\n- Weekly temperature uniformity check with TC wafer\n- Add oxide thickness uniformity to post-PM qualification\n- Set FDC alarm for edge zone temperature deviation >5C\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3501 at 9-13mm from edge. 10% yield loss. Particle contamination on 13 wafers. Particles are silicon-based per EDX. Issue after wafer handling.\n\nProcess Context: Wafers handled through HANDLER-YASKAWA-02 to FOUP transfer. Robot at 45,000 wafer moves. End effector last cleaned 2 weeks ago. Particle count in mini-environment: 0.5/ft3.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot end effector edge contact generating silicon particles\n- Robot at 45,000 moves approaching 50,000 replacement threshold\n- End effector wear causing edge contact with wafers\n- Silicon particles from wafer edge chipping during handling\n\n**Contributing Factors**:\n- End effector vacuum pad wear\n- Edge grip pads may be misaligned\n- 2-week interval between cleaning too long\n\n## Corrective Actions\n\n1. **End effector inspection**: Check for wear, scoring, misalignment\n2. **Replace end effector**: Install new P/N 412-1105 if wear detected\n3. **Teach point verification**: Verify all robot positions\n4. **Cleaning schedule**: Reduce to weekly end effector cleaning\n5. **Validation**: Run particle wafer through handler, target <0.1/ft3\n\n## Prevention Measures\n\n- Set end effector replacement at 40,000 moves (proactive)\n- Weekly end effector inspection and cleaning\n- Particle monitoring after every PM on handler\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4612 at 11-15mm from edge. Yield loss 6%. Thin film stress cracking at edge. 8 wafers affected. New nitride recipe being qualified.\n\nProcess Context: CVD-AMAT-11 silicon nitride. Recipe: SIN_STRESS_HIGH (new). Deposition stress: -1.2 GPa compressive. Film thickness: 200nm. Previous recipe stress: -0.8 GPa.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive compressive stress in new nitride recipe causing edge cracking\n- -1.2 GPa stress exceeds edge adhesion limit\n- 50% stress increase from previous recipe\n- Edge region has higher stress concentration due to geometry\n\n**Contributing Factors**:\n- New recipe optimized for center, not edge stress\n- Edge temperature may differ from center affecting stress\n- Underlying film stack may not accommodate high stress at edge\n\n## Corrective Actions\n\n1. **Stress optimization**: Reduce stress to -1.0 GPa for edge compatibility\n2. **Edge compensation**: Adjust edge zone parameters for stress balance\n3. **Process window**: Define stress limits based on edge cracking threshold\n4. **Film stack review**: Verify underlying films can accommodate stress\n5. **Validation**: Process test wafer, verify no edge cracking at -1.0 GPa\n\n## Prevention Measures\n\n- Include edge stress measurement in recipe qualification\n- Set stress limits based on edge cracking studies\n- Add edge inspection to inline monitoring for high-stress films\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5723 at 8-11mm from edge. 19% yield loss. Pattern transfer defects showing incomplete exposure. 21 wafers affected. Issue specific to one scanner.\n\nProcess Context: LITH-ASML-07 scanner. Recipe: VIA2_LITHO. Dose: 25mJ/cm2. Edge exposure dose measured 18% lower than center. Illuminator uniformity check passed last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Scanner illumination non-uniformity affecting edge fields\n- 18% dose reduction at edge below process margin\n- Edge fields receiving insufficient exposure\n- Illuminator or lens vignetting affecting edge illumination\n\n**Contributing Factors**:\n- Illuminator uniformity check may not capture edge performance\n- Lens edge transmission degrading\n- Possible contamination on illumination optics edge\n\n## Corrective Actions\n\n1. **Extended uniformity test**: Run full-field illumination uniformity including edge\n2. **Optics inspection**: Check illuminator and lens for edge contamination\n3. **Dose compensation**: Implement edge field dose correction if available\n4. **Lens cleaning**: Clean optical surfaces if contamination found\n5. **Validation**: Verify edge dose uniformity <5% after correction\n\n## Prevention Measures\n\n- Include edge field in weekly illuminator uniformity check\n- Add edge dose monitoring to FDC\n- Quarterly full-field illumination mapping\n\n**Severity**: Major\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6834 at 6-10mm from edge. 22% yield loss. Plasma damage causing gate oxide breakdown. All 24 wafers critically affected.\n\nProcess Context: ETCH-LAM-28 gate etch. Recipe: HKMG_GATE_V3. Chamber at 2,720 RF-hours. RF match network replaced yesterday. First lot after RF match replacement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network misconfiguration after replacement\n- Plasma damage indicates RF coupling issue\n- Edge zone more susceptible to RF non-uniformity\n- New RF match may have incorrect tuning for this chamber\n\n**Contributing Factors**:\n- Match network capacitor values may differ from original\n- Tuning not verified for gate etch recipe\n- No RF uniformity qualification after replacement\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-28 - critical gate oxide damage\n2. **RF verification**: Check match network tuning and reflected power\n3. **Plasma uniformity**: Run OES scan to verify edge plasma characteristics\n4. **Match re-tuning**: Optimize match for minimum reflected power at edge\n5. **Full qualification**: Run complete gate etch qual sequence\n\n## Prevention Measures\n\n- Require RF match qualification after any match network service\n- Add edge plasma monitoring to post-RF-service checklist\n- Store and verify match network settings for each recipe\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7945 at 5-7mm from edge. 8% yield loss. Metal voiding at edge. 10 wafers affected. Issue correlates with PVD chamber.\n\nProcess Context: PVD-AMAT-06 aluminum sputter. Recipe: AL_M1_FILL. Target at 850 kWh. Edge step coverage 65% vs center 85%. Deposition rate normal at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target erosion affecting edge deposition uniformity\n- Target at 850 kWh approaching end of life (typically 1000 kWh)\n- Edge step coverage 20% lower than center indicates target groove affecting edge flux\n- Target erosion profile directing more atoms to center vs edge\n\n**Contributing Factors**:\n- Asymmetric target wear pattern\n- Magnet assembly may be off-center\n- Collimator affecting edge deposition\n\n## Corrective Actions\n\n1. **Target inspection**: Remove and measure target erosion profile\n2. **Target replacement**: If groove >60% of target thickness, replace P/N 812-2947\n3. **Magnet verification**: Check magnet position and field uniformity\n4. **Collimator check**: Inspect for asymmetric deposition or buildup\n5. **Validation**: Process test wafer, verify edge step coverage >80%\n\n## Prevention Measures\n\n- Set target replacement at 800 kWh (proactive vs 1000 limit)\n- Add edge step coverage to weekly PVD qualification\n- Monitor target kWh and edge uniformity correlation\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8056 at 10-14mm from edge. 11% yield loss. Line/space CD variation at edge. 14 wafers affected. Center CD within spec.\n\nProcess Context: LITH-NIKON-03 i-line stepper. Recipe: METAL1_ILINE. Edge CD: 0.52um vs center CD: 0.50um (spec: 0.50\u00b10.02um). Focus verified at center. Lens aberration passed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Field curvature causing edge defocus\n- Edge CD 4% larger than center indicates defocus\n- Field curvature causing edge fields to be out of best focus plane\n- Wafer edge bow contributing to focus error\n\n**Contributing Factors**:\n- Lens field curvature at edge fields\n- Wafer flatness variation at edge\n- Focus calibration performed at center only\n\n## Corrective Actions\n\n1. **Focus mapping**: Run focus-exposure matrix at edge fields\n2. **Field curvature correction**: Apply field curvature compensation if available\n3. **Wafer leveling**: Verify leveling system performance at edge\n4. **Chuck flatness**: Check chuck for edge zone flatness\n5. **Validation**: Process test wafer, verify edge CD within \u00b10.02um\n\n## Prevention Measures\n\n- Include edge field CD in daily tool qualification\n- Periodic field curvature mapping (monthly)\n- Add edge CD to lot sampling plan\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9167 at 8-12mm from edge. 15% yield loss. Contact resistance high at edge die. 18 wafers affected. Contact etch looked normal.\n\nProcess Context: Barrier/seed PVD through PVD-AMAT-09. Recipe: TA_TAN_BARRIER. Edge barrier thickness 40% thinner than center. Target at 600 kWh. Chuck temperature uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: PVD edge shadowing from shield geometry\n- 40% edge thickness reduction indicates severe shadowing\n- Shield design limiting deposition at wafer periphery\n- High contact resistance from thin barrier allowing Cu diffusion\n\n**Contributing Factors**:\n- Shield may be mispositioned\n- Shield buildup changing effective geometry\n- Target-to-wafer distance not optimized for edge coverage\n\n## Corrective Actions\n\n1. **Shield inspection**: Check shield position and buildup P/N 823-4521\n2. **Shield cleaning**: Remove deposited material from shield edges\n3. **Shield adjustment**: Optimize shield position for edge coverage\n4. **Recipe tune**: Increase edge zone exposure time or power\n5. **Validation**: Verify edge barrier thickness >90% of center\n\n## Prevention Measures\n\n- Add edge thickness measurement to PVD qualification\n- Quarterly shield inspection and cleaning\n- Track shield kWh separately from target for replacement scheduling\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0278 at 7-10mm from edge. 12% yield loss. Tungsten fill incomplete at edge vias. 15 wafers affected. Center tungsten fill normal.\n\nProcess Context: CVD-AMAT-14 tungsten CVD. Recipe: W_CONTACT_FILL. WF6 flow: 300sccm. Edge deposition rate 25% lower than center. Showerhead at 4,200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead degradation affecting edge gas distribution\n- 25% lower edge deposition rate indicates gas starvation\n- Showerhead at 4,200 RF-hours (approaching 5,000 limit) with hole degradation\n- Edge holes likely clogged or eroded more than center\n\n**Contributing Factors**:\n- WF6 corrosive nature accelerating hole degradation\n- Gas pressure drop at edge region\n- Possible thermal non-uniformity affecting CVD kinetics at edge\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Remove and examine hole pattern, especially edge holes\n2. **Flow verification**: Measure gas flow uniformity across showerhead\n3. **Replace showerhead**: Install new P/N 623-3891 if edge holes degraded\n4. **Edge flow boost**: Consider edge gas injection modification\n5. **Validation**: Verify edge/center deposition uniformity <10%\n\n## Prevention Measures\n\n- Replace showerhead at 4,000 RF-hours for W CVD (proactive)\n- Quarterly showerhead flow uniformity test\n- Add edge thickness ratio to FDC monitoring\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1389 at 5-8mm from edge. 9% yield loss. Defects are crystal slip lines at edge. 11 wafers affected. High temperature anneal suspected.\n\nProcess Context: ANNEAL-TEL-02 RTP spike anneal. Recipe: SPIKE_1050C. Peak temperature: 1050C. Ramp rate: 150C/sec. Edge temperature 25C higher than center per pyrometer.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge over-temperature during RTP causing slip\n- Edge 25C higher than center at 1050C exceeds slip threshold\n- Fast ramp rate (150C/sec) amplifies edge thermal stress\n- Crystal slip initiated at wafer edge due to thermal gradient\n\n**Contributing Factors**:\n- Lamp intensity higher at edge\n- Pyrometer calibration may not capture edge accurately\n- Wafer emissivity different at edge affecting heating\n\n## Corrective Actions\n\n1. **Lamp profiling**: Map lamp intensity across wafer, reduce edge zone power\n2. **Ramp rate reduction**: Consider 100C/sec for better thermal uniformity\n3. **Pyrometer calibration**: Verify edge temperature measurement accuracy\n4. **Temperature uniformity**: Target \u00b110C across wafer at peak\n5. **Validation**: Process test wafer with slip detection inspection\n\n## Prevention Measures\n\n- Add edge temperature monitoring to high-temperature recipes\n- Quarterly lamp uniformity calibration\n- Set edge temperature interlock for critical anneals\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2490 at 12-15mm from edge. 7% yield loss. Dielectric breakdown at edge. 9 wafers affected. Edge capacitor structures failing.\n\nProcess Context: CVD-AMAT-17 low-k dielectric. Recipe: ULK_ILD_V2. K value: 2.5. Edge film porosity higher than center. Deposition temperature uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform precursor delivery causing edge porosity variation\n- Higher edge porosity indicates precursor starvation or temperature issue\n- Pore distribution affecting dielectric strength at edge\n- Low-k films sensitive to deposition uniformity\n\n**Contributing Factors**:\n- Precursor flow non-uniformity at wafer edge\n- Edge zone possibly running cooler affecting crosslinking\n- Showerhead edge zone delivery issue\n\n## Corrective Actions\n\n1. **Porosity mapping**: Run full-wafer porosity measurement\n2. **Precursor flow**: Verify edge zone precursor delivery\n3. **Temperature check**: Confirm edge zone temperature matches center\n4. **Recipe tune**: Adjust edge zone parameters for uniform porosity\n5. **Validation**: Process test wafer, verify edge k-value matches center\n\n## Prevention Measures\n\n- Add edge porosity/k-value to film qualification\n- Monthly precursor delivery uniformity check\n- FDC monitoring for edge zone process parameters\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3601 at 9-12mm from edge. 20% yield loss. Short circuits at edge die. 22 wafers affected. Metal residue between lines at edge.\n\nProcess Context: ETCH-LAM-31 copper etch (barrier etch). Recipe: CU_BARRIER_ETCH. Etch time: 45 sec. Edge over-etch 10 sec less than center. Endpoint triggered on center signal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient edge over-etch leaving barrier residue\n- Edge etch 10 sec behind center at endpoint\n- Endpoint based on center signal, missing edge completion\n- Barrier residue causing metal shorts between lines\n\n**Contributing Factors**:\n- Edge etch rate lower than center\n- Endpoint algorithm not accounting for edge delay\n- Over-etch time insufficient for edge completion\n\n## Corrective Actions\n\n1. **Over-etch extension**: Increase over-etch by 15 seconds\n2. **Edge monitoring**: Add edge zone to endpoint detection\n3. **Uniformity improvement**: Check plasma uniformity, target <10% edge/center\n4. **Lot disposition**: Affected wafers likely scrapped due to shorts\n5. **Validation**: Process test wafer with edge cross-section\n\n## Prevention Measures\n\n- Implement edge-weighted endpoint or multi-zone detection\n- Add edge metal residue check to inline inspection\n- Set over-etch based on edge completion, not center\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4712 at 6-9mm from edge. 14% yield loss. Pattern collapse at edge. 16 wafers affected. Center patterns standing.\n\nProcess Context: LITH-TEL-25 develop track. Recipe: DEVLOP_ARF. Rinse spin: 2000rpm. Dry spin: 4000rpm. Surfactant added to rinse. Edge surface tension issues suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge pattern collapse from surface tension during drying\n- High aspect ratio patterns at edge collapsing during dry spin\n- Edge surface tension higher due to centrifugal flow concentration\n- Surfactant concentration at edge may be insufficient\n\n**Contributing Factors**:\n- Dry spin speed (4000rpm) creating high edge forces\n- Surfactant not reaching edge uniformly\n- Edge patterns may have slightly different profile\n\n## Corrective Actions\n\n1. **Spin optimization**: Reduce dry spin to 3000rpm with longer time\n2. **Surfactant boost**: Increase surfactant concentration\n3. **Edge-specific rinse**: Add dedicated edge rinse with surfactant\n4. **IPA vapor dry**: Consider IPA vapor drying for edge protection\n5. **Validation**: Process test wafer, verify edge pattern integrity\n\n## Prevention Measures\n\n- Add edge pattern inspection to develop qualification\n- Optimize surfactant delivery for uniform coverage\n- Consider lower-surface-tension rinse chemistry\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5823 at 10-13mm from edge. 11% yield loss. Dielectric peeling at edge. 13 wafers affected. Adhesion failure at low-k/cap interface.\n\nProcess Context: CVD-AMAT-19 cap oxide on low-k. Recipe: CAP_OXIDE_V3. Pre-treatment plasma: N2/H2. Edge adhesion 30% weaker than center per scratch test. Cap thickness uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge pre-treatment plasma non-uniformity affecting adhesion\n- 30% lower edge adhesion indicates surface preparation issue\n- Pre-treatment N2/H2 plasma not reaching edge uniformly\n- Low-k surface not properly activated at edge before cap deposition\n\n**Contributing Factors**:\n- Plasma edge density lower during pre-treatment\n- Edge low-k surface may have different moisture content\n- Pre-treatment time insufficient for edge\n\n## Corrective Actions\n\n1. **Pre-treatment extension**: Increase pre-treatment time by 50%\n2. **Edge plasma check**: Verify pre-treatment plasma uniformity\n3. **Process sequence**: Consider edge-specific pre-treatment step\n4. **Adhesion verification**: Add edge adhesion test to qualification\n5. **Validation**: Process test wafer, verify edge adhesion >80% of center\n\n## Prevention Measures\n\n- Add edge adhesion to low-k integration qualification\n- Monitor edge pre-treatment plasma via OES\n- Periodic peel test sampling at wafer edge\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6934 at 5-8mm from edge. 17% yield loss. Electromigration failures at edge interconnects. 19 wafers affected. Center interconnects reliable.\n\nProcess Context: Copper dual damascene process. Edge line width 10% narrower than center. Barrier coverage at edge 25% thinner. PVD and plating tools verified normal at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge lithography/etch causing narrower lines with thin barrier\n- 10% narrower lines reduce EM margin\n- 25% thinner barrier at edge allows Cu diffusion hotspots\n- Compounded effect of litho CD and PVD coverage issues at edge\n\n**Contributing Factors**:\n- Edge CD bias from lithography not corrected\n- PVD barrier edge shadowing\n- ECP plating may also have edge non-uniformity\n\n## Corrective Actions\n\n1. **CD compensation**: Apply edge CD bias correction in litho\n2. **Barrier improvement**: Optimize PVD for edge step coverage\n3. **Cross-section analysis**: Full edge interconnect analysis\n4. **EM test wafers**: Run EM qualification at wafer edge\n5. **Validation**: Verify edge CD and barrier meet reliability specs\n\n## Prevention Measures\n\n- Include edge die in reliability qualification\n- Add edge CD and barrier thickness to process control\n- Periodic edge EM sampling for reliability monitoring\n\n**Severity**: Critical\n**Yield Impact**: 17%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7045 at 8-11mm from edge. 6% yield loss. Photo defects at edge fields only. 8 wafers affected. Reticle inspection passed.\n\nProcess Context: LITH-ASML-11 EUV scanner. Recipe: M1_EUV_V2. Edge field dose uniformity: 3% lower than center. Pellicle-less operation. Recent source power adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EUV source power uniformity drift after adjustment\n- 3% edge dose reduction from source power adjustment\n- Edge fields more sensitive to source uniformity changes\n- Pellicle-less operation means no attenuation to mask non-uniformity\n\n**Contributing Factors**:\n- Source power adjustment not optimized for edge illumination\n- EUV optics vignetting affecting edge fields\n- No pellicle to average out source variations\n\n## Corrective Actions\n\n1. **Source tuning**: Optimize source for uniform field illumination\n2. **Dose compensation**: Apply edge field dose correction\n3. **Uniformity mapping**: Run full-field dose uniformity measurement\n4. **Optics check**: Verify EUV optics transmission at edges\n5. **Validation**: Process test wafer, verify edge dose within 2% of center\n\n## Prevention Measures\n\n- Include edge field dose in post-source-adjustment qualification\n- Add edge dose uniformity to daily tool monitoring\n- Track source power vs edge dose correlation\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8156 at 7-10mm from edge. 13% yield loss. Gate length variation at edge. 15 wafers affected. Edge gate length 5nm longer than center.\n\nProcess Context: ETCH-LAM-33 gate etch. Recipe: FINFET_GATE_V4. Edge etch rate 8% slower than center. Chamber at 2,380 RF-hours. End-of-lot etch rate stable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge etch rate lag causing gate length variation\n- 8% slower edge etch rate causing 5nm longer gates\n- Plasma density gradient from center to edge\n- RF-hours at 2,380 approaching O-ring replacement threshold\n\n**Contributing Factors**:\n- Edge plasma confinement degrading\n- Possible seal wear affecting edge plasma\n- Recipe not optimized for edge uniformity\n\n## Corrective Actions\n\n1. **Uniformity mapping**: Run full-wafer etch uniformity test\n2. **Seal inspection**: Check chamber seals for degradation\n3. **Edge plasma boost**: Consider edge gas flow or RF adjustment\n4. **Recipe tune**: Optimize for edge etch rate matching\n5. **Validation**: Verify edge gate length within \u00b12nm of target\n\n## Prevention Measures\n\n- Add edge gate length to inline metrology\n- Track edge/center etch rate ratio via FDC\n- Replace seals proactively at 2,400 RF-hours for gate etch\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9267 at 11-14mm from edge. 8% yield loss. Junction leakage at edge transistors. 10 wafers affected. Edge implant dose suspected.\n\nProcess Context: IMPLANT-AMAT-07 source/drain implant. Recipe: SD_ARSE_HIGH. Beam current: 15mA. Edge dose 12% lower than center per SRP. Faraday cage calibration passed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam shadowing at wafer edge reducing implant dose\n- 12% dose reduction at edge causing shallow junction\n- Clamp ring or edge shield partially blocking beam at periphery\n- Edge transistors have higher junction leakage from low doping\n\n**Contributing Factors**:\n- Clamp design causing beam shadowing\n- Beam scan pattern not optimized for edge coverage\n- Wafer positioning may shift edge into shadow zone\n\n## Corrective Actions\n\n1. **Clamp review**: Check clamp position vs beam path\n2. **Scan optimization**: Adjust beam scan to increase edge dwell time\n3. **Shield adjustment**: Modify edge shielding if causing shadow\n4. **Dose compensation**: Apply edge dose compensation if available\n5. **Validation**: Verify edge dose within 5% of center\n\n## Prevention Measures\n\n- Add edge dose uniformity to implant qualification\n- Track edge vs center dose ratio via FDC\n- Quarterly edge dose verification for high-dose recipes\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0378 at 6-9mm from edge. 16% yield loss. Metal hillock formation at edge. 18 wafers affected. Center metal smooth.\n\nProcess Context: PVD-AMAT-12 aluminum deposition. Recipe: AL_TOP_METAL. Substrate temperature: 350C. Edge temperature measured 380C. Deposition rate normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge over-temperature during PVD causing hillock formation\n- Edge at 380C exceeds 350C target by 30C\n- Higher temperature at edge increasing Al grain growth and hillock formation\n- Hillocks causing shorts and reliability issues\n\n**Contributing Factors**:\n- Pedestal heater edge zone running hot\n- Poor thermal contact at edge\n- Plasma heating contribution at edge\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run full pedestal temperature measurement\n2. **Heater adjustment**: Reduce edge zone heater power\n3. **Thermal contact**: Verify wafer-to-pedestal contact at edge\n4. **Recipe tune**: Consider lower bulk temperature with compensation\n5. **Validation**: Verify edge temperature within \u00b110C of target\n\n## Prevention Measures\n\n- Add edge temperature monitoring to PVD FDC\n- Quarterly pedestal temperature uniformity check\n- Hillock inspection as part of metal film qualification\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1489 at 5-7mm from edge. 10% yield loss. TSV void at edge. 12 wafers affected. Center TSV fill complete.\n\nProcess Context: ECP-LAM-02 copper electroplating. Recipe: TSV_FILL_V2. Edge current density 15% lower than center. Anode at 80% life. Plating time extended for uniformity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform current distribution causing edge plating deficit\n- 15% lower edge current density causing incomplete fill\n- Anode at 80% life may have erosion affecting edge current\n- TSV void from insufficient copper at edge\n\n**Contributing Factors**:\n- Anode shape changed with use affecting current distribution\n- Thief ring may be stealing current from edge\n- Electrolyte flow at edge possibly inadequate\n\n## Corrective Actions\n\n1. **Anode inspection**: Check anode profile for asymmetric erosion\n2. **Current adjustment**: Optimize current for edge uniformity\n3. **Thief ring review**: Adjust thief ring current if needed\n4. **Flow optimization**: Verify electrolyte flow at edge zone\n5. **Validation**: Verify edge TSV fill completeness via cross-section\n\n## Prevention Measures\n\n- Replace anode at 70% life for TSV applications (proactive)\n- Add edge current density to ECP process monitoring\n- Quarterly edge TSV fill verification\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2590 at 9-12mm from edge. 19% yield loss. Oxide punch-through at edge. 21 wafers affected. Edge oxide 20% thinner than center.\n\nProcess Context: FURNACE-TEL-08 gate oxidation. Recipe: GATE_OX_12A. Target thickness: 12A. Edge thickness: 9.6A. Oxidation temperature: 850C. O2 flow uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature non-uniformity causing thin oxide\n- 20% thinner oxide at edge indicates lower temperature\n- Edge running ~15C cooler than center based on oxide kinetics\n- Gate oxide punch-through from 9.6A (below 10A minimum for reliability)\n\n**Contributing Factors**:\n- Boat edge position has thermal radiation losses\n- End heater zone may be under-powered\n- Wafer spacing at edge positions inadequate\n\n## Corrective Actions\n\n1. **Temperature profiling**: Run TC wafer to map temperature uniformity\n2. **Zone adjustment**: Increase end zone heater power\n3. **Boat positioning**: Verify wafer spacing and boat position\n4. **Recipe extension**: Consider longer oxidation time for edge margin\n5. **Validation**: Verify edge oxide thickness >11A (>90% of target)\n\n## Prevention Measures\n\n- Weekly TC wafer temperature uniformity check\n- Add edge oxide thickness to inline metrology\n- Set oxide thickness spec with edge margin included\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3601 at 8-11mm from edge. 7% yield loss. Via resistance high at edge. 9 wafers affected. Via etch depth normal but liner thin.\n\nProcess Context: PVD-AMAT-15 TaN/Ta liner. Recipe: BARRIER_LINER_V4. Edge liner: 8nm vs center: 12nm. Chamber at 700 kWh. Step coverage at edge via bottom: 25%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor PVD step coverage at edge via structures\n- Edge liner 33% thinner than center\n- 25% step coverage at edge via bottom inadequate for contact\n- Chamber at 700 kWh may have target/shield wear affecting edge flux\n\n**Contributing Factors**:\n- Target erosion creating non-uniform deposition profile\n- Shield geometry affecting edge via coverage\n- Possible collimator affecting edge deposition\n\n## Corrective Actions\n\n1. **Target inspection**: Check target erosion profile\n2. **Shield review**: Verify shield position and condition P/N 823-5612\n3. **Recipe optimization**: Increase edge zone bias or time\n4. **Collimator check**: Verify collimator condition\n5. **Validation**: Process test wafer, verify edge step coverage >40%\n\n## Prevention Measures\n\n- Add edge step coverage to barrier liner qualification\n- Track target kWh vs edge coverage correlation\n- Replace target at 600 kWh for critical barrier applications\n\n**Severity**: Major\n**Yield Impact**: 7%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4712 at 10-14mm from edge. 21% yield loss. CMOS latch-up at edge circuits. 23 wafers affected. Well implant suspected.\n\nProcess Context: IMPLANT-AMAT-11 well implant. Recipe: NWELL_DEEP. Beam current: 8mA. Edge well depth 15% shallower than center. High energy implant: 500keV.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge channeling effect causing shallow well implant\n- High energy implant more susceptible to channeling variations\n- Edge well 15% shallower affects isolation and causes latch-up\n- Crystal orientation variation at wafer edge affecting channeling\n\n**Contributing Factors**:\n- Screen oxide at edge may be thinner\n- Beam angle at edge differs from center\n- Wafer tilt creating edge implant angle variation\n\n## Corrective Actions\n\n1. **Screen oxide check**: Verify uniform screen oxide at edge\n2. **Beam analysis**: Check beam angle uniformity across wafer\n3. **Tilt optimization**: Verify wafer tilt settings\n4. **Energy adjustment**: Consider dual implant for edge compensation\n5. **Validation**: Verify edge well depth via SIMS\n\n## Prevention Measures\n\n- Add edge well depth to implant qualification\n- Monitor screen oxide uniformity\n- Include edge circuits in latch-up testing\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5823 at 6-8mm from edge. 12% yield loss. Spacer etch residue at edge. 14 wafers affected. Center spacer profile normal.\n\nProcess Context: ETCH-LAM-35 spacer etch. Recipe: SIN_SPACER_V3. Etch selectivity: 10:1 (nitride:oxide). Edge selectivity measured 7:1. Chamber at 2,250 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge selectivity degradation leaving spacer residue\n- Selectivity 30% lower at edge (7:1 vs 10:1)\n- Reduced selectivity causing incomplete spacer formation\n- Residue between spacer and gate causing performance issues\n\n**Contributing Factors**:\n- Edge plasma chemistry different from center\n- O-ring condition at 2,250 RF-hours affecting edge plasma\n- Fluorine-to-oxygen ratio may vary at edge\n\n## Corrective Actions\n\n1. **Chemistry tune**: Adjust gas ratios for edge selectivity improvement\n2. **Plasma uniformity**: Check edge plasma density and composition\n3. **Seal inspection**: Verify O-ring condition affecting edge chemistry\n4. **Edge-specific step**: Consider edge-focused clean step\n5. **Validation**: Verify edge selectivity >9:1 after optimization\n\n## Prevention Measures\n\n- Add edge selectivity to spacer etch qualification\n- Track selectivity uniformity via FDC\n- Include edge cross-section in process development\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6934 at 5-9mm from edge. 15% yield loss. Copper dishing at edge. 17 wafers affected. Center CMP uniform.\n\nProcess Context: CMP-AMAT-08 copper CMP. Recipe: CU_POLISH_V2. Edge dishing: 120nm vs center: 60nm. Pad at 600 wafers. Polish pressure uniform. Slurry verified fresh.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pad edge wear causing non-uniform polish at wafer edge\n- Edge dishing 2x center indicates over-polish at edge\n- Pad at 600 wafers showing edge wear pattern\n- Wafer edge experiencing higher effective pressure due to pad profile\n\n**Contributing Factors**:\n- Retaining ring pressure distribution\n- Pad conditioning creating edge wear pattern\n- Platen edge temperature possibly different\n\n## Corrective Actions\n\n1. **Pad profile**: Measure pad thickness profile edge-to-center\n2. **Pad replacement**: If edge wear >0.3mm, replace P/N 445-3001\n3. **Pressure optimization**: Adjust retaining ring edge pressure\n4. **Conditioning review**: Optimize conditioner for uniform pad wear\n5. **Validation**: Verify edge dishing <80nm after optimization\n\n## Prevention Measures\n\n- Track dishing uniformity via FDC\n- Replace pad based on edge dishing trend, not wafer count\n- Monthly pad profile measurement\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7045 at 11-15mm from edge. 9% yield loss. FinFET fin height variation at edge. 11 wafers affected. Edge fins 8% taller than center.\n\nProcess Context: ETCH-LAM-37 fin etch. Recipe: FINFET_FIN_V5. Edge etch rate 10% slower. Hardmask selectivity normal. Chamber at 2,150 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge etch rate lag causing taller fins at wafer edge\n- 10% slower edge etch rate leaving fins 8% taller\n- Fin height variation affecting device performance uniformity\n- Plasma density gradient from center to edge\n\n**Contributing Factors**:\n- Edge plasma conditions not optimized\n- Possible seal or confinement degradation\n- Recipe optimized for center performance\n\n## Corrective Actions\n\n1. **Etch uniformity mapping**: Full wafer etch rate measurement\n2. **Edge plasma boost**: Increase edge gas flow or power\n3. **Recipe tuning**: Create edge-compensated recipe variant\n4. **Chamber maintenance**: Check seals and confinement ring\n5. **Validation**: Verify fin height uniformity <3% edge-to-center\n\n## Prevention Measures\n\n- Add edge fin height to inline metrology sampling\n- Track edge/center etch rate ratio\n- Include edge die in FinFET electrical characterization\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8156 at 7-10mm from edge. 18% yield loss. Strained silicon relaxation at edge. 20 wafers affected. SiGe epitaxy at edge showing defects.\n\nProcess Context: EPI-AMAT-03 SiGe epitaxy. Recipe: SIGE_STRAIN_V2. Edge temperature 12C lower than center. Growth rate uniform. Ge content: 25%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature non-uniformity affecting SiGe growth quality\n- 12C lower edge temperature causing lattice defects\n- SiGe growth kinetics different at edge temperature\n- Strain relaxation from defective edge epitaxy\n\n**Contributing Factors**:\n- Lamp heating edge zone under-powered\n- Wafer edge emissivity different from center\n- Susceptor edge thermal mass affecting temperature\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run TC wafer for full thermal profile\n2. **Lamp adjustment**: Increase edge zone lamp power\n3. **Emissivity correction**: Apply edge emissivity compensation\n4. **Recipe tune**: Adjust edge zone setpoint\n5. **Validation**: Verify edge temperature within \u00b15C of target\n\n## Prevention Measures\n\n- Add edge defect density to epitaxy qualification\n- Track edge temperature uniformity via pyrometry\n- Include edge TEM analysis in SiGe process development\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9267 at 8-12mm from edge. 11% yield loss. Contact resistance variation at edge. 13 wafers affected. Silicide formation incomplete at edge.\n\nProcess Context: ANNEAL-TEL-05 silicide anneal. Recipe: NISI_RTP. Temperature: 450C. Edge temperature measured 430C. Aneal time: 30 sec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge under-temperature causing incomplete silicidation\n- Edge 20C cooler than target affecting NiSi formation\n- Incomplete silicide increasing contact resistance\n- Temperature differential causing phase and thickness variation\n\n**Contributing Factors**:\n- RTP lamp edge zone calibration off\n- Pyrometer not accurately reading edge temperature\n- Wafer edge emissivity variation\n\n## Corrective Actions\n\n1. **Lamp profiling**: Verify edge zone lamp power output\n2. **Temperature calibration**: Recalibrate edge zone pyrometer\n3. **Edge zone boost**: Increase edge lamp power for compensation\n4. **Recipe optimization**: Extend anneal time for edge margin\n5. **Validation**: Verify edge contact resistance within spec\n\n## Prevention Measures\n\n- Weekly edge zone temperature verification\n- Add edge contact resistance to inline monitoring\n- Include edge die in silicide qualification\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0378 at 6-9mm from edge. 14% yield loss. High-k gate dielectric breakdown at edge. 16 wafers affected. Edge EOT 0.3nm thicker than center.\n\nProcess Context: ALD-AMAT-02 HfO2 deposition. Recipe: HFK_GATE_V3. Cycle count: 40. Edge thickness 2.2nm vs center 1.9nm. Precursor pulse uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ALD over-deposition affecting EOT\n- Edge 15% thicker causing EOT variation\n- Higher edge thickness from precursor residence time difference\n- Thicker high-k causing reliability issues and EOT out of spec\n\n**Contributing Factors**:\n- Edge gas residence time longer than center\n- Purge efficiency lower at wafer edge\n- Edge zone possibly running at different temperature\n\n## Corrective Actions\n\n1. **Flow analysis**: Map precursor and purge flow at edge\n2. **Purge optimization**: Increase purge time or flow at edge\n3. **Edge zone tuning**: Adjust edge temperature if needed\n4. **Recipe modification**: Create edge-compensated ALD recipe\n5. **Validation**: Verify edge EOT within \u00b10.1nm of target\n\n## Prevention Measures\n\n- Add edge high-k thickness to inline metrology\n- Track edge/center thickness ratio via FDC\n- Include edge capacitors in reliability qualification\n\n**Severity**: Critical\n**Yield Impact**: 14%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1489 at 10-13mm from edge. 8% yield loss. Metal line void at edge. 10 wafers affected. Edge seed layer 30% thinner.\n\nProcess Context: PVD-AMAT-18 copper seed. Recipe: CU_SEED_V4. Edge seed: 50nm vs center: 70nm. Target at 400 kWh. Via aspect ratio: 5:1.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: PVD seed layer edge coverage deficit\n- 30% thinner edge seed layer\n- Insufficient seed for ECP nucleation at edge vias\n- Seed thinning causing void formation during plating\n\n**Contributing Factors**:\n- Target erosion affecting edge deposition flux\n- Shield shadowing at wafer edge\n- Collimator affecting directional deposition at edge\n\n## Corrective Actions\n\n1. **Target inspection**: Check target profile for asymmetric erosion\n2. **Shield adjustment**: Optimize shield position for edge coverage\n3. **Recipe tuning**: Increase edge zone time or power\n4. **Collimator review**: Verify collimator condition and position\n5. **Validation**: Verify edge seed thickness >60nm\n\n## Prevention Measures\n\n- Add edge seed thickness to PVD monitoring\n- Replace target at 350 kWh for critical seed applications\n- Periodic edge via cross-section for seed coverage\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2590 at 5-8mm from edge. 20% yield loss. STI fill void at edge. 22 wafers affected. Edge trench profile retrograde.\n\nProcess Context: CVD-AMAT-21 HDP oxide fill. Recipe: STI_FILL_V5. Edge sputter/dep ratio different from center. RF bias: 2000W. Source power: 6000W.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge RF coupling variation causing retrograde trench profile\n- Edge sputter/deposition ratio imbalanced\n- Retrograde profile preventing complete fill\n- Void formation from incomplete gap fill at edge\n\n**Contributing Factors**:\n- RF bias coupling different at wafer edge\n- Edge plasma density variation\n- ESC edge zone affecting RF uniformity\n\n## Corrective Actions\n\n1. **RF mapping**: Verify bias uniformity across wafer\n2. **ESC check**: Verify electrostatic chuck edge zone condition\n3. **Recipe tuning**: Adjust edge sputter/dep ratio\n4. **Plasma diagnostics**: Run edge OES for plasma characterization\n5. **Validation**: Verify edge trench profile vertical with SEM\n\n## Prevention Measures\n\n- Add edge void inspection to STI process monitoring\n- Track edge RF bias via FDC\n- Include edge trench profile in gap fill qualification\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3701 at 9-12mm from edge. 6% yield loss. Polymer residue at edge after strip. 8 wafers affected. Center clean.\n\nProcess Context: STRIP-LAM-04 photoresist strip. Recipe: PR_STRIP_O2. Strip time: 90 sec. Edge strip rate 20% slower. Chamber at 3,500 RF-hours. O2 flow: 2000sccm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge strip rate deficiency leaving polymer residue\n- 20% slower edge strip rate insufficient for complete removal\n- Chamber at 3,500 RF-hours may have edge plasma degradation\n- Polymer residue contaminating downstream processes\n\n**Contributing Factors**:\n- Edge plasma density lower\n- Chamber wall deposits affecting edge plasma\n- Strip recipe not optimized for edge uniformity\n\n## Corrective Actions\n\n1. **Time extension**: Increase strip time to 120 sec for edge margin\n2. **Chamber maintenance**: Check chamber condition at high RF-hours\n3. **Edge verification**: Add edge inspection step post-strip\n4. **Recipe tune**: Optimize edge zone parameters\n5. **Validation**: Verify no residue at edge under UV inspection\n\n## Prevention Measures\n\n- Add edge residue check to strip process monitoring\n- Track strip uniformity via FDC\n- Set strip chamber maintenance at 3,000 RF-hours\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4812 at 7-11mm from edge. 17% yield loss. BEOL dielectric cracking at edge. 19 wafers affected. Edge mechanical stress high.\n\nProcess Context: CVD-AMAT-23 low-k cap. Recipe: LK_CAP_STACK. Stack stress: -400MPa compressive. Edge stress: -550MPa. Film thickness: 300nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge stress concentration causing dielectric cracking\n- Edge stress 38% higher than center (-550MPa vs -400MPa)\n- Stress exceeds cracking threshold at edge\n- Film stack buckling and cracking at wafer periphery\n\n**Contributing Factors**:\n- Edge temperature during deposition different from center\n- Edge film composition may vary\n- Underlying film stack adding to edge stress\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Edge temperature tune**: Optimize edge zone temperature\n3. **Recipe modification**: Reduce edge compressive stress\n4. **Stack analysis**: Review underlying film contribution to edge stress\n5. **Validation**: Verify edge stress within \u00b1100MPa of center\n\n## Prevention Measures\n\n- Add edge stress to BEOL film qualification\n- Track edge/center stress ratio\n- Include edge mechanical testing in reliability qualification\n\n**Severity**: Critical\n**Yield Impact**: 17%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5923 at 6-10mm from edge. 13% yield loss. Memory cell threshold voltage shift at edge. 15 wafers affected. Edge Vt 50mV higher than center.\n\nProcess Context: Multiple process steps. Edge analysis shows tunnel oxide 0.2nm thicker at edge. Flash memory product. 28nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative edge process variations affecting memory Vt\n- Tunnel oxide 0.2nm thicker raising Vt\n- Edge thermal history slightly different across process steps\n- Multiple small variations compounding to 50mV Vt shift\n\n**Contributing Factors**:\n- Oxidation edge temperature slightly higher\n- Edge doping profile variation\n- Floating gate work function edge variation\n\n## Corrective Actions\n\n1. **Edge audit**: Review all thermal steps for edge temperature\n2. **Oxide tune**: Optimize tunnel oxide edge uniformity\n3. **Process centering**: Adjust key steps for edge Vt improvement\n4. **Lot sorting**: Consider edge die Vt binning\n5. **Validation**: Verify edge Vt within \u00b130mV of center\n\n## Prevention Measures\n\n- Add edge Vt to inline monitoring\n- Track edge-sensitive process parameters\n- Include edge memory cells in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6034 at 8-11mm from edge. 10% yield loss. Power device on-resistance high at edge. 12 wafers affected. Edge epitaxy doping 15% lower.\n\nProcess Context: EPI-AMAT-06 power device epitaxy. Recipe: N_EPI_POWER. Doping: phosphorus. Edge doping: 8.5E15/cm3 vs target 1E16/cm3. Gas flow uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge dopant gas depletion during epitaxy\n- Edge doping 15% lower than target\n- Phosphine depletion at edge due to flow dynamics\n- Higher resistance from lower carrier concentration\n\n**Contributing Factors**:\n- Edge gas residence time insufficient\n- Center-to-edge flow dynamics favoring center doping\n- Edge temperature may affect dopant incorporation\n\n## Corrective Actions\n\n1. **Flow optimization**: Increase total flow for better edge delivery\n2. **Edge zone tuning**: Adjust edge temperature for dopant incorporation\n3. **Doping profile**: Map full-wafer doping uniformity\n4. **Recipe modification**: Create edge-compensated doping recipe\n5. **Validation**: Verify edge doping within 10% of target\n\n## Prevention Measures\n\n- Add edge doping to epitaxy process monitoring\n- Track edge/center doping ratio via FDC\n- Include edge devices in power characterization\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7145 at 5-8mm from edge. 22% yield loss. Image sensor dark current high at edge pixels. 24 wafers affected. Edge passivation suspected.\n\nProcess Context: CVD-TEL-03 passivation nitride. Recipe: SIN_PASSIVATION. Edge hydrogen content 20% lower than center. Film stress uniform. Thickness uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge hydrogen deficiency in passivation affecting dark current\n- 20% lower edge hydrogen content\n- Insufficient passivation of silicon dangling bonds at edge\n- Higher dark current from interface states at edge pixels\n\n**Contributing Factors**:\n- Edge SiH4/NH3 ratio different from center\n- Edge temperature affecting hydrogen incorporation\n- Gas flow dynamics favoring center hydrogen delivery\n\n## Corrective Actions\n\n1. **Hydrogen mapping**: Full wafer FTIR for hydrogen content\n2. **Gas ratio tune**: Adjust edge zone SiH4/NH3 ratio\n3. **Temperature optimization**: Verify edge zone temperature\n4. **Recipe modification**: Create edge-optimized passivation recipe\n5. **Validation**: Verify edge dark current within spec\n\n## Prevention Measures\n\n- Add edge hydrogen content to passivation qualification\n- Track edge/center hydrogen ratio\n- Include edge pixels in dark current monitoring\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8256 at 10-14mm from edge. 7% yield loss. Analog circuit matching poor at edge. 9 wafers affected. Edge device parameters drifted.\n\nProcess Context: Mature 180nm analog process. Edge-to-center Vt mismatch increased from 5mV to 15mV over past month. No process changes documented.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gradual equipment drift affecting edge uniformity\n- 3x increase in edge Vt mismatch over one month\n- No documented changes suggests slow equipment degradation\n- Analog matching highly sensitive to small parameter shifts\n\n**Contributing Factors**:\n- Equipment consumables gradually wearing\n- Chamber conditions slowly changing\n- FDC thresholds may not be catching gradual drift\n\n## Corrective Actions\n\n1. **Trend analysis**: Review FDC data for gradual parameter drift\n2. **Equipment audit**: Check all critical tools for edge uniformity\n3. **Consumables review**: Check RF-hours, target usage, seal condition\n4. **Baseline restoration**: Perform maintenance to restore edge uniformity\n5. **Validation**: Verify edge matching returns to <8mV\n\n## Prevention Measures\n\n- Add edge matching to weekly lot sampling\n- Implement edge uniformity trend monitoring in FDC\n- Tighten drift thresholds for analog-critical parameters\n\n**Severity**: Major\n**Yield Impact**: 7%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9367 at 6-9mm from edge. 16% yield loss. RF device Q-factor low at edge. 18 wafers affected. Edge metal resistivity 12% higher.\n\nProcess Context: PVD-AMAT-20 aluminum for RF inductors. Recipe: AL_RF_THICK. Edge grain size smaller than center. Deposition temperature: 200C. Thickness: 3um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature variation affecting aluminum grain structure\n- Smaller edge grain size increasing resistivity\n- 12% higher resistivity reducing inductor Q-factor\n- Edge temperature likely lower affecting grain growth\n\n**Contributing Factors**:\n- Edge pedestal temperature lower\n- Plasma heating contribution different at edge\n- Deposition rate may vary at edge affecting grain formation\n\n## Corrective Actions\n\n1. **Temperature profiling**: Verify edge zone temperature during deposition\n2. **Grain analysis**: SEM/EBSD comparison of edge vs center grain\n3. **Edge temperature boost**: Increase edge heater setpoint\n4. **Recipe optimization**: Tune for uniform grain size\n5. **Validation**: Verify edge resistivity within 5% of center\n\n## Prevention Measures\n\n- Add edge resistivity to RF metal qualification\n- Track edge/center grain size ratio\n- Include edge inductors in RF device characterization\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0478 at 9-12mm from edge. 9% yield loss. Photoresist adhesion failure at edge during develop. 11 wafers affected. Center adhesion normal.\n\nProcess Context: LITH-TEL-28 coat track. Recipe: ARF_COAT_V2. HMDS vapor prime included. Edge HMDS coverage suspected. Vapor prime time: 60 sec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HMDS vapor prime not reaching wafer edge\n- Edge resist adhesion failure from inadequate HMDS coverage\n- Vapor prime flow dynamics favoring center\n- Resist lifting during develop at edge\n\n**Contributing Factors**:\n- HMDS vapor delivery geometry\n- Edge temperature during prime possibly different\n- Vapor residence time at edge insufficient\n\n## Corrective Actions\n\n1. **HMDS verification**: Check edge contact angle post-prime\n2. **Prime extension**: Increase HMDS prime time to 90 sec\n3. **Flow optimization**: Improve HMDS vapor delivery to edge\n4. **Temperature check**: Verify edge chuck temperature during prime\n5. **Validation**: Verify edge resist adhesion passes tape test\n\n## Prevention Measures\n\n- Add edge adhesion check to HMDS process monitoring\n- Track prime coverage uniformity\n- Include edge patterns in develop defect monitoring\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1589 at 5-7mm from edge. 19% yield loss. MEMS structure release incomplete at edge. 21 wafers affected. Edge sacrificial layer residue.\n\nProcess Context: ETCH-SPTS-02 MEMS vapor HF release. Recipe: SAC_OX_RELEASE. Edge release rate 25% slower. Process time: 15 min. Chamber at 1,800 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge HF vapor delivery deficiency\n- 25% slower edge release rate leaving sacrificial oxide\n- Vapor HF concentration lower at edge\n- Incomplete release causing MEMS structure failure\n\n**Contributing Factors**:\n- Vapor flow pattern favoring center\n- Edge temperature affecting HF reactivity\n- Chamber walls absorbing HF near edge region\n\n## Corrective Actions\n\n1. **Flow analysis**: Map HF vapor delivery across wafer\n2. **Time extension**: Increase release time to 20 min with edge monitor\n3. **Temperature optimization**: Verify uniform edge temperature\n4. **Vapor enhancement**: Improve edge zone HF delivery\n5. **Validation**: Verify complete edge release via optical inspection\n\n## Prevention Measures\n\n- Add edge release verification to MEMS process monitoring\n- Track release uniformity across wafer\n- Include edge structures in MEMS release qualification\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "edge_ring",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects detected on lot W2024-4521 within 40mm radius of wafer center. Bulls-eye pattern with 22% yield loss. Defects are particle type, concentrated at wafer center. 18 wafers affected.\n\nProcess Context: CVD-AMAT-03 TEOS deposition. Recipe: ILD_OXIDE_V2. Chamber opened for showerhead inspection 72 hours ago. Deposition rate at center 5% lower than edge. Seasoning: 5 wafers run after PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber seasoning after showerhead inspection\n- Chamber opened 72 hours ago, only 5 seasoning wafers run\n- Center region most affected by chamber wall desorption\n- 5% lower center deposition rate indicates showerhead issue\n\n**Contributing Factors**:\n- Standard 5-wafer seasoning insufficient after chamber opening\n- Showerhead may have been contaminated during inspection\n- Center gas flow affected by showerhead condition\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 10 additional conditioning wafers\n2. **Showerhead check**: Re-inspect showerhead for contamination\n3. **Particle verification**: Run particle monitor wafer, target <0.1/cm\u00b2 at center\n4. **Uniformity map**: Run 49-point thickness measurement\n5. **Validation**: Verify center/edge uniformity <2%\n\n## Prevention Measures\n\n- Increase post-chamber-open seasoning to 10 wafers minimum\n- Add center particle monitoring to post-PM qualification\n- Implement chamber idle time tracking for conditioning requirements\n\n**Severity**: Major\n**Yield Impact**: 22%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern defects on lot W2024-5632 showing 15% yield loss. Defects concentrated within 35mm radius. Film thickness at center 8% thinner than edge. 14 wafers affected.\n\nProcess Context: CVD-LAM-05 nitride deposition. Recipe: SIN_SPACER. Showerhead at 4,800 RF-hours. Center holes showing discoloration. Gas flow: 500sccm SiH4, 2000sccm NH3.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center hole degradation\n- Showerhead at 4,800 RF-hours approaching 5,000 limit\n- Center holes discolored indicating blockage or corrosion\n- 8% thinner center film from reduced center gas delivery\n\n**Contributing Factors**:\n- SiH4 decomposition products blocking center holes\n- Higher center temperature accelerating hole degradation\n- Gas ratio at center affected by flow restriction\n\n## Corrective Actions\n\n1. **Showerhead replacement**: Install new showerhead P/N 623-1847\n2. **Flow verification**: Test gas flow uniformity after replacement\n3. **Uniformity mapping**: Run 49-point thickness map\n4. **Gas flow check**: Verify SiH4/NH3 delivery at center\n5. **Validation**: Achieve <2% center/edge thickness variation\n\n## Prevention Measures\n\n- Replace showerhead at 4,500 RF-hours (proactive)\n- Add showerhead visual inspection to weekly PM\n- Monitor center/edge uniformity trend via FDC\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-6743 with 18% yield loss. Defects within 45mm of center. Pattern shows thermal damage - resist bubbling at center. 16 wafers affected.\n\nProcess Context: LITH-TEL-08 hot plate bake. Recipe: DUV_SOFTBAKE. Temperature: 90C. Center temperature measured 102C. Thermocouple replaced last week. Bake time: 60 sec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hot plate center zone over-temperature\n- Center at 102C vs 90C setpoint (13% over)\n- Recent thermocouple replacement may have calibration error\n- Resist bubbling from exceeding softbake temperature limit\n\n**Contributing Factors**:\n- Center zone thermocouple miscalibrated after replacement\n- Heater zone may be over-powered\n- No post-replacement temperature verification performed\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run 49-point surface temperature measurement\n2. **Thermocouple calibration**: Recalibrate center zone TC\n3. **Zone tuning**: Adjust center heater power if needed\n4. **Uniformity target**: Achieve \u00b12C across wafer\n5. **Validation**: Process test wafer, verify no resist damage\n\n## Prevention Measures\n\n- Require temperature mapping after any TC replacement\n- Add center temperature to daily qualification check\n- Set FDC alarm for center temperature deviation >3C\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 25% on lot W2024-7854. Circular defect pattern within 50mm radius. Etch non-uniformity causing CD variation at center. 20 wafers affected.\n\nProcess Context: ETCH-LAM-07 gate etch. Recipe: POLY_GATE_V3. Center etch rate 12% higher than edge. RF power: 800W. Chamber at 2,100 RF-hours. Previous lot normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck vacuum leak creating center wafer bow\n- 12% higher center etch rate indicates wafer bow toward plasma\n- Vacuum leak causing center region to lift toward plasma source\n- CD variation from non-uniform plasma interaction\n\n**Contributing Factors**:\n- Chuck vacuum seal degradation\n- Center vacuum zone leak\n- Wafer clamping not uniform across surface\n\n## Corrective Actions\n\n1. **Vacuum check**: Test chuck vacuum with He leak detector\n2. **Chuck inspection**: Check center vacuum channels for blockage or damage\n3. **Seal replacement**: Replace chuck seals if leak detected P/N 839-2451\n4. **Vacuum verification**: Achieve >500 Torr vacuum uniformly\n5. **Validation**: Process test wafer, verify CD uniformity <3%\n\n## Prevention Measures\n\n- Add chuck vacuum monitoring to FDC\n- Quarterly chuck leak check\n- Set vacuum alarm threshold at 480 Torr minimum\n\n**Severity**: Critical\n**Yield Impact**: 25%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965 with 12% yield loss. Pattern within 30mm of center. Defects appear as resist thickness variation. 10 wafers affected. First lot after resist change.\n\nProcess Context: LITH-TEL-12 coat track. Recipe: I_LINE_COAT. New resist lot opened yesterday. Spin speed: 3000rpm. Center resist 5% thinner than edge. EBR normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New resist lot viscosity variation affecting center coating\n- Center thinning indicates spin dynamics issue with new resist\n- Resist viscosity may be slightly different from previous lot\n- Center region most sensitive to viscosity-spin interaction\n\n**Contributing Factors**:\n- New resist lot not characterized for spin curve\n- Dispense pattern may need adjustment for viscosity\n- Acceleration profile optimized for previous resist lot\n\n## Corrective Actions\n\n1. **Resist verification**: Check viscosity of new lot vs spec\n2. **Spin curve**: Run spin speed vs thickness curve for new lot\n3. **Dispense adjustment**: Optimize dispense volume if needed\n4. **Acceleration tune**: Adjust acceleration profile for uniformity\n5. **Validation**: Achieve <1.5% center/edge thickness variation\n\n## Prevention Measures\n\n- Require resist lot qualification before production use\n- Add viscosity verification to incoming resist QC\n- Maintain spin curves for each resist lot\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-9076 showing 20% yield loss. Defects within 40mm radius are oxide voids. Center deposition appears porous. 17 wafers affected.\n\nProcess Context: CVD-AMAT-08 HDP oxide. Recipe: STI_FILL_V4. Center Ar flow suspected low. Total flow: 200sccm Ar + 100sccm O2 + 50sccm SiH4. Chamber at 3,200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center Ar sputter component insufficient for gap fill\n- Porous center oxide indicates inadequate sputter/dep balance\n- Gas delivery at center compromised\n- Void formation from incomplete gap fill at center\n\n**Contributing Factors**:\n- Showerhead center zone blockage at 3,200 RF-hours\n- Ar delivery to center reduced\n- Sputter/deposition ratio imbalanced at center\n\n## Corrective Actions\n\n1. **Flow mapping**: Verify Ar delivery at center region\n2. **Showerhead inspection**: Check center holes for blockage\n3. **Recipe tuning**: Adjust center zone Ar flow if available\n4. **Showerhead clean**: Ultrasonic clean or replace if blocked P/N 623-2847\n5. **Validation**: Verify void-free fill at center via cross-section\n\n## Prevention Measures\n\n- Add center void inspection to HDP qualification\n- Monitor center/edge sputter ratio via OES\n- Schedule showerhead maintenance at 3,000 RF-hours\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-0187 within 35mm radius. 14% yield loss. Defects are micro-scratches in circular pattern at center. 12 wafers affected.\n\nProcess Context: CMP-AMAT-03 oxide CMP. Recipe: ILD_POLISH. Pad conditioning performed before lot. Retaining ring pressure: 3.5 psi. Center slurry flow may be restricted.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center slurry starvation during CMP\n- Micro-scratches from dry polishing at center\n- Slurry distribution not reaching center adequately\n- Centrifugal force pushing slurry to edge during rotation\n\n**Contributing Factors**:\n- Slurry delivery nozzle position may be suboptimal\n- Pad groove pattern affecting center slurry retention\n- Conditioning may have opened pad at edge preferentially\n\n## Corrective Actions\n\n1. **Slurry delivery**: Verify nozzle position and flow rate\n2. **Pad inspection**: Check groove pattern and depth at center\n3. **Flow increase**: Increase slurry flow rate by 20%\n4. **Nozzle adjustment**: Reposition slurry nozzle toward center\n5. **Validation**: Run removal rate uniformity test, target <5% variation\n\n## Prevention Measures\n\n- Monitor center removal rate as process indicator\n- Add slurry flow verification to daily qualification\n- Track scratch density vs slurry flow correlation\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 17% on lot W2024-1298. Bulls-eye pattern within 45mm radius. Implant dose at center 10% lower than edge. 15 wafers affected.\n\nProcess Context: IMPLANT-AMAT-05 source/drain implant. Recipe: NSD_ARSENIC. Beam current: 12mA. Scan pattern: mechanical. Faraday cup readings show center dose drop. Beam tuning performed yesterday.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam profile non-uniformity after tuning\n- 10% center dose drop indicates beam focus issue\n- Yesterday's beam tuning may have introduced center defocus\n- Faraday readings confirm center dose measurement\n\n**Contributing Factors**:\n- Beam tuning optimized for edge, not center\n- Scan overlap at center may be reduced\n- Beam focus drift after tuning\n\n## Corrective Actions\n\n1. **Beam diagnostics**: Run beam profile measurement\n2. **Focus adjustment**: Optimize beam focus for center uniformity\n3. **Scan verification**: Check scan overlap pattern covers center\n4. **Faraday calibration**: Verify Faraday cup accuracy\n5. **Validation**: Process test wafer, verify dose uniformity <3%\n\n## Prevention Measures\n\n- Require dose uniformity check after any beam tuning\n- Add center dose monitoring to daily qualification\n- Set uniformity alarm at \u00b15% deviation\n\n**Severity**: Critical\n**Yield Impact**: 17%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect pattern on lot W2024-2309 with 11% yield loss. Defects within 40mm of center. Metal voiding at center vias. 9 wafers affected.\n\nProcess Context: PVD-AMAT-06 barrier/seed deposition. Recipe: TAN_CU_SEED. Center step coverage: 40% vs edge: 65%. Target at 500 kWh. Collimator installed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Collimator center blockage reducing deposition at center\n- 25% lower center step coverage indicates collimator issue\n- Collimator center region may have buildup restricting flux\n- Via voiding from insufficient seed layer at center\n\n**Contributing Factors**:\n- Collimator approaching maintenance interval\n- Center deposition shadowed by collimator buildup\n- Target material redepositing on collimator center\n\n## Corrective Actions\n\n1. **Collimator inspection**: Remove and inspect for center buildup\n2. **Collimator clean**: Chemical clean or replace P/N 823-3891\n3. **Target check**: Verify target surface condition\n4. **Step coverage verification**: Run cross-section at center vias\n5. **Validation**: Achieve center step coverage >60%\n\n## Prevention Measures\n\n- Schedule collimator cleaning at 400 kWh\n- Add center step coverage to PVD monitoring\n- Track target kWh vs center uniformity correlation\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410 showing 19% yield loss. Pattern within 50mm radius. CVD film delamination at center. 16 wafers affected. Center adhesion weak.\n\nProcess Context: CVD-TEL-03 low-k dielectric. Recipe: ULK_ILD. Pre-treatment plasma: Ar/H2. Center pre-treatment may be insufficient. Deposition temperature: 350C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center region pre-treatment plasma deficiency\n- Center adhesion failure from inadequate surface preparation\n- Ar/H2 plasma not reaching center uniformly\n- Delamination from poor center interface quality\n\n**Contributing Factors**:\n- Plasma density lower at center during pre-treatment\n- Pre-treatment time may be insufficient for center\n- Center surface may have different moisture content\n\n## Corrective Actions\n\n1. **Pre-treatment extension**: Increase pre-treatment time by 50%\n2. **Plasma uniformity check**: Verify pre-treatment reaches center\n3. **Adhesion test**: Run tape test at center location\n4. **Surface analysis**: XPS comparison of center vs edge\n5. **Validation**: Verify center adhesion matches edge\n\n## Prevention Measures\n\n- Add center adhesion test to low-k qualification\n- Monitor pre-treatment plasma via OES at center\n- Track adhesion uniformity across wafer\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield impact of 13% on lot W2024-4521. Defects within 35mm radius. Photoresist scumming at center after develop. 11 wafers affected.\n\nProcess Context: LITH-TEL-15 develop track. Recipe: POS_DEV_V2. Developer: TMAH 2.38%. Center develop time may be insufficient. Puddle develop process used.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center developer starvation in puddle process\n- Resist scumming indicates incomplete development at center\n- Puddle develop has inherent center-to-edge non-uniformity\n- Center region developer depletes faster\n\n**Contributing Factors**:\n- Single puddle may not provide enough developer refresh\n- Center staying in contact with depleted developer\n- Developer temperature at center may be lower\n\n## Corrective Actions\n\n1. **Multi-puddle**: Implement 2-puddle develop sequence\n2. **Fresh developer**: Add mid-process developer refresh\n3. **Time extension**: Increase develop time by 15 seconds\n4. **Temperature verification**: Check developer temperature uniformity\n5. **Validation**: Verify clean develop at center with microscope\n\n## Prevention Measures\n\n- Use multi-puddle develop for critical layers\n- Add center scum inspection to develop monitoring\n- Monitor develop uniformity via FDC\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-5632 with 16% yield loss. Bulls-eye pattern at center. Etch residue at center structures. 14 wafers affected.\n\nProcess Context: ETCH-AMAT-09 oxide etch. Recipe: CONTACT_ETCH. Endpoint detection used. Center etch complete 8 sec after edge. Over-etch: 20%. Chamber at 2,450 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center etch rate lag requiring more over-etch\n- Center complete 8 sec after edge indicates significant rate difference\n- 20% over-etch insufficient for center completion\n- Residue from incomplete center etch\n\n**Contributing Factors**:\n- Plasma density lower at center\n- RF coupling at center weaker at 2,450 RF-hours\n- Endpoint based on edge/average signal\n\n## Corrective Actions\n\n1. **Over-etch increase**: Raise over-etch to 35%\n2. **Uniformity mapping**: Measure center/edge etch rate difference\n3. **Plasma tuning**: Adjust for better center plasma density\n4. **Endpoint modification**: Consider center-weighted endpoint\n5. **Validation**: Verify complete center etch via inspection\n\n## Prevention Measures\n\n- Set over-etch based on center completion, not edge\n- Add center etch verification to process monitoring\n- Track center/edge etch rate ratio via FDC\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743 within 45mm radius. 21% yield loss. Tungsten plug center void. 18 wafers affected. Center fill incomplete.\n\nProcess Context: CVD-AMAT-10 tungsten CVD. Recipe: W_PLUG_FILL. WF6/H2 chemistry. Center deposition rate 15% lower. Showerhead at 4,200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center degradation affecting W CVD\n- 15% lower center deposition rate causing incomplete fill\n- Showerhead at 4,200 RF-hours with center hole corrosion\n- WF6 corrosive chemistry accelerating center damage\n\n**Contributing Factors**:\n- Center holes most exposed to reactive species\n- WF6 byproducts accumulating at center\n- Gas flow dynamics concentrating damage at center\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Check center hole condition\n2. **Showerhead replacement**: Install new P/N 623-3891\n3. **Flow verification**: Confirm uniform gas delivery after replacement\n4. **Fill verification**: Cross-section center plugs for void check\n5. **Validation**: Verify center deposition rate within 5% of edge\n\n## Prevention Measures\n\n- Replace W CVD showerhead at 4,000 RF-hours\n- Add center plug void inspection to W CVD monitoring\n- Track center deposition rate trend\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-7854 with 10% yield loss. Defects within 30mm radius. Silicide non-uniformity at center. 8 wafers affected.\n\nProcess Context: ANNEAL-TEL-04 RTP silicide. Recipe: NISI_RTP_V2. Center temperature 20C lower than edge. Peak temp: 450C. Pyrometer calibration done 1 month ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RTP center zone under-temperature\n- Center 20C cooler than edge at 450C target\n- Lower temperature causing incomplete silicide formation\n- Sheet resistance variation from non-uniform silicide\n\n**Contributing Factors**:\n- Center lamp zone output may be reduced\n- Pyrometer reading center incorrectly\n- Wafer emissivity different at center from process history\n\n## Corrective Actions\n\n1. **Lamp profiling**: Verify center lamp zone power output\n2. **Pyrometer check**: Verify center temperature measurement accuracy\n3. **Zone adjustment**: Increase center lamp power\n4. **Temperature target**: Achieve \u00b110C uniformity\n5. **Validation**: Verify uniform silicide sheet resistance\n\n## Prevention Measures\n\n- Monthly center temperature verification\n- Add center Rs to silicide monitoring\n- Track lamp zone power balance\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965 showing 24% yield loss. Pattern within 40mm of center. Gate oxide integrity failure at center. 20 wafers affected. TDDB fails at center.\n\nProcess Context: FURNACE-TEL-06 gate oxidation. Recipe: GOX_12A. Target: 12A oxide. Center oxide: 10.5A. Temperature: 850C. Boat center zone suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace center zone temperature low causing thin oxide\n- Center oxide 12.5% thinner than target (10.5A vs 12A)\n- Thin oxide causing TDDB (time-dependent dielectric breakdown) failures\n- Center of boat has temperature gradient\n\n**Contributing Factors**:\n- Center heater zone may be under-powered\n- Boat position may not be optimal\n- Temperature profile not verified recently\n\n## Corrective Actions\n\n1. **Temperature profile**: Run TC wafer to map center temperature\n2. **Zone adjustment**: Increase center heater zone power\n3. **Boat position**: Optimize boat position in furnace\n4. **Oxide verification**: Target center oxide within \u00b10.5A of spec\n5. **Validation**: TDDB test at center must pass\n\n## Prevention Measures\n\n- Weekly center temperature verification\n- Add center oxide thickness to inline monitoring\n- Include center die in gate oxide reliability\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 15% on lot W2024-9076. Defects within 35mm radius. Spin-on dielectric thickness variation at center. 13 wafers affected.\n\nProcess Context: COAT-TEL-07 SOD coating. Recipe: SOD_ILD_V3. Spin speed: 2500rpm. Dispense volume: 2ml. Center 10% thicker than edge. New nozzle installed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New dispense nozzle flow rate variation\n- Center 10% thicker indicates excess material at center\n- New nozzle may have different flow characteristics\n- Dispense pattern creating center accumulation\n\n**Contributing Factors**:\n- Nozzle position or angle slightly different\n- Flow rate from new nozzle higher than previous\n- Spin dynamics not compensating for dispense change\n\n## Corrective Actions\n\n1. **Nozzle verification**: Check dispense flow rate vs spec\n2. **Position adjustment**: Verify nozzle position matches previous\n3. **Dispense tuning**: Adjust dispense volume if needed\n4. **Spin profile**: Modify acceleration for uniformity\n5. **Validation**: Achieve <3% center/edge thickness variation\n\n## Prevention Measures\n\n- Require dispense verification after nozzle change\n- Add thickness uniformity to daily qualification\n- Track dispense-related parameters\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-0187 with 18% yield loss. Pattern within 45mm of center. Metal line resistance high at center. 16 wafers affected.\n\nProcess Context: PVD-AMAT-11 aluminum deposition. Recipe: AL_M1_V2. Center grain size smaller than edge. Deposition temp: 300C. Target at 600 kWh.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center temperature lower during PVD affecting grain growth\n- Smaller center grain size causing higher resistivity\n- Center pedestal zone may be running cool\n- Temperature-dependent grain growth reduced at center\n\n**Contributing Factors**:\n- Pedestal heater center zone degradation\n- Plasma heating contribution different at center\n- Target at 600 kWh may have erosion affecting center flux\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify center pedestal temperature\n2. **Heater check**: Test center zone heater output\n3. **Target inspection**: Check target profile for asymmetric erosion\n4. **Zone adjustment**: Increase center heater setpoint\n5. **Validation**: Verify uniform grain size and resistance\n\n## Prevention Measures\n\n- Add center line resistance to PVD monitoring\n- Quarterly temperature uniformity verification\n- Track grain size vs temperature correlation\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-1298 within 50mm radius. 12% yield loss. CMP dishing at center copper features. 10 wafers affected. Center over-polished.\n\nProcess Context: CMP-AMAT-06 copper CMP. Recipe: CU_POLISH_V3. Center dishing: 80nm vs edge: 40nm. Retaining ring pressure: 4 psi. Pad at 500 wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-polish from pressure distribution\n- Center dishing 2x higher than edge\n- Retaining ring pressure creating center concentration\n- Pad profile may have center depression\n\n**Contributing Factors**:\n- Retaining ring wear creating non-uniform pressure\n- Pad conditioning pattern affecting center\n- Slurry pooling at center\n\n## Corrective Actions\n\n1. **Pressure mapping**: Measure pressure distribution across wafer\n2. **Retaining ring inspection**: Check for wear, replace if >1mm P/N 445-2893\n3. **Pad profile**: Measure pad thickness at center\n4. **Pressure adjustment**: Reduce center pressure if possible\n5. **Validation**: Achieve <50nm dishing uniformity\n\n## Prevention Measures\n\n- Track center dishing trend via FDC\n- Monitor retaining ring wear\n- Add pressure uniformity to CMP qualification\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-2309 with 20% yield loss. Bulls-eye within 40mm radius. High-k dielectric breakdown at center. 17 wafers affected.\n\nProcess Context: ALD-AMAT-04 HfO2. Recipe: HFK_GATE_V4. Center thickness: 2.5nm vs edge: 2.0nm. Cycle count: 35. Precursor delivery at center suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-deposition from precursor residence time\n- Center 25% thicker than edge (2.5nm vs 2.0nm)\n- ALD precursor accumulating at center due to flow dynamics\n- Thicker center EOT causing breakdown issues\n\n**Contributing Factors**:\n- Center gas residence time longer\n- Purge efficiency lower at center\n- Temperature gradient affecting deposition kinetics\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve center zone purge efficiency\n2. **Purge extension**: Increase purge time between cycles\n3. **Temperature verification**: Verify uniform pedestal temperature\n4. **Recipe tuning**: Create center-compensated ALD sequence\n5. **Validation**: Achieve <10% center/edge thickness variation\n\n## Prevention Measures\n\n- Add center thickness to ALD inline monitoring\n- Track center/edge ratio per lot\n- Include center capacitors in breakdown testing\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410 within 35mm radius. 14% yield loss. Epitaxy doping variation at center. 12 wafers affected. Center doping 8% lower.\n\nProcess Context: EPI-AMAT-05 silicon epitaxy. Recipe: EPI_N_V3. Dopant: phosphorus. Center doping: 9.2E15 vs target: 1E16/cm3. Susceptor at 1,500 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center dopant gas depletion during epitaxy\n- 8% lower center doping from phosphine depletion\n- Gas flow dynamics favoring edge doping\n- Susceptor at 1,500 cycles may have surface changes affecting center\n\n**Contributing Factors**:\n- Center gas residence time insufficient\n- Temperature at center affecting dopant incorporation\n- Susceptor surface condition affecting gas chemistry\n\n## Corrective Actions\n\n1. **Flow optimization**: Increase total flow for better center delivery\n2. **Temperature verification**: Verify center zone temperature\n3. **Susceptor inspection**: Check susceptor surface condition\n4. **Doping profile**: Full wafer SRP or CV profiling\n5. **Validation**: Achieve center doping within 5% of target\n\n## Prevention Measures\n\n- Add center doping to epitaxy monitoring\n- Track susceptor cycles vs uniformity\n- Monitor dopant flow vs center incorporation\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 22% on lot W2024-4521. Defects within 45mm of center. STI recess non-uniform at center. 19 wafers affected.\n\nProcess Context: ETCH-LAM-11 STI recess. Recipe: STI_RECESS_V2. Center recess: 45nm vs edge: 35nm. Target: 35nm. Endpoint used. Over-etch: 15%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center over-etch causing excessive recess\n- Center recess 29% deeper than target (45nm vs 35nm)\n- Etch rate at center significantly higher\n- Endpoint optimized for edge, missing center over-etch\n\n**Contributing Factors**:\n- Plasma density higher at center for this recipe\n- RF coupling creating center-hot condition\n- Endpoint algorithm not capturing center state\n\n## Corrective Actions\n\n1. **Uniformity mapping**: Full wafer etch rate measurement\n2. **Recipe tuning**: Reduce center etch rate via gas/power adjustment\n3. **Over-etch reduction**: Reduce over-etch to 10%\n4. **Endpoint modification**: Consider center-weighted endpoint\n5. **Validation**: Achieve \u00b15nm recess uniformity\n\n## Prevention Measures\n\n- Add center recess to inline metrology\n- Track etch uniformity via FDC\n- Set recess spec with center margin\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect pattern on lot W2024-5632 with 11% yield loss. Pattern within 30mm of center. Contact resistance high at center. 9 wafers affected.\n\nProcess Context: WET-DNS-02 pre-clean before contact metal. Recipe: PRECLEAN_HF. Center clean may be insufficient. Megasonic clean included. Spin/rinse/dry process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center pre-clean deficiency leaving native oxide\n- High contact resistance from incomplete oxide removal\n- Center region not adequately cleaned by megasonic\n- Native oxide regrowth at center before metal deposition\n\n**Contributing Factors**:\n- Megasonic energy distribution lower at center\n- Chemical flow pattern favoring edge\n- Rinse/dry cycle allowing center re-oxidation\n\n## Corrective Actions\n\n1. **Clean optimization**: Increase HF concentration or time\n2. **Megasonic verification**: Check center megasonic intensity\n3. **Q-time reduction**: Minimize time between clean and metal dep\n4. **Flow improvement**: Optimize chemical flow to center\n5. **Validation**: Verify uniform contact resistance\n\n## Prevention Measures\n\n- Add center contact resistance to monitoring\n- Track Q-time between clean and deposition\n- Verify megasonic uniformity periodically\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743 within 40mm radius. 17% yield loss. Nitride stress cracking at center. 15 wafers affected. Center stress -1.5GPa vs edge -1.0GPa.\n\nProcess Context: CVD-AMAT-12 stress nitride. Recipe: SIN_STRESS_V3. Target stress: -1.0GPa compressive. Center running more compressive. Thickness: 100nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center deposition conditions creating higher compressive stress\n- Center stress 50% higher than target (-1.5GPa vs -1.0GPa)\n- Stress exceeding cracking threshold at center\n- Center temperature or chemistry affecting stress\n\n**Contributing Factors**:\n- Center zone temperature lower than edge\n- SiH4/NH3 ratio different at center\n- Deposition rate variation affecting film stress\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Temperature verification**: Verify center zone temperature\n3. **Gas ratio tuning**: Adjust center zone chemistry if available\n4. **Recipe optimization**: Create center-compensated stress recipe\n5. **Validation**: Achieve stress uniformity within \u00b1200MPa\n\n## Prevention Measures\n\n- Add center stress to nitride qualification\n- Track stress uniformity trend\n- Set center stress limits in process spec\n\n**Severity**: Critical\n**Yield Impact**: 17%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-7854 with 9% yield loss. Defects within 35mm of center. Pattern collapse at center structures. 7 wafers affected.\n\nProcess Context: LITH-TEL-18 develop and rinse. Recipe: ARF_DEV_V2. Center surface tension suspected. Surfactant used in rinse. High aspect ratio structures: 10:1.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center surface tension during dry causing pattern collapse\n- High aspect ratio patterns at center collapsing\n- Center may have different drying dynamics\n- Surfactant not reaching center uniformly\n\n**Contributing Factors**:\n- Spin dry centrifugal force affecting center differently\n- Surfactant concentration depleted at center\n- Center patterns may have slightly different profile\n\n## Corrective Actions\n\n1. **Surfactant boost**: Increase surfactant concentration\n2. **Drying optimization**: Reduce spin dry speed, increase time\n3. **IPA vapor**: Consider IPA vapor dry for center protection\n4. **Multi-stage dry**: Implement gradual spin speed ramp\n5. **Validation**: Verify no center pattern collapse\n\n## Prevention Measures\n\n- Add center pattern inspection to develop monitoring\n- Optimize surfactant for uniform coverage\n- Track collapse defects vs aspect ratio\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 19% on lot W2024-8965. Bulls-eye pattern within 50mm radius. Via chain resistance high at center. 16 wafers affected.\n\nProcess Context: ECP-LAM-04 copper plating. Recipe: CU_VIA_FILL. Center plating rate 12% lower. Anode at 70% life. Current density: 15mA/cm2.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform current distribution affecting center plating\n- Center plating 12% lower causing thin fill and high resistance\n- Anode at 70% life may have center erosion affecting current\n- Current distribution favoring edge\n\n**Contributing Factors**:\n- Anode center erosion from usage pattern\n- Thief ring current distribution\n- Electrolyte flow at center insufficient\n\n## Corrective Actions\n\n1. **Anode inspection**: Check anode center erosion pattern\n2. **Current adjustment**: Optimize current distribution for center\n3. **Flow improvement**: Increase electrolyte agitation at center\n4. **Thief ring tuning**: Adjust thief ring current if needed\n5. **Validation**: Verify center fill and resistance uniform\n\n## Prevention Measures\n\n- Replace anode at 60% life for via applications\n- Track center via resistance as process indicator\n- Monitor center current density\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-9076 within 40mm of center. 13% yield loss. Oxide breakdown at center MOS capacitors. 11 wafers affected.\n\nProcess Context: Multiple thermal steps. Center die showing oxide integrity issues. Thermal budget at center may be different. Furnace and RTP steps involved.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative center thermal non-uniformity affecting oxide\n- Multiple thermal steps with center temperature variation\n- Oxide quality degraded from temperature excursions\n- Breakdown from accumulated center thermal stress\n\n**Contributing Factors**:\n- Furnace center zone temperature variations\n- RTP center under/over-shoot\n- Cumulative effect of multiple thermal steps\n\n## Corrective Actions\n\n1. **Thermal audit**: Review all thermal steps for center uniformity\n2. **Furnace tuning**: Optimize center zone temperatures\n3. **RTP calibration**: Verify center temperature accuracy\n4. **Process centering**: Adjust key thermal steps for center\n5. **Validation**: Verify center oxide reliability\n\n## Prevention Measures\n\n- Track center thermal history across all steps\n- Add center capacitor reliability to monitoring\n- Periodic thermal uniformity audits\n\n**Severity**: Critical\n**Yield Impact**: 13%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-0187 with 16% yield loss. Defects within 35mm radius. Implant channeling at center creating deep junction. 14 wafers affected.\n\nProcess Context: IMPLANT-AMAT-08 well implant. Recipe: PWELL_DEEP. Energy: 400keV. Center junction depth 20% deeper. Screen oxide: 100A.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center screen oxide thinner allowing more channeling\n- 20% deeper center junction from increased channeling\n- Screen oxide at center may be thinner than edge\n- High energy implant very sensitive to screen oxide variation\n\n**Contributing Factors**:\n- Screen oxide growth center-to-edge variation\n- Beam angle at center may differ\n- Wafer tilt creating center angle variation\n\n## Corrective Actions\n\n1. **Screen oxide check**: Measure center screen oxide thickness\n2. **Oxide uniformity**: Improve screen oxide growth uniformity\n3. **Beam angle verification**: Check beam angle uniformity\n4. **Tilt optimization**: Verify wafer tilt settings\n5. **Validation**: Verify center junction depth via SIMS\n\n## Prevention Measures\n\n- Add center screen oxide to monitoring\n- Track junction depth uniformity\n- Include center well profile in implant qualification\n\n**Severity**: Critical\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-1298 with 10% yield loss. Pattern within 45mm of center. SRAM yield loss at center. 8 wafers affected. Bitline contact resistance high.\n\nProcess Context: Multiple process steps contributing. Center contact size smaller. Center CD bias observed at multiple litho layers. No single tool identified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Systematic center CD bias across multiple litho layers\n- Contact size smaller at center creating high resistance\n- Multiple litho layers contributing to cumulative bias\n- SRAM sensitive to center CD variations\n\n**Contributing Factors**:\n- Illumination uniformity at center across scanners\n- Focus variation at center\n- Possible chuck flatness issue affecting multiple tools\n\n## Corrective Actions\n\n1. **CD audit**: Review center CD at all critical layers\n2. **Scanner check**: Verify illumination uniformity on all tools\n3. **Focus verification**: Check center focus performance\n4. **Chuck inspection**: Verify wafer chuck flatness across tools\n5. **Validation**: Verify center CD within spec at all layers\n\n## Prevention Measures\n\n- Add center CD monitoring at all critical layers\n- Track center CD trend across scanner fleet\n- Include center SRAM in yield monitoring\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 21% on lot W2024-2309. Defects within 50mm of center. FinFET fin width variation at center. 18 wafers affected. Center fins narrower.\n\nProcess Context: ETCH-LAM-14 fin etch. Recipe: FINFET_FIN_V6. Center fin width: 6.5nm vs edge: 7.0nm. Target: 7.0nm. Chamber at 2,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center etch rate higher causing narrower fins\n- Center fins 7% narrower than target\n- Etch rate at center elevated\n- Critical FinFET performance sensitive to fin width\n\n**Contributing Factors**:\n- Plasma density higher at center\n- RF coupling creating center-hot condition\n- Chamber at 2,100 RF-hours may have uniformity drift\n\n## Corrective Actions\n\n1. **Uniformity mapping**: Full wafer fin width measurement\n2. **Plasma tuning**: Reduce center plasma density\n3. **Recipe optimization**: Adjust for center etch rate reduction\n4. **Chamber maintenance**: Check seals and confinement\n5. **Validation**: Achieve fin width uniformity within \u00b10.3nm\n\n## Prevention Measures\n\n- Add center fin width to inline metrology\n- Track center/edge fin width ratio\n- Include center FinFETs in electrical characterization\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-3410 within 40mm radius. 14% yield loss. Image sensor pixel response non-uniform at center. 12 wafers affected.\n\nProcess Context: CVD-TEL-05 anti-reflection coating. Recipe: ARC_CIS_V2. Center ARC thickness 8% thicker. Deposition rate: 2nm/sec. Uniformity spec: <3%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center ARC over-deposition affecting pixel response\n- 8% thicker center ARC causing optical response variation\n- Center precursor residence time longer\n- Pixel sensitivity affected by ARC thickness deviation\n\n**Contributing Factors**:\n- Gas flow dynamics at center\n- Showerhead center delivery higher\n- Temperature at center affecting deposition rate\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve center zone gas delivery balance\n2. **Temperature check**: Verify center zone temperature\n3. **Recipe tuning**: Create center-compensated ARC recipe\n4. **Thickness mapping**: Full wafer ARC measurement\n5. **Validation**: Achieve <3% center/edge variation\n\n## Prevention Measures\n\n- Add center ARC thickness to monitoring\n- Track pixel response uniformity\n- Include center pixels in optical testing\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-4521 with 18% yield loss. Bulls-eye within 35mm of center. Polysilicon grain size non-uniform at center. 15 wafers affected.\n\nProcess Context: CVD-AMAT-15 poly deposition. Recipe: POLY_GATE_V4. Center grain size 20% smaller. Deposition temp: 620C. Pressure: 200mT.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center temperature lower affecting poly grain growth\n- 20% smaller grain size indicates lower deposition temperature\n- Temperature gradient causing center under-temperature\n- Grain size affects poly resistance and device performance\n\n**Contributing Factors**:\n- Susceptor center zone running cool\n- Gas flow creating center cooling\n- Showerhead proximity affecting center temperature\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify center zone temperature\n2. **Susceptor check**: Verify center heater function\n3. **Zone adjustment**: Increase center temperature setpoint\n4. **Grain analysis**: SEM comparison of center vs edge\n5. **Validation**: Achieve uniform grain size and Rs\n\n## Prevention Measures\n\n- Add center grain size to poly qualification\n- Track center Rs as proxy for grain size\n- Monitor susceptor zone temperatures\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 12% on lot W2024-5632. Defects within 45mm of center. Logic speed at center slower. 10 wafers affected. Center Vt higher than edge.\n\nProcess Context: Multiple process contributions. Center Vt 15mV higher than edge. Affecting digital circuit timing. Product is high-speed logic.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Systematic center-to-edge Vt gradient across process\n- 15mV higher center Vt causing speed degradation\n- Multiple process steps contributing to Vt variation\n- Critical for high-speed logic timing closure\n\n**Contributing Factors**:\n- Gate oxide thickness variation at center\n- Channel doping non-uniformity\n- Gate CD at center slightly different\n\n## Corrective Actions\n\n1. **Vt audit**: Identify contributing process steps\n2. **Oxide thickness**: Verify gate oxide uniformity\n3. **Implant check**: Verify threshold adjust implant uniformity\n4. **CD verification**: Check gate CD at center\n5. **Validation**: Achieve center Vt within \u00b15mV of target\n\n## Prevention Measures\n\n- Track center Vt as process indicator\n- Monitor contributing process uniformity\n- Include center die in speed binning\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-6743 within 50mm radius. 23% yield loss. Power device Ron high at center. 20 wafers affected. Center epitaxy thickness 10% low.\n\nProcess Context: EPI-AMAT-09 thick epitaxy. Recipe: EPI_POWER_V3. Target: 50um. Center: 45um. Growth rate: 3um/min. Susceptor at 2,000 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center epitaxy thinning from susceptor degradation\n- Center 10% thinner (45um vs 50um target)\n- Higher Ron from thinner drift region\n- Susceptor at 2,000 cycles showing center wear\n\n**Contributing Factors**:\n- Susceptor surface condition affecting center deposition\n- Gas flow at center potentially reduced\n- Temperature uniformity at center degraded\n\n## Corrective Actions\n\n1. **Susceptor inspection**: Check susceptor surface at center\n2. **Susceptor replacement**: Install new susceptor P/N 823-4567\n3. **Temperature verification**: Verify center zone temperature\n4. **Thickness mapping**: Full wafer thickness profile\n5. **Validation**: Achieve <3% thickness uniformity\n\n## Prevention Measures\n\n- Replace susceptor at 1,800 cycles for thick epi\n- Add center thickness to inline monitoring\n- Track susceptor cycles vs uniformity\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-7854 with 15% yield loss. Defects within 40mm of center. TSV via resistance high at center. 13 wafers affected. Center Cu fill incomplete.\n\nProcess Context: ECP-LAM-06 TSV Cu fill. Recipe: TSV_CU_V2. Via depth: 100um. Center fill 85% vs edge 100%. Plating time: 45 min.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center TSV under-fill from plating non-uniformity\n- Center vias only 85% filled causing high resistance\n- Deep TSV sensitive to plating uniformity\n- Current distribution favoring edge for deep vias\n\n**Contributing Factors**:\n- Mass transport limited at center deep vias\n- Current density at center possibly lower\n- Electrolyte circulation at center insufficient\n\n## Corrective Actions\n\n1. **Current optimization**: Increase center current if possible\n2. **Flow enhancement**: Improve electrolyte circulation at center\n3. **Time extension**: Increase plating time to 55 min\n4. **Agitation boost**: Increase agitation for center mass transport\n5. **Validation**: Verify 100% center TSV fill\n\n## Prevention Measures\n\n- Add center TSV fill inspection\n- Monitor center via resistance as indicator\n- Optimize recipe for center-limited case\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 11% on lot W2024-8965. Defects within 35mm of center. Memory retention fail at center cells. 9 wafers affected.\n\nProcess Context: Flash memory product. Center tunnel oxide 0.3nm thicker. Center program/erase window narrower. 28nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center tunnel oxide over-growth affecting P/E window\n- 0.3nm thicker oxide at center affecting cell performance\n- P/E window narrower causing retention margin loss\n- Oxidation temperature higher at center\n\n**Contributing Factors**:\n- Furnace center zone running slightly hot\n- Oxide growth kinetics at center\n- Cumulative center thermal budget\n\n## Corrective Actions\n\n1. **Oxide verification**: Map tunnel oxide across wafer\n2. **Furnace tuning**: Reduce center zone temperature\n3. **Temperature profile**: Achieve \u00b12C uniformity\n4. **Cell testing**: Verify center P/E margin\n5. **Validation**: Center tunnel oxide within \u00b10.1nm\n\n## Prevention Measures\n\n- Add center tunnel oxide to inline monitoring\n- Track P/E window at center\n- Include center cells in retention testing\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-9076 with 20% yield loss. Pattern within 45mm of center. Analog matching poor at center. 17 wafers affected.\n\nProcess Context: Analog precision process. Center device parameters drifted. Matching pair Vt mismatch at center 3x higher than edge. 180nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center process variation degrading analog matching\n- Center Vt mismatch 3x higher than edge\n- Multiple process steps contributing to center variation\n- Analog matching extremely sensitive to parameter uniformity\n\n**Contributing Factors**:\n- Gate oxide thickness variation\n- Channel doping uniformity\n- Poly CD at center\n\n## Corrective Actions\n\n1. **Matching audit**: Identify contributing process steps\n2. **Parameter optimization**: Improve center uniformity at key steps\n3. **Process centering**: Tighten center control at critical layers\n4. **Layout consideration**: Avoid matching-critical devices at center\n5. **Validation**: Achieve matching uniformity spec at center\n\n## Prevention Measures\n\n- Track center matching as process indicator\n- Monitor center parameters at all critical steps\n- Include center matching in qualification\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-0187 with 16% yield loss. Defects within 50mm radius. CMOS imager dark current at center high. 14 wafers affected.\n\nProcess Context: CIS process. Center pixel dark current 2x edge. Passivation at center suspected. SiN passivation: 300nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center passivation deficiency causing high dark current\n- Center dark current 2x higher than edge\n- Passivation hydrogen content or quality at center\n- Interface state density higher at center\n\n**Contributing Factors**:\n- Center SiN hydrogen lower\n- Passivation deposition non-uniformity\n- Center thermal budget affecting passivation\n\n## Corrective Actions\n\n1. **Passivation analysis**: FTIR for center hydrogen content\n2. **Recipe optimization**: Improve center passivation quality\n3. **Process verification**: Check SiN deposition uniformity\n4. **Anneal optimization**: Verify post-passivation anneal uniformity\n5. **Validation**: Achieve uniform dark current across wafer\n\n## Prevention Measures\n\n- Add center dark current to monitoring\n- Track passivation uniformity\n- Include center pixels in noise testing\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 14% on lot W2024-1298. Bulls-eye within 40mm of center. RF device insertion loss high at center. 12 wafers affected.\n\nProcess Context: RF SOI process. Center inductor Q lower. Top metal at center thinner. PVD Al: 3um target.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center metal thinning affecting inductor Q\n- Thinner metal at center increasing resistance\n- Higher insertion loss from lower Q inductors\n- PVD center coverage reduced\n\n**Contributing Factors**:\n- Target erosion affecting center flux\n- Pedestal temperature at center\n- Deposition rate non-uniformity\n\n## Corrective Actions\n\n1. **Thickness mapping**: Full wafer metal thickness\n2. **Target inspection**: Check target erosion profile\n3. **Temperature verification**: Verify center pedestal temperature\n4. **Recipe optimization**: Improve center deposition\n5. **Validation**: Achieve <5% center/edge thickness variation\n\n## Prevention Measures\n\n- Add center metal thickness to monitoring\n- Track inductor Q at center\n- Replace target proactively based on center thickness trend\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-2309 within 35mm radius. 19% yield loss. MEMS membrane stress at center different. 16 wafers affected.\n\nProcess Context: MEMS pressure sensor. Center membrane residual stress -100MPa vs target 0MPa. Poly-Si membrane. Deposition temp: 620C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center deposition conditions creating membrane stress gradient\n- Center stress -100MPa compressive vs near-zero target\n- Membrane behavior affected by residual stress\n- Sensor response non-uniform due to stress\n\n**Contributing Factors**:\n- Center deposition temperature lower\n- Gas ratio at center different\n- Deposition rate affecting stress state\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Temperature optimization**: Verify center zone temperature\n3. **Recipe tuning**: Adjust for center stress neutralization\n4. **Anneal consideration**: Post-deposition stress relief anneal\n5. **Validation**: Achieve <25MPa stress uniformity\n\n## Prevention Measures\n\n- Add center stress to MEMS film qualification\n- Track membrane response at center\n- Include center devices in sensor calibration\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-3410 with 13% yield loss. Defects within 45mm of center. LED output intensity at center low. 11 wafers affected.\n\nProcess Context: LED/optoelectronics process. Center quantum well thickness variation. MOCVD growth. Multiple quantum wells.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center MOCVD growth non-uniformity affecting QW\n- Center quantum well thickness affecting emission\n- MO precursor delivery at center reduced\n- LED efficiency lower from QW variation\n\n**Contributing Factors**:\n- Susceptor rotation and gas flow dynamics\n- Center temperature affecting growth rate\n- Precursor depletion at center\n\n## Corrective Actions\n\n1. **Thickness mapping**: Full wafer QW thickness via PL or XRD\n2. **Flow optimization**: Improve precursor delivery to center\n3. **Rotation verification**: Check susceptor rotation uniformity\n4. **Temperature tuning**: Verify center zone temperature\n5. **Validation**: Achieve <5% emission uniformity\n\n## Prevention Measures\n\n- Add center emission to LED monitoring\n- Track QW thickness uniformity\n- Include center LEDs in binning\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 22% on lot W2024-4521. Defects within 50mm radius. GaN HEMT Idmax at center low. 19 wafers affected.\n\nProcess Context: GaN on Si process. Center 2DEG density lower. AlGaN barrier at center thinner. MOCVD growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center AlGaN barrier under-thickness reducing 2DEG\n- Thinner barrier at center reducing carrier density\n- Lower Idmax from reduced 2DEG\n- MOCVD center growth rate deficiency\n\n**Contributing Factors**:\n- Al precursor delivery at center\n- Center temperature affecting Al incorporation\n- Gas flow pattern creating center depletion\n\n## Corrective Actions\n\n1. **Barrier mapping**: Full wafer AlGaN thickness via XRD\n2. **Precursor optimization**: Improve Al delivery to center\n3. **Temperature verification**: Check center growth temperature\n4. **Hall measurement**: Verify 2DEG density uniformity\n5. **Validation**: Achieve <10% Idmax uniformity\n\n## Prevention Measures\n\n- Add center 2DEG density to monitoring\n- Track barrier thickness uniformity\n- Include center devices in RF testing\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-5632 with 10% yield loss. Pattern within 40mm of center. SiC MOSFET Vth at center shifted. 8 wafers affected.\n\nProcess Context: SiC power device. Center Vth 0.5V higher than edge. Gate oxide at center thicker. Thermal oxidation at 1200C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center thermal oxidation over-growth causing Vth shift\n- Center oxide thicker creating higher Vth\n- SiC oxidation at high temperature center-sensitive\n- 0.5V shift affecting device operation range\n\n**Contributing Factors**:\n- Furnace center zone running hotter\n- SiC surface condition at center\n- O2 delivery dynamics at center\n\n## Corrective Actions\n\n1. **Oxide mapping**: Full wafer gate oxide thickness\n2. **Temperature profiling**: Verify furnace center temperature\n3. **Zone adjustment**: Reduce center zone temperature\n4. **Process optimization**: Adjust for uniform oxidation\n5. **Validation**: Achieve Vth uniformity within \u00b10.1V\n\n## Prevention Measures\n\n- Add center Vth to SiC monitoring\n- Track oxide thickness uniformity\n- Weekly temperature uniformity verification\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-6743 with 17% yield loss. Defects within 35mm of center. Photonic waveguide loss at center high. 14 wafers affected.\n\nProcess Context: Silicon photonics process. Center waveguide sidewall roughness higher. Etch recipe: SiO2/Si etch. DUV lithography.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center sidewall roughness from etch non-uniformity\n- Higher roughness at center increasing propagation loss\n- Etch plasma at center creating rougher sidewalls\n- Waveguide loss sensitive to surface roughness\n\n**Contributing Factors**:\n- Plasma density at center different\n- Mask pattern at center affected by litho\n- Etch passivation at center\n\n## Corrective Actions\n\n1. **Roughness mapping**: AFM sidewall roughness at center vs edge\n2. **Etch optimization**: Tune for smoother center sidewalls\n3. **Litho verification**: Check center pattern quality\n4. **Passivation tuning**: Adjust etch chemistry for uniformity\n5. **Validation**: Achieve uniform waveguide loss\n\n## Prevention Measures\n\n- Add center waveguide loss to monitoring\n- Track sidewall roughness uniformity\n- Include center photonics in optical testing\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 15% on lot W2024-7854. Bulls-eye within 45mm of center. BCD high voltage device breakdown at center. 13 wafers affected.\n\nProcess Context: BCD process. Center HV well depth shallower. 700V device. RESURF structure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center HV well under-depth affecting breakdown\n- Shallower well at center reducing breakdown voltage\n- RESURF structure compromised from well depth variation\n- Center high-energy implant dose or range affected\n\n**Contributing Factors**:\n- Implant dose at center lower\n- Drive-in diffusion at center different\n- Center thermal budget affecting well profile\n\n## Corrective Actions\n\n1. **Well profiling**: SIMS at center for well depth\n2. **Implant verification**: Check implant dose uniformity\n3. **Anneal optimization**: Verify diffusion uniformity\n4. **Process adjustment**: Compensate for center well depth\n5. **Validation**: Achieve uniform BV across wafer\n\n## Prevention Measures\n\n- Add center BV to HV device monitoring\n- Track well depth uniformity\n- Include center HV devices in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-8965 within 50mm radius. 21% yield loss. 3D NAND cell program speed at center slow. 18 wafers affected.\n\nProcess Context: 3D NAND 128L. Center stack height shorter. ALD/CVD multi-layer deposition. 128 layer stack.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center stack height deficiency in 3D NAND\n- Shorter stack at center affecting cell performance\n- Cumulative deposition thickness loss at center\n- 128 layers amplifying center-to-edge variation\n\n**Contributing Factors**:\n- ALD/CVD center delivery across 128 layers\n- Each layer contributes small center loss\n- Center temperature affecting multi-layer deposition\n\n## Corrective Actions\n\n1. **Stack measurement**: Full wafer stack height measurement\n2. **Layer audit**: Identify contributing deposition steps\n3. **Recipe optimization**: Improve center delivery in critical layers\n4. **Temperature verification**: Check center zone temperatures\n5. **Validation**: Achieve <2% stack height uniformity\n\n## Prevention Measures\n\n- Add center stack height to monitoring\n- Track cumulative center-to-edge per layer\n- Include center cells in 3D NAND qualification\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-9076 with 12% yield loss. Defects within 40mm of center. DDR memory tRCD at center slower. 10 wafers affected.\n\nProcess Context: Advanced DRAM process. Center word line resistance higher. 10nm node. Tungsten word line.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center tungsten word line higher resistance\n- Center WL resistance causing slower tRCD\n- W fill at center incomplete or thinner\n- Memory timing affected by WL RC delay\n\n**Contributing Factors**:\n- W CVD center deposition lower\n- WL critical dimension at center\n- Via to WL contact at center\n\n## Corrective Actions\n\n1. **WL resistance mapping**: Full wafer WL Rs measurement\n2. **W fill verification**: Cross-section center WL fill\n3. **Deposition optimization**: Improve W CVD at center\n4. **CD verification**: Check center WL dimensions\n5. **Validation**: Achieve tRCD uniformity spec\n\n## Prevention Measures\n\n- Add center WL resistance to monitoring\n- Track W fill uniformity\n- Include center timing in DRAM characterization\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 18% on lot W2024-0187. Defects within 35mm of center. Advanced packaging RDL open at center. 15 wafers affected.\n\nProcess Context: Fan-out wafer level packaging. Center RDL line open. Cu electroplating. Line width: 5um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center electroplating deficiency causing RDL open\n- Center Cu plating thinner creating opens\n- Fine line plating sensitive to current distribution\n- Center current density lower\n\n**Contributing Factors**:\n- Anode-cathode current distribution\n- Seed layer at center may be thin\n- Electrolyte flow at center\n\n## Corrective Actions\n\n1. **Plating analysis**: Current distribution mapping\n2. **Seed verification**: Check center seed layer thickness\n3. **Flow optimization**: Improve center electrolyte delivery\n4. **Current adjustment**: Optimize for center uniformity\n5. **Validation**: Achieve complete RDL fill at center\n\n## Prevention Measures\n\n- Add center RDL inspection\n- Monitor center current density\n- Track seed layer uniformity\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defect cluster on lot W2024-1298 with 14% yield loss. Pattern within 45mm of center. Micro-bump height at center low. 12 wafers affected.\n\nProcess Context: 2.5D/3D IC micro-bump. Center bump 8um vs edge 10um. Cu pillar + solder cap. Target: 10um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center micro-bump under-height from plating uniformity\n- Center 20% shorter (8um vs 10um)\n- Cu pillar plating at center lower\n- Affects joint reliability and yield\n\n**Contributing Factors**:\n- High-density bump pattern affecting center current\n- Electrolyte agitation at center\n- Seed layer uniformity at center\n\n## Corrective Actions\n\n1. **Current mapping**: Verify current distribution for bump pattern\n2. **Flow improvement**: Enhance center electrolyte circulation\n3. **Pattern compensation**: Consider current thieving adjustment\n4. **Seed verification**: Check center seed layer\n5. **Validation**: Achieve <5% bump height uniformity\n\n## Prevention Measures\n\n- Add center bump height to monitoring\n- Track plating uniformity vs pattern density\n- Include center bumps in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center pattern on lot W2024-2309 with 16% yield loss. Defects within 50mm radius. Automotive IC leakage at center high. 14 wafers affected.\n\nProcess Context: Automotive grade 40nm. Center subthreshold leakage higher. Gate length at center shorter. Zero-defect requirement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center gate length shorter causing higher leakage\n- Shorter gate at center increasing subthreshold leakage\n- Critical for automotive leakage specification\n- Center CD bias from litho or etch\n\n**Contributing Factors**:\n- Litho dose at center\n- Etch rate at center\n- Focus variation at center fields\n\n## Corrective Actions\n\n1. **CD analysis**: Center gate length measurement\n2. **Litho verification**: Check center dose and focus\n3. **Etch uniformity**: Verify etch rate at center\n4. **Leakage correlation**: Establish CD-leakage correlation\n5. **Validation**: Achieve automotive leakage spec at center\n\n## Prevention Measures\n\n- Add center leakage to automotive monitoring\n- Track center CD at all critical layers\n- Zero-defect focus on center die\n\n**Severity**: Critical\n**Yield Impact**: 16%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center yield loss of 20% on lot W2024-3410. Bulls-eye within 40mm of center. Neuromorphic chip synaptic weight variation at center. 17 wafers affected.\n\nProcess Context: Emerging memory neuromorphic. Center RRAM resistance spread wider. Forming voltage at center different. 28nm CMOS + RRAM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center RRAM cell uniformity degraded\n- Center resistance spread affecting synaptic precision\n- Forming conditions at center different\n- Critical for neuromorphic computing accuracy\n\n**Contributing Factors**:\n- RRAM film thickness at center\n- Top electrode deposition uniformity\n- Forming current compliance at center\n\n## Corrective Actions\n\n1. **RRAM analysis**: Center resistance distribution vs edge\n2. **Film verification**: Check RRAM stack uniformity\n3. **Forming optimization**: Adjust center forming conditions\n4. **Electrode check**: Verify top electrode uniformity\n5. **Validation**: Achieve uniform resistance distribution\n\n## Prevention Measures\n\n- Add center RRAM distribution to monitoring\n- Track forming uniformity\n- Include center synapses in neural testing\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Center defects on lot W2024-4521 within 35mm radius. 11% yield loss. Quantum dot size at center non-uniform. 9 wafers affected.\n\nProcess Context: Quantum technology process. Center QD size distribution wider. MBE growth. InAs/GaAs QD.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Center MBE growth non-uniformity affecting QD\n- Center QD size distribution wider than edge\n- Growth temperature at center affecting QD formation\n- Impacts quantum emission properties\n\n**Contributing Factors**:\n- Flux distribution at center\n- Substrate temperature uniformity\n- In/Ga arrival rate at center\n\n## Corrective Actions\n\n1. **PL mapping**: Full wafer QD emission measurement\n2. **Temperature verification**: Check center substrate temperature\n3. **Flux optimization**: Improve flux uniformity\n4. **Growth tuning**: Adjust center growth parameters\n5. **Validation**: Achieve uniform QD size distribution\n\n## Prevention Measures\n\n- Add center QD properties to monitoring\n- Track growth uniformity parameters\n- Include center QDs in optical characterization\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "center",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut-shaped defect pattern on lot W2024-4521 with clear center and ring defects at 40-60mm radius. 20% yield loss. Ring shows etch non-uniformity. 17 wafers affected consistently.\n\nProcess Context: ETCH-LAM-09 oxide etch. Recipe: TEOS_VIA_V2. Edge ring at 4,500 RF-hours. He backside flow: 12 sccm (spec: 8-10 sccm). Chamber at 3,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC backside He leak creating donut pattern\n- He flow at 12 sccm exceeds 10 sccm maximum specification\n- He leak at mid-radius creating thermal non-uniformity\n- Donut pattern corresponds to He distribution ring\n\n**Contributing Factors**:\n- ESC He channels may have degradation at 3,800 RF-hours\n- Edge ring approaching end of life at 4,500 RF-hours\n- Leak affecting wafer temperature in ring zone\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-09\n2. **ESC inspection**: Check He channels for leak source\n3. **He leak repair**: Seal ESC He leak or replace ESC P/N 823-3421\n4. **Edge ring replacement**: Replace edge ring P/N 715-2847\n5. **Validation**: Verify He flow <10 sccm and donut pattern eliminated\n\n## Prevention Measures\n\n- Set FDC alarm for He flow >10 sccm\n- Track He flow trend for ESC degradation detection\n- Replace edge ring at 4,000 RF-hours for oxide etch\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern with clear center on lot W2024-5632. Defect ring at 35-55mm from center. Film thickness variation in ring zone. 16% yield loss on 14 wafers.\n\nProcess Context: CVD-AMAT-02 tungsten CVD. Recipe: W_PLUG_V3. Ring radius consistent across lot. After extended tool idle (>4 hours). Seasoning film suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Seasoning film delamination in ring zone after extended idle\n- 4+ hour idle allowed seasoning film moisture absorption\n- Ring pattern corresponds to chamber seasoning weak zone\n- Film thickness variation from particulate generation\n\n**Contributing Factors**:\n- Seasoning film not stable after extended idle\n- Chamber wall temperature cycling during idle\n- Moisture uptake in porous seasoning region\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 10 conditioning wafers before production\n2. **Chamber inspection**: Check for flaking seasoning film\n3. **Wet clean consideration**: Full wet clean if extensive flaking\n4. **Idle protocol**: Implement idle time limit with auto-conditioning\n5. **Validation**: Process test wafer, verify no donut pattern\n\n## Prevention Measures\n\n- Set idle time alarm at 4 hours with conditioning requirement\n- Implement auto-seasoning after idle >2 hours\n- Track seasoning stability vs idle time\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect pattern on lot W2024-6743 with ring at 45-65mm radius. W-loss detected in ring zone. 18% yield loss. CVD tungsten affected. 15 wafers showing pattern.\n\nProcess Context: CVD-LAM-05 tungsten CVD. Recipe: W_FILL_V2. WF6 flow: 400sccm. Ring zone showing 8% film loss. SEM shows tungsten grain boundary attack.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tungsten loss (W-loss) from fluorine attack in ring zone\n- 8% W-loss in ring indicates F-attack during cool-down\n- Ring zone has higher fluorine residual concentration\n- Grain boundary attack visible in SEM\n\n**Contributing Factors**:\n- WF6 byproducts accumulating in ring region\n- Cool-down purge insufficient for ring zone\n- Chamber geometry creating ring flow pattern\n\n## Corrective Actions\n\n1. **Purge extension**: Increase post-deposition purge time by 50%\n2. **Inert gas increase**: Boost N2 purge flow during cool-down\n3. **Recipe modification**: Add F-scavenging step at end of recipe\n4. **Chamber clean**: Wet clean to remove F-containing deposits\n5. **Validation**: Verify W-loss <2% uniformly\n\n## Prevention Measures\n\n- Monitor W film loss via inline metrology\n- Add post-dep purge adequacy check\n- Implement F residual monitoring\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects with clear center on lot W2024-7854. Ring at 50-70mm radius. Particle contamination type. 22% yield loss. 19 wafers affected. Pattern appeared after chamber liner change.\n\nProcess Context: ETCH-AMAT-06 poly etch. Recipe: POLY_GATE_V4. New chamber liner installed 3 days ago. Liner P/N 715-3891. RF-hours since liner: 150.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New chamber liner outgassing particles in ring zone\n- Liner installation 3 days ago, only 150 RF-hours conditioning\n- Ring pattern corresponds to liner-to-edge-ring interface\n- New liner releasing particles at temperature\n\n**Contributing Factors**:\n- Liner not fully conditioned (typical: 300+ RF-hours)\n- Interface between liner and existing hardware not sealed\n- Particle generation at liner expansion zone\n\n## Corrective Actions\n\n1. **Extended conditioning**: Run 20 additional seasoning wafers\n2. **Liner inspection**: Check liner seating and interface gaps\n3. **Interface verification**: Verify liner-to-edge-ring fit\n4. **Particle monitoring**: Run particle wafer after conditioning\n5. **Validation**: Verify <5 particles >0.2um in ring zone\n\n## Prevention Measures\n\n- Require 300 RF-hours conditioning for new liner\n- Add ring zone particle check to liner change procedure\n- Track liner conditioning vs particle level\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-8965 with defects at 40-55mm radius. Clear center and edge. RF coupling non-uniformity causing etch variation. 14% yield loss on 12 wafers.\n\nProcess Context: ETCH-LAM-12 dielectric etch. Recipe: SIO2_CONTACT. RF match network tuning drifted. Reflected power: 8% (spec: <5%). Chamber at 2,900 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network drift creating ring plasma non-uniformity\n- 8% reflected power exceeds 5% specification\n- RF coupling degraded in mid-radius ring zone\n- Etch rate variation follows RF distribution pattern\n\n**Contributing Factors**:\n- RF match capacitors drifting with age\n- Chamber at 2,900 RF-hours affecting RF coupling\n- Auto-tune not compensating for drift\n\n## Corrective Actions\n\n1. **RF match tuning**: Manual re-tune of RF match network\n2. **Capacitor check**: Verify match network capacitor values\n3. **Component replacement**: Replace degraded capacitors if out of spec\n4. **Reflected power**: Achieve <3% reflected power\n5. **Validation**: Verify uniform etch rate across radius\n\n## Prevention Measures\n\n- Weekly RF reflected power verification\n- Set FDC alarm at reflected power >4%\n- Schedule RF match maintenance at 2,500 RF-hours\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-9076 at 55-75mm radius with clear center. Deposition uniformity issue. 19% yield loss. PVD film affected. 16 wafers showing donut.\n\nProcess Context: PVD-AMAT-08 TaN barrier. Recipe: TAN_BARRIER_V2. Target at 700 kWh. Shield at edge of life. Ring zone film 25% thinner.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Shield erosion creating ring shadow zone\n- Shield at end of life creating deposition shadow\n- Ring zone 25% thinner from shield geometry change\n- Erosion profile creating donut deposition pattern\n\n**Contributing Factors**:\n- Target at 700 kWh contributing to asymmetric deposition\n- Shield material redeposition affecting geometry\n- Collimator interaction with shield shadow\n\n## Corrective Actions\n\n1. **Shield replacement**: Install new shield P/N 823-4521\n2. **Target inspection**: Check target erosion profile\n3. **Geometry verification**: Verify shield-to-target alignment\n4. **Film uniformity**: Run thickness mapping after replacement\n5. **Validation**: Achieve <10% ring zone thickness variation\n\n## Prevention Measures\n\n- Track shield kWh separately from target\n- Replace shield at 600 kWh for barrier applications\n- Add ring zone thickness to PVD monitoring\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187 with ring at 30-50mm radius. Edge ring erosion detected. Plasma density ring. 15% yield loss on 13 wafers.\n\nProcess Context: ETCH-TEL-03 nitride etch. Recipe: SIN_SPACER_V3. Edge ring at 4,200 RF-hours. Visual erosion groove visible at ring radius. Chamber at 3,500 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ring erosion groove affecting plasma distribution\n- Visible erosion groove at 4,200 RF-hours\n- Groove location matches donut defect ring radius\n- Plasma concentration in eroded groove area\n\n**Contributing Factors**:\n- Edge ring approaching 5,000 RF-hour limit\n- Nitride etch chemistry accelerating Si erosion\n- Groove depth affecting plasma confinement\n\n## Corrective Actions\n\n1. **Edge ring replacement**: Replace edge ring P/N 715-3321\n2. **Groove measurement**: Document erosion for tracking\n3. **Chamber conditioning**: Run 5 seasoning wafers after replacement\n4. **Plasma verification**: Check plasma uniformity via OES\n5. **Validation**: Verify no donut pattern after replacement\n\n## Prevention Measures\n\n- Replace edge ring at 3,500 RF-hours for nitride etch\n- Visual inspection of edge ring at each PM\n- Track erosion depth vs RF-hours\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped yield loss on lot W2024-1298 at 45-60mm radius. Temperature ring pattern. 17% yield loss. CVD film properties affected. 14 wafers with donut.\n\nProcess Context: CVD-AMAT-04 TEOS oxide. Recipe: ILD_TEOS_V3. Pedestal heating zone boundary at ring radius. Center zone: 400C, outer zone: 395C. Zone boundary visible.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dual-zone pedestal heater boundary creating temperature ring\n- Zone boundary at 50mm radius creates 5C transition\n- Temperature step affecting film density and stress in ring\n- Donut pattern follows heater zone interface\n\n**Contributing Factors**:\n- Zone control not optimized for uniform transition\n- Inner zone running slightly hot vs outer\n- Transition zone width too narrow\n\n## Corrective Actions\n\n1. **Zone balancing**: Match center and outer zone setpoints\n2. **Transition smoothing**: Implement ramped zone transition if available\n3. **Temperature mapping**: Verify uniformity with TC wafer\n4. **Film property check**: Verify stress uniform across radius\n5. **Validation**: Achieve \u00b12C uniformity eliminating ring\n\n## Prevention Measures\n\n- Optimize zone setpoints for uniform transition\n- Weekly temperature uniformity verification\n- Track film property variation at zone boundary\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect on lot W2024-2309 with ring at 50-65mm radius. Backside contamination ring. 12% yield loss. Particle transfer from ESC. 10 wafers affected.\n\nProcess Context: ETCH-LAM-15 metal etch. Recipe: AL_M1_ETCH. ESC surface contaminated in ring zone. Last ESC clean: 1,500 wafers ago. Backside particles detected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC surface contamination transferring to wafer backside\n- ESC contaminated in ring zone from accumulated particles\n- Contamination transferring to wafer backside creating frontside defects\n- 1,500 wafers since ESC clean exceeds typical 1,000 wafer interval\n\n**Contributing Factors**:\n- Metal etch byproducts accumulating on ESC\n- Ring zone corresponds to He channel boundaries\n- Backside particles affecting wafer flatness and frontside\n\n## Corrective Actions\n\n1. **ESC cleaning**: Perform ESC surface cleaning procedure\n2. **Contamination mapping**: Identify contamination source\n3. **He channel check**: Verify He channels not depositing particles\n4. **Wafer backside inspection**: Check for correlation with ESC\n5. **Validation**: Verify clean wafer backside after ESC clean\n\n## Prevention Measures\n\n- ESC cleaning every 1,000 wafers for metal etch\n- Add backside inspection to lot sampling\n- Track ESC cleanliness vs wafer count\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern with clear center on lot W2024-3410 at 35-50mm radius. Resist thickness donut. 11% yield loss. Coating uniformity issue. 9 wafers affected.\n\nProcess Context: LITH-TEL-20 coat track. Recipe: DUV_COAT_V2. Spin speed: 3200rpm. Solvent evaporation ring visible. Exhaust flow: 0.8 m3/min (spec: 1.0 m3/min).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient exhaust flow causing solvent evaporation ring\n- Exhaust at 0.8 m3/min below 1.0 m3/min specification\n- Solvent vapors accumulating at mid-radius creating evaporation non-uniformity\n- Ring pattern from uneven drying dynamics\n\n**Contributing Factors**:\n- Exhaust filter may be partially blocked\n- Cup exhaust design concentrating flow at specific radius\n- Spin dynamics interacting with exhaust pattern\n\n## Corrective Actions\n\n1. **Exhaust verification**: Check and clean exhaust system\n2. **Filter replacement**: Replace exhaust filter if blocked\n3. **Flow restoration**: Restore exhaust flow to >1.0 m3/min\n4. **Cup inspection**: Check cup exhaust distribution\n5. **Validation**: Verify uniform resist thickness, no ring pattern\n\n## Prevention Measures\n\n- Weekly exhaust flow verification\n- Set FDC alarm for exhaust flow <0.9 m3/min\n- Regular exhaust filter replacement schedule\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield pattern on lot W2024-4521 at 40-55mm radius. Ring zone etch residue. 16% yield loss. Contact etch incomplete in ring. 14 wafers with donut.\n\nProcess Context: ETCH-AMAT-10 contact etch. Recipe: CONTACT_OPEN_V3. Ring zone etch rate 15% lower. Gas distribution suspected. Showerhead at 3,900 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead ring zone hole degradation\n- Ring zone 15% lower etch rate from reduced gas delivery\n- Showerhead at 3,900 RF-hours showing ring pattern hole blockage\n- Etch residue from incomplete etch in affected zone\n\n**Contributing Factors**:\n- Showerhead holes in ring zone preferentially degraded\n- Gas flow pattern creating ring delivery deficit\n- Chamber geometry focusing degradation at ring radius\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Map hole condition across surface\n2. **Showerhead replacement**: Replace if ring zone holes blocked P/N 623-2891\n3. **Flow verification**: Confirm uniform gas delivery after replacement\n4. **Etch uniformity**: Map etch rate across radius\n5. **Validation**: Achieve <8% etch rate variation\n\n## Prevention Measures\n\n- Replace showerhead at 3,500 RF-hours for contact etch\n- Add ring zone etch rate to monitoring\n- Periodic showerhead flow uniformity check\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-5632 with clear center at 55-70mm radius. Copper void in ring zone. 21% yield loss. ECP fill issue. 18 wafers with donut.\n\nProcess Context: ECP-LAM-03 copper plating. Recipe: CU_DUAL_DAMASCENE. Ring zone Cu thickness 20% lower. Current distribution ring issue. Anode at 65% life.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Anode erosion creating ring current distribution\n- Anode at 65% life with ring erosion pattern\n- Current distribution deficit at ring radius\n- 20% thinner Cu fill causing void in ring zone\n\n**Contributing Factors**:\n- Anode erosion profile creating ring shadow\n- Thief ring interaction at affected radius\n- Electrolyte flow at ring zone\n\n## Corrective Actions\n\n1. **Anode inspection**: Check anode surface for ring erosion\n2. **Anode replacement**: Replace if ring erosion visible P/N 823-5621\n3. **Current mapping**: Verify uniform current after replacement\n4. **Fill verification**: Cross-section ring zone vias\n5. **Validation**: Achieve <10% Cu thickness variation\n\n## Prevention Measures\n\n- Replace anode at 50% life for damascene applications\n- Monitor ring zone Cu thickness\n- Track anode erosion profile\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743 at 45-60mm radius. Clear center and edge. Implant dose ring. 13% yield loss. Rs variation in ring. 11 wafers affected.\n\nProcess Context: IMPLANT-AMAT-06 source/drain implant. Recipe: NSD_AS_V2. Ring zone dose 8% lower. Beam profile suspected. Faraday cup readings show ring dip.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam profile non-uniformity creating dose ring\n- Faraday cup confirms 8% dose dip at ring radius\n- Beam focus or steering creating ring pattern\n- Rs variation follows dose pattern\n\n**Contributing Factors**:\n- Beam optics alignment drift\n- Scan pattern creating ring overlap issue\n- Beam current variation during scan\n\n## Corrective Actions\n\n1. **Beam diagnostics**: Full beam profile measurement\n2. **Optics alignment**: Re-align beam optics if needed\n3. **Scan optimization**: Adjust scan pattern for uniform dose\n4. **Faraday verification**: Map dose uniformity post-adjustment\n5. **Validation**: Achieve <3% dose uniformity\n\n## Prevention Measures\n\n- Daily beam profile verification\n- Add ring zone dose to monitoring\n- Track beam profile stability\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-7854 with clear center at 50-65mm radius. Dielectric breakdown in ring. 24% yield loss. ALD film affected. 20 wafers showing donut.\n\nProcess Context: ALD-AMAT-03 HfO2 gate oxide. Recipe: HFK_GATE_V3. Ring zone film 15% thicker. Precursor distribution ring. Cycle count: 40.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ALD precursor accumulation in ring zone\n- 15% thicker film at ring from precursor residence time variation\n- Ring zone has longer precursor exposure\n- Thicker oxide causing breakdown field issues\n\n**Contributing Factors**:\n- Showerhead flow creating ring residence pattern\n- Purge efficiency lower at ring radius\n- Temperature gradient at ring zone\n\n## Corrective Actions\n\n1. **Flow optimization**: Improve purge uniformity at ring radius\n2. **Purge extension**: Increase purge time between pulses\n3. **Temperature verification**: Check ring zone temperature\n4. **Thickness mapping**: Full wafer ALD thickness\n5. **Validation**: Achieve <5% thickness variation\n\n## Prevention Measures\n\n- Add ring zone thickness to ALD monitoring\n- Track precursor delivery uniformity\n- Optimize purge for ring zone efficiency\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut defect on lot W2024-8965 at 35-55mm radius. Etch stop layer ring. 18% yield loss. Via etch affected. 15 wafers with donut pattern.\n\nProcess Context: ETCH-LAM-17 via etch. Recipe: M2_VIA_V2. Ring zone etch stopped early. Endpoint detected ring early stop. Etch selectivity issue suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone endpoint signal causing premature stop\n- Endpoint algorithm weighted toward ring zone\n- Ring zone etch complete before other areas\n- Premature stop leaving center and edge under-etched\n\n**Contributing Factors**:\n- Etch rate higher in ring zone\n- Endpoint optical window viewing ring preferentially\n- Film stack variation at ring radius\n\n## Corrective Actions\n\n1. **Endpoint tuning**: Adjust endpoint detection window/algorithm\n2. **Over-etch extension**: Increase over-etch time for margin\n3. **Etch uniformity**: Improve ring zone etch rate matching\n4. **Window adjustment**: Optimize endpoint optical window position\n5. **Validation**: Verify complete etch across all zones\n\n## Prevention Measures\n\n- Use multi-zone endpoint if available\n- Set over-etch based on slowest zone\n- Add ring zone etch completion verification\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern on lot W2024-9076 with clear center at 40-60mm radius. Film stress ring. 14% yield loss. Nitride stress cracking. 12 wafers affected.\n\nProcess Context: CVD-AMAT-06 stress nitride. Recipe: SIN_STRESS_V4. Ring zone stress -1.4GPa vs target -1.0GPa. Stress exceeds cracking limit at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone stress concentration exceeding film limit\n- Ring zone 40% more compressive than target\n- Stress exceeds cracking threshold at ring radius\n- Deposition conditions creating stress ring\n\n**Contributing Factors**:\n- Ring zone temperature lower during deposition\n- Gas ratio variation at ring radius\n- Plasma conditions at ring creating stress gradient\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Temperature optimization**: Verify ring zone temperature\n3. **Recipe tuning**: Adjust ring zone conditions for stress\n4. **Gas ratio**: Optimize SiH4/NH3 at ring radius\n5. **Validation**: Achieve <\u00b1200MPa stress uniformity\n\n## Prevention Measures\n\n- Add ring zone stress to process monitoring\n- Track stress uniformity vs deposition conditions\n- Set stress limit with cracking margin\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-0187 at 45-65mm radius. Ring zone metal resistance high. 17% yield loss. Aluminum grain issue. 14 wafers showing donut.\n\nProcess Context: PVD-AMAT-09 aluminum. Recipe: AL_M1_V3. Ring zone grain size 30% smaller. Deposition temperature ring. Target at 550 kWh.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone temperature variation affecting Al grain growth\n- 30% smaller grains indicate lower deposition temperature\n- Temperature ring from pedestal or plasma heating\n- Higher resistance from smaller grain boundaries\n\n**Contributing Factors**:\n- Pedestal heater ring zone cooler\n- Plasma heating contribution at ring different\n- Target erosion affecting ring zone deposition\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify ring zone pedestal temperature\n2. **Heater check**: Test ring zone heater output\n3. **Target inspection**: Check target profile for ring effect\n4. **Process tuning**: Adjust for uniform temperature\n5. **Validation**: Achieve uniform grain size and Rs\n\n## Prevention Measures\n\n- Add ring zone Rs to metal monitoring\n- Track temperature uniformity\n- Monitor grain size vs temperature correlation\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect on lot W2024-1298 with clear center at 50-70mm radius. CMP ring pattern. 15% yield loss. Oxide thickness ring. 13 wafers with donut.\n\nProcess Context: CMP-AMAT-05 oxide CMP. Recipe: ILD_POLISH_V2. Ring zone 12% over-polished. Pad profile ring. Retaining ring wear suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear creating CMP ring pattern\n- Ring zone over-polished by 12%\n- Retaining ring wear affecting pressure distribution\n- Pad-wafer contact higher at ring zone\n\n**Contributing Factors**:\n- Retaining ring inner edge wear\n- Pad compression profile at ring\n- Slurry distribution at ring zone\n\n## Corrective Actions\n\n1. **Retaining ring inspection**: Check wear pattern\n2. **Ring replacement**: Replace if wear >1mm P/N 445-3891\n3. **Pressure optimization**: Adjust ring pressure profile\n4. **Pad profile**: Verify pad condition at ring zone\n5. **Validation**: Achieve <5% removal rate variation\n\n## Prevention Measures\n\n- Track retaining ring wear\n- Monitor ring zone removal rate\n- Replace retaining ring on wear schedule\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2309 at 40-55mm radius. Epitaxy thickness ring. 19% yield loss. Power device affected. 16 wafers showing donut.\n\nProcess Context: EPI-AMAT-07 thick epitaxy. Recipe: EPI_POWER_V4. Ring zone 10% thinner. Gas flow ring. Susceptor at 1,800 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Susceptor surface degradation creating gas flow ring\n- Susceptor at 1,800 cycles showing ring wear pattern\n- Gas flow disturbed at ring radius\n- 10% thinner epitaxy affecting device performance\n\n**Contributing Factors**:\n- Susceptor surface coating degraded at ring\n- Temperature uniformity affected at ring zone\n- Precursor delivery at ring compromised\n\n## Corrective Actions\n\n1. **Susceptor inspection**: Check ring zone surface condition\n2. **Susceptor replacement**: Replace if ring wear visible P/N 823-4891\n3. **Temperature mapping**: Verify uniformity after replacement\n4. **Thickness profile**: Full wafer epi thickness\n5. **Validation**: Achieve <5% thickness uniformity\n\n## Prevention Measures\n\n- Replace susceptor at 1,500 cycles for power epi\n- Track ring zone thickness trend\n- Visual susceptor inspection at PM\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-3410 with clear center at 35-50mm radius. Photoresist ring. 10% yield loss. Develop non-uniformity. 8 wafers affected.\n\nProcess Context: LITH-TEL-22 develop track. Recipe: ARF_DEV_V2. Ring zone resist scumming. Developer flow ring. Nozzle at 200mm/sec scan.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Developer nozzle scan pattern creating ring delivery gap\n- Scan speed at 200mm/sec creating ring zone developer deficiency\n- Ring corresponds to nozzle pattern overlap zone\n- Scumming from insufficient developer contact\n\n**Contributing Factors**:\n- Nozzle scan path creating ring coverage gap\n- Developer puddle not refreshing at ring zone\n- Scan timing leaving ring zone under-developed\n\n## Corrective Actions\n\n1. **Scan optimization**: Adjust nozzle scan pattern for uniform coverage\n2. **Speed adjustment**: Modify scan speed for ring zone coverage\n3. **Multi-puddle**: Add second puddle for ring zone\n4. **Developer verification**: Check ring zone development completeness\n5. **Validation**: Verify no ring zone scumming\n\n## Prevention Measures\n\n- Optimize nozzle scan for all radii\n- Add ring zone development check\n- Track develop uniformity vs scan parameters\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield pattern on lot W2024-4521 at 45-60mm radius. Gate length ring variation. 16% yield loss. Litho and etch contributing. 14 wafers with donut.\n\nProcess Context: Gate patterning. Ring zone gate 5% longer. Scanner dose ring + etch uniformity ring combining. 28nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Combined litho and etch non-uniformity at ring zone\n- Scanner dose ring + etch rate ring creating cumulative bias\n- 5% longer gates at ring exceeding spec\n- Both steps contributing to ring pattern\n\n**Contributing Factors**:\n- Scanner illumination ring pattern\n- Etch rate dip at ring radius\n- Cumulative effect exceeding individual spec\n\n## Corrective Actions\n\n1. **Litho analysis**: Map scanner dose at ring zone\n2. **Etch analysis**: Map etch rate at ring zone\n3. **Individual correction**: Optimize each step for ring\n4. **Combined optimization**: Balance litho/etch for gate length\n5. **Validation**: Achieve gate length uniformity spec\n\n## Prevention Measures\n\n- Track ring zone contribution from each step\n- Monitor cumulative ring zone bias\n- Add ring zone to gate length monitoring\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-5632 with clear center at 55-70mm radius. TSV void ring. 23% yield loss. Deep via affected. 19 wafers showing donut.\n\nProcess Context: ETCH-SPTS-01 TSV etch. Recipe: TSV_DEEP_V2. Ring zone etch profile retrograde. Passivation ring issue. Via depth: 100um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone passivation excess creating retrograde profile\n- C4F8 passivation accumulating at ring radius\n- Retrograde profile preventing copper fill\n- TSV void formation at ring zone\n\n**Contributing Factors**:\n- Gas distribution creating ring C4F8 concentration\n- Etch/passivation balance off at ring\n- Deep via amplifying ring uniformity issue\n\n## Corrective Actions\n\n1. **Profile analysis**: SEM ring zone via profile\n2. **Gas balancing**: Reduce ring zone C4F8 or increase SF6\n3. **Flow optimization**: Improve gas distribution uniformity\n4. **Recipe tuning**: Adjust etch/passivation ratio for ring\n5. **Validation**: Achieve vertical profile at ring zone\n\n## Prevention Measures\n\n- Add ring zone profile inspection to TSV monitoring\n- Track etch/passivation balance across radius\n- Optimize deep via recipe for ring uniformity\n\n**Severity**: Critical\n**Yield Impact**: 23%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743 at 40-55mm radius. Silicide ring. 15% yield loss. Contact resistance ring. 13 wafers affected.\n\nProcess Context: ANNEAL-TEL-06 silicide RTP. Recipe: NISI_RTP_V3. Ring zone temperature 15C lower. Silicide incomplete at ring. Peak: 450C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RTP lamp ring zone under-temperature\n- Ring zone 15C cooler causing incomplete silicidation\n- Lamp power distribution creating ring cold zone\n- Contact resistance elevated from thin silicide\n\n**Contributing Factors**:\n- Lamp reflector geometry creating ring shadow\n- Pyrometer not measuring ring zone accurately\n- Wafer emissivity variation at ring\n\n## Corrective Actions\n\n1. **Lamp profiling**: Map lamp power distribution\n2. **Zone adjustment**: Increase ring zone lamp power\n3. **Reflector check**: Inspect reflector for ring effect\n4. **Temperature verification**: TC wafer at ring zone\n5. **Validation**: Achieve \u00b110C uniformity\n\n## Prevention Measures\n\n- Add ring zone temperature monitoring\n- Weekly lamp uniformity check\n- Track silicide Rs at ring zone\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-7854 with clear center at 50-65mm radius. Memory cell ring. 20% yield loss. Flash cell affected. 17 wafers showing donut.\n\nProcess Context: Flash memory process. Ring zone Vt shifted 100mV. Multiple process steps contributing. Tunnel oxide and FG poly affected at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative ring zone process variations affecting memory Vt\n- Multiple steps contributing to 100mV ring Vt shift\n- Tunnel oxide and FG poly both affected at ring\n- Combined effect creating memory window issue\n\n**Contributing Factors**:\n- Furnace ring temperature variation for tunnel oxide\n- Poly deposition ring non-uniformity\n- Implant dose ring contribution\n\n## Corrective Actions\n\n1. **Ring audit**: Identify contributing process steps\n2. **Oxide optimization**: Improve tunnel oxide ring uniformity\n3. **Poly optimization**: Improve FG poly ring uniformity\n4. **Implant check**: Verify implant dose at ring zone\n5. **Validation**: Achieve Vt uniformity within spec\n\n## Prevention Measures\n\n- Track ring zone Vt as process indicator\n- Monitor individual step ring contributions\n- Include ring cells in memory testing\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-8965 at 35-50mm radius. Image sensor ring. 18% yield loss. Pixel response ring. 15 wafers with donut.\n\nProcess Context: CIS process. Ring zone quantum efficiency 10% lower. Color filter ring thickness variation. CF process suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Color filter thickness ring variation affecting QE\n- CF thickness at ring zone creating optical path length variation\n- 10% lower QE from filter mismatch at ring\n- Spin coat or cure creating ring pattern\n\n**Contributing Factors**:\n- Spin dynamics creating ring thickness\n- Cure uniformity at ring zone\n- Exhaust affecting ring solvent evaporation\n\n## Corrective Actions\n\n1. **CF mapping**: Measure color filter thickness at ring\n2. **Spin optimization**: Adjust for ring zone uniformity\n3. **Cure verification**: Check cure uniformity at ring\n4. **QE correlation**: Correlate CF thickness to QE\n5. **Validation**: Achieve uniform pixel response\n\n## Prevention Measures\n\n- Add ring zone CF thickness to monitoring\n- Track QE uniformity vs CF process\n- Optimize spin recipe for ring elimination\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect on lot W2024-9076 with clear center at 45-60mm radius. Analog matching ring. 12% yield loss. Device matching poor at ring. 10 wafers affected.\n\nProcess Context: Analog precision process. Ring zone Vt mismatch 2x higher. Multiple thermal steps contributing. 180nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal processing ring affecting analog device matching\n- Ring zone Vt mismatch 2x higher than center/edge\n- Multiple furnace and RTP steps contributing\n- Analog matching extremely sensitive to ring variation\n\n**Contributing Factors**:\n- Furnace boat position ring effect\n- RTP lamp ring pattern\n- Cumulative thermal budget at ring\n\n## Corrective Actions\n\n1. **Thermal audit**: Map all thermal steps for ring effect\n2. **Furnace optimization**: Adjust for ring zone uniformity\n3. **RTP calibration**: Reduce RTP ring pattern\n4. **Matching correlation**: Identify dominant ring contributor\n5. **Validation**: Achieve matching spec at ring zone\n\n## Prevention Measures\n\n- Track ring zone matching performance\n- Monitor thermal uniformity at ring\n- Include ring devices in matching testing\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187 at 50-65mm radius. RF device ring. 14% yield loss. Inductor Q ring variation. 12 wafers showing donut.\n\nProcess Context: RF SOI process. Ring zone inductor Q 15% lower. Top metal ring. Thick Al: 4um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Top metal ring thickness variation affecting inductor Q\n- 15% lower Q from ring zone metal thickness/grain variation\n- Higher resistance at ring reducing inductor performance\n- PVD process creating ring deposition pattern\n\n**Contributing Factors**:\n- Target erosion ring pattern\n- Temperature ring affecting grain growth\n- Deposition rate ring variation\n\n## Corrective Actions\n\n1. **Metal mapping**: Full wafer metal thickness and Rs at ring\n2. **Target inspection**: Check for ring erosion pattern\n3. **Temperature verification**: Check ring zone temperature\n4. **Process optimization**: Improve ring zone deposition\n5. **Validation**: Achieve uniform inductor Q\n\n## Prevention Measures\n\n- Add ring zone inductor Q to monitoring\n- Track metal uniformity vs target life\n- Include ring inductors in RF testing\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-1298 with clear center at 40-55mm radius. Power device ring. 21% yield loss. BVdss ring. 18 wafers with donut.\n\nProcess Context: Power semiconductor process. Ring zone BVdss 15% lower. Junction termination ring affected. RESURF structure.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Junction termination ring dose at ring zone compromised\n- BVdss 15% lower from JTE dose ring variation\n- RESURF structure sensitive to ring dose profile\n- Implant or diffusion ring contributing\n\n**Contributing Factors**:\n- Implant dose ring in JTE region\n- Diffusion furnace ring temperature\n- Oxide charge ring variation\n\n## Corrective Actions\n\n1. **JTE analysis**: Map junction termination dose at ring\n2. **Implant verification**: Check JTE implant dose uniformity\n3. **Diffusion check**: Verify diffusion temperature uniformity\n4. **Oxide investigation**: Check oxide charge at ring\n5. **Validation**: Achieve BVdss uniformity spec\n\n## Prevention Measures\n\n- Add ring zone BVdss to power device monitoring\n- Track JTE dose uniformity\n- Include ring devices in breakdown testing\n\n**Severity**: Critical\n**Yield Impact**: 21%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-2309 at 55-70mm radius. MEMS ring. 16% yield loss. Membrane resonance ring. 14 wafers affected.\n\nProcess Context: MEMS process. Ring zone membrane resonance 8% off target. Poly-Si stress ring. Deposition temp: 620C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poly-Si stress ring affecting MEMS membrane resonance\n- 8% resonance shift from ring zone stress variation\n- Deposition temperature ring creating stress gradient\n- Membrane behavior affected by ring stress state\n\n**Contributing Factors**:\n- CVD temperature ring at 620C\n- Gas flow pattern at ring zone\n- Subsequent anneal not compensating ring stress\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer poly stress\n2. **Temperature optimization**: Improve CVD ring temperature\n3. **Anneal consideration**: Add stress relief anneal if needed\n4. **Resonance correlation**: Map stress to resonance shift\n5. **Validation**: Achieve resonance uniformity spec\n\n## Prevention Measures\n\n- Add ring zone resonance to MEMS monitoring\n- Track poly stress uniformity\n- Include ring membranes in resonance testing\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-3410 with clear center at 35-50mm radius. LED ring. 13% yield loss. Emission wavelength ring. 11 wafers showing donut.\n\nProcess Context: LED/optoelectronics. Ring zone wavelength 3nm red-shifted. QW thickness ring. MOCVD growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: QW thickness ring variation causing wavelength shift\n- 3nm red-shift from thicker QW at ring zone\n- MOCVD growth rate ring from gas flow\n- LED binning affected by ring wavelength\n\n**Contributing Factors**:\n- Susceptor rotation and flow dynamics at ring\n- Temperature ring during QW growth\n- Precursor delivery ring variation\n\n## Corrective Actions\n\n1. **QW mapping**: Full wafer QW thickness via PL or XRD\n2. **Flow optimization**: Improve precursor delivery at ring\n3. **Temperature verification**: Check ring zone temperature\n4. **Recipe tuning**: Adjust for ring zone uniformity\n5. **Validation**: Achieve wavelength uniformity spec\n\n## Prevention Measures\n\n- Add ring zone wavelength to LED monitoring\n- Track QW thickness uniformity\n- Include ring LEDs in binning analysis\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-4521 at 45-60mm radius. GaN ring. 22% yield loss. 2DEG density ring. 19 wafers with donut.\n\nProcess Context: GaN on Si process. Ring zone 2DEG 12% lower. AlGaN barrier ring thickness variation. MOCVD growth.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AlGaN barrier ring thickness reducing 2DEG density\n- 12% lower 2DEG from barrier ring variation\n- MOCVD Al delivery creating ring pattern\n- HEMT performance affected at ring zone\n\n**Contributing Factors**:\n- Al precursor flow ring pattern\n- Temperature ring affecting Al incorporation\n- Susceptor condition at ring zone\n\n## Corrective Actions\n\n1. **Barrier mapping**: Full wafer AlGaN thickness\n2. **Al flow optimization**: Improve Al delivery uniformity\n3. **Temperature check**: Verify ring zone temperature\n4. **Hall measurement**: Correlate 2DEG to barrier thickness\n5. **Validation**: Achieve 2DEG uniformity spec\n\n## Prevention Measures\n\n- Add ring zone 2DEG to GaN monitoring\n- Track barrier thickness uniformity\n- Include ring devices in RF characterization\n\n**Severity**: Critical\n**Yield Impact**: 22%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-5632 with clear center at 50-65mm radius. SiC ring. 17% yield loss. On-resistance ring. 14 wafers affected.\n\nProcess Context: SiC power device. Ring zone Ron 20% higher. Epitaxy doping ring. Drift region affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: SiC epitaxy doping ring variation affecting Ron\n- 20% higher Ron from lower doping at ring\n- Drift region doping critical for power device\n- MOCVD doping delivery ring pattern\n\n**Contributing Factors**:\n- N-type dopant delivery ring\n- Temperature affecting doping incorporation\n- Growth rate ring variation\n\n## Corrective Actions\n\n1. **Doping mapping**: Full wafer CV profiling\n2. **Flow optimization**: Improve dopant delivery at ring\n3. **Temperature verification**: Check ring zone temperature\n4. **Growth rate check**: Verify uniform growth at ring\n5. **Validation**: Achieve Ron uniformity spec\n\n## Prevention Measures\n\n- Add ring zone Ron to SiC monitoring\n- Track doping uniformity\n- Include ring devices in power characterization\n\n**Severity**: Major\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-6743 at 40-55mm radius. Photonics ring. 15% yield loss. Waveguide loss ring. 13 wafers showing donut.\n\nProcess Context: Silicon photonics. Ring zone propagation loss 0.5dB/cm higher. Si waveguide ring. Etch sidewall at ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Waveguide sidewall roughness ring increasing propagation loss\n- 0.5dB/cm higher loss from ring zone roughness\n- Etch process creating sidewall ring pattern\n- Photonics sensitive to surface roughness variation\n\n**Contributing Factors**:\n- Plasma etch ring uniformity\n- Mask pattern at ring contributing\n- Passivation ring affecting sidewall\n\n## Corrective Actions\n\n1. **Roughness mapping**: AFM ring zone sidewall\n2. **Etch optimization**: Improve ring zone etch smoothness\n3. **Litho verification**: Check ring zone pattern quality\n4. **Loss correlation**: Map roughness to loss\n5. **Validation**: Achieve loss uniformity spec\n\n## Prevention Measures\n\n- Add ring zone loss to photonics monitoring\n- Track sidewall roughness uniformity\n- Include ring waveguides in optical testing\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect on lot W2024-7854 with clear center at 55-70mm radius. 3D NAND ring. 24% yield loss. Cell Vt ring. 20 wafers with donut.\n\nProcess Context: 3D NAND 128L. Ring zone cell Vt shifted 200mV. Multi-layer stack ring. ALD/CVD ring effect amplified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Multi-layer ALD/CVD ring effect amplified in 3D stack\n- 200mV Vt shift from cumulative ring variation\n- 128 layers amplifying ring non-uniformity\n- Cell performance affected at ring zone\n\n**Contributing Factors**:\n- Individual layer ring contribution\n- Cumulative effect through stack height\n- Thermal budget ring during processing\n\n## Corrective Actions\n\n1. **Layer audit**: Identify dominant ring contributors\n2. **ALD optimization**: Improve critical layer ring uniformity\n3. **CVD adjustment**: Reduce CVD ring contribution\n4. **Vt correlation**: Map layer thickness to Vt shift\n5. **Validation**: Achieve Vt uniformity spec\n\n## Prevention Measures\n\n- Track ring zone contribution per layer\n- Monitor cumulative ring effect\n- Include ring cells in 3D NAND testing\n\n**Severity**: Critical\n**Yield Impact**: 24%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-8965 at 35-55mm radius. DRAM ring. 19% yield loss. Refresh time ring. 16 wafers affected.\n\nProcess Context: Advanced DRAM. Ring zone retention time 30% shorter. Capacitor dielectric ring. High-k film affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Capacitor dielectric ring variation affecting retention\n- 30% shorter retention from ring zone dielectric variation\n- High-k ALD ring thickness or quality issue\n- Leakage current elevated at ring zone\n\n**Contributing Factors**:\n- ALD precursor delivery ring\n- Crystallization at ring zone different\n- Interface quality at ring affected\n\n## Corrective Actions\n\n1. **Dielectric mapping**: Ring zone high-k thickness and quality\n2. **ALD optimization**: Improve ring zone uniformity\n3. **Anneal verification**: Check crystallization uniformity\n4. **Leakage analysis**: Measure ring zone capacitor leakage\n5. **Validation**: Achieve retention uniformity spec\n\n## Prevention Measures\n\n- Add ring zone retention to DRAM monitoring\n- Track dielectric uniformity\n- Include ring cells in refresh testing\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-9076 with clear center at 45-60mm radius. Advanced packaging ring. 16% yield loss. RDL resistance ring. 14 wafers showing donut.\n\nProcess Context: Fan-out WLP. Ring zone RDL Rs 15% higher. Cu plating ring. Line width: 5um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cu plating ring creating RDL resistance variation\n- 15% higher Rs from ring zone plating thickness\n- Current distribution ring at fine line density\n- Packaging performance affected at ring zone\n\n**Contributing Factors**:\n- Anode current distribution ring\n- Seed layer thickness at ring\n- Electrolyte flow at ring zone\n\n## Corrective Actions\n\n1. **Current mapping**: Verify current distribution at ring\n2. **Plating optimization**: Improve ring zone uniformity\n3. **Seed verification**: Check seed layer at ring\n4. **Flow improvement**: Enhance ring zone electrolyte delivery\n5. **Validation**: Achieve Rs uniformity spec\n\n## Prevention Measures\n\n- Add ring zone RDL Rs to monitoring\n- Track plating uniformity vs pattern density\n- Include ring interconnects in electrical testing\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-0187 at 50-65mm radius. Micro-bump ring. 18% yield loss. Bump height ring. 15 wafers with donut.\n\nProcess Context: 2.5D/3D IC micro-bump. Ring zone bump 15% shorter. High-density array plating ring. Target: 10um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High-density bump array creating plating ring deficiency\n- Ring zone bumps 15% shorter from current distribution\n- Dense array affecting ring zone current delivery\n- Joint reliability at risk from short bumps\n\n**Contributing Factors**:\n- Pattern-dependent current distribution\n- Electrolyte mass transport at ring\n- Seed layer ring variation\n\n## Corrective Actions\n\n1. **Current optimization**: Adjust for ring zone bump density\n2. **Pattern compensation**: Consider current thieving for ring\n3. **Flow improvement**: Enhance ring zone electrolyte\n4. **Height mapping**: Full wafer bump height\n5. **Validation**: Achieve bump height uniformity spec\n\n## Prevention Measures\n\n- Add ring zone bump height to monitoring\n- Track plating vs pattern density\n- Include ring bumps in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 18%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-1298 with clear center at 40-55mm radius. Automotive IC ring. 20% yield loss. Leakage ring. 17 wafers affected.\n\nProcess Context: Automotive 40nm. Ring zone Ioff 2x higher. Gate related leakage ring. Zero-defect requirement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gate process ring creating leakage signature\n- Ring zone Ioff 2x higher from gate ring variation\n- Critical for automotive leakage specification\n- Gate oxide or poly ring contributing\n\n**Contributing Factors**:\n- Gate oxide thickness ring\n- Poly grain size ring\n- Implant ring variation\n\n## Corrective Actions\n\n1. **Gate analysis**: Map gate process parameters at ring\n2. **Oxide verification**: Check gate oxide ring uniformity\n3. **Poly optimization**: Improve poly ring uniformity\n4. **Implant check**: Verify threshold implant at ring\n5. **Validation**: Achieve leakage spec at ring zone\n\n## Prevention Measures\n\n- Add ring zone Ioff to automotive monitoring\n- Track gate process ring contributors\n- Zero-defect focus on ring zone\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-2309 at 55-70mm radius. Emerging memory ring. 14% yield loss. RRAM resistance ring. 12 wafers showing donut.\n\nProcess Context: RRAM neuromorphic. Ring zone HRS/LRS ratio reduced 30%. Switching layer ring. Metal oxide RRAM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Switching layer ring variation affecting RRAM ratio\n- 30% reduced HRS/LRS ratio from ring zone variation\n- Metal oxide ALD ring thickness or composition\n- Memory window reduced at ring zone\n\n**Contributing Factors**:\n- ALD precursor delivery ring\n- Top electrode ring variation\n- Forming condition ring sensitivity\n\n## Corrective Actions\n\n1. **Film mapping**: Ring zone switching layer analysis\n2. **ALD optimization**: Improve ring zone uniformity\n3. **Electrode verification**: Check top electrode at ring\n4. **Forming analysis**: Verify forming uniformity\n5. **Validation**: Achieve memory ratio uniformity\n\n## Prevention Measures\n\n- Add ring zone memory ratio to monitoring\n- Track switching layer uniformity\n- Include ring cells in RRAM testing\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-3410 with clear center at 35-50mm radius. Quantum device ring. 11% yield loss. Qubit coherence ring. 9 wafers affected.\n\nProcess Context: Quantum technology. Ring zone T2 coherence 20% shorter. Al/AlOx Josephson junction ring. MBE/ALD process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Josephson junction ring variation affecting qubit coherence\n- 20% shorter T2 from ring zone junction variation\n- Al film or AlOx tunnel barrier ring\n- Quantum properties sensitive to junction uniformity\n\n**Contributing Factors**:\n- Al deposition ring from MBE/sputter\n- AlOx barrier ring thickness\n- Interface quality at ring zone\n\n## Corrective Actions\n\n1. **Junction mapping**: Ring zone junction analysis\n2. **Al optimization**: Improve ring zone deposition\n3. **Barrier verification**: Check AlOx uniformity at ring\n4. **Coherence correlation**: Map junction to T2\n5. **Validation**: Achieve coherence uniformity\n\n## Prevention Measures\n\n- Add ring zone coherence to quantum monitoring\n- Track junction uniformity\n- Include ring qubits in coherence testing\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-4521 at 45-60mm radius. Biomedical IC ring. 13% yield loss. Electrode impedance ring. 11 wafers with donut.\n\nProcess Context: Biomedical neural interface. Ring zone electrode impedance 25% higher. Pt electrode ring. Sputtering process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pt electrode ring thickness affecting impedance\n- 25% higher impedance from ring zone Pt variation\n- Sputtering process creating ring deposition pattern\n- Neural signal quality affected at ring zone\n\n**Contributing Factors**:\n- Target erosion ring pattern\n- Temperature ring during deposition\n- Film microstructure at ring\n\n## Corrective Actions\n\n1. **Electrode mapping**: Full wafer Pt thickness and morphology\n2. **Target inspection**: Check for ring erosion pattern\n3. **Temperature verification**: Check ring zone temperature\n4. **Process optimization**: Improve ring zone deposition\n5. **Validation**: Achieve impedance uniformity spec\n\n## Prevention Measures\n\n- Add ring zone electrode impedance to monitoring\n- Track Pt thickness uniformity\n- Include ring electrodes in biomedical testing\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-5632 with clear center at 50-65mm radius. He backside cooling ring. 17% yield loss. Thermal damage ring. 14 wafers affected.\n\nProcess Context: ETCH-AMAT-11 high power etch. Recipe: HAR_ETCH_V2. Ring zone wafer temp exceeded 150C. He cooling ring deficiency. RF power: 3000W.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: He backside cooling ring zone deficiency\n- Ring zone exceeded 150C thermal limit\n- He cooling not reaching ring zone effectively\n- Thermal damage at ring from high-power etch\n\n**Contributing Factors**:\n- ESC He channel geometry at ring\n- He flow distribution non-uniform\n- High RF power amplifying ring thermal issue\n\n## Corrective Actions\n\n1. **ESC inspection**: Check He channel condition at ring zone\n2. **He flow optimization**: Improve ring zone cooling\n3. **Temperature monitoring**: Add ring zone temperature sensor\n4. **Power consideration**: Reduce RF power if needed\n5. **Validation**: Achieve temperature <120C at ring zone\n\n## Prevention Measures\n\n- Add ring zone temperature to FDC monitoring\n- Track He flow distribution\n- Set temperature interlock for ring zone\n\n**Severity**: Critical\n**Yield Impact**: 17%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-6743 at 40-55mm radius. Chamber seasoning ring. 15% yield loss. Particle ring pattern. 13 wafers showing donut.\n\nProcess Context: CVD-AMAT-07 after wet clean. Recipe: TEOS_ILD_V2. Seasoning film ring instability. Chamber opened for wet clean 24 hours ago. Seasoning: 8 wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ring zone seasoning film instability after wet clean\n- Wet clean removed seasoning unevenly at ring zone\n- 8 wafer seasoning insufficient for ring zone stabilization\n- Particle generation from ring zone flaking\n\n**Contributing Factors**:\n- Wet clean reaching ring zone more aggressively\n- Seasoning film adhesion weaker at ring\n- Chamber geometry creating ring clean/seasoning pattern\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 15 additional seasoning wafers\n2. **Chamber inspection**: Check ring zone seasoning condition\n3. **Particle monitoring**: Run particle wafer for ring zone\n4. **Wet clean optimization**: Adjust for more uniform clean\n5. **Validation**: Verify no ring zone particles\n\n## Prevention Measures\n\n- Increase post-wet-clean seasoning to 20 wafers\n- Add ring zone particle check to wet clean procedure\n- Track seasoning stability at ring zone\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-7854 with clear center at 55-70mm radius. Clamp ring wear. 12% yield loss. Contact damage ring. 10 wafers affected.\n\nProcess Context: ETCH-LAM-18 with mechanical clamping. Recipe: OXIDE_ETCH_V3. Clamp ring inner edge worn. Contact marks visible at ring zone. Clamp at 2,500 wafer cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring inner edge wear creating contact damage\n- Clamp ring at 2,500 cycles showing inner edge wear\n- Worn edge creating inconsistent contact at ring zone\n- Contact marks causing defects at ring radius\n\n**Contributing Factors**:\n- Clamp ring material wear at contact zone\n- Wafer edge interaction with worn clamp\n- Debris accumulation from clamp wear\n\n## Corrective Actions\n\n1. **Clamp inspection**: Examine clamp ring wear pattern\n2. **Clamp replacement**: Replace worn clamp ring P/N 715-4521\n3. **Chamber cleaning**: Remove wear debris from chamber\n4. **Contact verification**: Check new clamp contact uniformity\n5. **Validation**: Verify no contact marks at ring zone\n\n## Prevention Measures\n\n- Replace clamp ring at 2,000 wafer cycles\n- Inspect clamp ring at each PM\n- Track contact defects vs clamp cycles\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut yield loss on lot W2024-8965 at 35-50mm radius. Focus ring erosion. 19% yield loss. Plasma damage ring. 16 wafers with donut.\n\nProcess Context: ETCH-AMAT-12 dielectric etch. Recipe: SIO2_VIA_V4. Focus ring erosion creating plasma concentration ring. Focus ring at 4,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus ring erosion creating plasma concentration at ring zone\n- Focus ring at 4,800 RF-hours (approaching 5,000 limit) heavily eroded\n- Erosion profile concentrating plasma at ring zone\n- Plasma damage from ion bombardment at ring\n\n**Contributing Factors**:\n- Focus ring material erosion pattern\n- Plasma sheath distortion at eroded region\n- RF coupling affected by focus ring condition\n\n## Corrective Actions\n\n1. **Focus ring inspection**: Document erosion profile\n2. **Focus ring replacement**: Replace P/N 715-3321\n3. **Plasma verification**: Check plasma uniformity after replacement\n4. **Chamber conditioning**: Run seasoning wafers\n5. **Validation**: Verify no ring zone plasma damage\n\n## Prevention Measures\n\n- Replace focus ring at 4,000 RF-hours (proactive)\n- Visual focus ring inspection at PM\n- Track erosion depth vs RF-hours\n\n**Severity**: Critical\n**Yield Impact**: 19%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defects on lot W2024-9076 with clear center at 45-60mm radius. Gas distribution ring. 14% yield loss. Etch rate ring. 12 wafers affected.\n\nProcess Context: ETCH-TEL-04 poly etch. Recipe: POLY_SPACER_V2. Gas distribution ring pattern. Showerhead hole pattern creating ring delivery. Chamber at 2,800 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead hole pattern creating gas distribution ring\n- Hole arrangement creating ring zone delivery pattern\n- Etch rate variation following gas distribution\n- Ring zone gas concentration higher or lower than optimal\n\n**Contributing Factors**:\n- Showerhead design creating ring flow pattern\n- Some ring zone holes degraded at 2,800 RF-hours\n- Chamber geometry amplifying ring pattern\n\n## Corrective Actions\n\n1. **Flow mapping**: Measure gas distribution across wafer\n2. **Showerhead inspection**: Check ring zone hole condition\n3. **Showerhead clean/replace**: Clean or replace P/N 623-2891\n4. **Recipe tuning**: Adjust gas flows for uniformity\n5. **Validation**: Achieve <5% etch rate variation\n\n## Prevention Measures\n\n- Periodic gas distribution mapping\n- Track ring zone etch rate\n- Consider showerhead with different hole pattern\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Donut pattern on lot W2024-0187 at 50-65mm radius. Pump ring effect. 16% yield loss. Pressure ring pattern. 14 wafers showing donut.\n\nProcess Context: ETCH-LAM-19 low-pressure etch. Recipe: OXIDE_HAR_V2. Pressure: 5mT. Ring zone pressure micro-variation. Pump port location creating ring.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pump port location creating pressure ring pattern\n- Pumping asymmetry creating ring zone pressure variation\n- Low-pressure process sensitive to small pressure differences\n- Etch rate following pressure ring pattern\n\n**Contributing Factors**:\n- Single pump port creating flow asymmetry\n- Chamber geometry and pump location\n- Gas conductance variation across chamber\n\n## Corrective Actions\n\n1. **Pressure mapping**: Measure pressure distribution if possible\n2. **Flow optimization**: Adjust gas inlet for uniform pressure\n3. **Baffle consideration**: Add gas distribution baffle\n4. **Process verification**: Map etch rate to pressure pattern\n5. **Validation**: Achieve uniform etch rate across radius\n\n## Prevention Measures\n\n- Consider chamber redesign for symmetric pumping\n- Track ring zone etch rate sensitivity\n- Optimize gas flow for pump location compensation\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring defect pattern on lot W2024-1298 with clear center at 40-55mm radius. ESC clamping ring. 11% yield loss. Backside damage ring. 9 wafers affected.\n\nProcess Context: ETCH-AMAT-13 with ESC clamping. Recipe: NITRIDE_ETCH_V3. ESC clamping force creating ring stress. Clamping voltage: 2kV.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC clamping force non-uniformity at ring zone\n- 2kV clamping creating ring zone stress\n- ESC electrode pattern creating ring force concentration\n- Backside damage from ring zone stress\n\n**Contributing Factors**:\n- ESC electrode geometry at ring zone\n- Dielectric layer condition at ring\n- Wafer backside interaction with ESC ring\n\n## Corrective Actions\n\n1. **ESC inspection**: Check ESC surface at ring zone\n2. **Clamp verification**: Measure clamping force uniformity\n3. **Voltage optimization**: Reduce clamping voltage if possible\n4. **ESC conditioning**: Clean or recondition ESC surface\n5. **Validation**: Verify no backside damage at ring zone\n\n## Prevention Measures\n\n- Monitor backside damage at ring zone\n- Track ESC surface condition\n- Optimize clamping voltage for uniform force\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "donut",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratch defects on lot W2024-4521. Scratches 25-35mm long, oriented radially. Affected wafers: slots 3, 5, 7, 9, 11 in FOUP-2847. Wafers in FOUP-2848 processed with same robot show no scratches. 10% yield loss.\n\nProcess Context: Post-etch handling through HANDLER-BROOKS-03. Robot end effector replaced 1 week ago. Both FOUPs used same handling sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-2847 odd slot damage causing wafer scratches\n\n**Correlation Reasoning**:\n- Pattern: Only odd slots (3, 5, 7, 9, 11) affected\n- FOUP-2848 with same robot = no scratches\n- This RULES OUT robot end effector as cause\n- Odd slots in FOUP-2847 have common damage location\n\n**Root Cause Determination**: FOUP-2847 has burrs or damage on the odd-numbered slot rails. When wafers are inserted/removed, the damaged slots create radial scratches.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-2847 - do not use\n2. **Inspection**: Examine slots 3, 5, 7, 9, 11 under magnification for burrs\n3. **FOUP disposition**: Scrap FOUP-2847 if damage confirmed\n4. **Wafer review**: Inspect affected wafers for severity assessment\n5. **Cross-lot check**: Review other lots that used FOUP-2847\n\n## Prevention Measures\n\n- Implement FOUP inspection every 100 uses\n- Add slot-specific defect tracking to enable pattern detection\n- Track FOUP drop/impact events\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 affecting wafers 1-25 (all wafers). All scratches same orientation - horizontal across wafer center, 20-30mm length. 15% yield loss. Pattern identical on all wafers.\n\nProcess Context: HANDLER-YASKAWA-02 robot. FOUP-3156 used. Same scratch orientation regardless of wafer slot. Robot at 52,000 wafer moves.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot end effector damage causing uniform scratches\n\n**Correlation Reasoning**:\n- Pattern: ALL wafers affected (slots 1-25)\n- Scratch orientation IDENTICAL on all wafers\n- Same orientation regardless of slot = NOT FOUP issue\n- Robot at 52,000 moves exceeds 50,000 replacement threshold\n\n**Root Cause Determination**: Robot end effector P/N 412-1105 has wear damage creating consistent scratch pattern on every wafer handled.\n\n## Corrective Actions\n\n1. **Immediate**: Stop HANDLER-YASKAWA-02 from processing wafers\n2. **End effector inspection**: Check for wear, scoring, debris\n3. **End effector replacement**: Install new P/N 412-1105\n4. **Teach point verification**: Verify all robot positions after replacement\n5. **Validation**: Process test wafers through handler\n\n## Prevention Measures\n\n- Replace end effector at 45,000 moves (proactive vs 50,000 limit)\n- Weekly end effector visual inspection\n- Track scratch correlation by handler\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Concentric arc scratches on lot W2024-6743. Affected wafers: 2, 4, 6, 8, 10, 12 (even slots only). Scratches located at wafer edge, arc-shaped. FOUP-4521 used. Odd slots (1, 3, 5, etc.) have no scratches.\n\nProcess Context: Post-CMP clean handling. HANDLER-BROOKS-05 used for all wafers. Different robot used for loading vs unloading.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-4521 even slot rail damage\n\n**Correlation Reasoning**:\n- Pattern: ONLY even slots (2, 4, 6, 8, 10, 12) affected\n- Odd slots completely clean\n- Same robot handled both even and odd slots\n- Even vs odd pattern = FOUP-specific damage on one side\n\n**Root Cause Determination**: FOUP-4521 has damage on the even-slot side rail. Arc scratches at edge indicate contact during slot insertion.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-4521\n2. **Slot inspection**: Examine even slot rails (2, 4, 6, 8, 10, 12) for damage\n3. **FOUP disposition**: Scrap or repair FOUP-4521\n4. **Affected wafers**: Assess for rework eligibility\n5. **FOUP history**: Check for drop or impact events on FOUP-4521\n\n## Prevention Measures\n\n- Implement even/odd slot pattern detection in defect system\n- FOUP impact tracking with immediate inspection trigger\n- Slot-level defect correlation reporting\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854. Wafers 1, 2, 3 affected. Wafers 4-25 clean. Scratches are curved, 15mm length, at different locations on each wafer. 6% yield loss.\n\nProcess Context: CMP-AMAT-04 polishing. Wafers 1-3 were first wafers after pad conditioning. Conditioner diamond disk replaced yesterday. Same slurry batch for all wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New conditioner disk releasing particles on first wafers\n\n**Correlation Reasoning**:\n- Pattern: ONLY first 3 wafers after conditioning affected\n- Wafers 4-25 clean = pad stabilized after initial wafers\n- Different scratch locations = random particle scratching\n- Timing after conditioner replacement = conditioner break-in issue\n\n**Root Cause Determination**: New conditioner disk released diamond particles during initial conditioning cycles, embedding in pad and scratching first wafers.\n\n## Corrective Actions\n\n1. **Pad inspection**: Check pad for embedded particles\n2. **Pad conditioning**: Run extended conditioning with dummy wafers\n3. **Conditioner break-in**: Establish break-in protocol for new disks\n4. **Particle flush**: High-pressure rinse of pad surface\n5. **Validation**: Run test wafers to confirm no scratches\n\n## Prevention Measures\n\n- Require 10 dummy wafers after any conditioner disk change\n- Add conditioner break-in to PM procedure\n- Track scratch correlation to conditioner changes\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Linear scratches on lot W2024-8965 and W2024-8966. Both lots processed through FOUP-5632. Scratches on slots 7, 8, 9 in both lots. Other FOUPs processed same day show no scratches.\n\nProcess Context: Multiple handlers used: BROOKS-03, BROOKS-05, YASKAWA-02. All three handlers touched both lots. Only FOUP-5632 wafers affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-5632 slots 7, 8, 9 damaged\n\n**Correlation Reasoning**:\n- Pattern: Same slots (7, 8, 9) affected in BOTH lots\n- Same FOUP = FOUP-5632 common factor\n- Multiple handlers used but only FOUP-5632 affected\n- Other FOUPs same day = clean\n- This RULES OUT all handlers as cause\n\n**Root Cause Determination**: FOUP-5632 has localized damage in center slots 7, 8, 9. Damage location suggests possible FOUP door impact or center crush.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-5632\n2. **Slot inspection**: Detailed inspection of slots 7, 8, 9\n3. **Damage analysis**: Determine damage type (crush, burr, contamination)\n4. **FOUP scrap**: Most likely scrap required\n5. **Cross-reference**: Check all recent lots using FOUP-5632\n\n## Prevention Measures\n\n- Implement cross-lot FOUP correlation analysis\n- FOUP center slot inspection added to routine checks\n- Damage event tracking for FOUP fleet\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer edge chips and scratches on lot W2024-9076. Pattern: slots 21-25 (bottom of FOUP) affected. Slots 1-20 clean. Damage at wafer edge only, 5-10mm from periphery. FOUP-6789 used.\n\nProcess Context: FOUP-6789 dropped during transport yesterday (incident logged). Slots 21-25 are lowest positions in FOUP. Impact was on FOUP bottom.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-6789 bottom damage from drop incident\n\n**Correlation Reasoning**:\n- Pattern: Only bottom slots 21-25 affected\n- FOUP drop incident logged yesterday - bottom impact\n- Edge damage location matches slot rail contact zone\n- Upper slots 1-20 unaffected = damage localized to bottom\n\n**Root Cause Determination**: FOUP drop caused bottom structure deformation, bending slot rails in positions 21-25 and creating edge contact points.\n\n## Corrective Actions\n\n1. **Immediate**: Scrap FOUP-6789 - drop-damaged FOUP not repairable\n2. **Wafer disposition**: Assess wafers 21-25 for edge exclusion zone impact\n3. **Incident review**: Review drop incident for process improvement\n4. **Transport audit**: Check FOUP handling procedures\n5. **Documentation**: Link defect to incident for quality records\n\n## Prevention Measures\n\n- Immediate FOUP quarantine after ANY drop incident\n- Drop detection sensors on FOUP transport systems\n- Zero tolerance for drop-damaged FOUPs\n\n**Severity**: Critical\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0187 appearing mid-lot. Wafers 1-12 clean. Wafers 13-25 have scratches. All scratches same pattern, diagonal orientation. FOUP-7234 used throughout lot.\n\nProcess Context: HANDLER-BROOKS-06. Wafer 13 was first wafer after handler brief pause for alarm clear. Handler alarm was 'vacuum loss' at wafer 12.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler vacuum loss event damaging end effector\n\n**Correlation Reasoning**:\n- Pattern: Clean wafers 1-12, scratched wafers 13-25\n- Transition point = wafer 13 = first after alarm\n- Vacuum loss alarm at wafer 12 = incident point\n- Same scratch pattern 13-25 = systematic new damage\n- Same FOUP throughout = NOT FOUP issue\n\n**Root Cause Determination**: Vacuum loss caused wafer 12 to slip on end effector, damaging end effector surface. All subsequent wafers scratched by damaged end effector.\n\n## Corrective Actions\n\n1. **Immediate**: Stop handler, inspect end effector for damage\n2. **End effector replacement**: Replace P/N 412-1105 if damaged\n3. **Wafer 12 check**: Special inspection of wafer 12 for slip damage\n4. **Alarm review**: Why was handler allowed to continue after vacuum alarm?\n5. **Validation**: Test wafers through handler after repair\n\n## Prevention Measures\n\n- Implement mandatory end effector inspection after vacuum alarms\n- Consider auto-disable after vacuum loss events\n- Track alarm-to-defect correlation\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Micro-scratches on lot W2024-1298. All 25 wafers affected but with varying severity. Scratches random orientation, 5-15mm length. Worst at wafer center. Pattern not slot-dependent.\n\nProcess Context: CMP-AMAT-06 copper CMP. Pad at 800 wafers (spec: 1000 max). Slurry particle count elevated: 150/ml >0.5um (spec: <100/ml). New slurry batch started 2 days ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Contaminated slurry batch causing CMP scratches\n\n**Correlation Reasoning**:\n- Pattern: ALL wafers affected = systematic issue\n- Random orientation = particle-induced, not mechanical\n- Severity varies = particle distribution during polish\n- Slot-independent = NOT FOUP/handler issue\n- Elevated particle count 150 vs <100 spec = slurry contamination\n- New slurry batch 2 days ago = timing correlation\n\n**Root Cause Determination**: New slurry batch has elevated large particle count causing random micro-scratches across all wafers.\n\n## Corrective Actions\n\n1. **Immediate**: Stop using current slurry batch\n2. **Slurry analysis**: Send sample for full particle analysis\n3. **Slurry replacement**: Switch to verified clean slurry batch\n4. **Supply chain**: Quarantine remaining slurry from affected batch\n5. **Pad check**: Verify pad not contaminated by slurry particles\n\n## Prevention Measures\n\n- Implement incoming slurry particle verification\n- Real-time slurry particle monitoring during CMP\n- Batch traceability for all CMP consumables\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-2309. FOUP-8156 slots 1-12 affected. FOUP-8156 slots 13-25 clean. Scratches at consistent edge location. Same lot, same FOUP, same processing sequence.\n\nProcess Context: FOUP was reoriented mid-lot for stocker access. Slots 1-12 processed before reorientation. Slots 13-25 processed after reorientation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP reorientation exposed damage on one side\n\n**Correlation Reasoning**:\n- Pattern: Slots 1-12 affected, 13-25 clean\n- Mid-lot FOUP reorientation = key event\n- Slots 1-12 = before reorientation\n- Slots 13-25 = after reorientation\n- Same FOUP, different orientation = directional damage\n\n**Root Cause Determination**: FOUP-8156 has damage on one side that contacts wafers during insertion/removal. Reorientation changed which wafers contacted damaged side.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-8156\n2. **Directional inspection**: Inspect both FOUP sides for asymmetric damage\n3. **FOUP disposition**: Scrap if damage confirmed\n4. **Handling review**: Why was FOUP reoriented mid-lot?\n5. **Cross-reference**: Check other lots with FOUP reorientations\n\n## Prevention Measures\n\n- Prohibit FOUP reorientation during lot processing\n- FOUP orientation tracking in MES\n- Bilateral FOUP inspection protocol\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3410 from night shift only. Day shift lots W2024-3408, W2024-3409 clean. Same tool, same FOUP fleet, same recipes. Night shift lot has scratches on slots 5, 10, 15, 20, 25 (every 5th slot).\n\nProcess Context: HANDLER-BROOKS-07 used for all lots. Night shift operator different from day shift. Robot teach points verified same.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Night shift FOUP loading procedure error\n\n**Correlation Reasoning**:\n- Pattern: Only night shift lot affected\n- Every 5th slot (5, 10, 15, 20, 25) = systematic pattern\n- Same tool and FOUP fleet as day shift = NOT equipment\n- Different operator = procedural difference\n- Every 5th slot = potential loading sequence issue\n\n**Root Cause Determination**: Night shift operator used incorrect FOUP loading technique, causing contact damage every 5th wafer (possibly related to loading batch size or technique).\n\n## Corrective Actions\n\n1. **Operator interview**: Review night shift loading procedure\n2. **Procedure verification**: Compare day vs night shift technique\n3. **Retraining**: Retrain night shift on proper FOUP handling\n4. **FOUP check**: Inspect FOUPs used by night shift\n5. **Supervision**: Increased oversight of night shift handling\n\n## Prevention Measures\n\n- Standardize loading procedures across all shifts\n- Video monitoring of FOUP loading operations\n- Shift-based defect trending and alerts\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Curved scratches on lot W2024-4521. 8 wafers affected: 4, 8, 12, 16, 20, 24 and 3, 7. Pattern appears related to specific cassette positions. Scratches arc-shaped, 20mm radius of curvature.\n\nProcess Context: Wet clean tool SCRUBBER-DNS-02 uses 25-wafer cassette. Megasonic cleaning with brush. Scratches appeared after wet clean step.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wet clean cassette specific slot damage\n\n**Correlation Reasoning**:\n- Pattern: Specific slots 3, 4, 7, 8, 12, 16, 20, 24 affected\n- Arc-shaped scratches = curved mechanical contact\n- Post wet clean = wet cassette involvement\n- 20mm radius = matches cassette guide rail curvature\n- Mix of positions suggests cassette has multiple damaged guides\n\n**Root Cause Determination**: Wet clean cassette has damaged guide rails at multiple positions causing arc scratches during wafer insertion/removal.\n\n## Corrective Actions\n\n1. **Cassette inspection**: Examine all guide rails in wet clean cassette\n2. **Cassette replacement**: Replace damaged cassette\n3. **Brush check**: Verify megasonic brush not contributing\n4. **Cassette fleet audit**: Check all wet clean cassettes for similar damage\n5. **Validation**: Run test lot through new cassette\n\n## Prevention Measures\n\n- Wet cassette inspection schedule (weekly)\n- Cassette cycle count tracking for replacement\n- Slot-level scratch tracking for wet clean\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on alternating lots. W2024-5630 (scratched), W2024-5631 (clean), W2024-5632 (scratched), W2024-5633 (clean). Pattern: scratched lots used FOUP-A, clean lots used FOUP-B. Same handler for all.\n\nProcess Context: Two FOUPs alternating in process flow: FOUP-9123 and FOUP-9124. All scratches on wafers from FOUP-9123 only.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-9123 damage causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Alternating lot scratches correlate perfectly with FOUP\n- FOUP-9123 = scratched lots\n- FOUP-9124 = clean lots\n- Same handler for all = RULES OUT handler\n- 100% correlation with specific FOUP\n\n**Root Cause Determination**: FOUP-9123 has internal damage causing scratches on all wafers it carries. FOUP-9124 is clean, confirming FOUP-specific issue.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-9123\n2. **FOUP inspection**: Full internal inspection of FOUP-9123\n3. **Damage identification**: Locate and document damage source\n4. **FOUP scrap**: Most likely disposal required\n5. **Lot review**: Review all lots that used FOUP-9123 in past week\n\n## Prevention Measures\n\n- FOUP-level defect correlation in MES\n- Automated FOUP performance tracking\n- FOUP quality scoring system\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Parallel scratches on lot W2024-6743. All wafers affected. Scratches perfectly parallel, 3mm spacing, running full wafer diameter. Consistent on all 25 wafers. 20% yield loss.\n\nProcess Context: Post backgrind handling. Wafers ground to 100um thickness. Backgrind tape removed before scratches. HANDLER-GENMARK-01 used.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Backgrind end effector grooves scratching thin wafers\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Perfectly parallel scratches = mechanical pattern\n- 3mm spacing = matches end effector vacuum groove pattern\n- 100um thin wafers = highly sensitive to contact damage\n- Post backgrind = thin wafer handling issue\n\n**Root Cause Determination**: End effector vacuum grooves imprinting on ultra-thin 100um wafers during handling, creating parallel scratch pattern.\n\n## Corrective Actions\n\n1. **End effector inspection**: Check vacuum groove condition\n2. **End effector change**: Switch to smooth-surface thin wafer end effector P/N 412-2205\n3. **Vacuum optimization**: Reduce vacuum force for thin wafers\n4. **Handling verification**: Gentle handling protocol for <150um wafers\n5. **Validation**: Test thin wafers with new end effector\n\n## Prevention Measures\n\n- Dedicated thin wafer end effectors (<150um)\n- Reduced vacuum force for thin wafer recipes\n- Thin wafer handling training for operators\n\n**Severity**: Critical\n**Yield Impact**: 20%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854. Pattern: all wafers in FOUP-A side (slots 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25) affected. FOUP-B side (even slots) clean. Two FOUPs used in this lot.\n\nProcess Context: Lot split between two FOUPs. FOUP-1156 (odd wafers) and FOUP-1157 (even wafers). Same handler BROOKS-04 for both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-1156 internal damage\n\n**Correlation Reasoning**:\n- Pattern: All odd slots (FOUP-1156) scratched\n- All even slots (FOUP-1157) clean\n- Same handler for both FOUPs = NOT handler issue\n- Split lot design provides clear FOUP comparison\n- 100% correlation to FOUP-1156\n\n**Root Cause Determination**: FOUP-1156 has internal rail damage affecting all slots, while FOUP-1157 is functioning properly.\n\n## Corrective Actions\n\n1. **Immediate**: Quarantine FOUP-1156\n2. **Comparison inspection**: Side-by-side inspection of FOUP-1156 vs FOUP-1157\n3. **Damage documentation**: Record specific damage type and location\n4. **FOUP disposal**: Scrap FOUP-1156\n5. **Wafer assessment**: Review all wafers from FOUP-1156\n\n## Prevention Measures\n\n- FOUP comparison analysis for defect correlation\n- Regular FOUP fleet health assessment\n- Statistical FOUP performance monitoring\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge scratches on lot W2024-8965. Only wafers 1-5 affected. Wafers 6-25 clean. All scratches at exact same edge location (3 o'clock position). Scratch length: 8mm.\n\nProcess Context: LITH-TEL-10 coat track. Notch alignment performed before coating. Wafers 1-5 were first wafers of day (tool startup). Pre-alignment sensor cleaned during startup.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-aligner contact damage during startup\n\n**Correlation Reasoning**:\n- Pattern: Only first 5 wafers affected\n- Same 3 o'clock position = fixed mechanical contact\n- Wafers 6-25 clean = issue resolved after 5 wafers\n- Tool startup + sensor cleaning = startup related\n- First wafers of day = startup sequence issue\n\n**Root Cause Determination**: Pre-alignment sensor cleaning left residue or mispositioned sensor causing edge contact on first 5 wafers until stabilized.\n\n## Corrective Actions\n\n1. **Sensor inspection**: Check pre-aligner sensor position and cleanliness\n2. **Sensor adjustment**: Verify proper sensor-to-wafer clearance\n3. **Startup procedure**: Run dummy wafers after sensor cleaning\n4. **Contact verification**: Ensure no edge contact during alignment\n5. **Validation**: Startup with test wafers to confirm fix\n\n## Prevention Measures\n\n- Require 3 dummy wafers after any sensor maintenance\n- Pre-aligner contact detection implementation\n- First-wafer-of-day inspection protocol\n\n**Severity**: Minor\n**Yield Impact**: 5%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 and W2024-9077. Both lots used HANDLER-BROOKS-08. W2024-9076 FOUP-2341 (scratched). W2024-9077 FOUP-2342 (scratched). Different FOUPs, same scratches. Other handlers same day = no scratches.\n\nProcess Context: BROOKS-08 serves multiple tools in bay. Both lots processed on different tools but same handler.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HANDLER-BROOKS-08 end effector causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Two different lots, two different FOUPs - both scratched\n- Common factor = HANDLER-BROOKS-08\n- Different tools but same handler\n- Other handlers same day = clean wafers\n- Multiple FOUP correlation RULES OUT FOUP issue\n\n**Root Cause Determination**: HANDLER-BROOKS-08 end effector is damaged, scratching wafers regardless of which FOUP or tool is used.\n\n## Corrective Actions\n\n1. **Immediate**: Stop HANDLER-BROOKS-08\n2. **End effector inspection**: Check for damage, debris, wear\n3. **End effector replacement**: Install new P/N 412-1105\n4. **Multi-lot review**: Check all lots handled by BROOKS-08 this week\n5. **Validation**: Test wafers through repaired handler\n\n## Prevention Measures\n\n- Multi-lot handler correlation analysis\n- Handler-level defect trending\n- Automated handler performance alerts\n\n**Severity**: Critical\n**Yield Impact**: 16%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0187 in specific pattern: wafers 1, 6, 11, 16, 21 (every 5th starting from 1). Wafers 2-5, 7-10, 12-15, 17-20, 22-25 clean. FOUP-3456 used.\n\nProcess Context: FOUP-3456 was serviced last week - new kinematic pins installed. FOUP uses 5-pin kinematic mounting system.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Kinematic pin misalignment affecting every 5th slot\n\n**Correlation Reasoning**:\n- Pattern: Every 5th slot (1, 6, 11, 16, 21)\n- 5-slot repeat pattern matches 5-pin kinematic system\n- FOUP serviced last week with new pins\n- Pin installation may have created position error\n- 5-slot periodicity = structural/alignment issue\n\n**Root Cause Determination**: One of the 5 kinematic pins was installed incorrectly or is defective, causing FOUP to tilt slightly when on that pin position, creating wafer contact every 5 slots.\n\n## Corrective Actions\n\n1. **FOUP inspection**: Check all 5 kinematic pins\n2. **Pin measurement**: Verify pin heights and positions\n3. **Pin correction**: Replace or adjust misaligned pin\n4. **FOUP re-qualification**: Test FOUP after pin fix\n5. **Service review**: Review FOUP service procedure\n\n## Prevention Measures\n\n- Post-service FOUP qualification with test wafers\n- Kinematic pin measurement specification\n- Service quality verification checklist\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Radial scratches on lot W2024-1298, all from center outward. Wafers 1-25 all affected. Scratches originate from wafer center, 30-50mm long. Pattern consistent across all wafers. 25% yield loss.\n\nProcess Context: CMP-AMAT-07 post-CMP brush clean. Brush rotation: 500rpm. Wafer rotation: 50rpm. PVA brush at 2,000 wafers (spec: 3,000 max).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP cleaning brush contamination creating radial scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Radial from center = rotation-based contact\n- Center-outward orientation = matches brush contact geometry\n- PVA brush at 2,000 wafers = may have embedded particles\n- Consistent all wafers = brush contamination, not random particle\n\n**Root Cause Determination**: PVA cleaning brush has embedded hard particle(s) creating consistent radial scratches on every wafer during brush clean.\n\n## Corrective Actions\n\n1. **Immediate**: Stop brush clean process\n2. **Brush replacement**: Install new PVA brush\n3. **Brush inspection**: Examine old brush for embedded particles\n4. **Contamination source**: Identify source of contaminating particles\n5. **Validation**: Run test wafers with new brush\n\n## Prevention Measures\n\n- Reduce brush replacement interval to 1,500 wafers\n- Post-CMP particle monitoring\n- Brush condition inspection during PM\n\n**Severity**: Critical\n**Yield Impact**: 25%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-2309 appearing on specific tool. ETCH-LAM-05 wafers scratched. ETCH-LAM-06 wafers (same recipe) clean. Same FOUP used for both tools. Same handler.\n\nProcess Context: ETCH-LAM-05 and LAM-06 are identical twin tools. Both use same loadlock design. LAM-05 loadlock pins replaced last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ETCH-LAM-05 loadlock pin causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Only LAM-05 wafers scratched\n- LAM-06 same recipe = clean wafers\n- Same FOUP for both = NOT FOUP issue\n- Same handler = NOT handler issue\n- LAM-05 loadlock pins replaced = recent change correlation\n\n**Root Cause Determination**: New loadlock lift pins on ETCH-LAM-05 are misaligned or have burrs, scratching wafers during loadlock transfer.\n\n## Corrective Actions\n\n1. **Immediate**: Stop ETCH-LAM-05 wafer loading\n2. **Pin inspection**: Examine new loadlock lift pins for burrs\n3. **Pin adjustment**: Correct pin height and alignment\n4. **Comparison**: Compare pin positions to LAM-06\n5. **Validation**: Test wafers through corrected loadlock\n\n## Prevention Measures\n\n- Post-PM loadlock verification with test wafers\n- Pin installation quality checklist\n- Twin tool comparison for defect isolation\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Micro-scratches on lot W2024-3410 with severity gradient. Wafer 1 worst (50+ scratches), decreasing to wafer 25 (5 scratches). Progressive improvement through lot.\n\nProcess Context: CMP-AMAT-08 first lot after pad break-in. New pad installed yesterday. Break-in: 5 dummy wafers run before production lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient new pad break-in\n\n**Correlation Reasoning**:\n- Pattern: Severity decreasing wafer 1 to 25\n- First lot after pad change\n- 5 dummy wafer break-in = insufficient\n- Progressive improvement = pad stabilizing during lot\n- Wafer 25 nearly clean = pad conditioned by lot end\n\n**Root Cause Determination**: New CMP pad required more break-in than 5 dummy wafers provided. Production lot itself completed the conditioning process.\n\n## Corrective Actions\n\n1. **Pad verification**: Confirm pad now stable\n2. **Break-in protocol update**: Increase to 15 dummy wafers\n3. **Wafer assessment**: Grade affected wafers by severity\n4. **Process adjustment**: Consider extended break-in for this pad type\n5. **Validation**: Verify next lot is scratch-free throughout\n\n## Prevention Measures\n\n- Extend pad break-in to 15 wafers minimum\n- Post-break-in scratch test wafer requirement\n- Pad type specific break-in protocols\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4521 at wafer backside only. Frontside clean on all wafers. Backside scratches on wafers 8, 9, 10, 11, 12 (consecutive slots). Other slots clean backside.\n\nProcess Context: FLIP-HANDLER-01 used for wafer flip operation. Flip chuck serves slots in groups. Slots 8-12 processed in same flip sequence.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Flip handler chuck damage for slots 8-12 sequence\n\n**Correlation Reasoning**:\n- Pattern: Consecutive slots 8-12 affected on backside\n- Frontside clean = backside-specific contact\n- Flip handler involvement = wafer flip operation\n- Slots 8-12 same sequence = chuck position correlation\n- Other slots clean = specific chuck position damage\n\n**Root Cause Determination**: Flip handler chuck position used for slots 8-12 has surface damage causing backside scratches during flip operation.\n\n## Corrective Actions\n\n1. **Chuck inspection**: Examine flip chuck surface for damage\n2. **Chuck reconditioning**: Polish or replace chuck surface\n3. **Position verification**: Identify which chuck position serves 8-12\n4. **Full chuck audit**: Check all chuck positions\n5. **Validation**: Test flip operation for all slot ranges\n\n## Prevention Measures\n\n- Periodic flip chuck surface inspection\n- Backside scratch monitoring by slot group\n- Flip chuck reconditioning schedule\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 present in specific region only - all scratches within 30mm radius of center. Edge region clean. All 25 wafers affected. Pattern slot-independent.\n\nProcess Context: SPIN-COATER-03 resist coating. Chuck vacuum: 600 Torr. Spin speed: 4000rpm. Recent chuck resurfacing performed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin chuck center region surface defect\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected = systematic\n- Center 30mm only = chuck center contact zone\n- Edge clean = chuck center specific\n- Slot-independent = NOT FOUP/handler\n- Recent chuck resurfacing = change correlation\n\n**Root Cause Determination**: Chuck resurfacing left scratch-causing defect or debris in center 30mm region where wafer contacts during high-speed spin.\n\n## Corrective Actions\n\n1. **Chuck inspection**: Examine center 30mm region closely\n2. **Chuck re-polish**: Re-polish center region if defect found\n3. **Debris removal**: Clean any residual polishing debris\n4. **Surface verification**: Confirm smooth surface before restart\n5. **Validation**: Test wafers at full spin speed\n\n## Prevention Measures\n\n- Post-resurfacing quality verification\n- Chuck surface inspection checklist\n- Test wafer after any chuck maintenance\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743. Two FOUPs used: FOUP-A (slots 1-13) and FOUP-B (slots 14-25). FOUP-A wafers scratched at notch area. FOUP-B wafers clean. Same handler, same processing.\n\nProcess Context: FOUP-A is older model (3 years). FOUP-B is newer model (6 months). Both FOUPs passed recent inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A (older model) notch support wear\n\n**Correlation Reasoning**:\n- Pattern: FOUP-A wafers = notch scratches\n- FOUP-B wafers = clean\n- Same handler = NOT handler issue\n- FOUP-A older (3 years) = age-related wear\n- Notch area specific = notch support feature\n\n**Root Cause Determination**: FOUP-A's older notch support features have worn over 3 years, creating contact damage at wafer notch during insertion/removal.\n\n## Corrective Actions\n\n1. **FOUP-A inspection**: Detailed notch support examination\n2. **Wear measurement**: Compare FOUP-A vs FOUP-B notch supports\n3. **FOUP retirement**: Consider retiring 3-year old FOUPs\n4. **Fleet assessment**: Age-based inspection of older FOUPs\n5. **Notch area verification**: Post-FOUP handling notch inspection\n\n## Prevention Measures\n\n- FOUP age tracking and retirement policy\n- Enhanced inspection for FOUPs >2 years old\n- Notch support wear as FOUP retirement criterion\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854 only during specific time window. 8:00-10:00 AM wafers clean. 10:00 AM-12:00 PM wafers scratched. 12:00 PM-2:00 PM wafers clean again. Same tool, same FOUP.\n\nProcess Context: Factory construction nearby. Vibration levels elevated 10:00 AM-12:00 PM (concrete pouring schedule). HANDLER-BROOKS-09 in affected area.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: External vibration during construction activity\n\n**Correlation Reasoning**:\n- Pattern: Time-window specific (10AM-12PM only)\n- Before and after = clean wafers\n- Same tool, same FOUP = NOT equipment change\n- Construction vibration 10AM-12PM = perfect correlation\n- Handler in affected area = vibration transmission\n\n**Root Cause Determination**: Concrete pouring vibration transmitted through floor to handler, causing wafer handling instability and scratches during 10AM-12PM window.\n\n## Corrective Actions\n\n1. **Immediate**: Coordinate with construction for schedule\n2. **Vibration monitoring**: Install vibration sensors at handler\n3. **Process hold**: Suspend handler operation during concrete pours\n4. **Isolation**: Consider vibration isolation for handler\n5. **Schedule coordination**: Move sensitive operations away from construction times\n\n## Prevention Measures\n\n- Vibration monitoring system for fab floor\n- Construction activity coordination protocol\n- Vibration threshold alarms for handlers\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-8965. FOUP-5678 used. Scratches ONLY on wafers loaded in lab environment (wafers 5, 10, 15 - manually loaded for sampling). Auto-loaded wafers 1-4, 6-9, etc. clean.\n\nProcess Context: Wafers 5, 10, 15 removed for inline measurement, then manually returned to FOUP. Lab technician performed manual handling.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Manual handling damage during lab sampling\n\n**Correlation Reasoning**:\n- Pattern: Only manually handled wafers (5, 10, 15) scratched\n- Auto-loaded wafers all clean\n- Same FOUP = NOT FOUP issue\n- Manual handling = only difference\n- Lab sampling = manual removal and return\n\n**Root Cause Determination**: Lab technician's manual handling technique or contaminated gloves/tweezers caused scratches when returning sampled wafers to FOUP.\n\n## Corrective Actions\n\n1. **Technique review**: Observe technician handling procedure\n2. **Tool inspection**: Check tweezers/handling tools for damage\n3. **Retraining**: Manual handling technique training\n4. **Glove verification**: Confirm clean, proper gloves used\n5. **Process update**: Consider automation for sampling if possible\n\n## Prevention Measures\n\n- Manual handling certification program\n- Dedicated clean handling tools for sampling\n- Automation of sampling where possible\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 in arc pattern at specific radius (35mm from center). All 25 wafers affected. Arc scratches all same radius, different angular positions. Pattern suggests rotation-based contact.\n\nProcess Context: CVD-AMAT-09 pedestal. Wafer lift pins at 35mm radius. 3-pin lift design. Pin height verified in spec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CVD lift pin edge causing arc scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers affected at 35mm radius\n- Arc shape at consistent radius = circular motion\n- 35mm matches lift pin radius\n- Different angular positions = pin contact during rotation\n- 3-pin system = limited contact points\n\n**Root Cause Determination**: One or more lift pins have edge damage or contamination, creating arc scratches as wafer rotates during lift/lower cycles.\n\n## Corrective Actions\n\n1. **Pin inspection**: Examine all 3 lift pins for edge condition\n2. **Pin replacement**: Replace pins with edge damage P/N 823-2156\n3. **Pin cleaning**: Remove any contamination\n4. **Height verification**: Confirm pins lift wafer cleanly\n5. **Validation**: Test wafer lift/lower cycle\n\n## Prevention Measures\n\n- Lift pin inspection during PM\n- Pin edge condition as replacement criterion\n- Arc scratch correlation to lift pin radius\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Heavy scratches on lot W2024-0187 wafer 13 ONLY. Wafers 1-12 and 14-25 clean. Wafer 13 has multiple deep scratches. Single wafer severe damage.\n\nProcess Context: HANDLER-YASKAWA-03. Wafer 13 triggered robot fault during handling - 'wafer slip detected'. Handler auto-recovered and continued processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer slip event on wafer 13 caused scratch damage\n\n**Correlation Reasoning**:\n- Pattern: Single wafer (13) severely damaged\n- Robot fault logged for wafer 13 = documented incident\n- Wafer slip = loss of vacuum control\n- Auto-recovery continued = damage already done\n- Other wafers clean = isolated event\n\n**Root Cause Determination**: Vacuum loss caused wafer 13 to slip on end effector, creating severe scratches during the slip and recovery attempt.\n\n## Corrective Actions\n\n1. **Wafer 13 disposition**: Scrap wafer 13 (severe damage)\n2. **End effector inspection**: Check for damage from slip event\n3. **Vacuum system check**: Identify cause of vacuum loss\n4. **Recovery protocol review**: Should handler have stopped vs auto-recovered?\n5. **Alarm investigation**: Why did slip occur?\n\n## Prevention Measures\n\n- Auto-stop on wafer slip (not auto-recover)\n- Vacuum system preventive maintenance\n- Single-wafer defect correlation to handling faults\n\n**Severity**: Critical (for wafer 13)\n**Yield Impact**: 4% (1 wafer of 25)",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches appearing on every lot processed through BAY-3 stocker. BAY-1, BAY-2 stockers same tool types = no scratches. Multiple FOUPs, multiple handlers in BAY-3 - all have scratch issues.\n\nProcess Context: BAY-3 stocker shelf unit replaced 2 weeks ago. New shelf design from different vendor. BAY-1 and BAY-2 have original shelves.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New BAY-3 stocker shelf causing FOUP damage\n\n**Correlation Reasoning**:\n- Pattern: ALL BAY-3 lots scratched\n- BAY-1, BAY-2 clean = NOT tool or handler specific\n- Multiple FOUPs affected = NOT specific FOUP\n- Common factor = BAY-3 stocker\n- Shelf replaced 2 weeks ago = timing correlation\n\n**Root Cause Determination**: New stocker shelf design from different vendor has dimensional differences causing FOUP seating issues, leading to FOUP internal damage and wafer scratches.\n\n## Corrective Actions\n\n1. **Immediate**: Divert lots away from BAY-3 stocker\n2. **Shelf inspection**: Compare new shelf to original design\n3. **FOUP interface check**: Verify FOUP seating on new shelves\n4. **Shelf replacement**: Replace with original vendor shelves\n5. **FOUPs audit**: Inspect all FOUPs that used BAY-3\n\n## Prevention Measures\n\n- Vendor qualification for stocker components\n- Form-fit-function verification for replacements\n- Bay-level defect correlation monitoring\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge scratches on lot W2024-2309 at notch location only. All 25 wafers affected. Scratches radiate from notch, 10-15mm length. Pattern consistent with notch alignment operation.\n\nProcess Context: ALIGNER-BROOKS-01 pre-alignment station. Notch finder mechanism uses mechanical edge contact. Aligner at 85,000 wafer cycles (spec: 100,000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aligner notch finder mechanism wear\n\n**Correlation Reasoning**:\n- Pattern: All wafers scratched at notch\n- Notch-radiating scratches = notch contact damage\n- Consistent pattern = mechanical alignment issue\n- Aligner at 85,000 cycles = approaching wear limit\n- All wafers = systematic notch finder issue\n\n**Root Cause Determination**: Notch finder mechanism worn at 85,000 cycles, creating scratches during notch detection/alignment sequence.\n\n## Corrective Actions\n\n1. **Aligner inspection**: Examine notch finder mechanism wear\n2. **Mechanism replacement**: Replace notch finder P/N 412-3891\n3. **Calibration**: Recalibrate notch alignment after replacement\n4. **Cycle reset**: Reset cycle counter after repair\n5. **Validation**: Test alignment on multiple wafers\n\n## Prevention Measures\n\n- Replace notch finder at 70,000 cycles (proactive)\n- Notch area defect monitoring\n- Aligner cycle-based maintenance schedule\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Intermittent scratches on lot W2024-3410. Wafers 2, 7, 14, 18, 23 scratched (seemingly random). No obvious slot pattern. Different scratch orientations on each affected wafer.\n\nProcess Context: CMP-AMAT-09 copper CMP. Slurry temperature fluctuation logged during lot. Temperature range: 18-26\u00b0C (spec: 22\u00b12\u00b0C). Chiller cycling observed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Slurry temperature excursion causing intermittent scratches\n\n**Correlation Reasoning**:\n- Pattern: Seemingly random wafers affected\n- Different scratch orientations = not mechanical pattern\n- Temperature fluctuation logged = process excursion\n- Chiller cycling = temperature instability\n- Timing correlation likely between cold excursions and scratches\n\n**Root Cause Determination**: Slurry temperature drops to 18\u00b0C (below spec) cause abrasive particle agglomeration, creating scratches on wafers processed during cold excursions.\n\n## Corrective Actions\n\n1. **Chiller repair**: Fix temperature cycling issue\n2. **Temperature verification**: Confirm stable 22\u00b12\u00b0C operation\n3. **Correlation analysis**: Map affected wafers to temperature log timestamps\n4. **Slurry check**: Verify no permanent particle agglomeration\n5. **Validation**: Run lot with stable temperature\n\n## Prevention Measures\n\n- Real-time slurry temperature monitoring with alarms\n- Process interlock at \u00b13\u00b0C deviation\n- Chiller preventive maintenance\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4521. Pattern: slots 1-8 scratched, 9-17 clean, 18-25 scratched. FOUP-6789 used. Two distinct groups of scratched wafers.\n\nProcess Context: FOUP-6789 has front door and rear access. Front door used for slots 1-8, 18-25. Internal transfer used for slots 9-17. Two different access mechanisms.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-6789 front door mechanism damage\n\n**Correlation Reasoning**:\n- Pattern: Slots 1-8 and 18-25 scratched = front door access slots\n- Slots 9-17 clean = internal transfer slots\n- Same FOUP, different access methods\n- Front door wafers damaged, internal transfer clean\n- Two distinct groups = two access pathways\n\n**Root Cause Determination**: FOUP-6789 front door mechanism or seal has damage causing scratches only to wafers accessed through front door.\n\n## Corrective Actions\n\n1. **Door inspection**: Examine FOUP front door mechanism\n2. **Seal check**: Verify door seal condition\n3. **FOUP repair/scrap**: Repair door or scrap FOUP\n4. **Access verification**: Test both access mechanisms\n5. **Design review**: Evaluate dual-access FOUP design\n\n## Prevention Measures\n\n- Door mechanism inspection during FOUP maintenance\n- Access-pathway defect correlation\n- Dual-access FOUP quality monitoring\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 wafers from TOOL-A (ETCH-LAM-10). Same lot wafers processed on TOOL-B (ETCH-LAM-11) clean. Split lot test - half on each tool. Same recipe, same FOUP.\n\nProcess Context: ETCH-LAM-10 slit valve replaced during recent PM. ETCH-LAM-11 has original slit valve. Both tools identical model.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ETCH-LAM-10 slit valve causing scratches\n\n**Correlation Reasoning**:\n- Pattern: LAM-10 wafers scratched, LAM-11 clean\n- Split lot same FOUP = NOT FOUP issue\n- Same recipe = NOT recipe issue\n- LAM-10 slit valve replaced = recent change\n- LAM-11 original slit valve = baseline comparison\n\n**Root Cause Determination**: Replacement slit valve on ETCH-LAM-10 is misaligned or has burr, contacting wafers during chamber transfer.\n\n## Corrective Actions\n\n1. **Slit valve inspection**: Check LAM-10 slit valve alignment and surface\n2. **Comparison**: Compare to LAM-11 slit valve position\n3. **Valve adjustment**: Realign or replace slit valve\n4. **Clearance verification**: Ensure adequate wafer clearance\n5. **Validation**: Test wafers through corrected slit valve\n\n## Prevention Measures\n\n- Post-PM slit valve clearance verification\n- Twin tool comparison for defect isolation\n- Slit valve installation checklist\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-6743 localized to die row 5 across all wafers (horizontal band across wafer). All 25 wafers have same die row affected. Other die rows clean.\n\nProcess Context: LITH-ASML-05 exposure tool. Die row 5 corresponds to specific scan field. Recent lens service performed. Exposure dose and focus verified normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Lithography reticle or stage issue at specific scan field\n\n**Correlation Reasoning**:\n- Pattern: Die row 5 = specific scan field\n- All wafers same row = systematic scan-related\n- All wafers, same position = reticle or stage\n- Recent lens service = potential disturbance\n- Not dose/focus = mechanical contact issue\n\n**Root Cause Determination**: Reticle has particle or defect at scan field 5 position, OR wafer stage has contact point at row 5 Y-position. Likely reticle particle based on row-specific pattern.\n\n## Corrective Actions\n\n1. **Reticle inspection**: High-resolution inspection of reticle\n2. **Stage check**: Verify wafer stage at row 5 Y-position\n3. **Reticle clean**: Clean reticle if particle found\n4. **Stage service**: Adjust stage if contact found\n5. **Validation**: Re-expose test wafer, verify row 5 clean\n\n## Prevention Measures\n\n- Reticle inspection after lens service\n- Row/column specific defect tracking\n- Scan field correlation analysis\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854. Only prime wafers scratched. Monitor wafers in same lot clean. 20 prime wafers affected, 5 monitor wafers clean.\n\nProcess Context: Prime wafers 200mm standard. Monitor wafers 200mm but from different vendor with slightly different edge profile. Same FOUP, same processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge profile sensitivity in handling\n\n**Correlation Reasoning**:\n- Pattern: Prime wafers scratched, monitors clean\n- Same lot processing = same handling\n- Same FOUP = NOT FOUP specific to wafer type\n- Different vendor monitors = edge profile difference\n- Edge profile affects handling contact\n\n**Root Cause Determination**: Prime wafer edge profile creates contact point that monitor wafers (different vendor, slightly different edge) do not have, revealing a marginal handling issue.\n\n## Corrective Actions\n\n1. **Edge profile comparison**: Measure prime vs monitor edge profiles\n2. **Handler adjustment**: Optimize handling for prime wafer edge\n3. **End effector verification**: Ensure proper clearance for both\n4. **Vendor communication**: Discuss prime wafer edge specification\n5. **Validation**: Test prime wafers after handler adjustment\n\n## Prevention Measures\n\n- Edge profile specification for wafer vendors\n- Handler qualification with actual production wafers\n- Wafer-type specific defect tracking\n\n**Severity**: Major\n**Yield Impact**: 16%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Parallel micro-scratches on lot W2024-8965. Pattern: 0.5mm spacing, perpendicular to wafer flat. All 25 wafers affected. Scratches visible under high magnification only.\n\nProcess Context: CMP-AMAT-10 final polish. Conditioner sweep pattern: back-and-forth. Sweep rate: 0.5mm per oscillation. Conditioner contact with wafer edge suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP conditioner edge contact creating micro-scratches\n\n**Correlation Reasoning**:\n- Pattern: 0.5mm spacing matches conditioner sweep rate\n- Perpendicular to flat = conditioner sweep direction\n- All wafers = systematic conditioner contact\n- Micro-scale visibility = fine diamond contact\n- Conditioner edge contact with wafer = marginal clearance\n\n**Root Cause Determination**: Conditioner arm position allows edge contact with wafer during sweep, transferring diamond pattern at 0.5mm intervals.\n\n## Corrective Actions\n\n1. **Conditioner position**: Adjust conditioner arm to prevent wafer contact\n2. **Clearance verification**: Ensure minimum 5mm clearance from wafer\n3. **Sweep path**: Modify sweep to avoid wafer zone\n4. **Arm alignment**: Check and correct arm alignment\n5. **Validation**: Run test wafers, verify no micro-scratches\n\n## Prevention Measures\n\n- Conditioner position verification during PM\n- Sweep pattern optimization for wafer clearance\n- Micro-scratch monitoring at high magnification\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 at specific tool loadlock position. Wafers 1, 5, 9, 13, 17, 21, 25 scratched (every 4th plus first). Wafers 2-4, 6-8, etc. clean.\n\nProcess Context: ETCH-AMAT-13 with 4-position loadlock. Each loadlock position serves specific slot groups. Position-1 serves slots 1, 5, 9, 13, 17, 21, 25.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Loadlock position-1 causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Slots 1, 5, 9, 13, 17, 21, 25 = position-1 slots\n- Every 4th slot (4-position loadlock system)\n- Other positions clean = specific to position-1\n- Mechanical issue in loadlock position-1\n\n**Root Cause Determination**: Loadlock position-1 has lift pin damage or debris causing scratches on wafers routed through that position.\n\n## Corrective Actions\n\n1. **Position-1 inspection**: Detailed inspection of loadlock position-1\n2. **Pin check**: Examine lift pins for damage or debris\n3. **Position repair**: Fix or replace damaged components\n4. **Other positions check**: Verify positions 2-4 are clean\n5. **Validation**: Test all 4 positions with test wafers\n\n## Prevention Measures\n\n- Multi-position loadlock inspection during PM\n- Position-specific defect tracking\n- Loadlock position correlation analysis\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-0187. Robot transfer scratches appearing. All scratches at same relative position on wafer (45-degree from notch). All 25 wafers affected.\n\nProcess Context: HANDLER-BROOKS-10 serving ETCH-LAM-15. Robot handoff to etch tool loadlock. Robot and loadlock alignment verified recently.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot-to-loadlock handoff misalignment\n\n**Correlation Reasoning**:\n- Pattern: All wafers, same position relative to notch\n- 45-degree from notch = specific handoff geometry\n- Robot transfer = handoff issue\n- Recent alignment verification = may have introduced error\n- Consistent position = systematic handoff contact\n\n**Root Cause Determination**: Robot-to-loadlock handoff creates contact at 45-degree position during wafer placement, likely from teach point error during recent alignment.\n\n## Corrective Actions\n\n1. **Handoff inspection**: Observe live handoff for contact\n2. **Teach point review**: Check recent alignment changes\n3. **Position adjustment**: Correct handoff position\n4. **Clearance verification**: Ensure adequate clearance during handoff\n5. **Validation**: Test handoff with monitor wafers\n\n## Prevention Measures\n\n- Post-alignment test wafer verification\n- Handoff clearance measurement\n- Handoff position monitoring sensors\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-1298 varying by carrier type. FOUP-type carrier wafers scratched. SMIF-pod carrier wafers from same lot clean. Same handler used for both carrier types.\n\nProcess Context: Mixed carrier environment. FOUPs and legacy SMIF pods both in use. Same handler serves both but uses different end effector for each.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-specific end effector causing scratches\n\n**Correlation Reasoning**:\n- Pattern: FOUP wafers scratched, SMIF wafers clean\n- Same handler but different end effector per carrier type\n- FOUP end effector has issue\n- SMIF end effector working correctly\n- Carrier type = end effector selection\n\n**Root Cause Determination**: End effector used for FOUP handling has damage or contamination, while SMIF pod end effector is functioning properly.\n\n## Corrective Actions\n\n1. **FOUP end effector inspection**: Check for damage/contamination\n2. **End effector replacement**: Replace FOUP end effector P/N 412-1205\n3. **SMIF comparison**: Verify SMIF end effector as baseline\n4. **Handler calibration**: Recalibrate after end effector change\n5. **Validation**: Test both carrier types after repair\n\n## Prevention Measures\n\n- End effector health monitoring by carrier type\n- Regular end effector inspection schedule\n- Carrier-type specific defect trending\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-2309 with specific recipe correlation. Recipe-A wafers scratched. Recipe-B wafers (same tool, same lot) clean. Different etch chemistry between recipes.\n\nProcess Context: ETCH-LAM-16. Recipe-A: high power (2000W). Recipe-B: low power (500W). Same chamber, same wafer handling. Chuck clamp force same for both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: High-power recipe thermal expansion causing chuck contact\n\n**Correlation Reasoning**:\n- Pattern: Recipe-A (high power) scratched, Recipe-B (low power) clean\n- Same handling = NOT handling difference\n- Same chamber = NOT chamber-specific\n- High power = more wafer heating\n- Thermal expansion at high power creating contact\n\n**Root Cause Determination**: 2000W high-power recipe causes wafer thermal expansion, creating marginal contact with chuck or chamber components that 500W recipe does not.\n\n## Corrective Actions\n\n1. **Thermal analysis**: Model wafer expansion at 2000W vs 500W\n2. **Clearance verification**: Check wafer-to-chamber clearances\n3. **Chuck adjustment**: Increase clearance for thermal expansion\n4. **Recipe modification**: Consider He backside cooling improvement\n5. **Validation**: Run Recipe-A with improved clearance\n\n## Prevention Measures\n\n- High-power recipe thermal clearance design rules\n- Recipe-specific defect correlation\n- Thermal expansion consideration in chamber design\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-3410 appearing after stocker queue. Pre-stocker inspection clean. Post-stocker inspection shows scratches. Queue time: 4 hours in stocker. Stocker-2 used.\n\nProcess Context: Stocker-2 has vibration isolation system. Vibration sensors show elevated levels during HVAC cycling. Other stockers (1, 3, 4) normal vibration levels.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stocker-2 vibration causing FOUP internal wafer movement\n\n**Correlation Reasoning**:\n- Pattern: Pre-stocker clean, post-stocker scratched\n- Stocker-2 specific = NOT FOUP/handler\n- 4-hour queue = extended vibration exposure\n- Elevated vibration during HVAC cycling\n- Vibration isolation may be degraded\n\n**Root Cause Determination**: Stocker-2 vibration isolation system degraded, allowing HVAC cycling vibration to cause wafer micro-movement within FOUPs during 4-hour queue, creating scratches.\n\n## Corrective Actions\n\n1. **Vibration isolation repair**: Service Stocker-2 isolation system\n2. **Damper replacement**: Replace worn isolation dampers\n3. **HVAC coordination**: Reduce HVAC cycling if possible\n4. **Queue time limit**: Limit Stocker-2 queue until fixed\n5. **Validation**: Post-repair vibration measurement\n\n## Prevention Measures\n\n- Stocker vibration monitoring with alarms\n- Isolation system preventive maintenance\n- Queue-time-based defect correlation\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-4521 at wafer fiducial mark locations. All 25 wafers have scratches at fiducial positions (4 corners of exposure field). Consistent across lot.\n\nProcess Context: LITH-ASML-08 exposure tool. Fiducial alignment uses mechanical contact for high precision. Alignment performed before each exposure. Alignment sensor cleaned this morning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Fiducial alignment mechanism causing scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers scratched at fiducial positions\n- 4 corners = fiducial location pattern\n- Consistent all wafers = systematic alignment issue\n- Alignment sensor cleaned this morning = recent change\n- Mechanical alignment = potential contact damage\n\n**Root Cause Determination**: Alignment sensor cleaning this morning left debris or mispositioned the sensor, causing contact damage at fiducial marks during alignment.\n\n## Corrective Actions\n\n1. **Sensor inspection**: Check alignment sensor for debris/position\n2. **Sensor re-clean**: Proper cleaning procedure\n3. **Position verification**: Verify sensor-to-wafer clearance\n4. **Alignment test**: Run alignment on test wafer without exposure\n5. **Validation**: Verify no fiducial scratches post-correction\n\n## Prevention Measures\n\n- Post-cleaning sensor verification procedure\n- Fiducial area defect monitoring\n- Alignment contact force monitoring\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-5632 appearing progressively worse. Wafer 1 = no scratches, wafer 13 = moderate, wafer 25 = severe. Linear progression through lot.\n\nProcess Context: CMP-AMAT-11 oxide CMP. Retaining ring showing wear during lot. Ring pressure sensor trending upward during lot. Ring at 950 wafers (spec: 1000).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring progressive failure during lot\n\n**Correlation Reasoning**:\n- Pattern: Progressive worsening wafer 1 to 25\n- Linear degradation through lot = progressive failure\n- Retaining ring at 950 wafers = near end of life\n- Pressure sensor trending up = ring wear in real-time\n- Severity increasing = accelerating failure\n\n**Root Cause Determination**: Retaining ring reached end-of-life during lot processing, progressively degrading and causing increasingly severe scratches.\n\n## Corrective Actions\n\n1. **Immediate**: Stop CMP, replace retaining ring\n2. **Ring inspection**: Document wear pattern on failed ring\n3. **New ring installation**: Install P/N 445-3891\n4. **Wafer assessment**: Grade wafers by severity for disposition\n5. **Validation**: Test wafers with new ring\n\n## Prevention Measures\n\n- Replace retaining ring at 800 wafers (proactive)\n- Real-time pressure trend alarming\n- Progressive defect pattern detection\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Fine scratches on lot W2024-6743 visible only under dark field inspection. All wafers affected. Scratches appear random but concentrated at wafer periphery (outer 20mm). Pattern similar across lot.\n\nProcess Context: SCRUBBER-SCREEN-02 brush clean post-CMP. Brush contact zone at periphery. Brush bristle inspection overdue by 500 wafers. DI water quality verified normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Worn brush bristles creating peripheral scratches\n\n**Correlation Reasoning**:\n- Pattern: All wafers, outer 20mm = brush contact zone\n- Fine scratches at periphery = brush-induced\n- Brush inspection overdue = maintenance gap\n- Dark field only visible = fine/shallow scratches\n- Brush contact geometry creates peripheral concentration\n\n**Root Cause Determination**: Brush bristles worn and hardened, creating fine scratches in peripheral contact zone where brush pressure is highest.\n\n## Corrective Actions\n\n1. **Brush replacement**: Install new brush assembly\n2. **Bristle inspection**: Document wear on old brush\n3. **Contact pressure verification**: Check brush contact force\n4. **Maintenance schedule**: Adhere to inspection intervals\n5. **Validation**: Test wafers with new brush, dark field inspection\n\n## Prevention Measures\n\n- Strict brush inspection schedule adherence\n- Dark field inspection for subtle scratches\n- Brush wear trending\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-7854 with specific angular pattern. All scratches at 30-degree angle to flat. All 25 wafers affected. Scratch length: 20-40mm. Not slot-dependent.\n\nProcess Context: POLISH-STRASBAUGH-01 single wafer polisher. Wafer rotation during polish creates angular patterns. Recent pad conditioning angle changed from 45 to 30 degrees.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New pad conditioning angle creating scratch pattern\n\n**Correlation Reasoning**:\n- Pattern: All scratches at 30-degree angle\n- Conditioning angle changed to 30 degrees = perfect match\n- All wafers = systematic conditioning issue\n- Slot-independent = NOT handling\n- Angular pattern = pad groove/conditioning correlation\n\n**Root Cause Determination**: New 30-degree conditioning angle created groove pattern that aligns with polish rotation to cause 30-degree scratches.\n\n## Corrective Actions\n\n1. **Angle restoration**: Return conditioning to 45-degree angle\n2. **Pad reconditioning**: Recondition pad at proper angle\n3. **Groove pattern check**: Verify pad groove pattern normalized\n4. **Process verification**: Test polish after angle correction\n5. **Validation**: Run wafers, verify no angular scratches\n\n## Prevention Measures\n\n- Document and control conditioning angle\n- Angular scratch correlation to conditioning\n- Change management for conditioning parameters\n\n**Severity**: Major\n**Yield Impact**: 13%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-8965 at cassette boat interface. Wafers 1 and 25 (top and bottom of cassette) scratched. Wafers 2-24 (middle positions) clean.\n\nProcess Context: FURNACE-TEL-03 diffusion. Quartz boat used. Wafers loaded vertically in boat. Boat at 1,500 load cycles. Top and bottom boat positions have quartz endplates.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz boat endplate contact causing scratches\n\n**Correlation Reasoning**:\n- Pattern: Only positions 1 and 25 (endplates) scratched\n- Middle positions 2-24 clean = endplate specific\n- Quartz boat endplates = mechanical structure\n- Boat at 1,500 cycles = potential wear\n- Top/bottom = endplate contact positions\n\n**Root Cause Determination**: Quartz boat endplates have developed surface damage or contamination at 1,500 cycles, causing scratches to wafers at extreme positions.\n\n## Corrective Actions\n\n1. **Boat inspection**: Examine endplate surfaces for damage\n2. **Boat replacement**: Replace boat if endplates damaged P/N 623-4891\n3. **Dummy wafer use**: Consider dummy wafers at positions 1, 25\n4. **Loading optimization**: Avoid using endplate positions for product\n5. **Validation**: Test boat with monitor wafers at positions 1, 25\n\n## Prevention Measures\n\n- Quartz boat inspection at 1,000 cycle intervals\n- Endplate surface condition monitoring\n- Dummy wafer protocol for endplate positions\n\n**Severity**: Minor\n**Yield Impact**: 4%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches on lot W2024-9076 correlating with specific die positions. Die row 3 and column 7 intersection has scratches on all wafers. Same X-Y position across lot. 25 wafers affected at same location.\n\nProcess Context: PROBE-TEL-04 wafer probe station. Probe card at 50,000 touchdowns. Probe tips replaced 10,000 touchdowns ago. Die (3,7) is near probe card edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe card tip damage at die position (3,7)\n\n**Correlation Reasoning**:\n- Pattern: Same X-Y position (die 3,7) all wafers\n- Probe station correlation = probing damage\n- 50,000 touchdowns = significant wear\n- Position (3,7) near card edge = susceptible location\n- Tip replacement 10,000 ago = may have introduced defect\n\n**Root Cause Determination**: Probe tip(s) at die position (3,7) are bent or damaged, causing scratch during touchdown. Edge position may have tip alignment issue.\n\n## Corrective Actions\n\n1. **Probe card inspection**: Examine tips at position (3,7)\n2. **Tip replacement**: Replace damaged tips at affected position\n3. **Card alignment**: Verify probe card planarity\n4. **Touchdown force**: Check force at edge positions\n5. **Validation**: Probe test wafer, verify die (3,7) clean\n\n## Prevention Measures\n\n- Die-position specific defect tracking\n- Probe tip inspection at 5,000 touchdown intervals\n- Edge position tip monitoring\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "scratch",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at coordinates X=45mm, Y=32mm on lot W2024-4521. Same XY location on all 25 wafers. Cluster diameter ~15mm. Defect type: particle contamination. 12% yield loss.\n\nProcess Context: LITH-ASML-05 exposure. Reticle: METAL1-REV3. Reticle used for 5,000 exposures. Pellicle intact. Same reticle used for 3 previous lots without issue.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle defect at fixed XY location\n\n**Correlation Reasoning**:\n- Same XY (45, 32) on ALL wafers = fixed position defect\n- Position doesn't rotate with wafer = post-alignment, litho-related\n- Reticle at 5,000 exposures = potential degradation\n- Pellicle intact = defect is ON reticle, not pellicle\n\n**Root Cause Determination**: Particle or defect on reticle METAL1-REV3 at position corresponding to wafer coordinates (45, 32), printing onto every wafer exposure.\n\n## Corrective Actions\n\n1. **Immediate**: Stop using reticle METAL1-REV3\n2. **Reticle inspection**: High-resolution inspection of reticle at affected field\n3. **Reticle clean**: If particle found, clean reticle per procedure\n4. **Backup reticle**: Switch to backup reticle if available\n5. **Validation**: Expose test wafer, verify defect eliminated\n\n## Prevention Measures\n\n- Reticle inspection every 2,500 exposures\n- XY-fixed defect pattern detection in inspection system\n- Reticle exposure count tracking with alerts\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at different XY positions on each wafer. Cluster appears randomly located but consistent size (~10mm diameter). Particle type defects. 8% yield loss on 10 wafers.\n\nProcess Context: CVD-AMAT-05 TEOS deposition. Recipe: ILD_TEOS_V3. Chamber ceiling showerhead at 4,500 RF-hours. Defects appear as particle fall-on type.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber ceiling particle fall-on during deposition\n\n**Correlation Reasoning**:\n- Random XY positions = NOT fixed source (not reticle/chuck)\n- Different location each wafer = falling particle (random landing)\n- Consistent cluster size = single particle event per wafer\n- Showerhead at 4,500 RF-hours = potential particle source\n\n**Root Cause Determination**: Particles flaking from chamber ceiling or showerhead area, falling randomly onto wafers during deposition.\n\n## Corrective Actions\n\n1. **Particle wafer test**: Run particle monitor wafer to map fall-on locations\n2. **Ceiling inspection**: Inspect chamber ceiling and showerhead for flaking\n3. **Showerhead clean/replace**: Clean or replace showerhead P/N 623-2891\n4. **Chamber clean**: Wet clean if extensive buildup found\n5. **Validation**: Particle wafer must show <3 particles >0.2um\n\n## Prevention Measures\n\n- Replace showerhead at 4,000 RF-hours\n- Weekly particle wafer monitoring\n- Ceiling inspection during PM\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist bubble cluster at X=20mm, Y=-35mm. Same location on wafers 12-25. Wafers 1-11 clean at this location. Bubble appeared mid-lot. 7% yield loss.\n\nProcess Context: LITH-TEL-15 coat track. Recipe: DUV_COAT_V2. Resist dispense: 2ml. Dispense nozzle cleaned at wafer 11. Resist lot unchanged throughout.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Nozzle cleaning introduced air bubble at wafer 12\n\n**Correlation Reasoning**:\n- Same XY on wafers 12-25 = fixed nozzle-related position\n- Wafers 1-11 clean = issue started at wafer 12\n- Nozzle cleaned at wafer 11 = timing correlation\n- Bubble at fixed location = air in dispense line\n\n**Root Cause Determination**: Nozzle cleaning at wafer 11 introduced air into dispense line, creating resist bubble at same XY position starting wafer 12.\n\n## Corrective Actions\n\n1. **Nozzle priming**: Prime nozzle with resist dispense to remove air\n2. **Line purge**: Purge dispense line of air bubbles\n3. **Dispense verification**: Test dispense pattern before production\n4. **Cleaning procedure review**: Update nozzle clean to include air purge\n5. **Validation**: Coat test wafers, verify no bubbles\n\n## Prevention Measures\n\n- Mandatory nozzle prime after any cleaning\n- Dispense line air detection\n- Post-clean verification dispense\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at X=-50mm, Y=10mm on all wafers. Same XY across lot and across multiple lots using same reticle. Cluster contains 50-100 defects. Pellicle installed 2 months ago.\n\nProcess Context: LITH-ASML-08 scanner. Reticle: CONTACT-REV5. Three lots affected over 1 week period. Pellicle from vendor-A.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pellicle contamination at fixed location\n\n**Correlation Reasoning**:\n- Same XY ALL wafers, multiple lots = fixed source\n- Multiple lots over 1 week = persistent issue\n- Pellicle 2 months old = potential contamination accumulation\n- High defect count (50-100) = particle generation source\n\n**Root Cause Determination**: Foreign material or contamination on pellicle at position corresponding to X=-50, Y=10, printing defects onto all wafers.\n\n## Corrective Actions\n\n1. **Pellicle inspection**: High-resolution inspection of pellicle\n2. **Pellicle replacement**: Replace pellicle if contamination found\n3. **Reticle inspection**: Verify reticle itself is clean\n4. **Vendor notification**: Report pellicle issue to vendor-A\n5. **Validation**: Expose test wafers with new pellicle\n\n## Prevention Measures\n\n- Monthly pellicle inspection\n- Pellicle replacement at 6-month intervals\n- Cross-lot XY defect correlation alerts\n\n**Severity**: Critical\n**Yield Impact**: 15%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=0, Y=0 (wafer center) on 15 wafers. Defects are resist thickness variation. Circular cluster ~20mm diameter. Center appears thinner than surrounding area.\n\nProcess Context: LITH-TEL-18 coat track. Spin speed: 3500rpm. Dispense at wafer center. New resist bottle opened at start of lot. Previous lot with old bottle was normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New resist bottle viscosity variation affecting center coating\n\n**Correlation Reasoning**:\n- Center location (0,0) = dispense point\n- New bottle at lot start = change point\n- Previous bottle normal = bottle-specific issue\n- Thinner center = resist flowing away from dispense point abnormally\n\n**Root Cause Determination**: New resist bottle has slightly different viscosity or air content, causing abnormal center coating during spin.\n\n## Corrective Actions\n\n1. **Resist verification**: Check viscosity of new bottle vs spec\n2. **Bottle conditioning**: Allow bottle to equilibrate at process temperature\n3. **Air purge**: Purge any air from resist supply line\n4. **Dispense optimization**: Adjust dispense parameters if needed\n5. **Validation**: Coat test wafer, verify uniform center\n\n## Prevention Measures\n\n- Resist bottle viscosity verification before use\n- Bottle equilibration time requirement\n- First-wafer inspection after bottle change\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=60mm, Y=-25mm. Cluster contains metallic particles per EDX analysis. Same location on wafers processed on Tuesday, different location on wafers processed Wednesday. 9% yield loss.\n\nProcess Context: CVD-AMAT-08 tungsten CVD. Chuck cleaned Tuesday PM. Different chuck position used Wednesday. Defect location shifted with chuck position change.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck contamination at specific position\n\n**Correlation Reasoning**:\n- Fixed XY Tuesday, different XY Wednesday\n- Chuck position changed = defect location shifted\n- Defect moves WITH chuck position = chuck-related contamination\n- Metallic particles = chamber or chuck debris\n\n**Root Cause Determination**: Chuck has localized contamination that transfers to wafer backside, causing frontside defects through thermal or electrical effects at specific XY.\n\n## Corrective Actions\n\n1. **Chuck inspection**: Examine chuck surface for contamination\n2. **Chuck cleaning**: Clean contaminated area on chuck\n3. **Particle identification**: Analyze particle composition for source\n4. **Chuck re-qualification**: Verify clean chuck surface\n5. **Validation**: Process test wafer at all chuck positions\n\n## Prevention Measures\n\n- Chuck inspection during PM\n- Chuck position defect correlation tracking\n- Regular chuck cleaning schedule\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized oxide defect cluster at X=30mm, Y=40mm. Defects appear as pinholes in gate oxide. Same XY on all wafers in furnace boat positions 5-20. Positions 1-4 and 21-25 clean at this location.\n\nProcess Context: FURNACE-TEL-05 gate oxidation. Boat holds 25 wafers. Defect only in middle boat positions. Quartz tube at 500 runs.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Quartz tube localized contamination affecting middle positions\n\n**Correlation Reasoning**:\n- Same XY but only positions 5-20 = position-specific within boat\n- Middle positions affected = tube contamination at that zone\n- End positions clean = contamination localized in tube center\n- Pinholes = particulate or chemical contamination during oxidation\n\n**Root Cause Determination**: Quartz tube has localized contamination or devitrification at zone serving positions 5-20, creating gate oxide pinholes at specific XY.\n\n## Corrective Actions\n\n1. **Tube inspection**: Inspect quartz tube for devitrification or deposits\n2. **Tube replacement**: Replace tube if contamination found P/N 623-5891\n3. **Position correlation**: Map defect to exact tube zone\n4. **Boat position test**: Run test with wafers at all positions\n5. **Validation**: Verify pinhole-free oxide at all positions\n\n## Prevention Measures\n\n- Quartz tube inspection every 400 runs\n- Boat position defect correlation\n- Tube replacement at 450 runs (proactive)\n\n**Severity**: Critical\n**Yield Impact**: 16%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-40mm, Y=50mm appearing as etch residue. Same XY on all wafers. Cluster appeared after reticle change. Previous reticle produced clean wafers at this location.\n\nProcess Context: LITH-NIKON-02 stepper for via lithography. New reticle VIA1-REV2 installed yesterday. Reticle passed incoming inspection.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New reticle defect at specific location\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed reticle position\n- Appeared after reticle change = new reticle issue\n- Previous reticle clean = reticle-specific defect\n- Passed incoming inspection = defect may be subtle or edge case\n\n**Root Cause Determination**: New reticle VIA1-REV2 has defect at position corresponding to X=-40, Y=50 that was not caught in incoming inspection.\n\n## Corrective Actions\n\n1. **Reticle re-inspection**: Detailed inspection at affected location\n2. **Defect analysis**: Characterize defect type on reticle\n3. **Reticle repair/replace**: Repair if possible, else replace\n4. **Incoming inspection review**: Why was defect missed?\n5. **Validation**: Expose test wafers with inspected reticle\n\n## Prevention Measures\n\n- Enhanced incoming reticle inspection\n- First lot verification after reticle change\n- Reticle change correlation in defect system\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=15mm, Y=-60mm. Defects are surface particles. Location is near wafer edge (65mm radius). Only wafers 1-10 affected. Wafers 11-25 clean. 5% yield loss.\n\nProcess Context: ETCH-LAM-12 poly etch. First lot after chamber vent for PM. Wafers 1-10 processed before additional seasoning. Wafers 11-25 processed after 5 extra seasoning wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient seasoning after chamber vent\n\n**Correlation Reasoning**:\n- Wafers 1-10 affected, 11-25 clean = conditioning improved mid-lot\n- Extra seasoning added between wafer 10 and 11\n- Chamber vented for PM = wall desorption expected\n- Edge location = chamber wall proximity effect\n\n**Root Cause Determination**: Chamber wall particles desorbed after vent, affecting first 10 wafers. Additional 5 seasoning wafers conditioned chamber sufficiently for wafers 11-25.\n\n## Corrective Actions\n\n1. **Seasoning protocol**: Increase post-vent seasoning to 10 wafers\n2. **Particle monitoring**: Run particle wafer after PM before production\n3. **Review wafers 1-10**: Assess for rework eligibility\n4. **PM procedure update**: Add extended seasoning to PM checklist\n5. **Validation**: Verify clean first wafer after seasoning\n\n## Prevention Measures\n\n- Minimum 10 seasoning wafers after any chamber vent\n- Particle qualification wafer before production\n- First-wafer-of-lot inspection\n\n**Severity**: Minor\n**Yield Impact**: 5%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at specific die location repeating every exposure field. Same die position (row 3, col 2) in each field shows defects. Pattern repeats across wafer. 18% yield loss.\n\nProcess Context: LITH-ASML-10 scanner. Step-and-scan exposure. Reticle POLY-REV4 used. Same die pattern affected in all fields = reticle pattern defect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle die-level defect at row 3, col 2 position\n\n**Correlation Reasoning**:\n- Same die position in every field = reticle pattern issue\n- Repeats across wafer = systematic reticle defect\n- Row 3, col 2 specific = localized on reticle\n- High yield impact = critical area affected\n\n**Root Cause Determination**: Reticle POLY-REV4 has defect in the die pattern area for row 3, col 2, causing same defect in every exposure field across all wafers.\n\n## Corrective Actions\n\n1. **Reticle inspection**: Inspect die area row 3, col 2 on reticle\n2. **Defect characterization**: Identify defect type (particle, chrome, etc.)\n3. **Reticle repair**: Attempt repair if feasible\n4. **Backup reticle**: Use backup reticle POLY-REV4-B if available\n5. **Validation**: Expose test field, verify die pattern clean\n\n## Prevention Measures\n\n- Die-level defect tracking in inspection\n- Reticle field-pattern inspection before use\n- Backup reticle availability for critical layers\n\n**Severity**: Critical\n**Yield Impact**: 18%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=55mm, Y=20mm. Defects appear as metal bridging. Same location on all wafers. Cluster appeared suddenly mid-production. Previous 100 lots clean at this location.\n\nProcess Context: PVD-AMAT-10 aluminum deposition. Target at 800 kWh. Defect appeared when target kWh reached 780. Cluster location corresponds to target erosion profile edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target arcing at erosion edge creating splash particles\n\n**Correlation Reasoning**:\n- Sudden appearance at 780 kWh = target-life related\n- Fixed XY corresponds to target erosion edge\n- Metal bridging = sputtered material splash\n- 100 lots previously clean = progressive target degradation\n\n**Root Cause Determination**: PVD target developed arcing at erosion profile edge at ~780 kWh, ejecting material that deposits as localized metal bridges.\n\n## Corrective Actions\n\n1. **Immediate**: Stop depositions, inspect target\n2. **Target replacement**: Replace target P/N 812-3921 (at end of life)\n3. **Chamber inspection**: Check for arc damage or debris\n4. **Shield check**: Verify shields not contributing to arcing\n5. **Validation**: Process test wafers with new target\n\n## Prevention Measures\n\n- Replace target at 700 kWh (before 800 kWh limit)\n- Monitor target condition via voltage/current signatures\n- Localized defect correlation to target kWh\n\n**Severity**: Critical\n**Yield Impact**: 14%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-25mm, Y=-45mm. Defects are crystal damage type. Same XY on wafers from implanter-A. Wafers from implanter-B (same recipe) clean at this location. 10% yield loss.\n\nProcess Context: IMPLANT-AMAT-05 (implanter-A) and IMPLANT-AMAT-06 (implanter-B). Same recipe, same lot split between tools. Implanter-A Faraday cup recently replaced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Implanter-A Faraday cup misalignment creating localized overdose\n\n**Correlation Reasoning**:\n- Implanter-A affected, implanter-B clean = tool-specific\n- Same recipe = NOT recipe issue\n- Faraday cup recently replaced = recent change correlation\n- Crystal damage = localized overdose or beam issue\n\n**Root Cause Determination**: Faraday cup replacement on implanter-A created misalignment affecting beam uniformity at position X=-25, Y=-45, causing localized overdose and crystal damage.\n\n## Corrective Actions\n\n1. **Faraday cup alignment**: Verify cup position and alignment\n2. **Beam profile**: Run beam uniformity measurement\n3. **Dose mapping**: Check dose uniformity at affected location\n4. **Realignment**: Adjust Faraday cup if misaligned\n5. **Validation**: Process test wafer, verify uniform dose\n\n## Prevention Measures\n\n- Post-Faraday-cup-change qualification\n- Beam uniformity check after any maintenance\n- Twin tool comparison for defect isolation\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=35mm, Y=55mm. Defects are via open type. Same XY but only on wafers with thick ILD. Thin ILD wafers from same lot clean at this location.\n\nProcess Context: Dual ILD thickness process. Thick ILD: 1500nm. Thin ILD: 800nm. Via etch time same for both. Defect only on thick ILD wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Via etch under-penetration for thick ILD at specific location\n\n**Correlation Reasoning**:\n- Thick ILD affected, thin ILD clean = thickness-dependent\n- Same etch time both = thick ILD under-etched\n- Specific XY = localized etch rate reduction at that location\n- Via open = incomplete etch through thick oxide\n\n**Root Cause Determination**: Via etch has localized lower etch rate at X=35, Y=55. Sufficient for thin ILD but insufficient for thick ILD penetration.\n\n## Corrective Actions\n\n1. **Etch uniformity map**: Check etch rate at affected location\n2. **Recipe split**: Create separate recipe for thick ILD with more time\n3. **Endpoint verification**: Verify endpoint captures thick ILD completion\n4. **Plasma tuning**: Improve uniformity at affected location\n5. **Validation**: Process thick ILD test wafer, verify via open\n\n## Prevention Measures\n\n- ILD thickness specific etch recipes\n- Etch uniformity mapping at all thicknesses\n- Via open monitoring at various ILD thicknesses\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=10mm, Y=-20mm. Defects appear after wet clean step. Pre-wet-clean inspection clean. Post-wet-clean shows particle cluster. 6% yield loss on 8 wafers.\n\nProcess Context: WET-DNS-03 post-etch clean. Megasonic tank. Tank filtered yesterday. New filter installed. Same chemical bath used pre and post filter change.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New filter releasing particles into clean bath\n\n**Correlation Reasoning**:\n- Pre-wet-clean clean, post-wet-clean particles = wet clean added defects\n- Filter changed yesterday = recent change\n- Same bath chemistry = filter-specific issue\n- Localized cluster = particle settling pattern in tank\n\n**Root Cause Determination**: New filter released particles during initial use, contaminating bath at location X=10, Y=-20 where particles settle in tank flow pattern.\n\n## Corrective Actions\n\n1. **Filter flush**: Extended flush of new filter before use\n2. **Bath replacement**: Drain and refill chemical bath\n3. **Particle check**: Verify bath particle count <10/ml >0.1um\n4. **Filter qualification**: Run test wafers after filter change\n5. **Validation**: Clean test wafer, verify no particle addition\n\n## Prevention Measures\n\n- Filter pre-flush requirement before production use\n- Bath particle monitoring after filter changes\n- First-wafer inspection after filter replacement\n\n**Severity**: Minor\n**Yield Impact**: 6%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at random XY positions but always at die corners. Multiple die affected but defects always at corner structures. Corner via chains failing. 15% yield loss.\n\nProcess Context: Via patterning process. Corner vias have different local pattern density than center vias. All wafers affected at various corner die positions.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Die corner via patterning affected by optical proximity effects\n\n**Correlation Reasoning**:\n- Random die positions but always at corners = corner-specific issue\n- Corner structures vs center = local pattern density effect\n- Via chains at corners failing = OPC/etch interaction\n- Process not design-specific = systematic corner issue\n\n**Root Cause Determination**: Die corner vias have insufficient optical proximity correction (OPC), causing patterning issues at corner structures where local environment differs from dense center.\n\n## Corrective Actions\n\n1. **OPC review**: Analyze corner via OPC adequacy\n2. **OPC update**: Add corner-specific OPC rules\n3. **Process window check**: Verify corner vias in focus-exposure window\n4. **Etch tuning**: Adjust etch for corner via patterns\n5. **Validation**: Corner via yield verification after OPC update\n\n## Prevention Measures\n\n- Corner structure monitoring in OPC verification\n- Die corner via sampling in inline inspection\n- Pattern density aware process development\n\n**Severity**: Major\n**Yield Impact**: 15%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-55mm, Y=30mm. ESD-type damage at specific location. Same XY all wafers. Defects appear after probe testing. Pre-probe wafers clean. 8% yield loss.\n\nProcess Context: PROBE-TEL-06 wafer probe. Probe card at 80,000 touchdowns. Affected location corresponds to specific probe pin group. ESD strap verified on operators.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Probe pin ESD discharge at specific location\n\n**Correlation Reasoning**:\n- Pre-probe clean, post-probe damaged = probe-induced\n- Same XY all wafers = fixed probe pin location\n- ESD-type damage = electrical discharge\n- Probe card at 80,000 touchdowns = potential pin degradation\n\n**Root Cause Determination**: Probe pin(s) at position X=-55, Y=30 have degraded contact causing ESD discharge during probe touchdown.\n\n## Corrective Actions\n\n1. **Probe pin inspection**: Examine pins at affected location\n2. **Pin replacement**: Replace degraded pins\n3. **ESD path verification**: Check probe card grounding\n4. **Contact resistance**: Verify pin contact resistance\n5. **Validation**: Probe test wafer, verify no ESD damage\n\n## Prevention Measures\n\n- Probe pin inspection at 50,000 touchdown intervals\n- Contact resistance monitoring\n- ESD-sensitive device probe card requirements\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=40mm, Y=10mm. Defects are film delamination type. Same location on wafers from chamber-A. Chamber-B wafers (same recipe) clean. Both chambers same model.\n\nProcess Context: CVD-TEL-02 (chamber-A) and CVD-TEL-03 (chamber-B). Low-k dielectric deposition. Chamber-A pedestal resurfaced last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pedestal resurfacing affecting local adhesion\n\n**Correlation Reasoning**:\n- Chamber-A affected, chamber-B clean = chamber-specific\n- Same recipe both = NOT recipe issue\n- Pedestal resurfaced last week = recent change\n- Film delamination = adhesion/surface interaction\n\n**Root Cause Determination**: Pedestal resurfacing on chamber-A left localized surface condition at X=40, Y=10 affecting wafer temperature or gas distribution, causing delamination.\n\n## Corrective Actions\n\n1. **Pedestal inspection**: Examine resurfaced area at defect location\n2. **Surface analysis**: Check surface finish at affected XY\n3. **Re-polish if needed**: Correct surface finish issue\n4. **Temperature verification**: Map pedestal temperature uniformity\n5. **Validation**: Process test wafer, verify no delamination\n\n## Prevention Measures\n\n- Post-resurfacing surface quality verification\n- Chamber comparison for defect isolation\n- Pedestal uniformity mapping after service\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=5mm, Y=65mm (near edge). Defects only appear on A-side of wafer (relative to notch). B-side of all wafers clean at corresponding position. 7% yield loss.\n\nProcess Context: Asymmetric defect relative to notch. Handler uses notch for orientation. HANDLER-BROOKS-12 serves multiple tools. Defect appears after etch process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler notch-relative contact damage\n\n**Correlation Reasoning**:\n- A-side affected, B-side clean = notch-relative asymmetry\n- Fixed position relative to notch = handler orientation effect\n- Handler uses notch for alignment = handler geometry factor\n- After etch = handler involved in etch tool loading\n\n**Root Cause Determination**: Handler geometry or teach point creates contact at fixed notch-relative position on A-side during wafer handling.\n\n## Corrective Actions\n\n1. **Handler inspection**: Check handler geometry relative to notch\n2. **Teach point review**: Verify handler positions\n3. **End effector check**: Examine for asymmetric wear\n4. **Clearance verification**: Ensure clearance on A-side\n5. **Validation**: Test wafers through handler, check A-side\n\n## Prevention Measures\n\n- Notch-relative defect pattern detection\n- Symmetric handler qualification\n- A/B side defect tracking\n\n**Severity**: Minor\n**Yield Impact**: 7%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-35mm, Y=-40mm. Defects are stress-induced cracks in dielectric. Same location on all wafers. Pattern appeared after new film stack introduced.\n\nProcess Context: New BEOL film stack with higher compressive stress nitride. Crack location corresponds to via chain test structure. Previous film stack showed no cracks.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New film stack stress exceeding crack threshold at specific structure\n\n**Correlation Reasoning**:\n- Same XY all wafers = structure-specific failure\n- New film stack introduced = change correlation\n- Higher stress nitride = increased mechanical stress\n- Via chain test structure = stress concentrator\n\n**Root Cause Determination**: New high-stress nitride exceeds crack threshold at via chain test structure located at X=-35, Y=-40 where stress concentrates.\n\n## Corrective Actions\n\n1. **Stress analysis**: Model stress at cracking location\n2. **Film stress reduction**: Reduce nitride stress if possible\n3. **Structure modification**: Add stress relief features to via chain\n4. **Stack optimization**: Adjust film stack for stress balance\n5. **Validation**: Verify no cracking with optimized stack\n\n## Prevention Measures\n\n- Structure-level stress analysis for new stacks\n- Stress limit specification per structure type\n- Test structure crack monitoring\n\n**Severity**: Critical\n**Yield Impact**: 13%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=25mm, Y=-15mm. Defects are CVD particle type. Same XY on most wafers but intensity varies. Some wafers have 5 particles, others have 50 at same location.\n\nProcess Context: CVD-LAM-08 oxide deposition. Particle cluster location corresponds to showerhead center. Showerhead at 3,200 RF-hours. Variable particle count suggests intermittent source.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead center hole intermittent particle release\n\n**Correlation Reasoning**:\n- Fixed XY at showerhead center = gas delivery point\n- Variable particle count = intermittent release\n- Showerhead at 3,200 RF-hours = approaching maintenance\n- Some wafers light, others heavy = sporadic flaking\n\n**Root Cause Determination**: Showerhead center hole has buildup that intermittently flakes, releasing variable particle counts onto same wafer location.\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Examine center hole condition\n2. **Showerhead clean/replace**: Clean or replace P/N 623-2891\n3. **Center hole focus**: Pay special attention to center area\n4. **Particle test**: Run particle wafer to verify clean\n5. **Validation**: Multiple test wafers to check consistency\n\n## Prevention Measures\n\n- Showerhead replacement at 3,000 RF-hours\n- Variable particle pattern detection\n- Center location particle trending\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=50mm, Y=35mm. Same location on all wafers in single lot. Other lots same day same tool clean at this location. Lot-specific issue.\n\nProcess Context: CVD-AMAT-11 nitride deposition. Affected lot W2024-5632. Lots before and after clean. Single lot excursion. Gas flow normal per FDC.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Transient contamination event affecting single lot\n\n**Correlation Reasoning**:\n- Single lot affected = transient event\n- Same XY in lot = fixed source during lot\n- Lots before/after clean = not persistent issue\n- FDC normal = not standard process parameter\n\n**Root Cause Determination**: Transient particle or contamination event occurred during lot W2024-5632 processing, affecting fixed location then cleared naturally.\n\n## Corrective Actions\n\n1. **Timeline analysis**: Review FDC for any anomaly during lot\n2. **Lot disposition**: Assess affected lot for yield impact\n3. **Chamber check**: Verify current chamber condition clean\n4. **Root cause investigation**: Check for unusual events during lot time\n5. **Continue monitoring**: Watch for recurrence\n\n## Prevention Measures\n\n- Enhanced FDC monitoring for transient events\n- Single-lot excursion alerts\n- Particle event correlation to time/lot\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-45mm, Y=25mm. Defects are lithography pattern defects. Same location but different defect type on each wafer (some bridging, some opens). Varying severity.\n\nProcess Context: LITH-ASML-12 scanner. Reticle inspection showed particle at affected location that was removed. Defects appeared on wafers exposed before particle removal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle particle causing variable defects before removal\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed reticle location\n- Variable defect type = particle movement during exposure\n- Particle found and removed = root cause identified\n- Defects on pre-removal wafers only = timing correlation\n\n**Root Cause Determination**: Reticle particle at X=-45, Y=25 was partially loose, creating variable pattern defects (bridging or opens depending on particle position during each exposure).\n\n## Corrective Actions\n\n1. **Reticle verification**: Confirm particle fully removed\n2. **Wafer disposition**: Identify all wafers exposed before removal\n3. **Additional inspection**: Check for other particles on reticle\n4. **Reticle re-qualification**: Full reticle inspection before use\n5. **Validation**: Expose test wafer, verify defect-free\n\n## Prevention Measures\n\n- Pre-lot reticle inspection\n- Variable defect pattern detection at fixed XY\n- Real-time reticle particle monitoring if available\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=15mm, Y=50mm. Defect appears as local resist thickness variation creating CD shift. Same location all wafers. Resist profile shows thin spot at defect location.\n\nProcess Context: LITH-TEL-20 coat track. Spin coating with EBR. Defect location near EBR zone. EBR nozzle position: 3mm from edge. Same resist batch throughout.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent splash creating local thin spot\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed location issue\n- Near EBR zone = EBR process involvement\n- Thin spot = solvent interaction with resist\n- Fixed pattern = consistent EBR splash location\n\n**Root Cause Determination**: EBR nozzle creating consistent solvent splash that lands at X=15, Y=50, partially dissolving resist and creating thin spot.\n\n## Corrective Actions\n\n1. **EBR optimization**: Adjust EBR parameters to prevent splash\n2. **Nozzle position**: Optimize nozzle distance and angle\n3. **Flow rate adjustment**: Reduce EBR flow rate if excessive\n4. **Splash guard**: Consider splash suppression modifications\n5. **Validation**: Coat test wafer, verify uniform thickness at location\n\n## Prevention Measures\n\n- EBR splash pattern characterization\n- Resist thickness uniformity monitoring\n- EBR parameter optimization for each resist\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=60mm, Y=-10mm. Metallic contamination (Cu per EDX). Same XY only on wafers processed in afternoon shift. Morning shift wafers clean at this location. 9% yield loss.\n\nProcess Context: PVD-AMAT-12 barrier deposition. Afternoon shift uses different preventive maintenance schedule. Morning shift ran Cu-free recipe before barrier. Afternoon shift ran Cu deposition before barrier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cu cross-contamination from previous afternoon recipe\n\n**Correlation Reasoning**:\n- Afternoon only = shift-specific process history\n- Morning clean = different prior recipe\n- Cu contamination = Cu process residue\n- Afternoon shift ran Cu before barrier = contamination source\n\n**Root Cause Determination**: Cu deposition before barrier in afternoon shift leaves Cu residue at X=60, Y=-10 that transfers to barrier deposition wafers.\n\n## Corrective Actions\n\n1. **Process sequencing**: Avoid Cu recipe immediately before barrier\n2. **Chamber clean**: Add purge/clean between Cu and barrier\n3. **Dedicated chamber**: Consider Cu-only chamber assignment\n4. **Contamination removal**: Clean chamber of Cu residue\n5. **Validation**: Verify Cu-free barrier after sequence change\n\n## Prevention Measures\n\n- Recipe sequencing rules (Cu isolation)\n- Cross-contamination risk assessment\n- Process history tracking per chamber\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-20mm, Y=-55mm. Defects are micro-voids in metal fill. Same location on all wafers. Void location corresponds to specific via array in test structure.\n\nProcess Context: ECP-LAM-05 copper plating. Via array test structure has 0.1um vias at 1:1 pitch. High aspect ratio: 8:1. No other via types affected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ECP process marginal for high-AR via array at specific location\n\n**Correlation Reasoning**:\n- Same XY = specific test structure location\n- Only high-AR 0.1um vias affected = structure-specific\n- Other via types clean = not global ECP issue\n- Via array with dense pitch = mass transport limited\n\n**Root Cause Determination**: ECP process is marginal for filling 0.1um vias at 8:1 AR with 1:1 pitch at location X=-20, Y=-55 where local current distribution or mass transport is suboptimal.\n\n## Corrective Actions\n\n1. **Local analysis**: Study current/flow at affected location\n2. **Recipe optimization**: Adjust ECP for high-AR arrays\n3. **Additives review**: Optimize leveler/suppressor for AR\n4. **Current distribution**: Improve uniformity at affected area\n5. **Validation**: Cross-section via array at affected location\n\n## Prevention Measures\n\n- High-AR via array monitoring\n- Pattern-aware ECP process development\n- Test structure fill verification\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=30mm, Y=40mm. Defect count increasing over time - lot 1 had 10 defects, lot 5 had 50 defects at same location. Progressive degradation pattern.\n\nProcess Context: ETCH-AMAT-14 metal etch. Chamber at 3,500 RF-hours. Affected location corresponds to chamber wall position. Defect count trend correlating with RF-hours accumulation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Progressive chamber wall buildup at specific location\n\n**Correlation Reasoning**:\n- Same XY with increasing count = progressive degradation\n- Correlates with RF-hours = chamber aging effect\n- Location matches chamber wall = wall deposit source\n- Progressive = accumulating contamination\n\n**Root Cause Determination**: Chamber wall at position corresponding to X=30, Y=40 has accumulating metal etch byproduct deposit that increasingly flakes particles onto wafers.\n\n## Corrective Actions\n\n1. **Chamber inspection**: Examine wall at affected position\n2. **Wet clean**: Perform wet clean to remove wall deposits\n3. **Wall liner**: Consider wall liner installation\n4. **Deposit monitoring**: Track wall condition vs RF-hours\n5. **Validation**: Verify particle count stabilized after clean\n\n## Prevention Measures\n\n- Progressive defect pattern detection\n- Chamber clean scheduling based on defect trend\n- Wall condition monitoring\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-10mm, Y=30mm. Same location on wafers 1-15. Wafers 16-25 have defect at different location X=10mm, Y=-30mm. Two distinct defect locations in same lot.\n\nProcess Context: LITH-ASML-15 scanner. Reticle cleaned at wafer 15. Different particle landed after reticle re-install. Two particles, two locations, same lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Sequential reticle contamination events\n\n**Correlation Reasoning**:\n- Wafers 1-15 at location A, 16-25 at location B\n- Reticle cleaned at wafer 15 = transition point\n- New particle after cleaning = re-contamination\n- Same lot, different locations = two separate particle events\n\n**Root Cause Determination**: First particle at X=-10, Y=30 removed at wafer 15, but second particle landed at X=10, Y=-30 during reticle re-installation.\n\n## Corrective Actions\n\n1. **Reticle inspection**: Full inspection for current state\n2. **Handling review**: How did particle land during re-install?\n3. **Clean environment**: Verify reticle handling environment cleanliness\n4. **Re-install procedure**: Improve reticle handling protocol\n5. **Validation**: Verify particle-free reticle\n\n## Prevention Measures\n\n- Post-install reticle verification\n- Reticle handling environment control\n- Particle event tracking per reticle operation\n\n**Severity**: Major\n**Yield Impact**: 14%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=45mm, Y=15mm. Defects are thermal damage type in silicon. Same location all wafers. Damage correlates with specific lamp zone in RTP.\n\nProcess Context: ANNEAL-TEL-08 RTP anneal. Spike anneal to 1050C. Affected location under specific lamp. Lamp bank recently relamped. One lamp showing higher output.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Single lamp over-output causing localized overheating\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed lamp position\n- Thermal damage = excessive temperature\n- Lamp location matches defect position\n- Lamp recently replaced with higher output = over-temperature source\n\n**Root Cause Determination**: Replacement lamp at position corresponding to X=45, Y=15 has higher output than specified, causing localized over-temperature and silicon damage.\n\n## Corrective Actions\n\n1. **Lamp verification**: Check lamp output at affected position\n2. **Lamp replacement**: Replace with properly specified lamp\n3. **Output calibration**: Verify all lamp outputs balanced\n4. **Temperature mapping**: Run TC wafer to verify uniformity\n5. **Validation**: Anneal test wafer, verify no thermal damage\n\n## Prevention Measures\n\n- Post-relamp output verification\n- Lamp output specification compliance check\n- Localized thermal damage monitoring\n\n**Severity**: Critical\n**Yield Impact**: 11%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-50mm, Y=-20mm. Particle defects only on wafers with product-A. Product-B wafers (same lot, same tools) clean at this location. Same reticle used for both products.\n\nProcess Context: Product-A has dense metal pattern at affected location. Product-B has isolated pattern at same location. Same lithography and etch processes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Dense pattern loading effect at specific location\n\n**Correlation Reasoning**:\n- Product-A (dense) affected, Product-B (isolated) clean\n- Same location = position-specific\n- Same reticle = NOT reticle issue\n- Pattern density difference = loading effect\n\n**Root Cause Determination**: Dense metal pattern at X=-50, Y=-20 on product-A creates local etch loading effect that generates particles or residue, while isolated pattern on product-B does not.\n\n## Corrective Actions\n\n1. **Etch analysis**: Study loading effect at affected location\n2. **Recipe tuning**: Optimize etch for dense pattern areas\n3. **Over-etch adjustment**: Additional over-etch for dense regions\n4. **Clean step**: Add post-etch clean targeting residue\n5. **Validation**: Process product-A, verify clean at affected location\n\n## Prevention Measures\n\n- Pattern density aware etch development\n- Product-specific defect correlation\n- Dense pattern monitoring locations\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=20mm, Y=-45mm. Same XY but defect appears and disappears across wafers in lot - wafers 1,3,5,7 affected, wafers 2,4,6,8 clean (alternating pattern).\n\nProcess Context: Dual-chamber processing tool. Odd wafers through chamber-A, even wafers through chamber-B. Defect correlates perfectly with chamber-A processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber-A contamination at specific location\n\n**Correlation Reasoning**:\n- Alternating pattern odd/even = chamber assignment\n- Odd wafers (chamber-A) affected\n- Even wafers (chamber-B) clean\n- Same XY = fixed location in chamber-A\n\n**Root Cause Determination**: Chamber-A has localized contamination at position X=20, Y=-45 that transfers to odd-numbered wafers routed through that chamber.\n\n## Corrective Actions\n\n1. **Chamber-A inspection**: Examine location X=20, Y=-45 in chamber\n2. **Contamination cleaning**: Clean affected area\n3. **Chamber comparison**: Compare chamber-A to chamber-B condition\n4. **Source identification**: Determine contamination origin\n5. **Validation**: Test wafers through chamber-A after cleaning\n\n## Prevention Measures\n\n- Chamber-specific defect correlation\n- Multi-chamber tool uniformity monitoring\n- Alternating pattern defect detection\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=55mm, Y=55mm (near corner). Defects are oxide thinning type. Same corner location on all wafers. Affects quarter of wafers in furnace boat consistently.\n\nProcess Context: FURNACE-TEL-07 oxide growth. Boat positions 1-6 always show defect. Positions 7-25 clean. Positions 1-6 are closest to furnace door during load/unload.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace door proximity causing thermal non-uniformity\n\n**Correlation Reasoning**:\n- Positions 1-6 affected = door-end positions\n- Same corner XY = consistent geometry effect\n- Door proximity = thermal exposure during load/unload\n- Oxide thinning = temperature-related growth variation\n\n**Root Cause Determination**: Boat positions 1-6 near furnace door experience temperature perturbation during load/unload, affecting oxide growth at wafer corner closest to door.\n\n## Corrective Actions\n\n1. **Door seal check**: Verify furnace door seal condition\n2. **Load procedure**: Optimize load/unload speed\n3. **Boat positioning**: Move production wafers away from door\n4. **Dummy wafers**: Use dummy wafers in positions 1-6\n5. **Validation**: Verify uniform oxide in positions 7-25\n\n## Prevention Measures\n\n- Avoid door-end positions for production\n- Door seal maintenance\n- Position-specific oxide monitoring\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-30mm, Y=45mm. Defect type: photoresist residue after develop. Same location all wafers. Residue correlates with specific developer nozzle position.\n\nProcess Context: LITH-TEL-22 develop track. Multi-nozzle developer. Nozzle-3 position matches defect XY. Nozzle-3 recently replaced. Other nozzles original.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New nozzle-3 flow rate or pattern issue\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed nozzle position\n- Nozzle-3 location matches defect = nozzle-specific\n- Nozzle-3 recently replaced = recent change\n- Resist residue = developer delivery issue\n\n**Root Cause Determination**: Replacement nozzle-3 has different flow rate or spray pattern, creating developer deficit at X=-30, Y=45 resulting in incomplete development.\n\n## Corrective Actions\n\n1. **Nozzle verification**: Check nozzle-3 flow rate vs spec\n2. **Pattern comparison**: Compare spray pattern to other nozzles\n3. **Nozzle replacement**: Replace with verified nozzle if off-spec\n4. **Calibration**: Verify nozzle flow calibration\n5. **Validation**: Develop test wafer, verify clean at affected location\n\n## Prevention Measures\n\n- Nozzle flow verification after replacement\n- Multi-nozzle spray pattern qualification\n- Post-replacement develop uniformity check\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=35mm, Y=-35mm. Defects appear as hillock formation in aluminum. Same location all wafers. Al film shows stress relief features only at this location.\n\nProcess Context: PVD-AMAT-13 aluminum deposition. Temperature: 350C. Affected location over pedestal heater zone boundary. Dual-zone heated pedestal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pedestal heater zone boundary creating thermal stress\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed position\n- Over heater zone boundary = thermal discontinuity\n- Hillock = thermal stress relief in Al\n- Dual-zone pedestal = zone boundary effect\n\n**Root Cause Determination**: Pedestal heater zone boundary at X=35, Y=-35 creates temperature step during deposition, inducing thermal stress that forms hillocks in aluminum.\n\n## Corrective Actions\n\n1. **Temperature mapping**: Verify zone boundary temperature profile\n2. **Zone balancing**: Optimize zone setpoints for uniform temperature\n3. **Transition smoothing**: Implement gradual zone transition\n4. **Process temperature**: Consider lower deposition temperature\n5. **Validation**: Deposit test film, verify no hillocks\n\n## Prevention Measures\n\n- Zone boundary temperature monitoring\n- Pedestal uniformity specification\n- Hillock monitoring at zone boundaries\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-15mm, Y=60mm. Defects are etch striations creating CD variation. Same location all wafers. Striation direction indicates gas flow pattern.\n\nProcess Context: ETCH-LAM-18 poly etch. Gas injection from single point. Defect location in gas flow path from inlet. Striation aligned with flow direction.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform gas flow creating etch striations\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed position in flow pattern\n- Striation aligned with flow = gas dynamics issue\n- Single point gas injection = flow pattern source\n- CD variation = etch rate variation along flow\n\n**Root Cause Determination**: Single-point gas injection creates flow jet that causes localized etch rate striations at X=-15, Y=60 in the direct flow path.\n\n## Corrective Actions\n\n1. **Flow analysis**: Model gas flow pattern in chamber\n2. **Baffle installation**: Add gas distribution baffle\n3. **Multi-point injection**: Consider distributed gas injection\n4. **Pressure adjustment**: Modify chamber pressure for better mixing\n5. **Validation**: Etch test wafer, verify no striations\n\n## Prevention Measures\n\n- Gas flow uniformity verification\n- Striation pattern detection\n- Flow-related defect correlation\n\n**Severity**: Major\n**Yield Impact**: 11%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=40mm, Y=0mm. Defects are surface pitting in exposed silicon. Same location only on wafers with >4hr queue time before etch. Fresh wafers clean at this location.\n\nProcess Context: Native oxide etch before contact metal. Wafers with queue time >4hr develop native oxide. Affected location corresponds to highest Si exposure in pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized native oxide regrowth affecting etch quality\n\n**Correlation Reasoning**:\n- Only wafers with >4hr queue = time-dependent oxide growth\n- Fresh wafers clean = no oxide issue\n- Highest Si exposure location = most native oxide growth\n- Surface pitting = oxide breakthrough damage\n\n**Root Cause Determination**: Extended queue time allows native oxide regrowth, particularly at X=40, Y=0 where pattern has maximum Si exposure, causing pitting during subsequent etch.\n\n## Corrective Actions\n\n1. **Q-time control**: Enforce <4hr queue time limit\n2. **Pre-clean addition**: Add native oxide removal for long Q-time wafers\n3. **Process optimization**: Optimize etch for native oxide tolerance\n4. **WIP management**: Prioritize wafer flow to minimize queue\n5. **Validation**: Verify clean etch within Q-time limit\n\n## Prevention Measures\n\n- Q-time monitoring with alerts\n- Q-time based process routing\n- Native oxide sensitive location tracking\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=25mm, Y=25mm. Defect only appears on wafers where lot W2024-6543 preceded in same chamber. Other lots as predecessor show no defect at this location.\n\nProcess Context: CVD-AMAT-15 multi-product chamber. Lot W2024-6543 is experimental high-stress film. Regular products follow without chamber clean between lots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from experimental high-stress film lot\n\n**Correlation Reasoning**:\n- Only when lot W2024-6543 precedes = lot-specific contamination\n- Other predecessor lots clean = specific lot issue\n- High-stress film = unusual process residue\n- No clean between lots = contamination transfer\n\n**Root Cause Determination**: Experimental high-stress film from lot W2024-6543 leaves residue at X=25, Y=25 that affects subsequent lots when no chamber clean is performed.\n\n## Corrective Actions\n\n1. **Chamber clean**: Add chamber clean after experimental lots\n2. **Lot segregation**: Schedule experimental lots at end of shift\n3. **Residue identification**: Analyze residue composition\n4. **Clean validation**: Verify clean removes experimental residue\n5. **Process rules**: Establish experimental lot handling rules\n\n## Prevention Measures\n\n- Experimental lot flagging system\n- Mandatory clean after experimental processes\n- Predecessor lot defect correlation\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-40mm, Y=-40mm. Defects are Cu voiding in damascene trenches. Same location correlates with alignment mark position. Only full-field alignments affected.\n\nProcess Context: CMP-AMAT-16 Cu CMP. Full-field alignment marks at corners. Alignment mark pattern is open area without Cu fill. CMP pressure distribution affected by pattern.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP pressure non-uniformity near alignment mark open area\n\n**Correlation Reasoning**:\n- Defect at alignment mark position = pattern effect\n- Only full-field alignment = mark location specific\n- Open area without Cu = pressure distribution change\n- Cu voiding nearby = over-polish from pressure concentration\n\n**Root Cause Determination**: Open alignment mark area at X=-40, Y=-40 creates local pressure concentration during CMP, causing over-polish and Cu voiding in adjacent trenches.\n\n## Corrective Actions\n\n1. **Pressure mapping**: Model pressure distribution near marks\n2. **Dummy fill**: Add dummy Cu fill around alignment marks\n3. **CMP recipe tune**: Adjust pressure for pattern variation\n4. **Mark design**: Consider different alignment mark design\n5. **Validation**: Verify no voiding after dummy fill addition\n\n## Prevention Measures\n\n- Alignment mark area CMP consideration in design rules\n- Pattern-aware CMP process development\n- Alignment mark proximity defect monitoring\n\n**Severity**: Major\n**Yield Impact**: 9%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=50mm, Y=-50mm. Defects appear as local oxidation under nitride mask. Same location all wafers. Location corresponds to nitride thickness transition in film stack.\n\nProcess Context: LOCOS isolation process. Nitride mask protects active areas. Affected location has nitride step from previous patterning. Step creates local stress point.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Nitride step stress allowing oxidation penetration\n\n**Correlation Reasoning**:\n- Same XY all wafers = fixed design/process location\n- Nitride thickness transition = structural weakness\n- Local oxidation = LOCOS penetration through stressed nitride\n- Stress point = oxidation pathway\n\n**Root Cause Determination**: Nitride thickness step at X=50, Y=-50 creates stress concentration that allows oxidation to penetrate under the nitride mask during LOCOS.\n\n## Corrective Actions\n\n1. **Nitride optimization**: Smooth nitride step with additional deposition\n2. **Stress reduction**: Reduce nitride stress in film\n3. **Process modification**: Lower oxidation temperature to reduce penetration\n4. **Design update**: Eliminate nitride step at critical locations\n5. **Validation**: Verify no oxidation penetration after fix\n\n## Prevention Measures\n\n- Nitride step location monitoring\n- Stress-induced oxidation characterization\n- Design rule for nitride step placement\n\n**Severity**: Major\n**Yield Impact**: 12%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=0mm, Y=-55mm. Same location only on wafers with specific orientation (notch at 0 degrees). Notch at 90 degrees wafers clean at this location.\n\nProcess Context: Multiple processing steps. Wafers enter tools at different orientations depending on prior alignment. Defect correlates with 0-degree notch orientation path.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Orientation-specific contact or contamination\n\n**Correlation Reasoning**:\n- 0-degree notch affected, 90-degree clean\n- Same absolute XY = tool-specific position\n- Orientation dependent = handling or chuck contact\n- Specific path = orientation-based routing\n\n**Root Cause Determination**: Wafers with 0-degree notch orientation contact specific tool component at X=0, Y=-55 that 90-degree oriented wafers do not contact.\n\n## Corrective Actions\n\n1. **Path analysis**: Map 0-degree vs 90-degree processing paths\n2. **Contact identification**: Find component at affected position\n3. **Component repair**: Fix or clean contacting component\n4. **Clearance verification**: Ensure clearance for all orientations\n5. **Validation**: Process 0-degree wafers, verify clean\n\n## Prevention Measures\n\n- Orientation-based defect correlation\n- Multi-orientation qualification\n- Processing path mapping\n\n**Severity**: Major\n**Yield Impact**: 10%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=-25mm, Y=10mm. Defect appears as incomplete metal fill only in high-AR vias at this location. Low-AR vias at same location fill completely. 8% yield loss.\n\nProcess Context: ECP-LAM-07 Cu plating. High-AR vias: 10:1. Low-AR vias: 3:1. Both via types exist at defect location. Only 10:1 vias show voids.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Local mass transport limitation for high-AR vias\n\n**Correlation Reasoning**:\n- Same location, different via types = AR-dependent\n- High-AR voids, low-AR fills = mass transport issue\n- Specific XY = local current or flow deficiency\n- 10:1 AR most demanding = marginal process at location\n\n**Root Cause Determination**: Local electrolyte flow or current distribution at X=-25, Y=10 is marginally insufficient for 10:1 AR vias but adequate for less demanding 3:1 AR vias.\n\n## Corrective Actions\n\n1. **Flow analysis**: Check electrolyte flow at affected location\n2. **Current mapping**: Verify current distribution uniformity\n3. **Agitation increase**: Improve mass transport in deficient area\n4. **Process margin**: Optimize ECP for higher AR tolerance\n5. **Validation**: Cross-section high-AR vias at affected location\n\n## Prevention Measures\n\n- High-AR via specific process monitoring\n- Location-based fill quality tracking\n- AR-aware ECP process development\n\n**Severity**: Major\n**Yield Impact**: 8%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized cluster at X=15mm, Y=-30mm. Defects only appear after lot has been in stocker >8hrs. Lots processed within 4hrs of stocker entry clean at this location. 7% yield loss.\n\nProcess Context: STOCKER-03 with nitrogen purge. Purge flow recently reduced for cost savings. Affected location may correlate with reduced purge zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate nitrogen purge allowing oxidation in stocker\n\n**Correlation Reasoning**:\n- >8hr stocker time affected = time-dependent degradation\n- <4hr clean = short time OK\n- Purge flow reduced = inadequate protection\n- Localized defect = purge dead zone\n\n**Root Cause Determination**: Reduced nitrogen purge creates dead zone at X=15, Y=-30 where atmospheric moisture reaches wafers during extended stocker time, causing localized oxidation or contamination.\n\n## Corrective Actions\n\n1. **Purge restoration**: Restore original purge flow rate\n2. **Flow mapping**: Verify purge reaches all FOUP positions\n3. **Time limit**: Enforce <8hr stocker time until fixed\n4. **Dead zone elimination**: Optimize purge distribution\n5. **Validation**: Test extended stocker time with restored purge\n\n## Prevention Measures\n\n- Purge flow monitoring\n- Stocker time tracking with alerts\n- Change management for purge modifications\n\n**Severity**: Major\n**Yield Impact**: 7%",
    "defect_type": "loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at 3 o'clock position on wafer edge, consistent across all 25 wafers in lot. Defect position is FIXED regardless of wafer notch orientation. Yield loss 4.2%.\n\nProcess Context: Tool ID LITH-TEL-05, Recipe ADV_LITHO_7NM. Recent track maintenance 3 days ago. Notch alignment appears normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Single-point contamination on chuck edge at 3 o'clock position\n\n**Evidence**:\n- Fixed position regardless of notch orientation indicates POST-alignment contamination source\n- If contamination were pre-existing on wafers, defect position would rotate with notch\n- Consistent 3 o'clock position across all wafers confirms chuck-related origin\n- Recent track maintenance may have introduced particle at specific chuck location\n\n## Corrective Actions\n\n1. Inspect chuck edge at 3 o'clock position under high-magnification microscope\n2. Clean chuck edge with approved IPA wipe procedure focusing on contamination site\n3. Run bare silicon qualification wafer to verify contamination removal\n4. Check maintenance procedure compliance - verify no residue from O-ring or gasket replacement\n5. Validate with particle wafer (PWP) before returning to production\n\n## Prevention Measures\n\n- Add chuck edge visual inspection to post-PM checklist\n- Implement 4-point edge inspection (12, 3, 6, 9 o'clock) after any maintenance\n- Deploy edge-specific defect monitoring with clock position tracking in FDC\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss, localized to edge die only",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defects consistently appearing at notch position (6 o'clock) on 18 wafers. Defect position ROTATES with wafer orientation - always at notch. Small scratches visible under SEM review.\n\nProcess Context: Tool ID HANDLER-BROOKS-03, upstream from LITH-ASML-02. Handler processed 15,000 wafers since last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder mechanism contact damage - worn or contaminated notch alignment sensor causing physical contact\n\n**Evidence**:\n- Defects rotate with wafer orientation = PRE-alignment issue at notch finder\n- Scratches at notch indicate mechanical contact during orientation detection\n- 15,000 wafers since PM suggests wear on notch finder mechanism\n- Brooks handler notch finder uses optical + mechanical pre-alignment that can cause contact if misaligned\n\n## Corrective Actions\n\n1. Stop handler immediately - notch finder causing physical wafer damage\n2. Inspect notch finder sensor assembly for debris, misalignment, or worn components\n3. Verify notch finder gap specification (typically 0.5-1.0mm clearance)\n4. Check notch finder calibration: alignment accuracy spec \u00b10.1\u00b0\n5. Replace notch finder if mechanical wear detected on contact surfaces\n6. Run 10 qualification wafers with post-process edge inspection\n\n## Prevention Measures\n\n- Reduce notch finder PM interval from 15,000 to 10,000 wafer passes\n- Add notch-position defect monitoring to handler SPC\n- Implement wafer count-based predictive maintenance trigger\n\n**Severity**: High - physical wafer damage\n**Yield Impact**: 3.8% yield loss, plus risk of downstream contamination from particles",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist defect at 9 o'clock edge position, appears as incomplete resist coverage. Affects 12 wafers from single lot. Position is fixed on chuck, not rotating with notch.\n\nProcess Context: Tool ID COAT-TEL-08, Recipe EBR_STD_35MM. EBR (Edge Bead Removal) step suspected. No recent maintenance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized EBR nozzle failure - partial clog or misalignment at 9 o'clock position\n\n**Evidence**:\n- Incomplete resist coverage at fixed edge position indicates EBR dispensing issue\n- Fixed position on chuck (not rotating) confirms tool-side origin\n- Single EBR nozzle typically services specific angular range during wafer rotation\n- No recent maintenance means gradual nozzle degradation likely\n\n## Corrective Actions\n\n1. Inspect EBR nozzle assembly - check for partial clog or solvent crystallization\n2. Verify EBR nozzle position specification: \u00b10.3mm from wafer edge\n3. Check EBR solvent flow rate at 9 o'clock position nozzle\n4. Clean or replace affected EBR nozzle\n5. Verify EBR arm positioning motor calibration\n6. Run coat uniformity test wafer with edge bead measurement\n\n## Prevention Measures\n\n- Add EBR nozzle flow verification to daily qual routine\n- Implement nozzle purge sequence between lots\n- Track EBR performance by angular position in FDC\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss - edge die only affected",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Mechanical scratches at 12 o'clock edge position on wafers 5, 10, 15, 20, 25 from lot of 25. Pattern suggests every 5th wafer affected. Scratches are 2-3mm long, radial orientation.\n\nProcess Context: Tool ID HANDLER-YASKAWA-02. Robot arm services 5-wafer cassette positions. Scratches appeared after robot teach point update.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot arm contact at specific cassette slot - teach point error at position 5 causing edge contact\n\n**Evidence**:\n- Every 5th wafer pattern (5, 10, 15, 20, 25) correlates to specific cassette slot position\n- Scratches at fixed 12 o'clock indicate robot arm contact during pick/place\n- Issue appeared after teach point update confirms programming error\n- Radial scratch orientation consistent with robot arm approach angle\n\n## Corrective Actions\n\n1. Immediately halt robot operations on cassette slot 5\n2. Review teach point update - compare current vs previous values for slot 5\n3. Verify robot arm clearance at slot 5 position using laser measurement\n4. Correct teach point: ensure minimum 1mm edge clearance at all approach angles\n5. Re-teach slot 5 with proper clearance verification\n6. Run dummy wafer validation through slot 5 with edge inspection\n\n## Prevention Measures\n\n- Require edge clearance verification after any teach point modification\n- Implement dual-sign-off for robot teach point changes\n- Add per-slot wafer edge inspection to qual routine\n\n**Severity**: High - mechanical damage pattern\n**Yield Impact**: 4.5% yield loss (20% of wafers severely impacted at edge)",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pin marks at three positions (2, 6, 10 o'clock) on wafer edge, consistent triangular pattern. Affects all 25 wafers in lot. Marks appear as small circular impressions 0.5mm diameter.\n\nProcess Context: Tool ID LITH-TEL-05, lift pin assembly. Pins show 8,500 RF-hours. Pattern appeared gradually over last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler lift pin wear causing excessive wafer contact - pins extending beyond specification height\n\n**Evidence**:\n- Triangular pattern at 2, 6, 10 o'clock matches standard 3-pin lift configuration\n- Circular impressions indicate pin tip contact/pressure on wafer backside\n- 8,500 RF-hours approaches typical lift pin replacement interval (10,000 hours)\n- Gradual onset suggests progressive pin wear or contamination buildup\n\n## Corrective Actions\n\n1. Measure lift pin heights - spec per vendor (typically \u00b10.05mm)\n2. Inspect pin tips for wear, contamination, or ceramic chipping\n3. Verify pin retraction depth - pins must fully retract below chuck surface\n4. Replace lift pin assembly if any pin out of spec\n5. Check lift pin actuation pressure - excessive pressure causes over-extension\n6. Run qualification with backside inspection at pin contact points\n\n## Prevention Measures\n\n- Set lift pin replacement PM at 8,000 RF-hours (preventive)\n- Add lift pin height verification to weekly PM checklist\n- Implement lift pin position sensor monitoring in FDC\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss - edge die at three positions affected",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defects at 7 o'clock position ONLY on recipe METAL_HARD_MASK, not on other recipes run on same tool. 15 wafers affected, 3.5% yield loss. Other recipes on same chuck show no edge issues.\n\nProcess Context: Tool ID ETCH-LAM-12. METAL_HARD_MASK recipe uses higher bias power (800W vs 400W standard). Chuck edge ring replaced 2 weeks ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge effect - high bias power causing localized plasma non-uniformity at 7 o'clock position due to edge ring gap or seating issue\n\n**Evidence**:\n- Recipe-specific occurrence rules out general chuck contamination\n- High bias power (800W) amplifies any edge ring gap asymmetry\n- Recent edge ring replacement may have introduced seating issue at 7 o'clock\n- Lower power recipes (400W) don't generate sufficient field to expose the gap\n\n## Corrective Actions\n\n1. Inspect edge ring seating at 7 o'clock position - check for gap or debris\n2. Verify edge ring torque at all clamp positions (spec: 2.5 Nm \u00b10.2)\n3. Check edge ring flatness - spec <0.1mm deviation\n4. Run plasma uniformity test at 800W to map asymmetry\n5. Reseat or replace edge ring if gap detected\n6. Validate with METAL_HARD_MASK recipe qual wafers\n\n## Prevention Measures\n\n- Add plasma uniformity test at max bias power to edge ring replacement PM\n- Implement recipe-specific edge defect tracking in SPC\n- Document edge ring torque values at each clamp position during PM\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on high-power recipes only",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized particles at 4-5 o'clock sector on wafer edge, approximately 30\u00b0 arc affected. Particles are metallic per EDX analysis (Al signature). 22 wafers in lot, first 10 clean, last 12 affected.\n\nProcess Context: Tool ID LITH-ASML-02. Chamber opened for reticle change between wafer 10 and 11. Reticle handler arm operates at 4 o'clock position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle handler arm contamination - Al particles shed from handler mechanism during reticle exchange\n\n**Evidence**:\n- Clear correlation: first 10 wafers clean, contamination started after reticle change\n- Al signature indicates mechanical wear from handler components (Al alloy common in handlers)\n- 4-5 o'clock sector matches reticle handler arm operating position\n- Chamber opening allowed particles to deposit on chuck edge in handler path\n\n## Corrective Actions\n\n1. Inspect reticle handler arm for wear at bearing and guide surfaces\n2. Check handler arm coating integrity - Al substrate exposure indicates coating failure\n3. Clean chamber and chuck surface at 4-5 o'clock sector\n4. Replace worn handler components showing Al exposure\n5. Perform particle qual (PWP) before returning to production\n6. Implement post-reticle-change purge and mini-clean sequence\n\n## Prevention Measures\n\n- Add handler arm visual inspection to reticle change procedure\n- Implement particle monitoring after every reticle exchange\n- Set handler arm coating replacement PM interval based on reticle exchanges (not time)\n\n**Severity**: High - metallic contamination risk\n**Yield Impact**: 4.8% yield loss, plus cross-contamination risk to subsequent lots",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Crescent-shaped defect at wafer edge, 11 o'clock position. Defect appears as resist thinning over ~15mm arc. Consistent on all 25 wafers. Pattern does NOT rotate with notch position.\n\nProcess Context: Tool ID COAT-TEL-03, spin coat with EBR. EBR uses 4-nozzle design. Recent solvent change from supplier A to supplier B.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle flow imbalance due to solvent viscosity difference - new supplier solvent affecting one of four EBR nozzles\n\n**Evidence**:\n- Fixed position (not rotating with notch) confirms tool-side EBR issue\n- Crescent/arc shape consistent with one EBR nozzle coverage zone (90\u00b0 per nozzle \u00f7 4 nozzles)\n- 11 o'clock position corresponds to Nozzle 1 coverage sector\n- Solvent change correlates with defect onset - viscosity difference affects flow rate\n\n## Corrective Actions\n\n1. Measure flow rate from each of 4 EBR nozzles independently\n2. Compare solvent B viscosity to solvent A specification\n3. Adjust EBR pump pressure for Nozzle 1 if flow rate below spec\n4. If solvent viscosity out of spec, revert to qualified supplier or adjust recipe parameters\n5. Verify EBR coverage uniformity with edge bead measurement at 4 quadrants\n6. Run coat qual wafers with full edge inspection\n\n## Prevention Measures\n\n- Require incoming solvent viscosity verification before use\n- Add 4-quadrant EBR uniformity check to solvent qualification\n- Implement flow rate monitoring per nozzle in FDC\n\n**Severity**: Medium\n**Yield Impact**: 3.0% yield loss - resist edge uniformity issue",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Sharp scratch at 8 o'clock edge, single linear defect ~5mm long oriented tangentially. Affects wafers 1, 2, 3 from FOUP-A only. FOUP-B and FOUP-C from same lot are clean.\n\nProcess Context: Tool ID HANDLER-BROOKS-01. Both FOUPs processed through same handler. FOUP-A is 6 months old, FOUP-B and C are new.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A internal damage - worn or damaged wafer support at 8 o'clock causing edge contact\n\n**Evidence**:\n- FOUP-specific issue: only FOUP-A affected, same handler processed all\n- Top slots (1, 2, 3) suggests FOUP lid or upper support damage\n- 6-month old FOUP may have accumulated wear at support features\n- Tangential scratch orientation consistent with wafer rotation during load/unload\n- New FOUPs (B, C) show no issue = not handler-related\n\n## Corrective Actions\n\n1. Immediately quarantine FOUP-A - do not use for production\n2. Inspect FOUP-A internal surfaces at 8 o'clock position, especially slots 1-3\n3. Check wafer support fingers and retaining features for wear or debris\n4. Inspect FOUP door seal and latching mechanism for misalignment\n5. Either repair or retire FOUP-A based on damage assessment\n6. Implement FOUP incoming inspection before re-qualifying\n\n## Prevention Measures\n\n- Set FOUP retirement policy at 6-month or 10,000 wafer cycles (whichever first)\n- Add monthly visual inspection of high-use FOUPs\n- Track FOUP-specific defect signatures in lot genealogy system\n\n**Severity**: High - physical wafer damage\n**Yield Impact**: 5.2% yield loss on FOUP-A wafers",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist splash defects at 1 o'clock edge position. Splash pattern indicates droplet impact. Appears on 8 of 25 wafers, randomly distributed in lot, not sequential.\n\nProcess Context: Tool ID COAT-TEL-08. EBR dispense arm at 1 o'clock. Random occurrence suggests intermittent issue. No recipe changes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent EBR nozzle drip - solvent residue dripping from nozzle during idle, splashing on wafers during subsequent coat\n\n**Evidence**:\n- 1 o'clock position matches EBR nozzle home position\n- Random (non-sequential) occurrence indicates drip accumulates, then releases\n- Splash pattern confirms liquid droplet impact\n- Intermittent nature suggests nozzle check valve or suckback issue\n\n## Corrective Actions\n\n1. Inspect EBR nozzle for residual solvent accumulation at tip\n2. Verify nozzle suckback function - should retract solvent after dispense\n3. Check check valve at nozzle for proper seating\n4. Clean nozzle tip and verify drip-free operation over 10 idle cycles\n5. Adjust suckback distance if insufficient (spec: 2-3mm retraction)\n6. Run coat qual batch with extended idle intervals to verify fix\n\n## Prevention Measures\n\n- Add nozzle drip check to daily startup qualification\n- Implement pre-coat nozzle purge if idle time >5 minutes\n- Monitor suckback valve actuation in maintenance log\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.1% yield loss (8 of 25 wafers with minor edge defects)",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized haze at 6 o'clock edge, covering ~10mm arc. Haze appears as surface roughening under microscope. Affects Recipe A lots only, not Recipe B on same tool. Both recipes use same chuck position.\n\nProcess Context: Tool ID ETCH-LAM-07. Recipe A: higher temp (80\u00b0C chuck), Recipe B: standard temp (60\u00b0C). Defect position fixed on chuck.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal stress-induced surface damage at chuck edge hot spot - localized chuck heater non-uniformity at 80\u00b0C\n\n**Evidence**:\n- Recipe-specific to high-temp process (80\u00b0C) rules out mechanical cause\n- Fixed position on chuck indicates heater zone issue at 6 o'clock\n- Lower temp Recipe B (60\u00b0C) does not generate sufficient thermal stress to cause damage\n- Surface roughening consistent with localized overheating\n\n## Corrective Actions\n\n1. Map chuck temperature uniformity using thermal imaging or TC wafer at 80\u00b0C\n2. Check heater zone resistance at 6 o'clock sector - compare to other zones\n3. Inspect chuck surface at 6 o'clock for degradation or coating damage\n4. Repair or replace affected heater zone if >5\u00b0C deviation from setpoint\n5. Adjust heater zone calibration if software controllable\n6. Run Recipe A qual wafer with post-process edge inspection\n\n## Prevention Measures\n\n- Add thermal uniformity check to quarterly PM for high-temp recipes\n- Implement per-zone heater monitoring in FDC\n- Set temperature deviation alarm threshold at \u00b13\u00b0C per zone\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on Recipe A only",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Isolated defect cluster at 10 o'clock position, ~5mm from edge. Defects appear as embedded particles. Position is CONSISTENT on tool LITH-TEL-05 but NOT on LITH-TEL-06 for same lot split.\n\nProcess Context: Both tools run identical recipe. LITH-TEL-05 has 12,000 wafers since PM, LITH-TEL-06 has 3,000 wafers since PM. Lot was split 50/50 between tools.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool-specific contamination on LITH-TEL-05 - accumulated particle source at 10 o'clock position from extended run without PM\n\n**Evidence**:\n- Same lot split between tools eliminates wafer-level root cause\n- LITH-TEL-05 (12,000 wafers) shows defects, LITH-TEL-06 (3,000 wafers) clean\n- 4x longer operation since PM on affected tool\n- Fixed position indicates stationary contamination source (not rotating component)\n\n## Corrective Actions\n\n1. Perform particle source investigation on LITH-TEL-05 at 10 o'clock position\n2. Inspect chuck edge, lift pins, and proximity pins in that sector\n3. Check exhaust port location - may be accumulating particles at 10 o'clock\n4. Run PWP (particle wafer program) to quantify contamination\n5. Schedule accelerated PM for LITH-TEL-05\n6. Implement chamber clean and qualification\n\n## Prevention Measures\n\n- Reduce PM interval based on wafer count (set limit at 10,000 wafers)\n- Implement position-based particle trending in SPC\n- Compare multi-tool defect signatures to identify tool-specific issues early\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on LITH-TEL-05, 0% on LITH-TEL-06",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge chipping at 2 o'clock position, small half-moon chips visible under optical microscope. Chips are 0.2-0.5mm in size. Affects 5 wafers from lot, all processed through same loadport.\n\nProcess Context: Tool ID LITH-ASML-02, Loadport 1. Loadport 2 processed wafers from same lot show no chipping. Recent FOUP opener maintenance on Loadport 1.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP opener/loadport door mechanism causing edge contact at 2 o'clock during FOUP opening sequence\n\n**Evidence**:\n- Loadport-specific: LP1 affected, LP2 clean with same lot\n- Recent maintenance on LP1 FOUP opener correlates with defect onset\n- 2 o'clock position matches FOUP door opening path\n- Chipping indicates hard mechanical contact during door operation\n\n## Corrective Actions\n\n1. Stop Loadport 1 immediately - physical wafer damage occurring\n2. Review FOUP opener maintenance - check door alignment and clearances\n3. Verify FOUP dock position sensors and alignment pins\n4. Measure door-to-wafer clearance during opening sequence\n5. Adjust door mechanism or realign to achieve minimum 2mm clearance\n6. Run test wafer through LP1 opening sequence with video observation\n\n## Prevention Measures\n\n- Add wafer clearance verification to loadport maintenance procedure\n- Require edge inspection qualification after any loadport maintenance\n- Implement FOUP opener position monitoring sensors\n\n**Severity**: Critical - physical edge damage causing chips\n**Yield Impact**: 6.5% yield loss plus potential for particle generation from chips",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Watermark-like stains at 5 o'clock edge position. Stains appear as circular rings 1-2mm diameter. Only on wafers that went through rinse step. Pattern does not rotate with notch.\n\nProcess Context: Tool ID WET-DNS-03, rinse/dry module. DI water flow recently optimized for water conservation. 5 o'clock position near water drain outlet.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete rinse drying at drain proximity - reduced DI water flow causing localized drying during active drain\n\n**Evidence**:\n- Rinse-step specific confirms wet process origin\n- 5 o'clock position near drain outlet indicates flow dynamics issue\n- Recent flow optimization (reduction) correlates with defect onset\n- Watermarks indicate water evaporated before proper IPA dry or spin dry\n- Fixed position (not rotating) confirms tool geometry cause\n\n## Corrective Actions\n\n1. Restore original DI water flow rate for rinse step\n2. Verify drain timing - ensure drain doesn't start until spin dry begins\n3. Adjust rinse nozzle coverage to ensure 5 o'clock sector fully wetted\n4. Increase spin speed or duration to ensure complete water removal before evaporation\n5. Verify IPA vapor dry coverage if equipped\n6. Run rinse qual with watermark inspection at drain-side edge\n\n## Prevention Measures\n\n- Require edge defect qual before any flow rate process change\n- Add drain-side edge inspection to recipe qualification\n- Monitor DI water flow rate in FDC with minimum threshold\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.5% yield loss - cosmetic to minor yield impact depending on layer",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized scratches at 9 o'clock edge, oriented radially (from edge toward center). 3-4mm long scratches. Appears only on wafers processed after lot changeover. First lot of day affected.\n\nProcess Context: Tool ID HANDLER-BROOKS-03. Handler idle overnight. First lot in morning shows scratches, subsequent lots clean. Cold start condition suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot arm thermal contraction overnight causing slight position shift - cold start misalignment at 9 o'clock approach angle\n\n**Evidence**:\n- First lot of day affected, subsequent lots clean = thermal issue\n- Overnight idle allows robot arm to reach ambient temperature\n- Subsequent lots clean as robot warms and returns to calibrated position\n- Radial scratch orientation matches robot approach vector at 9 o'clock\n\n## Corrective Actions\n\n1. Implement robot warm-up routine before first production lot\n2. Run 3-5 dummy wafers through handler after overnight idle\n3. Verify robot teach points are qualified at both cold and warm states\n4. Consider installing robot arm heater for thermal stability\n5. Adjust teach point at 9 o'clock to account for cold-state position shift\n6. Validate with first-lot-of-day wafer inspection protocol\n\n## Prevention Measures\n\n- Add mandatory warm-up sequence to morning startup procedure\n- Track first-lot defect rate as cold-start quality metric\n- Implement temperature monitoring on robot arm with position compensation\n\n**Severity**: Medium\n**Yield Impact**: 4.0% yield loss on first lot only, 0% on subsequent lots",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Polymer residue at 3 o'clock edge position after etch. Residue appears as brown discoloration on 20mm arc. All wafers in lot affected. Residue confirmed by FTIR as etch polymer.\n\nProcess Context: Tool ID ETCH-LAM-09, polymer-generating etch recipe. Edge purge gas supposedly protects edge. Recent edge purge flow sensor replaced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge purge gas failure at 3 o'clock - replaced flow sensor calibrated incorrectly causing insufficient purge flow at one position\n\n**Evidence**:\n- Polymer residue at edge despite edge purge indicates purge failure\n- 3 o'clock localized issue suggests one of multiple purge zones failed\n- Recent sensor replacement correlates with defect onset\n- All wafers affected confirms persistent (not intermittent) purge issue\n\n## Corrective Actions\n\n1. Verify edge purge flow sensor calibration - compare readings to mass flow reference\n2. Check actual purge flow at 3 o'clock position using flow meter\n3. Recalibrate or replace flow sensor if reading incorrectly\n4. Verify purge gas distribution to all edge zones\n5. Clean affected wafers with appropriate ash/strip recipe\n6. Run etch qual with post-etch edge inspection at all clock positions\n\n## Prevention Measures\n\n- Add per-zone purge flow verification to sensor replacement PM\n- Implement edge purge flow monitoring with per-zone alarms in FDC\n- Require polymer residue inspection as part of edge purge qualification\n\n**Severity**: Medium-High\n**Yield Impact**: 3.8% yield loss, plus potential for residue-related defects in subsequent layers",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Small pits at 12 o'clock edge, appearing as surface voids 50-100\u03bcm diameter. SEM shows pit morphology consistent with bubble collapse. Affects high-temp dep recipes only.\n\nProcess Context: Tool ID DEP-AMAT-04, CVD chamber. High-temp recipe at 450\u00b0C. 12 o'clock position near He backside cooling inlet. Low-temp recipes unaffected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized He backside cooling gas bubble at 12 o'clock - gas leak at cooling inlet creating trapped gas that expands at high temperature\n\n**Evidence**:\n- High-temp specific (450\u00b0C) suggests thermal expansion mechanism\n- 12 o'clock position at He cooling inlet identifies gas supply as source\n- Pit morphology from bubble collapse indicates trapped gas expansion and release\n- Low-temp recipes don't generate sufficient thermal energy to expand trapped gas\n\n## Corrective Actions\n\n1. Inspect He backside cooling inlet at 12 o'clock for seal integrity\n2. Check He supply line for leaks near chuck connection\n3. Verify He flow rate and distribution uniformity\n4. Replace inlet seal if degraded (O-ring or VCR fitting)\n5. Perform He leak check using sniffer at 12 o'clock position\n6. Run high-temp qual with post-dep surface inspection\n\n## Prevention Measures\n\n- Add He inlet seal inspection to PM checklist\n- Implement He flow uniformity monitoring\n- Set He leak rate limit at <1E-9 atm-cc/sec at all inlet positions\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss on high-temp recipes, 0% on low-temp",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defects at 7 o'clock on odd-numbered slots only (1, 3, 5, etc.). Even slots (2, 4, 6, etc.) clean. Defects are small particles embedded in resist.\n\nProcess Context: Tool ID COAT-TEL-06. Cassette uses alternating slot orientation. Odd slots face one direction, even slots face opposite. Spin coater cup at 7 o'clock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin coater cup splash-back onto odd-slot wafers - cup contamination splashes onto wafers facing specific direction during load\n\n**Evidence**:\n- Odd-slot only pattern correlates with wafer orientation in cassette\n- Odd slots face toward spin cup at 7 o'clock during load\n- Particles embedded in resist indicates contamination during or just before coat\n- Even slots face away from cup, protected from splash\n\n## Corrective Actions\n\n1. Inspect spin coater cup for accumulated resist residue\n2. Clean cup thoroughly focusing on 7 o'clock inner surface\n3. Check cup exhaust - blocked exhaust causes splash accumulation\n4. Verify cup drain is clear and functioning\n5. Adjust wafer load position to minimize cup exposure during placement\n6. Run coat qual with alternating slot inspection\n\n## Prevention Measures\n\n- Increase cup cleaning frequency based on wafer count\n- Add cup visual inspection to daily qual\n- Implement cup residue sensor or inspection camera\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.8% yield loss (50% of wafers affected, edge die only)",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Discoloration at 4 o'clock edge extending 15mm inward from edge. Appears as slight color shift in thin film. Affects only wafers that sat in queue >30 minutes before processing.\n\nProcess Context: Tool ID DEP-AMAT-02. Queue time varies due to tool utilization. Short queue (<10 min) wafers are clean. Load lock at 4 o'clock side.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock outgassing contamination at 4 o'clock - wafers facing load lock absorb contaminants during extended queue time\n\n**Evidence**:\n- Queue-time dependent confirms time-based contamination accumulation\n- >30 minute threshold suggests adsorption mechanism requires time\n- 4 o'clock position facing load lock identifies source\n- Short queue wafers clean confirms contamination source is in queue location\n- Color shift indicates thin film surface contamination\n\n## Corrective Actions\n\n1. Inspect load lock for contamination sources (O-ring outgassing, residual deposits)\n2. Implement load lock purge during wafer queue time\n3. Reduce maximum queue time to <20 minutes via scheduling optimization\n4. Add intermediate vacuum pump-down cycle for extended queue wafers\n5. Clean load lock chamber and replace any degraded seals\n6. Qualify with intentional 30-minute queue to verify fix\n\n## Prevention Measures\n\n- Set queue time limit of 20 minutes in tool scheduling system\n- Implement load lock environment monitoring (RGA for contaminants)\n- Track queue time correlation with defect rate in SPC\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on extended queue wafers",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Mechanical damage at 6 o'clock edge, appearing as small chips and cracks. Damage visible on wafers from Lot A but not Lot B, though both processed through same tools sequentially.\n\nProcess Context: Lot A wafers are 0.775mm thick (standard), Lot B wafers are 0.725mm thick (thin). Both lots passed through same handler and process tools.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler gripper or end effector calibrated for thin wafers - standard thickness wafers (Lot A) experience edge contact at 6 o'clock grip position\n\n**Evidence**:\n- Thickness-dependent: standard (0.775mm) damaged, thin (0.725mm) clean\n- Handler likely calibrated for thin wafer spec with insufficient clearance for standard\n- 6 o'clock position indicates gripper or end effector contact point\n- 0.050mm thickness difference at edge can cause contact if clearance marginal\n\n## Corrective Actions\n\n1. Verify handler is configured for correct wafer thickness (should accommodate both)\n2. Check end effector edge clearance specification - must handle \u00b10.05mm thickness variation\n3. Adjust gripper or end effector position for standard thickness wafers\n4. Implement wafer thickness sensing with automatic clearance adjustment\n5. If gripper worn, replace with new unit calibrated for thickness range\n6. Run qualification with both thick and thin wafers through handler\n\n## Prevention Measures\n\n- Implement wafer thickness-based recipe selection for handler\n- Add thickness variation to handler qualification matrix\n- Track handler performance by wafer thickness in SPC\n\n**Severity**: High - mechanical damage\n**Yield Impact**: 5.5% yield loss on standard thickness wafers, 0% on thin",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist edge bead at 8 o'clock position thicker than specification (2.5mm vs 1.5mm spec). Causes subsequent etch non-uniformity. Consistent across all 25 wafers.\n\nProcess Context: Tool ID COAT-TEL-07. 4-nozzle EBR system. Nozzle 3 services 8 o'clock sector. No recent maintenance or recipe changes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR Nozzle 3 partial blockage - reduced solvent flow leaving thicker edge bead at 8 o'clock\n\n**Evidence**:\n- 8 o'clock position corresponds to Nozzle 3 coverage sector in 4-nozzle design\n- Consistent thick bead indicates systematic under-removal at that position\n- No recipe changes rules out process parameter cause\n- Gradual nozzle clog likely from solvent crystallization over time\n\n## Corrective Actions\n\n1. Measure EBR solvent flow rate from Nozzle 3 independently\n2. Compare flow to Nozzles 1, 2, 4 - should be within 5% of each other\n3. Clean or replace Nozzle 3 if flow below specification\n4. Perform ultrasonic cleaning of nozzle assembly\n5. Verify EBR nozzle position: \u00b10.3mm from edge specification\n6. Run edge bead measurement on qual wafer at all 4 quadrants\n\n## Prevention Measures\n\n- Implement per-nozzle flow monitoring in FDC\n- Add nozzle purge sequence between lots to prevent crystallization\n- Set edge bead uniformity specification in SPC (max deviation 0.3mm)\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss from edge non-uniformity",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized etch non-uniformity at 1 o'clock edge, showing 15% etch rate deviation in 20mm arc. Only during first 5 wafers of batch, subsequent wafers normal.\n\nProcess Context: Tool ID ETCH-LAM-04. Chamber idle 4 hours before batch. First-wafer effect suspected. 1 o'clock position near gas inlet manifold.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: First-wafer gas distribution instability at 1 o'clock - gas inlet manifold requires stabilization after extended idle\n\n**Evidence**:\n- First 5 wafers affected, subsequent normal = classic first-wafer effect\n- 4-hour idle allows gas delivery system to reach non-optimal state\n- 1 o'clock near gas inlet means this sector sees freshest (unstabilized) gas flow\n- 15% rate deviation indicates significant gas composition or flow instability\n\n## Corrective Actions\n\n1. Implement chamber conditioning sequence after >2 hour idle\n2. Run 2-3 dummy wafers to stabilize gas distribution before production\n3. Verify gas line purge sequence activates after idle\n4. Check gas manifold for dead volumes that cause composition drift\n5. Consider continuous low-flow purge during idle periods\n6. Validate with first-wafer etch rate measurement at 1 o'clock\n\n## Prevention Measures\n\n- Automate chamber conditioning for idle >2 hours\n- Track first-wafer etch rate deviation as chamber stability metric\n- Implement gas manifold dead volume reduction modifications\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on first 5 wafers, 0% on remainder",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge peeling at 11 o'clock position, film delamination from substrate over 25mm arc. Adhesion test confirms poor adhesion at that position. Center of wafer has good adhesion.\n\nProcess Context: Tool ID DEP-AMAT-06, adhesion layer deposition. 11 o'clock position near wafer clamp. Recent clamp replacement performed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer clamp shadow effect at 11 o'clock - new clamp geometry blocks deposition precursor, resulting in thin adhesion layer\n\n**Evidence**:\n- 11 o'clock at clamp position indicates geometric shadowing\n- Recent clamp replacement correlates with defect onset\n- Poor adhesion at edge with good adhesion at center = edge-specific deposition issue\n- New clamp may have different geometry than original, creating larger shadow\n\n## Corrective Actions\n\n1. Compare new clamp geometry to original clamp specifications\n2. Measure film thickness at 11 o'clock vs other edge positions and center\n3. If new clamp larger/taller, consider reverting to original design\n4. Adjust wafer position or clamp engagement to minimize shadow\n5. Modify recipe to increase deposition time compensating for edge shadowing\n6. Run adhesion test qual with film thickness mapping at all edge positions\n\n## Prevention Measures\n\n- Require geometry verification for any clamp replacement parts\n- Add edge adhesion test to clamp replacement qualification\n- Maintain critical spare parts with identical specifications\n\n**Severity**: High - film integrity issue\n**Yield Impact**: 5.2% yield loss - edge die with delamination risk",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particles at 5 o'clock edge, metallic (Fe) signature per EDX. 10-20 particles per wafer concentrated in 30\u00b0 arc. Particles appeared after tool maintenance involving stainless steel components.\n\nProcess Context: Tool ID ETCH-LAM-11. Stainless steel gas line replaced during PM. 5 o'clock position near new gas line connection. Chamber cleaned post-PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stainless steel installation debris at gas line connection - Fe particles from cutting, welding, or fitting installation contaminating chamber\n\n**Evidence**:\n- Fe metallic particles directly correlate to stainless steel work during PM\n- 5 o'clock near new gas line connection identifies source location\n- Chamber clean post-PM insufficient to remove all installation debris\n- Particles continue releasing from connection during process gas flow\n\n## Corrective Actions\n\n1. Inspect gas line connection at 5 o'clock for visible debris or burrs\n2. Perform additional high-flow purge of new gas line section\n3. If debris continues, disconnect and clean/replace fitting\n4. Electropolish any rough surfaces at connection point\n5. Run extended chamber clean sequence\n6. Validate with PWP (particle wafer program) at 5 o'clock focus\n\n## Prevention Measures\n\n- Require particle count qualification after any stainless steel installation\n- Use electropolished components only for gas delivery systems\n- Add high-flow purge step to gas line installation procedure\n- Clean all fittings ultrasonically before installation\n\n**Severity**: High - metallic contamination\n**Yield Impact**: 6.0% yield loss plus cross-contamination risk",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist thickness variation at 2 o'clock edge, showing 8% thickness deviation from target. Thickness map shows gradual roll-off starting 10mm from edge. All wafers affected uniformly.\n\nProcess Context: Tool ID COAT-TEL-05, spin coating. Chuck vacuum at edge compromised per FDC alarm. 2 o'clock position has edge vacuum groove.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge vacuum leak at 2 o'clock groove - vacuum loss causes slight wafer bow/lift during spin, affecting resist distribution\n\n**Evidence**:\n- FDC alarm confirms edge vacuum compromised\n- 2 o'clock position at edge vacuum groove identifies leak location\n- Wafer bow during spin causes resist flow toward lifted edge = thinning pattern\n- Gradual roll-off from 10mm inward consistent with bow-induced flow\n\n## Corrective Actions\n\n1. Check edge vacuum groove for cracks or debris at 2 o'clock position\n2. Verify vacuum seal integrity using leak detector\n3. Clean vacuum groove if contamination blocking seal\n4. Replace chuck if groove damaged or cracked\n5. Verify vacuum level meets specification (typically >-60 kPa)\n6. Run coat uniformity qual with edge thickness focus\n\n## Prevention Measures\n\n- Add edge vacuum monitoring to real-time FDC with lot stop\n- Implement chuck vacuum leak check in daily qualification\n- Track edge vacuum trend to predict seal degradation\n\n**Severity**: Medium\n**Yield Impact**: 3.0% yield loss from resist thickness non-uniformity",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches at 10 o'clock edge, oriented circumferentially. Scratches 5-10mm long following edge curvature. Only on product wafers, not on carrier/conditioner wafers.\n\nProcess Context: Tool ID CMP-AMAT-03. 10 o'clock near retaining ring sector. Product wafers are full surface polish, carriers are bare silicon.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear at 10 o'clock - worn ring sector allows wafer edge contact with pad, causing scratches\n\n**Evidence**:\n- Product wafers scratched, carriers clean = pattern/film sensitive issue\n- Circumferential scratch orientation matches rotational motion at edge\n- 10 o'clock near retaining ring sector identifies worn location\n- Pattern film has different mechanical properties than bare silicon\n- Worn ring section provides insufficient edge protection during polish\n\n## Corrective Actions\n\n1. Inspect retaining ring for wear at 10 o'clock sector\n2. Measure ring height uniformity - should be within 0.1mm around circumference\n3. Replace retaining ring if wear exceeds specification\n4. Check wafer-to-ring clearance with product wafer (may differ from carrier)\n5. Verify down force uniformity - excessive pressure at 10 o'clock?\n6. Run product wafer qual with post-CMP edge inspection\n\n## Prevention Measures\n\n- Track retaining ring wear by wafer position (clock position trending)\n- Set ring replacement interval based on product wafer count\n- Qualify ring with product wafers, not just carriers\n\n**Severity**: Medium-High\n**Yield Impact**: 4.5% yield loss - scratches may cause yield loss in subsequent layers",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pattern distortion at 9 o'clock edge, showing 15nm overlay shift. Shift is consistent at 9 o'clock across all wafers. Other edge positions show normal overlay.\n\nProcess Context: Tool ID LITH-ASML-02. Wafer stage uses 4-point leveling. Level sensor at 9 o'clock reading erratically per FDC log.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Level sensor malfunction at 9 o'clock - erratic readings causing local stage height error, resulting in overlay shift\n\n**Evidence**:\n- FDC confirms erratic level sensor readings at 9 o'clock position\n- 15nm overlay shift at that position corresponds to stage height error\n- Other edge positions normal confirms isolated sensor issue\n- 4-point leveling means each sensor controls quadrant height\n\n## Corrective Actions\n\n1. Calibrate level sensor at 9 o'clock position\n2. Check sensor for contamination on optical path\n3. Clean sensor window using approved procedure\n4. If readings remain erratic, replace sensor unit\n5. Run leveling diagnostic to verify all 4 sensors reading consistently\n6. Validate with overlay qual at all edge positions\n\n## Prevention Measures\n\n- Add level sensor stability monitoring to FDC with immediate alarm\n- Implement daily sensor calibration verification\n- Track per-sensor reading variance as predictive maintenance indicator\n\n**Severity**: High - overlay specification impact\n**Yield Impact**: 4.8% yield loss at 9 o'clock edge die",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized oxidation at 7 o'clock edge, showing different color than rest of wafer. Ellipsometry confirms 2nm thicker oxide at that position. Only wafers with queue time >1 hour affected.\n\nProcess Context: Tool ID FURN-TEL-01, furnace processing. Wafers queue in clean room at 7 o'clock facing HEPA filter outlet. High humidity week due to weather.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized moisture absorption at 7 o'clock - wafers facing HEPA outlet in humid conditions absorb moisture during extended queue\n\n**Evidence**:\n- Queue time dependent (>1 hour) confirms time-based absorption\n- 7 o'clock facing HEPA outlet = direct airflow exposure at that position\n- High humidity week provides moisture source\n- 2nm additional oxide consistent with moisture-enhanced oxidation during furnace process\n\n## Corrective Actions\n\n1. Reduce maximum queue time to <45 minutes during high humidity periods\n2. Reorient wafer storage to avoid direct HEPA airflow\n3. Implement nitrogen purge cabinet for queue wafers\n4. Add humidity monitoring with queue time adjustment based on RH%\n5. Consider pre-bake step to drive off absorbed moisture before furnace\n6. Validate with controlled queue time test at various humidity levels\n\n## Prevention Measures\n\n- Install humidity-controlled wafer storage for pre-furnace queue\n- Link clean room humidity to queue time limits in scheduling system\n- Track humidity-correlated defects in SPC\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.2% yield loss - oxide thickness variation affects device parameters",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge pitting at 12 o'clock position after wet etch. Pits are 20-50\u03bcm diameter, ~10 pits in 20mm arc. Pattern consistent across all wafers. Pits only in specific film stack areas.\n\nProcess Context: Tool ID WET-DNS-05, HF-based etch. 12 o'clock position near megasonic transducer. Megasonic power recently increased for better uniformity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Megasonic cavitation damage at 12 o'clock - increased power creates localized cavitation causing pitting in sensitive film stack\n\n**Evidence**:\n- 12 o'clock at megasonic transducer identifies energy source\n- Recent power increase correlates with defect onset\n- Film-stack specific confirms material sensitivity to cavitation\n- Pit morphology (round, 20-50\u03bcm) consistent with cavitation bubble collapse damage\n\n## Corrective Actions\n\n1. Reduce megasonic power to previous setting\n2. If uniformity suffers, optimize transducer angle instead of power\n3. Adjust wafer position to move sensitive edge away from peak energy zone\n4. Consider frequency change if available (higher frequency = smaller, less damaging bubbles)\n5. Qualify power level change on test wafers with sensitive film stack\n6. Run etch qual with edge pit inspection\n\n## Prevention Measures\n\n- Require film-stack specific qualification for any megasonic parameter change\n- Document power limits for each film type in recipe database\n- Add edge pit monitoring to wet etch SPC\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss - pitting causes defectivity in subsequent layers",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist striations at 4 o'clock edge, appearing as radial streaks in resist film. Streaks extend 15mm from edge toward center. Visible on 30% of wafers, random distribution.\n\nProcess Context: Tool ID COAT-TEL-04. 4 o'clock near solvent dispense nozzle. Intermittent occurrence suggests transient condition.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent solvent pre-wet drip at 4 o'clock - nozzle drips before proper dispense, creating resist flow streaks during spin\n\n**Evidence**:\n- 4 o'clock at solvent nozzle identifies source\n- 30% random distribution indicates intermittent drip accumulation/release\n- Radial streaks from edge toward center = solvent drying pattern during spin\n- Streaks create resist thickness variation as resist flows over dried solvent path\n\n## Corrective Actions\n\n1. Inspect solvent nozzle for residual drip between dispenses\n2. Check nozzle suckback function - should retract solvent after pre-wet\n3. Verify check valve operation at nozzle\n4. Clean or replace nozzle assembly\n5. Adjust suckback distance to prevent drip (spec: 2-3mm retraction)\n6. Run coat qual with multiple idle cycles to test for drip\n\n## Prevention Measures\n\n- Add drip detection to nozzle qualification\n- Implement nozzle purge before each wafer if intermittent drip detected\n- Track striation defects correlated with idle time before coat\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.5% yield loss on affected wafers",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge exclusion ring visible at 6 o'clock, but ring width 4.0mm instead of 3.0mm specification. Film deposition extended too far toward edge. Consistent across all wafers.\n\nProcess Context: Tool ID DEP-AMAT-05, PVD deposition. Edge exclusion mask at 6 o'clock shows wear. Mask last replaced 8 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exclusion mask wear at 6 o'clock - mask erosion allows deposition to extend further toward edge than specification\n\n**Evidence**:\n- Mask at 6 o'clock shows visible wear\n- 4.0mm vs 3.0mm exclusion indicates 1mm mask erosion\n- 8 months since mask replacement - exceeds typical mask life\n- Consistent across wafers confirms mask geometry issue (not process drift)\n\n## Corrective Actions\n\n1. Measure mask edge position at 6 o'clock - verify erosion amount\n2. Compare to new mask specification\n3. Replace edge exclusion mask with new unit\n4. Verify new mask provides 3.0mm exclusion uniformly\n5. Check other mask positions for wear (may have similar erosion elsewhere)\n6. Run deposition qual with edge exclusion measurement at all positions\n\n## Prevention Measures\n\n- Set mask replacement interval at 6 months or 50,000 wafers\n- Add edge exclusion measurement to monthly qualification\n- Track mask wear rate to optimize replacement interval\n\n**Severity**: Low\n**Yield Impact**: 1.5% - primarily affects edge die placement and metrology alignment",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist lifting at 3 o'clock edge during develop. Resist delaminates from substrate in 10mm arc. Only on wafers with extended post-exposure delay (>4 hours).\n\nProcess Context: Tool ID LITH-TEL-02, develop module. 3 o'clock near developer puddle edge. Long delay wafers stored in FOUP at 45% RH.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-exposure delay + moisture absorption at 3 o'clock - extended storage allows moisture ingress at exposed resist edge, weakening adhesion\n\n**Evidence**:\n- >4 hour delay dependency confirms time-based degradation\n- 3 o'clock at developer puddle edge = most aggressive chemistry contact point\n- 45% RH storage provides moisture source\n- Exposed resist is more susceptible to moisture absorption than unexposed\n- Developer attacks moisture-weakened resist/substrate interface\n\n## Corrective Actions\n\n1. Reduce post-exposure delay (PED) limit to <3 hours for this resist\n2. Implement nitrogen storage for wafers with unavoidable PED\n3. Add HMDS re-vapor treatment before develop if PED >2 hours\n4. Optimize developer concentration at edge - may need adjustment for long PED wafers\n5. Qualify resist adhesion at various PED times\n6. Run develop qual with intentional 4-hour PED to verify fix\n\n## Prevention Measures\n\n- Set PED limit in scheduling system with escalation for exceedance\n- Implement low-humidity storage for any wafers with expected PED >2 hours\n- Track PED time and correlate with edge defect rate\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss on long PED wafers",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches at 8 o'clock edge during implant. Linear scratches parallel to wafer edge, 3-5mm long. Appears on wafers from specific implant angles only (7\u00b0 tilt).\n\nProcess Context: Tool ID IMP-AMAT-02. 8 o'clock position contacts wafer clamp during 7\u00b0 tilt. Other tilt angles (0\u00b0, 15\u00b0) show no scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer clamp contact at 7\u00b0 tilt angle - clamp clearance insufficient at 8 o'clock for this specific tilt position\n\n**Evidence**:\n- Angle-specific occurrence (7\u00b0 only) indicates geometric interference\n- 8 o'clock clamp contact point at that tilt angle\n- Other tilt angles (0\u00b0, 15\u00b0) have different wafer-to-clamp geometry - no contact\n- Parallel scratches indicate sliding contact during tilt motion\n\n## Corrective Actions\n\n1. Verify clamp clearance at 7\u00b0 tilt position - should be minimum 1mm\n2. Check wafer seating position - may be shifted causing edge contact\n3. Adjust clamp position or wafer centering for 7\u00b0 tilt recipes\n4. If clamp worn, replace with new unit\n5. Modify 7\u00b0 tilt approach to minimize edge proximity to clamp\n6. Run implant qual at 7\u00b0 with post-process edge inspection\n\n## Prevention Measures\n\n- Add clamp clearance verification for each new tilt angle recipe\n- Implement per-angle qualification matrix for edge clearance\n- Track angle-specific scratch rate in SPC\n\n**Severity**: Medium-High\n**Yield Impact**: 4.0% yield loss at 7\u00b0 tilt, 0% at other angles",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Etch residue at 1 o'clock edge forming crescent pattern. Residue confirmed as incompletely etched material. Affects only the 1 o'clock sector in 25\u00b0 arc. All wafers in lot affected.\n\nProcess Context: Tool ID ETCH-LAM-06. Gas distribution showerhead has 8 zones. Zone 1 at 1 o'clock showing 5% lower flow than specification.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead Zone 1 flow restriction at 1 o'clock - reduced gas flow causes under-etch in that sector\n\n**Evidence**:\n- Zone 1 at 1 o'clock with 5% lower flow directly correlates to residue location\n- 25\u00b0 arc matches Zone 1 coverage area (360\u00b0/8 zones \u2248 45\u00b0 per zone)\n- Reduced flow means lower etchant species concentration at that position\n- All wafers affected confirms systematic (not intermittent) restriction\n\n## Corrective Actions\n\n1. Inspect Zone 1 gas distribution holes for partial blockage\n2. Clean showerhead with approved procedure focusing on Zone 1\n3. Verify flow controller for Zone 1 is functioning correctly\n4. Recalibrate Zone 1 flow to match other zones (within 2%)\n5. If holes blocked, consider showerhead replacement\n6. Run etch qual with 8-zone uniformity measurement\n\n## Prevention Measures\n\n- Implement per-zone flow monitoring with deviation alarm\n- Add zone uniformity check to chamber qualification\n- Track zone-by-zone flow trends to predict blockage\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss at 1 o'clock sector",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Color variation at 11 o'clock edge indicating thickness non-uniformity. Film 3% thicker than center at that position. Only on wafers processed at 3:00 AM - 6:00 AM time window.\n\nProcess Context: Tool ID DEP-AMAT-03, CVD. 11 o'clock near facility cooling water supply. Facility cooling water temperature fluctuates during early morning hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cooling water temperature fluctuation affecting chuck temperature at 11 o'clock - early morning temperature variations cause deposition rate change\n\n**Evidence**:\n- Time-window specific (3:00-6:00 AM) indicates facility-related variation\n- 11 o'clock near cooling water supply = most sensitive to temperature change\n- Cooling water likely coldest during low-demand early morning hours\n- Lower chuck temp at that position = different deposition rate = thickness variation\n\n## Corrective Actions\n\n1. Install local cooling water temperature monitoring at tool\n2. Verify cooling water inlet temperature during 3:00-6:00 AM\n3. Install temperature stabilizer/recirculator at tool if facility supply varies\n4. Adjust chuck temperature setpoint compensation for cooling water variation\n5. Work with facilities to stabilize cooling water temperature\n6. Run deposition qual during early morning to verify fix\n\n## Prevention Measures\n\n- Implement cooling water temperature monitoring with alarm\n- Link wafer processing to cooling water stability check\n- Track time-of-day correlation with film uniformity in SPC\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.0% yield loss during early morning shift only",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pattern collapse at 5 o'clock edge after etch. High aspect ratio features (~10:1) collapsing in 15mm arc. Center features intact. Only on Recipe HR (high aspect ratio), not on standard recipes.\n\nProcess Context: Tool ID ETCH-LAM-08. 5 o'clock position near chamber exhaust port. Recipe HR uses minimal over-etch to protect features.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized over-etch at 5 o'clock near exhaust port - higher etch rate at exhaust creates longer effective etch time, collapsing high AR features\n\n**Evidence**:\n- Recipe-specific (HR only) - standard recipes with more margin unaffected\n- 5 o'clock at exhaust port = higher reactive species concentration (exhaust pulls gas)\n- High AR features (10:1) sensitive to small over-etch variation\n- Pattern collapse from lateral etch attacking feature base\n\n## Corrective Actions\n\n1. Map etch rate uniformity with focus on exhaust port proximity\n2. Adjust exhaust flow to reduce local over-etch at 5 o'clock\n3. Reduce overall etch time for Recipe HR to compensate for 5 o'clock over-etch\n4. Consider edge-specific endpoint detection\n5. Modify gas flow distribution to reduce exhaust-side rate enhancement\n6. Run Recipe HR qual with pattern collapse inspection at all edge positions\n\n## Prevention Measures\n\n- Add edge-specific etch rate monitoring for high AR recipes\n- Document exhaust-induced non-uniformity for recipe development\n- Implement pattern collapse inspection as qual criterion for high AR recipes\n\n**Severity**: High - structural failure of features\n**Yield Impact**: 5.5% yield loss on Recipe HR at 5 o'clock edge",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Micro-cracks at 2 o'clock edge visible under bright field microscopy. Cracks 50-200\u03bcm long, oriented radially. Only on wafers with thicker metal layers (>1\u03bcm Cu). Standard metal (<0.5\u03bcm) unaffected.\n\nProcess Context: Tool ID DEP-AMAT-07, Cu electroplating. 2 o'clock edge near current thief. Thicker deposits create higher stress.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Film stress-induced cracking at 2 o'clock - thicker Cu generates high tensile stress at edge, exceeding substrate fracture strength\n\n**Evidence**:\n- Thickness-dependent (>1\u03bcm affected, <0.5\u03bcm clean) confirms stress accumulation\n- 2 o'clock at current thief = local plating rate variation creating stress concentration\n- Cu film stress increases with thickness; at >1\u03bcm reaches critical cracking threshold\n- Radial crack orientation follows stress relief path at edge\n\n## Corrective Actions\n\n1. Optimize current distribution at 2 o'clock using current thief adjustment\n2. Consider multi-step deposition with stress-relief anneals for thick films\n3. Adjust edge exclusion to avoid plating at crack-prone position\n4. Modify plating chemistry (additives) to reduce film stress\n5. Verify Cu seed layer quality at edge - poor seed increases stress\n6. Run thick Cu qual with edge stress/crack inspection\n\n## Prevention Measures\n\n- Set film stress specification limit for each thickness range\n- Implement stress monitoring (wafer bow) for thick metal recipes\n- Track crack occurrence by thickness in SPC\n\n**Severity**: High - crack propagation risk\n**Yield Impact**: 6.0% yield loss on thick metal layers",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Misaligned edge exposure at 6 o'clock, resist edge pattern off by 0.2mm from target. Misalignment consistent across all wafers. Notch alignment verified correct.\n\nProcess Context: Tool ID LITH-ASML-02, edge exposure. Edge exposure uses separate alignment from main exposure. 6 o'clock at edge exposure start position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exposure start position drift at 6 o'clock - edge exposure motor or encoder not matching main aligner coordinates\n\n**Evidence**:\n- Notch alignment correct but edge exposure wrong = separate alignment system drift\n- 6 o'clock at edge exposure start indicates initialization position error\n- 0.2mm offset consistent across wafers = systematic calibration drift\n- Edge exposure uses different actuator than main stage\n\n## Corrective Actions\n\n1. Calibrate edge exposure start position to main stage coordinates\n2. Verify edge exposure encoder reading against reference\n3. Check edge exposure motor for mechanical play or wear\n4. Recalibrate 6 o'clock start position to match edge target\n5. Verify edge exposure path follows wafer edge geometry correctly\n6. Run edge exposure qual with edge position measurement at all angles\n\n## Prevention Measures\n\n- Add edge exposure position verification to daily qualification\n- Implement edge exposure calibration in weekly PM\n- Track edge exposure position drift as predictive maintenance metric\n\n**Severity**: Medium\n**Yield Impact**: 3.0% yield loss - edge die affected by misaligned exposure",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Chemical staining at 9 o'clock edge after wet clean. Stain appears as brown discoloration. Only on last 5 wafers of each batch (wafers 21-25). First 20 wafers clean.\n\nProcess Context: Tool ID WET-DNS-04. Batch process with 25-wafer boat. 9 o'clock position at end of boat. Chemical bath depletes during batch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical depletion affecting boat end position at 9 o'clock - last wafers processed with partially depleted chemistry causing incomplete clean\n\n**Evidence**:\n- Last 5 wafers (21-25) affected = batch-end depletion pattern\n- 9 o'clock at end of boat = chemistry reaches this position last\n- Brown staining indicates incomplete removal of organic or metal contamination\n- First 20 wafers with fresh chemistry clean properly\n\n## Corrective Actions\n\n1. Increase chemical replenishment rate during batch processing\n2. Reduce batch size from 25 to 20 wafers if chemistry cannot support full batch\n3. Consider mid-batch chemical refresh for large batches\n4. Verify chemical concentration monitoring and refresh triggers\n5. Add circulation to improve chemical uniformity across boat\n6. Run batch qual with stain inspection at boat-end positions\n\n## Prevention Measures\n\n- Implement real-time chemical concentration monitoring\n- Set batch size limit based on chemical capacity verification\n- Track batch-position defect rate to optimize batch size\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss on last 5 wafers per batch (20% of batch)",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized dewetting at 10 o'clock edge during spin coat. Resist pulls back from edge leaving 2mm uncoated arc. Intermittent - affects 1 in 5 wafers randomly.\n\nProcess Context: Tool ID COAT-TEL-03. 10 o'clock at EBR backrinse nozzle. Pre-wet dispense operates before resist coat.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-wet solvent residue at 10 o'clock - backrinse nozzle drip creates surface contamination causing intermittent resist dewetting\n\n**Evidence**:\n- 10 o'clock at backrinse nozzle identifies solvent source\n- Intermittent (1 in 5) suggests sporadic drip accumulation and release\n- Dewetting indicates surface energy incompatibility from solvent residue\n- Resist won't adhere to solvent-contaminated surface\n\n## Corrective Actions\n\n1. Inspect backrinse nozzle for residual solvent accumulation\n2. Verify nozzle suckback function - should prevent drip between wafers\n3. Check check valve at nozzle for proper seating\n4. Clean or replace nozzle assembly\n5. Add nozzle purge/wipe sequence if drip persists\n6. Run coat qual with extended idle between wafers to test drip prevention\n\n## Prevention Measures\n\n- Add nozzle drip check to daily qualification routine\n- Implement periodic nozzle purge during idle time\n- Track dewetting defects correlated with idle time\n\n**Severity**: Medium\n**Yield Impact**: 2.5% yield loss on affected wafers (1 in 5 = 20% occurrence \u00d7 12.5% edge impact)",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern at 12 o'clock edge exactly 3mm from edge. Pattern appears as etch rate discontinuity creating step. Affects all wafers. Step height 5nm.\n\nProcess Context: Tool ID ETCH-LAM-05. Edge exclusion ring sits at 3mm from edge at 12 o'clock. Ring recently replaced with different material supplier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exclusion ring material change affecting etch chemistry at 12 o'clock - new ring material has different surface properties altering local plasma chemistry\n\n**Evidence**:\n- Defect at exactly 3mm matches exclusion ring position\n- Recent ring replacement with different supplier correlates with defect\n- Step height (5nm) indicates etch rate transition at ring boundary\n- Different ring material = different secondary emission or outgassing affecting plasma\n\n## Corrective Actions\n\n1. Compare new ring material specification to original (surface finish, composition)\n2. If material differs, return to original qualified supplier\n3. Verify ring dimensions match specification (3mm position)\n4. Run plasma characterization with new vs old ring material\n5. If new supplier required, re-qualify process with recipe adjustment\n6. Run etch qual with edge step height measurement\n\n## Prevention Measures\n\n- Lock exclusion ring supplier as qualified component\n- Require process re-qualification for any ring material change\n- Document ring material specification in PM procedure\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss - edge die affected by etch step",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Embedded particles at 4 o'clock edge in dielectric layer. Particles are ceramic (Al2O3) per EDX. Appear only on wafers run after overnight idle. 5-10 particles per wafer.\n\nProcess Context: Tool ID DEP-AMAT-04, PECVD. 4 o'clock at ceramic plasma confinement ring. Chamber idles overnight in standby mode.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ceramic confinement ring particle shedding after overnight thermal cycling - ring at 4 o'clock sheds Al2O3 particles during first plasma ignition after idle\n\n**Evidence**:\n- Al2O3 particles match ceramic ring composition\n- 4 o'clock at confinement ring location\n- Overnight idle pattern - particles only after extended chamber cooling\n- Thermal stress from cold-start plasma ignition causes particle release\n\n## Corrective Actions\n\n1. Inspect ceramic confinement ring at 4 o'clock for degradation or spalling\n2. Implement chamber warm-up sequence before first production wafer\n3. Run 2-3 dummy wafers to collect shed particles before product\n4. Replace ring if showing surface degradation\n5. Consider gradual plasma power ramp to reduce thermal shock\n6. Run post-idle qual with particle inspection at 4 o'clock\n\n## Prevention Measures\n\n- Automate chamber warm-up after idle >4 hours\n- Track first-wafer-of-day particle count at ring position\n- Set ceramic ring replacement interval based on RF-hours and thermal cycles\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on first wafers after overnight idle",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Focus error at 7 o'clock edge causing CD variation. CD 8% wider than target in 20mm arc. Only occurs during high-throughput mode (60 WPH), normal at standard mode (45 WPH).\n\nProcess Context: Tool ID LITH-ASML-02. High-throughput mode uses accelerated stage motion. 7 o'clock at stage turnaround point for scanning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage settling time insufficient at 7 o'clock turnaround in high-throughput mode - accelerated motion causes residual vibration affecting focus at scan edge\n\n**Evidence**:\n- Throughput-dependent: 60 WPH affected, 45 WPH clean\n- 7 o'clock at stage turnaround = maximum acceleration/deceleration point\n- CD widening indicates focus offset (defocus causes aerial image blur)\n- High-speed mode reduces settling time at turnaround\n\n## Corrective Actions\n\n1. Increase stage settling time at scan turnaround for high-throughput mode\n2. Verify stage servo tuning for high-acceleration profiles\n3. Check stage air bearing for stability at high speed\n4. Optimize acceleration profile to reduce turnaround vibration\n5. If settling time cannot be increased, reduce WPH target\n6. Run focus-exposure matrix at high throughput to verify focus stability\n\n## Prevention Measures\n\n- Qualify high-throughput mode with edge CD verification\n- Implement stage vibration monitoring during high-speed operation\n- Set throughput limit based on edge focus performance\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on 7 o'clock edge at high throughput, 0% at standard",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Photoresist residue at 8 o'clock edge after strip. Residue remains in 15mm arc despite full strip recipe. Other edge positions clean. Strip time was standard 60 seconds.\n\nProcess Context: Tool ID ASH-LAM-02, plasma ash. 8 o'clock position near chamber wall shadow zone. Chamber wall has coating buildup from previous lots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber wall shadowing at 8 o'clock - coating buildup on wall reduces local plasma density, causing under-strip\n\n**Evidence**:\n- 8 o'clock near chamber wall = geometric shadowing zone\n- Coating buildup on wall creates additional shadowing and potentially consumes reactive species\n- Other edge positions clean confirms localized issue at 8 o'clock\n- Standard strip time insufficient to compensate for shadowing effect\n\n## Corrective Actions\n\n1. Perform chamber clean to remove wall coating buildup\n2. Inspect chamber wall at 8 o'clock for excessive buildup\n3. Run plasma uniformity test to map shadow zones\n4. Consider wafer rotation during ash to improve uniformity\n5. If wall geometry causes inherent shadow, adjust wafer position\n6. Extend strip time or increase power for edge-critical processes\n\n## Prevention Measures\n\n- Increase chamber clean frequency based on wafer count\n- Add edge strip completion to qualification criteria\n- Monitor wall coating thickness with periodic inspection\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss - residue may cause issues in subsequent layers",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Corrosion spots at 3 o'clock edge appearing 24-48 hours after processing. Spots are Cu oxidation confirmed by green discoloration. Only on wafers stored in cleanroom A, not cleanroom B.\n\nProcess Context: Post-Cu CMP wafers. Cleanroom A has higher humidity (48% vs 42%) and AMC (airborne molecular contamination) levels. 3 o'clock edge faces air supply in storage rack.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-CMP Cu corrosion from AMC + humidity at 3 o'clock - wafers facing air supply in cleanroom A absorb corrosive contaminants\n\n**Evidence**:\n- Cleanroom-specific (A affected, B clean) confirms environment cause\n- 24-48 hour delay indicates time-dependent corrosion mechanism\n- Higher humidity + AMC in cleanroom A accelerates Cu oxidation\n- 3 o'clock facing air supply = maximum exposure to airborne contaminants\n- Post-CMP Cu surface is freshly exposed and highly reactive\n\n## Corrective Actions\n\n1. Move post-Cu CMP storage to cleanroom B immediately\n2. Implement nitrogen-purged storage for post-Cu CMP wafers\n3. Reduce cleanroom A humidity to match B (<45% RH)\n4. Investigate and reduce AMC sources in cleanroom A\n5. Apply corrosion inhibitor to Cu surface post-CMP if storage required\n6. Reduce queue time between CMP and subsequent protective deposition\n\n## Prevention Measures\n\n- Set maximum queue time for post-Cu CMP wafers (target <24 hours)\n- Monitor AMC levels with real-time sensors in both cleanrooms\n- Implement Cu-specific storage protocol with environmental controls\n\n**Severity**: High - Cu corrosion affects device performance\n**Yield Impact**: 5.0% yield loss for cleanroom A storage",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Via voiding at 1 o'clock edge after metal fill. Voids visible in 20% of vias within 10mm arc. Voids are at bottom of via. Center and other edge positions show good fill.\n\nProcess Context: Tool ID DEP-AMAT-08, PVD + CVD metal fill. 1 o'clock at precursor gas injection point. Deposition temperature 300\u00b0C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform precursor distribution at 1 o'clock - gas injection point creates localized oversaturation affecting via fill nucleation\n\n**Evidence**:\n- 1 o'clock at gas injection = highest precursor concentration\n- Bottom-of-via voids indicate nucleation failure at via bottom\n- Oversaturation can cause precursor self-reaction before reaching via bottom\n- Other positions with normal precursor levels show good fill\n\n## Corrective Actions\n\n1. Adjust gas injection uniformity - reduce flow or spread injection points\n2. Verify showerhead distribution at 1 o'clock sector\n3. Optimize precursor pulse timing for better via bottom coverage\n4. Consider lower deposition rate at 1 o'clock (reduced gas flow)\n5. Add RF bias to improve via bottom coverage uniformity\n6. Run metal fill qual with via voiding inspection at all positions\n\n## Prevention Measures\n\n- Implement precursor distribution uniformity monitoring\n- Add via fill inspection at gas injection vicinity to qualification\n- Optimize injection geometry for uniform coverage\n\n**Severity**: High - via voids cause interconnect failure\n**Yield Impact**: 5.5% yield loss at 1 o'clock edge",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Laser mark damage at 6 o'clock edge - existing laser marks showing degradation and flaking. Damage visible as material loss around mark letters. Only on wafers through WET-DNS-03.\n\nProcess Context: Multiple wet tools in process flow. WET-DNS-03 uses HF-based clean. 6 o'clock at wafer position during HF exposure. Laser marks at standard 6 o'clock position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HF attack on laser mark at 6 o'clock - laser-marked region has different material properties susceptible to HF undercut\n\n**Evidence**:\n- Tool-specific (WET-DNS-03 only) confirms HF chemistry issue\n- 6 o'clock laser mark position faces HF solution directly during process\n- Laser marking creates local damage/amorphization that HF attacks preferentially\n- Other wet tools using non-HF chemistry don't show this damage\n\n## Corrective Actions\n\n1. Reposition wafer in WET-DNS-03 to orient laser marks away from direct HF exposure\n2. Reduce HF concentration or exposure time if process allows\n3. Apply protective coating over laser marks before HF steps\n4. Consider alternative wet tool with less aggressive chemistry\n5. Evaluate laser mark recipe to create more HF-resistant marks\n6. Qualify HF-resistant laser mark parameters\n\n## Prevention Measures\n\n- Document wafer orientation relative to chemistry for each wet tool\n- Include laser mark integrity in wet process qualification\n- Track laser mark degradation as wet process health indicator\n\n**Severity**: Low-Medium - primarily affects traceability\n**Yield Impact**: 0.5% yield loss (mark degradation rarely affects die), but traceability impact",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Unintended ion implant at 5 o'clock edge showing doping concentration 20% higher than target. Affects 8mm arc at edge. Only on high-dose implants (>5E15 ions/cm\u00b2).\n\nProcess Context: Tool ID IMP-AMAT-03. 5 o'clock at beam scan edge where ion beam reverses direction. High-dose implants require slower scan speed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam dwell time excess at 5 o'clock scan reversal - slower scan speed for high-dose causes excessive dwell at beam turnaround\n\n**Evidence**:\n- Dose-dependent (>5E15 only) correlates with slow scan speed recipes\n- 5 o'clock at scan edge = beam reversal point\n- 20% higher dose = extra dwell time during turnaround\n- Normal dose implants have faster scan that minimizes turnaround dwell\n\n## Corrective Actions\n\n1. Optimize beam scan profile at turnaround for high-dose recipes\n2. Reduce dwell time at scan edges through acceleration optimization\n3. Consider multi-pass implant to reduce per-pass dose and enable faster scan\n4. Apply dose compensation at scan edges\n5. Verify scan uniformity calibration for slow-scan recipes\n6. Run high-dose implant qual with edge dose uniformity measurement\n\n## Prevention Measures\n\n- Add edge dose uniformity specification for high-dose recipes\n- Implement scan turnaround optimization for each dose range\n- Track edge/center dose ratio as implant health metric\n\n**Severity**: Medium - device parameter variation\n**Yield Impact**: 3.2% yield loss on high-dose implants at 5 o'clock edge",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Double exposure at 11 o'clock edge showing resist pattern overlay/ghosting. Second exposure offset 0.3mm from first. Affects random wafers (approximately 10%).\n\nProcess Context: Tool ID LITH-TEL-03, coater/developer track linked to LITH-ASML-02 scanner. 11 o'clock near wafer handoff position. Intermittent wafer slip reported during handoff.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer slip during handoff at 11 o'clock causing position shift between passes - intermittent grip failure during track-to-scanner transfer\n\n**Evidence**:\n- 10% random occurrence matches intermittent mechanical issue pattern\n- 11 o'clock at handoff position identifies slip location\n- 0.3mm offset indicates wafer moved slightly before second exposure/process step\n- \"Intermittent wafer slip reported\" confirms known mechanical issue\n\n## Corrective Actions\n\n1. Inspect handoff robot gripper at 11 o'clock contact point\n2. Check gripper vacuum level - may be marginal causing intermittent slip\n3. Clean gripper pads and verify surface condition\n4. Adjust handoff speed to reduce slip risk\n5. Verify wafer centering at handoff receiver position\n6. Replace gripper pads if worn\n\n## Prevention Measures\n\n- Implement gripper vacuum monitoring with threshold alarm\n- Add wafer position verification after handoff\n- Track handoff-related defects as robot health indicator\n- Set gripper pad replacement interval based on usage\n\n**Severity**: High - overlay failure causes device failure\n**Yield Impact**: 7.0% yield loss on affected 10% of wafers (0.7% overall, but critical when it occurs)",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Missing EBR (edge bead removal) at 9 o'clock creating thick resist ring in 10mm arc. Thick bead causes defocus during subsequent exposure. Issue appeared after recipe update.\n\nProcess Context: Tool ID COAT-TEL-05. Recipe update changed EBR dispense timing. 9 o'clock at EBR nozzle start position. EBR now starts 0.5 seconds later in recipe.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR timing error at 9 o'clock start position - delayed dispense start causes nozzle to miss initial edge arc during wafer rotation\n\n**Evidence**:\n- Recipe update with EBR timing change correlates directly with defect\n- 9 o'clock at EBR start = first position serviced by nozzle\n- 0.5 second delay = at 1000 RPM spin speed, nozzle misses ~8.3% of rotation (30\u00b0)\n- 10mm arc thick bead matches missed EBR coverage at start\n\n## Corrective Actions\n\n1. Revert EBR dispense timing to previous setting\n2. If timing change required, adjust spin speed to compensate\n3. Verify EBR dispense starts before wafer reaches full spin speed\n4. Re-qualify EBR coverage uniformity at all positions\n5. Document EBR timing dependency on spin speed\n6. Run coat qual with edge bead measurement at 9 o'clock\n\n## Prevention Measures\n\n- Require edge bead qualification for any EBR timing recipe change\n- Add 4-quadrant edge bead measurement to recipe update checklist\n- Implement EBR coverage specification with position-specific requirements\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss - edge defocus from thick bead",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Backside scratch visible through thin wafer at 2 o'clock edge. Scratch on backside propagates stress to front side causing pattern distortion. Scratch length 8mm.\n\nProcess Context: Tool ID HANDLER-BROOKS-02. 2 o'clock at robot end effector contact. Wafer thickness 200\u03bcm (ultra-thin for 3D packaging). Standard thickness wafers unaffected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector edge contact on ultra-thin wafers at 2 o'clock - handler not optimized for 200\u03bcm thin wafer handling, causing backside edge damage\n\n**Evidence**:\n- Thickness-dependent (200\u03bcm affected, standard unaffected)\n- 2 o'clock at end effector contact point\n- Thin wafers flex more during handling, edge contacts end effector\n- Backside scratch causes front-side pattern distortion through stress field\n\n## Corrective Actions\n\n1. Install thin-wafer-specific end effector with larger contact area\n2. Reduce end effector edge speed for thin wafers\n3. Verify vacuum level appropriate for thin wafer mass (lower vacuum may be needed)\n4. Increase end effector pad compliance to accommodate wafer flex\n5. Implement thin wafer recipe with modified handling parameters\n6. Run thin wafer qual with backside edge inspection\n\n## Prevention Measures\n\n- Create separate handling recipe for thin wafers (<300\u03bcm)\n- Add backside inspection to thin wafer qualification\n- Track thin wafer scratch rate as handler qualification metric\n- Consider dedicated thin-wafer handler for 3D packaging line\n\n**Severity**: High - stress causes pattern distortion\n**Yield Impact**: 6.5% yield loss on thin wafers at 2 o'clock edge",
    "defect_type": "edge_loc",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle distribution across entire wafer surface, 50-150 particles per wafer with no systematic pattern. Particle sizes 0.1-0.5\u03bcm. Affects ALL tools in Bay 3, not isolated to single tool. 8 lots affected, 6.5% yield loss.\n\nProcess Context: Bay 3 HEPA filter replaced 48 hours ago. Cleanroom particle counter shows 3.2 particles/ft\u00b3 @ 0.1\u03bcm (spec: <1.0). Other bays normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HEPA filter installation error in Bay 3 - gasket seal incomplete allowing unfiltered air bypass\n\n**Evidence**:\n- Bay-wide contamination (all tools) rules out tool-specific issue = environment cause\n- Timing correlates with filter replacement 48 hours ago\n- Particle count 3.2/ft\u00b3 exceeds Class 1 specification (<1.0/ft\u00b3)\n- Other bays normal confirms localized to Bay 3 ceiling\n- Random distribution consistent with airborne particle fall-out\n\n**Distinguishing Factor**: Multi-tool pattern = environmental, not process-specific\n\n## Corrective Actions\n\n1. Stop production in Bay 3 immediately - contamination ongoing\n2. Re-inspect HEPA filter gasket seal using smoke/tracer test\n3. Verify filter frame-to-ceiling interface integrity\n4. Reseat filter with new gasket if seal compromised\n5. Perform DOP (Dioctyl Phthalate) filter integrity test: target >99.99% @ 0.3\u03bcm\n6. Verify particle count returns to <1.0/ft\u00b3 @ 0.1\u03bcm before production restart\n7. Run PWP (particle wafer program) on affected tools before production\n\n## Prevention Measures\n\n- Require DOP test within 24 hours of any filter replacement\n- Implement continuous particle monitoring with automated alarm at 1.5/ft\u00b3\n- Add post-filter-change particle verification to PM checklist\n\n**Severity**: Critical - Bay-wide contamination\n**Yield Impact**: 6.5% yield loss across 8 lots, ongoing until corrected",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random metallic particles on wafer surface, 20-40 particles per wafer. EDX confirms Fe/Cr signature (stainless steel). Single tool affected: WET-DNS-02. Other wet tools processing same lots show no contamination.\n\nProcess Context: WET-DNS-02 chemical pump replaced 1 week ago. New pump is stainless steel bellows type. Chemical: HCl-based clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New stainless steel pump incompatible with HCl chemistry - pump material corrosion releasing Fe/Cr particles\n\n**Evidence**:\n- Single tool (WET-DNS-02) affected = tool-specific, not environmental\n- Fe/Cr particles match stainless steel composition\n- New pump correlates with contamination onset (1 week ago)\n- HCl chemistry attacks stainless steel, especially non-316L grades\n- Other wet tools with compatible pumps show no issue\n\n**Distinguishing Factor**: Tool-specific + metal signature = process equipment issue\n\n## Corrective Actions\n\n1. Stop WET-DNS-02 immediately - ongoing contamination source\n2. Verify pump material specification - should be Hastelloy or PTFE for HCl service\n3. Replace stainless steel pump with HCl-compatible material (Hastelloy-C276 or PTFE)\n4. Drain and flush entire chemical delivery system\n5. Clean chemical bath thoroughly to remove accumulated particles\n6. Sample chemical post-cleaning for metal content: target <10 ppb Fe\n7. Run PWP to verify contamination eliminated before production\n\n## Prevention Measures\n\n- Verify material compatibility for ALL wetted parts before installation\n- Maintain approved vendor list with material specifications per chemistry\n- Implement chemical metal content monitoring (ICP-MS) weekly\n\n**Severity**: High - metallic contamination\n**Yield Impact**: 5.8% yield loss on single tool, cross-contamination risk if not contained",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic particles on wafers, increasing trend over 2 weeks: Week 1 avg 15 particles/wafer, Week 2 avg 45 particles/wafer. FTIR confirms particles are photoresist-related. Affects multiple litho tracks.\n\nProcess Context: Resist solvent chemical lot changed 2 weeks ago. New lot from same supplier. Solvent filter lifetime: 8 weeks into 12-week recommended interval.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: New solvent lot quality issue - higher particulate content in incoming chemical exceeding filter capacity\n\n**Evidence**:\n- Timing correlates with solvent lot change 2 weeks ago\n- Increasing trend indicates accumulating contamination = filter saturation\n- Resist-related particles confirm litho chemical origin\n- Multiple tracks affected suggests common chemical supply\n- Filter at 8/12 weeks normally OK, but new lot may have higher burden\n\n**Distinguishing Factor**: Gradual increase + chemical change = quality issue with filter overload\n\n## Corrective Actions\n\n1. Sample current solvent lot - submit for particle count analysis\n2. Replace solvent filters on all affected tracks immediately\n3. Compare new lot particle specification to previous lot and incoming QC data\n4. If new lot out of spec, quarantine and return to supplier\n5. Revert to previous solvent lot if available in inventory\n6. Perform incoming chemical qualification testing before use\n7. Run coat qual on each track after filter replacement\n\n## Prevention Measures\n\n- Implement incoming chemical particle count verification for each lot\n- Reduce filter replacement interval when chemical lot changes\n- Track particle trend daily to catch gradual buildup early\n- Set supplier quality agreement with particle limits\n\n**Severity**: Medium-High - multi-tool impact with increasing trend\n**Yield Impact**: Week 1: 2.5%, Week 2: 5.8% - accelerating",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random haze on wafer surface after gate oxide growth. Haze appears as light scattering under dark field inspection. All furnace tubes affected simultaneously. Haze appeared Monday morning after weekend shutdown.\n\nProcess Context: Fab DI water system was serviced over weekend. DI water resistivity Monday AM: 17.2 M\u03a9\u00b7cm (spec: >18.0). Furnace preclean uses DI water rinse.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: DI water quality degradation after weekend service - low resistivity indicates ionic contamination affecting preclean quality\n\n**Evidence**:\n- All furnace tubes affected = common upstream cause (not tube-specific)\n- Weekend DI service correlates with Monday defect onset\n- DI resistivity 17.2 M\u03a9\u00b7cm below 18.0 spec = ionic contamination\n- Preclean rinse with contaminated DI leaves residue affecting oxide quality\n- Surface haze consistent with ionic/organic contamination under oxide\n\n**Distinguishing Factor**: All tubes + Monday = shared utility issue\n\n## Corrective Actions\n\n1. Stop furnace operations - contaminated preclean ongoing\n2. Verify DI water system status with facilities - check service completion\n3. Flush DI distribution lines until resistivity >18.0 M\u03a9\u00b7cm\n4. Check DI water TOC (Total Organic Carbon): target <5 ppb\n5. Sample DI water for ionic content (ICP-MS)\n6. Requalify preclean with verified DI quality\n7. Run test wafers through furnace with gate oxide inspection\n\n## Prevention Measures\n\n- Require DI qualification before production restart after any service\n- Implement DI resistivity interlock - block process if <18.0 M\u03a9\u00b7cm\n- Add post-maintenance DI flush procedure to facilities checklist\n- Install point-of-use DI monitor at furnace wet bench\n\n**Severity**: High - gate oxide quality issue\n**Yield Impact**: 7.2% yield loss on Monday lots, full recovery once DI corrected",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random native oxide growth on wafers after queue in stocker. Ellipsometry shows 1.2nm oxide (expected 0.3nm for fresh wafers). Affects wafers stored >6 hours. Shorter queue times unaffected.\n\nProcess Context: Stocker environment: N2 purge at 95% concentration (spec: >99%). Mini-environment humidity: 48% RH. Oxygen monitor shows 4.2% O2.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stocker N2 purge failure - insufficient nitrogen concentration allowing oxidation and moisture exposure during queue\n\n**Evidence**:\n- Queue-time dependent (>6 hours affected) = environment exposure issue\n- N2 at 95% well below 99% specification\n- O2 at 4.2% (should be <1% with proper purge)\n- 48% RH indicates moisture ingress\n- Native oxide 4x expected confirms oxidation in storage\n\n**Distinguishing Factor**: Time-dependent + environment specs out = storage issue\n\n## Corrective Actions\n\n1. Check stocker N2 supply pressure and flow rate\n2. Inspect N2 purge lines for leaks or blockage\n3. Verify stocker door seal integrity - check for air infiltration\n4. Repair N2 delivery system and verify >99% concentration\n5. Confirm O2 drops to <1% with proper purge\n6. Reduce queue time limit to <4 hours until stocker repaired\n7. Requalify stocker environment with oxide growth test wafers\n\n## Prevention Measures\n\n- Add real-time N2/O2 monitoring with alarm at 98%/2%\n- Implement automatic queue time alert based on environment quality\n- Schedule N2 purge system PM quarterly\n- Install redundant N2 supply for critical stockers\n\n**Severity**: Medium - affects long queue wafers only\n**Yield Impact**: 3.5% yield loss on >6 hour queue lots, 0% on normal queue",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic contamination across wafers, appears as dark spots under UV inspection. Affects ONLY lots processed during night shift (10 PM - 6 AM). Day shift lots clean.\n\nProcess Context: Night shift uses same tools, chemicals, and procedures as day shift. No process differences documented. Night shift staffing: 60% of day shift level.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Night shift procedural deviation - likely glove contamination or handling procedure not followed due to reduced supervision\n\n**Evidence**:\n- Shift-specific occurrence rules out tool/chemical issue (same as day shift)\n- Organic contamination suggests human contact (skin oils, cosmetics, or lotions)\n- Reduced staffing may lead to procedural shortcuts\n- No process documentation differences = undocumented human factor\n\n**Distinguishing Factor**: Shift-specific with identical equipment = human/procedural issue\n\n## Corrective Actions\n\n1. Conduct detailed review of night shift wafer handling procedures\n2. Audit glove change frequency and contamination awareness\n3. Interview night shift operators about any undocumented procedural variations\n4. Verify gowning compliance (cosmetics, lotions prohibited in fab)\n5. Review FOUP handling - may be touching wafer surfaces\n6. Increase night shift supervision temporarily\n7. Re-train all night shift personnel on contamination control\n\n## Prevention Measures\n\n- Install handling audit cameras at critical process points\n- Implement cross-shift contamination control audits\n- Standardize staffing levels or supervision ratios\n- Add organic contamination monitoring to lot tracking\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss on night shift lots, 0% on day shift",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random fluorine-containing particles on wafer surface after dry etch. Approximately 30 particles per wafer. Particles are AlF3 per EDX. Affects single etch tool ETCH-LAM-03.\n\nProcess Context: ETCH-LAM-03 chamber cleaned with in-situ NF3 plasma 1 hour before affected lots. No other tools show similar contamination.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber clean residue - NF3 plasma reacted with Al-containing chamber components, AlF3 particles redepositing on wafers\n\n**Evidence**:\n- Single tool (ETCH-LAM-03) = tool-specific contamination\n- AlF3 composition confirms F-containing plasma reaction with Al surfaces\n- Timing immediately after NF3 chamber clean\n- NF3 plasma attacks Al components (showerhead, chamber liner if Al-based)\n- First wafers after clean received loosened particle fall-out\n\n**Distinguishing Factor**: Post-chamber-clean timing + fluoride compound = clean residue\n\n## Corrective Actions\n\n1. Extend post-clean seasoning/conditioning before production wafers\n2. Run 3-5 dummy wafers after chamber clean to collect residual particles\n3. Inspect chamber for Al component degradation (showerhead, focus ring)\n4. Replace any Al-containing components with anodized or ceramic alternatives\n5. Optimize NF3 clean power and time to minimize Al attack\n6. Perform PWP after chamber clean before production\n\n## Prevention Measures\n\n- Add post-clean particle qualification to chamber clean PM\n- Consider alternative clean chemistry less aggressive to Al\n- Track particles after each clean to monitor component degradation\n- Set component replacement threshold based on clean cycle count\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss on first lots after clean",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random crystalline particles on wafers, diamond-shaped morphology under SEM. Material analysis shows SiO2. Affects wafers from FOUP storage positions 12-25 (bottom half). Top slots 1-11 clean.\n\nProcess Context: FOUPs recently cleaned with new ultrasonic cleaning procedure. Bottom of FOUP sits in cleaning bath during process.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP cleaning residue in bottom section - SiO2 particles from cleaning solution or FOUP material abraded during ultrasonic cleaning\n\n**Evidence**:\n- Position-dependent (slots 12-25 bottom) = FOUP-related pattern\n- Top slots clean, bottom slots affected = bottom contamination source\n- New cleaning procedure correlates with defect onset\n- Ultrasonic cleaning can abrade FOUP material or leave cleaning residue\n- SiO2 crystalline particles may be from cleaning solution evaporation\n\n**Distinguishing Factor**: FOUP position-specific = carrier contamination, not tool\n\n## Corrective Actions\n\n1. Inspect affected FOUPs - check bottom interior for visible residue\n2. Review new cleaning procedure - verify rinse and dry steps adequate\n3. Extend post-clean rinse cycle to remove particulate residue\n4. Add DI water final rinse after ultrasonic cleaning\n5. Implement FOUP PWP (particle wafer test) after cleaning\n6. Verify ultrasonic power level not damaging FOUP surfaces\n\n## Prevention Measures\n\n- Qualify new cleaning procedures with particle testing before deployment\n- Add FOUP interior inspection to post-clean checklist\n- Limit ultrasonic power to prevent FOUP material damage\n- Implement periodic FOUP particle qualification\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on bottom-half wafers",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random polymer particles on wafers after resist strip. FTIR confirms carbonaceous organic material. Particle count 25-60 per wafer, highly variable between wafers. Single strip tool ASH-LAM-01 affected.\n\nProcess Context: ASH-LAM-01 chamber at 28,000 RF-hours. O2 plasma strip recipe. Chamber clean scheduled at 30,000 RF-hours. Variable particle count suggests intermittent shedding.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber polymer buildup approaching end-of-life - accumulated resist residue flaking from chamber walls intermittently\n\n**Evidence**:\n- 28,000 RF-hours approaching 30,000 clean interval = chamber condition degraded\n- Carbonaceous particles match resist strip byproducts\n- Variable count (25-60) indicates random flaking, not steady-state contamination\n- Single tool = tool-specific chamber condition\n- O2 plasma can cause polymer accumulation on cooler chamber surfaces\n\n**Distinguishing Factor**: Variable particle count + high RF-hours = end-of-life flaking\n\n## Corrective Actions\n\n1. Move up scheduled chamber clean - do not wait for 30,000 RF-hours\n2. Perform wet clean of chamber interior (IPA wipe)\n3. Run O2 plasma chamber conditioning at elevated power\n4. Inspect chamber walls, especially cooler regions near exhaust\n5. Run PWP to verify particle count <10/wafer before production\n6. Consider reducing clean interval to 25,000 RF-hours\n\n## Prevention Measures\n\n- Implement particle trending to predict chamber clean timing\n- Add in-situ particle monitoring if available\n- Reduce clean interval based on particle performance, not fixed hours\n- Track particle variability as early warning indicator\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss average, variable wafer-to-wafer",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects with NH4+ signature detected on wafer surfaces. Affects all wafers in cleanroom zone during specific 4-hour window (2 PM - 6 PM). Morning and evening production clean.\n\nProcess Context: Fab adjacent to office building with cafeteria. 2-6 PM corresponds to lunch cleanup and afternoon HVAC peak demand. AMC monitoring not deployed in affected zone.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: AMC (Airborne Molecular Contamination) ingress from adjacent cafeteria - ammonia-based cleaning products or food decomposition releasing NH3 during afternoon period\n\n**Evidence**:\n- NH4+ signature indicates ammonia-based contamination\n- Time-window specific (2-6 PM) correlates with cafeteria cleanup/peak HVAC\n- All wafers in zone affected = airborne environmental contamination\n- Morning/evening clean = NH3 source only active during afternoon\n- HVAC peak demand may cause pressure differential drawing external air\n\n**Distinguishing Factor**: Time-specific + AMC signature = external contamination source\n\n## Corrective Actions\n\n1. Install AMC monitors in affected zone immediately\n2. Verify cleanroom pressure positive vs. adjacent areas during 2-6 PM\n3. Check HVAC makeup air source - may be drawing cafeteria exhaust\n4. Install chemical filtration on makeup air handling unit\n5. Increase cleanroom pressurization during peak HVAC demand\n6. Consider relocating or isolating air handling from cafeteria proximity\n\n## Prevention Measures\n\n- Deploy real-time AMC monitoring with <1 ppb sensitivity for NH3\n- Implement pressure differential monitoring with alarm\n- Schedule sensitive processes outside 2-6 PM window until resolved\n- Work with facilities to modify HVAC routing away from contamination sources\n\n**Severity**: Medium-High - affects entire zone during window\n**Yield Impact**: 5.5% yield loss during 2-6 PM, 0% other times",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random Si particles on wafers after CMP, 10-30 particles per wafer. Particles are crystalline Si confirmed by EDX. Affects wafers polished with Slurry Batch SL-2024-087. Previous batch SL-2024-086 showed no particles.\n\nProcess Context: New slurry batch received from supplier last week. Incoming QC particle count: 85,000/ml (spec: <50,000/ml but accepted on deviation).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Out-of-spec slurry batch with excessive Si particle contamination - deviation acceptance allowed substandard material into production\n\n**Evidence**:\n- Batch-specific: SL-2024-087 affected, SL-2024-086 clean\n- Incoming QC showed 85,000/ml vs 50,000/ml spec (1.7x over limit)\n- Deviation accepted despite out-of-spec condition\n- Si particles match slurry abrasive composition (colloidal silica)\n- Previous batch at spec showed no particle issue\n\n**Distinguishing Factor**: Batch-specific + incoming QC failure = supplier quality issue\n\n## Corrective Actions\n\n1. Quarantine remaining Batch SL-2024-087 immediately\n2. Switch to previous qualified batch or new batch meeting spec\n3. Review deviation approval process - should not accept 1.7x over spec\n4. Submit rejected batch to supplier with defect evidence\n5. Request supplier root cause and corrective action\n6. Clean slurry delivery system to remove residual contaminated material\n7. Run CMP qual with new batch before production\n\n## Prevention Measures\n\n- Enforce strict incoming QC rejection for particle count exceedance\n- No deviations for critical consumable specifications\n- Implement additional filtration at point-of-use for all slurry batches\n- Require supplier to filter to <25,000/ml to provide margin\n\n**Severity**: High - known out-of-spec material in production\n**Yield Impact**: 5.2% yield loss on affected batch usage",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random Cu particles on wafers after electroplating. 15-25 particles per wafer with spherical morphology suggesting liquid droplet origin. Affects only wafers run during first hour after tool startup.\n\nProcess Context: Tool DEP-AMAT-08 idles overnight in standby. Plating bath recirculation stops during idle. First-hour wafers affected, subsequent wafers clean.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Bath stagnation overnight causing Cu precipitation - particles form during idle and resuspend during initial circulation after startup\n\n**Evidence**:\n- First-hour specific = startup-related contamination\n- Overnight idle with stopped recirculation allows precipitation\n- Spherical morphology consistent with precipitated metal particles\n- Subsequent wafers clean = particles consumed/flushed during initial operation\n- Cu particles in Cu plating = bath chemistry issue (not external contamination)\n\n**Distinguishing Factor**: First-hour pattern + idle correlation = startup condition issue\n\n## Corrective Actions\n\n1. Implement low-flow recirculation during idle (don't completely stop)\n2. If recirculation must stop, run extended circulation before first wafer\n3. Process 3-5 dummy wafers to capture precipitated particles before production\n4. Verify bath temperature maintained during idle (precipitation worsens if cooled)\n5. Check bath chemistry - Cu concentration, additives, pH after idle\n6. Add particle filtration with finer mesh to catch precipitates\n\n## Prevention Measures\n\n- Maintain minimum recirculation rate during all idle periods\n- Implement mandatory startup dummy wafer sequence\n- Monitor bath particle count after idle with online counter\n- Set maximum idle time limit before required conditioning\n\n**Severity**: Medium\n**Yield Impact**: 4.0% yield loss on first-hour wafers, 0% on subsequent",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random fiber-like particles on wafers, 5-15 per wafer, 50-200\u03bcm length. Material analysis shows cellulose. Affects wafers across multiple tools in photolithography module.\n\nProcess Context: Cleanroom garment laundering service changed 2 weeks ago. New service uses different detergent. Some operators reporting garment lint shedding.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cleanroom garment quality degradation from new laundering service - inadequate lint removal in new cleaning process\n\n**Evidence**:\n- Cellulose fibers = fabric/paper material (garment or wipe origin)\n- Multiple tools in photo module = human activity area contamination\n- Laundering service change 2 weeks ago correlates with onset\n- Operator reports of lint shedding confirm garment quality issue\n- Photo module has high human density (manual resist inspection, reticle handling)\n\n**Distinguishing Factor**: Multi-tool + cellulose + service change = garment contamination\n\n## Corrective Actions\n\n1. Audit new laundry service - verify lint testing per cleanroom standards\n2. Test sample garments from new service for particle shedding\n3. If shedding confirmed, revert to previous laundry service immediately\n4. Replace all garments currently in circulation with known-good inventory\n5. Increase garment change frequency until resolved\n6. Enhance pre-entry air shower effectiveness\n\n## Prevention Measures\n\n- Require particle shedding certification for any laundry service\n- Perform incoming garment lot testing before deployment\n- Implement periodic garment shedding testing as part of quality program\n- Audit laundry service process changes quarterly\n\n**Severity**: Medium - affects human-activity-dense areas\n**Yield Impact**: 3.8% yield loss in photo module",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random embedded particles in TEOS film after CVD. Particles are SiO2 with trace metals (Na, K). 20-40 particles per wafer. Affects tool DEP-AMAT-03 only. Other CVD tools clean.\n\nProcess Context: DEP-AMAT-03 TEOS liquid source replaced 3 days ago. New TEOS bottle from same supplier. Incoming purity certificate shows Na <1 ppb (within spec).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: TEOS source contamination during bottle connection - handling contamination introduced Na/K despite meeting incoming purity spec\n\n**Evidence**:\n- Single tool (DEP-AMAT-03) = tool-specific contamination, not supplier issue\n- Timing correlates with TEOS replacement 3 days ago\n- Na/K contamination common from human contact (skin salts)\n- Incoming purity spec OK = contamination introduced during installation\n- SiO2 with Na/K indicates contaminated precursor in deposition\n\n**Distinguishing Factor**: Single tool + installation timing = handling contamination\n\n## Corrective Actions\n\n1. Replace TEOS source bottle on DEP-AMAT-03 with fresh bottle\n2. Use proper glove protocol - no bare contact with fittings or bottle\n3. Clean all fittings and delivery lines before reconnection\n4. Verify connection procedure followed approved method\n5. Run source purge cycle before production\n6. Test deposited film for trace metals before production restart\n\n## Prevention Measures\n\n- Implement double-glove handling for all source changes\n- Use dedicated clean fittings from sealed packaging\n- Purge new source lines before connecting to process\n- Add trace metal test to post-source-change qualification\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss due to trace metal contamination",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random micro-pitting on wafer backside, visible as surface roughening. Affects wafers after wet clean WET-DNS-01. Pits are 1-5\u03bcm diameter, 10-50 per wafer randomly distributed.\n\nProcess Context: WET-DNS-01 HF bath concentration increased from 1:100 to 1:50 (dilute to concentrated) 1 week ago for throughput improvement. Other wet tools at original concentration show no pitting.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HF overetch of wafer backside - higher concentration (1:50) attacking Si surface beyond intended etch\n\n**Evidence**:\n- Single tool with concentration change (WET-DNS-01) affected\n- Other tools at 1:100 show no pitting = concentration-dependent\n- Micro-pitting morphology consistent with localized HF attack\n- Random distribution indicates non-uniform attack (surface defect sites)\n- Backside Si more susceptible without protective film\n\n**Distinguishing Factor**: Concentration change + single tool = process parameter issue\n\n## Corrective Actions\n\n1. Revert HF concentration to 1:100 dilute ratio\n2. Reduce etch time if higher concentration required for throughput\n3. Verify backside etch rate at current vs original concentration\n4. Inspect affected wafers for electrical impact of backside damage\n5. Consider backside protection if aggressive clean required\n6. Qualify any concentration changes with surface integrity test\n\n## Prevention Measures\n\n- Require surface integrity qualification for any concentration change\n- Document maximum allowable concentration for each substrate type\n- Implement concentration monitoring with automated limit enforcement\n- Test backside quality as part of wet process qualification\n\n**Severity**: Medium - backside damage may affect downstream processing\n**Yield Impact**: 3.2% yield loss from backside damage effects",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle contamination appearing after wafer measurement on KLA inspection tool. Pre-measurement: 5 particles/wafer average. Post-measurement: 35 particles/wafer. Measurement adds ~30 particles.\n\nProcess Context: KLA-INSP-02 used for in-line inspection. Particles are organic per FTIR. Stage uses vacuum hold. Mini-environment N2 purge at 92% (spec: >98%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inspection tool mini-environment contamination - inadequate N2 purge allowing organic AMC adsorption during measurement\n\n**Evidence**:\n- Post-measurement particle increase confirms tool is adding contamination\n- N2 at 92% well below 98% specification\n- Organic particles suggest AMC condensation on wafer surface\n- Vacuum hold exposes wafer to mini-environment during measurement time\n- Particle adsorption proportional to exposure time in contaminated environment\n\n**Distinguishing Factor**: Pre/post measurement delta = inspection tool adding defects\n\n## Corrective Actions\n\n1. Repair N2 purge system - restore to >98% specification\n2. Check purge flow rate and distribution uniformity\n3. Verify mini-environment seals are intact\n4. Install AMC filtration in mini-environment if not equipped\n5. Reduce measurement time to minimize exposure (if N2 cannot be restored immediately)\n6. Verify particle adder rate <5/wafer after repair\n\n## Prevention Measures\n\n- Add N2 concentration monitoring to metrology tool qualification\n- Set particle adder limit (<5/wafer) for all inspection tools\n- Include inspection tools in fab contamination control program\n- Implement mini-environment purge verification in daily qual\n\n**Severity**: Medium - metrology tool corrupting data and adding defects\n**Yield Impact**: 2.8% yield loss attributed to measurement-induced contamination",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random black spots on wafers after thermal oxidation, 0.5-2mm diameter spots visible to naked eye. Material analysis shows carbon contamination. Affects all furnace tubes on single day (Monday). Other days clean.\n\nProcess Context: Fab performs weekend maintenance including tube cleaning. Monday is first production day after maintenance. Furnace N2 purge runs during weekend.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-maintenance organic residue burnoff - cleaning solvents or handling contamination from maintenance oxidizing during first high-temp runs\n\n**Evidence**:\n- Monday-only pattern = first day after weekend maintenance\n- All tubes affected = common maintenance procedure issue\n- Carbon contamination from organic material pyrolysis\n- Visible spots indicate significant organic residue burning off\n- Weekend N2 purge insufficient to remove organic contamination\n\n**Distinguishing Factor**: Post-maintenance + all tubes + Monday = maintenance contamination\n\n## Corrective Actions\n\n1. Implement bake-out cycle Monday morning before production (ramp to 800\u00b0C in O2)\n2. Run dummy wafers through each tube to absorb residual contamination\n3. Review maintenance cleaning procedure - verify solvent evaporation complete\n4. Extend post-maintenance purge duration\n5. Use lower-residue cleaning solvents (e.g., high-purity IPA)\n6. Add pre-production qualification wafer requirement Monday AM\n\n## Prevention Measures\n\n- Standardize Monday bake-out as mandatory startup procedure\n- Qualify cleaning materials for low-residue compatibility\n- Add organic contamination test to post-maintenance qualification\n- Track Monday-specific defect rate as maintenance quality indicator\n\n**Severity**: Medium\n**Yield Impact**: 5.5% yield loss on Monday lots, 0% other days",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particle spikes during processing, detected by in-situ particle monitor. Baseline: 5 counts/min. Spikes: 200+ counts/min lasting 30-60 seconds. Spikes correlate with FOUP door open events.\n\nProcess Context: Tool LITH-TEL-05 loadport area. FOUPs from different sources: internal fab FOUPs and customer-owned FOUPs. Spikes occur with customer FOUPs only.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Customer-owned FOUPs contaminated - external FOUPs not cleaned to fab standards releasing particles when opened\n\n**Evidence**:\n- Particle spikes correlate with FOUP door open events\n- Customer FOUPs only = external source contamination\n- Internal fab FOUPs clean = internal cleaning procedure effective\n- Spike timing (door open) indicates contamination release from FOUP interior\n- Customer FOUPs may have been exposed to non-cleanroom environments\n\n**Distinguishing Factor**: Customer-specific FOUPs + door-open correlation = external carrier contamination\n\n## Corrective Actions\n\n1. Implement incoming FOUP cleaning requirement for all customer FOUPs\n2. Install FOUP cleaning station at receiving\n3. Do not accept customer FOUPs directly into production area\n4. Transfer customer wafers to qualified internal FOUPs before processing\n5. Audit customer FOUP handling and storage procedures\n6. Establish FOUP cleanliness acceptance criteria for incoming carriers\n\n## Prevention Measures\n\n- Require all external FOUPs be cleaned before entering fab\n- Implement FOUP particle qualification test at receiving\n- Consider dedicated FOUPs for external lots (never leave fab)\n- Add FOUP source tracking to lot genealogy\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on customer FOUP lots",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random metal contamination (Fe, Ni, Cr) on wafers after implant. 50-100 ppb surface concentration measured by TXRF. Affects wafers processed through IMP-AMAT-01 only. Other implant tools clean.\n\nProcess Context: IMP-AMAT-01 beamline had maintenance 2 weeks ago including source chamber opening. Graphite parts handled during maintenance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beamline contamination from maintenance handling - metal contamination (tools, gloves) introduced during source chamber work\n\n**Evidence**:\n- Single tool (IMP-AMAT-01) = tool-specific contamination\n- Fe/Ni/Cr signature consistent with stainless steel tool contact\n- Maintenance 2 weeks ago correlates with contamination onset\n- Source chamber opening exposed internal surfaces to handling contamination\n- Graphite part handling may have used metal tools leaving residue\n\n**Distinguishing Factor**: Post-maintenance + single tool + metal mix = handling contamination\n\n## Corrective Actions\n\n1. Perform beamline bake-out at elevated temperature to desorb surface metals\n2. Run extended conditioning/seasoning before production\n3. Use carbon or ceramic tools for graphite part handling (no metal)\n4. Verify glove cleanliness during maintenance - use metal-free gloves\n5. Perform TXRF on test wafers to verify contamination <10 ppb before production\n6. Review and update maintenance handling procedures\n\n## Prevention Measures\n\n- Use metal-free tooling for all internal beamline maintenance\n- Require post-maintenance metal contamination qualification\n- Train maintenance technicians on metal-free handling procedures\n- Implement TXRF monitoring as part of implant tool qualification\n\n**Severity**: High - metal contamination affects device performance\n**Yield Impact**: 6.8% yield loss from metal contamination effects",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random defects that appear and disappear between sequential inspections. First inspection: 45 defects. Repeat inspection 1 hour later: 12 defects (different locations). Defects seem transient.\n\nProcess Context: Wafers stored in cleanroom mini-environment between inspections. Mini-environment humidity: 55% RH (spec: 40-50%). Some defects are water-like spots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Humidity-induced condensation - transient water droplets forming and evaporating on wafer surface in high-humidity storage\n\n**Evidence**:\n- Transient defects (appear/disappear) indicate reversible phenomenon\n- Different locations between inspections = not fixed contamination\n- Humidity at 55% exceeds 50% specification\n- Water-like spot appearance consistent with condensation\n- Condensation can form, evaporate, and reform at different locations\n\n**Distinguishing Factor**: Transient + humidity exceedance = environmental condensation\n\n## Corrective Actions\n\n1. Reduce mini-environment humidity to 40-45% RH specification\n2. Check mini-environment humidity control system\n3. Verify N2 purge dry and flowing (humid ambient air may be infiltrating)\n4. Inspect mini-environment door seals\n5. Store wafers in controlled environment between inspections\n6. Allow wafers to equilibrate in dry environment before re-inspection\n\n## Prevention Measures\n\n- Implement humidity monitoring with alarm at 50% RH\n- Ensure all storage environments meet humidity specification\n- Add humidity control verification to mini-environment PM\n- Track humidity-correlated transient defects in SPC\n\n**Severity**: Low-Medium - transient, but indicates environment issue\n**Yield Impact**: Inspection reliability impacted, actual yield loss ~2.0% from moisture effects",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random SiN particles on wafers after PECVD nitride deposition. 30-50 particles per wafer. Particles loosely adhered and some fall off during handling. Affects all wafers on specific process recipe only.\n\nProcess Context: Recipe STRESS_HIGH uses elevated RF power for high-stress film. Standard recipe STRESS_STD at lower power shows no particles. Both run on same tool DEP-AMAT-02.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific arcing at high RF power causing particle generation - elevated power in STRESS_HIGH causes micro-arcing that creates SiN particle spray\n\n**Evidence**:\n- Recipe-specific (STRESS_HIGH only) = process parameter issue\n- Same tool, different recipe = not hardware issue\n- High RF power increases arcing probability\n- Loosely adhered particles suggest they fell on surface, not grown in film\n- SiN composition matches deposited film material\n\n**Distinguishing Factor**: Recipe-specific + high power + loose particles = arcing-generated debris\n\n## Corrective Actions\n\n1. Reduce RF power in STRESS_HIGH recipe if stress target allows\n2. Inspect chamber for arc damage sites (pitting on showerhead or sidewalls)\n3. Verify chamber grounding and RF connections\n4. Check for insulating film buildup that promotes arcing\n5. Increase chamber clean frequency for high-power recipes\n6. Consider multi-step deposition with lower per-step power\n\n## Prevention Measures\n\n- Set RF power limits based on arcing threshold testing\n- Monitor RF reflected power for arcing signatures\n- Implement automatic power reduction if arcing detected\n- Clean chamber more frequently for high-power recipes\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss on STRESS_HIGH recipe",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random discoloration on wafers stored >24 hours before next process step. Discoloration appears as brown stains, 5-20mm diameter patches. Stains contain sulfur per EDX analysis.\n\nProcess Context: Wafers queue in cleanroom stocker between process steps. Fab located in industrial area with nearby petrochemical facility. Recent air quality reports show elevated SO2 during queue period.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ambient SO2 contamination from external industrial source - sulfur dioxide penetrating cleanroom during high-pollution events\n\n**Evidence**:\n- Sulfur content in stains matches SO2 exposure\n- Queue-time dependent (>24 hours) = accumulation during storage\n- Air quality reports confirm elevated SO2 from nearby petrochemical facility\n- Industrial area location provides contamination source\n- Stocker may not have adequate chemical filtration\n\n**Distinguishing Factor**: External source + sulfur signature + queue-time dependency = AMC from environment\n\n## Corrective Actions\n\n1. Install chemical filtration (activated carbon) on stocker HVAC\n2. Add SO2 AMC monitoring to cleanroom with alarm threshold\n3. Reduce maximum queue time to <12 hours until filtration installed\n4. Verify cleanroom positive pressure vs. ambient (may need increase)\n5. Consider relocating critical storage to interior of building\n6. Seal any penetrations that may allow external air infiltration\n\n## Prevention Measures\n\n- Deploy real-time AMC monitoring for SO2, NO2, and other industrial pollutants\n- Link external air quality monitoring to cleanroom alarms\n- Implement queue time limits based on external pollution levels\n- Install chemical filtration on all makeup air units\n\n**Severity**: High - external contamination source difficult to control\n**Yield Impact**: 5.5% yield loss on long-queue wafers during pollution events",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random resist scum on wafers after develop, appearing as thin film residue. 20-60 affected spots per wafer randomly distributed. Only occurs on wafers developed >15 minutes after exposure. <10 minute PED wafers clean.\n\nProcess Context: Tool LITH-TEL-03 develop module. Post-exposure delay (PED) varies due to tool utilization. Resist type: chemically amplified (CAR).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist acid deactivation during extended PED - chemically amplified resist loses acid catalyst activity, leaving undeveloped residue\n\n**Evidence**:\n- PED-dependent (>15 min affected, <10 min clean) = time-sensitive chemistry\n- CAR resist requires active acid for complete development\n- Acid neutralization by ambient base (AMC) during queue causes incomplete development\n- Random distribution matches areas where acid diffused/neutralized unevenly\n- Scum = resist that didn't develop due to insufficient local acid\n\n**Distinguishing Factor**: PED-dependent + CAR resist = acid deactivation issue\n\n## Corrective Actions\n\n1. Reduce maximum PED to <12 minutes via scheduling optimization\n2. Install chemical filtration on exposure-to-develop transport path\n3. Consider N2-purged storage for exposed wafers awaiting develop\n4. If longer PED required, use PED-tolerant resist formulation\n5. Optimize develop chemistry (concentration, time) for extended PED if unavoidable\n6. Test resist at various PED times to establish limits\n\n## Prevention Measures\n\n- Set PED limit in lithography scheduling system\n- Deploy AMC monitoring in litho module (especially basic species)\n- Track PED time correlation with develop defects\n- Qualify resist with documented PED tolerance specification\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on PED >15 minute wafers",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random pitting on Cu surface after anneal. Pits are 5-20\u03bcm diameter, 50-100 per wafer. SEM shows voiding at Cu grain boundaries. Issue appeared after changing anneal gas from N2 to forming gas (N2/H2).\n\nProcess Context: Forming gas anneal at 350\u00b0C introduced for improved Cu grain growth. Gas composition: 95% N2, 5% H2. Moisture in gas: 2 ppm (spec: <1 ppm).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Moisture in forming gas causing Cu oxidation and H2 reduction blistering - water vapor creates local oxide that H2 then reduces, leaving voids\n\n**Evidence**:\n- Issue appeared with forming gas change = process gas related\n- Moisture at 2 ppm exceeds 1 ppm specification\n- Grain boundary pitting = preferential oxidation/reduction at boundaries\n- H2 in forming gas reduces Cu oxide but creates blistering if moisture present\n- 350\u00b0C provides sufficient thermal energy for this mechanism\n\n**Distinguishing Factor**: Gas change + moisture exceedance + grain boundary pits = gas quality issue\n\n## Corrective Actions\n\n1. Verify forming gas moisture content - must be <1 ppm\n2. Replace gas cylinder if moisture exceeds spec\n3. Add inline purifier/dryer to forming gas delivery\n4. Verify gas panel for leak points allowing moisture ingress\n5. If moisture cannot be reduced, revert to N2 anneal\n6. Run test anneal with qualified low-moisture gas\n\n## Prevention Measures\n\n- Implement inline moisture monitoring on forming gas\n- Set moisture spec at <0.5 ppm for added margin\n- Verify gas quality with each cylinder change\n- Add moisture specification to gas purchase agreement\n\n**Severity**: High - Cu integrity issue\n**Yield Impact**: 6.2% yield loss from Cu voiding",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random particles appearing after plasma etch, increasing in frequency through lot. First wafer: 5 particles. 25th wafer: 85 particles. Progressive increase during lot processing.\n\nProcess Context: Tool ETCH-LAM-07 processing back-to-back lots. No chamber clean between lots. Chamber walls accumulating polymer byproduct visible through viewport.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Progressive polymer accumulation without in-situ cleaning - chamber byproduct flakes off increasingly as thickness builds during lot processing\n\n**Evidence**:\n- Progressive increase (5 to 85 particles) = cumulative contamination\n- Visible polymer accumulation through viewport confirms source\n- No chamber clean between lots allows unchecked buildup\n- Polymer flaking increases non-linearly as film thickens and stresses increase\n- Random distribution consistent with falling particles from various wall locations\n\n**Distinguishing Factor**: Progressive increase during lot = chamber condition degradation\n\n## Corrective Actions\n\n1. Implement in-situ chamber clean between lots (O2 or NF3 plasma)\n2. Run chamber clean immediately before continuing production\n3. Perform manual chamber inspection and wipe if severe buildup\n4. Define maximum continuous wafer count before mandatory clean\n5. Run PWP after clean to verify particle count <10/wafer\n6. Establish lot-based clean schedule\n\n## Prevention Measures\n\n- Implement automatic chamber clean after N wafers (determine N from particle trending)\n- Add in-situ particle monitoring to trigger cleaning\n- Track particle progression to optimize clean interval\n- Include inter-lot clean time in capacity planning\n\n**Severity**: Medium\n**Yield Impact**: First wafer 0.5%, last wafer 8.5% - averaging 4.5% per lot",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random surface haze on wafers after implant. Haze appears as light scattering visible under laser inspection. Affects wafers implanted with high-dose (>1E16) recipes only. Lower doses clean.\n\nProcess Context: Tool IMP-AMAT-02. High-dose implant creates amorphous surface layer. Wafers stored 48 hours before anneal. Standard annealing at 900\u00b0C for recrystallization.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Native oxide growth on damaged implant surface during extended queue - amorphous layer oxidizes preferentially during storage, interfering with anneal recrystallization\n\n**Evidence**:\n- High-dose (>1E16) specific = damage-dependent effect\n- Heavy implant damage creates reactive amorphous Si surface\n- 48-hour queue allows significant native oxide growth on damaged surface\n- Oxide on amorphous layer causes haze during recrystallization\n- Lower doses create less damage, less reactive surface\n\n**Distinguishing Factor**: High dose + queue time + surface reactivity = oxidation of implant damage\n\n## Corrective Actions\n\n1. Reduce implant-to-anneal queue time to <24 hours for high-dose wafers\n2. Store high-dose wafers in N2-purged environment\n3. Add HF dip before anneal to remove native oxide\n4. Consider in-situ anneal immediately after implant if available\n5. Optimize anneal ramp rate to minimize oxide effects\n6. Qualify queue time limits by implant dose\n\n## Prevention Measures\n\n- Set dose-dependent queue time limits in scheduling system\n- Implement N2 storage for all high-dose wafers\n- Track implant-to-anneal queue time as process variable\n- Add surface quality inspection before anneal for high-dose lots\n\n**Severity**: Medium\n**Yield Impact**: 4.0% yield loss on high-dose wafers with extended queue",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random organic contamination on wafers after post-CMP clean. Contamination appears as streaky film under UV light. Affects all tools using Clean Chemical Batch CC-456. Previous batch CC-455 showed no contamination.\n\nProcess Context: Post-CMP clean uses proprietary organic solvent. New batch CC-456 received last week. Same supplier, same product number. No specification changes documented.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical batch quality variation - undocumented formulation or process change in CC-456 leaving organic residue\n\n**Evidence**:\n- Batch-specific (CC-456 affected, CC-455 clean) = incoming material issue\n- All tools using batch affected = not tool-specific\n- Organic residue consistent with cleaning solvent leaving film\n- Same product number but different quality = lot-to-lot variation\n- Streaky pattern suggests incomplete rinse or residue from chemical\n\n**Distinguishing Factor**: Chemical batch correlation = supplier quality issue\n\n## Corrective Actions\n\n1. Quarantine remaining CC-456 batch immediately\n2. Switch to reserve CC-455 inventory or other qualified batch\n3. Sample CC-456 for comparison analysis vs CC-455\n4. Contact supplier for batch investigation and root cause\n5. Request certificate of analysis comparison between batches\n6. Clean all affected tanks and lines before using new batch\n\n## Prevention Measures\n\n- Implement incoming chemical lot qualification testing\n- Perform comparative analysis of each batch vs reference\n- Establish supplier quality agreement with batch consistency requirements\n- Add residue test to chemical incoming inspection\n\n**Severity**: High - chemical quality issue affecting multiple tools\n**Yield Impact**: 5.8% yield loss on affected batch usage",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random surface damage on wafers after ion beam etch. Damage appears as shallow craters 10-50\u03bcm diameter. Affects wafers during first 30 minutes after tool startup, then stabilizes. Ion source warm-up suspected.\n\nProcess Context: Tool IBE-01 idles between lots. Ion source re-ignites after idle. Sputter target soak-in takes 15-20 minutes per specification. First wafers processed after only 10-minute soak.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient ion source conditioning after startup - target not fully stable causing particle ejection and beam non-uniformity\n\n**Evidence**:\n- First 30 minutes affected, then stabilizes = startup conditioning issue\n- 10-minute actual soak vs 15-20 minute spec = inadequate conditioning\n- Craters indicate particle bombardment or unstable ion species\n- Sputter target requires thermal equilibration for stable operation\n- Production started before source fully conditioned\n\n**Distinguishing Factor**: Startup-specific + below-spec soak time = conditioning issue\n\n## Corrective Actions\n\n1. Enforce minimum 20-minute source conditioning after any startup\n2. Run dummy wafers during conditioning period - do not process product\n3. Verify beam current stability meets spec before production (<\u00b12% variation)\n4. Check target condition - may need replacement if unstable after conditioning\n5. Monitor source parameters during startup for anomalies\n6. Implement source stability interlock to prevent early production start\n\n## Prevention Measures\n\n- Add source conditioning time to tool recipe with interlock\n- Automate beam stability verification before production enable\n- Track first-wafer-after-startup quality as source health indicator\n- Document minimum conditioning requirements in SOP\n\n**Severity**: Medium\n**Yield Impact**: 4.5% yield loss on first 30 minutes of production",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random polymer-like contamination on wafers, detected only by SEM (not visible on optical inspection). 100-200 nano-scale particles per wafer. Affects all wafers processed in Module 3 regardless of tool.\n\nProcess Context: Module 3 contains 6 process tools and shared mini-environment. Module ceiling FFU (Fan Filter Unit) at 8 years old. Other modules with newer FFUs show lower background particle levels.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Aging FFU outgassing - old fan filter unit releasing polymer particles from degraded gaskets, fan components, or filter media\n\n**Evidence**:\n- Module-wide (all 6 tools) = shared environment issue, not tool-specific\n- Nano-scale particles consistent with polymer degradation products\n- 8-year-old FFU exceeds typical 5-7 year service life\n- Other modules with newer FFUs cleaner = age correlation\n- Polymer materials in FFU (gaskets, fan components) degrade over time\n\n**Distinguishing Factor**: Module-wide + old FFU + polymer = FFU degradation\n\n## Corrective Actions\n\n1. Schedule FFU replacement for Module 3 as priority maintenance\n2. Perform detailed FFU inspection for polymer degradation sources\n3. Increase particle monitoring frequency until FFU replaced\n4. Consider temporary HEPA filtration enhancement in module\n5. Check fan motor bearings for wear (can shed particles)\n6. Test current filter efficiency - may be below 99.99% spec\n\n## Prevention Measures\n\n- Establish FFU replacement schedule at 7 years maximum\n- Implement annual FFU efficiency testing after 5 years\n- Track module-specific particle levels to identify aging equipment\n- Include polymer particle monitoring in contamination control program\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss across Module 3",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random crystal defects detected by X-ray diffraction after epitaxy. Defects appear as stacking faults 50-200 per cm\u00b2. Affects wafers from specific substrate supplier (Supplier B). Supplier A wafers clean.\n\nProcess Context: Both suppliers certified to same substrate specification. Supplier B provides 30% cost savings. Substrate incoming inspection passes specification. Epitaxy recipe identical for both.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Substrate quality variation from Supplier B - surface preparation or crystal quality differences not captured by incoming specification\n\n**Evidence**:\n- Supplier-specific (B affected, A clean) = incoming material issue\n- Incoming inspection passes = specification may be inadequate\n- Stacking faults initiated at substrate/epi interface\n- Lower cost supplier may have different surface preparation or CZ growth process\n- Crystal quality differences not detected by standard inspection\n\n**Distinguishing Factor**: Supplier-specific + incoming spec pass = hidden quality difference\n\n## Corrective Actions\n\n1. Quarantine remaining Supplier B substrates pending investigation\n2. Perform detailed surface analysis comparing Supplier A vs B (AFM, TEM, contamination)\n3. Add epitaxy qualification test for each incoming substrate lot\n4. Work with Supplier B to identify process difference\n5. Revise incoming specification to capture actual quality differences\n6. Consider surface preparation enhancement for Supplier B if defects are surface-related\n\n## Prevention Measures\n\n- Implement process-specific qualification testing for all substrate suppliers\n- Require equivalent epitaxy results, not just specification compliance\n- Add stacking fault density to substrate qualification criteria\n- Conduct regular supplier audits including process monitoring\n\n**Severity**: High - crystal defects affect device performance\n**Yield Impact**: 7.2% yield loss on Supplier B substrates",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random surface pitting on wafers after DI water rinse, 20-80 pits per wafer. Pits are 1-5\u03bcm diameter. Affects wafers rinsed at high flow rate (20 L/min). Lower flow rate (10 L/min) shows no pitting.\n\nProcess Context: Wet bench WET-DNS-06 DI rinse module. High flow rate introduced for faster cycle time. DI water source: 18.2 M\u03a9\u00b7cm, TOC <3 ppb. Same water quality at both flow rates.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cavitation damage from high-flow turbulence - excessive flow rate creates cavitation bubbles that collapse on wafer surface causing pitting\n\n**Evidence**:\n- Flow-rate specific (20 L/min affected, 10 L/min clean) = hydrodynamic effect\n- Same DI quality rules out water contamination\n- Pit morphology consistent with cavitation bubble collapse damage\n- High flow creates turbulent regime with localized low-pressure zones\n- Surfaces with thin films or patterns more susceptible to cavitation damage\n\n**Distinguishing Factor**: Flow-rate specific + same water quality = mechanical/hydrodynamic cause\n\n## Corrective Actions\n\n1. Reduce rinse flow rate to 10-15 L/min (below cavitation threshold)\n2. Optimize nozzle design to reduce turbulence at high flow\n3. Increase rinse time to compensate for lower flow if cycle time critical\n4. Evaluate alternative rinse methods (cascade, spray) less prone to cavitation\n5. Qualify maximum flow rate that avoids cavitation\n6. Run surface integrity test at various flow rates\n\n## Prevention Measures\n\n- Establish maximum flow rate limits based on cavitation threshold testing\n- Include surface damage testing in any flow rate optimization\n- Monitor for cavitation indicators (noise, vibration) at rinse stations\n- Document flow rate limits in recipe specifications\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss at high flow rate, 0% at qualified rate",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random micro-masking defects after etch creating \"grass\" or pillar structures. 10-50 affected sites per wafer. Pillars are 50-200nm tall. Occurs on Product A wafers only, not Product B processed on same tool.\n\nProcess Context: Both products use same etch recipe. Product A has 50nm more photoresist thickness than Product B. Same resist type and vendor for both products.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Resist sputtering from thicker resist creating micro-masking - thicker resist on Product A redeposits during etch, creating etch residue pillars\n\n**Evidence**:\n- Product-specific (A with thick resist affected, B clean) = resist-related\n- Same recipe and tool = not process or hardware issue\n- 50nm additional resist thickness on Product A creates more sputter material\n- Sputtered resist redeposits as micro-mask creating grass/pillars\n- Product B with thinner resist has insufficient sputter volume to cause issue\n\n**Distinguishing Factor**: Product-specific + resist thickness difference = resist sputtering mechanism\n\n## Corrective Actions\n\n1. Reduce resist thickness on Product A to match Product B if process allows\n2. Add overetch step with higher polymer-clearing conditions for Product A\n3. Increase ion bombardment component of etch to clear redeposited material\n4. Consider in-situ resist strip during etch to reduce available sputter source\n5. Optimize selectivity to minimize resist erosion/sputtering\n6. Run etch optimization DOE for Product A resist thickness\n\n## Prevention Measures\n\n- Qualify etch recipe for each resist thickness range\n- Document resist thickness limits for each etch recipe\n- Implement resist thickness monitoring before etch\n- Add micro-masking inspection to etch qualification\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss on Product A",
    "defect_type": "random",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic failure - wafer surface 100% damaged with plasma burn marks covering entire surface. Metallic discoloration visible. Failure occurred at wafer 12 of 25-wafer lot. Tool alarm: 'RF REFLECTED POWER HIGH - PROCESS ABORT'.\n\nProcess Context: Tool ETCH-LAM-05, Recipe POLY_GATE_ETCH. RF generator showed 95% reflected power spike at timestamp 14:32:45. Previous 11 wafers processed normally.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF matching network failure - catastrophic impedance mismatch causing uncontrolled plasma arc\n\n**Failure Mechanism**:\n- Matching network component failure (likely capacitor or inductor)\n- 95% reflected power indicates near-total impedance mismatch\n- Unmatched RF energy dissipated as destructive plasma arc on wafer surface\n- Metallic discoloration from electrode material sputtered by arc\n\n**Timeline Analysis**:\n- 14:32:45: RF reflected power spike to 95%\n- Failure was sudden (previous 11 wafers normal) indicating component failure, not gradual drift\n- Mid-lot failure pattern confirms equipment malfunction during process\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Do not process any wafers\n2. Quarantine wafer 12 and all subsequent wafers in loadlock\n3. Quarantine wafers 1-11 pending inspection (may have RF damage precursors)\n4. Lock out tool from scheduling system\n5. Post warning signage at tool\n\n## Investigation Steps\n\n1. Download full FDC data from 14:30:00 - 14:35:00\n2. Review RF forward/reflected power trends for wafers 1-11 for drift\n3. Inspect matching network capacitors and inductors for burn marks or failure\n4. Check RF cable connections for arcing damage\n5. Verify RF generator output power stability\n6. Measure matching network component values vs. specification\n\n## Prevention Measures\n\n- Implement RF reflected power interlock with immediate abort at >20% reflected\n- Add matching network component health monitoring to FDC\n- Schedule matching network PM at 15,000 RF-hours\n- Install redundant RF monitoring with automatic tool lockout\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% - wafer 12 destroyed; 44% of lot (11/25) potentially affected by RF stress",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Near-full contamination covering 95% of wafer surface with thick brown deposit. All 25 wafers in lot affected. Contamination appeared suddenly on first wafer after tool had been idle for 6 hours.\n\nProcess Context: Tool DEP-AMAT-03, TEOS oxide deposition. Tool idle 6 hours before lot start. No chamber conditioning performed. Alarm: 'CHAMBER PRESSURE EXCURSION - HIGH'.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber outgassing contamination after extended idle - condensed moisture and organics released in uncontrolled deposition during first process cycle\n\n**Failure Mechanism**:\n- 6-hour idle allowed moisture and organic contaminants to adsorb on chamber walls\n- No conditioning cycle before production\n- First wafer received massive contaminant dump during initial process heat-up\n- Pressure excursion from volatile contaminant release\n- Brown deposit consistent with organic decomposition products\n\n**Timeline Analysis**:\n- 6 hours idle with chamber at reduced temperature\n- First wafer of lot immediately affected = chamber conditioning issue\n- All wafers affected indicates chamber never recovered without intervention\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Chamber contaminated\n2. Quarantine all 25 wafers as scrap\n3. Do not open chamber without proper PPE (unknown contaminants)\n4. Isolate chemical delivery system\n5. Notify environmental safety if hazardous materials suspected\n\n## Investigation Steps\n\n1. Review FDC for pressure, temperature, and gas flow anomalies\n2. Analyze brown deposit by FTIR to identify composition\n3. Check precursor delivery system for decomposition or leaks\n4. Verify chamber hadn't been opened during idle (maintenance)\n5. Review idle state parameters - should maintain purge and temperature\n6. Check foreline and pump for backstreaming contamination\n\n## Prevention Measures\n\n- Implement mandatory chamber conditioning after idle >4 hours\n- Maintain elevated chuck temperature during idle (80\u00b0C minimum)\n- Continue N2 purge flow during all idle periods\n- Automate post-idle conditioning sequence before production enable\n- Add wafer count interlock requiring conditioning wafers after extended idle\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% - entire lot scrapped due to contamination",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic vacuum failure - wafer surface shows oxidation/discoloration across 90% of surface consistent with atmospheric exposure. Wafer 18 of 25 lot. Tool alarm: 'CHAMBER PRESSURE >100 TORR - EMERGENCY STOP'.\n\nProcess Context: Tool ETCH-LAM-08, metal etch process requiring <5 mTorr base pressure. Sudden pressure rise at 11:15:22 from 5 mTorr to atmosphere in 2 seconds. Facility reported no external events.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Catastrophic vacuum seal failure - O-ring rupture or gate valve seal failure causing immediate chamber venting to atmosphere\n\n**Failure Mechanism**:\n- 2-second pressure rise indicates large-area seal failure (not pinhole leak)\n- Atmospheric oxygen exposure during active plasma caused immediate wafer oxidation\n- Metal etch chemistry (chlorine-based) potentially created corrosive byproducts\n- Mid-lot failure indicates progressive seal degradation reaching failure point\n\n**Timeline Analysis**:\n- 11:15:22: Sudden pressure spike 5 mTorr \u2192 760 Torr (2 seconds)\n- Failure speed indicates major seal rupture, not gradual leak\n- Wafers 1-17 may have experienced declining vacuum without alarm\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Vacuum integrity compromised\n2. Do not open chamber - may contain corrosive gas residue\n3. Quarantine all 25 wafers - atmospheric exposure during etch\n4. Verify chamber exhaust is functioning (safety)\n5. Evacuate personnel from immediate tool area until gases confirmed safe\n6. Contact vacuum system specialist for seal assessment\n\n## Investigation Steps\n\n1. Review base pressure trend for wafers 1-17 for gradual degradation\n2. Perform helium leak check on all chamber seals\n3. Inspect chamber door O-ring for rupture or extrusion\n4. Check gate valve seals and actuator\n5. Verify slit valve integrity\n6. Review maintenance history - O-ring replacement schedule\n7. FDC analysis for pressure instability precursors\n\n## Prevention Measures\n\n- Implement continuous vacuum monitoring with tight alarm bands (\u00b10.5 mTorr)\n- Replace chamber O-rings at 50% of manufacturer rated cycles\n- Add leak-up rate test to daily qualification\n- Install redundant vacuum gauge with cross-check alarm\n- Implement predictive O-ring replacement based on cycle count and temperature exposure\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot loss - atmospheric exposure during active process",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete process failure - no film deposited on wafer, bare substrate visible across 100% of surface. Affects wafers 1-5 of lot, wafers 6-25 showed partial/thin film. Tool alarm: 'MFC-3 FLOW DEVIATION - OUT OF SPEC'.\n\nProcess Context: Tool DEP-AMAT-06, tungsten CVD deposition. MFC-3 controls WF6 precursor flow. FDC shows MFC-3 flow at 0 sccm vs. recipe setpoint 200 sccm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Mass flow controller (MFC-3) complete failure - WF6 precursor flow blocked causing no film deposition\n\n**Failure Mechanism**:\n- MFC-3 reading 0 sccm indicates complete flow stoppage\n- WF6 is tungsten source - without it, no W deposition possible\n- Partial recovery on wafers 6-25 suggests intermittent MFC operation\n- WF6 is corrosive gas - MFC internal valve seat may have corroded closed\n\n**Timeline Analysis**:\n- First wafer affected = failure existed before lot start\n- Wafers 1-5: Complete failure (0% deposition)\n- Wafers 6-25: Partial recovery (intermittent MFC operation)\n- MFC likely failed during previous lot or idle period\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - MFC not functioning correctly\n2. Quarantine all 25 wafers - film thickness out of specification\n3. Close WF6 supply valve upstream of MFC\n4. Verify no WF6 leak downstream of failed MFC\n5. Review previous lot for potential affected wafers\n\n## Investigation Steps\n\n1. Verify MFC-3 mechanical position (should match command)\n2. Test MFC response with N2 (safe gas) to verify valve operation\n3. Check MFC internal valve seat for corrosion or particle blockage\n4. Review MFC calibration history and last verification date\n5. Check WF6 bottle/cylinder pressure and supply valve status\n6. Verify MFC control cable and signal integrity\n7. Test MFC electronics/controller board\n\n## Prevention Measures\n\n- Implement MFC flow verification at recipe start (pre-check before wafer load)\n- Add MFC flow interlock - abort process if actual flow <80% of setpoint\n- Schedule MFC replacement for corrosive gases at 2-year intervals\n- Add redundant flow sensor downstream of critical MFCs\n- Implement zero-flow alarm with immediate tool lockout\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot loss - wafers 1-5 no film, wafers 6-25 out-of-spec thickness",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic contamination - thick metallic particles covering 85% of wafer surface. Particles are large (50-500\u03bcm) and visible to naked eye. Occurred simultaneously on two tools: ETCH-LAM-05 and ETCH-LAM-06 at 09:45.\n\nProcess Context: Both tools share common process gas delivery system. Facility alarm at 09:44: 'GAS CABINET B - REGULATOR FAILURE'. Gas cabinet B supplies Cl2 to both etch tools.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas regulator failure releasing contamination from corroded regulator internals into process gas stream\n\n**Failure Mechanism**:\n- Gas cabinet regulator catastrophic failure\n- Corroded regulator components (typically stainless steel, nickel, Hastelloy) released into Cl2 gas stream\n- Particles transported through gas lines to both connected tools\n- Multi-tool simultaneous failure confirms shared infrastructure root cause\n- Large particle size (50-500\u03bcm) indicates mechanical breakup of regulator components\n\n**Timeline Analysis**:\n- 09:44: Facility alarm - regulator failure\n- 09:45: Defects appear on both tools (1-minute propagation delay through gas lines)\n- Simultaneous multi-tool failure = facility issue, not tool-specific\n\n## Immediate Containment Actions\n\n1. **BOTH TOOLS DOWN IMMEDIATELY** - Shared contamination source\n2. Close Cl2 supply at gas cabinet isolation valve\n3. Quarantine all wafers from both tools processed after 09:44\n4. Evacuate area near gas cabinet (Cl2 safety concern)\n5. Notify facilities and gas delivery maintenance\n6. Check other tools connected to Gas Cabinet B\n\n## Investigation Steps\n\n1. Secure failed regulator for failure analysis (do not discard)\n2. Inspect gas lines from cabinet to tools for particle accumulation\n3. Check all regulators on Gas Cabinet B for similar degradation\n4. Review regulator maintenance and replacement history\n5. Verify gas purity specification being supplied\n6. Sample particles for composition analysis (confirm regulator material)\n7. Check upstream filter integrity\n\n## Prevention Measures\n\n- Implement inline particle filter at each tool gas inlet (point-of-use filtration)\n- Add gas cabinet regulator pressure stability monitoring\n- Replace Cl2 service regulators annually (corrosive service life)\n- Install redundant regulator with automatic switchover\n- Add downstream pressure monitoring to detect regulator failure\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% on both tools - multiple lots affected by facility failure",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete etch failure - film remains unaffected, 0% etch observed across entire wafer surface. All 25 wafers in lot show identical issue. Tool showed no alarms during processing.\n\nProcess Context: Tool ETCH-LAM-03. Recipe loaded shows 'OXIDE_BLANK_TEST' instead of production recipe 'OXIDE_MAIN_ETCH'. Operator logged recipe change at 07:15 for qualification wafer, production lot started at 08:00.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong recipe loaded - test recipe (no etch chemistry) used for production lot due to operator error in recipe selection\n\n**Failure Mechanism**:\n- OXIDE_BLANK_TEST is qualification recipe with no active etch chemistry\n- Production recipe OXIDE_MAIN_ETCH not loaded after qualification complete\n- No tool alarm because test recipe executed correctly (just wrong recipe)\n- Human error compounded by lack of recipe verification interlock\n\n**Timeline Analysis**:\n- 07:15: Operator changed to test recipe for qualification\n- 08:00: Production lot started without reverting to production recipe\n- All 25 wafers processed with wrong recipe\n- No alarms because no process parameter excursion occurred\n\n## Immediate Containment Actions\n\n1. **STOP LOT PROCESSING** - Wrong recipe in use\n2. Verify correct recipe now loaded for subsequent lots\n3. Quarantine all 25 wafers - require full rework\n4. Review operator actions and lot traveler documentation\n5. Check if other lots were similarly affected\n\n## Investigation Steps\n\n1. Review recipe change log for timeline of changes\n2. Verify lot traveler vs. actual recipe used\n3. Interview operator about qualification and production handoff\n4. Check if recipe verification step exists in work instructions\n5. Audit recipe management system for access controls\n6. Review FDC to confirm test recipe parameters (no etch chemistry)\n\n## Prevention Measures\n\n- Implement recipe-to-lot verification interlock (MES integration)\n- Require dual verification for any recipe change\n- Automatic recipe revert after qualification wafer completion\n- Add recipe confirmation step in production startup checklist\n- Implement recipe lockout after qualification - require explicit production enable\n- Add supervisor sign-off for recipe changes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot rework required - significant cycle time impact",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic thermal damage - wafer shows discoloration and warping across 100% of surface. Wafer physically deformed (>2mm bow). Occurred on wafer 3 of lot. Tool alarm: 'CHUCK TEMPERATURE >500\u00b0C - INTERLOCK TRIP'.\n\nProcess Context: Tool ETCH-LAM-09, designed for room temperature etch. Chuck temperature setpoint: 25\u00b0C. FDC shows chuck temp ramped from 25\u00b0C to 520\u00b0C over 45 seconds before interlock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chuck heater controller runaway - heater control loop failure causing uncontrolled temperature rise\n\n**Failure Mechanism**:\n- Heater controller failed in 'full power' state\n- Temperature feedback loop not controlling heater output\n- 45-second ramp from 25\u00b0C to 520\u00b0C indicates maximum heater power\n- Thermal shock caused wafer warping and material degradation\n- Interlock at 500\u00b0C provided late protection (damage already done)\n\n**Timeline Analysis**:\n- Wafers 1-2 normal (controller functioning)\n- Wafer 3 process start: controller failure occurred\n- 45-second uncontrolled ramp: 25\u00b0C \u2192 520\u00b0C\n- Interlock trip at 500\u00b0C stopped heating but damage complete\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Heater control failure\n2. Allow chamber to cool naturally - do not open hot\n3. Quarantine wafer 3 (destroyed) and wafers 1-2 (potential thermal stress)\n4. De-energize heater circuit at breaker\n5. Post thermal hazard warning at tool\n6. Do not restart until controller replaced and tested\n\n## Investigation Steps\n\n1. Review FDC temperature and heater power data for failure signature\n2. Check temperature controller output signal (stuck high?)\n3. Test thermocouple feedback circuit for open/short\n4. Inspect heater relay/SSR for welded contacts (common failure)\n5. Verify temperature controller PID settings unchanged\n6. Check for controller firmware/hardware fault codes\n7. Thermal image chuck to verify heater zone functionality\n\n## Prevention Measures\n\n- Add independent over-temperature sensor with hardware interlock (separate from controller)\n- Implement heater power monitoring with rate-of-rise alarm\n- Lower interlock setpoint to 200\u00b0C for room-temp processes\n- Add redundant temperature monitoring with cross-check\n- Schedule SSR/relay replacement at 50,000 cycles\n- Implement controller watchdog with automatic shutdown\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% wafer 3 destroyed; wafers 1-2 require thermal stress evaluation",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive arcing damage - wafer shows crater-like damage pits covering 95% of surface. Burn marks visible on wafer edge and flat. Occurred at first wafer after PM completion. Tool alarm: 'ARC DETECT - PROCESS ABORT'.\n\nProcess Context: Tool DEP-AMAT-05, PVD sputter deposition. PM completed 2 hours ago including target replacement and shield cleaning. Chamber pumped down post-PM. First qualification wafer showed severe arcing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-PM chamber conditioning failure - residual contamination or improper component installation causing severe plasma arcing\n\n**Failure Mechanism**:\n- PM activities introduced contamination or left conductive debris\n- Target or shield may be improperly seated/grounded\n- First wafer received full arc damage during plasma ignition\n- Crater damage from localized high-energy arc strikes\n- Edge/flat damage indicates arcing to grounded chamber components\n\n**Timeline Analysis**:\n- PM completed 2 hours ago\n- First wafer after PM = chamber condition issue\n- Arc detected immediately upon plasma ignition\n- No seasoning wafers run post-PM to condition chamber\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Chamber condition compromised\n2. Quarantine failed wafer as evidence\n3. Do not vent chamber until arcing source identified\n4. Review PM checklist for completion sign-off\n5. Contact PM technician for debrief\n\n## Investigation Steps\n\n1. Review PM documentation - what was done/changed?\n2. Vent and inspect chamber for:\n   - Target seating and electrical connection\n   - Shield positioning and grounding\n   - Conductive debris on insulators\n   - Tools or materials left in chamber\n3. Verify magnetron assembly properly reinstalled\n4. Check dark space shield gap (too small = arcing)\n5. Verify all RF/DC connections properly torqued\n6. Inspect for fingerprints or contamination on insulators\n\n## Prevention Measures\n\n- Require seasoning wafers (3-5 minimum) after any PM before production\n- Implement post-PM chamber inspection checklist with dual verification\n- Add low-power plasma test before production power levels\n- Take chamber photo post-PM for verification\n- Require supervisor sign-off for PM completion\n- Implement gradual power ramp-up protocol after PM\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% first wafer destroyed; tool unavailable until PM verified",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete film delamination - deposited film peeled off in sheets, affecting 100% of wafer surface. Multiple wafers (8-15 of lot) show identical delamination. Film appears intact but not adhered.\n\nProcess Context: Tool DEP-AMAT-07, Ti/TiN barrier deposition. Pre-clean module RF power showed 0W during wafers 8-15 (setpoint: 400W). Pre-clean failed silently. Chamber pressure normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-clean RF failure - sputter pre-clean step not executed, resulting in native oxide barrier preventing film adhesion\n\n**Failure Mechanism**:\n- Pre-clean RF generator failed (0W vs 400W setpoint)\n- No sputter cleaning of native oxide on wafer surface\n- Ti/TiN deposited on oxide layer = poor adhesion\n- Films mechanically intact but no chemical bonding to substrate\n- Failure was 'silent' - no alarm triggered for RF power loss\n\n**Timeline Analysis**:\n- Wafers 1-7: Pre-clean functioning (400W), good adhesion\n- Wafer 8: RF failed during or before this wafer\n- Wafers 8-15: No pre-clean (0W), complete delamination\n- No alarm indicated = monitoring gap for pre-clean power\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Pre-clean not functioning\n2. Quarantine wafers 8-15 (delaminated, scrap)\n3. Inspect wafers 1-7 for adhesion integrity\n4. Verify subsequent lots not affected\n5. Isolate pre-clean module for diagnosis\n\n## Investigation Steps\n\n1. Test pre-clean RF generator output\n2. Check RF cable and connections to pre-clean chamber\n3. Verify RF matching network functionality\n4. Review FDC for RF power trend prior to failure\n5. Check pre-clean interlock logic - why no alarm at 0W?\n6. Test RF generator on dummy load\n7. Inspect pre-clean chamber for damage from failed plasma\n\n## Prevention Measures\n\n- Implement RF power verification interlock - abort if <80% of setpoint\n- Add pre-clean effectiveness monitor (reflectivity change or electrical test)\n- Enable RF power alarm at \u00b110% deviation from setpoint\n- Add adhesion test wafer to qualification routine\n- Implement chamber-by-chamber RF power logging\n- Require pre-clean RF verification before deposition enable\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafers 8-15 (32% of lot scrapped)",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Total etch depth failure - etch depth measured at 2500nm vs target 500nm (5x over-etch). Film completely removed plus substrate attack on 95% of wafer. Occurred on wafers 20-25 of lot.\n\nProcess Context: Tool ETCH-LAM-06. Endpoint detector failed at wafer 20. FDC shows endpoint signal flat-lined at wafer 20. Tool continued to run for full timed etch (normally endpoint would stop earlier).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Endpoint detector failure with inadequate backup - optical endpoint system failed, tool defaulted to maximum timed etch causing severe over-etch\n\n**Failure Mechanism**:\n- Endpoint detector signal lost (flat-lined) at wafer 20\n- System defaulted to time-based etch (maximum allowed time)\n- Without endpoint, etch continued ~5x longer than needed\n- Over-etch removed target film plus 2000nm of substrate\n- No alarm for endpoint signal loss during process\n\n**Timeline Analysis**:\n- Wafers 1-19: Endpoint functioning, correct etch depth\n- Wafer 20: Endpoint failed mid-process\n- Wafers 20-25: Timed etch = 5x over-etch\n- 6 wafers affected before lot completed\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Endpoint system failed\n2. Quarantine wafers 20-25 (destroyed by over-etch)\n3. Verify wafers 1-19 etch depth in specification\n4. Do not run production until endpoint restored\n5. Check if subsequent lots were affected\n\n## Investigation Steps\n\n1. Check endpoint optical system (viewport, fiber optic, detector)\n2. Clean viewport - may be coated/blocked\n3. Test endpoint detector response with reference signal\n4. Review FDC for endpoint signal quality degradation prior to failure\n5. Verify endpoint algorithm settings unchanged\n6. Check fiber optic cable for damage or contamination\n7. Test photodetector/spectrometer functionality\n\n## Prevention Measures\n\n- Implement endpoint signal quality interlock - abort if signal lost\n- Add backup timed etch with SHORTER default (not maximum)\n- Enable endpoint signal strength alarm at start of each wafer\n- Add endpoint detector health check to daily qualification\n- Implement dual-endpoint system for critical etch steps\n- Set maximum etch time at 1.5x expected (not 5x)\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafers 20-25 (24% of lot destroyed)",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic photoresist failure - resist completely missing from 90% of wafer surface. Pattern not transferred. All 25 wafers show varying degrees of resist loss (50-90%). First lot of day.\n\nProcess Context: Tool COAT-TEL-05, resist coat and bake. Resist bottle changed last night. New resist lot number RC-2024-456. Hot plate temperature reading normal. First lot processed at 06:00 AM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong resist type loaded - resist lot RC-2024-456 is incompatible chemistry (possibly developer-soluble or wrong spin characteristics)\n\n**Failure Mechanism**:\n- New resist lot either:\n  - Wrong resist type entirely (image reversal or other)\n  - Degraded/expired resist\n  - Incorrect viscosity causing throw-off during spin\n- Resist either didn't adhere or dissolved during subsequent develop\n- Variable loss (50-90%) indicates inconsistent failure mechanism\n- First lot of day with new bottle = resist change is root cause\n\n**Timeline Analysis**:\n- Last night: Resist bottle changed to RC-2024-456\n- 06:00 AM: First lot started\n- All 25 wafers affected = issue present from start\n- Resist change is common factor\n\n## Immediate Containment Actions\n\n1. **STOP PROCESSING** - Suspect resist in use\n2. Quarantine all 25 wafers\n3. Remove suspect resist bottle RC-2024-456\n4. Verify resist lot number matches work order/specification\n5. Check previous resist lot inventory for backup\n6. Do not resume until resist verified\n\n## Investigation Steps\n\n1. Verify resist lot RC-2024-456 label vs. purchase order specification\n2. Check incoming resist QC certificate for correct product type\n3. Compare viscosity of new lot to specification\n4. Test resist on bare wafer to verify coat and develop behavior\n5. Check resist expiration date\n6. Verify resist bottle wasn't mislabeled by supplier\n7. Review bottle changeover procedure\n\n## Prevention Measures\n\n- Implement resist barcode verification at bottle load\n- Require test wafer after any resist bottle change\n- Add incoming QC viscosity check for all resist lots\n- Implement MES interlock - verify resist lot vs. product requirement\n- Add resist type verification to morning startup checklist\n- Dual verification for resist bottle changes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot loss - resist failure prevents pattern transfer",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive contamination event - black particulate contamination covering 85% of wafer surface. Particles appear to be carbon/soot. Three consecutive lots affected (75 wafers total) before discovery.\n\nProcess Context: Tool FURN-TEL-02, diffusion furnace. Facility reported minor power fluctuation at 02:15 AM. No tool alarms. Carbon particles consistent with organic material combustion.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Power fluctuation caused incomplete organic combustion in furnace - organic contaminants partially burned creating soot deposition\n\n**Failure Mechanism**:\n- Power fluctuation at 02:15 AM disrupted furnace temperature profile\n- Residual organics in tube experienced incomplete combustion\n- Carbon/soot generated and deposited on wafer surfaces\n- No alarm because temperature recovered within spec band\n- Night shift processed 3 lots before defect discovered\n\n**Timeline Analysis**:\n- 02:15 AM: Power fluctuation (facility event)\n- ~02:20 AM onwards: Contaminated lots processed\n- 75 wafers affected before morning inspection\n- 6+ hours of contaminated production\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Furnace tube contaminated\n2. Quarantine all 75 wafers (3 lots)\n3. Review all lots processed after 02:15 AM\n4. Do not open furnace hot - safety concern\n5. Notify facilities about power fluctuation investigation\n6. Check other furnaces for similar contamination\n\n## Investigation Steps\n\n1. Review power quality log at 02:15 AM (voltage, frequency, duration)\n2. Analyze soot composition to confirm source (organic combustion)\n3. Identify organic contamination source in furnace tube\n4. Check tube loading mechanism for lubricant contamination\n5. Verify O2 flow during power fluctuation (may have dropped)\n6. Review process recipes active at 02:15 AM\n7. Inspect furnace tube for carbon deposits\n\n## Prevention Measures\n\n- Install UPS on critical furnace controls for power quality immunity\n- Add particle monitoring with automatic alarm to furnace module\n- Implement post-power-event automatic qualification requirement\n- Add furnace tube inspection to shift handoff checklist\n- Enable automatic lot hold for any facility event during processing\n- Install power quality monitoring with tool-specific alerting\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for 75 wafers - major production loss from undetected event",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete implant failure - no dopant detected across 100% of wafer surface. Sheet resistance measurement shows substrate value (no implant). All wafers in lot (25) identically affected.\n\nProcess Context: Tool IMP-AMAT-01. Ion beam current reading: 0.5 mA (setpoint: 15 mA). Dose controller showed normal dose integration. Faraday cup reading incorrect.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Faraday cup failure - beam current measurement incorrect, dose controller received false signal while actual beam current near zero\n\n**Failure Mechanism**:\n- Faraday cup providing incorrect current reading\n- Dose controller integrated false signal = showed 'normal' dose\n- Actual beam current 0.5 mA (3% of required)\n- Implant dose ~3% of target = effectively zero\n- No alarm because dose controller thought integration was correct\n\n**Timeline Analysis**:\n- All 25 wafers affected = failure existed before lot start\n- Likely Faraday cup failed during previous lot or idle\n- Dose controller masked the failure by showing normal integration\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Dose measurement system compromised\n2. Quarantine all 25 wafers (require full re-implant)\n3. Review previous lots for similar dose failures\n4. Check sheet resistance of recent lots retrospectively\n5. Isolate Faraday cup for analysis\n\n## Investigation Steps\n\n1. Test Faraday cup response with known beam current\n2. Check Faraday cup aperture for blockage or damage\n3. Verify Faraday cup suppression electrode functionality\n4. Check picoammeter calibration and cables\n5. Inspect cup for carbon buildup from resist outgassing\n6. Verify cup positioning mechanism\n7. Test with alternate beam current measurement method\n\n## Prevention Measures\n\n- Implement dual beam current measurement (Faraday cup + charge integration)\n- Add beam current reasonableness check (compare to source output)\n- Enable dose uniformity monitor check each wafer\n- Add sheet resistance spot-check for implant verification\n- Implement dose rate alarm (dose/time should match beam current)\n- Require daily Faraday cup calibration verification\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot requires re-implant - significant cycle time penalty",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Severe backside contamination transferred to frontside - metallic particles (Cu) visible across 80% of front surface after flip and process. Backside showed severe Cu contamination. 12 wafers affected.\n\nProcess Context: Wafers processed through backside Cu deposition, then flipped for frontside process. Chuck vacuum held contaminated backside directly. Front side contamination appeared after frontside process on ETCH-LAM-02.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from backside Cu to frontside via chuck contact - frontside chuck contacted Cu-contaminated backside, transferring particles\n\n**Failure Mechanism**:\n- Backside Cu deposition left residual Cu particles on wafer back\n- Wafer flipped for frontside processing\n- Frontside tool chuck (ETCH-LAM-02) contacted contaminated backside\n- Cu particles transferred from backside to chuck\n- Chuck then contacted frontside when wafer placed\n- Chuck now contaminated, affecting subsequent wafers\n\n**Timeline Analysis**:\n- Backside Cu process completed\n- Wafers flipped and loaded to frontside tool\n- First frontside wafer contaminated chuck\n- 12 wafers affected as chuck accumulated contamination\n\n## Immediate Containment Actions\n\n1. **ETCH-LAM-02 DOWN** - Chuck contaminated with Cu\n2. Quarantine all 12 affected wafers\n3. Check subsequent wafers for Cu cross-contamination\n4. Isolate all wafers from backside Cu flow for inspection\n5. Notify Cu contamination as fab-wide alert (Cu kills gate oxide)\n\n## Investigation Steps\n\n1. Sample ETCH-LAM-02 chuck surface for Cu\n2. Review backside Cu process for edge/backside exclusion adequacy\n3. Check backside clean step between Cu dep and frontside process\n4. Verify wafer handling procedure specifies backside clean\n5. Review tool dedication rules (Cu vs. non-Cu flows)\n6. Audit all wafers from backside Cu lot for contamination\n\n## Prevention Measures\n\n- Implement mandatory backside clean after backside Cu processes\n- Dedicate frontside tools for Cu vs. non-Cu flows (no mixing)\n- Add backside Cu inspection before frontside processing\n- Implement backside exclusion verification for Cu deposition\n- Install non-contact wafer handling for Cu-contaminated wafers\n- Add Cu contamination monitoring to frontside tools\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for 12 wafers plus potential Cu contamination of downstream wafers",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic oxidation - wafer surface completely oxidized with 500nm thermal oxide (expected 10nm). Surface appears rainbow colored from thick oxide interference. All 25 wafers affected. Occurred during 'native oxide removal' step.\n\nProcess Context: Tool FURN-TEL-03. Recipe called for N2 anneal but O2 was delivered instead. Gas cabinet shows O2 valve open, N2 valve closed. Manual valve operation required after cabinet PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas selection error - O2 valve opened instead of N2 after PM, resulting in oxidation instead of inert anneal\n\n**Failure Mechanism**:\n- Gas cabinet PM required manual valve restoration\n- O2 valve opened, N2 valve closed (inverted from requirement)\n- Recipe expected N2 for inert anneal\n- O2 delivered instead, causing massive thermal oxidation\n- High temperature furnace rapidly grew 500nm oxide\n\n**Timeline Analysis**:\n- Gas cabinet PM completed\n- Manual valve settings incorrect (O2 open, N2 closed)\n- First lot processed with wrong gas\n- All 25 wafers oxidized before error discovered\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Wrong gas connected\n2. Correct gas cabinet valve settings immediately (N2 open, O2 closed)\n3. Quarantine all 25 wafers (oxide must be removed)\n4. Verify correct gas flowing before restart\n5. Review all tools connected to same gas cabinet\n\n## Investigation Steps\n\n1. Review PM procedure for valve restoration step\n2. Verify valve labels are clear and unambiguous\n3. Check if gas verification step exists in PM procedure\n4. Interview technician about PM execution\n5. Verify gas cabinet interlock with process recipe\n6. Check if pre-process gas verification was performed\n7. Review similar incidents for recurring pattern\n\n## Prevention Measures\n\n- Implement gas cabinet valve position verification with checklist\n- Add inline gas analyzer to verify gas type before process\n- Install solenoid valves with recipe-controlled selection (eliminate manual)\n- Require dual sign-off for manual valve operations\n- Add pre-process gas sampling to qualification routine\n- Implement gas cabinet status display in tool GUI\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot requires oxide strip and rework - significant cycle time impact",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete focus failure - all patterns severely defocused across 100% of wafer surface. CD measurements show 200nm CD (target 45nm). Images completely unusable. Occurred on wafers 1-3 of lot, then tool stopped.\n\nProcess Context: Tool LITH-ASML-02. Auto-focus system showed erratic readings. Tool alarm: 'LEVEL SENSOR SIGNAL LOW' at wafer 1 start. Operator acknowledged alarm and continued processing.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Level sensor failure with alarm override - auto-focus system malfunctioning but operator proceeded despite warning alarm\n\n**Failure Mechanism**:\n- Level sensor signal low = auto-focus cannot determine wafer height\n- Without accurate level sensing, focus position completely wrong\n- 200nm CD vs 45nm target indicates ~500nm focus error\n- Operator acknowledged alarm but did not stop processing\n- 3 wafers destroyed before tool auto-stopped\n\n**Timeline Analysis**:\n- Wafer 1 start: Level sensor alarm appeared\n- Operator acknowledged and continued\n- Wafers 1-3 processed with non-functional auto-focus\n- Tool eventually stopped (likely sensor completely failed)\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Level sensor not functioning\n2. Quarantine wafers 1-3 (require rework)\n3. Review operator action - alarm acknowledgment without investigation\n4. Verify lot not continued on other tools with same issue\n5. Document alarm sequence and operator response\n\n## Investigation Steps\n\n1. Check level sensor optical system (laser, detector, alignment)\n2. Clean level sensor optics - contamination common cause\n3. Test sensor response on reference surface\n4. Review alarm history for prior level sensor warnings\n5. Verify sensor calibration current\n6. Check sensor electronics and cables\n7. Review operator training records for alarm response\n\n## Prevention Measures\n\n- Make level sensor alarm a hard interlock (cannot override without supervisor)\n- Implement focus verification measurement on first die before full exposure\n- Re-train operators: alarm = STOP and investigate, never continue\n- Add level sensor health check to wafer start sequence\n- Implement alarm acknowledgment requiring documented investigation\n- Remove operator ability to bypass critical alarms\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for 3 wafers; operator error compounded equipment failure",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer shattered during process - wafer broke into multiple pieces inside chamber. Tool alarm: 'WAFER PRESENCE ERROR' followed by process abort. Fragment of wafer embedded in electrostatic chuck.\n\nProcess Context: Tool DEP-AMAT-08, high-stress film deposition at 400\u00b0C. Wafer showed pre-existing edge chip (3mm). Wafer passed incoming inspection as 'minor chip - acceptable'. Film stress: 1.2 GPa tensile.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stress-induced fracture propagation from pre-existing edge chip - high-stress film combined with thermal stress exceeded fracture threshold at chip location\n\n**Failure Mechanism**:\n- Pre-existing 3mm edge chip created stress concentration point\n- High-stress film (1.2 GPa tensile) added significant wafer stress\n- 400\u00b0C process temperature created thermal stress\n- Combined stress exceeded Si fracture strength at chip location\n- Crack propagated from chip causing catastrophic shatter\n\n**Timeline Analysis**:\n- Wafer with edge chip accepted into production\n- Film deposition increased stress accumulation\n- Fracture occurred mid-process when stress exceeded threshold\n- Wafer pieces contaminated chamber\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Chamber contaminated with wafer fragments\n2. Do not attempt wafer retrieval - sharp Si fragments\n3. Quarantine any remaining wafers from same lot\n4. Document wafer condition from incoming inspection records\n5. Plan chamber disassembly and cleaning (major maintenance)\n\n## Investigation Steps\n\n1. Review incoming wafer inspection criteria\n2. Determine if 3mm chip should have been rejected\n3. Calculate stress budget for this process with edge defects\n4. Review historical wafer breakage incidents for patterns\n5. Assess chamber damage from embedded fragments\n6. Determine if ESC requires replacement\n7. Clean and inspect all chamber components for Si contamination\n\n## Prevention Measures\n\n- Tighten incoming wafer inspection: reject any edge chip >1mm\n- Implement edge inspection before high-stress processes\n- Add wafer stress budget calculation considering edge defects\n- Install wafer breakage detection with immediate process abort\n- Reduce film stress if possible for damaged-edge-tolerant process\n- Implement automatic wafer grading to route edge-defect wafers to low-stress processes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% wafer loss + major tool downtime for chamber restoration",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete chemical attack - wafer surface shows massive pitting and material removal across 95% of surface. Pitting depth 5-50\u03bcm. Affected wafers have completely different appearance than expected.\n\nProcess Context: Tool WET-DNS-03. Bath showed wrong chemical. Expected: SC1 (NH4OH/H2O2/H2O). Actual per sample: BOE (Buffered Oxide Etch, HF-based). Chemical drums recently changed by facilities.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wrong chemical in bath - BOE (HF-based) loaded instead of SC1, causing severe oxide and silicon attack\n\n**Failure Mechanism**:\n- Chemical drum changeover error by facilities\n- BOE (HF) loaded into SC1 tank\n- HF aggressively attacks oxide and silicon\n- SC1 recipe executed with HF = catastrophic etching\n- No inline chemical verification caught the error\n\n**Timeline Analysis**:\n- Facilities changed chemical drums (unclear when)\n- Wrong drum connected to SC1 tank\n- Production processed wafers with BOE instead of SC1\n- Massive material loss before error discovered\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN IMMEDIATELY** - Wrong chemical in bath\n2. Drain and quarantine bath contents (HF safety protocol)\n3. Quarantine all affected wafers\n4. Review lot history - how many lots processed since drum change?\n5. Alert facilities to halt any drum changeovers\n6. Implement HF safety protocols for tool area\n\n## Investigation Steps\n\n1. Sample bath and verify chemical composition\n2. Trace drum changeover records - which drum was connected?\n3. Verify drum labeling - correct or mislabeled?\n4. Review facilities chemical change procedure\n5. Check if chemical verification step exists/was followed\n6. Determine total wafer impact (all lots since changeover)\n7. Interview facilities personnel about changeover\n\n## Prevention Measures\n\n- Implement chemical drum barcode verification at connection\n- Add inline chemical concentration monitor (conductivity or pH)\n- Require dual verification for any chemical drum change\n- Install chemical identification interlock (different fittings for different chemicals)\n- Add pre-process chemical verification sampling\n- Implement chemical lot tracking in MES\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for all affected lots - potentially multiple lots before discovery",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Catastrophic contamination - thick yellow-brown film covering 90% of wafer surface after CVD. Film appears oily and smears when touched. Not the expected oxide film. First wafer after long idle (72 hours).\n\nProcess Context: Tool DEP-AMAT-01, TEOS oxide deposition. Tool idle 72 hours over holiday weekend. Chamber pressure showed unusual behavior during first wafer pump-down. Foreline pump oil recently changed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pump oil backstreaming - foreline pump oil migrated into chamber during extended idle, depositing on wafer during first process\n\n**Failure Mechanism**:\n- Tool idle 72 hours with pump running but chamber isolated\n- New pump oil may have higher vapor pressure than previous\n- Oil vapor backstreamed through foreline into chamber\n- First wafer pump-down cycle drew oil-contaminated vacuum\n- Oil deposited on wafer surface during processing heat-up\n\n**Timeline Analysis**:\n- Pump oil changed (date unknown)\n- 72-hour idle over holiday weekend\n- First wafer severely contaminated\n- Yellow-brown oily film = hydrocarbon contamination\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Chamber oil-contaminated\n2. Do not process additional wafers\n3. Quarantine contaminated wafer\n4. Verify pump oil type vs. specification\n5. Vent chamber with N2 (do not expose oil to process gases)\n\n## Investigation Steps\n\n1. Sample chamber surface and analyze for oil composition\n2. Compare new oil specification to previous oil\n3. Check pump oil fill level (overfill can cause backstreaming)\n4. Verify pump oil type is compatible with process chemicals\n5. Check foreline valve and molecular sieve trap condition\n6. Review idle state pump configuration (should have isolation)\n7. Determine if chamber bake can remove contamination\n\n## Prevention Measures\n\n- Install molecular sieve trap between pump and chamber\n- Implement foreline isolation valve closing during idle\n- Verify pump oil specification matches tool requirements\n- Require chamber conditioning after any idle >24 hours\n- Add pump oil change to tool-specific PM checklist (not just pump PM)\n- Implement pump-down rate monitoring to detect backstreaming\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% first wafer; major chamber clean required before production",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Massive particle burst - wafer surface shows >10,000 particles per cm\u00b2, completely covering surface. Particles appeared instantly at process start. Particle count dropped on subsequent wafers (5000, 2000, 500...) indicating particle washout.\n\nProcess Context: Tool ETCH-LAM-04. First lot after chamber wet clean PM. No seasoning wafers processed. Chamber wet cleaned with IPA wipe. First production wafer received full particle burst.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate post-PM chamber conditioning - wet clean residue and loosened particles released onto first production wafer\n\n**Failure Mechanism**:\n- Chamber wet cleaned with IPA during PM\n- IPA residue and loosened particles remained on surfaces\n- No seasoning wafers to capture contamination\n- First production wafer received full contamination dump\n- Decreasing counts (10000\u21925000\u21922000\u2192500) indicates particle washout pattern\n\n**Timeline Analysis**:\n- PM completed with wet clean\n- No conditioning/seasoning step performed\n- First production wafer: >10,000 particles/cm\u00b2\n- Subsequent wafers: decreasing (washout pattern)\n\n## Immediate Containment Actions\n\n1. **STOP LOT** - First wafers contaminated\n2. Quarantine first 5+ wafers (heavily contaminated)\n3. Continue processing remaining wafers if counts approach baseline\n4. Review PM procedure for missing conditioning step\n5. Document PM execution vs. specification\n\n## Investigation Steps\n\n1. Review PM procedure - is seasoning step required?\n2. Verify PM technician followed complete procedure\n3. Check conditioning wafer count requirement post-wet-clean\n4. Review particle trend to determine when baseline reached\n5. Compare to previous PM events for consistency\n6. Audit PM completion documentation\n\n## Prevention Measures\n\n- Add mandatory seasoning wafer requirement to PM (minimum 10 wafers)\n- Implement particle count qualification before production release\n- Create interlock: PM complete flag requires particle qual passed\n- Add automatic seasoning sequence to PM workflow\n- Require PWP test with <100 particles/wafer before production enable\n- Document seasoning requirements in PM specification\n\n**Severity**: CRITICAL\n**Yield Impact**: First wafer 100% loss; subsequent wafers degraded; 5-10 wafers likely affected",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete pattern destruction - resist pattern collapsed/melted across 100% of wafer. Pattern appears to have flowed together forming continuous film. Occurred at wafer 15 of lot after normal wafers 1-14.\n\nProcess Context: Tool COAT-TEL-02, post-exposure bake (PEB) at 110\u00b0C. FDC shows hot plate temperature spike to 185\u00b0C at wafer 15 start, then returned to 110\u00b0C. Hot plate controller showed fault code.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hot plate temperature overshoot - controller malfunction caused 75\u00b0C overshoot, melting photoresist pattern\n\n**Failure Mechanism**:\n- Hot plate controller fault caused temperature spike to 185\u00b0C\n- Photoresist glass transition temperature ~130-140\u00b0C\n- At 185\u00b0C, resist exceeded softening point and flowed\n- Pattern collapsed and merged into continuous film\n- Controller recovered to 110\u00b0C after damage done\n\n**Timeline Analysis**:\n- Wafers 1-14: Normal PEB at 110\u00b0C, patterns intact\n- Wafer 15: Temperature spike to 185\u00b0C at start\n- Pattern destroyed within seconds of overshoot\n- Controller returned to setpoint but too late\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Hot plate controller fault\n2. Quarantine wafer 15 (destroyed)\n3. Inspect wafers 1-14 for thermal stress effects\n4. Verify subsequent wafers not processed\n5. Document controller fault code for analysis\n\n## Investigation Steps\n\n1. Analyze controller fault code meaning\n2. Check thermocouple for intermittent connection\n3. Verify heater power control (SSR) not stuck on\n4. Review temperature trend prior to spike for warnings\n5. Test controller with dummy plate heating cycles\n6. Check if fault is reproducible or random\n7. Verify over-temperature interlock setpoint and function\n\n## Prevention Measures\n\n- Lower over-temperature interlock from current level to 120\u00b0C (resist-safe)\n- Add independent over-temperature sensor with hardware cutoff\n- Implement rate-of-rise alarm (>5\u00b0C/second = fault)\n- Require wafer-present interlock for heater enable\n- Add temperature stability verification before wafer transfer\n- Schedule controller preventive replacement at 3-year intervals\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafer 15; wafers 1-14 may have thermal stress effects",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Total contamination - thick metallic coating (appears silver) covering 100% of wafer surface. Not a thin film - appears to be several microns of deposited material. Single wafer affected (wafer 8), adjacent wafers clean.\n\nProcess Context: Tool DEP-AMAT-04, PVD chamber with multiple targets (Ti, TiN, Al). Target rotation mechanism showed error at wafer 8. Wrong target was positioned for deposition. Target shutter remained open.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target rotation mechanism failure - wrong target (Al) positioned with shutter open, depositing thick Al layer instead of intended thin film\n\n**Failure Mechanism**:\n- Target rotation motor/encoder failed during wafer 8 positioning\n- Al target moved into deposition position instead of Ti target\n- Shutter opened for expected Ti deposition\n- Al sputtered at high rate onto wafer surface\n- Several microns deposited before process timer stopped\n- Single wafer affected because error occurred during that specific cycle\n\n**Timeline Analysis**:\n- Wafers 1-7: Correct target (Ti), normal processing\n- Wafer 8: Target rotation error, Al target positioned\n- Full Al deposition occurred (process completed)\n- Wafers 9+: Rotation may have recovered (or tool stopped)\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Target rotation mechanism failed\n2. Quarantine wafer 8 (completely wrong film)\n3. Verify wafers 9-25 film composition (were they correct?)\n4. Check wafers 1-7 for correct film\n5. Do not move target rotation until diagnosed\n\n## Investigation Steps\n\n1. Test target rotation mechanism functionality\n2. Check rotation motor, encoder, and home sensor\n3. Verify target position feedback vs. actual position\n4. Review FDC for target position at each wafer\n5. Check for mechanical binding or debris in rotation mechanism\n6. Verify shutter interlock with target position\n7. Confirm target ID matches rotation position\n\n## Prevention Measures\n\n- Implement target position verification before shutter open\n- Add target optical identification sensor\n- Require target position = recipe target before process enable\n- Implement dual verification (encoder + limit switch)\n- Add post-deposition film verification (OES or reflectivity)\n- Create shutter interlock requiring correct target position\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for wafer 8; adjacent wafers require film verification",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Severe electrical arcing damage - wafer shows catastrophic damage with melted regions and vaporized material covering 85% of surface. Occurred during electrostatic chuck (ESC) clamping. First wafer of shift.\n\nProcess Context: Tool ETCH-LAM-01. ESC voltage: 2000V standard. Wafer had abnormal backside coating from previous process deviation. ESC current spike detected: 500mA (normal <1mA).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: ESC arcing through abnormal backside coating - wafer backside condition created conductive path causing electrical discharge\n\n**Failure Mechanism**:\n- Wafer backside had abnormal coating from upstream deviation\n- Coating may have been conductive or created weak dielectric\n- ESC voltage (2000V) arced through coating to grounded chuck\n- 500mA arc current (500x normal) caused massive thermal damage\n- Material vaporization from arc energy\n\n**Timeline Analysis**:\n- Previous process deviation created abnormal backside\n- Wafer reached ETCH-LAM-01 as first wafer of shift\n- ESC clamping initiated arc immediately\n- Catastrophic damage in milliseconds\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - ESC potentially damaged\n2. Quarantine destroyed wafer\n3. Identify source lot - check all wafers for abnormal backside\n4. Review previous process deviation records\n5. Inspect ESC for arc damage (pitting, coating damage)\n6. Do not load wafers with abnormal backside to ESC tools\n\n## Investigation Steps\n\n1. Analyze destroyed wafer backside coating composition\n2. Identify upstream process that created abnormal coating\n3. Measure backside resistivity of affected lot wafers\n4. Check ESC for damage requiring replacement\n5. Review lot traveler for deviation records\n6. Determine if backside inspection could have caught issue\n7. Verify ESC arc detection system functionality\n\n## Prevention Measures\n\n- Implement backside inspection after any process deviation\n- Add backside resistivity check before ESC loading\n- Create ESC wafer acceptance criteria for backside condition\n- Implement arc detection with immediate voltage cutoff\n- Lower ESC voltage for first wafer (soft start)\n- Route deviation wafers through non-ESC tools if backside abnormal\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% wafer destroyed + potential ESC damage requiring repair",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Complete lithography failure - no pattern transferred, entire wafer shows uniform resist with no features. Exposure appears to have not occurred. All 25 wafers in lot identical (no exposure). Tool showed normal cycle completion.\n\nProcess Context: Tool LITH-ASML-01. Reticle stage showed 'RETICLE NOT PRESENT' error cleared before lot start. Operator verified reticle in library. Exposure energy log shows 0 mJ/cm\u00b2 for all wafers.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle load failure - reticle not actually loaded to exposure position despite library verification and error clear\n\n**Failure Mechanism**:\n- 'RETICLE NOT PRESENT' error occurred before lot\n- Operator verified reticle in library (storage) but not at exposure position\n- Error cleared without actually loading reticle\n- Exposure executed with no reticle = 0 mJ/cm\u00b2 dose\n- Tool showed normal cycle because dose timer completed\n\n**Timeline Analysis**:\n- Pre-lot: Reticle presence error\n- Operator verified library (wrong location)\n- Error cleared, lot started\n- All 25 wafers: 0 dose exposure\n- No pattern transfer\n\n## Immediate Containment Actions\n\n1. **STOP LOT** - Reticle not loaded\n2. Quarantine all 25 wafers (require strip and recoat)\n3. Verify reticle location and load status\n4. Document alarm/error sequence and operator actions\n5. Load correct reticle before any restart\n\n## Investigation Steps\n\n1. Verify reticle physical location (library vs. stage)\n2. Review reticle load sequence log\n3. Confirm reticle stage sensor functionality\n4. Test reticle handler pick-and-place mechanism\n5. Review error clear procedure - what verification required?\n6. Check if exposure interlock exists for reticle presence\n7. Interview operator about error handling procedure\n\n## Prevention Measures\n\n- Implement reticle presence interlock - cannot expose without reticle confirmed\n- Add exposure energy verification - abort if dose reads 0\n- Require supervisor approval to clear reticle errors\n- Create dose integration interlock (if dose <threshold, alarm)\n- Add first-wafer pattern verification before continuing lot\n- Train operators: library verification \u2260 stage verification\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% lot requires strip and rework - significant cycle time impact",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Wafer destroyed by incorrect chemistry - surface shows aggressive chemical attack with 80% material removal. Wafer thickness reduced from 775\u03bcm to 650\u03bcm. Occurred during what should have been standard clean.\n\nProcess Context: Tool WET-DNS-05. Production recipe SC1_STD_CLEAN executed. However, recipe parameter showed etch time: 600 seconds (normal: 60 seconds). 10x longer than specification. Recipe was recently modified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe parameter error - etch time modified to 600s (10x intended) during recent recipe update, causing over-etching\n\n**Failure Mechanism**:\n- Recipe modification introduced typing error: 600s vs 60s\n- 10x longer etch time in SC1 caused excessive Si removal\n- 125\u03bcm material loss from extended chemical exposure\n- Recipe change not verified before production use\n- Single digit error had catastrophic impact\n\n**Timeline Analysis**:\n- Recent recipe modification (date unknown)\n- 600s parameter entered (should be 60s)\n- First lot with modified recipe destroyed\n- 10x over-etch occurred\n\n## Immediate Containment Actions\n\n1. **TOOL DOWN** - Recipe contains error\n2. Quarantine all wafers processed with modified recipe\n3. Immediately revert recipe to previous version\n4. Review all recent recipe changes\n5. Check other lots that may have used this recipe\n\n## Investigation Steps\n\n1. Identify when recipe was modified and by whom\n2. Review recipe change log and approval\n3. Verify what verification steps were (not) performed\n4. Check recipe management system change control process\n5. Compare modified recipe to original parameter-by-parameter\n6. Determine if other parameters were also incorrectly modified\n7. Review recipe change request documentation\n\n## Prevention Measures\n\n- Implement recipe parameter change verification (dual sign-off)\n- Add parameter reasonableness checks (time cannot exceed 2x nominal)\n- Require test wafer before any recipe modification goes to production\n- Enable recipe version control with difference highlighting\n- Implement parameter change limits in recipe editor\n- Require process engineering approval for any time/temperature changes\n\n**Severity**: CRITICAL\n**Yield Impact**: 100% for all wafers processed with erroneous recipe",
    "defect_type": "near_full",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Standard lot inspection of Lot W2024-8847 (25 wafers). Defect density measured at 0.08 defects/cm\u00b2 across lot. No systematic spatial pattern observed on wafer maps. Random distribution consistent with baseline.\n\nProcess Context: Full process flow through ETCH-LAM-05, DEP-AMAT-03, LITH-ASML-02. All FDC parameters within specification. Yield: 94.8%. Target yield range: 92-96%.",
    "output": "## Analysis\n\n**Finding**: No systematic defect pattern detected - normal baseline operation\n\n**Assessment**:\n- Defect density 0.08/cm\u00b2 is well below 0.15/cm\u00b2 threshold\n- Random distribution with no spatial clustering indicates normal particle background\n- Yield at 94.8% is within target range (92-96%)\n- All tools operating within FDC specification bands\n- No tool, recipe, or chamber correlation identified\n\n## Recommendation\n\n**No corrective action required**\n\nCurrent process is operating at expected baseline. Continue standard monitoring:\n- Daily defect density trending\n- Weekly yield SPC review\n- Routine PM schedule maintenance\n\nIf defect density exceeds 0.12/cm\u00b2 on 3 consecutive lots, escalate for investigation.\n\n**Severity**: None\n**Yield Impact**: Within specification - no impact",
    "defect_type": "none",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Random sample inspection of 5 wafers from Lot W2024-9102. Wafer-to-wafer particle counts: 12, 8, 15, 11, 9 (average: 11 particles/wafer). All counts below 20-particle specification limit. No edge ring, center, or localized patterns.\n\nProcess Context: Lot processed through standard FEOL flow. Tool FURN-TEL-02 (diffusion), WET-DNS-03 (clean), DEP-AMAT-06 (CVD). All tools passed morning qualification. Chamber at 8,500 RF-hours.",
    "output": "## Analysis\n\n**Finding**: Normal particle performance - within baseline specification\n\n**Assessment**:\n- Average 11 particles/wafer is below 20-particle limit\n- Wafer-to-wafer variation (8-15) is normal statistical spread\n- No systematic spatial pattern (edge ring, center, localized) observed\n- All tools operating normally per morning qualification\n- Chamber RF-hours (8,500) within operating range\n\n## Recommendation\n\n**No corrective action required**\n\nParticle performance is nominal. Continue standard operations:\n- Maintain current PM schedule for all tools\n- Continue routine particle monitoring\n- Track chamber performance toward 10,000 RF-hour PM interval\n\n**Severity**: None\n**Yield Impact**: Within specification - nominal operation",
    "defect_type": "none",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Yield analysis for Lot W2024-7765. Final yield: 95.2% (Target: 93-97%). Defect Pareto shows normal distribution across categories: random particles (45%), nuisance (30%), edge exclusion (20%), other (5%). No single category exceeds historical baseline.\n\nProcess Context: High-volume production lot, standard product flow. 12 process tools involved. All tools within SPC control limits. No FDC alerts during processing.",
    "output": "## Analysis\n\n**Finding**: Normal yield performance with expected defect distribution\n\n**Assessment**:\n- Yield 95.2% within 93-97% target range\n- Defect Pareto distribution matches historical baseline:\n  - Random particles (45%) - expected as primary contributor\n  - Nuisance defects (30%) - normal level of non-killer defects\n  - Edge exclusion (20%) - standard edge die loss\n  - Other (5%) - typical residual category\n- No anomalous spikes in any defect category\n- All 12 process tools operating within control limits\n- Zero FDC alerts indicates stable process\n\n## Recommendation\n\n**No corrective action required**\n\nLot performance is nominal. Process is in control:\n- Continue standard production\n- Maintain routine SPC monitoring\n- No investigation needed\n\n**Severity**: None\n**Yield Impact**: Within specification - meeting production targets",
    "defect_type": "none",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Post-etch inspection of Lot W2024-6654 (25 wafers). Etch uniformity: 98.2% (spec >97%). CD uniformity: 1.8% (spec <3%). Defect density: 0.05/cm\u00b2 (spec <0.1/cm\u00b2). No pattern anomalies detected. All wafers pass visual inspection.\n\nProcess Context: Tool ETCH-LAM-07, Recipe POLY_GATE_V2. Chamber at 5,200 RF-hours since last PM. Endpoint detection functioned normally on all wafers.",
    "output": "## Analysis\n\n**Finding**: Excellent etch performance - all metrics well within specification\n\n**Assessment**:\n- Etch uniformity 98.2% exceeds 97% minimum by healthy margin\n- CD uniformity 1.8% well within 3% specification\n- Defect density 0.05/cm\u00b2 is half of 0.1/cm\u00b2 limit\n- No systematic pattern anomalies\n- Endpoint detection stable across lot\n- Chamber at mid-life (5,200 of typical 10,000 RF-hour PM interval)\n\n## Recommendation\n\n**No corrective action required**\n\nProcess is performing above baseline expectations:\n- Continue production with current recipe\n- Maintain standard monitoring\n- Next PM scheduled at ~10,000 RF-hours\n- Current performance validates process control\n\n**Severity**: None\n**Yield Impact**: Better than specification - optimal operation",
    "defect_type": "none",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Weekly qualification wafer results for CVD tool DEP-AMAT-02. Film thickness: 502nm (target 500nm \u00b110nm). Uniformity: 1.2% (spec <2%). Particle count: 8 particles/wafer (spec <15). All metrics nominal.\n\nProcess Context: Tool running 24/7 production. 18,500 wafers since last PM. Next PM scheduled at 20,000 wafers. No customer complaints on recent lots.",
    "output": "## Analysis\n\n**Finding**: Tool qualification passed - all parameters nominal\n\n**Assessment**:\n- Film thickness 502nm within 490-510nm specification\n- Uniformity 1.2% well under 2% limit\n- Particle count 8/wafer under 15/wafer limit\n- Tool approaching PM interval (18,500/20,000 wafers) but metrics stable\n- No degradation trend observed\n- Customer feedback positive\n\n## Recommendation\n\n**No corrective action required**\n\nTool is qualified for continued production:\n- Continue 24/7 operation\n- Monitor metrics approaching PM interval\n- Execute scheduled PM at 20,000 wafers as planned\n- No early intervention needed based on current performance\n\n**Severity**: None\n**Yield Impact**: Within specification - tool performing well",
    "defect_type": "none",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: End-of-line electrical test results for Lot W2024-5589. Bin 1 (good die): 94.1%. Bin 2 (parametric): 3.2%. Bin 3+ (hard fail): 2.7%. All bins within historical baseline. Wafer maps show normal random distribution of failing die.\n\nProcess Context: Advanced node product, 28-layer process. Lot processed over 6-week cycle time. No hold events during processing. Die yield matches sister lots from same time period.",
    "output": "## Analysis\n\n**Finding**: Electrical test results within normal baseline - no systematic issue\n\n**Assessment**:\n- Bin 1 at 94.1% matches historical baseline for this product\n- Parametric failures (3.2%) are expected level for this design\n- Hard failures (2.7%) show no elevated signature\n- Wafer maps show random distribution (no pattern indicating process issue)\n- Sister lot comparison confirms typical performance\n- No correlation to specific process step or tool\n\n## Recommendation\n\n**No corrective action required**\n\nLot performance is nominal:\n- Ship lot to inventory\n- Continue standard production\n- No process investigation warranted\n- Normal statistical variation observed\n\n**Severity**: None\n**Yield Impact**: Within specification - meets product requirements",
    "defect_type": "none",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Incoming substrate inspection for Lot SUB-2024-334 (50 wafers). Surface particle count: average 2.3 particles/wafer (spec <5). Scratch inspection: 0 wafers with scratches. Edge chip inspection: 1 wafer with minor chip (<0.5mm, acceptable). All wafers within specification.\n\nProcess Context: Substrate supplier: Vendor A (qualified supplier). Lot manufactured 2 weeks ago. Certificate of analysis matches purchase specification.",
    "output": "## Analysis\n\n**Finding**: Incoming substrate quality acceptable - meets all specifications\n\n**Assessment**:\n- Particle count 2.3/wafer well under 5/wafer limit\n- Zero scratches is excellent incoming quality\n- Single minor edge chip (<0.5mm) within acceptance criteria\n- Vendor A is qualified supplier with good track record\n- COA documentation complete and matches spec\n- Lot age (2 weeks) is acceptable storage duration\n\n## Recommendation\n\n**No corrective action required**\n\nSubstrate lot is qualified for production:\n- Release lot to fab floor\n- No special handling required\n- Continue standard incoming inspection protocol\n- Maintain supplier qualification status\n\n**Severity**: None\n**Yield Impact**: Within specification - substrates meet quality requirements",
    "defect_type": "none",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Cleanroom environmental monitoring weekly report. Bay 3 particle counts: 0.3 particles/ft\u00b3 @ 0.1\u03bcm (spec <1.0). Temperature: 68.2\u00b0F \u00b10.3\u00b0F (spec 68\u00b0F \u00b11\u00b0F). Humidity: 44.5% RH (spec 45% \u00b15%). AMC levels: all species <0.5 ppb (spec <1 ppb).\n\nProcess Context: Bay 3 houses critical lithography tools. HEPA filters at 6 months service (12-month replacement interval). No facility events reported.",
    "output": "## Analysis\n\n**Finding**: Cleanroom environment excellent - all parameters well within specification\n\n**Assessment**:\n- Particle count 0.3/ft\u00b3 is less than 1/3 of specification limit\n- Temperature stability \u00b10.3\u00b0F exceeds \u00b11\u00b0F requirement\n- Humidity 44.5% within 40-50% specification band\n- AMC levels all <0.5 ppb provide 2x margin to 1 ppb limit\n- HEPA filters at 50% of service life with no degradation\n- No facility upsets to investigate\n\n## Recommendation\n\n**No corrective action required**\n\nCleanroom performing excellently:\n- Continue standard environmental monitoring\n- HEPA replacement scheduled for 6 months (no early change needed)\n- Current environment supports high-yield production\n- Maintain current HVAC settings\n\n**Severity**: None\n**Yield Impact**: Within specification - optimal manufacturing environment",
    "defect_type": "none",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP tool qualification for CMP-AMAT-01. Removal rate: 3250 \u00c5/min (target 3200 \u00b1200). Uniformity: 3.8% (spec <5%). Defect density: 0.12/cm\u00b2 (spec <0.2/cm\u00b2). Dishing: 180\u00c5 (spec <250\u00c5). All within range.\n\nProcess Context: Tool returned from PM 48 hours ago. 500 wafers processed since PM. Consumables (pad, slurry) at 20% of lifetime.",
    "output": "## Analysis\n\n**Finding**: CMP tool qualified - post-PM performance nominal\n\n**Assessment**:\n- Removal rate 3250 \u00c5/min within 3000-3400 range\n- Uniformity 3.8% under 5% specification\n- Defect density 0.12/cm\u00b2 well under 0.2 limit\n- Dishing 180\u00c5 provides 70\u00c5 margin to 250\u00c5 spec\n- Post-PM ramp (500 wafers) shows stable performance\n- Consumables have 80% remaining life\n\n## Recommendation\n\n**No corrective action required**\n\nTool is qualified for production:\n- Continue standard operation\n- PM recovery successful\n- Track performance at 1000, 2000, 5000 wafers for trend\n- Next consumable change at ~80% lifetime\n\n**Severity**: None\n**Yield Impact**: Within specification - PM successful",
    "defect_type": "none",
    "source": "attempt5"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Shift handoff report - Day shift to Swing shift. 8 lots completed, all with yield >93% (target). 0 tool down events. 0 quality holds. 3 lots in process (all running normally). Equipment OEE: 87% (target >85%).\n\nProcess Context: Normal production day. All scheduled PMs completed on time. No facility events. Chemical deliveries received and qualified. Full staffing.",
    "output": "## Analysis\n\n**Finding**: Shift performance normal - all metrics at or above target\n\n**Assessment**:\n- 8 lots completed with 100% yield compliance (all >93%)\n- Zero tool down events indicates stable equipment\n- Zero quality holds means no process excursions\n- 3 lots in process running normally\n- OEE 87% exceeds 85% target\n- All PMs on schedule\n- No facility or supply chain issues\n\n## Recommendation\n\n**No corrective action required**\n\nShift handoff summary:\n- Production proceeding normally\n- Continue standard operations for swing shift\n- No open issues requiring attention\n- Monitor lots in process to completion\n\n**Severity**: None\n**Yield Impact**: Within specification - successful production shift",
    "defect_type": "none",
    "source": "attempt5"
  }
]