# machine
A custom Instruction Set Architecture (USA) with assembler written in Python and an emulator written in Rust.

* 64bit instruction set with 8 general purpose integer register
* RISC architecture (no indirect adressing mode etc.)

Initial documentation is in the doc/ directory.

## LLVM backend
An LLVM backend for the ISA is developed here: 
https://github.com/fotcorn/machine-llvm-backend
