
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.68

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx$_DFFE_PN1P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ tx$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: tx_start (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.03    0.00    0.00    0.20 v tx_start (in)
                                         tx_start (net)
                  0.00    0.00    0.20 v _160_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.14    0.12    0.32 ^ _160_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _037_ (net)
                  0.14    0.00    0.32 ^ _161_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.00    0.07    0.06    0.38 v _161_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _017_ (net)
                  0.07    0.00    0.38 v state[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    0.03   library hold time
                                  0.03   data required time
-----------------------------------------------------------------------------
                                  0.03   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    21    0.20    1.52    1.65    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.52    0.00    1.85 ^ bit_index[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_index[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.48    9.52   library recovery time
                                  9.52   data required time
-----------------------------------------------------------------------------
                                  9.52   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  7.68   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.05    0.24    0.52    0.52 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.24    0.00    0.52 ^ _095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.59 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _090_ (net)
                  0.08    0.00    0.59 v _184_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.11    0.21    0.80 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _091_ (net)
                  0.11    0.00    0.80 v _100_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.04    0.14    0.37    1.17 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _058_ (net)
                  0.14    0.00    1.17 v _101_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.07    0.12    0.24    1.41 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _059_ (net)
                  0.12    0.00    1.41 v _102_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.13    0.08    0.16    1.57 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _060_ (net)
                  0.08    0.00    1.57 v _103_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.19    1.76 v _103_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _061_ (net)
                  0.09    0.00    1.76 v _105_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.25    0.15    1.91 ^ _105_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _000_ (net)
                  0.25    0.00    1.91 ^ bit_index[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.91   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_index[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                  7.93   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_index[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    21    0.20    1.52    1.65    1.85 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.52    0.00    1.85 ^ bit_index[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.85   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_index[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.48    9.52   library recovery time
                                  9.52   data required time
-----------------------------------------------------------------------------
                                  9.52   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  7.68   slack (MET)


Startpoint: clk_counter[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_index[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clk_counter[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.05    0.24    0.52    0.52 ^ clk_counter[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         clk_counter[1] (net)
                  0.24    0.00    0.52 ^ _095_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    0.59 v _095_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _090_ (net)
                  0.08    0.00    0.59 v _184_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.11    0.21    0.80 v _184_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _091_ (net)
                  0.11    0.00    0.80 v _100_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     3    0.04    0.14    0.37    1.17 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         _058_ (net)
                  0.14    0.00    1.17 v _101_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     3    0.07    0.12    0.24    1.41 v _101_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _059_ (net)
                  0.12    0.00    1.41 v _102_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.13    0.08    0.16    1.57 v _102_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _060_ (net)
                  0.08    0.00    1.57 v _103_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.19    1.76 v _103_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _061_ (net)
                  0.09    0.00    1.76 v _105_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.25    0.15    1.91 ^ _105_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _000_ (net)
                  0.25    0.00    1.91 ^ bit_index[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.91   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ bit_index[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -1.91   data arrival time
-----------------------------------------------------------------------------
                                  7.93   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.55e-03   1.03e-03   1.30e-08   5.58e-03  44.8%
Combinational          5.11e-03   1.75e-03   2.10e-08   6.86e-03  55.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.66e-03   2.78e-03   3.40e-08   1.24e-02 100.0%
                          77.7%      22.3%       0.0%
