#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Sep 16 13:57:30 2019
# Process ID: 3540
# Current directory: /home/alex/GitHub/zynq-dna
# Command line: vivado zynq-dna.xpr
# Log file: /home/alex/GitHub/zynq-dna/vivado.log
# Journal file: /home/alex/GitHub/zynq-dna/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project zynq-dna.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 6510.141 ; gain = 491.137 ; free physical = 11457 ; free virtual = 15932
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Sep 16 13:58:36 2019] Launched synth_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/runme.log
[Mon Sep 16 13:58:36 2019] Launched impl_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/runme.log
update_compile_order -fileset sources_1
open_bd_design {/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:module_ref:zynq_AXI_DNA_v1_0:1.0 - zynq_AXI_DNA_v1_0_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd>
validate_bd_design -force
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-927] Following properties on pin /zynq_AXI_DNA_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
make_wrapper -files [get_files /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run design_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_AXI_DNA_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_AXI_DNA_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
[Mon Sep 16 14:03:40 2019] Launched design_1_synth_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_synth_1/runme.log
[Mon Sep 16 14:03:40 2019] Launched synth_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Mon Sep 16 14:08:45 2019] Launched impl_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Sep 16 14:12:51 2019] Launched impl_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets reset_rtl_1] [get_bd_nets proc_sys_reset_0_interconnect_aresetn] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_ports reset_rtl]
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-927] Following properties on pin /zynq_AXI_DNA_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ps8_0_axi_periph/ARESETN
/ps8_0_axi_periph/S00_ARESETN
/ps8_0_axi_periph/M00_ARESETN
/ps8_0_axi_periph/S01_ARESETN
/zynq_AXI_DNA_v1_0_0/s00_axi_aresetn

delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD] [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_FPD] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_cells ps8_0_axi_periph]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/zynq_AXI_DNA_v1_0_0/s00_axi} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins zynq_AXI_DNA_v1_0_0/s00_axi]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/zynq_AXI_DNA_v1_0_0/s00_axi} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
generate_target all [get_files  /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-927] Following properties on pin /zynq_AXI_DNA_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_zynq_ultra_ps_e_0_0_pl_clk0 
Wrote  : </home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_AXI_DNA_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 8 design_1_synth_1
[Mon Sep 16 14:20:44 2019] Launched design_1_synth_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/alex/GitHub/zynq-dna/zynq-dna.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/zynq-dna/zynq-dna.ip_user_files -ipstatic_source_dir /home/alex/GitHub/zynq-dna/zynq-dna.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/questa} {ies=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/ies} {xcelium=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/xcelium} {vcs=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Sep 16 14:21:46 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_synth_1/runme.log
synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/runme.log
[Mon Sep 16 14:21:46 2019] Launched impl_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/runme.log
file mkdir /home/alex/GitHub/zynq-dna/zynq-dna.sdk
file copy -force /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/design_1_wrapper.sysdef /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/alex/GitHub/zynq-dna/zynq-dna.sdk -hwspec /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/alex/GitHub/zynq-dna/zynq-dna.sdk -hwspec /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/alex/GitHub/zynq-dna/zynq-dna.sdk -hwspec /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/alex/GitHub/zynq-dna/zynq-dna.sdk -hwspec /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/alex/GitHub/zynq-dna/zynq-dna.sdk -hwspec /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/alex/GitHub/zynq-dna/zynq-dna.sdk -hwspec /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_cells ila_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_ila:1.1 system_ila_0
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
create_bd_cell: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 8398.699 ; gain = 622.574 ; free physical = 1406 ; free virtual = 9117
endgroup
delete_bd_objs [get_bd_cells system_ila_0]
update_module_reference design_1_zynq_AXI_DNA_v1_0_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_zynq_AXI_DNA_v1_0_0_0 from zynq_AXI_DNA_v1_0_v1_0 1.0 to zynq_AXI_DNA_v1_0_v1_0 1.0
Wrote  : </home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_zynq_AXI_DNA_v1_0_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_zynq_AXI_DNA_v1_0_0_0 from zynq_AXI_DNA_v1_0_v1_0 1.0 to zynq_AXI_DNA_v1_0_v1_0 1.0
Wrote  : </home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd> 
update_module_reference design_1_zynq_AXI_DNA_v1_0_0_0
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'zynq_AXI_DNA_v1_0'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "zynq_AXI_DNA_v1_0" of HDL file "/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/read_dna.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/new/read_dna.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'zynq_AXI_DNA_v1_0'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
generate_target all [get_files  /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : </home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_AXI_DNA_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
reset_run design_1_synth_1
launch_runs -jobs 8 design_1_synth_1
[Mon Sep 16 16:42:17 2019] Launched design_1_synth_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/alex/GitHub/zynq-dna/zynq-dna.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/zynq-dna/zynq-dna.ip_user_files -ipstatic_source_dir /home/alex/GitHub/zynq-dna/zynq-dna.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/questa} {ies=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/ies} {xcelium=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/xcelium} {vcs=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Sep 16 16:42:54 2019] Launched design_1_synth_1, synth_1...
Run output will be captured here:
design_1_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_synth_1/runme.log
synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/runme.log
[Mon Sep 16 16:42:54 2019] Launched impl_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/runme.log
open_bd_design {/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_cells zynq_AXI_DNA_v1_0_0]
update_compile_order -fileset sources_1
update_module_reference design_1_zynq_AXI_DNA_v1_0_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'zynq_AXI_DNA_v1_0'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
create_bd_cell -type module -reference AXI_DNA_v1_0 AXI_DNA_v1_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/AXI_DNA_v1_0_0/s00_axi} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins AXI_DNA_v1_0_0/s00_axi]
</AXI_DNA_v1_0_0/s00_axi/reg0> is being mapped into </zynq_ultra_ps_e_0/Data> at <0xA0000000 [ 4K ]>
INFO: [Vivado 12-5777] IP Instance 'design_1_zynq_AXI_DNA_v1_0_0_0' cannot be used in a module reference: 
delete_ip_run [get_files -of_objects [get_fileset design_1] /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [Project 1-386] Moving file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd' from fileset 'design_1' to fileset 'sources_1'.
set_property synth_checkpoint_mode Hierarchical [get_files  /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : </home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] design_1_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_DNA_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 8845.914 ; gain = 0.000 ; free physical = 1128 ; free virtual = 8966
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_zynq_ultra_ps_e_0_0_synth_1 design_1_rst_ps8_0_100M_0_synth_1 design_1_xbar_1_synth_1 design_1_AXI_DNA_v1_0_0_0_synth_1 design_1_auto_ds_1_synth_1 design_1_auto_pc_1_synth_1 design_1_auto_ds_0_synth_1 design_1_auto_pc_0_synth_1}
[Mon Sep 16 16:47:32 2019] Launched design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_rst_ps8_0_100M_0_synth_1, design_1_xbar_1_synth_1, design_1_AXI_DNA_v1_0_0_0_synth_1, design_1_auto_ds_1_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_ds_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_zynq_ultra_ps_e_0_0_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_rst_ps8_0_100M_0_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_rst_ps8_0_100M_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_xbar_1_synth_1/runme.log
design_1_AXI_DNA_v1_0_0_0_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_AXI_DNA_v1_0_0_0_synth_1/runme.log
design_1_auto_ds_1_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_auto_ds_1_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_ds_0_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_auto_ds_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/alex/GitHub/zynq-dna/zynq-dna.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/alex/GitHub/zynq-dna/zynq-dna.ip_user_files/sim_scripts -ip_user_files_dir /home/alex/GitHub/zynq-dna/zynq-dna.ip_user_files -ipstatic_source_dir /home/alex/GitHub/zynq-dna/zynq-dna.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/modelsim} {questa=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/questa} {ies=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/ies} {xcelium=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/xcelium} {vcs=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/vcs} {riviera=/home/alex/GitHub/zynq-dna/zynq-dna.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Sep 16 16:48:06 2019] Launched design_1_zynq_ultra_ps_e_0_0_synth_1, design_1_rst_ps8_0_100M_0_synth_1, design_1_xbar_1_synth_1, design_1_AXI_DNA_v1_0_0_0_synth_1, design_1_auto_ds_1_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_ds_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_zynq_ultra_ps_e_0_0_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_1_rst_ps8_0_100M_0_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_rst_ps8_0_100M_0_synth_1/runme.log
design_1_xbar_1_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_xbar_1_synth_1/runme.log
design_1_AXI_DNA_v1_0_0_0_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_AXI_DNA_v1_0_0_0_synth_1/runme.log
design_1_auto_ds_1_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_auto_ds_1_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_ds_0_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_auto_ds_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: /home/alex/GitHub/zynq-dna/zynq-dna.runs/synth_1/runme.log
[Mon Sep 16 16:48:06 2019] Launched impl_1...
Run output will be captured here: /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8981.980 ; gain = 0.000 ; free physical = 3462 ; free virtual = 9071
file copy -force /home/alex/GitHub/zynq-dna/zynq-dna.runs/impl_1/design_1_wrapper.sysdef /home/alex/GitHub/zynq-dna/zynq-dna.sdk/design_1_wrapper.hdf

regenerate_bd_layout
