

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 02:40:04 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1096798456|  1096809016|  10.968 sec|  10.968 sec|  1096798456|  1096809016|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |                   |     Latency (cycles)    |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name     |     min    |     max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW         |  1096798455|  1096809015|  73119897 ~ 73120601|          -|          -|     15|        no|
        | + BH              |       19750|       19750|                  790|          -|          -|     25|        no|
        |  ++ PAD           |           4|           4|                    1|          -|          -|      4|        no|
        |  ++ BH.2          |         765|         765|                    3|          -|          -|    255|        no|
        | + TILE_OUT        |    73100144|    73100848|    9137518 ~ 9137606|          -|          -|      8|        no|
        |  ++ LOAD_WEIGHTS  |        2104|        2104|                  263|          -|          -|      8|        no|
        |   +++ K           |         261|         261|                   29|          -|          -|      9|        no|
        |    ++++ K.1       |          27|          27|                    3|          -|          -|      9|        no|
        |  ++ OUT_ROW_COL   |     8912760|     8912760|                  257|          -|          -|  34680|        no|
        +-------------------+------------+------------+---------------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 26 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 14 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 3 
24 --> 25 
25 --> 23 
26 --> 27 2 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 40 
36 --> 37 35 
37 --> 38 36 
38 --> 39 
39 --> 37 
40 --> 41 44 
41 --> 42 
42 --> 43 
43 --> 40 
44 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 45 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 46 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights"   --->   Operation 47 'read' 'conv1_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 48 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 49 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_0, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_31, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w1, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_25, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_24, void @empty_23, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %h" [src/conv1.cpp:31]   --->   Operation 54 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_OUT" [src/conv1.cpp:31]   --->   Operation 55 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%h_4 = load i8 %h" [src/conv1.cpp:31]   --->   Operation 56 'load' 'h_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %h_4, i8 255" [src/conv1.cpp:31]   --->   Operation 57 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_OUT.split, void %for.end76" [src/conv1.cpp:31]   --->   Operation 58 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %h_4" [src/conv1.cpp:31]   --->   Operation 59 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [src/conv1.cpp:31]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:31]   --->   Operation 61 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%br_ln85 = br void %PAD.i" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 62 'br' 'br_ln85' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [src/conv1.cpp:64]   --->   Operation 63 'ret' 'ret_ln64' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln85, void %for.inc42.i, i5 0, void %TILE_OUT.split" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 64 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 %add_ln85_1, void %for.inc42.i, i13 0, void %TILE_OUT.split" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 65 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.82ns)   --->   "%add_ln85_1 = add i13 %phi_mul, i13 263" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 66 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i5 %bh" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 67 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.78ns)   --->   "%icmp_ln85 = icmp_eq  i5 %bh, i5 25" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 68 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.78ns)   --->   "%add_ln85 = add i5 %bh, i5 1" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 69 'add' 'add_ln85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %PAD.i.split, void %OUT.preheader" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 70 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln88 = add i6 %zext_ln85, i6 60" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 71 'add' 'add_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln88 = sext i6 %add_ln88" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 72 'sext' 'sext_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.76ns)   --->   "%add_ln88_1 = add i10 %sext_ln88, i10 %zext_ln31" [src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 73 'add' 'add_ln88_1' <Predicate = (!icmp_ln85)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln88_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 74 'bitselect' 'tmp_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln88_1, i10 254" [src/srcnn.cpp:56->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 75 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln85)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln88_1, i32 9" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 76 'bitselect' 'tmp_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_6, i10 0, i10 254" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 77 'select' 'select_ln55' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp_5, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 78 'or' 'or_ln55' <Predicate = (!icmp_ln85)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln88_1" [src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33]   --->   Operation 79 'select' 'hclamp' <Predicate = (!icmp_ln85)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 80 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln90_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 81 'bitconcatenate' 'shl_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i12 %shl_ln90_1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 82 'sext' 'sext_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.89ns)   --->   "%sub_ln90 = sub i20 %shl_ln, i20 %sext_ln90" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 83 'sub' 'sub_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln90_2 = sext i20 %sub_ln90" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 84 'sext' 'sext_ln90_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.08ns)   --->   "%add_ln90 = add i64 %sext_ln90_2, i64 %input_ftmap_read" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 85 'add' 'add_ln90' <Predicate = (!icmp_ln85)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln90, i32 2, i32 63" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln90_1 = sext i62 %trunc_ln" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 87 'sext' 'sext_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln90_1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 88 'getelementptr' 'i1_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.08ns)   --->   "%add_ln91 = add i64 %add_ln90, i64 1016" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 89 'add' 'add_ln91' <Predicate = (!icmp_ln85)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln91, i32 2, i32 63" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 90 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i62 %trunc_ln2" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 91 'sext' 'sext_ln91' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln91" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 92 'getelementptr' 'i1_addr_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.42ns)   --->   "%br_ln35 = br void %OUT" [src/conv1.cpp:35]   --->   Operation 93 'br' 'br_ln35' <Predicate = (icmp_ln85)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 94 [8/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 94 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 95 [7/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 95 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 96 [8/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 96 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 97 [6/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 97 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 98 [7/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 98 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [5/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 99 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 100 [6/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 100 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [4/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 101 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [5/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 102 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 103 [3/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 103 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 104 [4/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 104 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 105 [2/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 105 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 106 [3/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 106 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 107 [1/8] (7.30ns)   --->   "%i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 107 'readreq' 'i1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 108 [2/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 108 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 109 [1/1] (7.30ns)   --->   "%i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 109 'read' 'i1_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 110 [1/8] (7.30ns)   --->   "%i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 110 'readreq' 'i1_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 112 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i1_addr_read_1" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 113 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (7.30ns)   --->   "%i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 114 'read' 'i1_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i1_addr_1_read" [src/conv1.cpp:91->src/conv1.cpp:33]   --->   Operation 115 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln94 = br void %for.inc.i" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 116 'br' 'br_ln94' <Predicate = true> <Delay = 0.42>

State 14 <SV = 13> <Delay = 2.83>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%p = phi i3 %add_ln94, void %for.inc.i.split, i3 0, void %PAD.i.split" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 117 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i3 %p" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 118 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.82ns)   --->   "%add_ln96 = add i13 %phi_mul, i13 %zext_ln96" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 119 'add' 'add_ln96' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i13 %add_ln96" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 120 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln96_1" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 121 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i3 %p" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 122 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.67ns)   --->   "%icmp_ln94 = icmp_eq  i3 %p, i3 4" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 123 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.67ns)   --->   "%add_ln94 = add i3 %p, i3 1" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 124 'add' 'add_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.inc.i.split, void %for.end.i" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 125 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 127 'specloopname' 'specloopname_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln96 = store i32 %left, i13 %input_fm_buffer_2_0_addr" [src/conv1.cpp:96->src/conv1.cpp:33]   --->   Operation 128 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6575> <RAM>
ST_14 : Operation 129 [1/1] (0.77ns)   --->   "%add_ln97 = add i9 %zext_ln94, i9 259" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 129 'add' 'add_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i9 %add_ln97" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 130 'zext' 'zext_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.82ns)   --->   "%add_ln97_1 = add i13 %phi_mul, i13 %zext_ln97" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 131 'add' 'add_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i13 %add_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 132 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_1 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 133 'getelementptr' 'input_fm_buffer_2_0_addr_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln97 = store i32 %right, i13 %input_fm_buffer_2_0_addr_1" [src/conv1.cpp:97->src/conv1.cpp:33]   --->   Operation 134 'store' 'store_ln97' <Predicate = (!icmp_ln94)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6575> <RAM>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc.i" [src/conv1.cpp:94->src/conv1.cpp:33]   --->   Operation 135 'br' 'br_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 136 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 137 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 138 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 139 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 140 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 141 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 142 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 143 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 144 [1/1] (0.42ns)   --->   "%br_ln101 = br void %load-store-loop.i" [src/conv1.cpp:101->src/conv1.cpp:33]   --->   Operation 144 'br' 'br_ln101' <Predicate = true> <Delay = 0.42>

State 23 <SV = 22> <Delay = 1.58>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_110, void %load-store-loop.i.split"   --->   Operation 145 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 146 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.76ns)   --->   "%exitcond255 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 147 'icmp' 'exitcond255' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 148 [1/1] (0.76ns)   --->   "%empty_110 = add i8 %loop_index_i, i8 1"   --->   Operation 148 'add' 'empty_110' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond255, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 149 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 150 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 4"   --->   Operation 150 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond255)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast85 = zext i9 %arrayidx36612_sum_i"   --->   Operation 151 'zext' 'arrayidx36612_sum_i_cast85' <Predicate = (!exitcond255)> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.82ns)   --->   "%empty_112 = add i13 %phi_mul, i13 %arrayidx36612_sum_i_cast85" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 152 'add' 'empty_112' <Predicate = (!exitcond255)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln85 = br void %PAD.i" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 153 'br' 'br_ln85' <Predicate = (exitcond255)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 154 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 154 'read' 'i1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 155 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%empty_111 = bitcast i32 %i1_addr_read" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 156 'bitcast' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast91 = zext i13 %empty_112" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 157 'zext' 'p_cast91' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr_2 = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %p_cast91" [src/conv1.cpp:85->src/conv1.cpp:33]   --->   Operation 158 'getelementptr' 'input_fm_buffer_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 %empty_111, i13 %input_fm_buffer_2_0_addr_2" [src/conv1.cpp:90->src/conv1.cpp:33]   --->   Operation 159 'store' 'store_ln90' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6575> <RAM>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 160 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 3> <Delay = 3.19>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%out = phi i7 %add_ln35, void %for.inc68, i7 0, void %OUT.preheader" [src/conv1.cpp:35]   --->   Operation 161 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %out, i32 6" [src/conv1.cpp:35]   --->   Operation 162 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %tmp_7, void %OUT.split, void %for.inc71" [src/conv1.cpp:35]   --->   Operation 163 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %out" [src/conv1.cpp:35]   --->   Operation 164 'zext' 'zext_ln35' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (2.11ns)   --->   "%mul_ln114 = mul i15 %zext_ln35, i15 324" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 165 'mul' 'mul_ln114' <Predicate = (!tmp_7)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i15 %mul_ln114" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 166 'zext' 'zext_ln114' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (1.08ns)   --->   "%add_ln114 = add i64 %zext_ln114, i64 %conv1_weights_read" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 167 'add' 'add_ln114' <Predicate = (!tmp_7)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 168 'partselect' 'trunc_ln3' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i62 %trunc_ln3" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 169 'sext' 'sext_ln114' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%w1_addr = getelementptr i32 %w1, i64 %sext_ln114" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 170 'getelementptr' 'w1_addr' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.76ns)   --->   "%add_ln31 = add i8 %h_4, i8 17" [src/conv1.cpp:31]   --->   Operation 171 'add' 'add_ln31' <Predicate = (tmp_7)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln31, i8 %h" [src/conv1.cpp:31]   --->   Operation 172 'store' 'store_ln31' <Predicate = (tmp_7)> <Delay = 0.42>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_OUT" [src/conv1.cpp:31]   --->   Operation 173 'br' 'br_ln31' <Predicate = (tmp_7)> <Delay = 0.00>

State 27 <SV = 4> <Delay = 7.30>
ST_27 : Operation 174 [8/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 174 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 5> <Delay = 7.30>
ST_28 : Operation 175 [7/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 175 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 6> <Delay = 7.30>
ST_29 : Operation 176 [6/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 176 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 7> <Delay = 7.30>
ST_30 : Operation 177 [5/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 177 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 8> <Delay = 7.30>
ST_31 : Operation 178 [4/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 178 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 9> <Delay = 7.30>
ST_32 : Operation 179 [3/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 179 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 10> <Delay = 7.30>
ST_33 : Operation 180 [2/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 180 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 11> <Delay = 7.30>
ST_34 : Operation 181 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:35]   --->   Operation 181 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:35]   --->   Operation 182 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 183 [1/8] (7.30ns)   --->   "%empty_113 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w1_addr, i32 648" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 183 'readreq' 'empty_113' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 184 [1/1] (0.42ns)   --->   "%br_ln114 = br void %IN.i" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 184 'br' 'br_ln114' <Predicate = true> <Delay = 0.42>

State 35 <SV = 12> <Delay = 0.79>
ST_35 : Operation 185 [1/1] (0.00ns)   --->   "%bout = phi i4 %add_ln114_1, void %for.inc23.i, i4 0, void %OUT.split" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 185 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%bout_cast = zext i4 %bout" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 186 'zext' 'bout_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %bout, i3 0" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 187 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %tmp" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 188 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 189 [1/1] (0.77ns)   --->   "%empty_114 = add i8 %tmp_cast, i8 %bout_cast" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 189 'add' 'empty_114' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 190 [1/1] (0.79ns)   --->   "%icmp_ln114 = icmp_eq  i4 %bout, i4 8" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 190 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 191 [1/1] (0.79ns)   --->   "%add_ln114_1 = add i4 %bout, i4 1" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 191 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %IN.i.split, void %KR.preheader" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 192 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 193 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 193 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 194 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_35 : Operation 195 [1/1] (0.42ns)   --->   "%br_ln116 = br void %for.body8.i" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 195 'br' 'br_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.42>
ST_35 : Operation 196 [1/1] (0.42ns)   --->   "%br_ln39 = br void %KR" [src/conv1.cpp:39]   --->   Operation 196 'br' 'br_ln39' <Predicate = (icmp_ln114)> <Delay = 0.42>

State 36 <SV = 13> <Delay = 1.55>
ST_36 : Operation 197 [1/1] (0.00ns)   --->   "%k = phi i4 %add_ln116, void %for.inc.i23, i4 0, void %IN.i.split" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 197 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 198 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %k" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 198 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 199 [1/1] (0.76ns)   --->   "%empty_115 = add i8 %empty_114, i8 %k_cast" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 199 'add' 'empty_115' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 200 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_115" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 200 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 201 [1/1] (0.00ns)   --->   "%empty_116 = trunc i8 %empty_115" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 201 'trunc' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 202 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty_116, i3 0" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 202 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 203 [1/1] (0.78ns)   --->   "%empty_117 = add i10 %p_shl5, i10 %p_cast" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 203 'add' 'empty_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 204 [1/1] (0.79ns)   --->   "%icmp_ln116 = icmp_eq  i4 %k, i4 9" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 204 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 205 [1/1] (0.79ns)   --->   "%add_ln116 = add i4 %k, i4 1" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 205 'add' 'add_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.body8.i.split, void %for.inc23.i" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 206 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_36 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 208 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_36 : Operation 209 [1/1] (0.42ns)   --->   "%br_ln118 = br void %load-store-loop.i21" [src/conv1.cpp:118->src/conv1.cpp:37]   --->   Operation 209 'br' 'br_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.42>
ST_36 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln114 = br void %IN.i" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 210 'br' 'br_ln114' <Predicate = (icmp_ln116)> <Delay = 0.00>

State 37 <SV = 14> <Delay = 0.79>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%loop_index_i20 = phi i4 0, void %for.body8.i.split, i4 %empty_119, void %load-store-loop.i21.split"   --->   Operation 211 'phi' 'loop_index_i20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 212 [1/1] (0.00ns)   --->   "%loop_index_i20_cast88 = zext i4 %loop_index_i20"   --->   Operation 212 'zext' 'loop_index_i20_cast88' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 213 [1/1] (0.78ns)   --->   "%empty_118 = add i10 %empty_117, i10 %loop_index_i20_cast88" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 213 'add' 'empty_118' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 214 [1/1] (0.00ns)   --->   "%p_cast95 = zext i10 %empty_118" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 214 'zext' 'p_cast95' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 215 [1/1] (0.00ns)   --->   "%weight_buffer_2_0_addr = getelementptr i32 %weight_buffer_2_0, i64 0, i64 %p_cast95" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 215 'getelementptr' 'weight_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 216 [1/1] (0.79ns)   --->   "%exitcond317 = icmp_eq  i4 %loop_index_i20, i4 9"   --->   Operation 216 'icmp' 'exitcond317' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 217 [1/1] (0.79ns)   --->   "%empty_119 = add i4 %loop_index_i20, i4 1"   --->   Operation 217 'add' 'empty_119' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond317, void %load-store-loop.i21.split, void %for.inc.i23"   --->   Operation 218 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.body8.i" [src/conv1.cpp:116->src/conv1.cpp:37]   --->   Operation 219 'br' 'br_ln116' <Predicate = (exitcond317)> <Delay = 0.00>

State 38 <SV = 15> <Delay = 7.30>
ST_38 : Operation 220 [1/1] (7.30ns)   --->   "%w1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %w1_addr" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 220 'read' 'w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 16> <Delay = 1.23>
ST_39 : Operation 221 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 221 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 222 [1/1] (0.00ns)   --->   "%empty_120 = bitcast i32 %w1_addr_read" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 222 'bitcast' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %empty_120, i10 %weight_buffer_2_0_addr" [src/conv1.cpp:114->src/conv1.cpp:37]   --->   Operation 223 'store' 'store_ln114' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 648> <RAM>
ST_39 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i21"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 13> <Delay = 5.12>
ST_40 : Operation 225 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i16 %add_ln39_1, void %for.inc65, i16 0, void %KR.preheader" [src/conv1.cpp:39]   --->   Operation 225 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 226 [1/1] (0.00ns)   --->   "%o = phi i4 %select_ln39_1, void %for.inc65, i4 0, void %KR.preheader" [src/conv1.cpp:39]   --->   Operation 226 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 227 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i13 %select_ln42_4, void %for.inc65, i13 0, void %KR.preheader" [src/conv1.cpp:42]   --->   Operation 227 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 228 [1/1] (0.00ns)   --->   "%r = phi i5 %select_ln42_3, void %for.inc65, i5 0, void %KR.preheader" [src/conv1.cpp:42]   --->   Operation 228 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 229 [1/1] (0.00ns)   --->   "%c = phi i8 %add_ln43, void %for.inc65, i8 0, void %KR.preheader" [src/conv1.cpp:43]   --->   Operation 229 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 230 [1/1] (0.85ns)   --->   "%icmp_ln39 = icmp_eq  i16 %indvar_flatten20, i16 34680" [src/conv1.cpp:39]   --->   Operation 230 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 231 [1/1] (0.85ns)   --->   "%add_ln39_1 = add i16 %indvar_flatten20, i16 1" [src/conv1.cpp:39]   --->   Operation 231 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc65, void %for.inc68" [src/conv1.cpp:39]   --->   Operation 232 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 233 [1/1] (0.79ns)   --->   "%add_ln39 = add i4 %o, i4 1" [src/conv1.cpp:39]   --->   Operation 233 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 234 [1/1] (0.82ns)   --->   "%icmp_ln42 = icmp_eq  i13 %indvar_flatten7, i13 4335" [src/conv1.cpp:42]   --->   Operation 234 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 235 [1/1] (0.41ns)   --->   "%select_ln39 = select i1 %icmp_ln42, i5 0, i5 %r" [src/conv1.cpp:39]   --->   Operation 235 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 236 [1/1] (0.39ns)   --->   "%select_ln39_1 = select i1 %icmp_ln42, i4 %add_ln39, i4 %o" [src/conv1.cpp:39]   --->   Operation 236 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln39_1, i4 %select_ln39_1" [src/conv1.cpp:39]   --->   Operation 237 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i8 %tmp_8" [src/conv1.cpp:53]   --->   Operation 238 'zext' 'zext_ln53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln39)   --->   "%xor_ln39 = xor i1 %icmp_ln42, i1 1" [src/conv1.cpp:39]   --->   Operation 239 'xor' 'xor_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 240 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i8 %c, i8 255" [src/conv1.cpp:43]   --->   Operation 240 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 241 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln39 = and i1 %icmp_ln43, i1 %xor_ln39" [src/conv1.cpp:39]   --->   Operation 241 'and' 'and_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 242 [1/1] (0.78ns)   --->   "%add_ln42 = add i5 %select_ln39, i5 1" [src/conv1.cpp:42]   --->   Operation 242 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln42)   --->   "%or_ln42 = or i1 %and_ln39, i1 %icmp_ln42" [src/conv1.cpp:42]   --->   Operation 243 'or' 'or_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 244 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln42 = select i1 %or_ln42, i8 0, i8 %c" [src/conv1.cpp:42]   --->   Operation 244 'select' 'select_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 245 [1/1] (0.41ns)   --->   "%select_ln42_3 = select i1 %and_ln39, i5 %add_ln42, i5 %select_ln39" [src/conv1.cpp:42]   --->   Operation 245 'select' 'select_ln42_3' <Predicate = (!icmp_ln39)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 246 [1/1] (0.00ns)   --->   "%select_ln42_5_cast = zext i5 %select_ln42_3" [src/conv1.cpp:42]   --->   Operation 246 'zext' 'select_ln42_5_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 247 [1/1] (0.76ns)   --->   "%empty_121 = add i9 %zext_ln53, i9 %select_ln42_5_cast" [src/conv1.cpp:53]   --->   Operation 247 'add' 'empty_121' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 248 [1/1] (0.00ns)   --->   "%p_cast87 = zext i9 %empty_121" [src/conv1.cpp:53]   --->   Operation 248 'zext' 'p_cast87' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 249 [1/1] (0.00ns)   --->   "%empty_122 = trunc i9 %empty_121" [src/conv1.cpp:53]   --->   Operation 249 'trunc' 'empty_122' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_122, i8 0" [src/conv1.cpp:53]   --->   Operation 250 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_123 = sub i16 %p_shl6, i16 %p_cast87" [src/conv1.cpp:53]   --->   Operation 251 'sub' 'empty_123' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 252 [1/1] (0.00ns)   --->   "%select_ln42_cast = zext i8 %select_ln42" [src/conv1.cpp:42]   --->   Operation 252 'zext' 'select_ln42_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 253 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%empty_124 = add i16 %empty_123, i16 %select_ln42_cast" [src/conv1.cpp:53]   --->   Operation 253 'add' 'empty_124' <Predicate = (!icmp_ln39)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 254 [1/1] (0.00ns)   --->   "%p_cast94 = zext i16 %empty_124" [src/conv1.cpp:53]   --->   Operation 254 'zext' 'p_cast94' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 255 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast94" [src/conv1.cpp:53]   --->   Operation 255 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 256 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr" [src/conv1.cpp:53]   --->   Operation 256 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln39)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_40 : Operation 257 [1/1] (0.76ns)   --->   "%add_ln43 = add i8 %select_ln42, i8 1" [src/conv1.cpp:43]   --->   Operation 257 'add' 'add_ln43' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 258 [1/1] (0.82ns)   --->   "%add_ln42_2 = add i13 %indvar_flatten7, i13 1" [src/conv1.cpp:42]   --->   Operation 258 'add' 'add_ln42_2' <Predicate = (!icmp_ln39)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 259 [1/1] (0.30ns)   --->   "%select_ln42_4 = select i1 %icmp_ln42, i13 1, i13 %add_ln42_2" [src/conv1.cpp:42]   --->   Operation 259 'select' 'select_ln42_4' <Predicate = (!icmp_ln39)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i7 %out" [src/conv1.cpp:61]   --->   Operation 260 'trunc' 'trunc_ln61' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 261 [2/2] (0.76ns)   --->   "%call_ln61 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln61, i8 %h_4, i32 %output_fm_buffer_1" [src/conv1.cpp:61]   --->   Operation 261 'call' 'call_ln61' <Predicate = (icmp_ln39)> <Delay = 0.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 262 [1/1] (0.77ns)   --->   "%add_ln35 = add i7 %out, i7 8" [src/conv1.cpp:35]   --->   Operation 262 'add' 'add_ln35' <Predicate = (icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 3.92>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%select_ln39_1_cast = zext i4 %select_ln39_1" [src/conv1.cpp:39]   --->   Operation 263 'zext' 'select_ln39_1_cast' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln39_1, i3 0" [src/conv1.cpp:53]   --->   Operation 264 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln53_15 = zext i7 %tmp_s" [src/conv1.cpp:53]   --->   Operation 265 'zext' 'zext_ln53_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 266 [1/1] (0.77ns)   --->   "%add_ln53 = add i8 %zext_ln53_15, i8 %select_ln39_1_cast" [src/conv1.cpp:53]   --->   Operation 266 'add' 'add_ln53' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 267 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr" [src/conv1.cpp:53]   --->   Operation 267 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_41 : Operation 268 [2/2] (2.69ns)   --->   "%call_ln53 = call void @conv1_Pipeline_KR_KC, i32 %output_fm_buffer_1_load, i8 %add_ln53, i5 %select_ln42_3, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_2_0, i32 %input_fm_buffer_2_0" [src/conv1.cpp:53]   --->   Operation 268 'call' 'call_ln53' <Predicate = true> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 15> <Delay = 0.00>
ST_42 : Operation 269 [1/2] (0.00ns)   --->   "%call_ln53 = call void @conv1_Pipeline_KR_KC, i32 %output_fm_buffer_1_load, i8 %add_ln53, i5 %select_ln42_3, i8 %select_ln42, i32 %p_loc, i32 %weight_buffer_2_0, i32 %input_fm_buffer_2_0" [src/conv1.cpp:53]   --->   Operation 269 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 16> <Delay = 1.23>
ST_43 : Operation 270 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 270 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 34680, i64 34680, i64 34680"   --->   Operation 271 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 272 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 273 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:43]   --->   Operation 273 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 274 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 274 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 275 [1/1] (1.23ns)   --->   "%store_ln53 = store i32 %p_loc_load, i16 %output_fm_buffer_1_addr" [src/conv1.cpp:53]   --->   Operation 275 'store' 'store_ln53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34680> <RAM>
ST_43 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln43 = br void %KR" [src/conv1.cpp:43]   --->   Operation 276 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 44 <SV = 14> <Delay = 0.00>
ST_44 : Operation 277 [1/2] (0.00ns)   --->   "%call_ln61 = call void @export_output_buffer_c1, i32 %i2, i64 %output_ftmap_read, i32 %conv1_biases, i6 %trunc_ln61, i8 %h_4, i32 %output_fm_buffer_1" [src/conv1.cpp:61]   --->   Operation 277 'call' 'call_ln61' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln35 = br void %OUT" [src/conv1.cpp:35]   --->   Operation 278 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [11]  (0.000 ns)
	'store' operation ('store_ln31', src/conv1.cpp:31) of constant 0 on local variable 'h' [20]  (0.427 ns)

 <State 2>: 0.765ns
The critical path consists of the following:
	'load' operation ('h', src/conv1.cpp:31) on local variable 'h' [23]  (0.000 ns)
	'icmp' operation ('icmp_ln31', src/conv1.cpp:31) [24]  (0.765 ns)

 <State 3>: 5.808ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:88->src/conv1.cpp:33) with incoming values : ('add_ln85', src/conv1.cpp:85->src/conv1.cpp:33) [32]  (0.000 ns)
	'add' operation ('add_ln88', src/conv1.cpp:88->src/conv1.cpp:33) [42]  (0.789 ns)
	'add' operation ('add_ln88_1', src/conv1.cpp:88->src/conv1.cpp:33) [44]  (0.765 ns)
	'icmp' operation ('icmp_ln56', src/srcnn.cpp:56->src/conv1.cpp:88->src/conv1.cpp:33) [46]  (0.787 ns)
	'or' operation ('or_ln55', src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33) [49]  (0.000 ns)
	'select' operation ('hclamp', src/srcnn.cpp:55->src/conv1.cpp:88->src/conv1.cpp:33) [50]  (0.403 ns)
	'sub' operation ('sub_ln90', src/conv1.cpp:90->src/conv1.cpp:33) [54]  (0.894 ns)
	'add' operation ('add_ln90', src/conv1.cpp:90->src/conv1.cpp:33) [56]  (1.085 ns)
	'add' operation ('add_ln91', src/conv1.cpp:91->src/conv1.cpp:33) [63]  (1.085 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:90->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:33) [60]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:90->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:33) [60]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:90->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:33) [60]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:90->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:33) [60]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:90->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:33) [60]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:90->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:33) [60]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:90->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:33) [60]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('i1_load_req', src/conv1.cpp:90->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:33) [60]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read_1', src/conv1.cpp:90->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:33) [61]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_1_read', src/conv1.cpp:91->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:91->src/conv1.cpp:33) [68]  (7.300 ns)

 <State 14>: 2.833ns
The critical path consists of the following:
	'phi' operation ('p', src/conv1.cpp:94->src/conv1.cpp:33) with incoming values : ('add_ln94', src/conv1.cpp:94->src/conv1.cpp:33) [72]  (0.000 ns)
	'add' operation ('add_ln97', src/conv1.cpp:97->src/conv1.cpp:33) [85]  (0.776 ns)
	'add' operation ('add_ln97_1', src/conv1.cpp:97->src/conv1.cpp:33) [87]  (0.820 ns)
	'getelementptr' operation ('input_fm_buffer_2_0_addr_1', src/conv1.cpp:97->src/conv1.cpp:33) [89]  (0.000 ns)
	'store' operation ('store_ln97', src/conv1.cpp:97->src/conv1.cpp:33) of variable 'right', src/conv1.cpp:91->src/conv1.cpp:33 on array 'input_fm_buffer_2_0' [90]  (1.237 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:101->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:101->src/conv1.cpp:33) [93]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:101->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:101->src/conv1.cpp:33) [93]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:101->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:101->src/conv1.cpp:33) [93]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:101->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:101->src/conv1.cpp:33) [93]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:101->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:101->src/conv1.cpp:33) [93]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:101->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:101->src/conv1.cpp:33) [93]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:101->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:101->src/conv1.cpp:33) [93]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv1.cpp:101->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:101->src/conv1.cpp:33) [93]  (7.300 ns)

 <State 23>: 1.585ns
The critical path consists of the following:
	'phi' operation ('loop_index_i') with incoming values : ('empty_110') [96]  (0.000 ns)
	'add' operation ('arrayidx36612_sum_i') [105]  (0.765 ns)
	'add' operation ('empty_112', src/conv1.cpp:85->src/conv1.cpp:33) [107]  (0.820 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('i1_addr_read', src/conv1.cpp:90->src/conv1.cpp:33) on port 'i1' (src/conv1.cpp:90->src/conv1.cpp:33) [103]  (7.300 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln90', src/conv1.cpp:90->src/conv1.cpp:33) of variable 'empty_111', src/conv1.cpp:90->src/conv1.cpp:33 on array 'input_fm_buffer_2_0' [110]  (1.237 ns)

 <State 26>: 3.195ns
The critical path consists of the following:
	'phi' operation ('out', src/conv1.cpp:35) with incoming values : ('add_ln35', src/conv1.cpp:35) [117]  (0.000 ns)
	'mul' operation ('mul_ln114', src/conv1.cpp:114->src/conv1.cpp:37) [124]  (2.110 ns)
	'add' operation ('add_ln114', src/conv1.cpp:114->src/conv1.cpp:37) [126]  (1.085 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:114->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:114->src/conv1.cpp:37) [130]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:114->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:114->src/conv1.cpp:37) [130]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:114->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:114->src/conv1.cpp:37) [130]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:114->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:114->src/conv1.cpp:37) [130]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:114->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:114->src/conv1.cpp:37) [130]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:114->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:114->src/conv1.cpp:37) [130]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:114->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:114->src/conv1.cpp:37) [130]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_113', src/conv1.cpp:114->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:114->src/conv1.cpp:37) [130]  (7.300 ns)

 <State 35>: 0.797ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv1.cpp:114->src/conv1.cpp:37) with incoming values : ('add_ln114_1', src/conv1.cpp:114->src/conv1.cpp:37) [133]  (0.000 ns)
	'icmp' operation ('icmp_ln114', src/conv1.cpp:114->src/conv1.cpp:37) [138]  (0.797 ns)

 <State 36>: 1.552ns
The critical path consists of the following:
	'phi' operation ('k', src/conv1.cpp:116->src/conv1.cpp:37) with incoming values : ('add_ln116', src/conv1.cpp:116->src/conv1.cpp:37) [146]  (0.000 ns)
	'add' operation ('empty_115', src/conv1.cpp:114->src/conv1.cpp:37) [148]  (0.765 ns)
	'add' operation ('empty_117', src/conv1.cpp:114->src/conv1.cpp:37) [152]  (0.787 ns)

 <State 37>: 0.797ns
The critical path consists of the following:
	'phi' operation ('loop_index_i20') with incoming values : ('empty_119') [161]  (0.000 ns)
	'icmp' operation ('exitcond317') [166]  (0.797 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus read operation ('w1_addr_read', src/conv1.cpp:114->src/conv1.cpp:37) on port 'w1' (src/conv1.cpp:114->src/conv1.cpp:37) [171]  (7.300 ns)

 <State 39>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln114', src/conv1.cpp:114->src/conv1.cpp:37) of variable 'empty_120', src/conv1.cpp:114->src/conv1.cpp:37 on array 'weight_buffer_2_0' [173]  (1.237 ns)

 <State 40>: 5.126ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', src/conv1.cpp:42) with incoming values : ('select_ln42_4', src/conv1.cpp:42) [184]  (0.000 ns)
	'icmp' operation ('icmp_ln42', src/conv1.cpp:42) [194]  (0.820 ns)
	'select' operation ('select_ln39', src/conv1.cpp:39) [195]  (0.414 ns)
	'add' operation ('add_ln42', src/conv1.cpp:42) [206]  (0.789 ns)
	'select' operation ('select_ln42_3', src/conv1.cpp:42) [210]  (0.414 ns)
	'add' operation ('empty_121', src/conv1.cpp:53) [212]  (0.765 ns)
	'sub' operation ('empty_123', src/conv1.cpp:53) [216]  (0.000 ns)
	'add' operation ('empty_124', src/conv1.cpp:53) [218]  (0.687 ns)
	'getelementptr' operation ('output_fm_buffer_1_addr', src/conv1.cpp:53) [220]  (0.000 ns)
	'load' operation ('output_fm_buffer_1_load', src/conv1.cpp:53) on array 'output_fm_buffer_1' [222]  (1.237 ns)

 <State 41>: 3.929ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_1_load', src/conv1.cpp:53) on array 'output_fm_buffer_1' [222]  (1.237 ns)
	'call' operation ('call_ln53', src/conv1.cpp:53) to 'conv1_Pipeline_KR_KC' [223]  (2.692 ns)

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 1.237ns
The critical path consists of the following:
	'load' operation ('p_loc_load') on local variable 'p_loc' [224]  (0.000 ns)
	'store' operation ('store_ln53', src/conv1.cpp:53) of variable 'p_loc_load' on array 'output_fm_buffer_1' [225]  (1.237 ns)

 <State 44>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
