v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 3040 -2580 3040 -2520 {
lab=IL}
N 3040 -2640 3040 -2610 {
lab=VIN}
N 2950 -2610 3000 -2610 {
lab=V_P}
N 3040 -2710 3040 -2640 {
lab=VIN}
N 2820 -2710 3040 -2710 {
lab=VIN}
N 3040 -2460 3040 -2430 {
lab=VSS}
N 3040 -2550 3100 -2550 {
lab=IL}
N 3100 -2550 3140 -2550 {
lab=IL}
N 3260 -2550 3260 -2530 {
lab=out}
N 3200 -2550 3260 -2550 {
lab=out}
N 3260 -2470 3260 -2430 {
lab=#net1}
N 3260 -2550 3370 -2550 {
lab=out}
N 3360 -2260 3360 -2210 {
lab=VDD}
N 3330 -2260 3330 -2210 {
lab=VDD_2}
N 3360 -2100 3360 -2050 {
lab=VSS}
N 3330 -2100 3330 -2050 {
lab=IBIAS1}
N 3410 -2140 3460 -2140 {
lab=#net2}
N 3410 -2170 3460 -2170 {
lab=VREF}
N 3450 -2760 3450 -2710 {
lab=VIN}
N 3550 -2770 3550 -2710 {
lab=VDD_2}
N 3630 -2720 3630 -2710 {
lab=VDD}
N 3630 -2770 3630 -2720 {
lab=VDD}
N 3720 -2740 3720 -2720 {
lab=VSS}
N 3720 -2720 3720 -2710 {
lab=VSS}
N 3720 -2770 3720 -2740 {
lab=VSS}
N 3810 -2760 3810 -2700 {
lab=IBIAS1}
N 2960 -2260 2960 -2210 {
lab=VDD}
N 2960 -2090 2960 -2040 {
lab=VSS}
N 3350 -2740 3350 -2720 {
lab=VREF}
N 3350 -2720 3350 -2710 {
lab=VREF}
N 3350 -2770 3350 -2740 {
lab=VREF}
N 3460 -2140 3490 -2140 {
lab=#net2}
N 2940 -2260 2940 -2210 {
lab=IBIAS2}
N 4010 -2770 4010 -2710 {
lab=SAWTOOTH}
N 2760 -2610 2950 -2610 {
lab=V_P}
N 3370 -2550 3550 -2550 {
lab=out}
N 3560 -2550 3560 -2530 {
lab=out}
N 3560 -2470 3560 -2420 {
lab=#net2}
N 3560 -2330 3560 -2280 {
lab=VSS}
N 3340 -2300 3420 -2300 {
lab=#net3}
N 3190 -2300 3280 -2300 {
lab=#net4}
N 3190 -2300 3190 -2160 {
lab=#net4}
N 3500 -2300 3500 -2170 {
lab=#net2}
N 3480 -2300 3500 -2300 {
lab=#net2}
N 3190 -2410 3330 -2410 {
lab=#net4}
N 3390 -2410 3500 -2410 {
lab=#net2}
N 3500 -2370 3500 -2300 {
lab=#net2}
N 3190 -2160 3220 -2160 {
lab=#net4}
N 3500 -2170 3500 -2140 {
lab=#net2}
N 3490 -2140 3500 -2140 {
lab=#net2}
N 3560 -2550 3710 -2550 {
lab=out}
N 3710 -2550 3710 -2540 {
lab=out}
N 3710 -2480 3710 -2470 {
lab=#net5}
N 3550 -2550 3560 -2550 {
lab=out}
N 3500 -2430 3500 -2370 {
lab=#net2}
N 3500 -2430 3560 -2430 {
lab=#net2}
N 3560 -2420 3560 -2390 {
lab=#net2}
N 3830 -2550 3830 -2510 {
lab=out}
N 3710 -2550 3830 -2550 {
lab=out}
N 3830 -2450 3830 -2410 {
lab=VSS}
N 3020 -2140 3190 -2140 {
lab=#net4}
N 3190 -2160 3190 -2140 {
lab=#net4}
N 2950 -2490 3000 -2490 {
lab=V_N}
N 3040 -2490 3040 -2460 {
lab=VSS}
N 3830 -2550 3960 -2550 {
lab=out}
N 3960 -2400 3960 -2360 {
lab=VSS}
N 3960 -2490 3960 -2460 {
lab=#net6}
N 4000 -2520 4070 -2520 {
lab=DL}
N 2760 -2260 2760 -2210 {
lab=VDD}
N 2760 -2100 2760 -2050 {
lab=VSS}
N 2530 -2610 2660 -2610 {
lab=#net7}
N 2530 -2610 2530 -2170 {
lab=#net7}
N 2705 -2570 2705 -2542.5 {
lab=VSS}
N 2705 -2687.5 2705 -2652.5 {
lab=VDD}
N 2890 -2490 2950 -2490 {
lab=V_N}
N 2630 -2490 2790 -2490 {
lab=#net8}
N 2630 -2490 2630 -2400 {
lab=#net8}
N 2835 -2450 2835 -2412.5 {
lab=VSS}
N 2835 -2562.5 2835 -2532.5 {
lab=VDD}
N 2630 -2170 2690 -2170 {
lab=#net8}
N 2630 -2400 2630 -2170 {
lab=#net8}
N 2530 -2140 2690 -2140 {
lab=#net7}
N 2530 -2170 2530 -2140 {
lab=#net7}
N 3190 -2410 3190 -2300 {
lab=#net4}
N 3560 -2410 3610 -2410 {
lab=#net2}
N 3610 -2410 3710 -2410 {
lab=#net2}
N 3360 -2100 3360 -2050 {
lab=VSS}
N 3900 -2520 3960 -2520 {
lab=VDD}
N 3905 -2762.5 3905 -2712.5 {
lab=IBIAS2}
N 2840 -2150 2890 -2150 {
lab=#net9}
N 3020 -2160 3130 -2160 {
lab=SAWTOOTH}
N 3310 -2280 3310 -2260 {
lab=VSS}
N 3670 -2510 3690 -2510 {
lab=VSS}
N 3520 -2500 3540 -2500 {
lab=VSS}
N 3520 -2360 3540 -2360 {
lab=VSS}
N 3040 -2430 3170 -2430 {
lab=VSS}
N 3230 -2430 3260 -2430 {
lab=#net1}
N 2830 -2150 2840 -2150 {
lab=#net9}
N 4420 -2490 4470 -2490 {
lab=1}
N 4420 -2470 4470 -2470 {
lab=2}
N 4350 -2410 4350 -2360 {
lab=IBIAS4}
N 4330 -2410 4330 -2350 {
lab=IBIAS3}
N 4270 -2410 4270 -2350 {
lab=VSS}
N 4310 -2620 4310 -2560 {
lab=VDD}
N 4140 -2510 4200 -2510 {
lab=out}
N 4140 -2470 4200 -2470 {
lab=VH}
N 4140 -2450 4200 -2450 {
lab=VL}
N 4140 -2550 4140 -2510 {
lab=out}
N 3450 -2960 3450 -2900 {
lab=VH}
N 3530 -2960 3530 -2900 {
lab=VL}
N 3620 -2950 3620 -2890 {
lab=IBIAS3}
N 3710 -2950 3710 -2900 {
lab=IBIAS4}
N 4250 -2800 4390 -2800 {
lab=Enable}
N 4250 -2990 4390 -2990 {
lab=Enable}
N 4190 -2990 4250 -2990 {
lab=Enable}
N 4330 -2950 4390 -2950 {
lab=1}
N 4330 -2760 4390 -2760 {
lab=2}
N 4620 -2970 4680 -2970 {
lab=Q1}
N 4620 -2780 4680 -2780 {
lab=Q2}
N 4680 -2970 4690 -2970 {
lab=Q1}
N 3350 -2960 3350 -2900 {
lab=Enable}
N 3940 -2920 3940 -2900 {
lab=DL}
N 3940 -2940 3940 -2920 {
lab=DL}
N 3960 -2550 4140 -2550 {
lab=out}
N 4440 -2720 4440 -2700 {
lab=VSS}
N 4440 -2700 4580 -2700 {
lab=VSS}
N 4580 -2740 4580 -2700 {
lab=VSS}
N 4440 -2860 4440 -2840 {
lab=VDD}
N 4440 -2860 4580 -2860 {
lab=VDD}
N 4580 -2860 4580 -2820 {
lab=VDD}
N 4440 -2910 4440 -2890 {
lab=VSS}
N 4440 -2890 4580 -2890 {
lab=VSS}
N 4580 -2930 4580 -2890 {
lab=VSS}
N 4440 -3050 4440 -3030 {
lab=VDD}
N 4440 -3050 4580 -3050 {
lab=VDD}
N 4580 -3050 4580 -3010 {
lab=VDD}
N 4250 -2990 4250 -2800 {
lab=Enable}
N 5297.5 -2665 5297.5 -2635 {
lab=VDD}
N 5437.5 -2485 5477.5 -2485 {
lab=Q2}
N 5307.5 -2335 5307.5 -2305 {
lab=VSS}
N 5117.5 -2545 5167.5 -2545 {
lab=#net10}
N 5117.5 -2505 5167.5 -2505 {
lab=#net11}
N 5117.5 -2455 5167.5 -2455 {
lab=#net12}
N 5310 -2170 5310 -2140 {
lab=VDD}
N 5450 -1990 5490 -1990 {
lab=Q1}
N 5320 -1840 5320 -1810 {
lab=VSS}
N 4810 -2190 4860 -2190 {
lab=#net13}
N 4810 -2020 4860 -2020 {
lab=#net14}
N 4810 -1850 4860 -1850 {
lab=#net15}
N 4900 -2150 4900 -2110 {
lab=VSS}
N 4900 -2270 4900 -2230 {
lab=VDD}
N 4900 -1980 4900 -1940 {
lab=VSS}
N 4900 -2100 4900 -2060 {
lab=VDD}
N 4900 -1810 4900 -1770 {
lab=VSS}
N 4900 -1930 4900 -1890 {
lab=VDD}
N 5120 -2050 5180 -2050 {
lab=#net16}
N 5120 -2190 5120 -2050 {
lab=#net16}
N 4940 -2190 5120 -2190 {
lab=#net16}
N 4940 -2020 5040 -2020 {
lab=#net17}
N 5040 -2020 5040 -2010 {
lab=#net17}
N 5040 -2010 5180 -2010 {
lab=#net17}
N 5120 -1960 5180 -1960 {
lab=#net18}
N 5120 -1960 5120 -1850 {
lab=#net18}
N 4940 -1850 5120 -1850 {
lab=#net18}
N 3990 -2180 3990 -2140 {
lab=VDD}
N 4160 -1840 4210 -1840 {
lab=SL1_B}
N 4160 -1810 4210 -1810 {
lab=SL2_B}
N 4160 -1780 4210 -1780 {
lab=SL3_B}
N 3980 -1650 3980 -1610 {
lab=VSS}
N 3820 -2950 3820 -2900 {
lab=VDD}
N 3820 -2840 3820 -2810 {
lab=IBIAS5}
N 3940 -2180 3940 -2140 {
lab=IBIAS5}
N 4160 -2020 4210 -2020 {
lab=SL1}
N 4160 -1990 4210 -1990 {
lab=SL2}
N 4160 -1960 4210 -1960 {
lab=SL3}
N 3680 -1900 3760 -1900 {
lab=out}
N 4610 -2020 4710 -2020 {
lab=SL2_B}
N 4610 -1850 4710 -1850 {
lab=SL3_B}
N 4610 -2190 4710 -2190 {
lab=SL1_B}
N 4765 -2250 4765 -2232.5 {
lab=VDD}
N 4765 -2250 4900 -2250 {
lab=VDD}
N 4765 -2150 4765 -2135 {
lab=VSS}
N 4765 -2135 4900 -2135 {
lab=VSS}
N 4765 -2080 4765 -2062.5 {
lab=VDD}
N 4765 -2080 4900 -2080 {
lab=VDD}
N 4765 -1980 4765 -1965 {
lab=VSS}
N 4765 -1965 4900 -1965 {
lab=VSS}
N 4765 -1907.5 4765 -1892.5 {
lab=VDD}
N 4765 -1907.5 4900 -1907.5 {
lab=VDD}
N 4765 -1810 4765 -1795 {
lab=VSS}
N 4765 -1795 4900 -1795 {
lab=VSS}
N 4705 -2507.5 4805 -2507.5 {
lab=SL2}
N 4705 -2372.5 4805 -2372.5 {
lab=SL3}
N 4705 -2640 4805 -2640 {
lab=SL1}
N 4860 -2430 4860 -2415 {
lab=VDD}
N 4860 -2332.5 4860 -2317.5 {
lab=VSS}
N 4860 -2565 4860 -2550 {
lab=VDD}
N 4860 -2467.5 4860 -2452.5 {
lab=VSS}
N 4860 -2697.5 4860 -2682.5 {
lab=VDD}
N 4860 -2600 4860 -2585 {
lab=VSS}
N 5027.5 -2545 5117.5 -2545 {
lab=#net10}
N 5027.5 -2640 5027.5 -2545 {
lab=#net10}
N 4905 -2640 5027.5 -2640 {
lab=#net10}
N 4905 -2507.5 5077.5 -2507.5 {
lab=#net11}
N 5077.5 -2505 5117.5 -2505 {
lab=#net11}
N 5077.5 -2507.5 5077.5 -2505 {
lab=#net11}
N 5045 -2455 5117.5 -2455 {
lab=#net12}
N 5045 -2455 5045 -2380 {
lab=#net12}
N 5045 -2380 5045 -2377.5 {
lab=#net12}
N 5045 -2377.5 5045 -2375 {
lab=#net12}
N 5045 -2375 5045 -2372.5 {
lab=#net12}
N 4905 -2372.5 5045 -2372.5 {
lab=#net12}
C {sky130_fd_pr/pfet_01v8.sym} 3020 -2610 0 0 {name=M3
L=0.15
W=10
nf=1
mult=450
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/ind.sym} 3170 -2550 3 0 {name=L1
m=1
value=100n
footprint=1206
device=inductor}
C {devices/capa.sym} 3260 -2500 0 0 {name=C1
m=1
value=3n
footprint=1206
device="ceramic capacitor"}
C {devices/code.sym} 2300 -2730 0 0 {name=TT_MODELS
only_toplevel=true
format="tcleval( @value )"
value="
** opencircuitdesign pdks install
.lib $::SKYWATER_MODELS/sky130.lib.spice tt

"
spice_ignore=false}
C {devices/code_shown.sym} 2310 -2570 0 0 {name=NGSPICE
only_toplevel=true
value="

.control

.option gmin = 1e-21
tran 100p 10u
plot V(out)
plot V(Q1)
plot V(Q2) 
.endc
" }
C {devices/lab_wire.sym} 3320 -2550 0 0 {name=l4 sig_type=std_logic lab=out}
C {devices/lab_wire.sym} 3120 -2550 0 0 {name=l6 sig_type=std_logic lab=IL}
C {devices/lab_wire.sym} 2940 -2710 0 0 {name=l5 sig_type=std_logic lab=VIN}
C {devices/vsource.sym} 3450 -2680 0 0 {name=V3 value=1.8}
C {devices/gnd.sym} 3450 -2650 0 0 {name=l7 lab=GND}
C {devices/lab_wire.sym} 3450 -2730 0 0 {name=l2 sig_type=std_logic lab=VIN}
C {devices/gnd.sym} 3810 -2650 0 0 {name=l19 lab=GND}
C {devices/lab_wire.sym} 3810 -2750 0 0 {name=l22 sig_type=std_logic lab=IBIAS1}
C {devices/isource.sym} 3810 -2680 0 0 {name=I0 value=50u}
C {devices/vsource.sym} 3550 -2680 0 0 {name=V9 value=0.9}
C {devices/gnd.sym} 3550 -2650 0 0 {name=l42 lab=GND}
C {devices/lab_wire.sym} 3550 -2730 0 0 {name=l8 sig_type=std_logic lab=VDD_2}
C {devices/vsource.sym} 3630 -2680 0 0 {name=V2 value=1.8}
C {devices/gnd.sym} 3630 -2650 0 0 {name=l18 lab=GND}
C {devices/vsource.sym} 3720 -2680 0 0 {name=V5 value=0}
C {devices/gnd.sym} 3720 -2650 0 0 {name=l26 lab=GND}
C {devices/lab_wire.sym} 3720 -2720 0 0 {name=l10 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 3360 -2230 0 1 {name=l13 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 3330 -2220 0 0 {name=l14 sig_type=std_logic lab=VDD_2}
C {devices/lab_wire.sym} 3140 -2430 0 0 {name=l1 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 3360 -2070 0 1 {name=l15 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 3330 -2070 0 0 {name=l16 sig_type=std_logic lab=IBIAS1}
C {devices/lab_wire.sym} 2960 -2230 0 1 {name=l11 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2960 -2060 0 1 {name=l12 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 3350 -2680 0 0 {name=V4 value=0.9}
C {devices/gnd.sym} 3350 -2650 0 0 {name=l17 lab=GND}
C {devices/lab_wire.sym} 3350 -2720 0 0 {name=l20 sig_type=std_logic lab=VREF}
C {devices/isource.sym} 3905 -2682.5 0 1 {name=I1 value=50u}
C {devices/lab_wire.sym} 2940 -2230 0 0 {name=l27 sig_type=std_logic lab=IBIAS2}
C {devices/vsource.sym} 4010 -2680 0 0 {name=V6 value="pwl(0 0 9.99ns 1.8 10ns 0) r=0"}
C {devices/gnd.sym} 4010 -2650 0 0 {name=l28 lab=GND}
C {devices/gnd.sym} 4010 -2650 0 0 {name=l29 lab=GND}
C {devices/lab_wire.sym} 4010 -2740 0 0 {name=l30 sig_type=std_logic lab=SAWTOOTH}
C {devices/lab_wire.sym} 3560 -2300 0 0 {name=l31 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 3460 -2170 0 0 {name=l33 sig_type=std_logic lab=VREF}
C {devices/lab_wire.sym} 3120 -2160 0 0 {name=l32 sig_type=std_logic lab=SAWTOOTH}
C {devices/lab_wire.sym} 3830 -2430 0 0 {name=l21 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/pfet_01v8.sym} 3980 -2520 0 1 {name=M2
L=0.15
W=10
nf=1
mult=450
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_wire.sym} 3960 -2380 0 0 {name=l23 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2760 -2230 0 1 {name=l35 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2760 -2070 0 1 {name=l37 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} 2640 -2560 0 0 {name=X101}
C {devices/lab_wire.sym} 2705 -2670 0 0 {name=l38 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2705 -2547.5 0 0 {name=l40 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 2700 -2410 0 0 {name=X2}
C {devices/lab_wire.sym} 2835 -2425 0 0 {name=l39 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2835 -2545 0 0 {name=l41 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Non_Overlap_Clk/Non_over_clk.sym} 2960 -1890 0 1 {name=XM3}
C {devices/lab_wire.sym} 2900 -2610 0 0 {name=l3 sig_type=std_logic lab=V_P}
C {devices/lab_wire.sym} 2950 -2490 0 0 {name=l43 sig_type=std_logic lab=V_N}
C {DC_DC_Converter/Folded_OPAMP/Folded_OPAMP.sym} 3420 -2100 0 1 {name=XM4}
C {devices/lab_wire.sym} 4060 -2520 0 0 {name=l96 sig_type=std_logic lab=DL}
C {sky130_fd_pr/cap_mim_m3_1.sym} 3360 -2410 3 0 {name=C5 model=cap_mim_m3_1 W=3.4 L=4 MF=1 spiceprefix=X}
C {sky130_fd_pr/cap_mim_m3_1.sym} 3450 -2300 3 0 {name=C3 model=cap_mim_m3_1 W=22 L=22.5 MF=1 spiceprefix=X}
C {sky130_fd_pr/cap_mim_m3_1.sym} 3710 -2440 0 0 {name=C6 model=cap_mim_m3_1 W=9.8 L=9.9 MF=1 spiceprefix=X}
C {devices/lab_wire.sym} 3630 -2740 0 0 {name=l97 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 3940 -2520 0 0 {name=l98 sig_type=std_logic lab=VDD}
C {sky130_fd_pr/nfet_01v8.sym} 3020 -2490 0 0 {name=M10
L=0.15
W=10
nf=1 
mult=150
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_wire.sym} 3905 -2737.5 0 0 {name=l24 sig_type=std_logic lab=IBIAS2}
C {sky130_fd_pr/res_high_po_0p35.sym} 3310 -2300 3 0 {name=R4
W=0.35
L=113.8
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 3310 -2270 3 0 {name=l9 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_high_po_0p35.sym} 3710 -2510 0 0 {name=R5
W=0.35
L=1
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 3680 -2510 0 0 {name=l44 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_high_po_0p35.sym} 3560 -2500 0 0 {name=R2
W=0.35
L=287.06
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 3530 -2500 0 0 {name=l45 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_high_po_0p35.sym} 3560 -2360 0 0 {name=R3
W=0.35
L=2583
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 3530 -2360 0 0 {name=l46 sig_type=std_logic lab=VSS}
C {devices/res.sym} 3200 -2430 1 0 {name=R7
value=40m
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 3830 -2480 0 0 {name=R1
value=40
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 3960 -2430 0 0 {name=R6
value=4
footprint=1206
device=resistor
m=1}
C {DC_DC_Converter/Comparator/Comp_lvt.sym} 3040 -2080 0 1 {name=XM2}
C {devices/lab_wire.sym} 4350 -2380 0 1 {name=l48 sig_type=std_logic lab=IBIAS4}
C {devices/lab_wire.sym} 4330 -2380 0 0 {name=l49 sig_type=std_logic lab=IBIAS3}
C {devices/lab_pin.sym} 4270 -2380 0 0 {name=l50 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4310 -2590 0 0 {name=l51 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 4170 -2470 1 0 {name=l53 sig_type=std_logic lab=VH}
C {devices/lab_pin.sym} 4170 -2450 3 0 {name=l54 sig_type=std_logic lab=VL}
C {DC_DC_Converter/Comparator_Pair/cmp_pair.sym} 4180 -2410 0 0 {name=XM1}
C {devices/lab_wire.sym} 4460 -2490 0 0 {name=l47 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} 4460 -2470 0 0 {name=l87 sig_type=std_logic lab=2}
C {devices/vsource.sym} 3450 -2870 0 0 {name=V7 value=1.05}
C {devices/gnd.sym} 3450 -2840 0 0 {name=l52 lab=GND}
C {devices/lab_pin.sym} 3450 -2930 0 0 {name=l55 sig_type=std_logic lab=VH}
C {devices/vsource.sym} 3530 -2870 0 0 {name=V8 value=0.95}
C {devices/gnd.sym} 3530 -2840 0 0 {name=l56 lab=GND}
C {devices/lab_pin.sym} 3530 -2930 0 0 {name=l57 sig_type=std_logic lab=VL}
C {devices/gnd.sym} 3620 -2840 0 0 {name=l58 lab=GND}
C {devices/isource.sym} 3620 -2870 0 0 {name=I2 value=50u}
C {devices/isource.sym} 3710 -2870 0 0 {name=I3 value=50u}
C {devices/gnd.sym} 3710 -2840 0 0 {name=l60 lab=GND}
C {devices/lab_wire.sym} 3620 -2930 0 0 {name=l59 sig_type=std_logic lab=IBIAS3}
C {devices/lab_wire.sym} 3710 -2920 0 1 {name=l61 sig_type=std_logic lab=IBIAS4}
C {devices/noconn.sym} 4470 -2470 0 1 {name=l62}
C {devices/noconn.sym} 4470 -2490 0 1 {name=l63}
C {DC_DC_Converter/NAND_GATE/NAND.sym} 4370 -2900 0 0 {name=X_NAND1}
C {DC_DC_Converter/NAND_GATE/NAND.sym} 4370 -2710 0 0 {name=X_NAND2}
C {devices/lab_pin.sym} 4440 -2700 0 0 {name=l84 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Inverter/Inverter.sym} 4510 -2950 0 0 {name=X9}
C {DC_DC_Converter/Inverter/Inverter.sym} 4510 -2760 0 0 {name=X10}
C {devices/lab_wire.sym} 4660 -2780 0 0 {name=l86 sig_type=std_logic lab=Q2}
C {devices/lab_wire.sym} 4360 -2950 0 0 {name=l64 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} 4360 -2760 0 0 {name=l88 sig_type=std_logic lab=2}
C {devices/lab_wire.sym} 4220 -2990 0 0 {name=l91 sig_type=std_logic lab=Enable}
C {devices/lab_pin.sym} 4580 -2850 0 0 {name=l94 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 4660 -2970 0 0 {name=l79 sig_type=std_logic lab=Q1}
C {devices/gnd.sym} 3350 -2840 0 0 {name=l89 lab=GND}
C {devices/lab_pin.sym} 3350 -2930 0 0 {name=l90 sig_type=std_logic lab=Enable}
C {devices/vsource.sym} 3350 -2870 0 0 {name=V10 value=1.8}
C {devices/gnd.sym} 3905 -2652.5 0 0 {name=l25 lab=GND}
C {devices/vsource.sym} 3940 -2870 0 0 {name=V11 value="pwl(0 1.8 2.5us 1.8 2.51us 0 5us 0) r=0"}
C {devices/gnd.sym} 3940 -2840 0 0 {name=l65 lab=GND}
C {devices/gnd.sym} 3940 -2840 0 0 {name=l66 lab=GND}
C {devices/lab_wire.sym} 3940 -2920 0 0 {name=l67 sig_type=std_logic lab=DL}
C {devices/lab_pin.sym} 4440 -2890 0 0 {name=l34 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4580 -3040 0 0 {name=l36 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Delay_block_revised/Delay_block_final_symbol.sym} 5727.5 -2365 0 1 {name=x1}
C {devices/lab_pin.sym} 5297.5 -2655 0 0 {name=l68 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 5307.5 -2325 0 0 {name=l69 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 5480 -1990 0 0 {name=l70 sig_type=std_logic lab=Q1}
C {devices/lab_wire.sym} 4760 -2640 0 0 {name=l71 sig_type=std_logic lab=SL1}
C {devices/lab_wire.sym} 4760 -2507.5 0 0 {name=l72 sig_type=std_logic lab=SL2}
C {devices/lab_wire.sym} 4752.5 -2372.5 0 0 {name=l73 sig_type=std_logic lab=SL3}
C {DC_DC_Converter/Delay_block_revised/Delay_block_final_symbol.sym} 5740 -1870 0 1 {name=x2}
C {devices/lab_pin.sym} 5310 -2160 0 0 {name=l74 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 5320 -1830 0 0 {name=l75 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 5470 -2485 0 0 {name=l76 sig_type=std_logic lab=Q2}
C {devices/lab_wire.sym} 4660 -2190 0 0 {name=l77 sig_type=std_logic lab=SL1_B}
C {devices/lab_wire.sym} 4640 -2020 0 0 {name=l78 sig_type=std_logic lab=SL2_B}
C {devices/lab_wire.sym} 4660 -1850 0 0 {name=l80 sig_type=std_logic lab=SL3_B}
C {DC_DC_Converter/Inverter/Inverter.sym} 4970 -2170 0 1 {name=X3}
C {devices/lab_pin.sym} 4900 -2260 0 1 {name=l81 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Inverter/Inverter.sym} 4970 -2000 0 1 {name=X4}
C {devices/lab_pin.sym} 4900 -2090 0 1 {name=l83 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Inverter/Inverter.sym} 4970 -1830 0 1 {name=X5}
C {devices/lab_pin.sym} 4900 -1920 0 1 {name=l92 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 4900 -1790 0 1 {name=l93 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Current_pump_mirror/current_pump_mirror_three_brunch_symbol.sym} 3260 -1700 0 1 {name=x3}
C {devices/lab_pin.sym} 4900 -1960 0 1 {name=l82 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4900 -2130 0 1 {name=l85 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3990 -2170 0 1 {name=l95 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 4190 -1840 0 1 {name=l99 sig_type=std_logic lab=SL1_B}
C {devices/lab_wire.sym} 4190 -1810 0 1 {name=l100 sig_type=std_logic lab=SL2_B}
C {devices/lab_wire.sym} 4190 -1780 0 1 {name=l101 sig_type=std_logic lab=SL3_B}
C {devices/lab_pin.sym} 3980 -1630 0 1 {name=l102 sig_type=std_logic lab=VSS}
C {devices/isource.sym} 3820 -2870 0 0 {name=I4 value=1m}
C {devices/lab_wire.sym} 3820 -2820 0 1 {name=l104 sig_type=std_logic lab=IBIAS5}
C {devices/lab_pin.sym} 3820 -2930 0 0 {name=l103 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 3940 -2160 0 0 {name=l105 sig_type=std_logic lab=IBIAS5}
C {devices/lab_wire.sym} 4190 -2020 0 1 {name=l106 sig_type=std_logic lab=SL1}
C {devices/lab_wire.sym} 4190 -1990 0 1 {name=l107 sig_type=std_logic lab=SL2}
C {devices/lab_wire.sym} 4190 -1960 0 1 {name=l108 sig_type=std_logic lab=SL3}
C {devices/lab_wire.sym} 3720 -1900 0 0 {name=l109 sig_type=std_logic lab=out}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4900 -1940 0 1 {name=X6}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4900 -1770 0 1 {name=X7}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4900 -2110 0 1 {name=X8}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4995 -2427.5 0 1 {name=X11}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4995 -2292.5 0 1 {name=X12}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4995 -2560 0 1 {name=X13}
C {devices/lab_pin.sym} 4860 -2322.5 0 0 {name=l110 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4860 -2425 0 0 {name=l111 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 4860 -2457.5 0 0 {name=l112 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4860 -2560 0 0 {name=l113 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 4860 -2590 0 0 {name=l114 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4860 -2692.5 0 0 {name=l115 sig_type=std_logic lab=VDD}
