<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="1629" Alu="50" Lut="541" T_Register="2996(1629)" T_Alu="266(50)" T_Lut="4004(541)" T_Bsram="37(0)">
    <SubModule name="pll_memory"/>
    <SubModule name="i2c_config_m0" Register="13" Lut="22" T_Register="124(13)" T_Alu="15(0)" T_Lut="836(22)">
        <SubModule name="i2c_master_top_m0" Register="17" Lut="663" T_Register="111(17)" T_Alu="15(0)" T_Lut="814(663)">
            <SubModule name="byte_controller" Register="23" Lut="51" T_Register="94(23)" T_Alu="15(0)" T_Lut="151(51)">
                <SubModule name="bit_controller" Register="71" Alu="15" Lut="100" T_Register="71(71)" T_Alu="15(15)" T_Lut="100(100)"/>
            </SubModule>
        </SubModule>
    </SubModule>
    <SubModule name="cmos_8_16bit_m0" Register="29" Lut="3" T_Register="29(29)" T_Lut="3(3)"/>
    <SubModule name="u_MnistLutSimple" T_Register="74(0)" T_Lut="947(0)">
        <SubModule name="i_MnistLutSimple_sub1" T_Lut="33(0)">
            <SubModule name="i_MnistLutSimple_sub1_base" Lut="33" T_Lut="33(33)"/>
        </SubModule>
        <SubModule name="i_MnistLutSimple_sub2" T_Register="64(0)" T_Lut="712(0)">
            <SubModule name="i_MnistLutSimple_sub2_base" Register="64" Lut="712" T_Register="64(64)" T_Lut="712(712)"/>
        </SubModule>
        <SubModule name="i_MnistLutSimple_sub5" T_Register="10(0)" T_Lut="202(0)">
            <SubModule name="i_MnistLutSimple_sub5_base" Register="10" Lut="202" T_Register="10(10)" T_Lut="202(202)"/>
        </SubModule>
    </SubModule>
    <SubModule name="vga_timing_m0" Register="28" Lut="68" T_Register="28(28)" T_Lut="68(68)"/>
    <SubModule name="frameBuffer_SDRAM" Register="371" Alu="46" Lut="451" Bsram="4" T_Register="371(371)" T_Alu="46(46)" T_Lut="451(451)" T_Bsram="4(4)"/>
    <SubModule name="sdram_controller0" Register="350" Alu="51" Lut="411" Bsram="1" T_Register="350(350)" T_Alu="51(51)" T_Lut="411(411)" T_Bsram="1(1)"/>
    <SubModule name="pll_tmds"/>
    <SubModule name="video_clk_gen"/>
    <SubModule name="DVI_TX_Top_inst" Register="73" Alu="69" Lut="229" T_Register="73(73)" T_Alu="69(69)" T_Lut="229(229)"/>
    <SubModule name="gw_gao_inst_0" Register="318" Alu="35" Lut="518" Bsram="32" T_Register="318(318)" T_Alu="35(35)" T_Lut="518(518)" T_Bsram="32(32)"/>
</Module>
