GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult.v":296)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult.v":296)
Analyzing included file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult.v":296)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult.v":296)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult_wrap.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult_wrap.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult_wrap.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult_wrap.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult_wrap.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult_wrap.v'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult_wrap.v":2)
Compiling module 'FP_Mult_Top'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult_wrap.v":6)
Compiling module '**'("C:\Gowin\Gowin_V1.9.12_x64\IDE\ipcore\FPMULT\data\FP_Mult.v":296)
NOTE  (EX0101) : Current top module is "FP_Mult_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\12828\Desktop\Project\FPGA\fpga_project\src_new\mf_circuit_new\src\fp_mult\temp\FPADDSUB\fp_mult.vg" completed
[98%] Generate netlist file "C:\Users\12828\Desktop\Project\FPGA\fpga_project\src_new\mf_circuit_new\src\fp_mult\temp\FPADDSUB\fp_mult.vhg" completed
Generate netlist file "C:\Users\12828\Desktop\Project\FPGA\fpga_project\src_new\mf_circuit_new\src\fp_mult\temp\FPADDSUB\fp_mult.vho" completed
Generate template file "C:\Users\12828\Desktop\Project\FPGA\fpga_project\src_new\mf_circuit_new\src\fp_mult\temp\FPADDSUB\fp_mult_tmp.vhd" completed
[100%] Generate report file "C:\Users\12828\Desktop\Project\FPGA\fpga_project\src_new\mf_circuit_new\src\fp_mult\temp\FPADDSUB\fp_mult_syn.rpt.html" completed
GowinSynthesis finish
