<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Wajid Malik</title>
    <link rel="stylesheet" href="style.css" />
    <link
      rel="stylesheet"
      href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.1.2/css/all.min.css"
    />
  </head>

  <body>
    <!-- custom-cursors -->
    <div class="cursor-1"></div>
    <div class="cursor-2"></div>

    <div id="menu-bars" class="fas fa-bars"></div>

    <!-- header section starts -->
    <header>
      <!-- <a href="#" class="logo"><span>Wajid</span> Malik </a> -->

      <div class="my-image">
        <img src="images/Wajid_2.jpg" alt="Home" />
      </div>

      <nav class="navbar">
        <a href="#">About</a>
        <a href="#education">Education</a>
        <a href="#publications">Publications</a>
        <a href="#experience">Experience</a>
        <a href="#projects">Projects</a>
        <a href="#skills">Skills</a>
      </nav>
    </header>
    <!-- header section ends -->

    <!-- home section starts -->
    <section class="home" id="#">
      <div class="content">
        <span class="hi">  </span>
        <h3>Wajid Ali</h3>
        <!-- <p class="info">I am incoming PhD CSE PhD Student at UC Santa Cruz</p> -->
        <p class="text">
          My research focuses on building scalable, efficient, and secure hardware systems for high-performance computing, 
          with a strong emphasis on heterogeneous and manycore architectures that balance performance, power efficiency, 
          and resilience. I am particularly interested in integrating machine learning into VLSI and 
          electronic design automation (EDA) workflows to accelerate architectural exploration and improve design accuracy
           across stages like floorplanning, placement, and timing analysis. By combining ML with traditional hardware design,
            my work aims to enable faster, smarter, and more energy-aware systems. I actively contribute to the open-source
             hardware ecosystem through tools like gem5 and OpenLane, using them to prototype, simulate, and refine cutting-edge 
             ideas in computer architecture and VLSI design.
        </p>
        <div class="flex">
          <a href="images/WajidAli.pdf" class="btn" download="WajidAli.pdf"
            >Download CV</a
          >

          <div class="follow">
            <a
              href="https://www.linkedin.com/in/wajid-ali-6a3775247/"
              target="_blank"
              class="fab fa-linkedin"
            ></a>
          </div>
        </div>
      </div>
    </section>

    <section class="about" id="education">
      <h1 class="heading"><span>My</span> Education</h1>

      <div class="row-1">
        <div class="content">
          <!-- Education Content -->
          <div class="education-content">
            <div class="content">
              <div class="education-header">
                <div class="left">
                  <div class="school-heading">
                    <h2>University of California, Santa Cruz</h2>
                  </div>
                </div>
                <div class="right">
                  <div class="location-date">
                    <span class="date">2025/09 - Present</span>
                  </div>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text">PhD Computer Science Engineering</span>
                  <span class="program text">Advisor: Professor Matthew Guthaus</span>
                  <span class="program text">Co-Advisor: Marcelo Orenes Vera</span>
                </div>
              </div>
            </div>

            <div class="content">
              <div class="education-header">
                <div class="left">
                  <div class="school-heading">
                    <h2>University of Engineering & Technology, Lahore</h2>
                  </div>
                </div>
                <div class="right">
                  <div class="location-date">
                    <span class="date">2021/11 - 2025/05</span>
                  </div>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text">B.Sc Electrical Engineering</span>
                  <span class="grade text"
                    ><span style="color: #000000">CGPA: 3.596</span></span
                  >
                </div>
              </div>
            </div>

            <div class="content">
              <div class="education-header">
                <div class="left">
                  <div class="school-heading">
                    <h2>Government College University, Lahore</h2>
                  </div>
                </div>
                <div class="right">
                  <div class="location-date">
                    <span class="date">2019/09 – 2021/07</span>
                  </div>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text">Fsc Pre Engineering</span>
                  <span class="grade text"
                    ><span style="color: #000000">Marks: 1050/1100</span>
                  </span>
                </div>
              </div>
            </div>

            <div class="content">
              <div class="education-header">
                <div class="left">
                  <div class="school-heading">
                    <h2>Allied School</h2>
                  </div>
                </div>
                <div class="right">
                  <div class="location-date">
                    <span class="date">2009/01 – 2019/02</span>
                  </div>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text">Matriculation </span>
                  <span class="grade text"
                    ><span style="color: #000000">Marks: 1050/1100</span>
                  </span>
                </div>
              </div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section class="services" id="publications">
      <h1 class="heading"><span> My </span> Publications</h1>

      <ul class="publications-list">
        <li>
          <b
            >"Simulation-Driven Evaluation of Chiplet-Based
            Architectures Using VisualSim" </b>, <b> Wajid Ali</b>,
             Ayaz Akram, Deepak Shankar, 54th International Conference on Parallel Processing, <b>Sep 2025.</b> <b>Submitted.</b>
          <a href="https://arxiv.org/abs/2402.18746" target="_blank">link</a>
        </li>

        
        <li>
          <b
            >"Physical Design of UET-RVMCU: A Streamlined
            Open-Source RISC-V Microcontroller" </b>, Abdullah Azhar, Uneeb Kamal,<b> Wajid Ali</b
          >, Saad Gillani, Suleman Sami Qazi, Workshop on Conventions, Tools, and Ideas in Physical Design
           (WOVEN 2025), associated with ISCA(one of the top Computer
          Architecture Conference), <b>June 2025.</b>
          <a href="https://arxiv.org/abs/2402.18746" target="_blank">link</a>
        </li>
        <li>
          <b
            >"Accelerating Computer Architecture Simulation through Machine
            Learning", Wajid Ali</b
          >, Ayaz Akram, The 1st Workshop on Computer Architecture Modeling and
          Simulation (CAMS 2023), associated with MICRO(one of the top Computer
          Architecture Conference), <b>October 2023.</b>
          <a href="https://arxiv.org/abs/2402.18746" target="_blank">link</a>
        </li>
        <li>
          <b
            >W. Ali, "Exploring Instruction Set Architectural Variations: x86,
            ARM, and RISC-V in Compute-Intensive Applications"</b
          >, Eng OA (Engineering Open Access), vol. 1, no. 3, pp. 157-162,
          <b>Oct. 2023.</b>
          <a href="https://www.opastpublishers.com/open-access-articles/exploring-instruction-set-architectural-variations-x86-arm-and-riscv-in-computeintensive-applications.pdf" target="_blank">link</a>
        </li>
        <li>
          <b
            >W. Ali </b>, M. Zia, U. Kamal, and A. Azhar,<b> "Virtual Memory
            Verification - SV32"</b
          >, IEEE ELEKTRON UET Lahore, <b>2023</b>.
          <a href="https://www.authorea.com/users/693095/articles/700385-virtual-memory-verification-sv32" target="_blank">link</a>
        </li>
      </ul>
    </section>

    <section class="about" id="experience">
      <h1 class="heading"><span>My</span> Experience</h1>

      <div class="row-1">
        <div class="content">
          <div class="education-content">
            <div class="content">
              <div class="education-header">
                <div class="left">
                  <div class="school-heading">
                    <h2>Mirabilis Design - Application Engineering Intern</h2>
                  </div>
                </div>
                <div class="right">
                  <div class="location-date">
                    <span class="date">2024/02 – 2024/04</span>
                  </div>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text"
                    >Specialized in system modeling at Mirabilis Design, using
                    VisualSim to create models for RISC-V BOOM core and ARM
                    A720AE. Worked on Artries NoC and ARM CMN600, contributing
                    to performance optimization and system integration. Additionally, I 
                    developed training content for Mirabilis Design's Seal-E learning program, creating 
                    computer architecture training sessions and hands-on experiments. I also worked on 
                    generating traces for different benchmarks, such as SPEC2006 and microbenchmarks, 
                    using tools like gem5, GPGPU-Sim, and NVBit, running these traces on VisualSim.
                  </span>
                  <span class="grade"
                    ><span style="color: #e38528"
                      >Santa Clara, CA, USA</span
                    ></span
                  >
                </div>
              </div>
            </div>

            <div class="content">
              <div class="education-header">
                <div class="left">
                  <div class="school-heading">
                    <h2>MEDS Lab UET Lahore - Research Assisstant</h2>
                  </div>
                </div>
                <div class="right">
                  <div class="location-date">
                    <span class="date">2023/05 – present</span>
                  </div>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text"
                    >Developed and implemented verification tests for the
                    privilege architecture of the CVA6 processor under the
                    supervision of Mr. Umer Shahid. Successfully booted Linux on
                    UET RV Pcore and currently focusing on floor planning,
                    routing, and placement of UET RV Pcore using TSMC
                    libraries with Cadence tools.</span
                  >
                  <span class="grade text"
                    ><span style="color: #e38528"
                      >Lahore, Punjab, Pakistan</span
                    ></span
                  >
                </div>
              </div>
            </div>

            <div class="content">
              <div class="education-header">
                <div class="left">
                  <div class="school-heading">
                    <h2>Research Assisstant of PHD Student</h2>
                  </div>
                </div>
                <div class="right">
                  <div class="location-date">
                    <span class="date">2023/07 – 2024/02</span>
                  </div>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text"
                    >Engaged in collaborative research on gem5 simulations with
                    Ayaz Akram, a former PhD scholar at UC Davis and now an SoC Architect at Samsung, contributing to the
                    advancement of gem5 simulation techniques and gaining deep
                    insights into computer architecture research.</span
                  >
                  <span class="grade text"
                    ><span style="color: #e38528">Davis, CA, USA</span></span
                  >
                </div>
              </div>
            </div>

    
            <div class="content">
              <div class="education-header">
                <div class="left">
                  <div class="school-heading">
                    <h2>
                      UET Lahore - Teaching Assistant (Microprocessor System
                      EE-273L)
                    </h2>
                  </div>
                </div>
                <div class="right">
                  <div class="location-date">
                    <span class="date">2024/09 – 2025/01 </span>
                  </div>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text"
                    >Assisting in the Microprocessor Systems Lab (EE-273L) under
                    Shehzeen Malik, I guide students in using Tiva C
                    microcontroller boards for embedded systems projects.
                  </span>
                  <span class="grade text"
                    ><span style="color: #e38528"
                      >Lahore, Punjab, Pakistan</span
                    ></span
                  >
                </div>
              </div>
            </div>

            <div class="content">
              <div class="education-header">
                <div class="left">
                  <div class="school-heading">
                    <h2>
                      UET Lahore - Teaching Assistant (Introduction To Computing
                      And Data Science EE-132L)
                    </h2>
                  </div>
                </div>
                <div class="right">
                  <div class="location-date">
                    <span class="date">2023/09 – 2024/01</span>
                  </div>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text"
                    > Assisted Dr. Muzamal Rafique in delivering course content, facilitating lab sessions, 
                    and guiding students through programming fundamentals and data science principles. 
                    Developed instructional materials and provided individualized support to enhance 
                    student's understanding and application of course concepts.
                    </span
                  >
                  <span class="grade text"
                    ><span style="color: #e38528"
                      >Lahore, Punjab, Pakistan</span
                    ></span
                  >
                </div>
              </div>
            </div>

            <div class="content">
              <div class="education-header">
                <div class="left">
                  <div class="school-heading">
                    <h2>
                      UET Lahore - Teaching Assistant (Programming Fundamentals
                      EE-133L)
                    </h2>
                  </div>
                </div>
                <div class="right">
                  <div class="location-date">
                    <span class="date">2023/03 – 2023/07</span>
                  </div>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text"
                    >Collaborated with Dr. Suleman Sami Qazi to facilitate
                    course delivery, manage lab sessions, and assist students
                    with programming assignments.
                  </span>
                  <span class="grade text"
                    ><span style="color: #e38528"
                      >Lahore, Punjab, Pakistan</span
                    ></span
                  >
                </div>
              </div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section class="about" id="projects">
      <h1 class="heading"><span>My</span> Projects</h1>

      <div class="row-1">
        <div class="content">
          <div class="education-content">
            <div class="content">
              <div class="education-header">
                <div class="school-heading">
                  <h2>
                    Accelerating Computer Architecture Simulation through
                    Machine Learning
                  </h2>
                </div>
              </div>
              <div class="education-body">
                <div class="education-details">
                  <span class="program text"
                    >Led a project at the intersection of computer architecture
                    and machine learning, aiming to accelerate simulation
                    processes by integrating gem5 with predictive models.
                    Achieved remarkable results in predicting application
                    performance, particularly "instructions per cycle" (IPC),
                    utilizing Random Forest algorithms and insightful feature
                    analysis.
                  </span>
                </div>
              </div>
            </div>
          </div>
          <div class="content">
            <div class="education-header">
              <div class="school-heading">
                <h2>Backend Synthesis and Implementation of UETRV-PCORE</h2>
              </div>
            </div>
            <div class="education-body">
              <div class="education-details">
                <span class="program text"
                  >Led the backend synthesis and implementation of UETRV-PCORE,
                  utilizing TSMC libraries designed for 22nm technology.
                  Initially, simplified the flow on a 45nm general PDK,
                  carefully removing all combinational loops. Currently,
                  actively involved in optimizing floor planning, placement, and
                  routing stages using Cadence tools, ensuring smooth
                  integration and efficient utilization of the 22nm technology.
                </span>
              </div>
            </div>
          </div>
          <div class="content">
            <div class="education-header">
              <div class="school-heading">
                <h2>Privilege Architecture Verification of CVA6 (RISC-V)</h2>
              </div>
            </div>
            <div class="education-body">
              <div class="education-details">
                <span class="program text">
                  Authored compliance tests for RISC-V SV32 virtual memory,
                  ensuring accurate functionality and adherence to the RISC-V
                  specification. Conducted a detailed comparison of the virtual
                  memory implementation on the CVA6 core with the golden RISC-V
                  model. Generated a comprehensive compliance report for the
                  CVA6 RISC-V implementation.
                </span>
              </div>
            </div>
          </div>
          <div class="content">
            <div class="education-header">
              <div class="school-heading">
                <h2>RTL to GDS Flow</h2>
              </div>
            </div>
            <div class="education-body">
              <div class="education-details">
                <span class="program text"
                  >Worked on the RTL to GDS flow using OpenLane to produce a GDS
                  from the RTL of the UETRV-PCore. This involved writing SDC and
                  configuration files required for the OpenLane flow. Ensured
                  proper optimization of the design for timing, power, and area,
                  leading to successful layout
                </span>
              </div>
            </div>
          </div>
          <div class="content">
            <div class="education-header">
              <div class="school-heading">
                <h2>UET-RV-PCore Linux Boot Project</h2>
              </div>
            </div>
            <div class="education-body">
              <div class="education-details">
                <span class="program text">
                  Successfully booted Linux on the UETRV-PCORE using OpenSBI
                  v0.9 as the first-level bootloader and Buildroot 2021.05 with
                  Busybox 1.33 for the root file system. Utilized the GNU
                  toolchain riscv32-unknown-linux-gnu and Linux kernel 6.1,
                  integrated into OpenSBI. Achieved reliable OS image transfer
                  via UART.
                </span>
              </div>
            </div>
          </div>
          <div class="content">
            <div class="education-header">
              <div class="school-heading">
                <h2>Linux Booting Automation for UET-RV-PCORE</h2>
              </div>
            </div>
            <div class="education-body">
              <div class="education-details">
                <span class="program text">
                  Implemented a Makefile to automate the Linux booting process
                  on the UET-RV-PCORE platform, enhancing the efficiency and
                  accessibility of the system.
                </span>
              </div>
            </div>
          </div>
          <div class="content">
            <div class="education-header">
              <div class="school-heading">
                <h2>
                  Integrated Pipelined Processor with UART and Privilege Support
                </h2>
              </div>
            </div>
            <div class="education-body">
              <div class="education-details">
                <span class="program text">
                  Implemented a RISC-V base ISA processor in SystemVerilog,
                  incorporating a pipelined architecture while managing data and
                  control hazards. Added basic CSR support and integrated a UART
                  transmitter and receiver, enabling communication through CSR
                  interrupts. This design enhanced the processor's functionality
                  and communication capabilities.
                </span>
              </div>
            </div>
          </div>
          <div class="content">
            <div class="education-header">
              <div class="school-heading">
                <h2>UART Transmitter</h2>
              </div>
            </div>
            <div class="education-body">
              <div class="education-details">
                <span class="program text"
                  >Designed a UART transmitter module using SystemVerilog,
                  implementing the core functionalities of a UART communication
                  protocol. The module efficiently handles data transmission,
                  including start/stop bits and parity bit generation, following
                  industry-standard UART communication practices. This project
                  allowed me to enhance my hardware description language skills
                  and grasp the fundamentals of serial communication protocols.
                </span>
              </div>
            </div>
          </div>
          <div class="content">
            <div class="education-header">
              <div class="school-heading">
                <h2>Spam classifier</h2>
              </div>
            </div>
            <div class="education-body">
              <div class="education-details">
                <span class="program text"
                  >Developed a spam classifier by applying various encoding
                  methods to extract features from raw text. Explored different
                  machine learning algorithms, including SVM, Logistic
                  Regression, and Naive Bayes, for spam classification.
                  Successfully implemented a model that achieved a validation
                  accuracy of 99.4%.
                </span>
              </div>
            </div>
          </div>
          <div class="content">
            <div class="education-header">
              <div class="school-heading">
                <h2>Workload Prediction -using gem5 statistics</h2>
              </div>
            </div>
            <div class="education-body">
              <div class="education-details">
                <span class="program text"
                  >Developed a workload prediction model using machine learning
                  techniques and gem5 simulation statistics. The objective was
                  to classify workloads as either memory-intensive or
                  computational-intensive based on collected performance
                  metrics.
                </span>
              </div>
            </div>
          </div>
          <div class="content">
            <div class="education-header">
              <div class="school-heading">
                <h2>Created a gesture-controlled car using a TIVA board</h2>
              </div>
            </div>
            <div class="education-body">
              <div class="education-details">
                <span class="program text"
                  >Configured and interfaced the TIVA C Series microcontroller
                  with the MPU6050 motion sensor over the I2C protocol to read
                  sensor data. Added WiFi capability using the ESP01 module via
                  UART, utilizing AT commands for communication. Additionally,
                  assembled a model car featuring H-bridge-based independent PWM
                  motor control, allowing precise motor operation and enhanced
                  functionality
                </span>
              </div>
            </div>
          </div>
        </div>
      </div>
    </section>

    <section class="about" id="skills">
      <h1 class="heading"><span> My </span> skills</h1>
      <div class="row-2">
        <div class="skills">
          <div class="skills-column">
            <!-- Left Column -->
            <div class="progress">
              <h3>Programming Languages:</h3>
              <p>
                C, C++, Java, MATLAB, Python, Bash, Assembly, Programming (x86,
                ARM, RISCV), Tcl Scripting
              </p>
            </div>

            <div class="progress">
              <h3>Tools:</h3>
              <p>
                Xilinx ISE, Xilinx Vivado, ModelSim, Keil, Proteus, Visual
                Studio, MentorGraphics EDA tools, Cadence (genus, innovus,
                tempus), OpenLane
              </p>
            </div>

            <div class="progress">
              <h3>Hardware Description Languages:</h3>
              <p>System Verilog, Verilog HDL, VHDL</p>
            </div>

            <div class="progress">
              <h3>RISCV Verification Tools:</h3>
              <p>Spike, Sail, RISCOF</p>
            </div>

            <div class="progress">
              <h3>Data Science Tools:</h3>
              <p>TensorFlow, Scikit-learn, Keras, Jupyter Notebooks</p>
            </div>

            <div class="progress">
              <h3>Version Control & Collaboration Tools:</h3>
              <p>Git, GitHub</p>
            </div>
          </div>

          <!-- Right Column -->
          <div class="skills-column">
            <div class="progress">
              <h3>Operating Systems:</h3>
              <p>Linux, Windows</p>
            </div>

            <div class="progress">
              <h3>Architectural Simulators and Emulators:</h3>
              <p>
                gem5, GPGPU Sim, Accel-Sim, NVBit, Multi2Sim, QEMU, Wireshark
              </p>
            </div>

            <div class="progress">
              <h3>PCB Designing:</h3>
              <p>
                Schematic Design and Capture, PCB Layout Design, Component
                Placement and Routing, Multi-layer PCB Design, Gerber File
                Generation
              </p>
            </div>

            <div class="progress">
              <h3>Benchmarks:</h3>
              <p>SPEC, NPB, GAPBS, MiBench</p>
            </div>

            <div class="progress">
              <h3>Libraries:</h3>
              <p>PyTorch, Pandas, NumPy, sklearn</p>
            </div>

            <div class="progress">
              <h3>Documentation Tools:</h3>
              <p>LaTeX, Microsoft Word</p>
            </div>
          </div>
        </div>
      </div>
    </section>

    <!-- contact section starts -->

    <section class="contact" id="contact">
      <h1 class="heading">Contact <span> Me </span></h1>

      <div class="icons-container">
        <div class="icons">
          <i class="fas fa-envelope"></i>
          <h3>My Email</h3>
          <p style="text-transform: lowercase !important">
            malikwajid441@gmail.com
          </p>
        </div>

        <div class="icons">
          <i class="fas fa-phone"></i>
          <h3>My Number</h3>
          <p>+92-334-4114146</p>
        </div>

        <div class="icons">
          <i class="fas fa-map-marker-alt"></i>
          <h3>My Address</h3>
          <p>Lahore, Pakistan</p>
        </div>
      </div>
    </section>
    <!-- contact section ends -->

    <script src="script.js"></script>
  </body>
</html>
