
-- VHDL Instantiation Created from source file Simulate_DSP_Wing.vhd -- 21:57:27 03/23/2015
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT Simulate_DSP_Wing
	PORT(       
		);
	END COMPONENT;

	Inst_Simulate_DSP_Wing: Simulate_DSP_Wing PORT MAP(
	);


