### Hi there

I am a Master's student at Portland State University studyng Computer Engineering.

* **Specialisation:** Computer Architecture, Design Verification.
* **Technical Expertise:** UVM, SystemVerilog Assertions (SVA), Constrained Randomization, and Formal Methods.
* **Languages:** SystemVerilog, C++, Python 

**Outside of Engineering:**
I play competitive chess, do street photography and experiment with circuit bending.

<picture>
  <source media="(prefers-color-scheme: dark)" srcset="https://raw.githubusercontent.com/Rajeshwar-Reddy-Vemula/Rajeshwar-Reddy-Vemula/output/github-contribution-grid-snake-dark.svg">
  <source media="(prefers-color-scheme: light)" srcset="https://raw.githubusercontent.com/Rajeshwar-Reddy-Vemula/Rajeshwar-Reddy-Vemula/output/github-contribution-grid-snake.svg">
  <img alt="github contribution grid snake animation" src="https://raw.githubusercontent.com/Rajeshwar-Reddy-Vemula/Rajeshwar-Reddy-Vemula/output/github-contribution-grid-snake.svg">
</picture>
