.ALIASES
X_U1            U1(IN+=VIN IN-=0 VCC=V+ VEE=V- OUT=VOUT REF=0 RG+=N00879 RG-=N00171 ) CN
+@NILM_PROJECT_TEST2.SCHEMATIC1(sch_1):INS38@INA821.INA821.Normal(chips)
R_R1            R1(1=N00171 2=N00879 ) CN @NILM_PROJECT_TEST2.SCHEMATIC1(sch_1):INS134@ANALOG.R.Normal(chips)
V_V2            V2(+=V+ -=0 ) CN @NILM_PROJECT_TEST2.SCHEMATIC1(sch_1):INS355@SOURCE.VDC.Normal(chips)
V_V3            V3(+=0 -=V- ) CN @NILM_PROJECT_TEST2.SCHEMATIC1(sch_1):INS381@SOURCE.VDC.Normal(chips)
V_V4            V4(+=VIN -=0 ) CN @NILM_PROJECT_TEST2.SCHEMATIC1(sch_1):INS609@SOURCE.VPULSE.Normal(chips)
R_R2            R2(1=0 2=VOUT ) CN @NILM_PROJECT_TEST2.SCHEMATIC1(sch_1):INS913@ANALOG.R.Normal(chips)
_    _(V+=V+)
_    _(V-=V-)
_    _(Vin=VIN)
_    _(Vout=VOUT)
.ENDALIASES
