

================================================================
== Vitis HLS Report for 'lookupReplyHandler'
================================================================
* Date:           Sat Mar 18 14:38:52 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.458 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      108|    -|
|FIFO                 |        -|     -|       12|      121|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      183|    -|
|Register             |        -|     -|      357|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      369|      412|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |slc_insertTuples_fifo_U  |        0|  5|   0|    -|     4|   64|      256|
    |slc_queryCache_fifo_U    |        0|  7|   0|    -|     8|  128|     1024|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |Total                    |        0| 12|   0|    0|    12|  192|     1280|
    +-------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_442                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_465                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_write_state1   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op105_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op111_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op116_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op120_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op123_write_state2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op124_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op126_write_state3   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op59_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op75_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op87_read_state1     |       and|   0|  0|   2|           1|           1|
    |tmp_42_i_nbreadreq_fu_211_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_43_i_nbreadreq_fu_247_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_44_i_nbreadreq_fu_219_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_45_i_nbreadreq_fu_170_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_46_i_nbreadreq_fu_190_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_335_nbreadreq_fu_162_p3     |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_239_p3         |       and|   0|  0|   2|           1|           0|
    |icmp_ln155_fu_367_p2              |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln175_fu_409_p2              |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op106_write_state2   |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op108_write_state2   |        or|   0|  0|   2|           1|           1|
    |or_ln146_fu_356_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln146_fu_350_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 108|          98|          31|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_312_p4      |  14|          3|    2|          6|
    |m_axis_session_lup_req_TDATA_blk_n         |   9|          2|    1|          2|
    |m_axis_session_lup_req_TDATA_int_regslice  |  14|          3|   96|        288|
    |reverseLupInsertFifo_blk_n                 |   9|          2|    1|          2|
    |rxEng2sLookup_req_blk_n                    |   9|          2|    1|          2|
    |sLookup2rxEng_rsp_blk_n                    |   9|          2|    1|          2|
    |sLookup2rxEng_rsp_din                      |  14|          3|   17|         51|
    |sLookup2txApp_rsp_blk_n                    |   9|          2|    1|          2|
    |sLookup2txApp_rsp_din                      |  14|          3|   17|         51|
    |s_axis_session_lup_rsp_TDATA_blk_n         |   9|          2|    1|          2|
    |sessionInsert_req_blk_n                    |   9|          2|    1|          2|
    |slc_fsmState                               |  14|          3|    2|          6|
    |slc_queryCache_din                         |  14|          3|  128|        384|
    |slc_sessionIdFreeList_blk_n                |   9|          2|    1|          2|
    |slc_sessionInsert_rsp_blk_n                |   9|          2|    1|          2|
    |txApp2sLookup_req_blk_n                    |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 183|         40|  273|        808|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |freeID_V_reg_584                         |  14|   0|   14|          0|
    |icmp_ln155_reg_594                       |   1|   0|    1|          0|
    |icmp_ln175_reg_623                       |   1|   0|    1|          0|
    |insertReply_sessionID_V_reg_612          |  16|   0|   16|          0|
    |lupReply_source_reg_571                  |  32|   0|   32|          0|
    |or_ln146_reg_576                         |   1|   0|    1|          0|
    |p_019_reg_598                            |  17|   0|   17|          0|
    |query_tuple_dstPort_V_reg_645            |  16|   0|   16|          0|
    |query_tuple_srcIp_V_reg_635              |  32|   0|   32|          0|
    |query_tuple_srcPort_V_reg_640            |  16|   0|   16|          0|
    |slc_fsmState                             |   2|   0|    2|          0|
    |slc_fsmState_load_reg_559                |   2|   0|    2|          0|
    |slc_fsmState_load_reg_559_pp0_iter1_reg  |   2|   0|    2|          0|
    |tmp_42_i_reg_604                         |   1|   0|    1|          0|
    |tmp_43_i_reg_631                         |   1|   0|    1|          0|
    |tmp_43_i_reg_631_pp0_iter1_reg           |   1|   0|    1|          0|
    |tmp_44_i_reg_608                         |   1|   0|    1|          0|
    |tmp_45_i_reg_567                         |   1|   0|    1|          0|
    |tmp_46_i_reg_580                         |   1|   0|    1|          0|
    |tmp_i_335_reg_563                        |   1|   0|    1|          0|
    |tmp_i_reg_627                            |   1|   0|    1|          0|
    |tmp_i_reg_627_pp0_iter1_reg              |   1|   0|    1|          0|
    |tmp_reg_650                              |  64|   0|   64|          0|
    |trunc_ln173_reg_589                      |  64|   0|   64|          0|
    |tuple_reg_618                            |  64|   0|   64|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 357|   0|  357|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|      lookupReplyHandler|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|      lookupReplyHandler|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|      lookupReplyHandler|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|      lookupReplyHandler|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|      lookupReplyHandler|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|      lookupReplyHandler|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|      lookupReplyHandler|  return value|
|s_axis_session_lup_rsp_TVALID  |   in|    1|        axis|  s_axis_session_lup_rsp|       pointer|
|s_axis_session_lup_rsp_TDATA   |   in|  120|        axis|  s_axis_session_lup_rsp|       pointer|
|s_axis_session_lup_rsp_TREADY  |  out|    1|        axis|  s_axis_session_lup_rsp|       pointer|
|slc_sessionIdFreeList_dout     |   in|   14|     ap_fifo|   slc_sessionIdFreeList|       pointer|
|slc_sessionIdFreeList_empty_n  |   in|    1|     ap_fifo|   slc_sessionIdFreeList|       pointer|
|slc_sessionIdFreeList_read     |  out|    1|     ap_fifo|   slc_sessionIdFreeList|       pointer|
|slc_sessionInsert_rsp_dout     |   in|  160|     ap_fifo|   slc_sessionInsert_rsp|       pointer|
|slc_sessionInsert_rsp_empty_n  |   in|    1|     ap_fifo|   slc_sessionInsert_rsp|       pointer|
|slc_sessionInsert_rsp_read     |  out|    1|     ap_fifo|   slc_sessionInsert_rsp|       pointer|
|rxEng2sLookup_req_dout         |   in|   97|     ap_fifo|       rxEng2sLookup_req|       pointer|
|rxEng2sLookup_req_empty_n      |   in|    1|     ap_fifo|       rxEng2sLookup_req|       pointer|
|rxEng2sLookup_req_read         |  out|    1|     ap_fifo|       rxEng2sLookup_req|       pointer|
|txApp2sLookup_req_dout         |   in|   96|     ap_fifo|       txApp2sLookup_req|       pointer|
|txApp2sLookup_req_empty_n      |   in|    1|     ap_fifo|       txApp2sLookup_req|       pointer|
|txApp2sLookup_req_read         |  out|    1|     ap_fifo|       txApp2sLookup_req|       pointer|
|sessionInsert_req_din          |  out|  160|     ap_fifo|       sessionInsert_req|       pointer|
|sessionInsert_req_full_n       |   in|    1|     ap_fifo|       sessionInsert_req|       pointer|
|sessionInsert_req_write        |  out|    1|     ap_fifo|       sessionInsert_req|       pointer|
|sLookup2txApp_rsp_din          |  out|   17|     ap_fifo|       sLookup2txApp_rsp|       pointer|
|sLookup2txApp_rsp_full_n       |   in|    1|     ap_fifo|       sLookup2txApp_rsp|       pointer|
|sLookup2txApp_rsp_write        |  out|    1|     ap_fifo|       sLookup2txApp_rsp|       pointer|
|sLookup2rxEng_rsp_din          |  out|   17|     ap_fifo|       sLookup2rxEng_rsp|       pointer|
|sLookup2rxEng_rsp_full_n       |   in|    1|     ap_fifo|       sLookup2rxEng_rsp|       pointer|
|sLookup2rxEng_rsp_write        |  out|    1|     ap_fifo|       sLookup2rxEng_rsp|       pointer|
|reverseLupInsertFifo_din       |  out|   96|     ap_fifo|    reverseLupInsertFifo|       pointer|
|reverseLupInsertFifo_full_n    |   in|    1|     ap_fifo|    reverseLupInsertFifo|       pointer|
|reverseLupInsertFifo_write     |  out|    1|     ap_fifo|    reverseLupInsertFifo|       pointer|
|m_axis_session_lup_req_TREADY  |   in|    1|        axis|  m_axis_session_lup_req|       pointer|
|m_axis_session_lup_req_TDATA   |  out|   96|        axis|  m_axis_session_lup_req|       pointer|
|m_axis_session_lup_req_TVALID  |  out|    1|        axis|  m_axis_session_lup_req|       pointer|
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %reverseLupInsertFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %slc_sessionInsert_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %sLookup2rxEng_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slc_insertTuples, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %sessionInsert_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %slc_sessionIdFreeList, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i97 %rxEng2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %slc_queryCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %txApp2sLookup_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %m_axis_session_lup_req, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %s_axis_session_lup_rsp, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:80]   --->   Operation 40 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%slc_fsmState_load = load i2 %slc_fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:111]   --->   Operation 41 'load' 'slc_fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @slc_insertTuples_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i64 %slc_insertTuples, i64 %slc_insertTuples"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_334 = specchannel i32 @_ssdm_op_SpecChannel, void @slc_queryCache_str, i32 1, void @p_str, void @p_str, i32 8, i32 8, i128 %slc_queryCache, i128 %slc_queryCache"   --->   Operation 43 'specchannel' 'empty_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.49ns)   --->   "%switch_ln111 = switch i2 %slc_fsmState_load, void, i2 2, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:111]   --->   Operation 44 'switch' 'switch_ln111' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i_335 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i120P128A, i120 %s_axis_session_lup_rsp, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 45 'nbreadreq' 'tmp_i_335' <Predicate = (slc_fsmState_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp_i_335, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:142]   --->   Operation 46 'br' 'br_ln142' <Predicate = (slc_fsmState_load == 1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_45_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %slc_queryCache, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 47 'nbreadreq' 'tmp_45_i' <Predicate = (slc_fsmState_load == 1 & tmp_i_335)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp_45_i, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:142]   --->   Operation 48 'br' 'br_ln142' <Predicate = (slc_fsmState_load == 1 & tmp_i_335)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%s_axis_session_lup_rsp_read = read i120 @_ssdm_op_Read.axis.volatile.i120P128A, i120 %s_axis_session_lup_rsp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'read' 's_axis_session_lup_rsp_read' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%lupReply_hit = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %s_axis_session_lup_rsp_read, i32 80" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'bitselect' 'lupReply_hit' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lupReply_source = partselect i32 @_ssdm_op_PartSelect.i32.i120.i32.i32, i120 %s_axis_session_lup_rsp_read, i32 81, i32 112" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'partselect' 'lupReply_source' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.16ns)   --->   "%slc_queryCache_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %slc_queryCache" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 52 'read' 'slc_queryCache_read' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%intQuery_allowCreation_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %slc_queryCache_read, i32 64" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 53 'bitselect' 'intQuery_allowCreation_1' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%xor_ln146 = xor i1 %intQuery_allowCreation_1, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 54 'xor' 'xor_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln146 = or i1 %lupReply_hit, i1 %xor_ln146" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 55 'or' 'or_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %or_ln146, void, void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 56 'br' 'br_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_46_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i14P0A, i14 %slc_sessionIdFreeList, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 57 'nbreadreq' 'tmp_46_i' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 16384> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %tmp_46_i, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:146]   --->   Operation 58 'br' 'br_ln146' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.16ns)   --->   "%freeID_V = read i14 @_ssdm_op_Read.ap_fifo.volatile.i14P0A, i14 %slc_sessionIdFreeList" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 59 'read' 'freeID_V' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 16384> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i128 %slc_queryCache_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'trunc' 'trunc_ln173' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %slc_insertTuples, i64 %trunc_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 61 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln152 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:152]   --->   Operation 62 'br' 'br_ln152' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.85ns)   --->   "%icmp_ln155 = icmp_eq  i32 %lupReply_source, i32 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:155]   --->   Operation 63 'icmp' 'icmp_ln155' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_019 = partselect i17 @_ssdm_op_PartSelect.i17.i120.i32.i32, i120 %s_axis_session_lup_rsp_read, i32 64, i32 80" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 64 'partselect' 'p_019' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:155]   --->   Operation 65 'br' 'br_ln155' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%storemerge_i = phi i2 2, void, i2 0, void"   --->   Operation 67 'phi' 'storemerge_i' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.41ns)   --->   "%store_ln163 = store i2 %storemerge_i, i2 %slc_fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:163]   --->   Operation 68 'store' 'store_ln163' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.41>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln165 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:165]   --->   Operation 69 'br' 'br_ln165' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln166 = br void %lookupReplyHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:166]   --->   Operation 70 'br' 'br_ln166' <Predicate = (slc_fsmState_load == 1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_42_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i160P0A, i160 %slc_sessionInsert_rsp, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 71 'nbreadreq' 'tmp_42_i' <Predicate = (slc_fsmState_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %tmp_42_i, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:170]   --->   Operation 72 'br' 'br_ln170' <Predicate = (slc_fsmState_load == 2)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_44_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %slc_insertTuples, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 73 'nbreadreq' 'tmp_44_i' <Predicate = (slc_fsmState_load == 2 & tmp_42_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %tmp_44_i, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:170]   --->   Operation 74 'br' 'br_ln170' <Predicate = (slc_fsmState_load == 2 & tmp_42_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.98ns)   --->   "%slc_sessionInsert_rsp_read = read i160 @_ssdm_op_Read.ap_fifo.volatile.i160P0A, i160 %slc_sessionInsert_rsp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 75 'read' 'slc_sessionInsert_rsp_read' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%insertReply_sessionID_V = partselect i16 @_ssdm_op_PartSelect.i16.i160.i32.i32, i160 %slc_sessionInsert_rsp_read, i32 96, i32 111" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 76 'partselect' 'insertReply_sessionID_V' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%insertReply_source = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %slc_sessionInsert_rsp_read, i32 128, i32 159" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 77 'partselect' 'insertReply_source' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.16ns)   --->   "%tuple = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %slc_insertTuples" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 78 'read' 'tuple' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln175 = icmp_eq  i32 %insertReply_source, i32 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:175]   --->   Operation 79 'icmp' 'icmp_ln175' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:175]   --->   Operation 80 'br' 'br_ln175' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.41ns)   --->   "%store_ln184 = store i2 0, i2 %slc_fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:184]   --->   Operation 81 'store' 'store_ln184' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.41>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln186 = br void %lookupReplyHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:186]   --->   Operation 82 'br' 'br_ln186' <Predicate = (slc_fsmState_load == 2)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %txApp2sLookup_req, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 83 'nbreadreq' 'tmp_i' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:114]   --->   Operation 84 'br' 'br_ln114' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_43_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i97P0A, i97 %rxEng2sLookup_req, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 85 'nbreadreq' 'tmp_43_i' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 4> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %tmp_43_i, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:127]   --->   Operation 86 'br' 'br_ln127' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.16ns)   --->   "%rxEng2sLookup_req_read = read i97 @_ssdm_op_Read.ap_fifo.volatile.i97P0A, i97 %rxEng2sLookup_req" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 87 'read' 'rxEng2sLookup_req_read' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 97> <Depth = 4> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%query_tuple_srcIp_V = trunc i97 %rxEng2sLookup_req_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 88 'trunc' 'query_tuple_srcIp_V' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%query_tuple_srcPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i97.i32.i32, i97 %rxEng2sLookup_req_read, i32 64, i32 79" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 89 'partselect' 'query_tuple_srcPort_V' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%query_tuple_dstPort_V = partselect i16 @_ssdm_op_PartSelect.i16.i97.i32.i32, i97 %rxEng2sLookup_req_read, i32 80, i32 95" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 90 'partselect' 'query_tuple_dstPort_V' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%query_allowCreation = bitselect i1 @_ssdm_op_BitSelect.i1.i97.i32, i97 %rxEng2sLookup_req_read, i32 96" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 91 'bitselect' 'query_allowCreation' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_119_i = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i16.i16.i32, i1 %query_allowCreation, i16 %query_tuple_srcPort_V, i16 %query_tuple_dstPort_V, i32 %query_tuple_srcIp_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 92 'bitconcatenate' 'tmp_119_i' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln173_54 = zext i65 %tmp_119_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 93 'zext' 'zext_ln173_54' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %slc_queryCache, i128 %zext_ln173_54" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 94 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 95 [1/1] (0.41ns)   --->   "%store_ln138 = store i2 1, i2 %slc_fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:138]   --->   Operation 95 'store' 'store_ln138' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.41>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.16ns)   --->   "%txApp2sLookup_req_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %txApp2sLookup_req" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 97 'read' 'txApp2sLookup_req_read' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %txApp2sLookup_req_read, i32 32, i32 95" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 98 'partselect' 'tmp' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln173_s = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i33.i64, i33 4294967297, i64 %tmp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 99 'bitconcatenate' 'or_ln173_s' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln173_52 = zext i97 %or_ln173_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 100 'zext' 'zext_ln173_52' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %slc_queryCache, i128 %zext_ln173_52" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 101 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_1 : Operation 102 [1/1] (0.41ns)   --->   "%store_ln125 = store i2 1, i2 %slc_fsmState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:125]   --->   Operation 102 'store' 'store_ln125' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln140 = br void %lookupReplyHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:140]   --->   Operation 103 'br' 'br_ln140' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_024 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i18.i14.i64.i32, i32 %lupReply_source, i18 0, i14 %freeID_V, i64 %trunc_ln173, i32 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 104 'bitconcatenate' 'p_024' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.98ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %sessionInsert_req, i160 %p_024" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 105 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !or_ln146 & tmp_46_i)> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 4> <FIFO>
ST_2 : Operation 106 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %sLookup2txApp_rsp, i17 %p_019" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 106 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i & !icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146 & !icmp_ln155)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 4> <FIFO>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 107 'br' 'br_ln0' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i & !icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146 & !icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %sLookup2rxEng_rsp, i17 %p_019" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 108 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i & icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146 & icmp_ln155)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 4> <FIFO>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln158 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:158]   --->   Operation 109 'br' 'br_ln158' <Predicate = (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & !tmp_46_i & icmp_ln155) | (slc_fsmState_load == 1 & tmp_i_335 & tmp_45_i & or_ln146 & icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_017 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %insertReply_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 110 'bitconcatenate' 'p_017' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %sLookup2txApp_rsp, i17 %p_017" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 111 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i & !icmp_ln175)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 4> <FIFO>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i & !icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i17P0A, i17 %sLookup2rxEng_rsp, i17 %p_017" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 113 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i & icmp_ln175)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 17> <Depth = 4> <FIFO>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln178 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:178]   --->   Operation 114 'br' 'br_ln178' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i & icmp_ln175)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_012 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i16.i16, i64 %tuple, i16 0, i16 %insertReply_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 115 'bitconcatenate' 'p_012' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %reverseLupInsertFifo, i96 %p_012" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 116 'write' 'write_ln173' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 4> <FIFO>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln185 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:185]   --->   Operation 117 'br' 'br_ln185' <Predicate = (slc_fsmState_load == 2 & tmp_42_i & tmp_44_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln173_31_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i32, i16 %query_tuple_srcPort_V, i16 %query_tuple_dstPort_V, i32 %query_tuple_srcIp_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 118 'bitconcatenate' 'or_ln173_31_i' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln173_53 = zext i64 %or_ln173_31_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 119 'zext' 'zext_ln173_53' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req, i96 %zext_ln173_53" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 120 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %tmp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 121 'bitconcatenate' 'or_ln' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i65 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 122 'zext' 'zext_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req, i96 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 123 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 124 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req, i96 %zext_ln173_53" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 124 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln139 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:139]   --->   Operation 125 'br' 'br_ln139' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & !tmp_i & tmp_43_i)> <Delay = 0.00>
ST_3 : Operation 126 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i96P128A, i96 %m_axis_session_lup_req, i96 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 126 'write' 'write_ln173' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln126 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/session_lookup_controller/session_lookup_controller.cpp:126]   --->   Operation 127 'br' 'br_ln126' <Predicate = (slc_fsmState_load != 2 & slc_fsmState_load != 1 & tmp_i)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_session_lup_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_session_lup_req]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ slc_fsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txApp2sLookup_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slc_queryCache]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rxEng2sLookup_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slc_sessionIdFreeList]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sessionInsert_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slc_insertTuples]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sLookup2rxEng_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sLookup2txApp_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ slc_sessionInsert_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reverseLupInsertFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specinterface_ln0           (specinterface ) [ 0000]
specpipeline_ln80           (specpipeline  ) [ 0000]
slc_fsmState_load           (load          ) [ 0111]
empty                       (specchannel   ) [ 0000]
empty_334                   (specchannel   ) [ 0000]
switch_ln111                (switch        ) [ 0000]
tmp_i_335                   (nbreadreq     ) [ 0110]
br_ln142                    (br            ) [ 0000]
tmp_45_i                    (nbreadreq     ) [ 0110]
br_ln142                    (br            ) [ 0000]
s_axis_session_lup_rsp_read (read          ) [ 0000]
lupReply_hit                (bitselect     ) [ 0000]
lupReply_source             (partselect    ) [ 0110]
slc_queryCache_read         (read          ) [ 0000]
intQuery_allowCreation_1    (bitselect     ) [ 0000]
xor_ln146                   (xor           ) [ 0000]
or_ln146                    (or            ) [ 0110]
br_ln146                    (br            ) [ 0000]
tmp_46_i                    (nbreadreq     ) [ 0110]
br_ln146                    (br            ) [ 0000]
freeID_V                    (read          ) [ 0110]
trunc_ln173                 (trunc         ) [ 0110]
write_ln173                 (write         ) [ 0000]
br_ln152                    (br            ) [ 0000]
icmp_ln155                  (icmp          ) [ 0110]
p_019                       (partselect    ) [ 0110]
br_ln155                    (br            ) [ 0000]
br_ln0                      (br            ) [ 0000]
storemerge_i                (phi           ) [ 0000]
store_ln163                 (store         ) [ 0000]
br_ln165                    (br            ) [ 0000]
br_ln166                    (br            ) [ 0000]
tmp_42_i                    (nbreadreq     ) [ 0110]
br_ln170                    (br            ) [ 0000]
tmp_44_i                    (nbreadreq     ) [ 0110]
br_ln170                    (br            ) [ 0000]
slc_sessionInsert_rsp_read  (read          ) [ 0000]
insertReply_sessionID_V     (partselect    ) [ 0110]
insertReply_source          (partselect    ) [ 0000]
tuple                       (read          ) [ 0110]
icmp_ln175                  (icmp          ) [ 0110]
br_ln175                    (br            ) [ 0000]
store_ln184                 (store         ) [ 0000]
br_ln186                    (br            ) [ 0000]
tmp_i                       (nbreadreq     ) [ 0111]
br_ln114                    (br            ) [ 0000]
tmp_43_i                    (nbreadreq     ) [ 0111]
br_ln127                    (br            ) [ 0000]
rxEng2sLookup_req_read      (read          ) [ 0000]
query_tuple_srcIp_V         (trunc         ) [ 0110]
query_tuple_srcPort_V       (partselect    ) [ 0110]
query_tuple_dstPort_V       (partselect    ) [ 0110]
query_allowCreation         (bitselect     ) [ 0000]
tmp_119_i                   (bitconcatenate) [ 0000]
zext_ln173_54               (zext          ) [ 0000]
write_ln173                 (write         ) [ 0000]
store_ln138                 (store         ) [ 0000]
br_ln0                      (br            ) [ 0000]
txApp2sLookup_req_read      (read          ) [ 0000]
tmp                         (partselect    ) [ 0110]
or_ln173_s                  (bitconcatenate) [ 0000]
zext_ln173_52               (zext          ) [ 0000]
write_ln173                 (write         ) [ 0000]
store_ln125                 (store         ) [ 0000]
br_ln140                    (br            ) [ 0000]
p_024                       (bitconcatenate) [ 0000]
write_ln173                 (write         ) [ 0000]
write_ln173                 (write         ) [ 0000]
br_ln0                      (br            ) [ 0000]
write_ln173                 (write         ) [ 0000]
br_ln158                    (br            ) [ 0000]
p_017                       (bitconcatenate) [ 0000]
write_ln173                 (write         ) [ 0000]
br_ln0                      (br            ) [ 0000]
write_ln173                 (write         ) [ 0000]
br_ln178                    (br            ) [ 0000]
p_012                       (bitconcatenate) [ 0000]
write_ln173                 (write         ) [ 0000]
br_ln185                    (br            ) [ 0000]
or_ln173_31_i               (bitconcatenate) [ 0000]
zext_ln173_53               (zext          ) [ 0101]
or_ln                       (bitconcatenate) [ 0000]
zext_ln173                  (zext          ) [ 0101]
write_ln173                 (write         ) [ 0000]
br_ln139                    (br            ) [ 0000]
write_ln173                 (write         ) [ 0000]
br_ln126                    (br            ) [ 0000]
ret_ln0                     (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_session_lup_rsp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_session_lup_rsp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_session_lup_req">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_session_lup_req"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slc_fsmState">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_fsmState"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txApp2sLookup_req">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2sLookup_req"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="slc_queryCache">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_queryCache"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rxEng2sLookup_req">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxEng2sLookup_req"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="slc_sessionIdFreeList">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_sessionIdFreeList"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sessionInsert_req">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sessionInsert_req"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="slc_insertTuples">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_insertTuples"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sLookup2rxEng_rsp">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sLookup2rxEng_rsp"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sLookup2txApp_rsp">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sLookup2txApp_rsp"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="slc_sessionInsert_rsp">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_sessionInsert_rsp"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="reverseLupInsertFifo">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reverseLupInsertFifo"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_insertTuples_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="slc_queryCache_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i120P128A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i120P128A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i120.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i14P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i14P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i97P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i97P0A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i97.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i97.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i16.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i97.i33.i64"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i160.i32.i18.i14.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i17P0A"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i64.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i96P0A"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i96P128A"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i1.i64"/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_i_335_nbreadreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="120" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_335/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_45_i_nbreadreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="128" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_45_i/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="s_axis_session_lup_rsp_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="120" slack="0"/>
<pin id="180" dir="0" index="1" bw="120" slack="0"/>
<pin id="181" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_session_lup_rsp_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="slc_queryCache_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="128" slack="0"/>
<pin id="186" dir="0" index="1" bw="128" slack="0"/>
<pin id="187" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="slc_queryCache_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_46_i_nbreadreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="14" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_46_i/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="freeID_V_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="0"/>
<pin id="200" dir="0" index="1" bw="14" slack="0"/>
<pin id="201" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="freeID_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln173_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="64" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_42_i_nbreadreq_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="160" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_42_i/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_44_i_nbreadreq_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_44_i/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="slc_sessionInsert_rsp_read_read_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="160" slack="0"/>
<pin id="229" dir="0" index="1" bw="160" slack="0"/>
<pin id="230" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="slc_sessionInsert_rsp_read/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tuple_read_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tuple/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_i_nbreadreq_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="96" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_43_i_nbreadreq_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="97" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_43_i/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="rxEng2sLookup_req_read_read_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="97" slack="0"/>
<pin id="257" dir="0" index="1" bw="97" slack="0"/>
<pin id="258" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rxEng2sLookup_req_read/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_write_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="128" slack="0"/>
<pin id="264" dir="0" index="2" bw="97" slack="0"/>
<pin id="265" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/1 write_ln173/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="txApp2sLookup_req_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="96" slack="0"/>
<pin id="270" dir="0" index="1" bw="96" slack="0"/>
<pin id="271" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txApp2sLookup_req_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="write_ln173_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="160" slack="0"/>
<pin id="277" dir="0" index="2" bw="160" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_write_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="17" slack="0"/>
<pin id="284" dir="0" index="2" bw="17" slack="0"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="17" slack="0"/>
<pin id="291" dir="0" index="2" bw="17" slack="0"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="write_ln173_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="96" slack="0"/>
<pin id="298" dir="0" index="2" bw="96" slack="0"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="96" slack="0"/>
<pin id="305" dir="0" index="2" bw="65" slack="0"/>
<pin id="306" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="storemerge_i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="storemerge_i_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="slc_fsmState_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slc_fsmState_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="lupReply_hit_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="120" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="lupReply_hit/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="lupReply_source_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="120" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="0" index="3" bw="8" slack="0"/>
<pin id="337" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lupReply_source/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="intQuery_allowCreation_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="128" slack="0"/>
<pin id="345" dir="0" index="2" bw="8" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="intQuery_allowCreation_1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln146_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln146/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="or_ln146_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln173_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="128" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln155_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_019_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="17" slack="0"/>
<pin id="375" dir="0" index="1" bw="120" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="0"/>
<pin id="377" dir="0" index="3" bw="8" slack="0"/>
<pin id="378" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_019/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln163_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="insertReply_sessionID_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="160" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="0" index="3" bw="8" slack="0"/>
<pin id="394" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="insertReply_sessionID_V/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="insertReply_source_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="160" slack="0"/>
<pin id="402" dir="0" index="2" bw="9" slack="0"/>
<pin id="403" dir="0" index="3" bw="9" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="insertReply_source/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln175_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln184_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="query_tuple_srcIp_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="97" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="query_tuple_srcIp_V/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="query_tuple_srcPort_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="0" index="1" bw="97" slack="0"/>
<pin id="428" dir="0" index="2" bw="8" slack="0"/>
<pin id="429" dir="0" index="3" bw="8" slack="0"/>
<pin id="430" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="query_tuple_srcPort_V/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="query_tuple_dstPort_V_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="97" slack="0"/>
<pin id="438" dir="0" index="2" bw="8" slack="0"/>
<pin id="439" dir="0" index="3" bw="8" slack="0"/>
<pin id="440" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="query_tuple_dstPort_V/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="query_allowCreation_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="97" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="query_allowCreation/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_119_i_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="65" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="16" slack="0"/>
<pin id="457" dir="0" index="3" bw="16" slack="0"/>
<pin id="458" dir="0" index="4" bw="32" slack="0"/>
<pin id="459" dir="1" index="5" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_119_i/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln173_54_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="65" slack="0"/>
<pin id="467" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_54/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln138_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="96" slack="0"/>
<pin id="479" dir="0" index="2" bw="7" slack="0"/>
<pin id="480" dir="0" index="3" bw="8" slack="0"/>
<pin id="481" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln173_s_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="97" slack="0"/>
<pin id="488" dir="0" index="1" bw="33" slack="0"/>
<pin id="489" dir="0" index="2" bw="64" slack="0"/>
<pin id="490" dir="1" index="3" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln173_s/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln173_52_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="97" slack="0"/>
<pin id="496" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_52/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln125_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="2" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_024_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="160" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="1"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="0" index="3" bw="14" slack="1"/>
<pin id="510" dir="0" index="4" bw="64" slack="1"/>
<pin id="511" dir="0" index="5" bw="1" slack="0"/>
<pin id="512" dir="1" index="6" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_024/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_017_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="17" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="0" index="2" bw="16" slack="1"/>
<pin id="521" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_017/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_012_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="96" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="1"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="0" index="3" bw="16" slack="1"/>
<pin id="531" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_012/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln173_31_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="1"/>
<pin id="538" dir="0" index="2" bw="16" slack="1"/>
<pin id="539" dir="0" index="3" bw="32" slack="1"/>
<pin id="540" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln173_31_i/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln173_53_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_53/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="or_ln_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="65" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="64" slack="1"/>
<pin id="551" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln173_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="65" slack="0"/>
<pin id="556" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="slc_fsmState_load_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="1"/>
<pin id="561" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="slc_fsmState_load "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_i_335_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_335 "/>
</bind>
</comp>

<comp id="567" class="1005" name="tmp_45_i_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_45_i "/>
</bind>
</comp>

<comp id="571" class="1005" name="lupReply_source_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lupReply_source "/>
</bind>
</comp>

<comp id="576" class="1005" name="or_ln146_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln146 "/>
</bind>
</comp>

<comp id="580" class="1005" name="tmp_46_i_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_46_i "/>
</bind>
</comp>

<comp id="584" class="1005" name="freeID_V_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="14" slack="1"/>
<pin id="586" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="freeID_V "/>
</bind>
</comp>

<comp id="589" class="1005" name="trunc_ln173_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

<comp id="594" class="1005" name="icmp_ln155_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="598" class="1005" name="p_019_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="17" slack="1"/>
<pin id="600" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_019 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_42_i_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_42_i "/>
</bind>
</comp>

<comp id="608" class="1005" name="tmp_44_i_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_44_i "/>
</bind>
</comp>

<comp id="612" class="1005" name="insertReply_sessionID_V_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="1"/>
<pin id="614" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="insertReply_sessionID_V "/>
</bind>
</comp>

<comp id="618" class="1005" name="tuple_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="1"/>
<pin id="620" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tuple "/>
</bind>
</comp>

<comp id="623" class="1005" name="icmp_ln175_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_i_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_43_i_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_43_i "/>
</bind>
</comp>

<comp id="635" class="1005" name="query_tuple_srcIp_V_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="query_tuple_srcIp_V "/>
</bind>
</comp>

<comp id="640" class="1005" name="query_tuple_srcPort_V_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="1"/>
<pin id="642" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="query_tuple_srcPort_V "/>
</bind>
</comp>

<comp id="645" class="1005" name="query_tuple_dstPort_V_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="1"/>
<pin id="647" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="query_tuple_dstPort_V "/>
</bind>
</comp>

<comp id="650" class="1005" name="tmp_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="655" class="1005" name="zext_ln173_53_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="96" slack="1"/>
<pin id="657" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173_53 "/>
</bind>
</comp>

<comp id="660" class="1005" name="zext_ln173_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="96" slack="1"/>
<pin id="662" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="58" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="82" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="84" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="86" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="92" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="94" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="96" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="110" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="112" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="114" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="116" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="128" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="130" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="144" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="146" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="146" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="154" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="24" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="158" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="90" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="4" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="178" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="178" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="72" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="347"><net_src comp="76" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="184" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="78" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="80" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="324" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="184" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="371"><net_src comp="332" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="88" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="178" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="78" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="66" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="387"><net_src comp="312" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="4" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="98" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="227" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="100" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="102" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="405"><net_src comp="104" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="227" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="106" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="108" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="413"><net_src comp="399" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="90" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="4" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="255" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="118" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="255" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="78" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="120" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="441"><net_src comp="118" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="255" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="66" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="122" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="450"><net_src comp="124" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="255" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="100" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="460"><net_src comp="126" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="445" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="425" pin="4"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="435" pin="4"/><net_sink comp="453" pin=3"/></net>

<net id="464"><net_src comp="421" pin="1"/><net_sink comp="453" pin=4"/></net>

<net id="468"><net_src comp="453" pin="5"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="4" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="482"><net_src comp="132" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="268" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="134" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="122" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="491"><net_src comp="136" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="138" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="476" pin="4"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="503"><net_src comp="56" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="4" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="513"><net_src comp="140" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="142" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="515"><net_src comp="30" pin="0"/><net_sink comp="505" pin=5"/></net>

<net id="516"><net_src comp="505" pin="6"/><net_sink comp="274" pin=2"/></net>

<net id="522"><net_src comp="148" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="80" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="517" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="525"><net_src comp="517" pin="3"/><net_sink comp="288" pin=2"/></net>

<net id="532"><net_src comp="150" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="152" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="534"><net_src comp="526" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="541"><net_src comp="156" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="535" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="552"><net_src comp="160" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="80" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="562"><net_src comp="320" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="162" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="170" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="332" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="579"><net_src comp="356" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="190" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="198" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="505" pin=3"/></net>

<net id="592"><net_src comp="362" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="505" pin=4"/></net>

<net id="597"><net_src comp="367" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="373" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="607"><net_src comp="211" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="219" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="389" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="517" pin=2"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="526" pin=3"/></net>

<net id="621"><net_src comp="233" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="626"><net_src comp="409" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="239" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="247" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="421" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="535" pin=3"/></net>

<net id="643"><net_src comp="425" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="648"><net_src comp="435" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="653"><net_src comp="476" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="658"><net_src comp="542" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="663"><net_src comp="554" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="302" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_session_lup_rsp | {}
	Port: m_axis_session_lup_req | {3 }
	Port: slc_fsmState | {1 }
	Port: txApp2sLookup_req | {}
	Port: slc_queryCache | {1 }
	Port: rxEng2sLookup_req | {}
	Port: slc_sessionIdFreeList | {}
	Port: sessionInsert_req | {2 }
	Port: slc_insertTuples | {1 }
	Port: sLookup2rxEng_rsp | {2 }
	Port: sLookup2txApp_rsp | {2 }
	Port: slc_sessionInsert_rsp | {}
	Port: reverseLupInsertFifo | {2 }
 - Input state : 
	Port: lookupReplyHandler : s_axis_session_lup_rsp | {1 }
	Port: lookupReplyHandler : m_axis_session_lup_req | {}
	Port: lookupReplyHandler : slc_fsmState | {1 }
	Port: lookupReplyHandler : txApp2sLookup_req | {1 }
	Port: lookupReplyHandler : slc_queryCache | {1 }
	Port: lookupReplyHandler : rxEng2sLookup_req | {1 }
	Port: lookupReplyHandler : slc_sessionIdFreeList | {1 }
	Port: lookupReplyHandler : sessionInsert_req | {}
	Port: lookupReplyHandler : slc_insertTuples | {1 }
	Port: lookupReplyHandler : sLookup2rxEng_rsp | {}
	Port: lookupReplyHandler : sLookup2txApp_rsp | {}
	Port: lookupReplyHandler : slc_sessionInsert_rsp | {1 }
	Port: lookupReplyHandler : reverseLupInsertFifo | {}
  - Chain level:
	State 1
		switch_ln111 : 1
		xor_ln146 : 1
		or_ln146 : 1
		br_ln146 : 1
		write_ln173 : 1
		icmp_ln155 : 1
		br_ln155 : 2
		storemerge_i : 1
		store_ln163 : 2
		icmp_ln175 : 1
		br_ln175 : 2
		tmp_119_i : 1
		zext_ln173_54 : 2
		write_ln173 : 3
		or_ln173_s : 1
		zext_ln173_52 : 2
		write_ln173 : 3
	State 2
		write_ln173 : 1
		write_ln173 : 1
		write_ln173 : 1
		write_ln173 : 1
		zext_ln173_53 : 1
		write_ln173 : 2
		zext_ln173 : 1
		write_ln173 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|
| Operation|             Functional Unit             |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|
|   icmp   |            icmp_ln155_fu_367            |    0    |    20   |
|          |            icmp_ln175_fu_409            |    0    |    20   |
|----------|-----------------------------------------|---------|---------|
|    xor   |             xor_ln146_fu_350            |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
|    or    |             or_ln146_fu_356             |    0    |    2    |
|----------|-----------------------------------------|---------|---------|
|          |        tmp_i_335_nbreadreq_fu_162       |    0    |    0    |
|          |        tmp_45_i_nbreadreq_fu_170        |    0    |    0    |
|          |        tmp_46_i_nbreadreq_fu_190        |    0    |    0    |
| nbreadreq|        tmp_42_i_nbreadreq_fu_211        |    0    |    0    |
|          |        tmp_44_i_nbreadreq_fu_219        |    0    |    0    |
|          |          tmp_i_nbreadreq_fu_239         |    0    |    0    |
|          |        tmp_43_i_nbreadreq_fu_247        |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          | s_axis_session_lup_rsp_read_read_fu_178 |    0    |    0    |
|          |     slc_queryCache_read_read_fu_184     |    0    |    0    |
|          |           freeID_V_read_fu_198          |    0    |    0    |
|   read   |  slc_sessionInsert_rsp_read_read_fu_227 |    0    |    0    |
|          |            tuple_read_fu_233            |    0    |    0    |
|          |    rxEng2sLookup_req_read_read_fu_255   |    0    |    0    |
|          |    txApp2sLookup_req_read_read_fu_268   |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |         write_ln173_write_fu_204        |    0    |    0    |
|          |             grp_write_fu_261            |    0    |    0    |
|          |         write_ln173_write_fu_274        |    0    |    0    |
|   write  |             grp_write_fu_281            |    0    |    0    |
|          |             grp_write_fu_288            |    0    |    0    |
|          |         write_ln173_write_fu_295        |    0    |    0    |
|          |             grp_write_fu_302            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |           lupReply_hit_fu_324           |    0    |    0    |
| bitselect|     intQuery_allowCreation_1_fu_342     |    0    |    0    |
|          |        query_allowCreation_fu_445       |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |          lupReply_source_fu_332         |    0    |    0    |
|          |               p_019_fu_373              |    0    |    0    |
|          |      insertReply_sessionID_V_fu_389     |    0    |    0    |
|partselect|        insertReply_source_fu_399        |    0    |    0    |
|          |       query_tuple_srcPort_V_fu_425      |    0    |    0    |
|          |       query_tuple_dstPort_V_fu_435      |    0    |    0    |
|          |                tmp_fu_476               |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   trunc  |            trunc_ln173_fu_362           |    0    |    0    |
|          |        query_tuple_srcIp_V_fu_421       |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |             tmp_119_i_fu_453            |    0    |    0    |
|          |            or_ln173_s_fu_486            |    0    |    0    |
|          |               p_024_fu_505              |    0    |    0    |
|bitconcatenate|               p_017_fu_517              |    0    |    0    |
|          |               p_012_fu_526              |    0    |    0    |
|          |           or_ln173_31_i_fu_535          |    0    |    0    |
|          |               or_ln_fu_547              |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|          |           zext_ln173_54_fu_465          |    0    |    0    |
|   zext   |           zext_ln173_52_fu_494          |    0    |    0    |
|          |           zext_ln173_53_fu_542          |    0    |    0    |
|          |            zext_ln173_fu_554            |    0    |    0    |
|----------|-----------------------------------------|---------|---------|
|   Total  |                                         |    0    |    44   |
|----------|-----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        freeID_V_reg_584       |   14   |
|       icmp_ln155_reg_594      |    1   |
|       icmp_ln175_reg_623      |    1   |
|insertReply_sessionID_V_reg_612|   16   |
|    lupReply_source_reg_571    |   32   |
|        or_ln146_reg_576       |    1   |
|         p_019_reg_598         |   17   |
| query_tuple_dstPort_V_reg_645 |   16   |
|  query_tuple_srcIp_V_reg_635  |   32   |
| query_tuple_srcPort_V_reg_640 |   16   |
|   slc_fsmState_load_reg_559   |    2   |
|      storemerge_i_reg_309     |    2   |
|        tmp_42_i_reg_604       |    1   |
|        tmp_43_i_reg_631       |    1   |
|        tmp_44_i_reg_608       |    1   |
|        tmp_45_i_reg_567       |    1   |
|        tmp_46_i_reg_580       |    1   |
|       tmp_i_335_reg_563       |    1   |
|         tmp_i_reg_627         |    1   |
|          tmp_reg_650          |   64   |
|      trunc_ln173_reg_589      |   64   |
|         tuple_reg_618         |   64   |
|     zext_ln173_53_reg_655     |   96   |
|       zext_ln173_reg_660      |   96   |
+-------------------------------+--------+
|             Total             |   541  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_261 |  p2  |   2  |  97  |   194  ||    9    |
| grp_write_fu_281 |  p2  |   2  |  17  |   34   ||    9    |
| grp_write_fu_288 |  p2  |   2  |  17  |   34   ||    9    |
| grp_write_fu_302 |  p2  |   4  |  65  |   260  ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   522  || 1.61371 ||    47   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   44   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   47   |
|  Register |    -   |   541  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   541  |   91   |
+-----------+--------+--------+--------+
