Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  7 14:01:35 2021
| Host         : ALESI1009 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DISP8ON_timing_summary_routed.rpt -pb DISP8ON_timing_summary_routed.pb -rpx DISP8ON_timing_summary_routed.rpx -warn_on_violation
| Design       : DISP8ON
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.748        0.000                      0                   21        0.264        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.748        0.000                      0                   21        0.264        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 1.959ns (61.065%)  route 1.249ns (38.935%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  PRESCALER_1kHz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.603     6.379    PRESCALER_1kHz/COUNTER[1]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.035 r  PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.035    PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.263    PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.576 r  PRESCALER_1kHz/COUNTER0_carry__2/O[3]
                         net (fo=1, routed)           0.646     8.222    PRESCALER_1kHz/data0[16]
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.306     8.528 r  PRESCALER_1kHz/COUNTER[16]_i_1/O
                         net (fo=1, routed)           0.000     8.528    PRESCALER_1kHz/COUNTER_0[16]
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[16]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031    15.275    PRESCALER_1kHz/COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 1.747ns (55.161%)  route 1.420ns (44.839%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  PRESCALER_1kHz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.603     6.379    PRESCALER_1kHz/COUNTER[1]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.035 r  PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.035    PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.371 r  PRESCALER_1kHz/COUNTER0_carry__1/O[0]
                         net (fo=1, routed)           0.817     8.188    PRESCALER_1kHz/data0[9]
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.299     8.487 r  PRESCALER_1kHz/COUNTER[9]_i_1/O
                         net (fo=1, routed)           0.000     8.487    PRESCALER_1kHz/COUNTER_0[9]
    SLICE_X3Y85          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.600    15.023    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y85          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029    15.291    PRESCALER_1kHz/COUNTER_reg[9]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 1.845ns (59.349%)  route 1.264ns (40.651%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  PRESCALER_1kHz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.603     6.379    PRESCALER_1kHz/COUNTER[1]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.035 r  PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.035    PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.462 r  PRESCALER_1kHz/COUNTER0_carry__1/O[3]
                         net (fo=1, routed)           0.661     8.122    PRESCALER_1kHz/data0[12]
    SLICE_X5Y85          LUT6 (Prop_lut6_I5_O)        0.306     8.428 r  PRESCALER_1kHz/COUNTER[12]_i_1/O
                         net (fo=1, routed)           0.000     8.428    PRESCALER_1kHz/COUNTER_0[12]
    SLICE_X5Y85          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[12]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDCE (Setup_fdce_C_D)        0.031    15.275    PRESCALER_1kHz/COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.704ns (22.751%)  route 2.390ns (77.249%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.719     5.322    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  PRESCALER_1kHz/COUNTER_reg[14]/Q
                         net (fo=2, routed)           0.859     6.637    PRESCALER_1kHz/COUNTER[14]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.761 r  PRESCALER_1kHz/COUNTER[16]_i_3/O
                         net (fo=18, routed)          1.531     8.292    PRESCALER_1kHz/COUNTER[16]_i_3_n_0
    SLICE_X5Y85          LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  PRESCALER_1kHz/COUNTER[13]_i_1/O
                         net (fo=1, routed)           0.000     8.416    PRESCALER_1kHz/COUNTER_0[13]
    SLICE_X5Y85          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[13]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDCE (Setup_fdce_C_D)        0.031    15.292    PRESCALER_1kHz/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 1.749ns (57.981%)  route 1.267ns (42.019%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  PRESCALER_1kHz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.603     6.379    PRESCALER_1kHz/COUNTER[1]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.035 r  PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.035    PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.369 r  PRESCALER_1kHz/COUNTER0_carry__0/O[1]
                         net (fo=1, routed)           0.665     8.033    PRESCALER_1kHz/data0[6]
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.303     8.336 r  PRESCALER_1kHz/COUNTER[6]_i_1/O
                         net (fo=1, routed)           0.000     8.336    PRESCALER_1kHz/COUNTER_0[6]
    SLICE_X3Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.599    15.022    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[6]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDCE (Setup_fdce_C_D)        0.029    15.290    PRESCALER_1kHz/COUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 1.977ns (66.089%)  route 1.014ns (33.911%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  PRESCALER_1kHz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.603     6.379    PRESCALER_1kHz/COUNTER[1]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.035 r  PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.035    PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.263    PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 r  PRESCALER_1kHz/COUNTER0_carry__2/O[1]
                         net (fo=1, routed)           0.411     8.008    PRESCALER_1kHz/data0[14]
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.303     8.311 r  PRESCALER_1kHz/COUNTER[14]_i_1/O
                         net (fo=1, routed)           0.000     8.311    PRESCALER_1kHz/COUNTER_0[14]
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[14]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.029    15.273    PRESCALER_1kHz/COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 1.881ns (63.012%)  route 1.104ns (36.988%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  PRESCALER_1kHz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.603     6.379    PRESCALER_1kHz/COUNTER[1]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.035 r  PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.035    PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  PRESCALER_1kHz/COUNTER0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.149    PRESCALER_1kHz/COUNTER0_carry__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  PRESCALER_1kHz/COUNTER0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.263    PRESCALER_1kHz/COUNTER0_carry__1_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.502 r  PRESCALER_1kHz/COUNTER0_carry__2/O[2]
                         net (fo=1, routed)           0.501     8.003    PRESCALER_1kHz/data0[15]
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.302     8.305 r  PRESCALER_1kHz/COUNTER[15]_i_1/O
                         net (fo=1, routed)           0.000     8.305    PRESCALER_1kHz/COUNTER_0[15]
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.598    15.021    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[15]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031    15.275    PRESCALER_1kHz/COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 1.731ns (58.086%)  route 1.249ns (41.914%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  PRESCALER_1kHz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.603     6.379    PRESCALER_1kHz/COUNTER[1]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.035 r  PRESCALER_1kHz/COUNTER0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.035    PRESCALER_1kHz/COUNTER0_carry_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.348 r  PRESCALER_1kHz/COUNTER0_carry__0/O[3]
                         net (fo=1, routed)           0.646     7.994    PRESCALER_1kHz/data0[8]
    SLICE_X5Y84          LUT6 (Prop_lut6_I5_O)        0.306     8.300 r  PRESCALER_1kHz/COUNTER[8]_i_1/O
                         net (fo=1, routed)           0.000     8.300    PRESCALER_1kHz/COUNTER_0[8]
    SLICE_X5Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.597    15.020    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[8]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y84          FDCE (Setup_fdce_C_D)        0.031    15.274    PRESCALER_1kHz/COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             6.998ns  (required time - arrival time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 1.492ns (50.475%)  route 1.464ns (49.525%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.717     5.320    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  PRESCALER_1kHz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.603     6.379    PRESCALER_1kHz/COUNTER[1]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.109 r  PRESCALER_1kHz/COUNTER0_carry/O[3]
                         net (fo=1, routed)           0.861     7.970    PRESCALER_1kHz/data0[4]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.306     8.276 r  PRESCALER_1kHz/COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000     8.276    PRESCALER_1kHz/COUNTER_0[4]
    SLICE_X5Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.596    15.019    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[4]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X5Y83          FDCE (Setup_fdce_C_D)        0.031    15.273    PRESCALER_1kHz/COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  6.998    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.704ns (24.108%)  route 2.216ns (75.892%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.719     5.322    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 f  PRESCALER_1kHz/COUNTER_reg[14]/Q
                         net (fo=2, routed)           0.859     6.637    PRESCALER_1kHz/COUNTER[14]
    SLICE_X5Y86          LUT4 (Prop_lut4_I0_O)        0.124     6.761 r  PRESCALER_1kHz/COUNTER[16]_i_3/O
                         net (fo=18, routed)          1.357     8.118    PRESCALER_1kHz/COUNTER[16]_i_3_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I1_O)        0.124     8.242 r  PRESCALER_1kHz/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     8.242    PRESCALER_1kHz/COUNTER_0[2]
    SLICE_X5Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.596    15.019    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[2]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDCE (Setup_fdce_C_D)        0.029    15.288    PRESCALER_1kHz/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  7.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PRESCALER_1kHz/clk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/clk_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  PRESCALER_1kHz/clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  PRESCALER_1kHz/clk_o_reg/Q
                         net (fo=4, routed)           0.175     1.859    PRESCALER_1kHz/clk_o
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  PRESCALER_1kHz/clk_o_i_1/O
                         net (fo=1, routed)           0.000     1.904    PRESCALER_1kHz/clk_o_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  PRESCALER_1kHz/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  PRESCALER_1kHz/clk_o_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.120     1.639    PRESCALER_1kHz/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 f  PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.200     1.883    PRESCALER_1kHz/COUNTER[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.045     1.928 r  PRESCALER_1kHz/COUNTER[0]_i_1/O
                         net (fo=1, routed)           0.000     1.928    PRESCALER_1kHz/COUNTER_0[0]
    SLICE_X2Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.871     2.036    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[0]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDCE (Hold_fdce_C_D)         0.120     1.639    PRESCALER_1kHz/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 COUNTER/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            COUNTER/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.810%)  route 0.195ns (51.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    COUNTER/CLK_i_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  COUNTER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  COUNTER/counter_reg[0]/Q
                         net (fo=19, routed)          0.195     1.855    COUNTER/counter[0]
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  COUNTER/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    COUNTER/counter[0]_i_1_n_0
    SLICE_X0Y86          FDCE                                         r  COUNTER/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.872     2.037    COUNTER/CLK_i_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  COUNTER/counter_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.092     1.611    COUNTER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.475%)  route 0.231ns (52.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.231     1.915    PRESCALER_1kHz/COUNTER[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.960 r  PRESCALER_1kHz/COUNTER[3]_i_1/O
                         net (fo=1, routed)           0.000     1.960    PRESCALER_1kHz/COUNTER_0[3]
    SLICE_X5Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     2.032    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[3]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X5Y83          FDCE (Hold_fdce_C_D)         0.092     1.644    PRESCALER_1kHz/COUNTER_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.368%)  route 0.232ns (52.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.232     1.916    PRESCALER_1kHz/COUNTER[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.961 r  PRESCALER_1kHz/COUNTER[2]_i_1/O
                         net (fo=1, routed)           0.000     1.961    PRESCALER_1kHz/COUNTER_0[2]
    SLICE_X5Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     2.032    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[2]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X5Y83          FDCE (Hold_fdce_C_D)         0.091     1.643    PRESCALER_1kHz/COUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.694%)  route 0.248ns (54.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.248     1.932    PRESCALER_1kHz/COUNTER[0]
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.977 r  PRESCALER_1kHz/COUNTER[13]_i_1/O
                         net (fo=1, routed)           0.000     1.977    PRESCALER_1kHz/COUNTER_0[13]
    SLICE_X5Y85          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y85          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[13]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X5Y85          FDCE (Hold_fdce_C_D)         0.092     1.646    PRESCALER_1kHz/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.231ns (48.964%)  route 0.241ns (51.036%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  PRESCALER_1kHz/COUNTER_reg[1]/Q
                         net (fo=2, routed)           0.123     1.782    PRESCALER_1kHz/COUNTER[1]
    SLICE_X5Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.827 r  PRESCALER_1kHz/COUNTER[16]_i_4/O
                         net (fo=18, routed)          0.118     1.945    PRESCALER_1kHz/COUNTER[16]_i_4_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.990 r  PRESCALER_1kHz/COUNTER[4]_i_1/O
                         net (fo=1, routed)           0.000     1.990    PRESCALER_1kHz/COUNTER_0[4]
    SLICE_X5Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     2.032    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[4]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X5Y83          FDCE (Hold_fdce_C_D)         0.092     1.644    PRESCALER_1kHz/COUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.572%)  route 0.282ns (57.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.282     1.965    PRESCALER_1kHz/COUNTER[0]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.045     2.010 r  PRESCALER_1kHz/COUNTER[15]_i_1/O
                         net (fo=1, routed)           0.000     2.010    PRESCALER_1kHz/COUNTER_0[15]
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[15]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.092     1.646    PRESCALER_1kHz/COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.231ns (49.004%)  route 0.240ns (50.996%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.599     1.518    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  PRESCALER_1kHz/COUNTER_reg[16]/Q
                         net (fo=2, routed)           0.125     1.784    PRESCALER_1kHz/COUNTER[16]
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.829 r  PRESCALER_1kHz/COUNTER[16]_i_3/O
                         net (fo=18, routed)          0.116     1.945    PRESCALER_1kHz/COUNTER[16]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.990 r  PRESCALER_1kHz/COUNTER[16]_i_1/O
                         net (fo=1, routed)           0.000     1.990    PRESCALER_1kHz/COUNTER_0[16]
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.869     2.034    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y86          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[16]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.092     1.610    PRESCALER_1kHz/COUNTER_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 PRESCALER_1kHz/COUNTER_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER_1kHz/COUNTER_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.690%)  route 0.275ns (54.310%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.600     1.519    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X3Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  PRESCALER_1kHz/COUNTER_reg[6]/Q
                         net (fo=2, routed)           0.123     1.783    PRESCALER_1kHz/COUNTER[6]
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.045     1.828 r  PRESCALER_1kHz/COUNTER[16]_i_5/O
                         net (fo=18, routed)          0.152     1.980    PRESCALER_1kHz/COUNTER[16]_i_5_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I3_O)        0.045     2.025 r  PRESCALER_1kHz/COUNTER[8]_i_1/O
                         net (fo=1, routed)           0.000     2.025    PRESCALER_1kHz/COUNTER_0[8]
    SLICE_X5Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.868     2.033    PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y84          FDCE                                         r  PRESCALER_1kHz/COUNTER_reg[8]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X5Y84          FDCE (Hold_fdce_C_D)         0.092     1.645    PRESCALER_1kHz/COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     COUNTER/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     COUNTER/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     COUNTER/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     PRESCALER_1kHz/COUNTER_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     PRESCALER_1kHz/COUNTER_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     PRESCALER_1kHz/COUNTER_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     PRESCALER_1kHz/COUNTER_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     PRESCALER_1kHz/COUNTER_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     PRESCALER_1kHz/COUNTER_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     PRESCALER_1kHz/COUNTER_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     PRESCALER_1kHz/COUNTER_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     PRESCALER_1kHz/COUNTER_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     PRESCALER_1kHz/COUNTER_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     PRESCALER_1kHz/COUNTER_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     PRESCALER_1kHz/COUNTER_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     PRESCALER_1kHz/COUNTER_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     PRESCALER_1kHz/COUNTER_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     COUNTER/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     COUNTER/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     PRESCALER_1kHz/COUNTER_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y83     PRESCALER_1kHz/COUNTER_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     PRESCALER_1kHz/COUNTER_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     PRESCALER_1kHz/COUNTER_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     PRESCALER_1kHz/COUNTER_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     PRESCALER_1kHz/COUNTER_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     PRESCALER_1kHz/COUNTER_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     PRESCALER_1kHz/COUNTER_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     PRESCALER_1kHz/COUNTER_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     COUNTER/counter_reg[0]/C



