

================================================================
== Vitis HLS Report for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s'
================================================================
* Date:           Wed May 21 19:43:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.870 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       37|       38|  0.185 us|  0.190 us|   36|   36|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       37|       37|         3|          1|          1|    36|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     272|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     169|    -|
|Memory           |        0|     -|      18|      11|    -|
|Multiplexer      |        -|     -|       -|     537|    -|
|Register         |        -|     -|     321|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     339|     989|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_15_1_1_U13  |mul_8s_8s_15_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_15_1_1_U14  |mul_8s_8s_15_1_1  |        0|   0|  0|  40|    0|
    |mux_42_8_1_1_U15      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U16      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_94_8_1_1_U12      |mux_94_8_1_1      |        0|   0|  0|  49|    0|
    +----------------------+------------------+---------+----+---+----+-----+
    |Total                 |                  |        0|   0|  0| 169|    0|
    +----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx_3_U  |dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_3_dEe  |        0|   2|   2|    0|    36|    2|     1|           72|
    |w2_V_U      |dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg  |        0|  16|   9|    0|    72|    8|     1|          576|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                                                  |        0|  18|  11|    0|   108|   10|     2|          648|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_V_63_fu_748_p2       |         +|   0|  0|  15|           8|           8|
    |acc_V_64_fu_849_p2       |         +|   0|  0|  15|           8|           8|
    |empty_55_fu_564_p2       |         +|   0|  0|  14|           7|           6|
    |in_index_2_fu_655_p2     |         +|   0|  0|  12|           4|           1|
    |ir_fu_575_p2             |         +|   0|  0|  13|           6|           1|
    |sub_ln1420_8_fu_811_p2   |         -|   0|  0|  16|           1|           9|
    |sub_ln1420_fu_695_p2     |         -|   0|  0|  16|           1|           9|
    |ap_condition_178         |       and|   0|  0|   2|           1|           1|
    |ap_condition_191         |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_fu_581_p2     |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln141_fu_661_p2     |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1420_8_fu_817_p2  |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1420_fu_716_p2    |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln808_1_fu_706_p2   |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln808_2_fu_711_p2   |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln808_fu_701_p2     |      icmp|   0|  0|   8|           2|           2|
    |or_ln808_1_fu_728_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln808_2_fu_734_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln808_3_fu_823_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln808_4_fu_829_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln808_5_fu_835_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln808_fu_722_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln813_1_fu_878_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln813_fu_777_p2       |        or|   0|  0|   2|           1|           1|
    |acc_V_62_fu_740_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_65_fu_783_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_66_fu_769_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_67_fu_761_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_68_fu_753_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_69_fu_884_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_70_fu_870_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_71_fu_862_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_72_fu_854_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_fu_841_p3          |    select|   0|  0|   8|           1|           8|
    |in_index_fu_667_p3       |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 272|          91|         170|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                    Name                                                   | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |acc_V30_reg_406                                                                                            |   9|          2|    8|         16|
    |acc_V_5628_reg_420                                                                                         |   9|          2|    8|         16|
    |acc_V_5726_reg_434                                                                                         |   9|          2|    8|         16|
    |acc_V_5824_reg_448                                                                                         |   9|          2|    8|         16|
    |acc_V_5922_reg_462                                                                                         |   9|          2|    8|         16|
    |acc_V_6020_reg_476                                                                                         |   9|          2|    8|         16|
    |acc_V_6118_reg_490                                                                                         |   9|          2|    8|         16|
    |acc_V_6216_reg_504                                                                                         |   9|          2|    8|         16|
    |ap_done_int                                                                                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                                                                           |   9|          2|    1|          2|
    |ap_phi_mux_acc_V30_phi_fu_410_p6                                                                           |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_5628_phi_fu_424_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_5726_phi_fu_438_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_5824_phi_fu_452_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_5922_phi_fu_466_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_6020_phi_fu_480_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_6118_phi_fu_494_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_6216_phi_fu_508_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_do_init_phi_fu_133_p6                                                                           |  14|          3|    1|          3|
    |ap_phi_mux_in_index32_phi_fu_288_p6                                                                        |  14|          3|    4|         12|
    |ap_phi_mux_ir31_phi_fu_148_p6                                                                              |  14|          3|    6|         18|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394  |   9|          2|    8|         16|
    |ap_return_0                                                                                                |   9|          2|    8|         16|
    |ap_return_1                                                                                                |   9|          2|    8|         16|
    |ap_return_2                                                                                                |   9|          2|    8|         16|
    |ap_return_3                                                                                                |   9|          2|    8|         16|
    |ap_return_4                                                                                                |   9|          2|    8|         16|
    |ap_return_5                                                                                                |   9|          2|    8|         16|
    |ap_return_6                                                                                                |   9|          2|    8|         16|
    |ap_return_7                                                                                                |   9|          2|    8|         16|
    |in_index32_reg_284                                                                                         |   9|          2|    4|          8|
    |ir31_reg_145                                                                                               |   9|          2|    6|         12|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394                       |   9|          2|    8|         16|
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                      | 537|        119|  431|        873|
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                    Name                                                   | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |acc_V30_reg_406                                                                                            |  8|   0|    8|          0|
    |acc_V_5628_reg_420                                                                                         |  8|   0|    8|          0|
    |acc_V_5726_reg_434                                                                                         |  8|   0|    8|          0|
    |acc_V_5824_reg_448                                                                                         |  8|   0|    8|          0|
    |acc_V_5922_reg_462                                                                                         |  8|   0|    8|          0|
    |acc_V_6020_reg_476                                                                                         |  8|   0|    8|          0|
    |acc_V_6118_reg_490                                                                                         |  8|   0|    8|          0|
    |acc_V_6216_reg_504                                                                                         |  8|   0|    8|          0|
    |ap_CS_fsm                                                                                                  |  1|   0|    1|          0|
    |ap_done_reg                                                                                                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                                    |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                                           |  1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                                                                                 |  1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                                                                                 |  1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394  |  8|   0|    8|          0|
    |ap_return_0_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_1_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_2_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_3_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_4_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_5_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_6_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_7_preg                                                                                           |  8|   0|    8|          0|
    |do_init_reg_130                                                                                            |  1|   0|    1|          0|
    |icmp_ln124_reg_1009                                                                                        |  1|   0|    1|          0|
    |icmp_ln124_reg_1009_pp0_iter1_reg                                                                          |  1|   0|    1|          0|
    |in_index32_reg_284                                                                                         |  4|   0|    4|          0|
    |in_index_reg_1034                                                                                          |  4|   0|    4|          0|
    |ir31_reg_145                                                                                               |  6|   0|    6|          0|
    |ir_reg_1004                                                                                                |  6|   0|    6|          0|
    |out_index_reg_1013                                                                                         |  2|   0|    2|          0|
    |rhs_8_reg_1028                                                                                             |  8|   0|    8|          0|
    |rhs_reg_1022                                                                                               |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394                       |  8|   0|    8|          0|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                      |321|   0|  321|          0|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|                                   RTL Ports                                  | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk                                                                        |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_rst                                                                        |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_start                                                                      |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_done                                                                       |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_idle                                                                       |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_ready                                                                      |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_0                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_1                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_2                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_3                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_4                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_5                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_6                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_7                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10|       pointer|
+------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

