Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Wed Apr 22 16:13:46 2015
| Host         : com1549.eecs.utk.edu running 64-bit Red Hat Enterprise Linux Server release 6.5 (Santiago)
| Command      : report_timing_summary -warn_on_violation -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 512 register/latch pins with no clock driven by root clock pin: VGA_trig_reg/C (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: divide/D_reg/C (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_comp/vga_cont/VS_reg/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 566 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.309     -361.340                    298                17016        0.053        0.000                      0                17016        3.000        0.000                       0                  7349  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_debug/U0/clk_in1           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0           {0.000 83.333}       166.667         6.000           
  clk_out3_clk_wiz_0           {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0           {0.000 5.000}        10.000          100.000         
sys_clk_pin                    {0.000 5.000}        10.000          100.000         
vga_comp/clk_wiz/U0/clk_100in  {0.000 5.000}        10.000          100.000         
  clk_25out_clk_wiz_vga        {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_vga         {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_debug/U0/clk_in1                                                                                                                                                             3.000        0.000                       0                     3  
  clk_out1_clk_wiz_0                                                                                                                                                             3.751        0.000                       0                     1  
  clk_out2_clk_wiz_0                                                                                                                                                            46.693        0.000                       0                     1  
  clk_out3_clk_wiz_0                14.181        0.000                      0                  111        0.201        0.000                      0                  111        9.500        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                         -9.309     -361.340                    298                16803        0.053        0.000                      0                16803        4.020        0.000                       0                  7257  
vga_comp/clk_wiz/U0/clk_100in                                                                                                                                                    3.000        0.000                       0                     3  
  clk_25out_clk_wiz_vga             30.951        0.000                      0                   70        0.231        0.000                      0                   70       19.500        0.000                       0                    39  
  clkfbout_clk_wiz_vga                                                                                                                                                          37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25out_clk_wiz_vga  sys_clk_pin                  5.610        0.000                      0                   21        0.269        0.000                      0                   21  
sys_clk_pin            clk_25out_clk_wiz_vga        1.055        0.000                      0                   12        0.350        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_debug/U0/clk_in1
  To Clock:  clk_debug/U0/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_debug/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_debug/U0/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     5.000   3.751    MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform:           { 0 83.3333 }
Period:             166.667
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     166.667  165.418  MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   166.667  46.693   MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.181ns  (required time - arrival time)
  Source:                 divide/c1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            divide/c3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clk_wiz_0 rise@20.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 1.694ns (33.450%)  route 3.370ns (66.550%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 21.589 - 20.000 ) 
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.636     1.636    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.441    -1.804 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710    -0.094    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          1.726     1.728    divide/CLK
    SLICE_X82Y90                                                      r  divide/c1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.419     2.147 f  divide/c1_reg[4]/Q
                         net (fo=4, routed)           0.849     2.996    divide/c1_reg__0[4]
    SLICE_X82Y89         LUT3 (Prop_lut3_I1_O)        0.296     3.292 r  divide/D_i_7/O
                         net (fo=1, routed)           0.000     3.292    divide/n_0_D_i_7
    SLICE_X82Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.842 f  divide/D_reg_i_2/CO[3]
                         net (fo=4, routed)           1.507     5.349    divide/c10
    SLICE_X76Y99         LUT4 (Prop_lut4_I2_O)        0.429     5.778 r  divide/c3[9]_i_1/O
                         net (fo=10, routed)          1.014     6.793    divide/n_0_c3[9]_i_1
    SLICE_X78Y108        FDRE                                         r  divide/c3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.516    21.516    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.234    18.282 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.912    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          1.586    21.589    divide/CLK
    SLICE_X78Y108                                                     r  divide/c3_reg[0]/C
                         clock pessimism             -0.001    21.588    
                         clock uncertainty           -0.090    21.498    
    SLICE_X78Y108        FDRE (Setup_fdre_C_R)       -0.524    20.974    divide/c3_reg[0]
  -------------------------------------------------------------------
                         required time                         20.974    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 14.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 divide/c1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            divide/c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.834%)  route 0.132ns (41.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.558     0.558    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.077    -0.519 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    -0.024    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          0.603     0.605    divide/CLK
    SLICE_X83Y90                                                      r  divide/c1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDRE (Prop_fdre_C_Q)         0.141     0.746 r  divide/c1_reg[0]/Q
                         net (fo=8, routed)           0.132     0.878    divide/c1_reg__0[0]
    SLICE_X82Y90         LUT3 (Prop_lut3_I0_O)        0.048     0.926 r  divide/c1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.926    divide/p_0_in__0[2]
    SLICE_X82Y90         FDRE                                         r  divide/c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.828     0.828    clk_debug/U0/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.394    -0.567 r  clk_debug/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    -0.027    clk_debug/U0/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_debug/U0/clkout3_buf/O
                         net (fo=41, routed)          0.875     0.877    divide/CLK
    SLICE_X82Y90                                                      r  divide/c1_reg[2]/C
                         clock pessimism             -0.259     0.618    
    SLICE_X82Y90         FDRE (Hold_fdre_C_D)         0.107     0.725    divide/c1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1    clk_debug/U0/clkout3_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   20.000  193.360  MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X76Y108    divide/c3_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500    SLICE_X81Y89     divide/c0_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk_debug/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y3    clk_debug/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y1  clk_debug/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          298  Failing Endpoints,  Worst Slack       -9.309ns,  Total Violation     -361.340ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.309ns  (required time - arrival time)
  Source:                 disp_draw_inst/avgIn_reg[13][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_draw_inst/avg_inst/average_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.254ns  (logic 9.046ns (46.982%)  route 10.208ns (53.018%))
  Logic Levels:           25  (CARRY4=14 LUT3=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 14.678 - 10.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF_1/O
                         net (fo=2, routed)           1.780     3.262    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.601     4.959    disp_draw_inst/clk
    SLICE_X46Y122                                                     r  disp_draw_inst/avgIn_reg[13][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y122        FDRE (Prop_fdre_C_Q)         0.518     5.477 r  disp_draw_inst/avgIn_reg[13][2]/Q
                         net (fo=3, routed)           0.619     6.097    disp_draw_inst/n_0_avgIn_reg[13][2]
    SLICE_X46Y123        LUT3 (Prop_lut3_I0_O)        0.124     6.221 r  disp_draw_inst/average[7]_i_56/O
                         net (fo=1, routed)           0.627     6.848    disp_draw_inst/n_0_average[7]_i_56
    SLICE_X47Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.233 r  disp_draw_inst/average_reg[7]_i_54/CO[3]
                         net (fo=1, routed)           0.009     7.242    disp_draw_inst/n_0_average_reg[7]_i_54
    SLICE_X47Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.481 r  disp_draw_inst/average_reg[11]_i_53/O[2]
                         net (fo=3, routed)           0.784     8.265    disp_draw_inst/n_5_average_reg[11]_i_53
    SLICE_X53Y125        LUT3 (Prop_lut3_I1_O)        0.302     8.567 r  disp_draw_inst/average[7]_i_29/O
                         net (fo=1, routed)           0.524     9.091    disp_draw_inst/n_0_average[7]_i_29
    SLICE_X54Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.487 r  disp_draw_inst/average_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.009     9.496    disp_draw_inst/n_0_average_reg[7]_i_14
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.819 r  disp_draw_inst/average_reg[11]_i_14/O[1]
                         net (fo=3, routed)           0.599    10.419    n_71_disp_draw_inst
    SLICE_X61Y125        LUT3 (Prop_lut3_I0_O)        0.306    10.725 r  average[7]_i_12/O
                         net (fo=3, routed)           0.500    11.224    n_0_average[7]_i_12
    SLICE_X63Y125        LUT5 (Prop_lut5_I2_O)        0.124    11.348 r  average[7]_i_20/O
                         net (fo=1, routed)           0.735    12.083    n_0_average[7]_i_20
    SLICE_X58Y127        LUT6 (Prop_lut6_I3_O)        0.124    12.207 r  average[7]_i_8/O
                         net (fo=1, routed)           0.000    12.207    n_0_average[7]_i_8
    SLICE_X58Y127        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.559 r  average_reg[7]_i_2/O[3]
                         net (fo=4, routed)           0.659    13.218    disp_draw_inst/temp01_in[11]
    SLICE_X62Y130        LUT3 (Prop_lut3_I0_O)        0.307    13.525 r  disp_draw_inst/average[15]_i_242/O
                         net (fo=1, routed)           0.564    14.089    disp_draw_inst/n_0_average[15]_i_242
    SLICE_X61Y129        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    14.496 r  disp_draw_inst/average_reg[15]_i_133/O[1]
                         net (fo=3, routed)           0.763    15.259    disp_draw_inst/n_6_average_reg[15]_i_133
    SLICE_X60Y132        LUT6 (Prop_lut6_I5_O)        0.303    15.562 r  disp_draw_inst/average[14]_i_54/O
                         net (fo=1, routed)           0.000    15.562    disp_draw_inst/n_0_average[14]_i_54
    SLICE_X60Y132        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.140 r  disp_draw_inst/average_reg[14]_i_22/O[2]
                         net (fo=3, routed)           0.609    16.749    disp_draw_inst/avg_inst/I3[2]
    SLICE_X60Y135        LUT3 (Prop_lut3_I2_O)        0.301    17.050 r  disp_draw_inst/avg_inst/average[10]_i_3/O
                         net (fo=1, routed)           0.190    17.240    disp_draw_inst/avg_inst/n_0_average[10]_i_3
    SLICE_X61Y135        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.625 r  disp_draw_inst/avg_inst/average_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.625    disp_draw_inst/avg_inst/n_0_average_reg[10]_i_2
    SLICE_X61Y136        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.847 r  disp_draw_inst/avg_inst/average_reg[14]_i_2/O[0]
                         net (fo=3, routed)           0.853    18.699    disp_draw_inst/avg_inst/temp00_in[16]
    SLICE_X61Y142        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.582    19.281 r  disp_draw_inst/avg_inst/average_reg[13]_i_17/O[1]
                         net (fo=2, routed)           0.605    19.886    disp_draw_inst/avg_inst/n_6_average_reg[13]_i_17
    SLICE_X60Y141        LUT6 (Prop_lut6_I3_O)        0.303    20.189 r  disp_draw_inst/avg_inst/average[13]_i_20/O
                         net (fo=1, routed)           0.000    20.189    disp_draw_inst/avg_inst/n_0_average[13]_i_20
    SLICE_X60Y141        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.832 r  disp_draw_inst/avg_inst/average_reg[13]_i_8/O[3]
                         net (fo=2, routed)           0.817    21.649    disp_draw_inst/avg_inst/n_4_average_reg[13]_i_8
    SLICE_X59Y142        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.568    22.217 r  disp_draw_inst/avg_inst/average_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.217    disp_draw_inst/avg_inst/n_0_average_reg[13]_i_3
    SLICE_X59Y143        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.439 r  disp_draw_inst/avg_inst/average_reg[15]_i_5/O[0]
                         net (fo=2, routed)           0.443    22.882    disp_draw_inst/avg_inst/n_7_average_reg[15]_i_5
    SLICE_X58Y143        LUT6 (Prop_lut6_I3_O)        0.299    23.181 r  disp_draw_inst/avg_inst/average[15]_i_7/O
                         net (fo=1, routed)           0.000    23.181    disp_draw_inst/avg_inst/n_0_average[15]_i_7
    SLICE_X58Y143        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    23.608 r  disp_draw_inst/avg_inst/average_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.299    23.907    disp_draw_inst/avg_inst/temp0[21]
    SLICE_X60Y143        LUT5 (Prop_lut5_I0_O)        0.306    24.213 r  disp_draw_inst/avg_inst/average[15]_i_1/O
                         net (fo=1, routed)           0.000    24.213    disp_draw_inst/avg_inst/n_0_average[15]_i_1
    SLICE_X60Y143        FDRE                                         r  disp_draw_inst/avg_inst/average_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF_1/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.493    14.678    disp_draw_inst/avg_inst/clk
    SLICE_X60Y143                                                     r  disp_draw_inst/avg_inst/average_reg[15]/C
                         clock pessimism              0.181    14.859    
                         clock uncertainty           -0.035    14.824    
    SLICE_X60Y143        FDRE (Setup_fdre_C_D)        0.081    14.905    disp_draw_inst/avg_inst/average_reg[15]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -24.213    
  -------------------------------------------------------------------
                         slack                                 -9.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_2i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF_1/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.567     1.400    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/aclk
    SLICE_X61Y98                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141     1.541 r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[13].latency1.reg/Q
                         net (fo=2, routed)           0.111     1.653    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_2i/reg_gate.delay_d_2/Q[7]
    SLICE_X58Y98         SRL16E                                       r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_2i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF_1/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.838     1.907    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_2i/reg_gate.delay_d_2/aclk
    SLICE_X58Y98                                                      r  fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_2i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism             -0.490     1.416    
    SLICE_X58Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.599    fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_2i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X1Y42   fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/quarter_sin_table_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X76Y126  disp_draw_inst/mag_inst/barNumStage11_reg[0]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     5.000   4.020  SLICE_X76Y126  disp_draw_inst/mag_inst/barNumStage11_reg[0]_srl11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_comp/clk_wiz/U0/clk_100in
  To Clock:  vga_comp/clk_wiz/U0/clk_100in

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_comp/clk_wiz/U0/clk_100in
Waveform:           { 0 5 }
Period:             10.000
Sources:            { vga_comp/clk_wiz/U0/clk_100in }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25out_clk_wiz_vga
  To Clock:  clk_25out_clk_wiz_vga

Setup :            0  Failing Endpoints,  Worst Slack       30.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.951ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        8.394ns  (logic 0.897ns (10.686%)  route 7.497ns (89.314%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 41.573 - 40.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          1.710     1.712    vga_comp/vga_cont/CLK
    SLICE_X80Y106                                                     r  vga_comp/vga_cont/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.478     2.190 f  vga_comp/vga_cont/hcounter_reg[3]/Q
                         net (fo=7, routed)           4.935     7.125    vga_comp/vga_cont/O3[3]
    SLICE_X79Y108        LUT6 (Prop_lut6_I5_O)        0.295     7.420 r  vga_comp/vga_cont/vcounter[10]_i_2/O
                         net (fo=13, routed)          1.659     9.080    vga_comp/vga_cont/eqOp
    SLICE_X76Y127        LUT3 (Prop_lut3_I2_O)        0.124     9.204 r  vga_comp/vga_cont/vcounter[10]_i_1/O
                         net (fo=11, routed)          0.903    10.106    vga_comp/vga_cont/n_0_vcounter[10]_i_1
    SLICE_X77Y127        FDRE                                         r  vga_comp/vga_cont/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          1.570    41.573    vga_comp/vga_cont/CLK
    SLICE_X77Y127                                                     r  vga_comp/vga_cont/vcounter_reg[10]/C
                         clock pessimism              0.077    41.650    
                         clock uncertainty           -0.164    41.486    
    SLICE_X77Y127        FDRE (Setup_fdre_C_R)       -0.429    41.057    vga_comp/vga_cont/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         41.057    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                 30.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_cont/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.158%)  route 0.178ns (48.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          0.583     0.585    vga_comp/vga_cont/CLK
    SLICE_X75Y127                                                     r  vga_comp/vga_cont/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y127        FDRE (Prop_fdre_C_Q)         0.141     0.726 r  vga_comp/vga_cont/vcounter_reg[2]/Q
                         net (fo=8, routed)           0.178     0.903    vga_comp/vga_cont/Q[2]
    SLICE_X76Y127        LUT6 (Prop_lut6_I2_O)        0.045     0.948 r  vga_comp/vga_cont/VS_i_1/O
                         net (fo=1, routed)           0.000     0.948    vga_comp/vga_cont/n_0_VS_i_1
    SLICE_X76Y127        FDRE                                         r  vga_comp/vga_cont/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          0.853     0.854    vga_comp/vga_cont/CLK
    SLICE_X76Y127                                                     r  vga_comp/vga_cont/VS_reg/C
                         clock pessimism             -0.257     0.598    
    SLICE_X76Y127        FDRE (Hold_fdre_C_D)         0.120     0.718    vga_comp/vga_cont/VS_reg
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25out_clk_wiz_vga
Waveform:           { 0 20 }
Period:             40.000
Sources:            { vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y2    vga_comp/clk_wiz/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X76Y127    vga_comp/vga_cont/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X79Y108    vga_comp/vga_cont/HS_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_vga
  To Clock:  clkfbout_clk_wiz_vga

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_vga
Waveform:           { 0 20 }
Period:             40.000
Sources:            { vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     40.000  37.845  BUFGCTRL_X0Y4    vga_comp/clk_wiz/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   40.000  60.000  MMCME2_ADV_X0Y0  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_25out_clk_wiz_vga
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 vga_comp/vga_cont/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 0.456ns (6.511%)  route 6.547ns (93.489%))
  Logic Levels:           0  
  Clock Path Skew:        3.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.809     1.809    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          1.706     1.708    vga_comp/vga_cont/CLK
    SLICE_X79Y107                                                     r  vga_comp/vga_cont/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDRE (Prop_fdre_C_Q)         0.456     2.164 r  vga_comp/vga_cont/hcounter_reg[0]/Q
                         net (fo=9, routed)           6.547     8.711    vga_comp/vga_disp/I6[0]
    SLICE_X83Y103        FDRE                                         r  vga_comp/vga_disp/actX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF_1/O
                         net (fo=2, routed)           1.683    13.094    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.594    14.779    vga_comp/vga_disp/clk
    SLICE_X83Y103                                                     r  vga_comp/vga_disp/actX_reg[0]/C
                         clock pessimism              0.000    14.779    
                         clock uncertainty           -0.411    14.368    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)       -0.047    14.321    vga_comp/vga_disp/actX_reg[0]
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_comp/vga_cont/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_comp/vga_disp/actY_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25out_clk_wiz_vga rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.128ns (6.347%)  route 1.889ns (93.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.624     0.624    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          0.583     0.585    vga_comp/vga_cont/CLK
    SLICE_X77Y127                                                     r  vga_comp/vga_cont/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y127        FDRE (Prop_fdre_C_Q)         0.128     0.713 r  vga_comp/vga_cont/vcounter_reg[7]/Q
                         net (fo=6, routed)           1.889     2.601    vga_comp/vga_disp/I5[7]
    SLICE_X78Y127        FDRE                                         r  vga_comp/vga_disp/actY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF_1/O
                         net (fo=2, routed)           0.603     1.040    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.853     1.922    vga_comp/vga_disp/clk
    SLICE_X78Y127                                                     r  vga_comp/vga_disp/actY_reg[7]/C
                         clock pessimism              0.000     1.922    
                         clock uncertainty            0.411     2.332    
    SLICE_X78Y127        FDRE (Hold_fdre_C_D)         0.000     2.332    vga_comp/vga_disp/actY_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_25out_clk_wiz_vga

Setup :            0  Failing Endpoints,  Worst Slack        1.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 vga_comp/vga_disp/actY_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_25out_clk_wiz_vga rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.102ns  (logic 2.106ns (41.277%)  route 2.996ns (58.723%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 41.585 - 40.000 ) 
    Source Clock Delay      (SCD):    5.046ns = ( 35.046 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  IBUF_1/O
                         net (fo=2, routed)           1.780    33.262    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.358 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.688    35.046    vga_comp/vga_disp/clk
    SLICE_X78Y127                                                     r  vga_comp/vga_disp/actY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDRE (Prop_fdre_C_Q)         0.478    35.524 r  vga_comp/vga_disp/actY_reg[6]/Q
                         net (fo=4, routed)           0.851    36.375    vga_comp/vga_disp/actY[6]
    SLICE_X78Y128        LUT5 (Prop_lut5_I2_O)        0.295    36.670 f  vga_comp/vga_disp/relY_inferred_i_12/O
                         net (fo=1, routed)           0.282    36.952    vga_comp/vga_disp/n_0_relY_inferred_i_12
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.124    37.076 r  vga_comp/vga_disp/relY_inferred_i_10/O
                         net (fo=8, routed)           0.494    37.571    vga_comp/vga_disp/n_0_relY_inferred_i_10
    SLICE_X80Y127        LUT4 (Prop_lut4_I0_O)        0.124    37.695 r  vga_comp/vga_disp/relY_inferred_i_6/O
                         net (fo=7, routed)           0.634    38.329    vga_comp/vga_disp/relY[3]
    SLICE_X81Y127        LUT4 (Prop_lut4_I3_O)        0.124    38.453 r  vga_comp/vga_disp/red[3]_i_10/O
                         net (fo=1, routed)           0.000    38.453    vga_comp/vga_disp/n_0_red[3]_i_10
    SLICE_X81Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.985 r  vga_comp/vga_disp/red_reg[3]_i_2/CO[3]
                         net (fo=12, routed)          0.735    39.719    vga_comp/vga_disp/n_0_red_reg[3]_i_2
    SLICE_X81Y132        LUT4 (Prop_lut4_I2_O)        0.429    40.148 r  vga_comp/vga_disp/blue[2]_i_1/O
                         net (fo=1, routed)           0.000    40.148    vga_comp/vga_disp/n_0_blue[2]_i_1
    SLICE_X81Y132        FDRE                                         r  vga_comp/vga_disp/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        1.683    41.683    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.003 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          1.582    41.585    vga_comp/vga_disp/I4
    SLICE_X81Y132                                                     r  vga_comp/vga_disp/blue_reg[2]/C
                         clock pessimism              0.000    41.585    
                         clock uncertainty           -0.411    41.174    
    SLICE_X81Y132        FDRE (Setup_fdre_C_D)        0.029    41.203    vga_comp/vga_disp/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         41.203    
                         arrival time                         -40.148    
  -------------------------------------------------------------------
                         slack                                  1.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga_comp/vga_disp/blueVal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_comp/vga_disp/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25out_clk_wiz_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25out_clk_wiz_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25out_clk_wiz_vga rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF_1/O
                         net (fo=2, routed)           0.558     0.808    xlnx_opt__1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.588     1.421    vga_comp/vga_disp/clk
    SLICE_X81Y130                                                     r  vga_comp/vga_disp/blueVal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y130        FDRE (Prop_fdre_C_Q)         0.141     1.562 r  vga_comp/vga_disp/blueVal_reg[3]/Q
                         net (fo=1, routed)           0.105     1.668    vga_comp/vga_disp/n_0_blueVal_reg[3]
    SLICE_X81Y129        LUT4 (Prop_lut4_I0_O)        0.045     1.713 r  vga_comp/vga_disp/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.713    vga_comp/vga_disp/n_0_blue[3]_i_1
    SLICE_X81Y129        FDRE                                         r  vga_comp/vga_disp/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25out_clk_wiz_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  xlnx_opt_BUFG/O
                         net (fo=7259, routed)        0.898     0.898    vga_comp/clk_wiz/U0/clk_100in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_comp/clk_wiz/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_comp/clk_wiz/U0/clk_25out_clk_wiz_vga
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_comp/clk_wiz/U0/clkout1_buf/O
                         net (fo=37, routed)          0.859     0.860    vga_comp/vga_disp/I4
    SLICE_X81Y129                                                     r  vga_comp/vga_disp/blue_reg[3]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.411     1.271    
    SLICE_X81Y129        FDRE (Hold_fdre_C_D)         0.091     1.362    vga_comp/vga_disp/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.350    





