TimeQuest Timing Analyzer report for Medipix_prj
Wed Apr 16 19:18:06 2014
Quartus II 64-Bit Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Recovery: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk125'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_in_Mdpx'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_out_Mdpx'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk25'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'Eth_Rxc'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 85C Model Metastability Report
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 43. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Recovery: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 50. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk125'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_in_Mdpx'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_out_Mdpx'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk25'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'Eth_Rxc'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Slow 1200mV 0C Model Metastability Report
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 74. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Recovery: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 76. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Removal: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 78. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk125'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_out_Mdpx'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_in_Mdpx'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk25'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'Eth_Rxc'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Fast 1200mV 0C Model Metastability Report
 92. Multicorner Timing Analysis Summary
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Board Trace Model Assignments
 98. Input Transition Times
 99. Signal Integrity Metrics (Slow 1200mv 0c Model)
100. Signal Integrity Metrics (Slow 1200mv 85c Model)
101. Signal Integrity Metrics (Fast 1200mv 0c Model)
102. Setup Transfers
103. Hold Transfers
104. Recovery Transfers
105. Removal Transfers
106. Report TCCS
107. Report RSKM
108. Unconstrained Paths
109. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version ;
; Revision Name      ; Medipix_prj                                                      ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE75F23C8                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+---------------------------------------------+
; Parallel Compilation                        ;
+-------------------------------+-------------+
; Processors                    ; Number      ;
+-------------------------------+-------------+
; Number detected on machine    ; 4           ;
; Maximum allowed               ; 8           ;
;                               ;             ;
; Average used                  ; 2.71        ;
; Maximum used                  ; 8           ;
;                               ;             ;
; Usage by Processor            ; % Time Used ;
;     1 processor               ; 100.0%      ;
;     2-4 processors            ;  25.0%      ;
;     5-8 processors (overused) ;   0.0%      ;
+-------------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; medipix.sdc   ; OK     ; Wed Apr 16 19:18:02 2014 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; altera_reserved_tck                                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { altera_reserved_tck }                                   ;
; Clk25                                                 ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { Clk25 }                                                 ;
; Clk125                                                ; Base      ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { Clk125 }                                                ;
; Clk_in_Mdpx                                           ; Base      ; 16.000  ; 62.5 MHz  ; 0.000 ; 8.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { Clk_in_Mdpx }                                           ;
; Clk_out_Mdpx                                          ; Base      ; 16.000  ; 62.5 MHz  ; 0.000 ; 8.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { Clk_out_Mdpx }                                          ;
; Eth_Rxc                                               ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { Eth_Rxc }                                               ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; Clk25  ; u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk25  ; u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 91.86 MHz  ; 91.86 MHz       ; altera_reserved_tck                                   ;      ;
; 124.72 MHz ; 124.72 MHz      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 181.95 MHz ; 181.95 MHz      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.504  ; 0.000         ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 31.982 ; 0.000         ;
; altera_reserved_tck                                   ; 44.557 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.217 ; 0.000         ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.342 ; 0.000         ;
; altera_reserved_tck                                   ; 0.426 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 34.321 ; 0.000         ;
; altera_reserved_tck                                   ; 48.640 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.104 ; 0.000         ;
; altera_reserved_tck                                   ; 1.327 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.651  ; 0.000         ;
; Clk125                                                ; 4.000  ; 0.000         ;
; Clk_in_Mdpx                                           ; 12.875 ; 0.000         ;
; Clk_out_Mdpx                                          ; 12.875 ; 0.000         ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.673 ; 0.000         ;
; Clk25                                                 ; 19.803 ; 0.000         ;
; Eth_Rxc                                               ; 36.000 ; 0.000         ;
; altera_reserved_tck                                   ; 49.428 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.857      ;
; 2.530 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.873      ;
; 2.608 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.795      ;
; 2.612 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.791      ;
; 2.621 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.782      ;
; 2.707 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 5.204      ;
; 2.776 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 5.134      ;
; 2.790 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 5.120      ;
; 2.803 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.600      ;
; 2.831 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.572      ;
; 2.842 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.561      ;
; 2.854 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.507      ;
; 2.862 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.541      ;
; 2.868 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.493      ;
; 2.898 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 5.012      ;
; 2.915 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.446      ;
; 2.938 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.465      ;
; 2.941 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.462      ;
; 2.963 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.440      ;
; 2.967 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.436      ;
; 2.979 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.424      ;
; 2.979 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.424      ;
; 2.980 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.381      ;
; 2.981 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.930      ;
; 2.982 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.421      ;
; 2.983 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.420      ;
; 2.995 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.916      ;
; 2.998 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.913      ;
; 3.002 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.909      ;
; 3.020 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.383      ;
; 3.023 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.150     ; 4.828      ;
; 3.034 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.327      ;
; 3.036 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 4.857      ;
; 3.041 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.362      ;
; 3.041 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 4.872      ;
; 3.060 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.343      ;
; 3.068 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.842      ;
; 3.083 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.320      ;
; 3.111 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 4.782      ;
; 3.113 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.248      ;
; 3.118 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.793      ;
; 3.126 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.277      ;
; 3.147 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.214      ;
; 3.151 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 4.762      ;
; 3.154 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.756      ;
; 3.157 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.204      ;
; 3.158 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.245      ;
; 3.158 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.245      ;
; 3.158 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.752      ;
; 3.160 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.243      ;
; 3.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.233      ;
; 3.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.187      ;
; 3.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.229      ;
; 3.186 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.217      ;
; 3.186 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 4.727      ;
; 3.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.723      ;
; 3.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.216      ;
; 3.192 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 4.701      ;
; 3.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 4.700      ;
; 3.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.206      ;
; 3.201 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.709      ;
; 3.201 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.202      ;
; 3.201 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.709      ;
; 3.202 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.201      ;
; 3.213 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.148      ;
; 3.213 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.190      ;
; 3.214 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.696      ;
; 3.217 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.186      ;
; 3.217 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 4.676      ;
; 3.226 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.177      ;
; 3.233 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.170      ;
; 3.235 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.168      ;
; 3.237 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 4.656      ;
; 3.237 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.108     ; 4.656      ;
; 3.237 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.674      ;
; 3.245 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.158      ;
; 3.262 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.141      ;
; 3.263 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.098      ;
; 3.265 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.096      ;
; 3.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.636      ;
; 3.279 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.400      ; 5.122      ;
; 3.279 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.640     ; 4.082      ;
; 3.280 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.630      ;
; 3.289 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.622      ;
; 3.296 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.614      ;
; 3.297 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.111     ; 4.593      ;
; 3.297 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 4.594      ;
; 3.300 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.596     ; 4.105      ;
; 3.301 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.102      ;
; 3.306 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.605      ;
; 3.306 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.604      ;
; 3.320 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.590      ;
; 3.323 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.588      ;
; 3.328 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.583      ;
; 3.332 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.399      ; 5.068      ;
; 3.334 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.069      ;
; 3.337 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.066      ;
; 3.338 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.598     ; 4.065      ;
; 3.339 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.596     ; 4.066      ;
; 3.345 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.565      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 31.982 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.933      ;
; 31.982 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.933      ;
; 31.982 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.933      ;
; 31.982 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.933      ;
; 31.982 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.933      ;
; 31.982 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.933      ;
; 31.982 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.933      ;
; 32.082 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.833      ;
; 32.082 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.833      ;
; 32.082 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.833      ;
; 32.082 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.833      ;
; 32.082 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.833      ;
; 32.082 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.833      ;
; 32.082 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.833      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.148 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.774      ;
; 32.170 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 7.744      ;
; 32.170 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 7.744      ;
; 32.242 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.661      ;
; 32.242 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.661      ;
; 32.242 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.661      ;
; 32.242 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.661      ;
; 32.242 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.661      ;
; 32.242 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.661      ;
; 32.242 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.661      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.248 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.674      ;
; 32.270 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.645      ;
; 32.270 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.645      ;
; 32.270 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.645      ;
; 32.270 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.645      ;
; 32.270 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.645      ;
; 32.270 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.645      ;
; 32.270 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.645      ;
; 32.270 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 7.644      ;
; 32.270 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 7.644      ;
; 32.277 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 7.637      ;
; 32.277 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[6]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 7.637      ;
; 32.281 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.622      ;
; 32.281 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.622      ;
; 32.281 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.622      ;
; 32.281 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.622      ;
; 32.281 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.622      ;
; 32.281 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.622      ;
; 32.281 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.622      ;
; 32.299 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 7.617      ;
; 32.299 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 7.617      ;
; 32.299 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 7.617      ;
; 32.299 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 7.617      ;
; 32.299 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 7.617      ;
; 32.299 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 7.617      ;
; 32.299 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 7.617      ;
; 32.345 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase1    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 7.574      ;
; 32.371 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 7.537      ;
; 32.371 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 7.537      ;
; 32.371 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 7.537      ;
; 32.371 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 7.537      ;
; 32.371 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 7.537      ;
; 32.371 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 7.537      ;
; 32.371 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 7.537      ;
; 32.377 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 7.537      ;
; 32.377 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[6]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 7.537      ;
; 32.405 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Standby[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 7.513      ;
; 32.405 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Standby[1]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 7.513      ;
; 32.405 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Standby[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 7.513      ;
; 32.405 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Standby[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 7.513      ;
; 32.405 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Standby[3]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 7.513      ;
; 32.430 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.473      ;
; 32.430 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.473      ;
; 32.430 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.473      ;
; 32.430 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.473      ;
; 32.430 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.473      ;
; 32.430 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.473      ;
; 32.430 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 7.473      ;
; 32.436 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.486      ;
; 32.436 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.486      ;
; 32.436 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.486      ;
; 32.436 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.486      ;
; 32.436 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.486      ;
; 32.436 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.486      ;
; 32.436 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.486      ;
; 32.436 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 7.486      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.557 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 5.647      ;
; 44.670 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 5.534      ;
; 44.948 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 5.254      ;
; 45.031 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 5.176      ;
; 45.054 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 5.152      ;
; 45.342 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.860      ;
; 45.678 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 4.520      ;
; 45.783 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.420      ;
; 45.785 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.417      ;
; 45.795 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.408      ;
; 45.882 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.321      ;
; 45.979 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 4.225      ;
; 46.006 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.191      ;
; 46.399 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.803      ;
; 46.457 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.745      ;
; 46.564 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 3.632      ;
; 46.567 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 3.642      ;
; 46.651 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.551      ;
; 46.678 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.528      ;
; 46.750 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.452      ;
; 47.099 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.103      ;
; 47.102 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 3.097      ;
; 93.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.838      ;
; 93.084 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.837      ;
; 93.084 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.837      ;
; 93.085 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.836      ;
; 93.088 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.833      ;
; 93.130 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.791      ;
; 93.135 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.786      ;
; 93.138 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.783      ;
; 93.139 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.782      ;
; 93.315 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.606      ;
; 93.316 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.605      ;
; 93.319 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 6.602      ;
; 93.449 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.476      ;
; 93.450 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.475      ;
; 93.474 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.451      ;
; 93.498 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.427      ;
; 93.499 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.426      ;
; 93.601 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.324      ;
; 93.679 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.246      ;
; 93.680 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.245      ;
; 93.680 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.245      ;
; 93.681 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.244      ;
; 93.681 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.244      ;
; 93.682 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.243      ;
; 93.833 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.091      ;
; 93.834 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.090      ;
; 93.834 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.090      ;
; 93.835 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.089      ;
; 93.838 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.086      ;
; 93.880 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.044      ;
; 93.885 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.039      ;
; 93.888 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.036      ;
; 93.889 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.035      ;
; 94.010 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.913      ;
; 94.011 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.912      ;
; 94.011 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.912      ;
; 94.012 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.911      ;
; 94.015 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.908      ;
; 94.057 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.866      ;
; 94.062 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.861      ;
; 94.065 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.858      ;
; 94.065 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.859      ;
; 94.066 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.857      ;
; 94.066 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.858      ;
; 94.069 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.855      ;
; 94.073 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.846      ;
; 94.074 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.845      ;
; 94.074 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.845      ;
; 94.075 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.844      ;
; 94.078 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.841      ;
; 94.120 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.799      ;
; 94.125 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.794      ;
; 94.128 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.791      ;
; 94.129 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.790      ;
; 94.199 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.729      ;
; 94.200 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.728      ;
; 94.220 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.682      ;
; 94.220 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.682      ;
; 94.220 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.682      ;
; 94.220 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.682      ;
; 94.220 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.682      ;
; 94.220 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.682      ;
; 94.220 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a24~portb_address_reg0             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.413     ; 5.368      ;
; 94.224 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.704      ;
; 94.242 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.681      ;
; 94.243 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.680      ;
; 94.246 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.677      ;
; 94.248 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.680      ;
; 94.249 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.679      ;
; 94.305 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.614      ;
; 94.306 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.613      ;
; 94.309 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.610      ;
; 94.351 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.577      ;
; 94.376 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.551      ;
; 94.377 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.550      ;
; 94.401 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.526      ;
; 94.425 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.502      ;
; 94.426 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.501      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.217 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.002      ;
; 0.218 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.003      ;
; 0.219 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.004      ;
; 0.224 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.009      ;
; 0.241 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.026      ;
; 0.245 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.030      ;
; 0.358 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.143      ;
; 0.358 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.129      ;
; 0.367 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.152      ;
; 0.373 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.138      ;
; 0.373 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.138      ;
; 0.384 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.146      ;
; 0.385 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.170      ;
; 0.392 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.177      ;
; 0.398 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.160      ;
; 0.404 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.166      ;
; 0.406 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.108      ; 0.746      ;
; 0.408 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.170      ;
; 0.426 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.188      ;
; 0.427 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.746      ;
; 0.433 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.195      ;
; 0.434 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.194      ;
; 0.446 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.231      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.793      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.793      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.794      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.796      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.796      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.802      ;
; 0.483 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.803      ;
; 0.483 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.803      ;
; 0.485 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.805      ;
; 0.499 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[40]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.819      ;
; 0.599 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 1.384      ;
; 0.624 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.944      ;
; 0.642 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.962      ;
; 0.664 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.983      ;
; 0.665 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.984      ;
; 0.667 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.985      ;
; 0.668 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.987      ;
; 0.670 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.989      ;
; 0.670 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.989      ;
; 0.671 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.990      ;
; 0.672 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.992      ;
; 0.673 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.992      ;
; 0.682 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.002      ;
; 0.683 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[43]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.003      ;
; 0.693 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.013      ;
; 0.694 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.013      ;
; 0.695 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.016      ;
; 0.696 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.015      ;
; 0.700 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.019      ;
; 0.700 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.019      ;
; 0.704 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[44]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.024      ;
; 0.705 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[38]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.024      ;
; 0.708 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[42]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.028      ;
; 0.711 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[38]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.030      ;
; 0.739 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.498      ;
; 0.740 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.060      ;
; 0.744 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.064      ;
; 0.746 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.066      ;
; 0.747 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.510      ;
; 0.749 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.513      ;
; 0.761 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.081      ;
; 0.765 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.530      ;
; 0.765 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.085      ;
; 0.768 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.530      ;
; 0.769 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.089      ;
; 0.800 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.566      ;
; 0.809 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[41]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.129      ;
; 0.820 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.584      ;
; 0.823 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.586      ;
; 0.824 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.144      ;
; 0.824 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.589      ;
; 0.825 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.145      ;
; 0.853 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.173      ;
; 0.860 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.555      ; 1.647      ;
; 0.882 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[41]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.202      ;
; 0.902 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[35]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.222      ;
; 0.902 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.216      ;
; 0.902 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.216      ;
; 0.921 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.242      ;
; 0.931 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.245      ;
; 0.933 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.247      ;
; 0.934 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.254      ;
; 0.935 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.256      ;
; 0.936 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.694      ;
; 0.938 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.258      ;
; 0.939 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.255      ;
; 0.940 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.256      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.342 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_AddrHeader[1]                                                                                          ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~portb_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.097      ;
; 0.380 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[5]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.145      ;
; 0.387 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[1]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.151      ;
; 0.389 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[2]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.145      ;
; 0.401 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[5]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.157      ;
; 0.403 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[1]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.159      ;
; 0.405 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[0]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.169      ;
; 0.410 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[3]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.175      ;
; 0.410 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[6]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.491      ; 1.175      ;
; 0.422 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.178      ;
; 0.422 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[4]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.178      ;
; 0.426 ; ts_packet_gen:u_ts_packet_gen|tx_packet_count[0]                                                                                                             ; ts_packet_gen:u_ts_packet_gen|tx_packet_count[0]                                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[7]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[7]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[4]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[4]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[10]                 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[10]                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[11]                 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[11]                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado                                                                      ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; ts_packet_gen:u_ts_packet_gen|count[1]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[1]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; ts_packet_gen:u_ts_packet_gen|count[3]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[3]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; ts_packet_gen:u_ts_packet_gen|count[5]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[5]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; ts_packet_gen:u_ts_packet_gen|count[7]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[7]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; ts_packet_gen:u_ts_packet_gen|count[0]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[0]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; ts_packet_gen:u_ts_packet_gen|count[2]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[2]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; ts_packet_gen:u_ts_packet_gen|count[6]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[6]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.427 ; ts_packet_gen:u_ts_packet_gen|count[4]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[4]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                                         ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                                         ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                                                                                  ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[3]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[3]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[4]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[4]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[1]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[1]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[5]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[5]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[0]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[0]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_IDLE                                                                                             ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_IDLE                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_start                                                                                                ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_start                                                                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_calcularCRC                                                               ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_calcularCRC                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[1]                                                                                              ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[1]                                                                                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[0]                                                           ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[0]                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[1]                                                           ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[1]                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[2]                                                           ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[2]                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|sig_sync_out                                                                                             ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|sig_sync_out                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase1                                                                     ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase1                                                                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[10]                                                                    ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[10]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[9]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[9]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRd                                                                        ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRd                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[8]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[8]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[3]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[3]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[1]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[1]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[0]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[0]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Valid                                                                                                        ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Valid                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_start                                                                                            ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_start                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.428 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[7]                                                                            ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[7]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.746      ;
; 0.429 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                                                ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.746      ;
; 0.440 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                                                         ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.758      ;
; 0.440 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_LSBData                                                                   ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_LSBData                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.758      ;
; 0.444 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.201      ;
; 0.444 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.201      ;
; 0.451 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[7]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.496      ; 1.221      ;
; 0.455 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[1]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.208      ;
; 0.456 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.478      ; 1.208      ;
; 0.458 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_comp                                                                                           ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 0.775      ;
; 0.460 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]               ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.778      ;
; 0.460 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|sub_parity12a0                 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|parity11                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.778      ;
; 0.466 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[3]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.222      ;
; 0.467 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10]                                                                  ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10]                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.785      ;
; 0.468 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[3] ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[2]                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.786      ;
; 0.468 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[11]                 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.483      ; 1.225      ;
; 0.469 ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[15]                                                                          ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[23]                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 0.787      ;
; 0.471 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[3]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.479      ; 1.224      ;
; 0.474 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][9]                                                                                           ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][9]                                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.793      ;
; 0.474 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][9]                                                                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][9]                                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.793      ;
; 0.474 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][9]                                                                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 0.793      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.426 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.426 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.746      ;
; 0.438 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.758      ;
; 0.438 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.758      ;
; 0.464 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.784      ;
; 0.465 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.785      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.793      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.793      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.793      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.793      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.793      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.794      ;
; 0.475 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.796      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.475 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.795      ;
; 0.476 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.476 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.476 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.476 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.477 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.797      ;
; 0.477 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.797      ;
; 0.478 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.799      ;
; 0.479 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.799      ;
; 0.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.800      ;
; 0.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.801      ;
; 0.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.801      ;
; 0.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.801      ;
; 0.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.800      ;
; 0.481 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.801      ;
; 0.481 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.801      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.801      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.802      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.802      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.801      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.802      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.801      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.801      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.802      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.802      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.802      ;
; 0.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.801      ;
; 0.482 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.803      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.803      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.803      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.803      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.803      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.803      ;
; 0.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.802      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                       ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 34.321 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[0]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.243      ; 5.838      ;
; 34.321 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[2]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.243      ; 5.838      ;
; 34.321 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[4]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.243      ; 5.838      ;
; 34.321 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[6]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.243      ; 5.838      ;
; 34.322 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[1]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.239      ; 5.833      ;
; 34.322 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[3]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.239      ; 5.833      ;
; 34.322 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[5]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.239      ; 5.833      ;
; 34.322 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[7]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.239      ; 5.833      ;
; 34.458 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~portb_address_reg0  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.250      ; 5.840      ;
; 34.459 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~portb_address_reg0  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.246      ; 5.835      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[19]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[3]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[7]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[15]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[2]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[18]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[17]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[1]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[13]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[16]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[0]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[4]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[12]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[27]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[11]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[23]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[10]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[26]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[9]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[25]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[21]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[8]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.586 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[24]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.110     ; 5.305      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg2_MacTxEnd                                                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_End                                                                                                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.313      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[6]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[9]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.312      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][9]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[4]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[10]                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.312      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[7]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.312      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[8]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.312      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 5.301      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 5.301      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[6]                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 5.301      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 5.301      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[11] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.318      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[11]                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.318      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[10]                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.318      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[9]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.312      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][9]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[5]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[3]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[4]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[2]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[8]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.312      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[9]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.312      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.318      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.318      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.318      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][9]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[8]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 5.312      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[7]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.319      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[5]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[4]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[10]                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.318      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[11]                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.318      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.313      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.318      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.319      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.319      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[3]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[4]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.319      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[2]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 5.314      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[0]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 5.316      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[10]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.319      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[11]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.319      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][9]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.319      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[1]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.319      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[0]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.319      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][9]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 5.309      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Valid                                                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.057     ; 5.335      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 5.313      ;
; 34.609 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 5.318      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.640 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 1.564      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.497      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.497      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.497      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.497      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.497      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.497      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.497      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.497      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.497      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.497      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.500      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.500      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.500      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.500      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.500      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.500      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.500      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.500      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.500      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.500      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.496      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.495      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.478      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.478      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.478      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.478      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.501      ;
; 94.423 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.478      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.487      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.488      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.487      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.487      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.487      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.487      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.487      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.487      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.487      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.484      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.484      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.484      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.484      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.484      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.484      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.491      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.484      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.491      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.491      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.491      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.491      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.491      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.491      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.491      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.491      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.496      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.496      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.496      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.496      ;
; 94.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.496      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                   ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.104 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.421      ;
; 1.104 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.421      ;
; 1.104 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_comp                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.421      ;
; 1.566 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 2.232      ;
; 1.566 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a1 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 2.232      ;
; 1.566 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a2 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 2.232      ;
; 1.566 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a3 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 2.232      ;
; 1.566 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a4 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 2.232      ;
; 1.634 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[2]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.953      ;
; 1.634 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[7]                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 1.953      ;
; 1.663 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[4]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.981      ;
; 1.663 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[7]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 1.981      ;
; 1.678 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[3]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.001      ;
; 1.678 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[5]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.001      ;
; 1.678 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[6]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 2.001      ;
; 1.924 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[3]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.248      ;
; 1.924 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[4]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.248      ;
; 1.924 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[1]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.248      ;
; 1.924 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[5]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.248      ;
; 1.924 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[2]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.248      ;
; 1.924 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[0]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.248      ;
; 1.924 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[1]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 2.248      ;
; 1.962 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.287      ;
; 1.962 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[0]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.287      ;
; 1.962 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Valid                                                                                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.287      ;
; 1.962 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.287      ;
; 1.962 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[1]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.287      ;
; 1.962 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[2]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.287      ;
; 1.962 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[3]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.287      ;
; 1.962 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[4]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.287      ;
; 1.962 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[5]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.287      ;
; 4.647 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.989      ;
; 4.647 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.989      ;
; 4.647 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.989      ;
; 4.647 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[19]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.989      ;
; 4.647 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[15]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.989      ;
; 4.647 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[17]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.989      ;
; 4.647 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[16]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.989      ;
; 4.647 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[27]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.989      ;
; 4.647 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[23]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.989      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[3]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[7]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[2]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[18]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[1]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[13]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[0]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[4]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[12]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[11]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[10]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[26]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[9]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[25]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[21]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[8]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.648 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[24]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 4.990      ;
; 4.666 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][9]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.988      ;
; 4.666 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][9]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.988      ;
; 4.666 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][9]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.988      ;
; 4.666 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[3][9]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.988      ;
; 4.666 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[2][9]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.988      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg2_MacTxEnd                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][9]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][9]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][9]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_End                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.988      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][9]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[0]                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.988      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][9]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[1]                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.988      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[2]                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.988      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][9]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][9]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][9]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.981      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.981      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.981      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.981      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.981      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.980      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.980      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[6]                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.980      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 4.980      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.981      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 4.981      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][9]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][9]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.989      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Valid                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[1]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[9]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[8]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[0]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[10]                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[2]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[5]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[3]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[4]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
; 4.667 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[7]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.116      ; 5.015      ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.327 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.649      ;
; 1.327 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.649      ;
; 1.327 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.649      ;
; 1.327 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.649      ;
; 1.665 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.983      ;
; 1.686 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.007      ;
; 1.686 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.007      ;
; 1.686 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.007      ;
; 1.686 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.007      ;
; 1.686 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.007      ;
; 1.686 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.007      ;
; 1.686 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.007      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.722 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.045      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 1.882 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.204      ;
; 2.013 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.337      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.774 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 5.108      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 5.099      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 5.096      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 5.098      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 5.098      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 5.097      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
; 4.775 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 5.104      ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.651 ; 3.871        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                            ;
; 3.651 ; 3.871        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                            ;
; 3.651 ; 3.871        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                            ;
; 3.651 ; 3.871        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                            ;
; 3.651 ; 3.871        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                            ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                   ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                   ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                   ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                   ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                   ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                   ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                   ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                   ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                   ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                  ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ;
; 3.652 ; 3.872        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                   ;
; 3.655 ; 3.875        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ;
; 3.655 ; 3.875        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                             ;
; 3.655 ; 3.875        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                            ;
; 3.655 ; 3.875        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                            ;
; 3.655 ; 3.875        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ;
; 3.655 ; 3.875        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                             ;
; 3.656 ; 3.876        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                            ;
; 3.656 ; 3.876        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                            ;
; 3.656 ; 3.876        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                       ;
; 3.656 ; 3.876        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                       ;
; 3.656 ; 3.876        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ;
; 3.656 ; 3.876        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                                ;
; 3.656 ; 3.876        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ;
; 3.656 ; 3.876        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ;
; 3.656 ; 3.876        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ;
; 3.660 ; 3.880        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                       ;
; 3.660 ; 3.880        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                                                                                                                                      ;
; 3.660 ; 3.880        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                       ;
; 3.660 ; 3.880        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                       ;
; 3.660 ; 3.880        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                       ;
; 3.660 ; 3.880        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                       ;
; 3.660 ; 3.880        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                       ;
; 3.660 ; 3.880        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                       ;
; 3.660 ; 3.880        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                       ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[39]                                                                                                                                                                                                            ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; 3.675 ; 3.895        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
; 3.676 ; 3.896        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; 3.676 ; 3.896        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; 3.676 ; 3.896        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; 3.676 ; 3.896        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; 3.676 ; 3.896        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; 3.676 ; 3.896        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; 3.678 ; 3.898        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[43]                                                                                                                                                                                                            ;
; 3.678 ; 3.898        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[44]                                                                                                                                                                                                            ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                        ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                        ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                       ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                            ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                        ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|run                                                                                                                                                                                                                               ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                           ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ;
; 3.679 ; 3.899        ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk125'                              ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock  ; Clock Edge ; Target ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; 4.000 ; 8.000        ; 4.000          ; Port Rate ; Clk125 ; Rise       ; Clk125 ;
+-------+--------------+----------------+-----------+--------+------------+--------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_in_Mdpx'                                    ;
+--------+--------------+----------------+-----------+-------------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock       ; Clock Edge ; Target      ;
+--------+--------------+----------------+-----------+-------------+------------+-------------+
; 12.875 ; 16.000       ; 3.125          ; Port Rate ; Clk_in_Mdpx ; Rise       ; Clk_in_Mdpx ;
+--------+--------------+----------------+-----------+-------------+------------+-------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_out_Mdpx'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; 12.875 ; 16.000       ; 3.125          ; Port Rate ; Clk_out_Mdpx ; Rise       ; Clk_out_Mdpx ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[0]                             ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                             ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[1]                                             ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[2]                                             ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[3]                                             ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[4]                                             ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[5]                                             ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                        ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Valid                                              ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]           ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[6]            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[0] ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[1] ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[2] ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_End             ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_LSBData         ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_muxsel          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Data[0]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Data[1]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Data[2]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Data[3]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg2_MacTxEnd                                    ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[0][9]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][9]                                 ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][9]                                 ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][9]                                 ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][9]                                 ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][9]                                 ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][9]                                 ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][9]                                 ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[1][9]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[2][9]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[3][9]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][9]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][9]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][9]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][9]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][9]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][9]                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                      ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_comp                                 ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[1]                             ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[2]                             ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[3]                             ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[4]                             ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[5]                             ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[7]                  ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[0]                                            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[1]                                            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[2]                                            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[3]                                            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[4]                                            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[5]                                            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[6]                                            ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[7]                                            ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[0]      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[10]     ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[1]      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[2]      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[3]      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[4]      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[5]      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[6]      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[7]      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[8]      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[9]      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado            ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[0]                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[1]                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[2]                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[3]                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[4]                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[5]                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[6]                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[7]                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Valid                                    ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_IDLE                                   ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_PAYLOAD                                ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_PREAMBLE                               ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[0]                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[1]                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[2]                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[3]                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[4]                             ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[0]                                 ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[1]                                 ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[2]                                 ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[3]                                 ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxEna                                     ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ts_packet_gen:u_ts_packet_gen|ts_data[4]                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk25'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 19.803 ; 19.803       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.838 ; 19.838       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.855 ; 19.855       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.143 ; 20.143       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.143 ; 20.143       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.143 ; 20.143       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.162 ; 20.162       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 20.196 ; 20.196       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; Clk25 ; Rise       ; Clk25                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Eth_Rxc'                                ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; Eth_Rxc ; Rise       ; Eth_Rxc ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.428 ; 49.663       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.428 ; 49.663       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.429 ; 49.664       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.430 ; 49.665       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.431 ; 49.666       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.494 ; 49.714       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]  ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ;
; 49.552 ; 49.740       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                   ;
; 49.553 ; 49.741       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.282 ; 3.445  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.754 ; 10.318 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.294  ; 0.089  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -3.472 ; -4.166 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.244 ; 14.910 ; Fall       ; altera_reserved_tck                                   ;
; Eth_TxCtl           ; Clk25               ; 6.861  ; 6.869  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ;        ; 1.922  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txd[*]          ; Clk25               ; 8.564  ; 8.248  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[0]         ; Clk25               ; 7.528  ; 7.332  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[1]         ; Clk25               ; 8.564  ; 8.248  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[2]         ; Clk25               ; 6.877  ; 6.685  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[3]         ; Clk25               ; 7.509  ; 7.349  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ; 1.909  ;        ; Fall       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.831 ; 12.495 ; Fall       ; altera_reserved_tck                                   ;
; Eth_TxCtl           ; Clk25               ; 6.132  ; 6.138  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ;        ; 1.403  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txd[*]          ; Clk25               ; 6.148  ; 5.961  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[0]         ; Clk25               ; 6.773  ; 6.583  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[1]         ; Clk25               ; 7.766  ; 7.462  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[2]         ; Clk25               ; 6.148  ; 5.961  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[3]         ; Clk25               ; 6.755  ; 6.599  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ; 1.388  ;        ; Fall       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 99.94 MHz  ; 99.94 MHz       ; altera_reserved_tck                                   ;      ;
; 132.98 MHz ; 132.98 MHz      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 197.43 MHz ; 197.43 MHz      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.935  ; 0.000         ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 32.480 ; 0.000         ;
; altera_reserved_tck                                   ; 44.997 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.171 ; 0.000         ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.322 ; 0.000         ;
; altera_reserved_tck                                   ; 0.375 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 34.753 ; 0.000         ;
; altera_reserved_tck                                   ; 48.934 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.003 ; 0.000         ;
; altera_reserved_tck                                   ; 1.229 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.633  ; 0.000         ;
; Clk125                                                ; 4.000  ; 0.000         ;
; Clk_in_Mdpx                                           ; 12.875 ; 0.000         ;
; Clk_out_Mdpx                                          ; 12.875 ; 0.000         ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.680 ; 0.000         ;
; Clk25                                                 ; 19.807 ; 0.000         ;
; Eth_Rxc                                               ; 36.000 ; 0.000         ;
; altera_reserved_tck                                   ; 49.271 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.935 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 4.467      ;
; 2.954 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.491      ;
; 2.959 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.486      ;
; 2.968 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.477      ;
; 3.023 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.422      ;
; 3.088 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.832      ;
; 3.133 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.312      ;
; 3.156 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.289      ;
; 3.163 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.282      ;
; 3.179 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.266      ;
; 3.179 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.740      ;
; 3.238 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.681      ;
; 3.268 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.651      ;
; 3.274 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.646      ;
; 3.282 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.163      ;
; 3.284 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.161      ;
; 3.288 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 4.114      ;
; 3.293 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.152      ;
; 3.294 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 4.108      ;
; 3.301 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 4.101      ;
; 3.302 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.143      ;
; 3.306 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.142     ; 4.554      ;
; 3.308 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.137      ;
; 3.313 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.132      ;
; 3.317 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.128      ;
; 3.324 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.596      ;
; 3.325 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 4.578      ;
; 3.326 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.119      ;
; 3.347 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.576      ;
; 3.382 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.063      ;
; 3.383 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.062      ;
; 3.391 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.054      ;
; 3.394 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 4.509      ;
; 3.395 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 4.007      ;
; 3.422 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 3.980      ;
; 3.424 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.497      ;
; 3.433 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.488      ;
; 3.436 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.483      ;
; 3.439 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 4.006      ;
; 3.459 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 3.943      ;
; 3.464 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.456      ;
; 3.466 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 4.437      ;
; 3.467 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 4.436      ;
; 3.467 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.978      ;
; 3.467 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.456      ;
; 3.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.451      ;
; 3.478 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.967      ;
; 3.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.376      ; 4.896      ;
; 3.482 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.963      ;
; 3.485 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 3.917      ;
; 3.485 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.435      ;
; 3.490 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.955      ;
; 3.494 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 3.908      ;
; 3.494 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.426      ;
; 3.497 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.948      ;
; 3.498 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 4.405      ;
; 3.498 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 4.405      ;
; 3.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.941      ;
; 3.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.940      ;
; 3.512 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.933      ;
; 3.513 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.932      ;
; 3.513 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.932      ;
; 3.521 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.924      ;
; 3.522 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 3.880      ;
; 3.528 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.917      ;
; 3.541 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.904      ;
; 3.544 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.099     ; 4.359      ;
; 3.547 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.898      ;
; 3.552 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.600     ; 3.850      ;
; 3.555 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.364      ;
; 3.557 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.363      ;
; 3.558 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.361      ;
; 3.559 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.360      ;
; 3.571 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.874      ;
; 3.573 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.872      ;
; 3.580 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.375      ; 4.797      ;
; 3.582 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.863      ;
; 3.597 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.322      ;
; 3.598 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.323      ;
; 3.600 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.845      ;
; 3.602 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.100     ; 4.300      ;
; 3.609 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.375      ; 4.768      ;
; 3.610 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.556     ; 3.836      ;
; 3.612 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 4.289      ;
; 3.616 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.829      ;
; 3.618 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.827      ;
; 3.621 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.300      ;
; 3.622 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.297      ;
; 3.628 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.293      ;
; 3.630 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.815      ;
; 3.631 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.814      ;
; 3.633 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.557     ; 3.812      ;
; 3.633 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.287      ;
; 3.635 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.285      ;
; 3.639 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.556     ; 3.807      ;
; 3.639 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.280      ;
; 3.639 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.375      ; 4.738      ;
; 3.644 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.277      ;
; 3.645 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.376      ; 4.733      ;
; 3.648 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 4.271      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 32.480 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.444      ;
; 32.480 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.444      ;
; 32.480 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.444      ;
; 32.480 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.444      ;
; 32.480 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.444      ;
; 32.480 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.444      ;
; 32.480 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.444      ;
; 32.555 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.369      ;
; 32.555 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.369      ;
; 32.555 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.369      ;
; 32.555 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.369      ;
; 32.555 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.369      ;
; 32.555 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.369      ;
; 32.555 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.369      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.628 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.304      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.703 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.229      ;
; 32.715 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.209      ;
; 32.715 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.209      ;
; 32.729 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.195      ;
; 32.729 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.195      ;
; 32.729 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.195      ;
; 32.729 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.195      ;
; 32.729 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.195      ;
; 32.729 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.195      ;
; 32.729 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.195      ;
; 32.773 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.151      ;
; 32.773 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[6]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.151      ;
; 32.790 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.134      ;
; 32.790 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.134      ;
; 32.791 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.125      ;
; 32.791 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.125      ;
; 32.791 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.125      ;
; 32.791 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.125      ;
; 32.791 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.125      ;
; 32.791 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.125      ;
; 32.791 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 7.125      ;
; 32.808 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.102      ;
; 32.808 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.102      ;
; 32.808 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.102      ;
; 32.808 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.102      ;
; 32.808 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.102      ;
; 32.808 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.102      ;
; 32.808 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.102      ;
; 32.809 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 7.116      ;
; 32.809 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 7.116      ;
; 32.809 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 7.116      ;
; 32.809 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 7.116      ;
; 32.809 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 7.116      ;
; 32.809 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 7.116      ;
; 32.809 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 7.116      ;
; 32.840 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.070      ;
; 32.840 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.070      ;
; 32.840 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.070      ;
; 32.840 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.070      ;
; 32.840 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.070      ;
; 32.840 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.070      ;
; 32.840 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 7.070      ;
; 32.848 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.076      ;
; 32.848 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[6]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 7.076      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.877 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 7.055      ;
; 32.886 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase1    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 7.043      ;
; 32.938 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 6.987      ;
; 32.938 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 6.987      ;
; 32.938 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 6.987      ;
; 32.938 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 6.987      ;
; 32.938 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 6.987      ;
; 32.938 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 6.987      ;
; 32.938 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 6.987      ;
; 32.939 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 6.985      ;
; 32.939 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 6.985      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.997 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 5.354      ;
; 45.091 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 5.260      ;
; 45.386 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 4.961      ;
; 45.470 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 4.883      ;
; 45.540 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 4.813      ;
; 45.727 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 4.620      ;
; 46.046 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.342      ; 4.298      ;
; 46.150 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 4.198      ;
; 46.170 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.347      ; 4.179      ;
; 46.177 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.347      ; 4.172      ;
; 46.260 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.347      ; 4.089      ;
; 46.343 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.341      ; 4.000      ;
; 46.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.348      ; 3.999      ;
; 46.730 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 3.617      ;
; 46.875 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 3.472      ;
; 46.878 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.354      ; 3.478      ;
; 46.892 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 3.450      ;
; 46.994 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 3.359      ;
; 47.050 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 3.297      ;
; 47.069 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.345      ; 3.278      ;
; 47.408 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 2.938      ;
; 47.434 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.346      ; 2.914      ;
; 93.323 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.609      ;
; 93.323 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.609      ;
; 93.324 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.608      ;
; 93.325 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.607      ;
; 93.328 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.604      ;
; 93.361 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.571      ;
; 93.366 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.566      ;
; 93.369 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.563      ;
; 93.370 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.562      ;
; 93.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.397      ;
; 93.536 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.396      ;
; 93.540 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.392      ;
; 93.680 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.257      ;
; 93.682 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.255      ;
; 93.701 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.236      ;
; 93.721 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.216      ;
; 93.721 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.216      ;
; 93.799 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.138      ;
; 93.891 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.046      ;
; 93.891 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.046      ;
; 93.891 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.046      ;
; 93.893 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.044      ;
; 93.893 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.044      ;
; 93.893 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.044      ;
; 94.140 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.794      ;
; 94.140 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.794      ;
; 94.141 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.793      ;
; 94.142 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.792      ;
; 94.145 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.789      ;
; 94.178 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.756      ;
; 94.183 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.751      ;
; 94.186 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.748      ;
; 94.187 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.747      ;
; 94.223 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.711      ;
; 94.223 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.711      ;
; 94.224 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.710      ;
; 94.225 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.709      ;
; 94.228 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.706      ;
; 94.261 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.673      ;
; 94.266 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.668      ;
; 94.269 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.665      ;
; 94.270 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.664      ;
; 94.276 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.652      ;
; 94.276 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.652      ;
; 94.277 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.651      ;
; 94.278 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.650      ;
; 94.281 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.647      ;
; 94.314 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.614      ;
; 94.319 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.609      ;
; 94.322 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.606      ;
; 94.323 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.605      ;
; 94.352 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.582      ;
; 94.353 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.581      ;
; 94.357 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.577      ;
; 94.435 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.499      ;
; 94.436 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.498      ;
; 94.440 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.494      ;
; 94.488 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.440      ;
; 94.489 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.439      ;
; 94.493 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.435      ;
; 94.497 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.442      ;
; 94.499 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.440      ;
; 94.503 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.411      ;
; 94.503 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.411      ;
; 94.503 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.411      ;
; 94.503 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.411      ;
; 94.503 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.411      ;
; 94.503 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.411      ;
; 94.518 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.421      ;
; 94.538 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.401      ;
; 94.538 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.401      ;
; 94.580 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.359      ;
; 94.582 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.357      ;
; 94.601 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.338      ;
; 94.616 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.323      ;
; 94.621 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.318      ;
; 94.621 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.318      ;
; 94.633 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 5.300      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 0.897      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 0.897      ;
; 0.172 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 0.898      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 0.900      ;
; 0.190 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 0.916      ;
; 0.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 0.919      ;
; 0.319 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.045      ;
; 0.334 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.060      ;
; 0.337 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.063      ;
; 0.342 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.068      ;
; 0.342 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.033      ;
; 0.355 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.669      ;
; 0.358 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.043      ;
; 0.358 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.043      ;
; 0.367 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.048      ;
; 0.374 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.374 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.374 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.375 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.379 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.105      ;
; 0.379 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.060      ;
; 0.385 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.066      ;
; 0.390 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.071      ;
; 0.403 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.085      ;
; 0.409 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.090      ;
; 0.412 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.092      ;
; 0.441 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.736      ;
; 0.442 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.737      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.738      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.738      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.738      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.738      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.738      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.738      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.739      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.739      ;
; 0.445 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.740      ;
; 0.445 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.740      ;
; 0.451 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.747      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.747      ;
; 0.464 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[40]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.759      ;
; 0.517 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.511      ; 1.243      ;
; 0.580 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.875      ;
; 0.586 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.879      ;
; 0.587 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.880      ;
; 0.587 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.882      ;
; 0.589 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.882      ;
; 0.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.884      ;
; 0.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.884      ;
; 0.591 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.884      ;
; 0.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.886      ;
; 0.593 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.888      ;
; 0.598 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.893      ;
; 0.600 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.894      ;
; 0.603 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[43]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.898      ;
; 0.608 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.610 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.903      ;
; 0.612 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.905      ;
; 0.615 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.911      ;
; 0.616 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.909      ;
; 0.616 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.909      ;
; 0.618 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[44]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.913      ;
; 0.623 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[38]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.623 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[38]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.623 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[42]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.917      ;
; 0.680 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.359      ;
; 0.685 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.980      ;
; 0.685 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.370      ;
; 0.686 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.368      ;
; 0.695 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.990      ;
; 0.697 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.387      ;
; 0.706 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.387      ;
; 0.709 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.711 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.006      ;
; 0.711 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.006      ;
; 0.734 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.420      ;
; 0.736 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[41]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.030      ;
; 0.753 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.438      ;
; 0.754 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.438      ;
; 0.755 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.759 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.444      ;
; 0.760 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.768 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.063      ;
; 0.777 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.505      ;
; 0.790 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[35]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.085      ;
; 0.801 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.089      ;
; 0.801 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.089      ;
; 0.815 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[41]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.109      ;
; 0.822 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.118      ;
; 0.824 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.112      ;
; 0.825 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.113      ;
; 0.828 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.123      ;
; 0.829 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.554      ; 1.598      ;
; 0.831 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.121      ;
; 0.832 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.122      ;
; 0.835 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.130      ;
; 0.838 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[43]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.133      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.322 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_AddrHeader[1]                                                                                          ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~portb_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 0.996      ;
; 0.360 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[5]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.045      ;
; 0.368 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[1]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.052      ;
; 0.370 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[2]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.047      ;
; 0.375 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[3]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[3]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[1]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[1]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[0]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[0]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado                                                                      ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; ts_packet_gen:u_ts_packet_gen|count[1]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[1]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; ts_packet_gen:u_ts_packet_gen|count[3]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[3]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; ts_packet_gen:u_ts_packet_gen|count[5]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[5]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; ts_packet_gen:u_ts_packet_gen|count[7]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[7]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; ts_packet_gen:u_ts_packet_gen|count[0]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[0]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; ts_packet_gen:u_ts_packet_gen|count[2]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[2]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; ts_packet_gen:u_ts_packet_gen|count[6]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[6]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; ts_packet_gen:u_ts_packet_gen|tx_packet_count[0]                                                                                                             ; ts_packet_gen:u_ts_packet_gen|tx_packet_count[0]                                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; ts_packet_gen:u_ts_packet_gen|count[4]                                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[4]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                                         ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                                         ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[3]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[3]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[4]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[4]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[1]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[1]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[5]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[5]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_IDLE                                                                                             ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_IDLE                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                                                ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_start                                                                                                ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_start                                                                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_calcularCRC                                                               ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_calcularCRC                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[1]                                                                                              ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[1]                                                                                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[0]                                                           ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[0]                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[1]                                                           ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[1]                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[2]                                                           ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[2]                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|sig_sync_out                                                                                             ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|sig_sync_out                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase1                                                                     ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase1                                                                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[10]                                                                    ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[10]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[7]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[7]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[9]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[9]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRd                                                                        ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRd                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[8]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[8]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[4]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[4]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[10]                 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[10]                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[11]                 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[11]                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_start                                                                                            ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_start                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[7]                                                                            ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[7]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.377 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                                                                                  ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.377 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[0]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[0]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.377 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Valid                                                                                                        ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Valid                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.377 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.669      ;
; 0.380 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[5]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.057      ;
; 0.383 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[1]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.060      ;
; 0.385 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[0]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.434      ; 1.069      ;
; 0.387 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[6]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.072      ;
; 0.389 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[3]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.074      ;
; 0.391 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                                                         ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.684      ;
; 0.391 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_LSBData                                                                   ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_LSBData                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.684      ;
; 0.397 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.074      ;
; 0.399 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[4]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.076      ;
; 0.421 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.098      ;
; 0.421 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_comp                                                                                           ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.714      ;
; 0.423 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|sub_parity7a[2]               ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.716      ;
; 0.423 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|sub_parity12a0                 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|parity11                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.717      ;
; 0.426 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[7]                                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.116      ;
; 0.426 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.103      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.100      ;
; 0.427 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[1]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.101      ;
; 0.431 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10]                                                                  ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10]                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.724      ;
; 0.432 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[3] ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[2]                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.725      ;
; 0.433 ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[15]                                                                          ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[23]                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.726      ;
; 0.440 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[3]                                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 1.117      ;
; 0.441 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[4] ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[4]                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.734      ;
; 0.441 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[9]                                                ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[8]                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.734      ;
; 0.441 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[3]                  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.115      ;
; 0.443 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][9]                                                                                           ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][9]                                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.736      ;
; 0.443 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][9]                                                                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.736      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.375 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.375 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.376 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.376 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.390 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.684      ;
; 0.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.684      ;
; 0.428 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.721      ;
; 0.430 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.723      ;
; 0.442 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.736      ;
; 0.442 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.736      ;
; 0.443 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.737      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.737      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.736      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.737      ;
; 0.443 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.737      ;
; 0.444 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.737      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.444 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.738      ;
; 0.445 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.445 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.445 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.445 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.445 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.445 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.445 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.445 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.739      ;
; 0.446 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.740      ;
; 0.446 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.740      ;
; 0.446 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.740      ;
; 0.446 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.740      ;
; 0.446 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.740      ;
; 0.447 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.741      ;
; 0.447 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.741      ;
; 0.449 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.743      ;
; 0.449 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.743      ;
; 0.450 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.744      ;
; 0.450 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.744      ;
; 0.450 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.744      ;
; 0.450 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.743      ;
; 0.450 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.744      ;
; 0.450 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.744      ;
; 0.450 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.744      ;
; 0.450 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.744      ;
; 0.451 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.451 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.451 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.451 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.451 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.451 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.451 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.451 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.451 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.744      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.745      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.745      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.745      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.745      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.745      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.745      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.745      ;
; 0.452 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.747      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                       ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 34.753 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[0]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.218      ; 5.389      ;
; 34.753 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[2]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.218      ; 5.389      ;
; 34.753 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[4]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.218      ; 5.389      ;
; 34.753 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[6]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.218      ; 5.389      ;
; 34.754 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[1]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.214      ; 5.384      ;
; 34.754 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[3]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.214      ; 5.384      ;
; 34.754 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[5]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.214      ; 5.384      ;
; 34.754 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[7]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.214      ; 5.384      ;
; 34.870 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~portb_address_reg0  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.224      ; 5.393      ;
; 34.871 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~portb_address_reg0  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.220      ; 5.388      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[19]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[3]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[7]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[15]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[2]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[18]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[17]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[1]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[13]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[16]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[0]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[4]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[12]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[27]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[11]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[23]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[10]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[26]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[9]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[25]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[21]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[8]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 34.989 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[24]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.919      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_End                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.919      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRdHeader                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.918      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_End                                                                                                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.068     ; 4.925      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[0]                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.919      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[1]                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.919      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[2]                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.919      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_StartRd                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.918      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase0                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.919      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_LerHeaderbyte                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.918      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|sig_sync_out                                                                                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.919      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_End                                                                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 4.917      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10]                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 4.920      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_LerPctbyte                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 4.917      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase1                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 4.917      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[6]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.923      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[9]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[9]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.924      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[10]                                                                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.918      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.912      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[5]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 4.926      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[5]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[3]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[3]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.923      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[2]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[4]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[10]                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[10]                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.924      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[7]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.924      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[7]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[8]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[8]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.924      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.912      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.912      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.912      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.912      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.912      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.912      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[1]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.923      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[9]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.923      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[10] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[11] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.929      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[11]                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.929      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[10]                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.929      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[9]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.924      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[6]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 4.926      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[7]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 4.926      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[8]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.923      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[7]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 4.926      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[4]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[2]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.922      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[0]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.923      ;
; 35.009 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[8]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.924      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.934 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 1.417      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.079      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.091      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.075      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.075      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.075      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.075      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.075      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.086      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.075      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.082      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.075      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.082      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.082      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.082      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.082      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.082      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.082      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.082      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 5.082      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.843 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.087      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.077      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.077      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.077      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.077      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.077      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.077      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.077      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.077      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.064      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.064      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.064      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.064      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.064      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.064      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.064      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.064      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.068      ;
; 94.844 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.068      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                   ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.003 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.296      ;
; 1.003 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.296      ;
; 1.003 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_comp                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.296      ;
; 1.419 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 2.015      ;
; 1.419 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a1 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 2.015      ;
; 1.419 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a2 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 2.015      ;
; 1.419 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a3 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 2.015      ;
; 1.419 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a4 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 2.015      ;
; 1.475 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[2]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.770      ;
; 1.475 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[7]                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.770      ;
; 1.490 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[4]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.784      ;
; 1.490 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[7]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.784      ;
; 1.513 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[3]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.812      ;
; 1.513 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[5]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.812      ;
; 1.513 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[6]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.812      ;
; 1.720 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[3]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.020      ;
; 1.720 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[4]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.020      ;
; 1.720 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[1]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.020      ;
; 1.720 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[5]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.020      ;
; 1.720 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[2]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.020      ;
; 1.720 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[0]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.020      ;
; 1.720 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[1]                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.020      ;
; 1.758 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.058      ;
; 1.758 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[0]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.058      ;
; 1.758 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Valid                                                                                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.058      ;
; 1.758 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.058      ;
; 1.758 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[1]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.058      ;
; 1.758 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[2]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.058      ;
; 1.758 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[3]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.058      ;
; 1.758 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[4]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.058      ;
; 1.758 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[5]                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 2.058      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[19]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[3]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[7]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[15]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[2]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[18]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[17]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[1]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[13]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[16]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[0]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[4]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[12]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[27]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[11]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[23]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[10]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[26]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[9]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[25]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[21]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[8]                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.153 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[24]                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.469      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxEna                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_PAYLOAD                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_PREAMBLE                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[4]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_IDLE                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[3]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[2]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[1]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[0]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[0]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[1]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[2]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.173 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[3]                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 4.458      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|o_Sync                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Valid                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Sync                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_start                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_Sync                                                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_calcularCRC                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[0]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[1]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Valid                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[1]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[9]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[8]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[0]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[10]                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[2]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[5]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[3]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[4]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[7]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[6]                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|o_End                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|o_Clr                                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|o_Valid                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_conta[1]                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[1]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[3]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[5]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[7]                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.498      ;
; 4.174 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_conta[0]                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.477      ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.229 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.524      ;
; 1.229 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.524      ;
; 1.229 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.524      ;
; 1.229 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.524      ;
; 1.505 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.795      ;
; 1.530 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.824      ;
; 1.530 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.824      ;
; 1.530 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.824      ;
; 1.530 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.824      ;
; 1.530 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.824      ;
; 1.530 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.824      ;
; 1.530 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.824      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.833      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.683 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.979      ;
; 1.791 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.089      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.567      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.569      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.569      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 4.568      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 4.575      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.571      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.581      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.581      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 4.576      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.581      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.581      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.581      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.581      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.571      ;
; 4.275 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.571      ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.633 ; 3.849        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                                                                                       ;
; 3.633 ; 3.849        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                       ;
; 3.634 ; 3.850        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                            ;
; 3.634 ; 3.850        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                            ;
; 3.634 ; 3.850        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ;
; 3.634 ; 3.850        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                                ;
; 3.634 ; 3.850        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ;
; 3.634 ; 3.850        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ;
; 3.634 ; 3.850        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ;
; 3.640 ; 3.856        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ;
; 3.640 ; 3.856        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                             ;
; 3.640 ; 3.856        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                            ;
; 3.640 ; 3.856        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                            ;
; 3.640 ; 3.856        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                             ;
; 3.640 ; 3.856        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                             ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                  ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                   ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                            ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                            ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                            ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                            ;
; 3.641 ; 3.857        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                            ;
; 3.642 ; 3.858        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                                                                                       ;
; 3.642 ; 3.858        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                                                                                                                                      ;
; 3.642 ; 3.858        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                                                                                       ;
; 3.642 ; 3.858        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                                                                                       ;
; 3.642 ; 3.858        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                                                                                       ;
; 3.642 ; 3.858        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                                                                                       ;
; 3.642 ; 3.858        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                       ;
; 3.642 ; 3.858        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                       ;
; 3.642 ; 3.858        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                       ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[39]                                                                                                                                                                                                            ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff  ;
; 3.683 ; 3.899        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff  ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                       ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                       ;
; 3.686 ; 3.902        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[35]                                                                                                                                                                                                            ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                                                                                                                                            ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                                                                                                                                            ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[40]                                                                                                                                                                                                            ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                        ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                        ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                        ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                        ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                        ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                        ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                        ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                        ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                       ;
; 3.687 ; 3.903        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk125'                               ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock  ; Clock Edge ; Target ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; 4.000 ; 8.000        ; 4.000          ; Port Rate ; Clk125 ; Rise       ; Clk125 ;
+-------+--------------+----------------+-----------+--------+------------+--------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_in_Mdpx'                                     ;
+--------+--------------+----------------+-----------+-------------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock       ; Clock Edge ; Target      ;
+--------+--------------+----------------+-----------+-------------+------------+-------------+
; 12.875 ; 16.000       ; 3.125          ; Port Rate ; Clk_in_Mdpx ; Rise       ; Clk_in_Mdpx ;
+--------+--------------+----------------+-----------+-------------+------------+-------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_out_Mdpx'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; 12.875 ; 16.000       ; 3.125          ; Port Rate ; Clk_out_Mdpx ; Rise       ; Clk_out_Mdpx ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 19.680 ; 19.896       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_IDLE                                                                   ;
; 19.680 ; 19.896       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_PAYLOAD                                                                ;
; 19.680 ; 19.896       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_PREAMBLE                                                               ;
; 19.680 ; 19.896       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[0]                                                                 ;
; 19.680 ; 19.896       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[1]                                                                 ;
; 19.680 ; 19.896       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[2]                                                                 ;
; 19.680 ; 19.896       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[3]                                                                 ;
; 19.680 ; 19.896       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxEna                                                                     ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[0]                                                             ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[1]                                                             ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[2]                                                             ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[3]                                                             ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[4]                                                             ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[0]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[10]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[11]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[12]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[13]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[15]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[16]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[17]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[18]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[19]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[1]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[21]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[23]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[24]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[25]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[26]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[27]                                                ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[2]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[3]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[4]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[7]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[8]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[9]                                                 ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                               ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                               ;
; 19.681 ; 19.897       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                               ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_Sync                                                                         ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|sig_sync_out2                                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_calcularCRC                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Sync                                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Valid                                                                    ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[0]                                                                    ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[1]                                                                    ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_data[0]                                                                    ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_data[1]                                                                    ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_data[2]                                                                    ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_data[3]                                                                    ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[0]                                                                ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[1]                                                                ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[2]                                                                ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[3]                                                                ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_start                                                                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_sync                                                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_sync_aux                                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_valid                                                                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_valid_aux                                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|cntr_sqf:cntr1|counter_reg_bit[0] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|cntr_sqf:cntr1|counter_reg_bit[1] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|cntr_sqf:cntr1|counter_reg_bit[2] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|o_End                                                                                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|o_Sync                                                                                     ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_conta[0]                                                               ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_conta[1]                                                               ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_ctrl                                                                   ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_start                                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|o_Clr                                                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|o_Valid                                                                                ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ts_packet_gen:u_ts_packet_gen|count[0]                                                                                             ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ts_packet_gen:u_ts_packet_gen|count[1]                                                                                             ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ts_packet_gen:u_ts_packet_gen|count[2]                                                                                             ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ts_packet_gen:u_ts_packet_gen|count[3]                                                                                             ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ts_packet_gen:u_ts_packet_gen|count[4]                                                                                             ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ts_packet_gen:u_ts_packet_gen|count[5]                                                                                             ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ts_packet_gen:u_ts_packet_gen|count[6]                                                                                             ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; ts_packet_gen:u_ts_packet_gen|count[7]                                                                                             ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]                                         ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10]                                        ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]                                         ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]                                         ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]                                         ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]                                         ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]                                         ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]                                         ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]                                         ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]                                         ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                         ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                            ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]                                           ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                            ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                            ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                            ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                            ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]                                            ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[6]                                            ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]                                            ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk25'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 19.807 ; 19.807       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.833 ; 19.833       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 19.833 ; 19.833       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.833 ; 19.833       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.833 ; 19.833       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.167 ; 20.167       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 20.167 ; 20.167       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.167 ; 20.167       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.167 ; 20.167       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.192 ; 20.192       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; Clk25 ; Rise       ; Clk25                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Eth_Rxc'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; Eth_Rxc ; Rise       ; Eth_Rxc ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.271 ; 49.501       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.272 ; 49.502       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.272 ; 49.502       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.272 ; 49.502       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.273 ; 49.503       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.273 ; 49.503       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.273 ; 49.503       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.274 ; 49.504       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.363 ; 49.579       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ;
; 49.407 ; 49.591       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                          ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                          ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                          ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                   ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                   ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                   ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ;
; 49.408 ; 49.592       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                     ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                     ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                     ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                     ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                     ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ;
; 49.409 ; 49.593       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.242 ; 3.532  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.386 ; 10.135 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.164  ; -0.222 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -3.388 ; -4.341 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.208 ; 13.998 ; Fall       ; altera_reserved_tck                                   ;
; Eth_TxCtl           ; Clk25               ; 6.482  ; 6.328  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ;        ; 1.925  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txd[*]          ; Clk25               ; 8.152  ; 7.552  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[0]         ; Clk25               ; 7.150  ; 6.739  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[1]         ; Clk25               ; 8.152  ; 7.552  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[2]         ; Clk25               ; 6.525  ; 6.162  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[3]         ; Clk25               ; 7.154  ; 6.748  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ; 1.900  ;        ; Fall       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.854 ; 11.632 ; Fall       ; altera_reserved_tck                                   ;
; Eth_TxCtl           ; Clk25               ; 5.810  ; 5.661  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ;        ; 1.446  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txd[*]          ; Clk25               ; 5.852  ; 5.501  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[0]         ; Clk25               ; 6.452  ; 6.056  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[1]         ; Clk25               ; 7.413  ; 6.836  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[2]         ; Clk25               ; 5.852  ; 5.501  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[3]         ; Clk25               ; 6.456  ; 6.064  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ; 1.420  ;        ; Fall       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 5.659  ; 0.000         ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 36.622 ; 0.000         ;
; altera_reserved_tck                                   ; 48.006 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.057 ; 0.000         ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.090 ; 0.000         ;
; altera_reserved_tck                                   ; 0.163 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                          ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 37.338 ; 0.000         ;
; altera_reserved_tck                                   ; 49.739 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.470 ; 0.000         ;
; altera_reserved_tck                                   ; 0.543 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.755  ; 0.000         ;
; Clk125                                                ; 4.000  ; 0.000         ;
; Clk_out_Mdpx                                          ; 13.620 ; 0.000         ;
; Clk_in_Mdpx                                           ; 13.717 ; 0.000         ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.758 ; 0.000         ;
; Clk25                                                 ; 19.951 ; 0.000         ;
; Eth_Rxc                                               ; 36.000 ; 0.000         ;
; altera_reserved_tck                                   ; 49.290 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.659 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 2.065      ;
; 5.667 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 2.071      ;
; 5.688 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 2.050      ;
; 5.708 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 2.030      ;
; 5.714 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 2.024      ;
; 5.743 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.200      ;
; 5.749 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.194      ;
; 5.752 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.192      ;
; 5.802 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.141      ;
; 5.802 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.143      ;
; 5.803 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.935      ;
; 5.812 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.926      ;
; 5.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.925      ;
; 5.816 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.908      ;
; 5.818 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.906      ;
; 5.821 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.917      ;
; 5.822 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.123      ;
; 5.830 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 2.093      ;
; 5.832 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.892      ;
; 5.834 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.110      ;
; 5.838 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.900      ;
; 5.838 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 2.099      ;
; 5.840 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.898      ;
; 5.842 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.896      ;
; 5.850 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.888      ;
; 5.862 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.876      ;
; 5.864 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.080      ;
; 5.874 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.864      ;
; 5.874 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.069      ;
; 5.878 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.846      ;
; 5.881 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.857      ;
; 5.884 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.854      ;
; 5.885 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 2.052      ;
; 5.887 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.851      ;
; 5.897 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 2.050      ;
; 5.905 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.833      ;
; 5.905 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.159      ; 2.241      ;
; 5.910 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.814      ;
; 5.910 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.814      ;
; 5.912 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.032      ;
; 5.912 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 2.035      ;
; 5.914 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.155      ; 2.228      ;
; 5.914 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 2.023      ;
; 5.916 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.027      ;
; 5.917 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.028      ;
; 5.918 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.820      ;
; 5.918 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.820      ;
; 5.918 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.820      ;
; 5.920 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.155      ; 2.222      ;
; 5.922 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.021      ;
; 5.923 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.801      ;
; 5.923 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.156      ; 2.220      ;
; 5.925 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.019      ;
; 5.926 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.019      ;
; 5.927 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.018      ;
; 5.928 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.796      ;
; 5.931 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.807      ;
; 5.932 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.012      ;
; 5.935 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 2.008      ;
; 5.935 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 2.010      ;
; 5.936 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.802      ;
; 5.943 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.781      ;
; 5.951 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.787      ;
; 5.953 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.990      ;
; 5.954 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.770      ;
; 5.954 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.159      ; 2.192      ;
; 5.957 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.781      ;
; 5.961 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.777      ;
; 5.962 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.776      ;
; 5.965 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.773      ;
; 5.965 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.773      ;
; 5.966 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.772      ;
; 5.967 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.771      ;
; 5.973 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.155      ; 2.169      ;
; 5.973 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.159      ; 2.173      ;
; 5.974 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.764      ;
; 5.975 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.968      ;
; 5.975 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.763      ;
; 5.975 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.763      ;
; 5.978 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.760      ;
; 5.979 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.040     ; 1.968      ;
; 5.983 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.755      ;
; 5.983 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.755      ;
; 5.987 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 1.948      ;
; 5.987 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 1.936      ;
; 5.988 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.736      ;
; 5.988 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 1.957      ;
; 5.989 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.735      ;
; 5.989 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.064     ; 1.934      ;
; 5.991 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.263     ; 1.733      ;
; 5.994 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.949      ;
; 5.994 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.949      ;
; 5.994 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.949      ;
; 5.995 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 1.950      ;
; 5.996 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 1.941      ;
; 5.996 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.050     ; 1.941      ;
; 5.998 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 1.947      ;
; 5.998 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.249     ; 1.740      ;
; 6.000 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.943      ;
; 6.000 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 1.943      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 36.622 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.326      ;
; 36.622 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.326      ;
; 36.622 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.326      ;
; 36.622 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.326      ;
; 36.622 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.326      ;
; 36.622 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.326      ;
; 36.622 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.326      ;
; 36.676 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.258      ;
; 36.676 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.258      ;
; 36.676 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.258      ;
; 36.676 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.258      ;
; 36.676 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.258      ;
; 36.676 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.258      ;
; 36.676 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.258      ;
; 36.677 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.677 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.271      ;
; 36.679 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.270      ;
; 36.679 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.270      ;
; 36.679 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.270      ;
; 36.679 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.270      ;
; 36.679 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.270      ;
; 36.679 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.270      ;
; 36.679 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.270      ;
; 36.697 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 3.250      ;
; 36.697 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 3.250      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.700 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.255      ;
; 36.728 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.212      ;
; 36.728 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.212      ;
; 36.728 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.212      ;
; 36.728 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.212      ;
; 36.728 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.212      ;
; 36.728 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.212      ;
; 36.728 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 3.212      ;
; 36.735 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 3.212      ;
; 36.735 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[6]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 3.212      ;
; 36.744 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.190      ;
; 36.744 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.190      ;
; 36.744 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.190      ;
; 36.744 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.190      ;
; 36.744 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.190      ;
; 36.744 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.190      ;
; 36.744 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.190      ;
; 36.750 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.199      ;
; 36.750 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.199      ;
; 36.750 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.199      ;
; 36.750 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.199      ;
; 36.750 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.199      ;
; 36.750 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.199      ;
; 36.750 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.038     ; 3.199      ;
; 36.752 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 3.195      ;
; 36.752 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.040     ; 3.195      ;
; 36.754 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[3]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.194      ;
; 36.754 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[5]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.194      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.755 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 3.200      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.177      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.177      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.177      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[2]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.177      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[8]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.177      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[10]    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.177      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1] ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 3.177      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.757 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[1]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 3.199      ;
; 36.758 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[9]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.190      ;
; 36.758 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[7]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.190      ;
; 36.758 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]                                          ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[4]     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 3.190      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.006 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.420      ;
; 48.070 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.356      ;
; 48.172 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.251      ;
; 48.223 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.206      ;
; 48.253 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.174      ;
; 48.356 ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.067      ;
; 48.494 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.925      ;
; 48.520 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.904      ;
; 48.521 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.904      ;
; 48.535 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.890      ;
; 48.537 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.881      ;
; 48.543 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.882      ;
; 48.598 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.828      ;
; 48.759 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.664      ;
; 48.844 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.587      ;
; 48.853 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.564      ;
; 48.877 ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.546      ;
; 48.916 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.511      ;
; 48.937 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.486      ;
; 48.965 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.458      ;
; 49.056 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.368      ;
; 49.072 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.349      ;
; 96.963 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.993      ;
; 96.963 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.993      ;
; 96.964 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.992      ;
; 96.966 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.990      ;
; 96.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.989      ;
; 96.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.986      ;
; 96.974 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.982      ;
; 96.978 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.978      ;
; 96.979 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.977      ;
; 97.048 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.908      ;
; 97.052 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.904      ;
; 97.053 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.903      ;
; 97.136 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.824      ;
; 97.144 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.816      ;
; 97.145 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.815      ;
; 97.151 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.809      ;
; 97.151 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.809      ;
; 97.229 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.731      ;
; 97.230 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.730      ;
; 97.230 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.730      ;
; 97.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.728      ;
; 97.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.728      ;
; 97.232 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.728      ;
; 97.258 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.702      ;
; 97.349 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.350 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.609      ;
; 97.352 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.607      ;
; 97.353 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.606      ;
; 97.355 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.602      ;
; 97.355 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.602      ;
; 97.356 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.601      ;
; 97.356 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.603      ;
; 97.358 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.599      ;
; 97.359 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.598      ;
; 97.360 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.599      ;
; 97.362 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.595      ;
; 97.364 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.595      ;
; 97.365 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.594      ;
; 97.366 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.591      ;
; 97.370 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.587      ;
; 97.371 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.586      ;
; 97.398 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.555      ;
; 97.398 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.555      ;
; 97.399 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.554      ;
; 97.401 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.552      ;
; 97.402 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.551      ;
; 97.405 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.548      ;
; 97.409 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.544      ;
; 97.413 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.540      ;
; 97.414 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.539      ;
; 97.434 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.525      ;
; 97.438 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.521      ;
; 97.439 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.520      ;
; 97.440 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.517      ;
; 97.444 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.513      ;
; 97.445 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.512      ;
; 97.483 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.470      ;
; 97.487 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.466      ;
; 97.488 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.465      ;
; 97.489 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.448      ;
; 97.489 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.448      ;
; 97.489 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.448      ;
; 97.489 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.448      ;
; 97.489 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.448      ;
; 97.489 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.448      ;
; 97.522 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.441      ;
; 97.528 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.433      ;
; 97.530 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.433      ;
; 97.531 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.432      ;
; 97.536 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.425      ;
; 97.537 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.424      ;
; 97.537 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.426      ;
; 97.537 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 2.426      ;
; 97.543 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.418      ;
; 97.543 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.418      ;
; 97.571 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.386      ;
; 97.579 ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.378      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.057 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.391      ;
; 0.058 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.392      ;
; 0.058 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.392      ;
; 0.059 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.393      ;
; 0.065 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.399      ;
; 0.067 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.401      ;
; 0.100 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.459      ;
; 0.108 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.461      ;
; 0.109 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.462      ;
; 0.111 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.445      ;
; 0.117 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.451      ;
; 0.120 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.454      ;
; 0.120 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.454      ;
; 0.120 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.469      ;
; 0.123 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.128 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.477      ;
; 0.132 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.481      ;
; 0.133 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.137 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.489      ;
; 0.137 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.153 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.161 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.495      ;
; 0.162 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.163 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.168 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.168 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.173 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.176 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.320      ;
; 0.180 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.180 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[40]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.212 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.546      ;
; 0.234 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.238 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.381      ;
; 0.238 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.383      ;
; 0.239 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.240 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.383      ;
; 0.240 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.383      ;
; 0.240 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.383      ;
; 0.242 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.385      ;
; 0.242 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.385      ;
; 0.242 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.385      ;
; 0.243 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.245 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[43]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.247 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.247 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.249 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.392      ;
; 0.250 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.393      ;
; 0.252 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.395      ;
; 0.252 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.395      ;
; 0.252 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[44]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.397      ;
; 0.254 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[42]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.399      ;
; 0.255 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.399      ;
; 0.255 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[38]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.255 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[38]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.400      ;
; 0.264 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.619      ;
; 0.265 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.612      ;
; 0.268 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.624      ;
; 0.279 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.636      ;
; 0.282 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.283 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.283 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.637      ;
; 0.284 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.290 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.435      ;
; 0.291 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.649      ;
; 0.295 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.440      ;
; 0.296 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.440      ;
; 0.299 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[41]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.444      ;
; 0.300 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.445      ;
; 0.301 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.658      ;
; 0.302 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.447      ;
; 0.304 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.659      ;
; 0.305 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.661      ;
; 0.308 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.453      ;
; 0.315 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[41]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.460      ;
; 0.322 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.658      ;
; 0.324 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.469      ;
; 0.341 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[35]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.486      ;
; 0.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.493      ;
; 0.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.698      ;
; 0.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.487      ;
; 0.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.487      ;
; 0.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.495      ;
; 0.353 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[43]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.498      ;
; 0.357 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.503      ;
; 0.361 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.362 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.500      ;
; 0.363 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.090 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_AddrHeader[1]                                                                          ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~portb_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.439      ;
; 0.112 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[5]                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.465      ;
; 0.114 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[1]                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.467      ;
; 0.115 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[2]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.465      ;
; 0.121 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[0]                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.474      ;
; 0.121 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[5]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.471      ;
; 0.122 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[1]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.472      ;
; 0.123 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[6]                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.476      ;
; 0.126 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.476      ;
; 0.127 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[4]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.477      ;
; 0.128 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[3]                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.481      ;
; 0.138 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[7]                                                                                      ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.496      ;
; 0.140 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.486      ;
; 0.140 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.490      ;
; 0.141 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.491      ;
; 0.145 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[3]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.495      ;
; 0.151 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[11] ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.501      ;
; 0.152 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[1]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.499      ;
; 0.153 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.499      ;
; 0.154 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[4]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.500      ;
; 0.155 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[3]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.502      ;
; 0.161 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[4]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.511      ;
; 0.162 ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado                                                      ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; ts_packet_gen:u_ts_packet_gen|count[1]                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[1]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; ts_packet_gen:u_ts_packet_gen|count[3]                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[3]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; ts_packet_gen:u_ts_packet_gen|count[5]                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[5]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; ts_packet_gen:u_ts_packet_gen|count[7]                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[7]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; ts_packet_gen:u_ts_packet_gen|count[0]                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[0]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; ts_packet_gen:u_ts_packet_gen|count[2]                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[2]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; ts_packet_gen:u_ts_packet_gen|count[6]                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[6]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.162 ; ts_packet_gen:u_ts_packet_gen|count[4]                                                                                                       ; ts_packet_gen:u_ts_packet_gen|count[4]                                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[3]                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[3]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[4]                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[4]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[1]                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[1]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[5]                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[5]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|sig_sync_out                                                                             ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|sig_sync_out                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[7]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[7]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[9]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[9]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[8]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[8]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[4]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[4]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[10] ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[10]                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[11] ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[11]                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[3]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[3]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[1]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[1]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[0]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[0]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a8                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a9                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a10                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11   ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a11                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a6                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a7                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a1                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a0                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a4                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a5                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a3                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_3lc:wrptr_g1p|counter8a2                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3]           ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.514      ;
; 0.163 ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_start                                                                            ; TOP_TsoIP:u_TOP_TsoIP|teste_crc:u_teste_crc|\Process_Main:v_start                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; ts_packet_gen:u_ts_packet_gen|tx_packet_count[0]                                                                                             ; ts_packet_gen:u_ts_packet_gen|tx_packet_count[0]                                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                         ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                         ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                                                                  ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                                                                                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[0]                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[0]                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_IDLE                                                                             ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_IDLE                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                                ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_start                                                                                ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_start                                                                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_calcularCRC                                               ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_calcularCRC                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[1]                                                                              ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[1]                                                                                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[0]                                           ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[0]                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[1]                                           ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[1]                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[2]                                           ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[2]                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase1                                                     ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase1                                                                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[10]                                                    ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[10]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRd                                                        ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRd                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|cntr_sqf:cntr1|counter_reg_bit[3]           ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.513      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Valid                                                                                        ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Valid                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[7]                                                            ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[7]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.168 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7    ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~portb_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 0.481      ;
; 0.169 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][9]                                                                           ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][9]                                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.313      ;
; 0.169 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][9]                                                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][9]                                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.313      ;
; 0.169 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][9]                                                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.313      ;
; 0.169 ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][9]                                                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.313      ;
; 0.169 ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[0]  ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.516      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.163 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.163 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.168 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.168 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.169 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a28~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.193      ; 0.486      ;
; 0.170 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.170 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.170 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.171 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.171 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.172 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.172 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.172 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.172 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.172 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.172 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.172 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.172 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.173 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.173 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.173 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.173 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.173 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.173 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.173 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.173 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.173 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.173 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.173 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.174 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.174 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.174 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.175 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.175 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.175 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.175 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.175 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.175 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                       ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 37.338 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[1]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 2.735      ;
; 37.338 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[3]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 2.735      ;
; 37.338 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[5]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 2.735      ;
; 37.338 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[7]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 2.735      ;
; 37.339 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[0]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.122      ; 2.738      ;
; 37.339 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[2]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.122      ; 2.738      ;
; 37.339 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[4]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.122      ; 2.738      ;
; 37.339 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[6]                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.122      ; 2.738      ;
; 37.374 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~portb_address_reg0  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.118      ; 2.753      ;
; 37.375 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~portb_address_reg0  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.122      ; 2.756      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[19]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[3]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[7]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[15]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[2]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[18]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[17]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[1]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[13]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[16]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[0]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[4]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[12]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[27]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[11]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[23]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[10]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[26]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[9]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[25]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[21]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[8]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.406 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[24]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.537      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[6]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[9]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.538      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[5]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.541      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[4]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[10]                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.538      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[7]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.538      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[8]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.538      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[11] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.543      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[11]                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.543      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[10]                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.543      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[9]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.538      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[6]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.541      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[7]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.541      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[7]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.541      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[5]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[3]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[4]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[2]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[0]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[8]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.538      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[9]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.538      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a11                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.543      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a10                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.543      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a9                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.543      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a7                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.541      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[6]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.541      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[8]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.538      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[7]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.024     ; 2.545      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a5                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.541      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[5]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[4]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a3                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a4                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a2                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[1]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[1]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.541      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a8                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.541      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[9]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[10]                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.543      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[11]                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.543      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.539      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.543      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a6                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.028     ; 2.541      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[6]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.024     ; 2.545      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[8]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[5]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.024     ; 2.545      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[3]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[4]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.024     ; 2.545      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[2]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.540      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a1                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[0]                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[10]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.024     ; 2.545      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[11]                  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.024     ; 2.545      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_2lc:wrptr_gp|counter13a[2]                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.024     ; 2.545      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|counter5a0                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[1]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.024     ; 2.545      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|a_graycounter_777:rdptr_g1p|parity6                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|delayed_wrptr_g[0]                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.024     ; 2.545      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.030     ; 2.539      ;
; 37.418 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.025     ; 2.544      ;
+--------+-------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.739 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.687      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.348 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.605      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.606      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.606      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.606      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.597      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.606      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.606      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.606      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.606      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.606      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.606      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.606      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.349 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.610      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.608      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.608      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.608      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.608      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.608      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.608      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.608      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.608      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.608      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.608      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.604      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.600      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.600      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.600      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.600      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.600      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.600      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.600      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.600      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.600      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.605      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.586      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.586      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.586      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.586      ;
; 97.350 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.586      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.595      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.595      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.595      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.595      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.595      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.595      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.608      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.608      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.608      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.608      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.608      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.595      ;
; 97.351 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.595      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                                                       ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.470 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.613      ;
; 0.470 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_MacDest_aux[47]                                                                                 ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.613      ;
; 0.470 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_comp                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.613      ;
; 0.660 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.205      ; 0.975      ;
; 0.660 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a1                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.205      ; 0.975      ;
; 0.660 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a2                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.205      ; 0.975      ;
; 0.660 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a3                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.205      ; 0.975      ;
; 0.660 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|dffe4 ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a4                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.205      ; 0.975      ;
; 0.676 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[2]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.820      ;
; 0.676 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[7]                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.820      ;
; 0.680 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[4]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.824      ;
; 0.680 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[7]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.824      ;
; 0.687 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[3]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.836      ;
; 0.687 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[5]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.836      ;
; 0.687 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[6]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.836      ;
; 0.794 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[3]                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.944      ;
; 0.794 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[4]                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.944      ;
; 0.794 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[1]                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.944      ;
; 0.794 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[5]                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.944      ;
; 0.794 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[2]                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.944      ;
; 0.794 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[0]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.944      ;
; 0.794 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[1]                                                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.944      ;
; 0.814 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 0.814 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_conta[0]                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 0.814 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Valid                                                                                                         ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 0.814 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[0]                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 0.814 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[1]                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 0.814 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[2]                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 0.814 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[3]                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 0.814 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[4]                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 0.814 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|\Process_Main:v_rst                                      ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Add[5]                                                                                                        ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.964      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[1]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[2]                                                                                          ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[19]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[3]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[7]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[15]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[2]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[18]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[17]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[1]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[13]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[16]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[0]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[4]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[12]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[27]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[11]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[23]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[10]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[26]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[9]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[25]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[21]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[8]                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.094 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[24]                                                                           ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.258      ;
; 2.105 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Valid                                                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.280      ;
; 2.105 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado                                                                       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.280      ;
; 2.105 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[1]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.280      ;
; 2.105 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[3]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.280      ;
; 2.105 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[5]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.280      ;
; 2.105 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[7]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.280      ;
; 2.105 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[0]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.280      ;
; 2.105 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[2]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.280      ;
; 2.105 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[4]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.280      ;
; 2.105 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[6]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 2.280      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg2_MacTxEnd                                                                                               ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_End                                                                                                     ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.259      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase0                                                                      ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.253      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[5]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[3]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[1]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|sig_sync_out                                                                                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.253      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[9]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[10]                                                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[7]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[6]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[4]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[2]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[0]                                                                    ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][9]                                                                                            ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[6]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.260      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][9]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[2]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.260      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[4]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.260      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[6]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.260      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[7]  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.260      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[1]                              ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.260      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe5|dffe6a[11] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.263      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[11]                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.263      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|rdptr_g[10]                                                ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.263      ;
; 2.106 ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_HeaderReady                                            ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][9]                                                                                             ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 2.254      ;
+-------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.543 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.688      ;
; 0.543 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.688      ;
; 0.543 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.688      ;
; 0.543 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.688      ;
; 0.693 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.835      ;
; 0.696 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.840      ;
; 0.696 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.840      ;
; 0.696 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.840      ;
; 0.696 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.840      ;
; 0.696 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.840      ;
; 0.696 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.840      ;
; 0.696 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.840      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                            ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.845      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.778 ; sld_hub:auto_hub|clr_reg                                                       ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.924      ;
; 0.820 ; sld_hub:auto_hub|virtual_ir_scan_reg                                           ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.968      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 2.340      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.342      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.342      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.341      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.353      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.353      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.353      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.353      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.353      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 2.353      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 2.348      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 2.343      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.353      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.353      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.353      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.353      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.353      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.353      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.353      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.353      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.353      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.353      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.348      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.348      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.348      ;
; 2.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 2.348      ;
+-------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a16~porta_address_reg0 ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a16~porta_we_reg       ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a20~porta_address_reg0 ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a20~porta_we_reg       ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a28~porta_address_reg0 ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a28~porta_we_reg       ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_address_reg0 ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_we_reg       ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_address_reg0 ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_we_reg       ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_address_reg0 ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_we_reg       ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a44~porta_address_reg0 ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a44~porta_we_reg       ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~porta_address_reg0  ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~porta_we_reg        ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a8~porta_address_reg0  ;
; 3.755 ; 3.985        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a8~porta_we_reg        ;
; 3.756 ; 3.986        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~porta_address_reg0  ;
; 3.756 ; 3.986        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~porta_we_reg        ;
; 3.756 ; 3.986        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a12~porta_address_reg0 ;
; 3.756 ; 3.986        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a12~porta_we_reg       ;
; 3.756 ; 3.986        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a24~porta_address_reg0 ;
; 3.756 ; 3.986        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a24~porta_we_reg       ;
; 3.757 ; 3.987        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 3.757 ; 3.987        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 3.757 ; 3.987        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 3.757 ; 3.987        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 3.757 ; 3.987        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 3.757 ; 3.987        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 3.757 ; 3.987        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 3.757 ; 3.987        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 3.757 ; 3.987        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 3.758 ; 3.988        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 3.758 ; 3.988        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 3.758 ; 3.988        ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 3.775 ; 3.991        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[39]                                                                                          ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[35]                                                                                          ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                          ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                          ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[40]                                                                                          ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[43]                                                                                          ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[44]                                                                                          ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                     ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                      ;
; 3.778 ; 3.994        ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk125'                               ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock  ; Clock Edge ; Target ;
+-------+--------------+----------------+-----------+--------+------------+--------+
; 4.000 ; 8.000        ; 4.000          ; Port Rate ; Clk125 ; Rise       ; Clk125 ;
+-------+--------------+----------------+-----------+--------+------------+--------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_out_Mdpx'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; 13.620 ; 16.000       ; 2.380          ; Port Rate ; Clk_out_Mdpx ; Rise       ; Clk_out_Mdpx ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_in_Mdpx'                                     ;
+--------+--------------+----------------+-----------+-------------+------------+-------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock       ; Clock Edge ; Target      ;
+--------+--------------+----------------+-----------+-------------+------------+-------------+
; 13.717 ; 16.000       ; 2.283          ; Port Rate ; Clk_in_Mdpx ; Rise       ; Clk_in_Mdpx ;
+--------+--------------+----------------+-----------+-------------+------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_address_reg0         ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_we_reg               ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~porta_address_reg0 ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~porta_we_reg       ;
; 19.758 ; 19.988       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|q_b[0]                                  ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|q_b[1]                                  ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|q_b[2]                                  ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|q_b[3]                                  ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|q_b[4]                                  ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|q_b[5]                                  ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|q_b[6]                                  ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|q_b[7]                                  ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~portb_address_reg0         ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~portb_re_reg               ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_address_reg0 ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_we_reg       ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0                    ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a1                    ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a2                    ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a3                    ;
; 19.759 ; 19.989       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a4                    ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_9lq1:auto_generated|ram_block1a0~porta_datain_reg0          ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[1]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[3]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[5]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[7]                           ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~porta_datain_reg0  ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~portb_address_reg0 ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_9km:auto_generated|altsyncram_v1b1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[0]                           ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[2]                           ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[4]                           ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[6]                           ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~porta_datain_reg0  ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[0]                           ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[2]                           ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[4]                           ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[6]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[1]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[3]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[5]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|q_b[7]                           ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a0~portb_address_reg0 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRd                                                                        ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRdHeader                                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_Enablefase1                                                                     ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_End                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_LerHeaderbyte                                                                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_LerPctbyte                                                                      ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[10]                                                                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_StartRd                                                                         ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[0]                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[10]                                                               ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[1]                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[2]                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[3]                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[4]                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[5]                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[6]                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[7]                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[8]                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_ContaByte[9]                                                                ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|\Process_CtrlWrTxTsOIP:v_Estado                                                                      ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[0]                                                                                            ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[1]                                                                                            ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[2]                                                                                            ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[3]                                                                                            ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[4]                                                                                            ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[5]                                                                                            ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[6]                                                                                            ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Data[7]                                                                                            ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|o_Valid                                                                                              ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_dun1:auto_generated|altsyncram_9j31:fifo_ram|ram_block14a1~portb_address_reg0 ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[0]                                                           ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[1]                                                           ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[2]                                                           ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_End                                                                       ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_LSBData                                                                   ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_muxsel                                                                    ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_IDLE                                                                                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_PAYLOAD                                                                                          ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|StateTx.S_PREAMBLE                                                                                         ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[0]                                                                                       ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[1]                                                                                       ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[2]                                                                                       ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[3]                                                                                       ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[4]                                                                                       ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[0]                                                                                           ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[1]                                                                                           ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[2]                                                                                           ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxData[3]                                                                                           ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|PhyInterface:u_PhyInterface|out_PhyTxEna                                                                                               ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[3]                                                                                                      ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[4]                                                                                                      ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[5]                                                                                                      ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[6]                                                                                                      ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; TOP_TsoIP:u_TOP_TsoIP|mac_header:u_mac_header|o_Data[7]                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk25'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 19.951 ; 19.951       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.951 ; 19.951       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.951 ; 19.951       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.980 ; 19.980       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 19.985 ; 19.985       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; Clk25 ; Rise       ; Clk25~input|i                                                   ;
; 20.014 ; 20.014       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; Clk25~input|o                                                   ;
; 20.045 ; 20.045       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.045 ; 20.045       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.045 ; 20.045       ; 0.000          ; High Pulse Width ; Clk25 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; Clk25 ; Rise       ; Clk25                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Eth_Rxc'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; Eth_Rxc ; Rise       ; Eth_Rxc ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.290 ; 49.520       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.291 ; 49.521       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.291 ; 49.521       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.291 ; 49.521       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.291 ; 49.521       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.291 ; 49.521       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.291 ; 49.521       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.291 ; 49.521       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.291 ; 49.521       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.292 ; 49.522       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.292 ; 49.522       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.292 ; 49.522       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1a04:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.307 ; 49.523       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                     ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                 ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                 ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                 ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                 ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                 ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                 ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                 ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[7]                                                                                                                                                                                                                 ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                     ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                     ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                     ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                     ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                     ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|reset_all                                                                                                                                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]  ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]     ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ;
; 49.350 ; 49.534       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.249 ; 1.645 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.015 ; 4.369 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.298  ; -0.060 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.439 ; -1.762 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.172 ; 7.413 ; Fall       ; altera_reserved_tck                                   ;
; Eth_TxCtl           ; Clk25               ; 3.165 ; 3.322 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ;       ; 0.917 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txd[*]          ; Clk25               ; 3.799 ; 4.014 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[0]         ; Clk25               ; 3.391 ; 3.552 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[1]         ; Clk25               ; 3.799 ; 4.014 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[2]         ; Clk25               ; 3.109 ; 3.228 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[3]         ; Clk25               ; 3.390 ; 3.558 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ; 0.901 ;       ; Fall       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.960 ; 6.209 ; Fall       ; altera_reserved_tck                                   ;
; Eth_TxCtl           ; Clk25               ; 2.821 ; 2.971 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ;       ; 0.669 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txd[*]          ; Clk25               ; 2.767 ; 2.881 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[0]         ; Clk25               ; 3.039 ; 3.193 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[1]         ; Clk25               ; 3.429 ; 3.635 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[2]         ; Clk25               ; 2.767 ; 2.881 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[3]         ; Clk25               ; 3.038 ; 3.198 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ; 0.652 ;       ; Fall       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 2.504  ; 0.057 ; 34.321   ; 0.470   ; 3.633               ;
;  Clk125                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 4.000               ;
;  Clk25                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 19.803              ;
;  Clk_in_Mdpx                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 12.875              ;
;  Clk_out_Mdpx                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 12.875              ;
;  Eth_Rxc                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 36.000              ;
;  altera_reserved_tck                                   ; 44.557 ; 0.163 ; 48.640   ; 0.543   ; 49.271              ;
;  u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.504  ; 0.057 ; N/A      ; N/A     ; 3.633               ;
;  u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 31.982 ; 0.090 ; 34.321   ; 0.470   ; 19.673              ;
; Design-wide TNS                                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk125                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Clk25                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Clk_in_Mdpx                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Clk_out_Mdpx                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  Eth_Rxc                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.282 ; 3.532  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.754 ; 10.318 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.298  ; 0.089  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.439 ; -1.762 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.244 ; 14.910 ; Fall       ; altera_reserved_tck                                   ;
; Eth_TxCtl           ; Clk25               ; 6.861  ; 6.869  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ;        ; 1.925  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txd[*]          ; Clk25               ; 8.564  ; 8.248  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[0]         ; Clk25               ; 7.528  ; 7.332  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[1]         ; Clk25               ; 8.564  ; 8.248  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[2]         ; Clk25               ; 6.877  ; 6.685  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[3]         ; Clk25               ; 7.509  ; 7.349  ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ; 1.909  ;        ; Fall       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.960 ; 6.209 ; Fall       ; altera_reserved_tck                                   ;
; Eth_TxCtl           ; Clk25               ; 2.821 ; 2.971 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ;       ; 0.669 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txd[*]          ; Clk25               ; 2.767 ; 2.881 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[0]         ; Clk25               ; 3.039 ; 3.193 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[1]         ; Clk25               ; 3.429 ; 3.635 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[2]         ; Clk25               ; 2.767 ; 2.881 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  Eth_Txd[3]         ; Clk25               ; 3.038 ; 3.198 ; Rise       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
; Eth_Txc             ; Clk25               ; 0.652 ;       ; Fall       ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+--------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                  ; I/O Standard       ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------+--------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Ddr2_A[0]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[1]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[2]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[3]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[4]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[5]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[6]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[7]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[8]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[9]            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[10]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[11]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[12]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_A[13]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Ba[0]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Ba[1]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Ba[2]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Cas_N           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Cke             ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Cs_N            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Odt             ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Ras_N           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_We_N            ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Eth_Txc              ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_TxCtl            ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[0]           ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[1]           ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[2]           ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Txd[3]           ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Mdc              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Eth_Rst_N            ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Flash_Cclk           ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Flash_Cs_N           ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Flash_Di             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led_N[0]             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led_N[1]             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led_N[2]             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; txd_uart             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Sclk             ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Csn              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ADC_Din              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DAC_Sclk             ; 2.5 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DAC_Csn              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; DAC_Sdi              ; 3.3-V LVCMOS       ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Reset_out_Mdpx       ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Clk_out_Mdpx         ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Data_out_Mdpx        ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; En_out_Mdpx          ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Shutter_out_Mdpx     ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Cont_sel_out_Mdpx    ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; MtxClr_out_Mdpx      ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; TPSWT_out_Mdpx       ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; altera_reserved_tdo  ; 3.3-V LVTTL        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Ddr2_Clk_P           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Clk_N           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dm[0]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dm[1]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[0]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[1]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[2]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[3]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[4]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[5]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[6]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[7]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[8]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[9]           ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[10]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[11]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[12]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[13]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[14]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dq[15]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dqs[0]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Ddr2_Dqs[1]          ; 1.8-V HSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; half vccio          ; -                  ;
; Eth_Mdio             ; 1.8 V              ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Reset_out_Mdpx(n)    ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Clk_out_Mdpx(n)      ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Data_out_Mdpx(n)     ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; En_out_Mdpx(n)       ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Shutter_out_Mdpx(n)  ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; Cont_sel_out_Mdpx(n) ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; MtxClr_out_Mdpx(n)   ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
; TPSWT_out_Mdpx(n)    ; LVDS               ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ;
+----------------------+--------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+------------------------------------------------------------------------------+
; Input Transition Times                                                       ;
+---------------------+--------------------+-----------------+-----------------+
; Pin                 ; I/O Standard       ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------------+-----------------+-----------------+
; Clk125              ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_Rxc             ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_RxCtl           ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_Rxd[0]          ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_Rxd[1]          ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_Rxd[2]          ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Eth_Rxd[3]          ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Flash_Do            ; 3.3-V LVCMOS       ; 2640 ps         ; 2640 ps         ;
; rxd_uart            ; 3.3-V LVCMOS       ; 2640 ps         ; 2640 ps         ;
; ADC_Dout            ; 3.3-V LVCMOS       ; 2640 ps         ; 2640 ps         ;
; Clk_in_Mdpx         ; LVDS               ; 2000 ps         ; 2000 ps         ;
; En_in_Mdpx          ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[0]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[1]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[2]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[3]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[4]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[5]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[6]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[7]     ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Clk25               ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL        ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL        ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL        ; 2640 ps         ; 2640 ps         ;
; Ddr2_Clk_P          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Clk_N          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dm[0]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dm[1]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[0]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[1]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[2]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[3]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[4]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[5]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[6]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[7]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[8]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[9]          ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[10]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[11]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[12]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[13]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[14]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dq[15]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dqs[0]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Ddr2_Dqs[1]         ; 1.8-V HSTL Class I ; 1440 ps         ; 1440 ps         ;
; Eth_Mdio            ; 1.8 V              ; 1440 ps         ; 1440 ps         ;
; Clk_in_Mdpx(n)      ; LVDS               ; 2000 ps         ; 2000 ps         ;
; En_in_Mdpx(n)       ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[0](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[1](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[2](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[3](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[4](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[5](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[6](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
; Data_in_Mdpx[7](n)  ; LVDS               ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard       ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Ddr2_A[0]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[1]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[2]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[3]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[4]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[5]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[6]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[7]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[8]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[9]            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[10]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[11]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[12]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[13]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[0]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[1]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[2]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cas_N           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cke             ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cs_N            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Odt             ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ras_N           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_We_N            ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txc              ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_TxCtl            ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[0]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[1]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[2]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[3]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdc              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Rst_N            ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; Flash_Cclk           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; Flash_Cs_N           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; Flash_Di             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; Led_N[0]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Led_N[1]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Led_N[2]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; txd_uart             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Sclk             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Din              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DAC_Sclk             ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; DAC_Sdi              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; Reset_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Clk_out_Mdpx         ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Data_out_Mdpx        ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; En_out_Mdpx          ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx     ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx    ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx      ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; altera_reserved_tdo  ; 3.3-V LVTTL        ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; Ddr2_Clk_P           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Clk_N           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[0]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[1]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[0]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[1]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[2]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[3]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[4]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[5]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[6]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[7]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[8]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[9]           ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[10]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[11]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[12]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[13]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[14]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[15]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[0]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[1]          ; 1.8-V HSTL Class I ; -1.12e-11 s         ; 7.82e-12 s          ; 1.33 V                       ; 0.289 V                      ; 1.33 V              ; 0.289 V             ; 0 V                                  ; 0 V                                  ; 4.85e-10 s                  ; 3.67e-10 s                  ; Yes                        ; Yes                        ; 1.33 V                      ; 0.289 V                     ; 1.33 V             ; 0.289 V            ; 0 V                                 ; 0 V                                 ; 4.85e-10 s                 ; 3.67e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdio             ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.99e-09 V                   ; 1.67 V              ; -0.00717 V          ; 0.022 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.99e-09 V                  ; 1.67 V             ; -0.00717 V         ; 0.022 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; Reset_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Clk_out_Mdpx(n)      ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Data_out_Mdpx(n)     ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; En_out_Mdpx(n)       ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx(n)  ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx(n) ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx(n)   ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.41 V                       ; -0.41 V                      ; -                   ; -                   ; -                                    ; -                                    ; 3.79e-10 s                  ; 3.8e-10 s                   ; Yes                        ; Yes                        ; 0.41 V                      ; -0.41 V                     ; -                  ; -                  ; -                                   ; -                                   ; 3.79e-10 s                 ; 3.8e-10 s                  ; Yes                       ; Yes                       ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard       ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Ddr2_A[0]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[1]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[2]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[3]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[4]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[5]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[6]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[7]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[8]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[9]            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[10]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[11]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[12]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[13]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[0]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[1]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[2]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cas_N           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cke             ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cs_N            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Odt             ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ras_N           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_We_N            ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txc              ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_TxCtl            ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[0]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[1]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[2]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[3]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdc              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Rst_N            ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; Flash_Cclk           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; Flash_Cs_N           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; Flash_Di             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; Led_N[0]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Led_N[1]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Led_N[2]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; txd_uart             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Sclk             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ADC_Din              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DAC_Sclk             ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; DAC_Sdi              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; Reset_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Clk_out_Mdpx         ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Data_out_Mdpx        ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; En_out_Mdpx          ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx     ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx    ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx      ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo  ; 3.3-V LVTTL        ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; Ddr2_Clk_P           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Clk_N           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[0]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[1]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[0]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[1]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[2]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[3]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[4]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[5]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[6]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[7]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[8]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[9]           ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[10]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[11]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[12]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[13]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[14]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[15]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[0]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[1]          ; 1.8-V HSTL Class I ; -1e-11 s            ; 7.05e-12 s          ; 1.28 V                       ; 0.346 V                      ; 1.28 V              ; 0.346 V             ; 0 V                                  ; 0 V                                  ; 5.32e-10 s                  ; 4.22e-10 s                  ; Yes                        ; Yes                        ; 1.28 V                      ; 0.346 V                     ; 1.28 V             ; 0.346 V            ; 0 V                                 ; 0 V                                 ; 5.32e-10 s                 ; 4.22e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdio             ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.66 V                       ; 1.81e-07 V                   ; 1.66 V              ; -0.00495 V          ; 0.012 V                              ; 0.01 V                               ; 5.42e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 1.81e-07 V                  ; 1.66 V             ; -0.00495 V         ; 0.012 V                             ; 0.01 V                              ; 5.42e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; Reset_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Clk_out_Mdpx(n)      ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Data_out_Mdpx(n)     ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; En_out_Mdpx(n)       ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx(n)  ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx(n) ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx(n)   ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.355 V                      ; -0.355 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.82e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.355 V                     ; -0.355 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.82e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard       ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Ddr2_A[0]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[1]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[2]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[3]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[4]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[5]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[6]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[7]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[8]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[9]            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[10]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[11]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[12]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_A[13]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[0]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[1]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ba[2]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cas_N           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cke             ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Cs_N            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Odt             ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Ras_N           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_We_N            ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txc              ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_TxCtl            ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[0]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[1]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[2]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Txd[3]           ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdc              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; Eth_Rst_N            ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; Flash_Cclk           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; Flash_Cs_N           ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; Flash_Di             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; Led_N[0]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Led_N[1]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Led_N[2]             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; txd_uart             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ADC_Sclk             ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ADC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ADC_Din              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DAC_Sclk             ; 2.5 V              ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_Csn              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DAC_Sdi              ; 3.3-V LVCMOS       ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; Reset_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Clk_out_Mdpx         ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Data_out_Mdpx        ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; En_out_Mdpx          ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx     ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx    ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx      ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx       ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo  ; 3.3-V LVTTL        ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; Ddr2_Clk_P           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Clk_N           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[0]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dm[1]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[0]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[1]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[2]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[3]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[4]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[5]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[6]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[7]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[8]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[9]           ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[10]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[11]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[12]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[13]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[14]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dq[15]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[0]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Ddr2_Dqs[1]          ; 1.8-V HSTL Class I ; -3.86e-12 s         ; 3.78e-12 s          ; 1.6 V                        ; 0.246 V                      ; 1.61 V              ; 0.244 V             ; 0 V                                  ; 0 V                                  ; 2.72e-10 s                  ; 2.52e-10 s                  ; Yes                        ; Yes                        ; 1.6 V                       ; 0.246 V                     ; 1.61 V             ; 0.244 V            ; 0 V                                 ; 0 V                                 ; 2.72e-10 s                 ; 2.52e-10 s                 ; Yes                       ; Yes                       ;
; Eth_Mdio             ; 1.8 V              ; 0 s                 ; 0 s                 ; 1.89 V                       ; 1.6e-08 V                    ; 1.94 V              ; -0.0698 V           ; 0.096 V                              ; 0.107 V                              ; 2.61e-10 s                  ; 2.56e-10 s                  ; Yes                        ; Yes                        ; 1.89 V                      ; 1.6e-08 V                   ; 1.94 V             ; -0.0698 V          ; 0.096 V                             ; 0.107 V                             ; 2.61e-10 s                 ; 2.56e-10 s                 ; Yes                       ; Yes                       ;
; Reset_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Clk_out_Mdpx(n)      ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Data_out_Mdpx(n)     ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; En_out_Mdpx(n)       ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Shutter_out_Mdpx(n)  ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; Cont_sel_out_Mdpx(n) ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; MtxClr_out_Mdpx(n)   ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TPSWT_out_Mdpx(n)    ; LVDS               ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 3247       ; 0        ; 32       ; 1        ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                   ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 2985       ; 0        ; 0        ; 0        ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 27047      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 3247       ; 0        ; 32       ; 1        ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                   ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; 2985       ; 0        ; 0        ; 0        ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 27047      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                          ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 293        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 320        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                   ; altera_reserved_tck                                   ; 293        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                   ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] ; 320        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 16 19:18:01 2014
Info: Command: quartus_sta Medipix_prj -c Medipix_prj
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "Medipix_prj" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Medipix_prj -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Medipix_prj -section_id "Root Region" was ignored
Info: Parallel compilation is enabled and will use up to 8 processors
Warning: Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Evaluating HDL-embedded SDC commands
    Info: Entity dcfifo_dun1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe7|dffe8a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe5|dffe6a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning: Ignored filter at qsta_default_script.tcl(862): *ws_dgrp|dffpipe_ue9:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning: Ignored set_false_path at qsta_default_script.tcl(862): Argument <to> is not an object ID
    Info: read_sdc
Info: Reading SDC File: 'medipix.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]} {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {u_cpu_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]} {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Ignored filter at medipix.sdc(59): u_cpu_pll|*|clk[2] could not be matched with a clock
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 2.504
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.504         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    31.982         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    44.557         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.217
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.217         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.342         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.426         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 34.321
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    34.321         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    48.640         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.104
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.104         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     1.327         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 3.651
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.651         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     4.000         0.000 Clk125 
    Info:    12.875         0.000 Clk_in_Mdpx 
    Info:    12.875         0.000 Clk_out_Mdpx 
    Info:    19.673         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    19.803         0.000 Clk25 
    Info:    36.000         0.000 Eth_Rxc 
    Info:    49.428         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 2.935
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.935         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    32.480         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    44.997         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.171
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.171         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.322         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.375         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 34.753
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    34.753         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    48.934         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 1.003
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.003         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     1.229         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 3.633
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.633         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     4.000         0.000 Clk125 
    Info:    12.875         0.000 Clk_in_Mdpx 
    Info:    12.875         0.000 Clk_out_Mdpx 
    Info:    19.680         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    19.807         0.000 Clk25 
    Info:    36.000         0.000 Eth_Rxc 
    Info:    49.271         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {u_cpu_pll|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {altera_reserved_tck}] -fall_to [get_clocks {altera_reserved_tck}] -hold 0.020
Info: Worst-case setup slack is 5.659
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.659         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:    36.622         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    48.006         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.057
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.057         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.090         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.163         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 37.338
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    37.338         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    49.739         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.470
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.470         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.543         0.000 altera_reserved_tck 
Info: Worst-case minimum pulse width slack is 3.755
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.755         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     4.000         0.000 Clk125 
    Info:    13.620         0.000 Clk_out_Mdpx 
    Info:    13.717         0.000 Clk_in_Mdpx 
    Info:    19.758         0.000 u_cpu_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:    19.951         0.000 Clk25 
    Info:    36.000         0.000 Eth_Rxc 
    Info:    49.290         0.000 altera_reserved_tck 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 434 megabytes
    Info: Processing ended: Wed Apr 16 19:18:06 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


